
---------- Begin Simulation Statistics ----------
final_tick                               15691030307622                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76105                       # Simulator instruction rate (inst/s)
host_mem_usage                               17332148                       # Number of bytes of host memory used
host_op_rate                                   141206                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9464.12                       # Real time elapsed on the host
host_tick_rate                                4202525                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   720270324                       # Number of instructions simulated
sim_ops                                    1336390548                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.039773                       # Number of seconds simulated
sim_ticks                                 39773188998                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests           71                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       481107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          496                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests       963072                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          496                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  15                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu0.num_int_insts                          23                       # number of integer instructions
system.cpu0.num_int_register_reads                 39                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       19     82.61%     82.61% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     17.39%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        23                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         14                       # Number of instructions committed
system.cpu1.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests         6240                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests        13292                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  16                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   26                       # Number of integer alu accesses
system.cpu1.num_int_insts                          26                       # number of integer instructions
system.cpu1.num_int_register_reads                 48                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            7                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       19     73.08%     73.08% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::MemRead                       6     23.08%     96.15% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      3.85%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        26                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                3                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests        40834                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          550                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests        82455                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          550                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 19                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu2.num_int_insts                          29                       # number of integer instructions
system.cpu2.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                26                       # number of times the integer registers were written
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       24     82.76%     82.76% # Class of executed instruction
system.cpu2.op_class::IntMult                       1      3.45%     86.21% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::MemRead                       3     10.34%     96.55% # Class of executed instruction
system.cpu2.op_class::MemWrite                      1      3.45%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        29                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1701149                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2816                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3319722                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2816                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu3.num_fp_insts                           13                       # number of float instructions
system.cpu3.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu3.num_int_insts                          14                       # number of integer instructions
system.cpu3.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            7                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  4     18.18%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 2      9.09%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      9.09%     77.27% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     18.18%     95.45% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 1      4.55%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1280173                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2575253                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       601332                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1280872                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        167150484                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       113525219                       # number of cc regfile writes
system.switch_cpus0.committedInsts          126338982                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            235955567                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.945385                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.945385                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           851346                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          649172                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  84875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      2895544                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        30403923                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.761797                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            65899677                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          16260548                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       20354335                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     61403283                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        76603                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     20003503                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    401132849                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     49639129                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      5461770                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    329866190                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          6371                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents        21044                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       2567193                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles        28852                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        19451                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1600670                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1294874                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        456076372                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            327515035                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.559781                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        255302879                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.742112                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             329248230                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       511085286                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      292587605                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.057770                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.057770                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1783670      0.53%      0.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    258751521     77.16%     77.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1634579      0.49%     78.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv      4710912      1.40%     79.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd        28178      0.01%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        26823      0.01%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        58851      0.02%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd        55951      0.02%     79.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt       125150      0.04%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv         1447      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     50961068     15.20%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     16458555      4.91%     99.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       430966      0.13%     99.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       300297      0.09%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     335327968                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses        1049077                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads      2088776                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses      1007277                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes      1208676                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            5709276                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.017026                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4818119     84.39%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        702268     12.30%     96.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177395      3.11%     99.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead         4694      0.08%     99.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite         6800      0.12%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     338204497                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    795236449                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    326507758                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    565120013                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         401132840                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        335327968                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    165177228                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      1605922                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    241736311                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    119354099                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.809522                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.591239                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     36666054     30.72%     30.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     12604145     10.56%     41.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11837067      9.92%     51.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     11608177      9.73%     60.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11606955      9.72%     70.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     11204208      9.39%     80.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     10484721      8.78%     88.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      7874204      6.60%     95.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      5468568      4.58%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    119354099                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.807526                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      3465899                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1955880                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     61403283                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     20003503                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      128655743                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               119438974                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    369                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        205682358                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       210749896                       # number of cc regfile writes
system.switch_cpus1.committedInsts          215607209                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            422392526                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.553966                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.553966                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads             6894                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            6986                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 222107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      2449096                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        40310736                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.208591                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           146345120                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          39799808                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       14582000                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    115961001                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        10691                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     46359481                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    546294462                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    106545312                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6773242                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    502669847                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents            31                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents         2610                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1998298                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles         2653                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        34623                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1219675                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1229421                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        564451709                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            499539367                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.668552                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        377365117                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.182382                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             501627771                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       726301140                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      421622743                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.805166                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.805166                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1110246      0.22%      0.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    355694567     69.82%     70.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3013947      0.59%     70.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv        32116      0.01%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    108968383     21.39%     92.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     40609905      7.97%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead         7008      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite         6922      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     509443094                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses          19756                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads        33701                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses        13788                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes        14850                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           15817576                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.031049                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       10138050     64.09%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       4684185     29.61%     93.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       989515      6.26%     99.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead         2557      0.02%     99.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite         3269      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     524130668                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1155180204                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    499525579                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    670215288                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         546294462                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        509443094                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    123901864                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      1293279                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    158856985                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    119216867                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.273247                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.840538                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     25801677     21.64%     21.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      3893972      3.27%     24.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      4988185      4.18%     29.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8007320      6.72%     35.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11586853      9.72%     45.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12988159     10.89%     56.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     19095071     16.02%     72.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     17152881     14.39%     86.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     15702749     13.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    119216867                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.265300                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     23460339                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     14271179                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    115961001                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     46359481                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      239727036                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               119438974                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   1126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        189712205                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       287545895                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            466668467                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.477756                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.477756                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         15255101                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         8166223                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  49399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      2105056                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        39268580                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.110983                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            80522835                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          11495672                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        5450720                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     70934329                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        12777                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     12758029                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    516946848                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     69027163                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      5967423                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    491011619                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents           470                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      3464298                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1996725                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      3464840                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        21141                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       678969                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1426087                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        607945694                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            489520268                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.664195                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        403794704                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.098497                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             490877874                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       695906588                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      450696842                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.093119                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.093119                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      2164386      0.44%      0.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    387282413     77.93%     78.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult     21867514      4.40%     82.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv        36823      0.01%     82.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd       537664      0.11%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt           14      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       510168      0.10%     82.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     82.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     82.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       742068      0.15%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd       825827      0.17%     83.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt       472351      0.10%     83.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       204902      0.04%     83.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult       896054      0.18%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt          559      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     66481123     13.38%     96.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7350571      1.48%     98.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead      3345758      0.67%     99.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      4260848      0.86%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     496979043                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       13769782                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads     26731991                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     12762286                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     14518539                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            7388854                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.014868                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        6341461     85.82%     85.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     85.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     85.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd          164      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3609      0.05%     85.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     85.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     85.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc          698      0.01%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd         2651      0.04%     85.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        40279      0.55%     86.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     86.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        41260      0.56%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        175905      2.38%     89.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        27345      0.37%     89.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       309829      4.19%     93.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       445653      6.03%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     488433729                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1095320696                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    476757982                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    552727773                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         516946848                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        496979043                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     50278352                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      1316173                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined     71424963                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    119389575                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.162667                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.672260                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     19241707     16.12%     16.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      7017422      5.88%     21.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      8955806      7.50%     29.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     13173216     11.03%     40.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10042626      8.41%     48.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     14411255     12.07%     61.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     20530855     17.20%     78.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     11015052      9.23%     87.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     15001636     12.57%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    119389575                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.160945                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1238029                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2444305                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     70934329                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     12758029                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      160769721                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               119438974                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    203                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         68809079                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        54079574                       # number of cc regfile writes
system.switch_cpus3.committedInsts          128324072                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            211373888                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.930760                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.930760                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        150929708                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        77003514                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  45774                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        11227                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        15741092                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.771127                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            47399008                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          13994176                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       20085423                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     33427893                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          649                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     14019612                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    211702532                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     33404832                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        26799                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    211541638                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         91157                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents     12147058                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         11881                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles     12311449                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          810                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         1793                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect         9434                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        260812449                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            211512806                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.611796                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        159563992                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.770886                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             211525537                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       208144455                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      101585177                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.074390                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.074390                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         9200      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    118559650     56.04%     56.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         3747      0.00%     56.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     56.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      4424092      2.09%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     58.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      4863505      2.30%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      2656677      1.26%     61.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     61.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     13807363      6.53%     68.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       376832      0.18%     68.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      3194882      1.51%     69.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      2604028      1.23%     71.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     13246119      6.26%     77.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       409602      0.19%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12889392      6.09%     83.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6279135      2.97%     86.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     20527239      9.70%     96.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      7716974      3.65%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     211568437                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       91197629                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    181785773                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     90564813                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     90792374                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            2089829                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009878                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1204081     57.62%     57.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         64527      3.09%     60.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     60.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     60.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     60.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     60.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     60.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     60.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     60.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     60.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     60.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        95345      4.56%     65.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     65.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     65.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     65.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        18283      0.87%     66.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       100125      4.79%     70.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        276657     13.24%     84.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         9329      0.45%     84.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       320264     15.32%     99.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         1218      0.06%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     122451437                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    362838000                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    120947993                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    121239604                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         211702523                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        211568437                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       328644                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         3870                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined       542132                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    119393200                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.772031                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.772979                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     78185505     65.49%     65.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3432195      2.87%     68.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      3439122      2.88%     71.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      3604301      3.02%     74.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      5183962      4.34%     78.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      5701648      4.78%     83.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      5622300      4.71%     88.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      6326129      5.30%     93.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      7898038      6.62%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    119393200                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.771352                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads       736041                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       702359                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     33427893                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     14019612                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       86800995                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               119438974                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     54585271                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        54585271                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     54585271                       # number of overall hits
system.cpu0.dcache.overall_hits::total       54585271                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       977785                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        977789                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       977785                       # number of overall misses
system.cpu0.dcache.overall_misses::total       977789                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data   5594954445                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5594954445                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data   5594954445                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5594954445                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     55563056                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     55563060                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     55563056                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     55563060                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.017598                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017598                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.017598                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017598                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  5722.070235                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  5722.046827                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  5722.070235                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  5722.046827                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          185                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          185                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       472798                       # number of writebacks
system.cpu0.dcache.writebacks::total           472798                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       504355                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       504355                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       504355                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       504355                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       473430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       473430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       473430                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       473430                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   2955636738                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2955636738                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   2955636738                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2955636738                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.008521                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.008521                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.008521                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.008521                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  6243.027983                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  6243.027983                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  6243.027983                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  6243.027983                       # average overall mshr miss latency
system.cpu0.dcache.replacements                472798                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     42184031                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       42184031                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       888705                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       888709                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data   4984986690                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4984986690                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     43072736                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43072740                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.020633                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020633                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  5609.270444                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  5609.245197                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       504206                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       504206                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       384499                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       384499                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   2376162792                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2376162792                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.008927                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008927                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  6179.893295                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  6179.893295                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     12401240                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      12401240                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        89080                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89080                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    609967755                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    609967755                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     12490320                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     12490320                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.007132                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.007132                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  6847.415301                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  6847.415301                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          149                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          149                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        88931                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        88931                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    579473946                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    579473946                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.007120                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.007120                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  6515.994940                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  6515.994940                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.049276                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           55058706                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           473310                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           116.326944                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257120955                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.174790                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   510.874485                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000341                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.997802                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998143                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        444977790                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       444977790                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     40709697                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        40709715                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     40709697                       # number of overall hits
system.cpu0.icache.overall_hits::total       40709715                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         9264                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          9266                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         9264                       # number of overall misses
system.cpu0.icache.overall_misses::total         9266                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    106006887                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    106006887                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    106006887                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    106006887                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           20                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     40718961                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     40718981                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           20                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     40718961                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     40718981                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.100000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000228                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000228                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.100000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000228                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000228                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 11442.885039                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 11440.415174                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 11442.885039                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 11440.415174                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8185                       # number of writebacks
system.cpu0.icache.writebacks::total             8185                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          611                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          611                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          611                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          611                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         8653                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8653                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         8653                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8653                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     88981263                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     88981263                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     88981263                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     88981263                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 10283.284757                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 10283.284757                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 10283.284757                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 10283.284757                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8185                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     40709697                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       40709715                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         9264                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         9266                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    106006887                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    106006887                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     40718961                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     40718981                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000228                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000228                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 11442.885039                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 11440.415174                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          611                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          611                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         8653                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8653                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     88981263                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     88981263                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 10283.284757                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10283.284757                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          460.838729                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           40718370                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8655                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4704.606586                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   458.838729                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.896169                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.900076                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        325760503                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       325760503                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         393149                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       252347                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       235953                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          124                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          124                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         88816                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        88816                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       393149                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        25495                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1419666                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            1445161                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1077760                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     60550912                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            61628672                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                         7317                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                 468288                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        489406                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001159                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.034018                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              488839     99.88%     99.88% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 567      0.12%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          489406                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       641035656                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.6                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy        8661611                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      472873986                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          1.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst         8095                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       462663                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         470758                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst         8095                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       462663                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        470758                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          558                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        10643                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        11207                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          558                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        10643                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        11207                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     53208405                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data    892179927                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    945388332                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     53208405                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data    892179927                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    945388332                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst         8653                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       473306                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       481965                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst         8653                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       473306                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       481965                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.064486                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.022487                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.023253                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.064486                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.022487                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.023253                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 95355.564516                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 83827.861223                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 84356.949407                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 95355.564516                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 83827.861223                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 84356.949407                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks         7317                       # number of writebacks
system.cpu0.l2cache.writebacks::total            7317                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          558                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        10643                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        11201                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          558                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        10643                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        11201                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     53022591                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data    888635808                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    941658399                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     53022591                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data    888635808                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    941658399                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.064486                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.022487                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.023240                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.064486                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.022487                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.023240                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 95022.564516                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 83494.861223                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 84069.136595                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 95022.564516                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 83494.861223                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 84069.136595                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                 7317                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       250373                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       250373                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       250373                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       250373                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       230539                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       230539                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       230539                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       230539                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          124                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          124                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          124                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          124                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        87246                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        87246                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         1570                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         1570                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    171118710                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    171118710                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        88816                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        88816                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.017677                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.017677                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 108992.808917                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 108992.808917                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         1570                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         1570                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    170595900                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    170595900                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.017677                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.017677                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 108659.808917                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 108659.808917                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst         8095                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       375417                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       383512                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          558                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data         9073                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         9637                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     53208405                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data    721061217                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    774269622                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst         8653                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       384490                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       393149                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.064486                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.023597                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.024512                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 95355.564516                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 79473.296264                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 80343.428660                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          558                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         9073                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         9631                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     53022591                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    718039908                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    771062499                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.064486                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.023597                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.024497                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 95022.564516                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 79140.296264                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 80060.481674                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        3740.299866                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            963001                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           11366                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           84.726465                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    24.871431                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.119245                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     2.261787                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   235.375860                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3477.671543                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.006072                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000029                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000552                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.057465                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.849041                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.913159                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4049                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          739                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         3171                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.988525                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        15419382                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       15419382                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  39773178342                       # Cumulative time (in ticks) in various power states
system.cpu0.thread25609.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread25609.numOps                      0                       # Number of Ops committed
system.cpu0.thread25609.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    115150513                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       115150515                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            3                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    131290152                       # number of overall hits
system.cpu1.dcache.overall_hits::total      131290155                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data          545                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           548                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data          614                       # number of overall misses
system.cpu1.dcache.overall_misses::total          618                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     53367579                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     53367579                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     53367579                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     53367579                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    115151058                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    115151063                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    131290766                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    131290773                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.600000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.571429                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 97922.163303                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97386.093066                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 86917.881107                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86355.305825                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data          301                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          301                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data          301                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          301                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data          244                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          244                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data          296                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          296                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     26218422                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     26218422                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     31491477                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     31491477                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 107452.549180                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107452.549180                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 106390.125000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106390.125000                       # average overall mshr miss latency
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     78347934                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       78347935                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data          443                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          446                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     43300656                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     43300656                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     78348377                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     78348381                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.750000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.000006                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 97744.144470                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97086.672646                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data          300                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          300                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data          143                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          143                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     16675308                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     16675308                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 116610.545455                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 116610.545455                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     36802579                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      36802580                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          102                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          102                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     10066923                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     10066923                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     36802681                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     36802682                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000003                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 98695.323529                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98695.323529                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          101                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      9543114                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9543114                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 94486.277228                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94486.277228                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data     16139639                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total     16139640                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data           69                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           70                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data     16139708                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total     16139710                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.000004                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.000004                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data           52                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           52                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data      5273055                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      5273055                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 101404.903846                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 101404.903846                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          282.860548                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          131290455                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              300                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         437634.850000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257122287                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     3.999999                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   278.860549                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.007812                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.544650                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.552462                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          300                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          300                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1050326484                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1050326484                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           14                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     45069695                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        45069709                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           14                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     45069695                       # number of overall hits
system.cpu1.icache.overall_hits::total       45069709                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         7749                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7753                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         7749                       # number of overall misses
system.cpu1.icache.overall_misses::total         7753                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    194264208                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    194264208                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    194264208                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    194264208                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           18                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     45077444                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     45077462                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           18                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     45077444                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     45077462                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.222222                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000172                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.222222                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000172                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 25069.584204                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25056.650071                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 25069.584204                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25056.650071                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6240                       # number of writebacks
system.cpu1.icache.writebacks::total             6240                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         1001                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1001                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         1001                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1001                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         6748                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6748                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         6748                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6748                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    145527327                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    145527327                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    145527327                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    145527327                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000150                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000150                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000150                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000150                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 21565.993924                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21565.993924                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 21565.993924                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21565.993924                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6240                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           14                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     45069695                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       45069709                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            4                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         7749                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7753                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    194264208                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    194264208                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     45077444                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     45077462                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000172                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 25069.584204                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25056.650071                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         1001                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1001                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         6748                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6748                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    145527327                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    145527327                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 21565.993924                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21565.993924                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          466.729792                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           45076461                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6752                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6676.016143                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.548927                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   466.180865                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.001072                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.910510                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.911582                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        360626448                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       360626448                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp           6951                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean         6240                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq           101                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp          101                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq         6951                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        19744                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port          600                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total              20344                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       831488                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port        19200                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total              850688                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                            0                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples          7052                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000425                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.020623                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0                7049     99.96%     99.96% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                   3      0.04%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total            7052                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy         8579412                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy        6741252                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy         295704                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst         5370                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data            2                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total           5372                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst         5370                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data            2                       # number of overall hits
system.cpu1.l2cache.overall_hits::total          5372                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1378                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data          294                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         1680                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1378                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data          294                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         1680                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    120740805                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data     31280022                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    152020827                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    120740805                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data     31280022                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    152020827                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst         6748                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data          296                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total         7052                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst         6748                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data          296                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total         7052                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.204209                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.993243                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.238230                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.204209                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.993243                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.238230                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 87620.322932                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 106394.632653                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 90488.587500                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 87620.322932                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 106394.632653                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 90488.587500                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1378                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data          294                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         1672                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1378                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data          294                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         1672                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    120281931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data     31182120                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    151464051                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    120281931                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data     31182120                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    151464051                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.204209                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.993243                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.237096                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.204209                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.993243                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.237096                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 87287.322932                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 106061.632653                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 90588.547249                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 87287.322932                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 106061.632653                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 90588.547249                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                    0                       # number of replacements
system.cpu1.l2cache.WritebackClean_hits::.writebacks         6237                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total         6237                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks         6237                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total         6237                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          101                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          101                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data      9475848                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total      9475848                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data          101                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          101                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 93820.277228                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 93820.277228                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          101                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          101                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      9442215                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total      9442215                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 93487.277228                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 93487.277228                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst         5370                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data            2                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total         5372                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1378                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data          193                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         1579                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    120740805                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data     21804174                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    142544979                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst         6748                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data          195                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total         6951                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.204209                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.989744                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.227162                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 87620.322932                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 112974.994819                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 90275.477517                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1378                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          193                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         1571                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    120281931                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     21739905                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    142021836                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.204209                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.989744                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.226011                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 87287.322932                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 112641.994819                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90402.187142                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1445.753811                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             13289                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            1680                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            7.910119                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.999999                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     3.999999                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst  1160.753191                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data   277.000621                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000977                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000977                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.283387                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.067627                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.352967                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1680                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1680                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.410156                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          214304                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         214304                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  39773178342                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29567.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29567.numOps                      0                       # Number of Ops committed
system.cpu1.thread29567.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     79038534                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        79038534                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     79038540                       # number of overall hits
system.cpu2.dcache.overall_hits::total       79038540                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data        57733                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         57737                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data        57733                       # number of overall misses
system.cpu2.dcache.overall_misses::total        57737                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data   5950460250                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5950460250                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data   5950460250                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5950460250                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     79096267                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     79096271                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     79096273                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     79096277                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.000730                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000730                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.000730                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000730                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 103068.613271                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 103061.472712                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 103068.613271                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 103061.472712                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        40832                       # number of writebacks
system.cpu2.dcache.writebacks::total            40832                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data        16391                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        16391                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data        16391                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        16391                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data        41342                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41342                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data        41342                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41342                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   4251481596                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4251481596                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   4251481596                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4251481596                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.000523                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000523                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.000523                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000523                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 102836.863142                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 102836.863142                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 102836.863142                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 102836.863142                       # average overall mshr miss latency
system.cpu2.dcache.replacements                 40832                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     68047633                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       68047633                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data        24517                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        24520                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data   2528454348                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2528454348                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     68072150                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     68072153                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.000360                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000360                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 103130.658237                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103118.040294                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data        16390                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        16390                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data         8127                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         8127                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data    840587904                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    840587904                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 103431.512735                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103431.512735                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     10990901                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      10990901                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        33216                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        33217                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   3422005902                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3422005902                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     11024117                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     11024118                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.003013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.003013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 103022.817377                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 103019.715868                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        33215                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        33215                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   3410893692                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3410893692                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.003013                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 102691.365106                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 102691.365106                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data            6                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          509.361117                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           79079886                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            41344                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1912.729441                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257119290                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.679149                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   508.681968                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.001326                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.993519                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.994846                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        632811560                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       632811560                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           15                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     47778509                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        47778524                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           15                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     47778509                       # number of overall hits
system.cpu2.icache.overall_hits::total       47778524                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          360                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           363                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          360                       # number of overall misses
system.cpu2.icache.overall_misses::total          363                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     35957673                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     35957673                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     35957673                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     35957673                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           18                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     47778869                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     47778887                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           18                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     47778869                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     47778887                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.166667                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.166667                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 99882.425000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 99056.950413                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 99882.425000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 99056.950413                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           86                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           86                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          274                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          274                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          274                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          274                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     28476162                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     28476162                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     28476162                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     28476162                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 103927.598540                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 103927.598540                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 103927.598540                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 103927.598540                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           15                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     47778509                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       47778524                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          360                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          363                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     35957673                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     35957673                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     47778869                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     47778887                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 99882.425000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 99056.950413                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           86                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          274                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          274                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     28476162                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     28476162                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 103927.598540                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 103927.598540                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          275.976142                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           47778801                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         172486.646209                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   272.976143                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.533157                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.539016                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        382231373                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       382231373                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp           8407                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty        62089                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean        14498                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            2                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            2                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         33214                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        33214                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq         8407                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          554                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port       123524                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total             124078                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        17728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5259264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total             5276992                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        35755                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2288320                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples         77378                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.007134                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.084161                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0               76826     99.29%     99.29% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 552      0.71%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total           77378                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy        54649296                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         273726                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy       41299326                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data         1976                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total           1976                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data         1976                       # number of overall hits
system.cpu2.l2cache.overall_hits::total          1976                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          274                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        39364                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        39645                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          274                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        39364                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        39645                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     28293678                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   4213394055                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   4241687733                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     28293678                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   4213394055                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   4241687733                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          274                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data        41340                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total        41621                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          274                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data        41340                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total        41621                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.952201                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.952524                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.952201                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.952524                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 103261.598540                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 107036.735469                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 106991.745062                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 103261.598540                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 107036.735469                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 106991.745062                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        35755                       # number of writebacks
system.cpu2.l2cache.writebacks::total           35755                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          274                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        39364                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        39638                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          274                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        39364                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        39638                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     28202436                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   4200285843                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   4228488279                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     28202436                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   4200285843                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   4228488279                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.952201                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.952356                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.952201                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.952356                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 102928.598540                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 106703.735469                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 106677.639614                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 102928.598540                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 106703.735469                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 106677.639614                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                35755                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks        32956                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        32956                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks        32956                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        32956                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks         7874                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total         7874                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks         7874                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total         7874                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data            2                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          709                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          709                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        32504                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        32505                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   3382922358                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   3382922358                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        33213                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        33214                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.978653                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.978654                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 104077.109217                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 104073.907337                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        32504                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        32504                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3372098526                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   3372098526                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.978653                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.978623                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 103744.109217                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 103744.109217                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data         1267                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total         1267                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          274                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data         6860                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         7140                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     28293678                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data    830471697                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total    858765375                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          274                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data         8127                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total         8407                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.844100                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.849292                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 103261.598540                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 121060.014140                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 120275.262605                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          274                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data         6860                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         7134                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     28202436                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data    828187317                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total    856389753                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.844100                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.848579                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 102928.598540                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 120727.014140                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 120043.419260                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3916.611792                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs             82453                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           39851                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.069032                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    21.592503                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.289812                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.700916                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    25.719209                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3868.309352                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.005272                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000071                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000171                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.006279                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.944411                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.956204                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          422                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         3639                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         1359099                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        1359099                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  39773178342                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29567.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29567.numOps                      0                       # Number of Ops committed
system.cpu2.thread29567.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     39849488                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        39849489                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     40616146                       # number of overall hits
system.cpu3.dcache.overall_hits::total       40616147                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3078563                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3078569                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      4359992                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4359998                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 126471054014                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 126471054014                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 126471054014                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 126471054014                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     42928051                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     42928058                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     44976138                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     44976145                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.857143                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.071714                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.071715                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.857143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.096940                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.096940                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 41081.197303                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 41081.117238                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 29007.175704                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29007.135786                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1168                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   166.857143                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1617712                       # number of writebacks
system.cpu3.dcache.writebacks::total          1617712                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1762489                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1762489                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1762489                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1762489                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1316074                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1316074                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1693206                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1693206                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  50535748331                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  50535748331                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  83628811475                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  83628811475                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.030658                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.030658                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.037647                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.037647                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 38398.865361                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 38398.865361                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 49390.807424                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 49390.807424                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1617712                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     26316760                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       26316761                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2625343                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2625348                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 108483248160                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 108483248160                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     28942103                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     28942109                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.090710                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.090710                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 41321.552330                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 41321.473633                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1687427                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1687427                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       937916                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       937916                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  35319938373                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  35319938373                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.032407                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032407                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 37657.890870                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 37657.890870                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     13532728                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13532728                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       453220                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       453221                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  17987805854                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  17987805854                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     13985948                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     13985949                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.032405                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.032405                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 39688.905728                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 39688.818157                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data        75062                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        75062                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       378158                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       378158                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  15215809958                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15215809958                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.027038                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.027038                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 40236.647005                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 40236.647005                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       766658                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       766658                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1281429                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1281429                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      2048087                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      2048087                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.625671                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.625671                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       377132                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       377132                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  33093063144                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  33093063144                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.184139                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.184139                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 87749.284452                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 87749.284452                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.909045                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           42342546                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1618224                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.166060                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257119623                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.007570                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.901475                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000015                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999808                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999822                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          329                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        361427384                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       361427384                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           21                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     16142103                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16142124                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           21                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     16142103                       # number of overall hits
system.cpu3.icache.overall_hits::total       16142124                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          407                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           410                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          407                       # number of overall misses
system.cpu3.icache.overall_misses::total          410                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     41395896                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     41395896                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     41395896                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     41395896                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           24                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     16142510                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16142534                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           24                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     16142510                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16142534                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.125000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000025                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.125000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000025                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 101709.818182                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 100965.600000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 101709.818182                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 100965.600000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu3.icache.writebacks::total                1                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           62                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           62                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          345                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          345                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     36258372                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     36258372                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     36258372                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     36258372                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 105096.730435                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 105096.730435                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 105096.730435                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 105096.730435                       # average overall mshr miss latency
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           21                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     16142103                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16142124                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          407                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          410                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     41395896                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     41395896                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     16142510                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16142534                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000025                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 101709.818182                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 100965.600000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           62                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          345                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          345                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     36258372                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     36258372                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 105096.730435                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 105096.730435                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          214.212538                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           16142472                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              348                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         46386.413793                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   211.212538                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.412524                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.418384                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          346                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        129140620                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       129140620                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1315401                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      1504527                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1354076                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        83436                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        83436                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        303172                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       303171                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1315401                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          697                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5021033                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5021730                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        22336                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    207099904                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           207122240                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1240890                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               79416960                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2942899                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000958                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.030930                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2940081     99.90%     99.90% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2818      0.10%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2942899                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2182861287                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           5.5                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         344987                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1644383970                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          4.1                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       376048                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         376049                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       376048                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        376049                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          344                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1242171                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1242524                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          344                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1242171                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1242524                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     36015282                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  80389071792                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  80425087074                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     36015282                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  80389071792                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  80425087074                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          345                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1618219                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1618573                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          345                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1618219                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1618573                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.997101                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.767616                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.767666                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.997101                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.767616                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.767666                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 104695.587209                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 64716.590382                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 64727.190037                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 104695.587209                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 64716.590382                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 64727.190037                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1240890                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1240890                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          344                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1242171                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1242515                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          344                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1242171                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1242515                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     35900730                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  79975429182                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  80011329912                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     35900730                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  79975429182                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  80011329912                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.997101                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.767616                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.767661                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.997101                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.767616                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.767661                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 104362.587209                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 64383.590651                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 64394.659149                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 104362.587209                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 64383.590651                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 64394.659149                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1240890                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       794630                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       794630                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       794630                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       794630                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       823081                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       823081                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       823081                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       823081                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        83435                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        83435                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        83436                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        83436                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000012                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000012                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000012                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        22569                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        22569                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       280602                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       280603                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  14367709575                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  14367709575                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       303171                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       303172                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.925557                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.925557                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 51203.161685                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 51202.979209                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       280602                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       280602                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  14274269442                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  14274269442                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.925557                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.925554                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 50870.162871                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 50870.162871                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       353479                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       353480                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          344                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       961569                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       961921                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     36015282                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  66021362217                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  66057377499                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          345                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1315048                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1315401                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.997101                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.731204                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.731276                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 104695.587209                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 68660.036063                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 68672.351990                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          344                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       961569                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       961913                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     35900730                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  65701159740                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  65737060470                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.997101                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.731204                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.731270                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 104362.587209                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 68327.036063                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68339.923122                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4085.173007                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3319718                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1244986                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.666470                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     8.802984                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.005631                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.033453                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     1.587691                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4074.743248                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.002149                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000008                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000388                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.994810                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.997357                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          329                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         2561                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1206                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        54360506                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       54360506                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  39773178342                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              980277                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       1032183                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        539150                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            310152                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             314779                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            314778                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         980277                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port        29235                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port         3360                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       114495                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3723177                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 3870267                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      1153792                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       107520                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      4790400                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    158761664                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                164813376                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            601331                       # Total snoops (count)
system.l3bus.snoopTraffic                    18635456                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1896414                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1896414    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1896414                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1283851165                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                3.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             7478458                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy             1118864                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            26466968                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           827520301                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               2.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst           19                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         3209                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data          176                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       612110                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              615514                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst           19                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         3209                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data          176                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       612110                       # number of overall hits
system.l3cache.overall_hits::total             615514                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          539                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data         7434                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1378                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data          294                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          274                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        39188                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          344                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       630061                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            679542                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          539                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data         7434                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1378                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data          294                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          274                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        39188                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          344                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       630061                       # number of overall misses
system.l3cache.overall_misses::total           679542                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     50523093                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data    801036828                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    114740145                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data     30003300                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     27107199                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   4040016606                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     34524774                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  66413345492                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  71511297437                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     50523093                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data    801036828                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    114740145                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data     30003300                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     27107199                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   4040016606                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     34524774                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  66413345492                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  71511297437                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          558                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        10643                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1378                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data          294                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          274                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        39364                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          344                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1242171                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1295056                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          558                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        10643                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1378                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data          294                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          274                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        39364                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          344                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1242171                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1295056                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.965950                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.698487                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.995529                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.507226                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.524720                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.965950                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.698487                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.995529                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.507226                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.524720                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 93734.866419                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 107753.138015                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 83265.707547                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 102052.040816                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 98931.383212                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 103093.207257                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 100362.715116                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 105407.802565                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 105234.551267                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 93734.866419                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 107753.138015                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 83265.707547                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 102052.040816                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 98931.383212                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 103093.207257                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 100362.715116                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 105407.802565                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 105234.551267                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         291179                       # number of writebacks
system.l3cache.writebacks::total               291179                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          539                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data         7434                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1378                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data          294                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          274                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        39188                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          344                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       630061                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       679512                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          539                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data         7434                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1378                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data          294                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          274                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        39188                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          344                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       630061                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       679512                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     46933353                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data    751526388                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    105562665                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data     28045260                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     25282359                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   3779024526                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     32233734                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  62217145892                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  66985754177                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     46933353                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data    751526388                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    105562665                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data     28045260                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     25282359                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   3779024526                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     32233734                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  62217145892                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  66985754177                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.965950                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.698487                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.995529                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.507226                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.524697                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.965950                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.698487                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.995529                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.507226                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.524697                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 87074.866419                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 101093.138015                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 76605.707547                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 95392.040816                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 92271.383212                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 96433.207257                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 93702.715116                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 98747.813136                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 98579.207103                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 87074.866419                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 101093.138015                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 76605.707547                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 95392.040816                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 92271.383212                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 96433.207257                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 93702.715116                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 98747.813136                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 98579.207103                       # average overall mshr miss latency
system.l3cache.replacements                    601331                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       741004                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       741004                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       741004                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       741004                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       539150                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       539150                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       539150                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       539150                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data           19                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data           87                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       152438                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           152544                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data         1551                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          101                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        32417                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       128164                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         162235                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    164017485                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      9037953                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   3240603486                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  11019080553                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  14432739477                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         1570                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          101                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        32504                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       280602                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       314779                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.987898                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.997323                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.456747                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.515393                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 105749.506770                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 89484.683168                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 99966.174723                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 85976.409546                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 88961.934706                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         1551                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          101                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        32417                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       128164                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       162233                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    153687825                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      8365293                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3024706266                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  10165514973                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  13352274357                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.987898                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.997323                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.456747                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.515387                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 99089.506770                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 82824.683168                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 93306.174723                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 79316.461510                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 82303.072476                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst           19                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         3190                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data           89                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       459672                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       462970                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          539                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data         5883                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1378                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data          193                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          274                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data         6771                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          344                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       501897                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       517307                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     50523093                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    637019343                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    114740145                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data     20965347                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     27107199                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data    799413120                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     34524774                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  55394264939                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  57078557960                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          558                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data         9073                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1378                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data          193                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          274                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data         6860                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          344                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       961569                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       980277                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.965950                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.648407                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.987026                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.521956                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.527715                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 93734.866419                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 108281.377358                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 83265.707547                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 108628.740933                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 98931.383212                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 118064.262295                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 100362.715116                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 110369.786906                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 110337.880524                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          539                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         5883                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1378                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          193                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          274                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data         6771                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          344                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       501897                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       517279                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     46933353                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    597838563                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    105562665                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     19679967                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     25282359                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data    754318260                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     32233734                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  52051630919                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  53633479820                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.965950                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.648407                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.987026                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.521956                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.527687                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 87074.866419                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 101621.377358                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 76605.707547                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 101968.740933                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 92271.383212                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 111404.262295                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 93702.715116                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 103709.786906                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 103683.853046                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61133.082720                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1895669                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1280103                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.480872                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651318975039                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61133.082720                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.932817                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.932817                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63257                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          331                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2713                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        18980                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        41142                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4           91                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.965225                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             42483479                       # Number of tag accesses
system.l3cache.tags.data_accesses            42483479                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    291178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      7432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     39188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    630057.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000686160836                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17985                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17985                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1478437                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             275049                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      679512                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     291178                       # Number of write requests accepted
system.mem_ctrls.readBursts                    679512                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   291178                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      54.74                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                679512                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               291178                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  301543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  148755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  108072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   63559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   44677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  16175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  17527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  18330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  18967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  19343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  19728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  20227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  20908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  21605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  21655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  21767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  21348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  20057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        17985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.780206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    447.175614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        17981     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17985                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.186711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.165752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.951242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16931     94.14%     94.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               50      0.28%     94.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              446      2.48%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              277      1.54%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              136      0.76%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               62      0.34%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               32      0.18%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               18      0.10%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17985                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                43488768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18635392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1093.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    468.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   39773097090                       # Total gap between requests
system.mem_ctrls.avgGap                      40974.05                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        34496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data       475648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        88192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data        18816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        17536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2508032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        22016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     40323648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     18631552                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 867317.931225847453                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 11959010.881021331996                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 2217373.115453094244                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 473082.507941371354                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 440900.024407944700                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 63058358.235396124423                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 553538.716774937930                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1013839951.381008863449                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 468445012.064204573631                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          539                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data         7434                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1378                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data          294                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          274                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        39188                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          344                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       630061                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       291178                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     26722551                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data    472625234                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     53918835                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data     17023796                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     15013147                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   2309855583                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     19336894                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  38592992017                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2125480762525                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     49578.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     63576.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     39128.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     57904.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     54792.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     58942.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     56211.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     61252.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7299592.56                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           384700                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               8565                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   4732                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           24                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            4                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        34496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data       475776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        88192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data        18816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        17536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2508032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        22016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     40323840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      43490624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        34496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        88192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        17536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        22016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       163008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     18635392                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     18635392                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          539                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data         7434                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1378                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data          294                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          274                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        39188                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          344                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       630060                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         679541                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       291178                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        291178                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         6436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         6436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         6436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         9655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       867318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     11962229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      2217373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data       473083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       440900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     63058358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       553539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data   1013844779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1093465852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         6436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       867318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      2217373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       440900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       553539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4098439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    468541560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       468541560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    468541560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         6436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         6436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         6436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         9655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       867318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     11962229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      2217373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data       473083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       440900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     63058358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       553539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data   1013844779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1562007412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               679506                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              291118                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        20499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        22003                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20999                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        20964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        21471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        21458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        22204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        20952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        22656                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        21150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        20849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        21563                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        21763                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        21634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        21674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        20302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        21720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        21520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        20866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        21775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        20979                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        20736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        21840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        20465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        21079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        20700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        20712                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        21115                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        21578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        20121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        20135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8843                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8605                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9197                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9917                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9567                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         8706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         9310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         9178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         8903                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         9220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         9252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         8807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         9293                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         9025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         8878                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         8972                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         8690                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         8789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         9104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         8380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         8342                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             29621569105                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2264113992                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        41507488057                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                43592.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           61084.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              496747                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              89078                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.10                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           30.60                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       384796                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   161.433029                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   101.105302                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   226.366087                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       263514     68.48%     68.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        62761     16.31%     84.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        16888      4.39%     89.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8250      2.14%     91.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5993      1.56%     92.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         5198      1.35%     94.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4816      1.25%     95.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4885      1.27%     96.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12491      3.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       384796                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              43488384                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           18631552                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1093.409533                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              468.445012                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.13                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1200092650.847998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1595495354.476803                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2858217503.500816                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1094165838.527949                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14179340014.389172                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 29385773798.877148                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 3384983992.588829                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  53698069153.209839                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1350.107208                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4874894652                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3582250000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31316033690                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             517307                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       291178                       # Transaction distribution
system.membus.trans_dist::CleanEvict           310152                       # Transaction distribution
system.membus.trans_dist::ReadExReq            162235                       # Transaction distribution
system.membus.trans_dist::ReadExResp           162234                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         517307                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1960413                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1960413                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1960413                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     62126016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     62126016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                62126016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            679542                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  679542    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              679542                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           814369493                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1235801280                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       49281506                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     34576636                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      2711766                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     22450982                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       22071427                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.309406                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        6508283                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect          228                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        30902                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        24085                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         6817                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          122                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    165177274                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      2550592                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     96874474                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.435684                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.737551                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     25469793     26.29%     26.29% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     29638757     30.60%     56.89% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      8382701      8.65%     65.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      9751403     10.07%     75.61% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4279378      4.42%     80.02% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2319976      2.39%     82.42% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1713852      1.77%     84.19% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1252217      1.29%     85.48% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     14066397     14.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     96874474                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    126338982                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     235955567                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           47054953                       # Number of memory references committed
system.switch_cpus0.commit.loads             34567112                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          22687675                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            951682                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          233995357                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      3371120                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      1662171      0.70%      0.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    180747187     76.60%     77.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      1607608      0.68%     77.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv      4625490      1.96%     79.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd        19902      0.01%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        21208      0.01%     79.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     79.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     79.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc        53375      0.02%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd        50559      0.02%     80.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt       112487      0.05%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv          627      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     34171566     14.48%     94.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     12196341      5.17%     99.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       395546      0.17%     99.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       291500      0.12%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    235955567                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     14066397                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        11211149                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     44239304                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         47607215                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     13729233                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       2567193                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     20069655                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       168970                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     444143828                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       957513                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           49639839                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           16263048                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                66312                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 3462                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      2396325                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             266991513                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           49281506                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     28603795                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            114229396                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        5456736                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         40718961                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes         4828                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    119354099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     4.102008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.400920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        36592005     30.66%     30.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         6215857      5.21%     35.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4724963      3.96%     39.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7526233      6.31%     46.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         5516766      4.62%     50.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         8060632      6.75%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         5844465      4.90%     62.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         5075438      4.25%     66.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        39797740     33.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    119354099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.412608                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.235380                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           40718965                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   41                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            6546368                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       26836161                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        33253                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        19451                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       7515659                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        19653                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  39773188998                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       2567193                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        17059459                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       22498651                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         55005213                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     22223578                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     428541549                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       179204                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      17383568                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1232298                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       1412439                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents           13                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands    542472277                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1113447908                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       696299222                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           974433                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    302808335                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       239663859                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         51525372                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               483940918                       # The number of ROB reads
system.switch_cpus0.rob.writes              824939141                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        126338982                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          235955567                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       52955800                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     46715739                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1981709                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     30401768                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       30339310                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.794558                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed          91819                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        20287                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        17910                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         2377                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           74                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    123901876                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1968996                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    102640046                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.115280                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.239118                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     19546079     19.04%     19.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     15855710     15.45%     34.49% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5733736      5.59%     40.08% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10577087     10.31%     50.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3205734      3.12%     53.51% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      5871199      5.72%     59.23% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      4667844      4.55%     63.77% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      4309168      4.20%     67.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     32873489     32.03%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    102640046                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    215607209                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     422392526                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          122620841                       # Number of memory references committed
system.switch_cpus1.commit.loads             85818180                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          37002377                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating             13382                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          419940681                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        65199                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       927633      0.22%      0.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    295824216     70.04%     70.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      2987804      0.71%     70.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv        32032      0.01%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     85811504     20.32%     91.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     36795955      8.71%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead         6676      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite         6706      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    422392526                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     32873489                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8720006                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     22957577                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         77645513                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      7895468                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1998298                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     28981046                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred        12996                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     579867793                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        54915                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          106545445                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           39799828                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                   28                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1879744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             310009446                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           52955800                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     30449039                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            115326112                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        4022022                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         45077444                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         2937                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    119216867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     5.097231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.124847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        17872738     14.99%     14.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         8790111      7.37%     22.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         3915259      3.28%     25.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        10517743      8.82%     34.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         5589908      4.69%     39.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         7535733      6.32%     45.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         6209799      5.21%     50.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         8079704      6.78%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        50705872     42.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    119216867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.443371                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.595547                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           45077444                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   31                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           12057339                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       30142803                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         2610                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        34623                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       9556817                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  39773188998                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1998298                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        12494567                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       14571350                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         81561087                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      8591558                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     567712295                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        12641                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1233971                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       5950510                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         25271                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    718328037                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1375321674                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       843522718                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups             7198                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    531342713                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       186985208                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         26930901                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               616060959                       # The number of ROB reads
system.switch_cpus1.rob.writes             1109200661                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        215607209                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          422392526                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       47689047                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     41793516                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      2080120                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     33090491                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       33053050                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.886853                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         560756                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           45                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       207580                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       163956                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        43624                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     50278537                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      1976189                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    111966203                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.167940                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.184896                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     20106220     17.96%     17.96% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     10779889      9.63%     27.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     15311990     13.68%     41.26% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      6995942      6.25%     47.51% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4     11801259     10.54%     58.05% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4467072      3.99%     62.04% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2231660      1.99%     64.03% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       830952      0.74%     64.77% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     39441219     35.23%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    111966203                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     466668467                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           75419108                       # Number of memory references committed
system.switch_cpus2.commit.loads             64394991                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          37970974                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          12092551                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          459053309                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       383862                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass      2017207      0.43%      0.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    363334694     77.86%     78.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult     21856627      4.68%     82.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv        36820      0.01%     82.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd       479919      0.10%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       461866      0.10%     83.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     83.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     83.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc       707760      0.15%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd       818104      0.18%     83.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt       445703      0.10%     83.61% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       204789      0.04%     83.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult       885311      0.19%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt          559      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     61351529     13.15%     96.99% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      7077427      1.52%     98.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      3043462      0.65%     99.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      3946690      0.85%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    466668467                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     39441219                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         7206474                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     20642227                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         82482271                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      7061871                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1996725                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     31682628                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred       107346                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     553332273                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts       676317                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           69027164                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           11495672                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                  151                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  509                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1462341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             310760407                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           47689047                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     33777762                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            115826552                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        4201318                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         47778869                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          150                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    119389575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.827829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.064698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        18187716     15.23%     15.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         1984427      1.66%     16.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        19013495     15.93%     32.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         2144291      1.80%     34.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        14933381     12.51%     47.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         7641026      6.40%     53.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         1904884      1.60%     55.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         8062679      6.75%     61.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        45517676     38.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    119389575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.399275                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.601834                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           47778872                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   17                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             955000                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        6539334                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1282                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        21141                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1733912                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  39773188998                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1996725                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10621796                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        9115956                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         85458824                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     12196265                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     539432223                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       222635                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2428251                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents        704260                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       6973975                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    818773205                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1182560050                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       774401818                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         16241121                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    712079724                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       106693419                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         19333274                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               589471988                       # The number of ROB reads
system.switch_cpus2.rob.writes             1041336727                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          466668467                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       15774299                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     11040452                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        11304                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      6152079                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        6151706                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.993937                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        1180272                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      1480347                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1479693                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          654                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           50                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       328965                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts        11199                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    119345725                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.771106                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.095889                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     82347987     69.00%     69.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      6329122      5.30%     74.30% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      2279404      1.91%     76.21% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      2763276      2.32%     78.53% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      1992219      1.67%     80.20% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       881496      0.74%     80.94% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       418346      0.35%     81.29% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1361302      1.14%     82.43% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     20972573     17.57%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    119345725                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    128324072                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     211373888                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           47334001                       # Number of memory references committed
system.switch_cpus3.commit.loads             33348021                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15733484                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          90534302                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          151691516                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      1180161                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         8833      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    118455554     56.04%     56.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult         3743      0.00%     56.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     56.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      4423979      2.09%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      4858430      2.30%     60.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     60.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     60.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      2656287      1.26%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     13805325      6.53%     68.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       376832      0.18%     68.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      3194880      1.51%     69.92% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      2604028      1.23%     71.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     13242394      6.26%     77.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       409602      0.19%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     12854522      6.08%     83.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6272001      2.97%     86.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     20493499      9.70%     96.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      7713979      3.65%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    211373888                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     20972573                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         2148384                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     85547239                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         29089063                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      2596623                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         11881                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      6140917                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          107                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     211871847                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          531                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           33404817                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           13994176                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                36955                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 7195                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        38604                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             128868176                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           15774299                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      8811671                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            119342610                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          23972                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         16142510                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          177                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    119393200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     1.776743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.104335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        84374789     70.67%     70.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         3874975      3.25%     73.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         1168002      0.98%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4189795      3.51%     78.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         1015005      0.85%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         1739695      1.46%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1172252      0.98%     81.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1310829      1.10%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        20547858     17.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    119393200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.132070                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.078946                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           16142510                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691030307622                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            2414576                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads          79872                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          810                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores         33632                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  39773188998                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         11881                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         3280396                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       34641529                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         30498745                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     50960639                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     211788856                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1219207                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       3080238                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      18993831                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      29212046                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    232953472                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          515385270                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       208435072                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        151168663                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    232488475                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          464997                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         13924925                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               310076005                       # The number of ROB reads
system.switch_cpus3.rob.writes              423453276                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        128324072                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          211373888                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
