
---------- Begin Simulation Statistics ----------
final_tick                               158686389000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 284344                       # Simulator instruction rate (inst/s)
host_mem_usage                                 667964                       # Number of bytes of host memory used
host_op_rate                                   284902                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   351.69                       # Real time elapsed on the host
host_tick_rate                              451214776                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.158686                       # Number of seconds simulated
sim_ticks                                158686389000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.586864                       # CPI: cycles per instruction
system.cpu.discardedOps                        191057                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        26213856                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.630174                       # IPC: instructions per cycle
system.cpu.numCycles                        158686389                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132472533                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76812                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        186725                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          109                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       676192                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          369                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1353291                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            369                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486235                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735921                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104227                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102135                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.900581                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65258                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51346685                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51346685                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51347287                       # number of overall hits
system.cpu.dcache.overall_hits::total        51347287                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       704481                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         704481                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       712298                       # number of overall misses
system.cpu.dcache.overall_misses::total        712298                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29757304000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29757304000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29757304000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29757304000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52051166                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52051166                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52059585                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52059585                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013534                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013534                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013682                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42240.037702                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42240.037702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41776.481192                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41776.481192                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       643414                       # number of writebacks
system.cpu.dcache.writebacks::total            643414                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31769                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31769                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31769                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31769                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       672712                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       672712                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       676664                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       676664                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25486984000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25486984000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25905940000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25905940000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012924                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012924                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012998                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012998                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37886.917433                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37886.917433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38284.791270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38284.791270                       # average overall mshr miss latency
system.cpu.dcache.replacements                 676152                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40716646                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40716646                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       385446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        385446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12305696000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12305696000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41102092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41102092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009378                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009378                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31925.862507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31925.862507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2578                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2578                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       382868                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       382868                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11404863000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11404863000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29787.976535                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29787.976535                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10630039                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10630039                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       319035                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       319035                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17451608000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17451608000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029138                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029138                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54701.233407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54701.233407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29191                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29191                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289844                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289844                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14082121000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14082121000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48585.173404                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48585.173404                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          602                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           602                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7817                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7817                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928495                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928495                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3952                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3952                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    418956000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    418956000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 106011.133603                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 106011.133603                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 158686389000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.598711                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52024027                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            676664                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.883102                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.598711                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989451                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989451                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          258                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104795986                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104795986                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158686389000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158686389000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158686389000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42688201                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477279                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026112                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8530174                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8530174                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8530174                       # number of overall hits
system.cpu.icache.overall_hits::total         8530174                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          437                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            437                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          437                       # number of overall misses
system.cpu.icache.overall_misses::total           437                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46336000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46336000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46336000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46336000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8530611                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8530611                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8530611                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8530611                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 106032.036613                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 106032.036613                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 106032.036613                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 106032.036613                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           38                       # number of writebacks
system.cpu.icache.writebacks::total                38                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          437                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          437                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          437                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          437                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45462000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45462000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45462000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45462000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 104032.036613                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 104032.036613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 104032.036613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 104032.036613                       # average overall mshr miss latency
system.cpu.icache.replacements                     38                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8530174                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8530174                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          437                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           437                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46336000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46336000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8530611                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8530611                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 106032.036613                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 106032.036613                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45462000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45462000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 104032.036613                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 104032.036613                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 158686389000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           338.263362                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8530611                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               437                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19520.848970                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   338.263362                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.330335                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.330335                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.389648                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17061659                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17061659                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158686389000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158686389000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158686389000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 158686389000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               100196356                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   25                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               567151                       # number of demand (read+write) hits
system.l2.demand_hits::total                   567176                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  25                       # number of overall hits
system.l2.overall_hits::.cpu.data              567151                       # number of overall hits
system.l2.overall_hits::total                  567176                       # number of overall hits
system.l2.demand_misses::.cpu.inst                412                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             109513                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109925                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               412                       # number of overall misses
system.l2.overall_misses::.cpu.data            109513                       # number of overall misses
system.l2.overall_misses::total                109925                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43578000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11892196000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11935774000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43578000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11892196000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11935774000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              437                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           676664                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               677101                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             437                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          676664                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              677101                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.942792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.161843                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.162347                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.942792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.161843                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.162347                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105771.844660                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108591.637522                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108581.068911                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105771.844660                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108591.637522                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108581.068911                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               49742                       # number of writebacks
system.l2.writebacks::total                     49742                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        109510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109922                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       109510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109922                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35338000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9701727000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9737065000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35338000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9701727000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9737065000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.942792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.161838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.162342                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.942792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.161838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.162342                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85771.844660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88592.155967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88581.585124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85771.844660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88592.155967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88581.585124                       # average overall mshr miss latency
system.l2.replacements                          77172                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       643414                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           643414                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       643414                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       643414                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            210582                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                210582                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79262                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79262                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8784915000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8784915000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289844                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289844                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.273464                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.273464                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110833.880043                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110833.880043                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7199675000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7199675000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.273464                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.273464                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90833.880043                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90833.880043                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             25                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 25                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43578000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43578000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.942792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.942792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105771.844660                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105771.844660                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35338000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35338000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.942792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.942792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85771.844660                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85771.844660                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        356569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            356569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        30251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           30251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3107281000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3107281000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       386820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        386820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.078204                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.078204                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102716.637467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102716.637467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        30248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        30248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2502052000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2502052000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.078197                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078197                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82717.931764                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82717.931764                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 158686389000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31952.732873                       # Cycle average of tags in use
system.l2.tags.total_refs                     1353179                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    109940                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.308341                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.631257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        62.833823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31878.267793                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975120                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32705                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10935396                       # Number of tag accesses
system.l2.tags.data_accesses                 10935396                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158686389000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     99484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    219002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010747423750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6020                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6020                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              411589                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              93574                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      109922                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49742                       # Number of write requests accepted
system.mem_ctrls.readBursts                    219844                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    99484                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                219844                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                99484                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   96752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  103984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.514950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.486453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    119.896092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          6018     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6020                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.522093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.497254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.933586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4450     73.92%     73.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              142      2.36%     76.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1363     22.64%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               30      0.50%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.22%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.08%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.18%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6020                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14070016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6366976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     88.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  158526016000                       # Total gap between requests
system.mem_ctrls.avgGap                     992872.63                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14016128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6365632                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 332328.439334516588                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 88325962.222254604101                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 40114543.157195411623                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          824                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       219020                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        99484                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     26287000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7592054500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3634545852250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31901.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34663.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  36533973.83                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14017280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14070016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6366976                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6366976                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          412                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       109510                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         109922                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        49742                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         49742                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       332328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     88333222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         88665550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       332328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       332328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     40123013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        40123013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     40123013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       332328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     88333222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       128788563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               219826                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               99463                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13918                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14042                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13670                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6144                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3496604000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1099130000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7618341500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15906.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34656.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              184780                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              86701                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.06                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.17                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        47808                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   427.428380                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   276.318166                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   387.400406                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1164      2.43%      2.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        24211     50.64%     53.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3846      8.04%     61.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2506      5.24%     66.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          845      1.77%     68.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1230      2.57%     70.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          930      1.95%     72.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          751      1.57%     74.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12325     25.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        47808                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14068864                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6365632                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               88.658291                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               40.114543                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 158686389000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       172923660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        91911105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      789426960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     262331100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12526363200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21905863800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  42488530560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   78237350385                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   493.031260                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 110216236750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5298800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  43171352250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       168425460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        89520255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      780130680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     256865760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12526363200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21483774810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  42843973920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   78149054085                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   492.474840                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 111145391250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5298800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  42242197750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 158686389000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              30660                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49742                       # Transaction distribution
system.membus.trans_dist::CleanEvict            27061                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79262                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79262                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30660                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       296647                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 296647                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20436992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20436992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109922                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109922    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109922                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 158686389000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           584661000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1025582500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            387257                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       693156                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           60168                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289844                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289844                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           437                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       386820                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          912                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2029480                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2030392                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        60800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    168969984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              169030784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           77172                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6366976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           754273                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000636                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025218                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 753793     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    480      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             754273                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 158686389000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3927099000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2185000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3383322997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
