// Seed: 1599866776
module module_0 #(
    parameter id_1 = 32'd88
) ();
  logic _id_1 = -1;
  wire [1 : id_1] id_2;
endmodule
module module_1 (
    output tri  id_0,
    input  wand id_1
);
  logic id_3;
  logic id_4 = -1;
  localparam id_5 = (1 && 1);
  module_0 modCall_1 ();
  assign modCall_1._id_1 = 0;
  logic id_6;
endmodule
module module_2 #(
    parameter id_6 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout logic [7:0] id_7;
  module_0 modCall_1 ();
  input wire _id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7[id_6] = id_10 - 1'h0;
  logic [1  ==  1 : id_6] id_18 = id_3;
endmodule
