// Seed: 1068863000
module module_0 ();
  wand id_2 = 1;
  assign id_1 = id_1;
  wire id_3;
endmodule
module module_1;
  wire id_1;
  wire id_2;
  module_0();
  wire id_3;
  tri1 id_4;
  assign id_4 = 'd0;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_2 (
    input tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    inout tri0 id_4,
    output tri0 id_5
);
  module_0();
  assign id_4 = 1;
endmodule
module module_3 (
    input  wor   id_0,
    input  tri1  id_1,
    output logic id_2
);
  always @(posedge 1 - 1 or posedge 1) begin
    id_2 <= 1;
    if (id_0) begin
      id_2 <= 1'd0;
    end else begin
      id_2 = (1);
      id_2 = 1;
    end
  end
  module_0();
endmodule
