Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jul  9 20:37:33 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dmux8_1_timing_summary_routed.rpt -pb dmux8_1_timing_summary_routed.pb -rpx dmux8_1_timing_summary_routed.rpx -warn_on_violation
| Design       : dmux8_1
| Device       : 7a50ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s[2]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.646ns  (logic 3.950ns (51.657%)  route 3.696ns (48.343%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  s[2] (IN)
                         net (fo=0)                   0.000     0.000    s[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.984     0.984 r  s_IBUF[2]_inst/O
                         net (fo=8, routed)           1.829     2.813    s_IBUF[2]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.154     2.967 r  y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.867     4.834    y_OBUF[7]
    T13                  OBUF (Prop_obuf_I_O)         2.812     7.646 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.646    y[7]
    T13                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.323ns  (logic 3.962ns (54.101%)  route 3.361ns (45.899%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.988     0.988 r  s_IBUF[1]_inst/O
                         net (fo=8, routed)           1.640     2.628    s_IBUF[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.152     2.780 r  y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.721     4.501    y_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         2.822     7.323 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.323    y[6]
    U14                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.306ns  (logic 3.968ns (54.318%)  route 3.337ns (45.682%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.988     0.988 r  s_IBUF[1]_inst/O
                         net (fo=8, routed)           1.637     2.625    s_IBUF[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.152     2.777 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.700     4.477    y_OBUF[3]
    V13                  OBUF (Prop_obuf_I_O)         2.829     7.306 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.306    y[3]
    V13                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[2]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.270ns  (logic 3.719ns (51.154%)  route 3.551ns (48.846%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  s[2] (IN)
                         net (fo=0)                   0.000     0.000    s[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.984     0.984 r  s_IBUF[2]_inst/O
                         net (fo=8, routed)           1.829     2.813    s_IBUF[2]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     2.937 r  y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.722     4.659    y_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         2.611     7.270 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.270    y[5]
    V14                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[2]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.189ns  (logic 3.956ns (55.029%)  route 3.233ns (44.971%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 f  s[2] (IN)
                         net (fo=0)                   0.000     0.000    s[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.984     0.984 f  s_IBUF[2]_inst/O
                         net (fo=8, routed)           1.562     2.546    s_IBUF[2]
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.152     2.698 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.369    y_OBUF[0]
    U11                  OBUF (Prop_obuf_I_O)         2.820     7.189 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.189    y[0]
    U11                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.055ns  (logic 3.744ns (53.063%)  route 3.312ns (46.937%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.988     0.988 f  s_IBUF[1]_inst/O
                         net (fo=8, routed)           1.640     2.628    s_IBUF[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     2.752 r  y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.423    y_OBUF[4]
    V12                  OBUF (Prop_obuf_I_O)         2.632     7.055 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.055    y[4]
    V12                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.031ns  (logic 3.724ns (52.964%)  route 3.307ns (47.036%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.988     0.988 f  s_IBUF[1]_inst/O
                         net (fo=8, routed)           1.637     2.625    s_IBUF[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     2.749 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.419    y_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         2.612     7.031 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.031    y[1]
    U12                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[2]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.955ns  (logic 3.722ns (53.512%)  route 3.233ns (46.488%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 f  s[2] (IN)
                         net (fo=0)                   0.000     0.000    s[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.984     0.984 f  s_IBUF[2]_inst/O
                         net (fo=8, routed)           1.562     2.546    s_IBUF[2]
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.124     2.670 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.341    y_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         2.614     6.955 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.955    y[2]
    T12                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.392ns (64.411%)  route 0.769ns (35.589%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  s_IBUF[1]_inst/O
                         net (fo=8, routed)           0.427     0.643    s_IBUF[1]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.045     0.688 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.030    y_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         1.131     2.161 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.161    y[2]
    T12                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.461ns (65.698%)  route 0.763ns (34.302%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.216     0.216 f  s_IBUF[1]_inst/O
                         net (fo=8, routed)           0.427     0.643    s_IBUF[1]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.048     0.691 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.027    y_OBUF[0]
    U11                  OBUF (Prop_obuf_I_O)         1.197     2.224 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.224    y[0]
    U11                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[2]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.387ns (62.127%)  route 0.845ns (37.873%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 f  s[2] (IN)
                         net (fo=0)                   0.000     0.000    s[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.213     0.213 f  s_IBUF[2]_inst/O
                         net (fo=8, routed)           0.510     0.722    s_IBUF[2]
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.045     0.767 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.103    y_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         1.129     2.232 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.232    y[1]
    U12                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[2]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.406ns (62.241%)  route 0.853ns (37.759%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  s[2] (IN)
                         net (fo=0)                   0.000     0.000    s[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  s_IBUF[2]_inst/O
                         net (fo=8, routed)           0.511     0.723    s_IBUF[2]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.045     0.768 r  y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.111    y_OBUF[4]
    V12                  OBUF (Prop_obuf_I_O)         1.149     2.260 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.260    y[4]
    V12                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.364ns (59.797%)  route 0.917ns (40.203%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  s_IBUF[0]_inst/O
                         net (fo=8, routed)           0.564     0.755    s_IBUF[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.045     0.800 r  y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.353     1.153    y_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         1.128     2.281 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.281    y[5]
    V14                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[2]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.466ns (63.089%)  route 0.858ns (36.911%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 f  s[2] (IN)
                         net (fo=0)                   0.000     0.000    s[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.213     0.213 f  s_IBUF[2]_inst/O
                         net (fo=8, routed)           0.510     0.722    s_IBUF[2]
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.048     0.770 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.118    y_OBUF[3]
    V13                  OBUF (Prop_obuf_I_O)         1.205     2.324 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.324    y[3]
    V13                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.427ns (61.272%)  route 0.902ns (38.728%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  i (IN)
                         net (fo=0)                   0.000     0.000    i
    V11                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  i_IBUF_inst/O
                         net (fo=8, routed)           0.540     0.725    i_IBUF
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.043     0.768 r  y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.362     1.131    y_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.198     2.329 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.329    y[6]
    U14                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.424ns (59.498%)  route 0.969ns (40.502%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  s_IBUF[0]_inst/O
                         net (fo=8, routed)           0.564     0.755    s_IBUF[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.042     0.797 r  y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.202    y_OBUF[7]
    T13                  OBUF (Prop_obuf_I_O)         1.191     2.393 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.393    y[7]
    T13                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------





