{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1389402193375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1389402193375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 09:03:13 2014 " "Processing started: Sat Jan 11 09:03:13 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1389402193375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1389402193375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex13 -c ex13 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex13 -c ex13" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1389402193375 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1389402194031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_rom " "Found entity 1: ex_rom" {  } { { "ex_rom.v" "" { Text "D:/FpgaExample/ex16/ex_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402194140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402194140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_ram " "Found entity 1: ex_ram" {  } { { "ex_ram.v" "" { Text "D:/FpgaExample/ex16/ex_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402194140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402194140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_fifo " "Found entity 1: ex_fifo" {  } { { "ex_fifo.v" "" { Text "D:/FpgaExample/ex16/ex_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402194156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402194156 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ex13.v 1 1 " "Using design file ex13.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ex13 " "Found entity 1: ex13" {  } { { "ex13.v" "" { Text "D:/FpgaExample/ex16/ex13.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402194593 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1389402194593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex13 " "Elaborating entity \"ex13\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1389402194609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_rom ex_rom:ex_rom_inst " "Elaborating entity \"ex_rom\" for hierarchy \"ex_rom:ex_rom_inst\"" {  } { { "ex13.v" "ex_rom_inst" { Text "D:/FpgaExample/ex16/ex13.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402194687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ex_rom:ex_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ex_rom:ex_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "ex_rom.v" "altsyncram_component" { Text "D:/FpgaExample/ex16/ex_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402194828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ex_rom:ex_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ex_rom:ex_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "ex_rom.v" "" { Text "D:/FpgaExample/ex16/ex_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1389402194828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ex_rom:ex_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ex_rom:ex_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402194828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402194828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402194828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_init.hex " "Parameter \"init_file\" = \"rom_init.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402194828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402194828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402194828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402194828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402194828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402194828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402194828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402194828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402194828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402194828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402194828 ""}  } { { "ex_rom.v" "" { Text "D:/FpgaExample/ex16/ex_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1389402194828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6c91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6c91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6c91 " "Found entity 1: altsyncram_6c91" {  } { { "db/altsyncram_6c91.tdf" "" { Text "D:/FpgaExample/ex16/db/altsyncram_6c91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402194953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402194953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6c91 ex_rom:ex_rom_inst\|altsyncram:altsyncram_component\|altsyncram_6c91:auto_generated " "Elaborating entity \"altsyncram_6c91\" for hierarchy \"ex_rom:ex_rom_inst\|altsyncram:altsyncram_component\|altsyncram_6c91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402194953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_fifo ex_fifo:ex_fifo_inst " "Elaborating entity \"ex_fifo\" for hierarchy \"ex_fifo:ex_fifo_inst\"" {  } { { "ex13.v" "ex_fifo_inst" { Text "D:/FpgaExample/ex16/ex13.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402194953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ex_fifo.v" "dcfifo_component" { Text "D:/FpgaExample/ex16/ex_fifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402195218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ex_fifo.v" "" { Text "D:/FpgaExample/ex16/ex_fifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1389402195250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402195250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402195250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402195250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402195250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402195250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402195250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402195250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402195250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402195250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402195250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402195250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402195250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402195250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402195250 ""}  } { { "ex_fifo.v" "" { Text "D:/FpgaExample/ex16/ex_fifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1389402195250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_t7l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_t7l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_t7l1 " "Found entity 1: dcfifo_t7l1" {  } { { "db/dcfifo_t7l1.tdf" "" { Text "D:/FpgaExample/ex16/db/dcfifo_t7l1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402195328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402195328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_t7l1 ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated " "Elaborating entity \"dcfifo_t7l1\" for hierarchy \"ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402195328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ifb " "Found entity 1: a_gray2bin_ifb" {  } { { "db/a_gray2bin_ifb.tdf" "" { Text "D:/FpgaExample/ex16/db/a_gray2bin_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402195359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402195359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ifb ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|a_gray2bin_ifb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ifb\" for hierarchy \"ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|a_gray2bin_ifb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_t7l1.tdf" "rdptr_g_gray2bin" { Text "D:/FpgaExample/ex16/db/dcfifo_t7l1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402195359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_h47.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_h47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_h47 " "Found entity 1: a_graycounter_h47" {  } { { "db/a_graycounter_h47.tdf" "" { Text "D:/FpgaExample/ex16/db/a_graycounter_h47.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402195453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402195453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_h47 ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|a_graycounter_h47:rdptr_g1p " "Elaborating entity \"a_graycounter_h47\" for hierarchy \"ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|a_graycounter_h47:rdptr_g1p\"" {  } { { "db/dcfifo_t7l1.tdf" "rdptr_g1p" { Text "D:/FpgaExample/ex16/db/dcfifo_t7l1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402195453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_dic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_dic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_dic " "Found entity 1: a_graycounter_dic" {  } { { "db/a_graycounter_dic.tdf" "" { Text "D:/FpgaExample/ex16/db/a_graycounter_dic.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402195531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402195531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_dic ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|a_graycounter_dic:wrptr_g1p " "Elaborating entity \"a_graycounter_dic\" for hierarchy \"ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|a_graycounter_dic:wrptr_g1p\"" {  } { { "db/dcfifo_t7l1.tdf" "wrptr_g1p" { Text "D:/FpgaExample/ex16/db/dcfifo_t7l1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402195531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ff31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ff31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ff31 " "Found entity 1: altsyncram_ff31" {  } { { "db/altsyncram_ff31.tdf" "" { Text "D:/FpgaExample/ex16/db/altsyncram_ff31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402195625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402195625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ff31 ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|altsyncram_ff31:fifo_ram " "Elaborating entity \"altsyncram_ff31\" for hierarchy \"ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|altsyncram_ff31:fifo_ram\"" {  } { { "db/dcfifo_t7l1.tdf" "fifo_ram" { Text "D:/FpgaExample/ex16/db/dcfifo_t7l1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402195625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/FpgaExample/ex16/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402195718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402195718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_t7l1.tdf" "rdaclr" { Text "D:/FpgaExample/ex16/db/dcfifo_t7l1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402195718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "D:/FpgaExample/ex16/db/dffpipe_8d9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402195734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402195734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|dffpipe_8d9:rdfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|dffpipe_8d9:rdfull_reg\"" {  } { { "db/dcfifo_t7l1.tdf" "rdfull_reg" { Text "D:/FpgaExample/ex16/db/dcfifo_t7l1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402195734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "D:/FpgaExample/ex16/db/dffpipe_dd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402195765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402195765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|dffpipe_dd9:rs_brp " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|dffpipe_dd9:rs_brp\"" {  } { { "db/dcfifo_t7l1.tdf" "rs_brp" { Text "D:/FpgaExample/ex16/db/dcfifo_t7l1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402195765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fkd " "Found entity 1: alt_synch_pipe_fkd" {  } { { "db/alt_synch_pipe_fkd.tdf" "" { Text "D:/FpgaExample/ex16/db/alt_synch_pipe_fkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402195796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402195796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fkd ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fkd\" for hierarchy \"ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\"" {  } { { "db/dcfifo_t7l1.tdf" "rs_dgwp" { Text "D:/FpgaExample/ex16/db/dcfifo_t7l1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402195796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "D:/FpgaExample/ex16/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402195812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402195812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe16 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe16\"" {  } { { "db/alt_synch_pipe_fkd.tdf" "dffpipe16" { Text "D:/FpgaExample/ex16/db/alt_synch_pipe_fkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402195812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gkd " "Found entity 1: alt_synch_pipe_gkd" {  } { { "db/alt_synch_pipe_gkd.tdf" "" { Text "D:/FpgaExample/ex16/db/alt_synch_pipe_gkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402195828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402195828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gkd ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gkd\" for hierarchy \"ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\"" {  } { { "db/dcfifo_t7l1.tdf" "ws_dgrp" { Text "D:/FpgaExample/ex16/db/dcfifo_t7l1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402195828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "D:/FpgaExample/ex16/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402195843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402195843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe19 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe19\"" {  } { { "db/alt_synch_pipe_gkd.tdf" "dffpipe19" { Text "D:/FpgaExample/ex16/db/alt_synch_pipe_gkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402195843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_356.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_356.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_356 " "Found entity 1: cmpr_356" {  } { { "db/cmpr_356.tdf" "" { Text "D:/FpgaExample/ex16/db/cmpr_356.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402195937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402195937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_356 ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|cmpr_356:rdempty_eq_comp " "Elaborating entity \"cmpr_356\" for hierarchy \"ex_fifo:ex_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t7l1:auto_generated\|cmpr_356:rdempty_eq_comp\"" {  } { { "db/dcfifo_t7l1.tdf" "rdempty_eq_comp" { Text "D:/FpgaExample/ex16/db/dcfifo_t7l1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402195937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_ram ex_ram:ex_ram_inst " "Elaborating entity \"ex_ram\" for hierarchy \"ex_ram:ex_ram_inst\"" {  } { { "ex13.v" "ex_ram_inst" { Text "D:/FpgaExample/ex16/ex13.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402195953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ex_ram:ex_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ex_ram:ex_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ex_ram.v" "altsyncram_component" { Text "D:/FpgaExample/ex16/ex_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402196000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ex_ram:ex_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ex_ram:ex_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ex_ram.v" "" { Text "D:/FpgaExample/ex16/ex_ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1389402196031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ex_ram:ex_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ex_ram:ex_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402196031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402196031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402196031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402196031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402196031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402196031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402196031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402196031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402196031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402196031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402196031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402196031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402196031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402196031 ""}  } { { "ex_ram.v" "" { Text "D:/FpgaExample/ex16/ex_ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1389402196031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_10i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_10i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_10i1 " "Found entity 1: altsyncram_10i1" {  } { { "db/altsyncram_10i1.tdf" "" { Text "D:/FpgaExample/ex16/db/altsyncram_10i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402196109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402196109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_10i1 ex_ram:ex_ram_inst\|altsyncram:altsyncram_component\|altsyncram_10i1:auto_generated " "Elaborating entity \"altsyncram_10i1\" for hierarchy \"ex_ram:ex_ram_inst\|altsyncram:altsyncram_component\|altsyncram_10i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402196109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k382.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k382.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k382 " "Found entity 1: altsyncram_k382" {  } { { "db/altsyncram_k382.tdf" "" { Text "D:/FpgaExample/ex16/db/altsyncram_k382.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402196187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402196187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k382 ex_ram:ex_ram_inst\|altsyncram:altsyncram_component\|altsyncram_10i1:auto_generated\|altsyncram_k382:altsyncram1 " "Elaborating entity \"altsyncram_k382\" for hierarchy \"ex_ram:ex_ram_inst\|altsyncram:altsyncram_component\|altsyncram_10i1:auto_generated\|altsyncram_k382:altsyncram1\"" {  } { { "db/altsyncram_10i1.tdf" "altsyncram1" { Text "D:/FpgaExample/ex16/db/altsyncram_10i1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402196187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ex_ram:ex_ram_inst\|altsyncram:altsyncram_component\|altsyncram_10i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ex_ram:ex_ram_inst\|altsyncram:altsyncram_component\|altsyncram_10i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_10i1.tdf" "mgl_prim2" { Text "D:/FpgaExample/ex16/db/altsyncram_10i1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402197328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ex_ram:ex_ram_inst\|altsyncram:altsyncram_component\|altsyncram_10i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ex_ram:ex_ram_inst\|altsyncram:altsyncram_component\|altsyncram_10i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_10i1.tdf" "" { Text "D:/FpgaExample/ex16/db/altsyncram_10i1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1389402197359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ex_ram:ex_ram_inst\|altsyncram:altsyncram_component\|altsyncram_10i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ex_ram:ex_ram_inst\|altsyncram:altsyncram_component\|altsyncram_10i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402197359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402197359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402197359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402197359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402197359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402197359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402197359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389402197359 ""}  } { { "db/altsyncram_10i1.tdf" "" { Text "D:/FpgaExample/ex16/db/altsyncram_10i1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1389402197359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ex_ram:ex_ram_inst\|altsyncram:altsyncram_component\|altsyncram_10i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ex_ram:ex_ram_inst\|altsyncram:altsyncram_component\|altsyncram_10i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389402197421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jv14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jv14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jv14 " "Found entity 1: altsyncram_jv14" {  } { { "db/altsyncram_jv14.tdf" "" { Text "D:/FpgaExample/ex16/db/altsyncram_jv14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402198359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402198359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_grc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_grc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_grc " "Found entity 1: mux_grc" {  } { { "db/mux_grc.tdf" "" { Text "D:/FpgaExample/ex16/db/mux_grc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402198515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402198515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "D:/FpgaExample/ex16/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402198640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402198640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3fi " "Found entity 1: cntr_3fi" {  } { { "db/cntr_3fi.tdf" "" { Text "D:/FpgaExample/ex16/db/cntr_3fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402198781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402198781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hfc " "Found entity 1: cmpr_hfc" {  } { { "db/cmpr_hfc.tdf" "" { Text "D:/FpgaExample/ex16/db/cmpr_hfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402198859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402198859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v7j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v7j " "Found entity 1: cntr_v7j" {  } { { "db/cntr_v7j.tdf" "" { Text "D:/FpgaExample/ex16/db/cntr_v7j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402198953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402198953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4fi " "Found entity 1: cntr_4fi" {  } { { "db/cntr_4fi.tdf" "" { Text "D:/FpgaExample/ex16/db/cntr_4fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402199046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402199046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "D:/FpgaExample/ex16/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402199125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402199125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "D:/FpgaExample/ex16/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402199218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402199218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "D:/FpgaExample/ex16/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389402199312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389402199312 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1389402199375 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1389402202093 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ex13.v" "" { Text "D:/FpgaExample/ex16/ex13.v" 87 -1 0 } } { "db/a_graycounter_h47.tdf" "" { Text "D:/FpgaExample/ex16/db/a_graycounter_h47.tdf" 32 2 0 } } { "db/a_graycounter_dic.tdf" "" { Text "D:/FpgaExample/ex16/db/a_graycounter_dic.tdf" 32 2 0 } } { "db/a_graycounter_h47.tdf" "" { Text "D:/FpgaExample/ex16/db/a_graycounter_h47.tdf" 41 2 0 } } { "db/a_graycounter_dic.tdf" "" { Text "D:/FpgaExample/ex16/db/a_graycounter_dic.tdf" 41 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1389402202218 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1389402202218 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1389402202640 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1389402203234 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1389402203312 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1389402203312 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1389402203687 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1 27 0 0 26 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1 of its 27 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 26 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "" 0 -1 1389402205890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1389402205953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1389402205953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "951 " "Implemented 951 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1389402206312 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1389402206312 ""} { "Info" "ICUT_CUT_TM_LCELLS" "899 " "Implemented 899 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1389402206312 ""} { "Info" "ICUT_CUT_TM_RAMS" "37 " "Implemented 37 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1389402206312 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1389402206312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1389402206406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 09:03:26 2014 " "Processing ended: Sat Jan 11 09:03:26 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1389402206406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1389402206406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1389402206406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1389402206406 ""}
