[12/14 20:21:16      0s] 
[12/14 20:21:16      0s] Cadence Innovus(TM) Implementation System.
[12/14 20:21:16      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/14 20:21:16      0s] 
[12/14 20:21:16      0s] Version:	v17.13-s098_1, built Thu Feb 8 11:26:22 PST 2018
[12/14 20:21:16      0s] Options:	-overwrite 
[12/14 20:21:16      0s] Date:		Sat Dec 14 20:21:16 2019
[12/14 20:21:16      0s] Host:		vip-brg.ece.cornell.edu (x86_64 w/Linux 3.10.0-1062.4.1.el7.x86_64) (18cores*144cpus*Intel(R) Xeon(R) Gold 6240 CPU @ 2.60GHz 25344KB)
[12/14 20:21:16      0s] OS:		CentOS Linux release 7.7.1908 (Core)
[12/14 20:21:16      0s] 
[12/14 20:21:16      0s] License:
[12/14 20:21:16      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[12/14 20:21:16      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/14 20:22:21     11s] @(#)CDS: Innovus v17.13-s098_1 (64bit) 02/08/2018 11:26 (Linux 2.6.18-194.el5)
[12/14 20:22:21     11s] @(#)CDS: NanoRoute 17.13-s098_1 NR180117-1602/17_13-UB (database version 2.30, 414.7.1) {superthreading v1.44}
[12/14 20:22:21     11s] @(#)CDS: AAE 17.13-s036 (64bit) 02/08/2018 (Linux 2.6.18-194.el5)
[12/14 20:22:21     11s] @(#)CDS: CTE 17.13-s031_1 () Feb  1 2018 09:16:44 ( )
[12/14 20:22:21     11s] @(#)CDS: SYNTECH 17.13-s011_1 () Jan 14 2018 01:24:42 ( )
[12/14 20:22:21     11s] @(#)CDS: CPE v17.13-s062
[12/14 20:22:21     11s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[12/14 20:22:21     11s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[12/14 20:22:21     11s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[12/14 20:22:21     11s] @(#)CDS: RCDB 11.10
[12/14 20:22:21     11s] --- Running on vip-brg.ece.cornell.edu (x86_64 w/Linux 3.10.0-1062.4.1.el7.x86_64) (18cores*144cpus*Intel(R) Xeon(R) Gold 6240 CPU @ 2.60GHz 25344KB) ---
[12/14 20:22:21     11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id.

[12/14 20:22:21     11s] Change the soft stacksize limit to 0.2%RAM (770 mbytes). Set global soft_stack_size_limit to change the value.
[12/14 20:22:24     12s] 
[12/14 20:22:24     12s] **INFO:  MMMC transition support version v31-84 
[12/14 20:22:24     12s] 
[12/14 20:22:24     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/14 20:22:24     12s] <CMD> suppressMessage ENCEXT-2799
[12/14 20:22:24     12s] <CMD> win
[12/14 20:22:34     13s] <CMD> setMultiCpuUsage -localCpu 4
[12/14 20:22:34     13s] <CMD> setLibraryUnit -time 1ns
[12/14 20:22:34     13s] <CMD> setLibraryUnit -cap 1pf
[12/14 20:22:34     13s] <CMD> set defHierChar /
[12/14 20:22:34     13s] <CMD> set init_verilog ../syn/outputs/FLT_120.0ns.v
[12/14 20:22:34     13s] <CMD> set init_design_settop 0
[12/14 20:22:34     13s] <CMD> set init_lef_file {/work/local/ece5746/saed90nm_tech.lef  /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/lef/saed90nm.lef  }
[12/14 20:22:34     13s] <CMD> setImportMode -treatUndefinedCellAsBbox 0 -keepEmptyModule 1
[12/14 20:22:34     13s] <CMD> set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1}
[12/14 20:22:34     13s] <CMD> set init_mmmc_file ./src/chip_mmmc.view.tcl
[12/14 20:22:34     13s] <CMD> init_design
[12/14 20:22:35     13s] #% Begin Load MMMC data ... (date=12/14 20:22:35, mem=454.6M)
[12/14 20:22:35     13s] Extraction setup Delayed 
[12/14 20:22:35     13s] Extraction setup Delayed 
[12/14 20:22:35     13s] Extraction setup Delayed 
[12/14 20:22:35     13s] #% End Load MMMC data ... (date=12/14 20:22:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=454.8M, current mem=454.8M)
[12/14 20:22:35     14s] 
[12/14 20:22:35     14s] Loading LEF file /work/local/ece5746/saed90nm_tech.lef ...
[12/14 20:22:35     14s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'POLYCON', 
[12/14 20:22:35     14s] **WARN: (IMPLF-105):	The layer 'PO' specified in SAMENET spacing
[12/14 20:22:35     14s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[12/14 20:22:35     14s] 
[12/14 20:22:35     14s] Loading LEF file /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/lef/saed90nm.lef ...
[12/14 20:22:35     14s] Set DBUPerIGU to M2 pitch 320.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'S' in macro 'PMT3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'D' in macro 'PMT3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'D' in macro 'PMT2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'S' in macro 'PMT2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'D' in macro 'PMT1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'S' in macro 'PMT1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'INQ1' in macro 'PGX4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'INQ2' in macro 'PGX4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'INQ2' in macro 'PGX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'INQ1' in macro 'PGX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'INQ2' in macro 'PGX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'INQ1' in macro 'PGX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'S' in macro 'NMT3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'D' in macro 'NMT3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'S' in macro 'NMT2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'D' in macro 'NMT2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'D' in macro 'NMT1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'S' in macro 'NMT1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'LNANDX2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-201' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'INP' in macro 'BUSKP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (IMPLF-200):	Pin 'INOUT2' in macro 'BSLEX4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/14 20:22:35     14s] Type 'man IMPLF-200' for more detail.
[12/14 20:22:35     14s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/14 20:22:35     14s] To increase the message display limit, refer to the product command reference manual.
[12/14 20:22:35     14s] 
[12/14 20:22:35     14s] viaInitial starts at Sat Dec 14 20:22:35 2019
viaInitial ends at Sat Dec 14 20:22:35 2019
Loading view definition file from ./src/chip_mmmc.view.tcl
[12/14 20:22:35     14s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[12/14 20:22:35     14s] Reading l_wc timing library /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib.
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X1' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X2' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X4' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X1' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X2' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X4' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND4X1' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NAND2X0' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND4X2' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND4X4' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NAND2X1' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NAND2X2' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NAND2X4' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NAND3X0' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NAND3X1' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NAND3X2' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NAND3X4' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NAND4X0' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NOR2X1' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NOR2X0' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/14 20:22:35     14s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 142937 is defined after at least one cell definition. The attribute will be ignored. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 142938 is defined after at least one cell definition. The attribute will be ignored. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 142939 is defined after at least one cell definition. The attribute will be ignored. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] Read 224 cells in library saed90nm_max.
[12/14 20:22:35     14s] Library reading multithread flow ended. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/14 20:22:35     14s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[12/14 20:22:35     15s] Reading l_bc timing library /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib.
[12/14 20:22:35     15s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 142928 is defined after at least one cell definition. The attribute will be ignored. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/14 20:22:35     15s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 142929 is defined after at least one cell definition. The attribute will be ignored. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/14 20:22:35     15s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 142930 is defined after at least one cell definition. The attribute will be ignored. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/14 20:22:35     15s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/14 20:22:35     15s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/14 20:22:35     15s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/14 20:22:35     15s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/14 20:22:35     15s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/14 20:22:35     15s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/14 20:22:35     15s] Read 224 cells in library saed90nm_min.
[12/14 20:22:35     15s] Library reading multithread flow ended. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/14 20:22:35     15s] *** End library_loading (cpu=0.01min, real=0.00min, mem=53.0M, fe_cpu=0.25min, fe_real=1.32min, fe_mem=605.6M) ***
[12/14 20:22:35     15s] #% Begin Load netlist data ... (date=12/14 20:22:35, mem=560.8M)
[12/14 20:22:35     15s] *** Begin netlist parsing (mem=605.6M) ***
[12/14 20:22:35     15s] Created 224 new cells from 2 timing libraries.
[12/14 20:22:35     15s] Reading netlist ...
[12/14 20:22:35     15s] Backslashed names will retain backslash and a trailing blank character.
[12/14 20:22:36     15s] Reading verilog netlist '../syn/outputs/FLT_120.0ns.v'
[12/14 20:22:36     15s] 
[12/14 20:22:36     15s] *** Memory Usage v#1 (Current mem = 605.609M, initial mem = 236.641M) ***
[12/14 20:22:36     15s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=605.6M) ***
[12/14 20:22:36     15s] #% End Load netlist data ... (date=12/14 20:22:36, total cpu=0:00:00.1, real=0:00:01.0, peak res=560.8M, current mem=490.7M)
[12/14 20:22:36     15s] Top level cell is FLT.
[12/14 20:22:36     15s] Hooked 448 DB cells to tlib cells.
[12/14 20:22:36     15s] Starting recursive module instantiation check.
[12/14 20:22:36     15s] No recursion found.
[12/14 20:22:36     15s] Building hierarchical netlist for Cell FLT ...
[12/14 20:22:36     15s] *** Netlist is unique.
[12/14 20:22:36     15s] Setting Std. cell height to 2880 DBU (smallest netlist inst).
[12/14 20:22:36     15s] ** info: there are 554 modules.
[12/14 20:22:36     15s] ** info: there are 18241 stdCell insts.
[12/14 20:22:36     15s] 
[12/14 20:22:36     15s] *** Memory Usage v#1 (Current mem = 632.773M, initial mem = 236.641M) ***
[12/14 20:22:36     15s] Set Default Net Delay as 1000 ps.
[12/14 20:22:36     15s] Set Default Net Load as 0.5 pF. 
[12/14 20:22:36     15s] Set Default Input Pin Transition as 0.1 ps.
[12/14 20:22:36     15s] Extraction setup Delayed 
[12/14 20:22:36     15s] *Info: initialize multi-corner CTS.
[12/14 20:22:36     15s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[12/14 20:22:37     16s] Reading l_tc timing library /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib.
[12/14 20:22:37     16s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 142928 is defined after at least one cell definition. The attribute will be ignored. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/14 20:22:37     16s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 142929 is defined after at least one cell definition. The attribute will be ignored. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/14 20:22:37     16s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 142930 is defined after at least one cell definition. The attribute will be ignored. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/14 20:22:37     16s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/14 20:22:37     16s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/14 20:22:37     16s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/14 20:22:37     16s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/14 20:22:37     16s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/14 20:22:37     16s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/14 20:22:37     16s] Read 224 cells in library saed90nm_typ.
[12/14 20:22:37     16s] Library reading multithread flow ended. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/14 20:22:37     16s] Reading timing constraints file 'src/constraints/constraints_modeT.sdc' ...
[12/14 20:22:37     16s] Current (total cpu=0:00:16.2, real=0:01:21, peak res=658.7M, current mem=658.7M)
[12/14 20:22:37     16s] INFO (CTE): Constraints read successfully.
[12/14 20:22:37     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=661.3M, current mem=661.3M)
[12/14 20:22:37     16s] Current (total cpu=0:00:16.3, real=0:01:21, peak res=661.3M, current mem=661.3M)
[12/14 20:22:37     16s] Reading timing constraints file 'src/constraints/latencies_mode0_prects.sdc' ...
[12/14 20:22:37     16s] Current (total cpu=0:00:16.3, real=0:01:21, peak res=661.3M, current mem=661.3M)
[12/14 20:22:37     16s] INFO (CTE): Constraints read successfully.
[12/14 20:22:37     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=661.6M, current mem=661.6M)
[12/14 20:22:37     16s] Current (total cpu=0:00:16.4, real=0:01:21, peak res=661.6M, current mem=661.6M)
[12/14 20:22:37     16s] Reading timing constraints file 'src/constraints/constraints_mode0.sdc' ...
[12/14 20:22:37     16s] Current (total cpu=0:00:16.4, real=0:01:21, peak res=661.6M, current mem=661.6M)
[12/14 20:22:37     16s] INFO (CTE): Constraints read successfully.
[12/14 20:22:37     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=662.1M, current mem=662.1M)
[12/14 20:22:37     16s] Current (total cpu=0:00:16.4, real=0:01:21, peak res=662.1M, current mem=662.1M)
[12/14 20:22:37     16s] Reading timing constraints file 'src/constraints/latencies_mode0_prects.sdc' ...
[12/14 20:22:37     16s] Current (total cpu=0:00:16.4, real=0:01:21, peak res=662.1M, current mem=662.1M)
[12/14 20:22:37     16s] INFO (CTE): Constraints read successfully.
[12/14 20:22:37     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=662.4M, current mem=662.4M)
[12/14 20:22:37     16s] Current (total cpu=0:00:16.4, real=0:01:21, peak res=662.4M, current mem=662.4M)
[12/14 20:22:37     16s] Reading timing constraints file 'src/constraints/constraints_modeH.sdc' ...
[12/14 20:22:37     16s] Current (total cpu=0:00:16.5, real=0:01:21, peak res=662.4M, current mem=662.4M)
[12/14 20:22:37     16s] INFO (CTE): Constraints read successfully.
[12/14 20:22:37     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=662.9M, current mem=662.9M)
[12/14 20:22:37     16s] Current (total cpu=0:00:16.5, real=0:01:21, peak res=662.9M, current mem=662.9M)
[12/14 20:22:37     16s] Reading timing constraints file 'src/constraints/latencies_mode0_prects.sdc' ...
[12/14 20:22:37     16s] Current (total cpu=0:00:16.5, real=0:01:21, peak res=662.9M, current mem=662.9M)
[12/14 20:22:37     16s] INFO (CTE): Constraints read successfully.
[12/14 20:22:37     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=663.2M, current mem=663.2M)
[12/14 20:22:37     16s] Current (total cpu=0:00:16.5, real=0:01:21, peak res=663.2M, current mem=663.2M)
[12/14 20:22:37     16s] Creating Cell Server ...(0, 1, 1, 1)
[12/14 20:22:37     16s] Summary for sequential cells identification: 
[12/14 20:22:37     16s]   Identified SBFF number: 46
[12/14 20:22:37     16s]   Identified MBFF number: 0
[12/14 20:22:37     16s]   Identified SB Latch number: 0
[12/14 20:22:37     16s]   Identified MB Latch number: 0
[12/14 20:22:37     16s]   Not identified SBFF number: 0
[12/14 20:22:37     16s]   Not identified MBFF number: 0
[12/14 20:22:37     16s]   Not identified SB Latch number: 0
[12/14 20:22:37     16s]   Not identified MB Latch number: 0
[12/14 20:22:37     16s]   Number of sequential cells which are not FFs: 14
[12/14 20:22:37     16s] Total number of combinational cells: 140
[12/14 20:22:37     16s] Total number of sequential cells: 60
[12/14 20:22:37     16s] Total number of tristate cells: 6
[12/14 20:22:37     16s] Total number of level shifter cells: 0
[12/14 20:22:37     16s] Total number of power gating cells: 0
[12/14 20:22:37     16s] Total number of isolation cells: 8
[12/14 20:22:37     16s] Total number of power switch cells: 10
[12/14 20:22:37     16s] Total number of pulse generator cells: 0
[12/14 20:22:37     16s] Total number of always on buffers: 0
[12/14 20:22:37     16s] Total number of retention cells: 0
[12/14 20:22:37     16s] List of usable buffers: NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16
[12/14 20:22:37     16s] Total number of usable buffers: 4
[12/14 20:22:37     16s] List of unusable buffers:
[12/14 20:22:37     16s] Total number of unusable buffers: 0
[12/14 20:22:37     16s] List of usable inverters: INVX0 INVX2 INVX1 INVX16 INVX32 INVX4 IBUFFX2 INVX8 IBUFFX16 IBUFFX32 IBUFFX4 IBUFFX8
[12/14 20:22:37     16s] Total number of usable inverters: 12
[12/14 20:22:37     16s] List of unusable inverters:
[12/14 20:22:37     16s] Total number of unusable inverters: 0
[12/14 20:22:37     16s] List of identified usable delay cells: DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32
[12/14 20:22:37     16s] Total number of identified usable delay cells: 4
[12/14 20:22:37     16s] List of identified unusable delay cells:
[12/14 20:22:37     16s] Total number of identified unusable delay cells: 0
[12/14 20:22:37     16s] Creating Cell Server, finished. 
[12/14 20:22:37     16s] 
[12/14 20:22:37     16s] Deleting Cell Server ...
[12/14 20:22:37     16s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[12/14 20:22:37     16s] Extraction setup Started 
[12/14 20:22:37     16s] Initializing multi-corner RC extraction with 3 active RC Corners ...
[12/14 20:22:37     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2773' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.044 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2773' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.044 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2773' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/14 20:22:37     16s] Type 'man IMPEXT-2776' for more detail.
[12/14 20:22:37     16s] **WARN: (EMS-27):	Message (IMPEXT-2776) has exceeded the current message display limit of 20.
[12/14 20:22:37     16s] To increase the message display limit, refer to the product command reference manual.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/14 20:22:37     16s] **WARN: (EMS-27):	Message (IMPEXT-2766) has exceeded the current message display limit of 20.
[12/14 20:22:37     16s] To increase the message display limit, refer to the product command reference manual.
[12/14 20:22:37     16s] Summary of Active RC-Corners : 
[12/14 20:22:37     16s]  
[12/14 20:22:37     16s]  Analysis View: func_wc
[12/14 20:22:37     16s]     RC-Corner Name        : rc_worst
[12/14 20:22:37     16s]     RC-Corner Index       : 0
[12/14 20:22:37     16s]     RC-Corner Temperature : 125 Celsius
[12/14 20:22:37     16s]     RC-Corner Cap Table   : ''
[12/14 20:22:37     16s]     RC-Corner PreRoute Res Factor         : 1
[12/14 20:22:37     16s]     RC-Corner PreRoute Cap Factor         : 1
[12/14 20:22:37     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/14 20:22:37     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/14 20:22:37     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/14 20:22:37     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/14 20:22:37     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/14 20:22:37     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/14 20:22:37     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/14 20:22:37     16s]  
[12/14 20:22:37     16s]  Analysis View: func_tc
[12/14 20:22:37     16s]     RC-Corner Name        : rc_typical
[12/14 20:22:37     16s]     RC-Corner Index       : 1
[12/14 20:22:37     16s]     RC-Corner Temperature : 25 Celsius
[12/14 20:22:37     16s]     RC-Corner Cap Table   : ''
[12/14 20:22:37     16s]     RC-Corner PreRoute Res Factor         : 1
[12/14 20:22:37     16s]     RC-Corner PreRoute Cap Factor         : 1
[12/14 20:22:37     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/14 20:22:37     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/14 20:22:37     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/14 20:22:37     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/14 20:22:37     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/14 20:22:37     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/14 20:22:37     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/14 20:22:37     16s]  
[12/14 20:22:37     16s]  Analysis View: test_wc
[12/14 20:22:37     16s]     RC-Corner Name        : rc_worst
[12/14 20:22:37     16s]     RC-Corner Index       : 0
[12/14 20:22:37     16s]     RC-Corner Temperature : 125 Celsius
[12/14 20:22:37     16s]     RC-Corner Cap Table   : ''
[12/14 20:22:37     16s]     RC-Corner PreRoute Res Factor         : 1
[12/14 20:22:37     16s]     RC-Corner PreRoute Cap Factor         : 1
[12/14 20:22:37     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/14 20:22:37     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/14 20:22:37     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/14 20:22:37     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/14 20:22:37     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/14 20:22:37     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/14 20:22:37     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/14 20:22:37     16s]  
[12/14 20:22:37     16s]  Analysis View: hold_bc
[12/14 20:22:37     16s]     RC-Corner Name        : rc_best
[12/14 20:22:37     16s]     RC-Corner Index       : 2
[12/14 20:22:37     16s]     RC-Corner Temperature : 0 Celsius
[12/14 20:22:37     16s]     RC-Corner Cap Table   : ''
[12/14 20:22:37     16s]     RC-Corner PreRoute Res Factor         : 1
[12/14 20:22:37     16s]     RC-Corner PreRoute Cap Factor         : 1
[12/14 20:22:37     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/14 20:22:37     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/14 20:22:37     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/14 20:22:37     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/14 20:22:37     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/14 20:22:37     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/14 20:22:37     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/14 20:22:37     16s]  
[12/14 20:22:37     16s]  Analysis View: hold_tc
[12/14 20:22:37     16s]     RC-Corner Name        : rc_typical
[12/14 20:22:37     16s]     RC-Corner Index       : 1
[12/14 20:22:37     16s]     RC-Corner Temperature : 25 Celsius
[12/14 20:22:37     16s]     RC-Corner Cap Table   : ''
[12/14 20:22:37     16s]     RC-Corner PreRoute Res Factor         : 1
[12/14 20:22:37     16s]     RC-Corner PreRoute Cap Factor         : 1
[12/14 20:22:37     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/14 20:22:37     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/14 20:22:37     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/14 20:22:37     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/14 20:22:37     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/14 20:22:37     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/14 20:22:37     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/14 20:22:37     16s]  
[12/14 20:22:37     16s]  Analysis View: hold_wc
[12/14 20:22:37     16s]     RC-Corner Name        : rc_worst
[12/14 20:22:37     16s]     RC-Corner Index       : 0
[12/14 20:22:37     16s]     RC-Corner Temperature : 125 Celsius
[12/14 20:22:37     16s]     RC-Corner Cap Table   : ''
[12/14 20:22:37     16s]     RC-Corner PreRoute Res Factor         : 1
[12/14 20:22:37     16s]     RC-Corner PreRoute Cap Factor         : 1
[12/14 20:22:37     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/14 20:22:37     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/14 20:22:37     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/14 20:22:37     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/14 20:22:37     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/14 20:22:37     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/14 20:22:37     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/14 20:22:37     16s] 
[12/14 20:22:37     16s] *** Summary of all messages that are not suppressed in this session:
[12/14 20:22:37     16s] Severity  ID               Count  Summary                                  
[12/14 20:22:37     16s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[12/14 20:22:37     16s] WARNING   IMPLF-200           26  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/14 20:22:37     16s] WARNING   IMPLF-201            1  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/14 20:22:37     16s] WARNING   IMPLF-105            1  The layer '%s' specified in SAMENET spac...
[12/14 20:22:37     16s] WARNING   IMPEXT-2766         27  The sheet resistance for layer %s is not...
[12/14 20:22:37     16s] WARNING   IMPEXT-2773          3  The via resistance between layers %s and...
[12/14 20:22:37     16s] WARNING   IMPEXT-2776         24  The via resistance between layers %s and...
[12/14 20:22:37     16s] WARNING   TECHLIB-302         18  No function defined for cell '%s'. The c...
[12/14 20:22:37     16s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/14 20:22:37     16s] WARNING   TECHLIB-1161         9  The library level attribute %s on line %...
[12/14 20:22:37     16s] *** Message Summary: 130 warning(s), 0 error(s)
[12/14 20:22:37     16s] 
[12/14 20:22:37     16s] <CMD> all_constraint_modes -active
[12/14 20:22:37     16s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[12/14 20:22:37     16s] <CMD> floorPlan -site unit -d 700 700 14.08 14.08 14.08 14.08
[12/14 20:22:37     16s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/14 20:22:37     16s] <CMD> setPinAssignMode -pinEditInBatch True
[12/14 20:22:37     16s] <CMD> editPin -cell FLT -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 3 -spreadType start -unit TRACK -spacing 40 -offsetStart 15 -pin {Addr_DI* PAR_In_DI*}
[12/14 20:22:37     16s] **WARN: (IMPTR-2104):	Layer M9: Pitch=320 is less than min width=450 + min spacing=450.
[12/14 20:22:37     16s] Temporarily expand pitch on layer M9 from 320 to 960 (3x).
[12/14 20:22:37     16s] **WARN: (IMPTR-2108):	For layer M9, the gaps of 2186 out of 2186 tracks are narrower than 0.900um (space 0.450 + width 0.450).
[12/14 20:22:37     16s] Type 'man IMPTR-2108' for more detail.
[12/14 20:22:37     16s]  As a result, your trialRoute congestion could be incorrect.
[12/14 20:22:38     17s] #WARNING (NRDB-728) PIN Q in CELL_VIEW LNANDX2 does not have antenna diff area.
[12/14 20:22:38     17s] #WARNING (NRDB-407) pitch for LAYER M9 is defined too small, reset to 320
[12/14 20:22:38     17s] Successfully spread [37] pins.
[12/14 20:22:38     17s] editPin : finished (cpu = 0:00:00.6 real = 0:00:01.0, mem = 806.2M).
[12/14 20:22:38     17s] <CMD> editPin -cell FLT -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 3 -spreadType start -unit TRACK -spacing 60 -offsetStart 15 -pin {sta_FLT_In_DI* }
[12/14 20:22:38     17s] Successfully spread [24] pins.
[12/14 20:22:38     17s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 806.2M).
[12/14 20:22:38     17s] <CMD> editPin -cell FLT -fixOverlap 1 -spreadDirection clockwise -edge 2 -layer 3 -spreadType start -unit TRACK -spacing 300 -offsetStart 15 -pin {WrEn_SI Clk_CI Rst_RBI}
[12/14 20:22:38     17s] Successfully spread [3] pins.
[12/14 20:22:38     17s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 806.2M).
[12/14 20:22:38     17s] <CMD> editPin -cell FLT -fixOverlap 1 -spreadDirection clockwise -edge 3 -layer 3 -spreadType start -unit TRACK -spacing 60 -offsetStart 15 -pin sta_FLT_Out_DO*
[12/14 20:22:38     17s] Successfully spread [24] pins.
[12/14 20:22:38     17s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 806.2M).
[12/14 20:22:38     17s] <CMD> setPinAssignMode -pinEditInBatch False
[12/14 20:22:38     17s] <CMD> read_power_intent -cpf src/chip.cpf
[12/14 20:22:38     17s] Loading CPF file src/chip.cpf ...
[12/14 20:22:38     17s] INFO: processed 14 CPF commands in 64 lines from file src/chip.cpf, with 0 errors
[12/14 20:22:38     17s] Checking CPF file ...
[12/14 20:22:38     17s] INFO: The CPF has only one domain defined.
[12/14 20:22:38     17s] Domain-based global connection will be applied to top cell. Other domain-related CPF commands will be ignored.
[12/14 20:22:38     17s] <CMD> commit_power_intent
[12/14 20:22:38     17s] CPF_RUNTIME: clean_up_msv: cpu=0:00:00.00 real=0:00:00.00
[12/14 20:22:38     17s] CPF_RUNTIME: commit_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[12/14 20:22:38     17s] CPF_RUNTIME: switchable_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[12/14 20:22:38     17s] CPF_RUNTIME: virtual_ports: cpu=0:00:00.00 real=0:00:00.00
[12/14 20:22:38     17s] CPF_RUNTIME: commit_power_domain: cpu=0:00:00.09 real=0:00:00.00
[12/14 20:22:38     17s] CPF_RUNTIME: assignSNetVoltages: cpu=0:00:00.01 real=0:00:00.00
[12/14 20:22:38     17s] CPF_RUNTIME: define_low_power_cells: cpu=0:00:00.00 real=0:00:00.00
[12/14 20:22:38     17s] CPF_RUNTIME: freeTimingGraph: cpu=0:00:00.08 real=0:00:00.00
[12/14 20:22:38     17s] Current (total cpu=0:00:17.6, real=0:01:22, peak res=704.7M, current mem=704.7M)
[12/14 20:22:38     17s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=704.7M, current mem=698.9M)
[12/14 20:22:38     17s] Current (total cpu=0:00:17.6, real=0:01:22, peak res=704.7M, current mem=698.9M)
[12/14 20:22:38     17s] Current (total cpu=0:00:17.6, real=0:01:22, peak res=704.7M, current mem=698.9M)
[12/14 20:22:38     17s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=699.3M, current mem=699.3M)
[12/14 20:22:38     17s] Current (total cpu=0:00:17.7, real=0:01:22, peak res=704.7M, current mem=699.3M)
[12/14 20:22:38     17s] Current (total cpu=0:00:17.7, real=0:01:22, peak res=704.7M, current mem=699.3M)
[12/14 20:22:38     17s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=699.8M, current mem=699.8M)
[12/14 20:22:38     17s] Current (total cpu=0:00:17.7, real=0:01:22, peak res=704.7M, current mem=699.8M)
[12/14 20:22:38     17s] Current (total cpu=0:00:17.7, real=0:01:22, peak res=704.7M, current mem=699.8M)
[12/14 20:22:38     17s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=700.1M, current mem=700.1M)
[12/14 20:22:38     17s] Current (total cpu=0:00:17.7, real=0:01:22, peak res=704.7M, current mem=700.1M)
[12/14 20:22:38     17s] Current (total cpu=0:00:17.7, real=0:01:22, peak res=704.7M, current mem=700.1M)
[12/14 20:22:38     17s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=700.6M, current mem=700.6M)
[12/14 20:22:38     17s] Current (total cpu=0:00:17.8, real=0:01:22, peak res=704.7M, current mem=700.6M)
[12/14 20:22:38     17s] Current (total cpu=0:00:17.8, real=0:01:22, peak res=704.7M, current mem=700.6M)
[12/14 20:22:38     17s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=701.0M, current mem=701.0M)
[12/14 20:22:38     17s] Current (total cpu=0:00:17.8, real=0:01:22, peak res=704.7M, current mem=701.0M)
[12/14 20:22:38     17s] CPF_RUNTIME: buildTimingGraph: cpu=0:00:00.32 real=0:00:00.00
[12/14 20:22:38     17s] CPF_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[12/14 20:22:38     17s] CPF_RUNTIME: applyDefaultGncRules: cpu=0:00:00.00 real=0:00:00.00
[12/14 20:22:38     17s] CPF_RUNTIME: commit_global_connect: cpu=0:00:00.03 real=0:00:00.00
[12/14 20:22:38     17s] Checking existing shifter/isolation cell for global net connection ...
[12/14 20:22:38     17s] CPF_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.02 real=0:00:00.00
[12/14 20:22:38     17s] CPF_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
[12/14 20:22:38     17s] CPF_RUNTIME: replaceWithAlwaysOnBuffer: cpu=0:00:00.00 real=0:00:00.00
[12/14 20:22:38     17s] CPF_RUNTIME: commit_iso: cpu=0:00:00.00 real=0:00:00.00
[12/14 20:22:38     17s] CPF_RUNTIME: commitEnbConn: cpu=0:00:00.00 real=0:00:00.00
[12/14 20:22:38     17s] CPF_RUNTIME: commit_shifter: cpu=0:00:00.00 real=0:00:00.00
[12/14 20:22:38     17s] CPF_RUNTIME: commit_pso: cpu=0:00:00.00 real=0:00:00.00
[12/14 20:22:38     17s] Creating Cell Server ...(0, 1, 1, 1)
[12/14 20:22:38     17s] Summary for sequential cells identification: 
[12/14 20:22:38     17s]   Identified SBFF number: 42
[12/14 20:22:38     17s]   Identified MBFF number: 0
[12/14 20:22:38     17s]   Identified SB Latch number: 0
[12/14 20:22:38     17s]   Identified MB Latch number: 0
[12/14 20:22:38     17s]   Not identified SBFF number: 0
[12/14 20:22:38     17s]   Not identified MBFF number: 0
[12/14 20:22:38     17s]   Not identified SB Latch number: 0
[12/14 20:22:38     17s]   Not identified MB Latch number: 0
[12/14 20:22:38     17s]   Number of sequential cells which are not FFs: 14
[12/14 20:22:38     17s] Total number of combinational cells: 134
[12/14 20:22:38     17s] Total number of sequential cells: 56
[12/14 20:22:38     17s] Total number of tristate cells: 6
[12/14 20:22:38     17s] Total number of level shifter cells: 0
[12/14 20:22:38     17s] Total number of power gating cells: 0
[12/14 20:22:38     17s] Total number of isolation cells: 0
[12/14 20:22:38     17s] Total number of power switch cells: 10
[12/14 20:22:38     17s] Total number of pulse generator cells: 0
[12/14 20:22:38     17s] Total number of always on buffers: 10
[12/14 20:22:38     17s] Total number of retention cells: 0
[12/14 20:22:38     17s] List of usable buffers: NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16
[12/14 20:22:38     17s] Total number of usable buffers: 4
[12/14 20:22:38     17s] List of unusable buffers:
[12/14 20:22:38     17s] Total number of unusable buffers: 0
[12/14 20:22:38     17s] List of usable inverters: INVX0 INVX2 INVX1 INVX16 INVX32 INVX4 IBUFFX2 INVX8 IBUFFX16 IBUFFX32 IBUFFX4 IBUFFX8
[12/14 20:22:38     17s] Total number of usable inverters: 12
[12/14 20:22:38     17s] List of unusable inverters:
[12/14 20:22:38     17s] Total number of unusable inverters: 0
[12/14 20:22:38     17s] List of identified usable delay cells: DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32
[12/14 20:22:38     17s] Total number of identified usable delay cells: 4
[12/14 20:22:38     17s] List of identified unusable delay cells:
[12/14 20:22:38     17s] Total number of identified unusable delay cells: 0
[12/14 20:22:38     17s] Creating Cell Server, finished. 
[12/14 20:22:38     17s] 
[12/14 20:22:38     17s] Deleting Cell Server ...
[12/14 20:22:38     17s] -noImplicitRules false                     # bool, default=false, private
[12/14 20:22:38     17s] No isolation cell in libraries.
[12/14 20:22:38     17s] No level shifter cell in libraries.
[12/14 20:22:38     17s] <CMD> setEndCapMode -rightEdge DCAP -leftEdge DCAP
[12/14 20:22:38     17s] <CMD> addEndCap -powerDomain PD_CORE
[12/14 20:22:38     17s] OPERPROF: Starting DPlace-Init at level 1, MEM:809.5M
[12/14 20:22:38     17s] #spOpts: VtWidth 
[12/14 20:22:38     17s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:809.5M
[12/14 20:22:38     17s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:809.5M
[12/14 20:22:39     18s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:810.5M
[12/14 20:22:39     18s] Core basic site is unit
[12/14 20:22:39     18s] Estimated cell power/ground rail width = 0.360 um
[12/14 20:22:39     18s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:22:39     18s] Mark StBox On SiteArr starts
[12/14 20:22:39     18s] Mark StBox On SiteArr ends
[12/14 20:22:39     18s] spiAuditVddOnBottomForRows for llg="default" starts
[12/14 20:22:39     18s] spiAuditVddOnBottomForRows ends
[12/14 20:22:39     18s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.020, REAL:0.015, MEM:813.5M
[12/14 20:22:39     18s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.180, REAL:0.166, MEM:813.5M
[12/14 20:22:39     18s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.180, REAL:0.166, MEM:813.5M
[12/14 20:22:39     18s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=813.5MB).
[12/14 20:22:39     18s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.190, MEM:813.5M
[12/14 20:22:39     18s] Minimum row-size in sites for endcap insertion = 13.
[12/14 20:22:39     18s] Minimum number of sites for row blockage       = 1.
[12/14 20:22:39     18s] Inserted 233 pre-endcap <DCAP> cells (prefix ENDCAP_PD_CORE).
[12/14 20:22:39     18s] Inserted 233 post-endcap <DCAP> cells (prefix ENDCAP_PD_CORE).
[12/14 20:22:39     18s] For 466 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/14 20:22:39     18s] <CMD> deleteAllPowerPreroutes
[12/14 20:22:39     18s] <CMD> clearDrc
[12/14 20:22:39     18s] <CMD> addRing -width 4.48 -spacing 2.24 -offset 1.92 -layer {bottom M7 top M7 right M8 left M8} -nets {VDD VSS} -type core_rings -follow core -threshold 0
[12/14 20:22:39     18s] #% Begin addRing (date=12/14 20:22:39, mem=720.2M)
[12/14 20:22:39     18s] 
[12/14 20:22:39     18s] Ring generation is complete.
[12/14 20:22:39     18s] vias are now being generated.
[12/14 20:22:39     18s] addRing created 8 wires.
[12/14 20:22:39     18s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/14 20:22:39     18s] +--------+----------------+----------------+
[12/14 20:22:39     18s] |  Layer |     Created    |     Deleted    |
[12/14 20:22:39     18s] +--------+----------------+----------------+
[12/14 20:22:39     18s] |   M7   |        4       |       NA       |
[12/14 20:22:39     18s] |  VIA7  |        8       |        0       |
[12/14 20:22:39     18s] |   M8   |        4       |       NA       |
[12/14 20:22:39     18s] +--------+----------------+----------------+
[12/14 20:22:39     18s] #% End addRing (date=12/14 20:22:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.2M, current mem=720.0M)
[12/14 20:22:39     18s] <CMD> addRing -width 4.48 -spacing 2.24 -offset 1.92 -layer {bottom M5 top M5 right M6 left M6} -nets {VDD VSS} -type core_rings -follow core -threshold 0
[12/14 20:22:39     18s] #% Begin addRing (date=12/14 20:22:39, mem=720.0M)
[12/14 20:22:39     18s] 
[12/14 20:22:39     18s] Ring generation is complete.
[12/14 20:22:39     18s] vias are now being generated.
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M8 at (7.68, 7.68) (12.16, 691.52)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M8 at (687.68, 7.68) (692.16, 691.52)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M7 at (7.68, 7.68) (692.16, 12.16)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M7 at (7.68, 687.04) (692.16, 691.52)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M8 at (0.96, 0.96) (5.44, 698.24)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M8 at (694.40, 0.96) (698.88, 698.24)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M7 at (0.96, 0.96) (698.88, 5.44)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M7 at (0.96, 693.76) (698.88, 698.24)
[12/14 20:22:39     18s] addRing created 8 wires.
[12/14 20:22:39     18s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[12/14 20:22:39     18s] +--------+----------------+----------------+
[12/14 20:22:39     18s] |  Layer |     Created    |     Deleted    |
[12/14 20:22:39     18s] +--------+----------------+----------------+
[12/14 20:22:39     18s] |   M5   |        4       |       NA       |
[12/14 20:22:39     18s] |  VIA5  |        8       |        0       |
[12/14 20:22:39     18s] |   M6   |        4       |       NA       |
[12/14 20:22:39     18s] |  VIA6  |        8       |        0       |
[12/14 20:22:39     18s] +--------+----------------+----------------+
[12/14 20:22:39     18s] #% End addRing (date=12/14 20:22:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.1M, current mem=720.1M)
[12/14 20:22:39     18s] <CMD> addRing -width 4.48 -spacing 2.24 -offset 1.92 -layer {bottom M3 top M3 right M4 left M4} -nets {VDD VSS} -type core_rings -follow core -threshold 0
[12/14 20:22:39     18s] #% Begin addRing (date=12/14 20:22:39, mem=720.1M)
[12/14 20:22:39     18s] 
[12/14 20:22:39     18s] Ring generation is complete.
[12/14 20:22:39     18s] vias are now being generated.
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M6 at (7.68, 7.68) (12.16, 691.52)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (7.68, 7.68) (12.16, 691.52)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M6 at (687.68, 7.68) (692.16, 691.52)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (687.68, 7.68) (692.16, 691.52)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M3 & M5 at (7.68, 7.68) (692.16, 12.16)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M3 & M7 at (7.68, 7.68) (692.16, 12.16)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M3 & M5 at (7.68, 687.04) (692.16, 691.52)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M3 & M7 at (7.68, 687.04) (692.16, 691.52)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M6 at (0.96, 0.96) (5.44, 698.24)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (0.96, 0.96) (5.44, 698.24)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M6 at (694.40, 0.96) (698.88, 698.24)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (694.40, 0.96) (698.88, 698.24)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M3 & M5 at (0.96, 0.96) (698.88, 5.44)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M3 & M7 at (0.96, 0.96) (698.88, 5.44)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M3 & M5 at (0.96, 693.76) (698.88, 698.24)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M3 & M7 at (0.96, 693.76) (698.88, 698.24)
[12/14 20:22:39     18s] addRing created 8 wires.
[12/14 20:22:39     18s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[12/14 20:22:39     18s] +--------+----------------+----------------+
[12/14 20:22:39     18s] |  Layer |     Created    |     Deleted    |
[12/14 20:22:39     18s] +--------+----------------+----------------+
[12/14 20:22:39     18s] |   M3   |        4       |       NA       |
[12/14 20:22:39     18s] |  VIA3  |        8       |        0       |
[12/14 20:22:39     18s] |   M4   |        4       |       NA       |
[12/14 20:22:39     18s] |  VIA4  |        8       |        0       |
[12/14 20:22:39     18s] +--------+----------------+----------------+
[12/14 20:22:39     18s] #% End addRing (date=12/14 20:22:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.1M, current mem=720.1M)
[12/14 20:22:39     18s] <CMD> addRing -width 4.48 -spacing 2.24 -offset 1.92 -layer {bottom M1 top M1 right M2 left M2} -nets {VDD VSS} -type core_rings -follow core -threshold 0
[12/14 20:22:39     18s] #% Begin addRing (date=12/14 20:22:39, mem=720.1M)
[12/14 20:22:39     18s] 
[12/14 20:22:39     18s] Ring generation is complete.
[12/14 20:22:39     18s] vias are now being generated.
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M4 at (7.68, 7.68) (12.16, 691.52)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M6 at (7.68, 7.68) (12.16, 691.52)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M8 at (7.68, 7.68) (12.16, 691.52)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M4 at (687.68, 7.68) (692.16, 691.52)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M6 at (687.68, 7.68) (692.16, 691.52)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M8 at (687.68, 7.68) (692.16, 691.52)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (7.68, 7.68) (692.16, 12.16)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M5 at (7.68, 7.68) (692.16, 12.16)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M7 at (7.68, 7.68) (692.16, 12.16)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (7.68, 687.04) (692.16, 691.52)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M5 at (7.68, 687.04) (692.16, 691.52)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M7 at (7.68, 687.04) (692.16, 691.52)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M4 at (0.96, 0.96) (5.44, 698.24)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M6 at (0.96, 0.96) (5.44, 698.24)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M8 at (0.96, 0.96) (5.44, 698.24)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M4 at (694.40, 0.96) (698.88, 698.24)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M6 at (694.40, 0.96) (698.88, 698.24)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M8 at (694.40, 0.96) (698.88, 698.24)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (0.96, 0.96) (698.88, 5.44)
[12/14 20:22:39     18s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M5 at (0.96, 0.96) (698.88, 5.44)
[12/14 20:22:39     18s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[12/14 20:22:39     18s] To increase the message display limit, refer to the product command reference manual.
[12/14 20:22:39     18s] addRing created 8 wires.
[12/14 20:22:39     18s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[12/14 20:22:39     18s] +--------+----------------+----------------+
[12/14 20:22:39     18s] |  Layer |     Created    |     Deleted    |
[12/14 20:22:39     18s] +--------+----------------+----------------+
[12/14 20:22:39     18s] |   M1   |        4       |       NA       |
[12/14 20:22:39     18s] |  VIA1  |        8       |        0       |
[12/14 20:22:39     18s] |   M2   |        4       |       NA       |
[12/14 20:22:39     18s] |  VIA2  |        8       |        0       |
[12/14 20:22:39     18s] +--------+----------------+----------------+
[12/14 20:22:39     18s] #% End addRing (date=12/14 20:22:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.1M, current mem=720.1M)
[12/14 20:22:39     18s] <CMD> sroute -connect { corePin } -allowLayerChange 1 -allowJogging 1 -crossoverViaLayerRange {M2 M4} -targetViaLayerRange {M2 M4} -nets {VDD VSS} -corePinWidth 0.160 -corePinLayer M1
[12/14 20:22:39     18s] #% Begin sroute (date=12/14 20:22:39, mem=720.1M)
[12/14 20:22:39     18s] *** Begin SPECIAL ROUTE on Sat Dec 14 20:22:39 2019 ***
[12/14 20:22:39     18s] SPECIAL ROUTE ran on directory: /home/ece5746/hs994/FLT/par
[12/14 20:22:39     18s] SPECIAL ROUTE ran on machine: vip-brg.ece.cornell.edu (Linux 3.10.0-1062.4.1.el7.x86_64 Xeon 2.60Ghz)
[12/14 20:22:39     18s] 
[12/14 20:22:39     18s] Begin option processing ...
[12/14 20:22:39     18s] srouteConnectPowerBump set to false
[12/14 20:22:39     18s] routeSelectNet set to "VDD VSS"
[12/14 20:22:39     18s] routeSpecial set to true
[12/14 20:22:39     18s] srouteBottomTargetLayerLimit set to 2
[12/14 20:22:39     18s] srouteConnectBlockPin set to false
[12/14 20:22:39     18s] srouteConnectConverterPin set to false
[12/14 20:22:39     18s] srouteConnectPadPin set to false
[12/14 20:22:39     18s] srouteConnectStripe set to false
[12/14 20:22:39     18s] srouteCorePinLayer set to "1"
[12/14 20:22:39     18s] srouteCorePinWidth set to 160
[12/14 20:22:39     18s] srouteCrossoverViaBottomLayer set to 2
[12/14 20:22:39     18s] srouteCrossoverViaTopLayer set to 4
[12/14 20:22:39     18s] srouteFollowCorePinEnd set to 3
[12/14 20:22:39     18s] srouteFollowPadPin set to false
[12/14 20:22:39     18s] srouteJogControl set to "preferWithChanges differentLayer"
[12/14 20:22:39     18s] sroutePadPinAllPorts set to true
[12/14 20:22:39     18s] sroutePreserveExistingRoutes set to true
[12/14 20:22:39     18s] srouteRoutePowerBarPortOnBothDir set to true
[12/14 20:22:39     18s] srouteTopTargetLayerLimit set to 4
[12/14 20:22:39     18s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1653.00 megs.
[12/14 20:22:39     18s] 
[12/14 20:22:39     18s] Reading DB technology information...
[12/14 20:22:39     18s] Finished reading DB technology information.
[12/14 20:22:39     18s] Reading floorplan and netlist information...
[12/14 20:22:39     18s] Finished reading floorplan and netlist information.
[12/14 20:22:39     18s] Read in 19 layers, 9 routing layers, 1 overlap layer
[12/14 20:22:39     18s] Read in 768 macros, 49 used
[12/14 20:22:39     18s] Read in 511 components
[12/14 20:22:39     18s]   511 core components: 45 unplaced, 0 placed, 466 fixed
[12/14 20:22:39     18s] Read in 88 physical pins
[12/14 20:22:39     18s]   88 physical pins: 0 unplaced, 88 placed, 0 fixed
[12/14 20:22:39     18s] Read in 88 nets
[12/14 20:22:39     18s] Read in 2 special nets, 2 routed
[12/14 20:22:39     18s] Read in 1110 terminals
[12/14 20:22:39     18s] 2 nets selected.
[12/14 20:22:39     18s] 
[12/14 20:22:39     18s] Begin power routing ...
[12/14 20:22:39     18s] CPU time for FollowPin 0 seconds
[12/14 20:22:39     18s] CPU time for FollowPin 0 seconds
[12/14 20:22:39     18s]   Number of Core ports routed: 468
[12/14 20:22:39     18s]   Number of Followpin connections: 234
[12/14 20:22:39     18s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1666.00 megs.
[12/14 20:22:39     18s] 
[12/14 20:22:39     18s] 
[12/14 20:22:39     18s] 
[12/14 20:22:39     18s]  Begin updating DB with routing results ...
[12/14 20:22:39     18s]  Updating DB with 88 io pins ...
[12/14 20:22:39     18s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/14 20:22:39     18s] Pin and blockage extraction finished
[12/14 20:22:39     18s] 
[12/14 20:22:39     18s] sroute created 702 wires.
[12/14 20:22:39     18s] ViaGen created 1404 vias, deleted 0 via to avoid violation.
[12/14 20:22:39     18s] +--------+----------------+----------------+
[12/14 20:22:39     18s] |  Layer |     Created    |     Deleted    |
[12/14 20:22:39     18s] +--------+----------------+----------------+
[12/14 20:22:39     18s] |   M1   |       702      |       NA       |
[12/14 20:22:39     18s] |  VIA1  |       468      |        0       |
[12/14 20:22:39     18s] |  VIA2  |       468      |        0       |
[12/14 20:22:39     18s] |  VIA3  |       468      |        0       |
[12/14 20:22:39     18s] +--------+----------------+----------------+
[12/14 20:22:39     18s] #% End sroute (date=12/14 20:22:39, total cpu=0:00:00.3, real=0:00:00.0, peak res=735.5M, current mem=735.5M)
[12/14 20:22:39     18s] <CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 0.64 -spacing 2.24 -set_to_set_distance 5.76 -start_from top -start_offset 1.12 -switch_layer_over_obs false -max_same_layer_jog_length 2
[12/14 20:22:39     18s] #% Begin addStripe (date=12/14 20:22:39, mem=735.5M)
[12/14 20:22:39     18s] 
[12/14 20:22:39     18s] Starting stripe generation ...
[12/14 20:22:39     18s] Non-Default Mode Option Settings :
[12/14 20:22:39     18s]   NONE
[12/14 20:22:39     18s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of setMultiCpuUsage in addStripe.
[12/14 20:22:39     18s] Stripe generation is complete.
[12/14 20:22:39     18s] vias are now being generated.
[12/14 20:22:39     18s] addStripe created 233 wires.
[12/14 20:22:39     18s] ViaGen created 2796 vias, deleted 0 via to avoid violation.
[12/14 20:22:39     18s] +--------+----------------+----------------+
[12/14 20:22:39     18s] |  Layer |     Created    |     Deleted    |
[12/14 20:22:39     18s] +--------+----------------+----------------+
[12/14 20:22:39     18s] |  VIA2  |       466      |        0       |
[12/14 20:22:39     18s] |  VIA3  |       466      |        0       |
[12/14 20:22:39     18s] |  VIA4  |       466      |        0       |
[12/14 20:22:39     18s] |  VIA5  |       466      |        0       |
[12/14 20:22:39     18s] |  VIA6  |       466      |        0       |
[12/14 20:22:39     18s] |   M7   |       233      |       NA       |
[12/14 20:22:39     18s] |  VIA7  |       466      |        0       |
[12/14 20:22:39     18s] +--------+----------------+----------------+
[12/14 20:22:39     18s] #% End addStripe (date=12/14 20:22:39, total cpu=0:00:00.2, real=0:00:00.0, peak res=736.2M, current mem=736.2M)
[12/14 20:22:39     18s] <CMD> addStripe -nets {VDD VSS} -layer M8 -direction vertical -width 3.2 -spacing 8.6 -set_to_set_distance 23.04 -start_from left -start_offset 5.6 -switch_layer_over_obs false -max_same_layer_jog_length 2
[12/14 20:22:39     18s] #% Begin addStripe (date=12/14 20:22:39, mem=736.2M)
[12/14 20:22:39     18s] 
[12/14 20:22:39     18s] Starting stripe generation ...
[12/14 20:22:39     18s] Non-Default Mode Option Settings :
[12/14 20:22:39     18s]   -trim_antenna_max_distance  0.00
[12/14 20:22:39     18s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of setMultiCpuUsage in addStripe.
[12/14 20:22:39     18s] Stripe generation is complete.
[12/14 20:22:39     18s] vias are now being generated.
[12/14 20:22:40     19s] addStripe created 58 wires.
[12/14 20:22:40     19s] ViaGen created 55071 vias, deleted 0 via to avoid violation.
[12/14 20:22:40     19s] +--------+----------------+----------------+
[12/14 20:22:40     19s] |  Layer |     Created    |     Deleted    |
[12/14 20:22:40     19s] +--------+----------------+----------------+
[12/14 20:22:40     19s] |  VIA1  |      6902      |        0       |
[12/14 20:22:40     19s] |  VIA2  |      6902      |        0       |
[12/14 20:22:40     19s] |  VIA3  |      6902      |        0       |
[12/14 20:22:40     19s] |  VIA4  |      6902      |        0       |
[12/14 20:22:40     19s] |  VIA5  |      6902      |        0       |
[12/14 20:22:40     19s] |  VIA6  |      6902      |        0       |
[12/14 20:22:40     19s] |  VIA7  |      13659     |        0       |
[12/14 20:22:40     19s] |   M8   |       58       |       NA       |
[12/14 20:22:40     19s] +--------+----------------+----------------+
[12/14 20:22:40     19s] #% End addStripe (date=12/14 20:22:40, total cpu=0:00:00.8, real=0:00:01.0, peak res=736.2M, current mem=736.2M)
[12/14 20:22:45     20s] <CMD> selectWire 377.0800 0.9600 380.2800 698.2400 8 VSS
[12/14 20:22:46     20s] <CMD> fit
[12/14 20:23:20     25s] <CMD> setLayerPreference node_inst -isVisible 0
[12/14 20:23:21     25s] <CMD> setLayerPreference node_inst -isVisible 1
[12/14 20:23:29     26s] <CMD> setLayerPreference ioSlot -isVisible 0
[12/14 20:23:30     26s] <CMD> setLayerPreference ioSlot -isVisible 1
[12/14 20:23:31     26s] <CMD> setLayerPreference resizeFPLine1 -isVisible 0
[12/14 20:23:32     26s] <CMD> setLayerPreference resizeFPLine1 -isVisible 1
[12/14 20:23:33     27s] <CMD> setLayerPreference relFPlan -isVisible 0
[12/14 20:23:33     27s] <CMD> setLayerPreference relFPlan -isVisible 1
[12/14 20:23:34     27s] <CMD> setLayerPreference node_floorplan -isSelectable 0
[12/14 20:23:35     27s] <CMD> setLayerPreference node_floorplan -isSelectable 1
[12/14 20:23:36     27s] <CMD> setLayerPreference node_floorplan -isVisible 1
[12/14 20:23:36     27s] <CMD> setLayerPreference node_floorplan -isVisible 0
[12/14 20:23:37     27s] <CMD> setLayerPreference node_floorplan -isVisible 1
[12/14 20:23:41     28s] <CMD> setDrawView ameba
[12/14 20:23:43     28s] <CMD> setDrawView place
[12/14 20:23:44     28s] <CMD> setDrawView ameba
[12/14 20:26:07     50s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 2
[12/14 20:26:07     50s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 9
[12/14 20:26:07     50s] <CMD> setPlaceMode -place_global_cong_effort high -place_global_timing_effort medium -place_global_clock_gate_aware true -place_global_clock_power_driven true -place_detail_legalization_inst_gap 1 -place_global_reorder_scan false
[12/14 20:26:07     50s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[12/14 20:26:07     50s] <CMD> place_opt_design -out_dir reports/01_placed_opt_design_prects
[12/14 20:26:07     50s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/14 20:26:07     50s] *** Starting GigaPlace ***
[12/14 20:26:07     50s] **INFO: user set placement options
[12/14 20:26:07     50s] setPlaceMode -place_detail_legalization_inst_gap 1 -place_global_clock_gate_aware true -place_global_clock_power_driven true -place_global_cong_effort high -place_global_reorder_scan false -place_global_timing_effort medium
[12/14 20:26:07     50s] **INFO: user set opt options
[12/14 20:26:07     50s] #optDebug: fT-E <X 1 0 0 0>
[12/14 20:26:07     50s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/14 20:26:07     50s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 462, percentage of missing scan cell = 0.00% (0 / 462)
[12/14 20:26:08     50s] *** Start deleteBufferTree ***
[12/14 20:26:08     51s] Multithreaded Timing Analysis is initialized with 4 threads
[12/14 20:26:08     51s] 
[12/14 20:26:08     51s] Info: Detect buffers to remove automatically.
[12/14 20:26:08     51s] Analyzing netlist ...
[12/14 20:26:08     51s] Updating netlist
[12/14 20:26:08     51s] AAE DB initialization (MEM=1222.86 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/14 20:26:09     51s] Start AAE Lib Loading. (MEM=1222.86)
[12/14 20:26:09     51s] End AAE Lib Loading. (MEM=1424.14 CPU=0:00:00.0 Real=0:00:00.0)
[12/14 20:26:09     51s] 
[12/14 20:26:09     52s] *summary: 168 instances (buffers/inverters) removed
[12/14 20:26:09     52s] *** Finish deleteBufferTree (0:00:01.2) ***
[12/14 20:26:09     52s] Deleted 0 physical inst  (cell - / prefix -).
[12/14 20:26:09     52s] Did not delete 466 physical insts as they were marked preplaced.
[12/14 20:26:09     52s] No user setting net weight.
[12/14 20:26:09     52s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[12/14 20:26:09     52s] Scan chains were not defined.
[12/14 20:26:09     52s] #std cell=18563 (466 fixed + 18097 movable) #block=0 (0 floating + 0 preplaced)
[12/14 20:26:09     52s] #ioInst=0 #net=20399 #term=72738 #term/net=3.57, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=88
[12/14 20:26:09     52s] stdCell: 18563 single + 0 double + 0 multi
[12/14 20:26:09     52s] Total standard cell length = 81.3098 (mm), area = 0.2342 (mm^2)
[12/14 20:26:09     52s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1428.1M
[12/14 20:26:09     52s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1428.1M
[12/14 20:26:09     52s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1428.1M
[12/14 20:26:09     52s] Core basic site is unit
[12/14 20:26:09     52s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:26:09     52s] Mark StBox On SiteArr starts
[12/14 20:26:09     52s] Mark StBox On SiteArr ends
[12/14 20:26:09     52s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.180, REAL:0.065, MEM:1460.1M
[12/14 20:26:09     52s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1460.1M
[12/14 20:26:09     52s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.020, REAL:0.023, MEM:1460.1M
[12/14 20:26:09     52s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.220, REAL:0.101, MEM:1460.1M
[12/14 20:26:09     52s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.220, REAL:0.101, MEM:1460.1M
[12/14 20:26:09     52s] Apply auto density screen in pre-place stage.
[12/14 20:26:09     52s] Auto density screen increases utilization from 0.517 to 0.518
[12/14 20:26:09     52s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1460.1M
[12/14 20:26:09     52s] Average module density = 0.518.
[12/14 20:26:09     52s] Density for the design = 0.518.
[12/14 20:26:09     52s]        = stdcell_area 251297 sites (231595 um^2) / alloc_area 485407 sites (447351 um^2).
[12/14 20:26:09     52s] Pin Density = 0.1487.
[12/14 20:26:09     52s]             = total # of pins 72738 / total area 489067.
[12/14 20:26:09     52s] Initial padding reaches pin density 0.241 for top
[12/14 20:26:09     52s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 1.825
[12/14 20:26:09     52s] Initial padding increases density from 0.518 to 0.734 for top
[12/14 20:26:09     52s] 
[12/14 20:26:09     52s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[12/14 20:26:09     52s] === lastAutoLevel = 9 
[12/14 20:26:09     52s] [adp] 0:1:1:1
[12/14 20:26:10     53s] End AAE Lib Interpolated Model. (MEM=1552.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:26:10     53s] First Iteration Infinite Tw... 
[12/14 20:26:10     56s] Total number of fetched objects 20714
[12/14 20:26:11     58s] Total number of fetched objects 20714
[12/14 20:26:11     58s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:26:11     58s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:26:11     58s] End delay calculation. (MEM=1800.6 CPU=0:00:04.2 REAL=0:00:01.0)
[12/14 20:26:11     59s] Clock gating cells determined by native netlist tracing.
[12/14 20:26:13     59s] Iteration  1: Total net bbox = 8.899e+04 (5.09e+04 3.81e+04)
[12/14 20:26:13     59s]               Est.  stn bbox = 1.011e+05 (5.90e+04 4.21e+04)
[12/14 20:26:13     59s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1499.1M
[12/14 20:26:13     59s] Iteration  2: Total net bbox = 8.899e+04 (5.09e+04 3.81e+04)
[12/14 20:26:13     59s]               Est.  stn bbox = 1.011e+05 (5.90e+04 4.21e+04)
[12/14 20:26:13     59s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1499.1M
[12/14 20:26:15     64s] End AAE Lib Interpolated Model. (MEM=1523.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:26:16     67s] Total number of fetched objects 20714
[12/14 20:26:17     68s] Total number of fetched objects 20714
[12/14 20:26:17     68s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:26:17     69s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:26:17     69s] End delay calculation. (MEM=1803.16 CPU=0:00:04.2 REAL=0:00:01.0)
[12/14 20:26:21     76s] exp_mt_sequential is set from setPlaceMode option to 1
[12/14 20:26:21     76s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=4)
[12/14 20:26:21     76s] place_exp_mt_interval set to default 32
[12/14 20:26:21     76s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/14 20:26:21     77s] Iteration  3: Total net bbox = 9.292e+04 (4.69e+04 4.60e+04)
[12/14 20:26:21     77s]               Est.  stn bbox = 1.214e+05 (6.17e+04 5.97e+04)
[12/14 20:26:21     77s]               cpu = 0:00:17.6 real = 0:00:08.0 mem = 1812.5M
[12/14 20:26:24     86s] Iteration  4: Total net bbox = 2.577e+05 (1.05e+05 1.53e+05)
[12/14 20:26:24     86s]               Est.  stn bbox = 3.358e+05 (1.36e+05 2.00e+05)
[12/14 20:26:24     86s]               cpu = 0:00:08.9 real = 0:00:03.0 mem = 1814.1M
[12/14 20:26:24     86s] Iteration  5: Total net bbox = 2.577e+05 (1.05e+05 1.53e+05)
[12/14 20:26:24     86s]               Est.  stn bbox = 3.358e+05 (1.36e+05 2.00e+05)
[12/14 20:26:24     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1814.1M
[12/14 20:26:28     95s] Iteration  6: Total net bbox = 4.671e+05 (2.30e+05 2.38e+05)
[12/14 20:26:28     95s]               Est.  stn bbox = 6.377e+05 (3.12e+05 3.25e+05)
[12/14 20:26:28     95s]               cpu = 0:00:09.3 real = 0:00:04.0 mem = 1849.8M
[12/14 20:26:28     95s] Starting Early Global Route rough congestion estimation: mem = 1785.8M
[12/14 20:26:28     95s] (I)       Reading DB...
[12/14 20:26:28     95s] (I)       before initializing RouteDB syMemory usage = 1791.8 MB
[12/14 20:26:28     95s] (I)       congestionReportName   : 
[12/14 20:26:28     95s] (I)       layerRangeFor2DCongestion : 
[12/14 20:26:28     95s] (I)       buildTerm2TermWires    : 1
[12/14 20:26:28     95s] (I)       doTrackAssignment      : 1
[12/14 20:26:28     95s] (I)       dumpBookshelfFiles     : 0
[12/14 20:26:28     95s] (I)       numThreads             : 4
[12/14 20:26:28     95s] (I)       bufferingAwareRouting  : false
[12/14 20:26:28     95s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:26:28     95s] (I)       honorPin               : false
[12/14 20:26:28     95s] (I)       honorPinGuide          : true
[12/14 20:26:28     95s] (I)       honorPartition         : false
[12/14 20:26:28     95s] (I)       allowPartitionCrossover: false
[12/14 20:26:28     95s] (I)       honorSingleEntry       : true
[12/14 20:26:28     95s] (I)       honorSingleEntryStrong : true
[12/14 20:26:28     95s] (I)       handleViaSpacingRule   : false
[12/14 20:26:28     95s] (I)       handleEolSpacingRule   : false
[12/14 20:26:28     95s] (I)       PDConstraint           : none
[12/14 20:26:28     95s] (I)       expBetterNDRHandling   : false
[12/14 20:26:28     95s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:26:28     95s] (I)       routingEffortLevel     : 3
[12/14 20:26:28     95s] (I)       effortLevel            : standard
[12/14 20:26:28     95s] [NR-eGR] minRouteLayer          : 2
[12/14 20:26:28     95s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:26:28     95s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:26:28     95s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:26:28     95s] (I)       numRowsPerGCell        : 15
[12/14 20:26:28     95s] (I)       speedUpLargeDesign     : 0
[12/14 20:26:28     95s] (I)       multiThreadingTA       : 1
[12/14 20:26:28     95s] (I)       blkAwareLayerSwitching : 1
[12/14 20:26:28     95s] (I)       optimizationMode       : false
[12/14 20:26:28     95s] (I)       routeSecondPG          : false
[12/14 20:26:28     95s] (I)       scenicRatioForLayerRelax: 0.00
[12/14 20:26:28     95s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:26:28     95s] (I)       punchThroughDistance   : 500.00
[12/14 20:26:28     95s] (I)       scenicBound            : 1.15
[12/14 20:26:28     95s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:26:28     95s] (I)       source-to-sink ratio   : 0.00
[12/14 20:26:28     95s] (I)       targetCongestionRatioH : 1.00
[12/14 20:26:28     95s] (I)       targetCongestionRatioV : 1.00
[12/14 20:26:28     95s] (I)       layerCongestionRatio   : 0.70
[12/14 20:26:28     95s] (I)       m1CongestionRatio      : 0.10
[12/14 20:26:28     95s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:26:28     95s] (I)       localRouteEffort       : 1.00
[12/14 20:26:28     95s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:26:28     95s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:26:28     95s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:26:28     95s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:26:28     95s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:26:28     95s] (I)       routeVias              : 
[12/14 20:26:28     95s] (I)       readTROption           : true
[12/14 20:26:28     95s] (I)       extraSpacingFactor     : 1.00
[12/14 20:26:28     95s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:26:28     95s] (I)       routeSelectedNetsOnly  : false
[12/14 20:26:28     95s] (I)       clkNetUseMaxDemand     : false
[12/14 20:26:28     95s] (I)       extraDemandForClocks   : 0
[12/14 20:26:28     95s] (I)       steinerRemoveLayers    : false
[12/14 20:26:28     95s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:26:28     95s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:26:28     95s] (I)       similarTopologyRoutingFast : false
[12/14 20:26:28     95s] (I)       spanningTreeRefinement : false
[12/14 20:26:28     95s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:26:28     95s] (I)       starting read tracks
[12/14 20:26:28     95s] (I)       build grid graph
[12/14 20:26:28     95s] (I)       build grid graph start
[12/14 20:26:28     95s] [NR-eGR] Layer1 has no routable track
[12/14 20:26:28     95s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:26:28     95s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:26:28     95s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:26:28     95s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:26:28     95s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:26:28     95s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:26:28     95s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:26:28     95s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:26:28     95s] (I)       build grid graph end
[12/14 20:26:28     95s] (I)       numViaLayers=9
[12/14 20:26:28     95s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:26:28     95s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:26:28     95s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:26:28     95s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:26:28     95s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:26:28     95s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:26:28     95s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:26:28     95s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:26:28     95s] (I)       end build via table
[12/14 20:26:28     95s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:26:28     95s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/14 20:26:28     95s] (I)       readDataFromPlaceDB
[12/14 20:26:28     95s] (I)       Read net information..
[12/14 20:26:28     95s] [NR-eGR] Read numTotalNets=20399  numIgnoredNets=0
[12/14 20:26:28     95s] (I)       Read testcase time = 0.000 seconds
[12/14 20:26:28     95s] 
[12/14 20:26:28     95s] (I)       read default dcut vias
[12/14 20:26:28     95s] (I)       Reading via VIA12A for layer: 0 
[12/14 20:26:28     95s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:26:28     95s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:26:28     95s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:26:28     95s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:26:28     95s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:26:28     95s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:26:28     95s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:26:28     95s] (I)       build grid graph start
[12/14 20:26:28     95s] (I)       build grid graph end
[12/14 20:26:28     95s] (I)       Model blockage into capacity
[12/14 20:26:28     95s] (I)       Read numBlocks=111595  numPreroutedWires=0  numCapScreens=0
[12/14 20:26:28     95s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:26:28     95s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:26:28     95s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:26:28     95s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:26:28     95s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:26:28     95s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:26:28     95s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:26:28     95s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:26:28     95s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:26:28     95s] (I)       Modeling time = 0.010 seconds
[12/14 20:26:28     95s] 
[12/14 20:26:28     95s] (I)       Number of ignored nets = 0
[12/14 20:26:28     95s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/14 20:26:28     95s] (I)       Number of clock nets = 1.  Ignored: No
[12/14 20:26:28     95s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:26:28     95s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:26:28     95s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:26:28     95s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:26:28     95s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:26:28     95s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:26:28     95s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:26:28     95s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/14 20:26:28     95s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1791.8 MB
[12/14 20:26:28     95s] (I)       Ndr track 0 does not exist
[12/14 20:26:28     95s] (I)       Layer1  viaCost=200.00
[12/14 20:26:28     95s] (I)       Layer2  viaCost=200.00
[12/14 20:26:28     95s] (I)       Layer3  viaCost=200.00
[12/14 20:26:28     95s] (I)       Layer4  viaCost=200.00
[12/14 20:26:28     95s] (I)       Layer5  viaCost=200.00
[12/14 20:26:28     95s] (I)       Layer6  viaCost=200.00
[12/14 20:26:28     95s] (I)       Layer7  viaCost=200.00
[12/14 20:26:28     95s] (I)       Layer8  viaCost=300.00
[12/14 20:26:28     95s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:26:28     95s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:26:28     95s] (I)       core area           :  (14080, 14080) - (685760, 685760)
[12/14 20:26:28     95s] (I)       Site Width          :   320  (dbu)
[12/14 20:26:28     95s] (I)       Row Height          :  2880  (dbu)
[12/14 20:26:28     95s] (I)       GCell Width         : 43200  (dbu)
[12/14 20:26:28     95s] (I)       GCell Height        : 43200  (dbu)
[12/14 20:26:28     95s] (I)       grid                :    17    17     9
[12/14 20:26:28     95s] (I)       vertical capacity   :     0 43200     0 43200     0 43200     0 43200     0
[12/14 20:26:28     95s] (I)       horizontal capacity :     0     0 43200     0 43200     0 43200     0 43200
[12/14 20:26:28     95s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:26:28     95s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:26:28     95s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:26:28     95s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:26:28     95s] (I)       Num tracks per GCell: 154.29 135.00 135.00 135.00 135.00 135.00 135.00 135.00 48.00
[12/14 20:26:28     95s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:26:28     95s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:26:28     95s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:26:28     95s] (I)       --------------------------------------------------------
[12/14 20:26:28     95s] 
[12/14 20:26:28     95s] [NR-eGR] ============ Routing rule table ============
[12/14 20:26:28     95s] [NR-eGR] Rule id 0. Nets 20399 
[12/14 20:26:28     95s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:26:28     95s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:26:28     95s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:26:28     95s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:26:28     95s] [NR-eGR] ========================================
[12/14 20:26:28     95s] [NR-eGR] 
[12/14 20:26:28     95s] (I)       After initializing earlyGlobalRoute syMemory usage = 1791.8 MB
[12/14 20:26:28     95s] (I)       Loading and dumping file time : 0.07 seconds
[12/14 20:26:28     95s] (I)       ============= Initialization =============
[12/14 20:26:28     95s] (I)       numLocalWires=82463  numGlobalNetBranches=21424  numLocalNetBranches=19885
[12/14 20:26:28     95s] (I)       totalPins=72738  totalGlobalPin=16980 (23.34%)
[12/14 20:26:28     95s] (I)       total 2D Cap : 254086 = (126553 H, 127533 V)
[12/14 20:26:28     95s] (I)       ============  Phase 1a Route ============
[12/14 20:26:28     95s] (I)       Phase 1a runs 0.00 seconds
[12/14 20:26:28     95s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/14 20:26:28     95s] (I)       Usage: 12675 = (6005 H, 6670 V) = (4.75% H, 5.23% V) = (2.594e+05um H, 2.881e+05um V)
[12/14 20:26:28     95s] (I)       
[12/14 20:26:28     95s] (I)       ============  Phase 1b Route ============
[12/14 20:26:28     95s] (I)       Usage: 12675 = (6005 H, 6670 V) = (4.75% H, 5.23% V) = (2.594e+05um H, 2.881e+05um V)
[12/14 20:26:28     95s] (I)       
[12/14 20:26:28     95s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/14 20:26:28     95s] 
[12/14 20:26:28     95s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/14 20:26:28     95s] Finished Early Global Route rough congestion estimation: mem = 1791.8M
[12/14 20:26:28     95s] earlyGlobalRoute rough estimation gcell size 15 row height
[12/14 20:26:28     95s] Congestion driven padding in post-place stage.
[12/14 20:26:28     95s] Congestion driven padding increases utilization from 0.738 to 0.738
[12/14 20:26:28     95s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1791.8M
[12/14 20:26:28     96s] Global placement CDP skipped at cutLevel 7.
[12/14 20:26:28     96s] Iteration  7: Total net bbox = 4.694e+05 (2.31e+05 2.38e+05)
[12/14 20:26:28     96s]               Est.  stn bbox = 6.407e+05 (3.14e+05 3.26e+05)
[12/14 20:26:28     96s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 1791.8M
[12/14 20:26:28     96s] Iteration  8: Total net bbox = 4.694e+05 (2.31e+05 2.38e+05)
[12/14 20:26:28     96s]               Est.  stn bbox = 6.407e+05 (3.14e+05 3.26e+05)
[12/14 20:26:28     96s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1791.8M
[12/14 20:26:32    104s] Starting Early Global Route rough congestion estimation: mem = 1791.8M
[12/14 20:26:32    104s] (I)       Reading DB...
[12/14 20:26:32    104s] (I)       before initializing RouteDB syMemory usage = 1791.8 MB
[12/14 20:26:32    104s] (I)       congestionReportName   : 
[12/14 20:26:32    104s] (I)       layerRangeFor2DCongestion : 
[12/14 20:26:32    104s] (I)       buildTerm2TermWires    : 1
[12/14 20:26:32    104s] (I)       doTrackAssignment      : 1
[12/14 20:26:32    104s] (I)       dumpBookshelfFiles     : 0
[12/14 20:26:32    104s] (I)       numThreads             : 4
[12/14 20:26:32    104s] (I)       bufferingAwareRouting  : false
[12/14 20:26:32    104s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:26:32    104s] (I)       honorPin               : false
[12/14 20:26:32    104s] (I)       honorPinGuide          : true
[12/14 20:26:32    104s] (I)       honorPartition         : false
[12/14 20:26:32    104s] (I)       allowPartitionCrossover: false
[12/14 20:26:32    104s] (I)       honorSingleEntry       : true
[12/14 20:26:32    104s] (I)       honorSingleEntryStrong : true
[12/14 20:26:32    104s] (I)       handleViaSpacingRule   : false
[12/14 20:26:32    104s] (I)       handleEolSpacingRule   : false
[12/14 20:26:32    104s] (I)       PDConstraint           : none
[12/14 20:26:32    104s] (I)       expBetterNDRHandling   : false
[12/14 20:26:32    104s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:26:32    104s] (I)       routingEffortLevel     : 3
[12/14 20:26:32    104s] (I)       effortLevel            : standard
[12/14 20:26:32    104s] [NR-eGR] minRouteLayer          : 2
[12/14 20:26:32    104s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:26:32    104s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:26:32    104s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:26:32    104s] (I)       numRowsPerGCell        : 8
[12/14 20:26:32    104s] (I)       speedUpLargeDesign     : 0
[12/14 20:26:32    104s] (I)       multiThreadingTA       : 1
[12/14 20:26:32    104s] (I)       blkAwareLayerSwitching : 1
[12/14 20:26:32    104s] (I)       optimizationMode       : false
[12/14 20:26:32    104s] (I)       routeSecondPG          : false
[12/14 20:26:32    104s] (I)       scenicRatioForLayerRelax: 0.00
[12/14 20:26:32    104s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:26:32    104s] (I)       punchThroughDistance   : 500.00
[12/14 20:26:32    104s] (I)       scenicBound            : 1.15
[12/14 20:26:32    104s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:26:32    104s] (I)       source-to-sink ratio   : 0.00
[12/14 20:26:32    104s] (I)       targetCongestionRatioH : 1.00
[12/14 20:26:32    104s] (I)       targetCongestionRatioV : 1.00
[12/14 20:26:32    104s] (I)       layerCongestionRatio   : 0.70
[12/14 20:26:32    104s] (I)       m1CongestionRatio      : 0.10
[12/14 20:26:32    104s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:26:32    104s] (I)       localRouteEffort       : 1.00
[12/14 20:26:32    104s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:26:32    104s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:26:32    104s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:26:32    104s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:26:32    104s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:26:32    104s] (I)       routeVias              : 
[12/14 20:26:32    104s] (I)       readTROption           : true
[12/14 20:26:32    104s] (I)       extraSpacingFactor     : 1.00
[12/14 20:26:32    104s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:26:32    104s] (I)       routeSelectedNetsOnly  : false
[12/14 20:26:32    104s] (I)       clkNetUseMaxDemand     : false
[12/14 20:26:32    104s] (I)       extraDemandForClocks   : 0
[12/14 20:26:32    104s] (I)       steinerRemoveLayers    : false
[12/14 20:26:32    104s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:26:32    104s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:26:32    104s] (I)       similarTopologyRoutingFast : false
[12/14 20:26:32    104s] (I)       spanningTreeRefinement : false
[12/14 20:26:32    104s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:26:32    104s] (I)       starting read tracks
[12/14 20:26:32    104s] (I)       build grid graph
[12/14 20:26:32    104s] (I)       build grid graph start
[12/14 20:26:32    104s] [NR-eGR] Layer1 has no routable track
[12/14 20:26:32    104s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:26:32    104s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:26:32    104s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:26:32    104s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:26:32    104s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:26:32    104s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:26:32    104s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:26:32    104s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:26:32    104s] (I)       build grid graph end
[12/14 20:26:32    104s] (I)       numViaLayers=9
[12/14 20:26:32    104s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:26:32    104s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:26:32    104s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:26:32    104s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:26:32    104s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:26:32    104s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:26:32    104s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:26:32    104s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:26:32    104s] (I)       end build via table
[12/14 20:26:32    104s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:26:32    104s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/14 20:26:32    104s] (I)       readDataFromPlaceDB
[12/14 20:26:32    104s] (I)       Read net information..
[12/14 20:26:32    104s] [NR-eGR] Read numTotalNets=20399  numIgnoredNets=0
[12/14 20:26:32    104s] (I)       Read testcase time = 0.010 seconds
[12/14 20:26:32    104s] 
[12/14 20:26:32    104s] (I)       read default dcut vias
[12/14 20:26:32    104s] (I)       Reading via VIA12A for layer: 0 
[12/14 20:26:32    104s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:26:32    104s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:26:32    104s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:26:32    104s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:26:32    104s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:26:32    104s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:26:32    104s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:26:32    104s] (I)       build grid graph start
[12/14 20:26:32    104s] (I)       build grid graph end
[12/14 20:26:32    104s] (I)       Model blockage into capacity
[12/14 20:26:32    104s] (I)       Read numBlocks=111595  numPreroutedWires=0  numCapScreens=0
[12/14 20:26:32    104s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:26:32    104s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:26:32    104s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:26:32    104s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:26:32    104s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:26:32    104s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:26:32    104s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:26:32    104s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:26:32    104s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:26:32    104s] (I)       Modeling time = 0.010 seconds
[12/14 20:26:32    104s] 
[12/14 20:26:32    104s] (I)       Number of ignored nets = 0
[12/14 20:26:32    104s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/14 20:26:32    104s] (I)       Number of clock nets = 1.  Ignored: No
[12/14 20:26:32    104s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:26:32    104s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:26:32    104s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:26:32    104s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:26:32    104s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:26:32    104s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:26:32    104s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:26:32    104s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/14 20:26:32    104s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1795.1 MB
[12/14 20:26:32    104s] (I)       Ndr track 0 does not exist
[12/14 20:26:32    104s] (I)       Layer1  viaCost=200.00
[12/14 20:26:32    104s] (I)       Layer2  viaCost=200.00
[12/14 20:26:32    104s] (I)       Layer3  viaCost=200.00
[12/14 20:26:32    104s] (I)       Layer4  viaCost=200.00
[12/14 20:26:32    104s] (I)       Layer5  viaCost=200.00
[12/14 20:26:32    104s] (I)       Layer6  viaCost=200.00
[12/14 20:26:32    104s] (I)       Layer7  viaCost=200.00
[12/14 20:26:32    104s] (I)       Layer8  viaCost=300.00
[12/14 20:26:32    104s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:26:32    104s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:26:32    104s] (I)       core area           :  (14080, 14080) - (685760, 685760)
[12/14 20:26:32    104s] (I)       Site Width          :   320  (dbu)
[12/14 20:26:32    104s] (I)       Row Height          :  2880  (dbu)
[12/14 20:26:32    104s] (I)       GCell Width         : 23040  (dbu)
[12/14 20:26:32    104s] (I)       GCell Height        : 23040  (dbu)
[12/14 20:26:32    104s] (I)       grid                :    31    31     9
[12/14 20:26:32    104s] (I)       vertical capacity   :     0 23040     0 23040     0 23040     0 23040     0
[12/14 20:26:32    104s] (I)       horizontal capacity :     0     0 23040     0 23040     0 23040     0 23040
[12/14 20:26:32    104s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:26:32    104s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:26:32    104s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:26:32    104s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:26:32    104s] (I)       Num tracks per GCell: 82.29 72.00 72.00 72.00 72.00 72.00 72.00 72.00 25.60
[12/14 20:26:32    104s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:26:32    104s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:26:32    104s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:26:32    104s] (I)       --------------------------------------------------------
[12/14 20:26:32    104s] 
[12/14 20:26:32    104s] [NR-eGR] ============ Routing rule table ============
[12/14 20:26:32    104s] [NR-eGR] Rule id 0. Nets 20399 
[12/14 20:26:32    104s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:26:32    104s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:26:32    104s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:26:32    104s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:26:32    104s] [NR-eGR] ========================================
[12/14 20:26:32    104s] [NR-eGR] 
[12/14 20:26:32    104s] (I)       After initializing earlyGlobalRoute syMemory usage = 1795.1 MB
[12/14 20:26:32    104s] (I)       Loading and dumping file time : 0.08 seconds
[12/14 20:26:32    104s] (I)       ============= Initialization =============
[12/14 20:26:32    104s] (I)       numLocalWires=63498  numGlobalNetBranches=18183  numLocalNetBranches=13644
[12/14 20:26:32    104s] (I)       totalPins=72738  totalGlobalPin=30332 (41.70%)
[12/14 20:26:32    104s] (I)       total 2D Cap : 461215 = (229738 H, 231477 V)
[12/14 20:26:32    104s] (I)       ============  Phase 1a Route ============
[12/14 20:26:32    104s] (I)       Phase 1a runs 0.00 seconds
[12/14 20:26:32    104s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/14 20:26:32    104s] (I)       Usage: 27164 = (13254 H, 13910 V) = (5.77% H, 6.01% V) = (3.054e+05um H, 3.205e+05um V)
[12/14 20:26:32    104s] (I)       
[12/14 20:26:32    104s] (I)       ============  Phase 1b Route ============
[12/14 20:26:32    104s] (I)       Usage: 27164 = (13254 H, 13910 V) = (5.77% H, 6.01% V) = (3.054e+05um H, 3.205e+05um V)
[12/14 20:26:32    104s] (I)       
[12/14 20:26:32    104s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/14 20:26:32    104s] 
[12/14 20:26:32    104s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/14 20:26:32    104s] Finished Early Global Route rough congestion estimation: mem = 1795.1M
[12/14 20:26:32    104s] earlyGlobalRoute rough estimation gcell size 8 row height
[12/14 20:26:32    104s] Congestion driven padding in post-place stage.
[12/14 20:26:32    104s] Congestion driven padding increases utilization from 0.738 to 0.738
[12/14 20:26:32    104s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1795.1M
[12/14 20:26:32    104s] Global placement CDP skipped at cutLevel 9.
[12/14 20:26:32    104s] Iteration  9: Total net bbox = 5.236e+05 (2.61e+05 2.62e+05)
[12/14 20:26:32    104s]               Est.  stn bbox = 7.011e+05 (3.49e+05 3.52e+05)
[12/14 20:26:32    104s]               cpu = 0:00:08.4 real = 0:00:04.0 mem = 1795.1M
[12/14 20:26:32    104s] Iteration 10: Total net bbox = 5.236e+05 (2.61e+05 2.62e+05)
[12/14 20:26:32    104s]               Est.  stn bbox = 7.011e+05 (3.49e+05 3.52e+05)
[12/14 20:26:32    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1795.1M
[12/14 20:26:34    110s] Starting Early Global Route rough congestion estimation: mem = 1795.1M
[12/14 20:26:34    110s] (I)       Reading DB...
[12/14 20:26:34    110s] (I)       before initializing RouteDB syMemory usage = 1795.1 MB
[12/14 20:26:34    110s] (I)       congestionReportName   : 
[12/14 20:26:34    110s] (I)       layerRangeFor2DCongestion : 
[12/14 20:26:34    110s] (I)       buildTerm2TermWires    : 1
[12/14 20:26:34    110s] (I)       doTrackAssignment      : 1
[12/14 20:26:34    110s] (I)       dumpBookshelfFiles     : 0
[12/14 20:26:34    110s] (I)       numThreads             : 4
[12/14 20:26:34    110s] (I)       bufferingAwareRouting  : false
[12/14 20:26:34    110s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:26:34    110s] (I)       honorPin               : false
[12/14 20:26:34    110s] (I)       honorPinGuide          : true
[12/14 20:26:34    110s] (I)       honorPartition         : false
[12/14 20:26:34    110s] (I)       allowPartitionCrossover: false
[12/14 20:26:34    110s] (I)       honorSingleEntry       : true
[12/14 20:26:34    110s] (I)       honorSingleEntryStrong : true
[12/14 20:26:34    110s] (I)       handleViaSpacingRule   : false
[12/14 20:26:34    110s] (I)       handleEolSpacingRule   : false
[12/14 20:26:34    110s] (I)       PDConstraint           : none
[12/14 20:26:34    110s] (I)       expBetterNDRHandling   : false
[12/14 20:26:34    110s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:26:34    110s] (I)       routingEffortLevel     : 3
[12/14 20:26:34    110s] (I)       effortLevel            : standard
[12/14 20:26:34    110s] [NR-eGR] minRouteLayer          : 2
[12/14 20:26:34    110s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:26:34    110s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:26:34    110s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:26:34    110s] (I)       numRowsPerGCell        : 4
[12/14 20:26:34    110s] (I)       speedUpLargeDesign     : 0
[12/14 20:26:34    110s] (I)       multiThreadingTA       : 1
[12/14 20:26:34    110s] (I)       blkAwareLayerSwitching : 1
[12/14 20:26:34    110s] (I)       optimizationMode       : false
[12/14 20:26:34    110s] (I)       routeSecondPG          : false
[12/14 20:26:34    110s] (I)       scenicRatioForLayerRelax: 0.00
[12/14 20:26:34    110s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:26:34    110s] (I)       punchThroughDistance   : 500.00
[12/14 20:26:34    110s] (I)       scenicBound            : 1.15
[12/14 20:26:34    110s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:26:34    110s] (I)       source-to-sink ratio   : 0.00
[12/14 20:26:34    110s] (I)       targetCongestionRatioH : 1.00
[12/14 20:26:34    110s] (I)       targetCongestionRatioV : 1.00
[12/14 20:26:34    110s] (I)       layerCongestionRatio   : 0.70
[12/14 20:26:34    110s] (I)       m1CongestionRatio      : 0.10
[12/14 20:26:34    110s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:26:34    110s] (I)       localRouteEffort       : 1.00
[12/14 20:26:34    110s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:26:34    110s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:26:34    110s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:26:34    110s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:26:34    110s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:26:34    110s] (I)       routeVias              : 
[12/14 20:26:34    110s] (I)       readTROption           : true
[12/14 20:26:34    110s] (I)       extraSpacingFactor     : 1.00
[12/14 20:26:34    110s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:26:34    110s] (I)       routeSelectedNetsOnly  : false
[12/14 20:26:34    110s] (I)       clkNetUseMaxDemand     : false
[12/14 20:26:34    110s] (I)       extraDemandForClocks   : 0
[12/14 20:26:34    110s] (I)       steinerRemoveLayers    : false
[12/14 20:26:34    110s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:26:34    110s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:26:34    110s] (I)       similarTopologyRoutingFast : false
[12/14 20:26:34    110s] (I)       spanningTreeRefinement : false
[12/14 20:26:34    110s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:26:34    110s] (I)       starting read tracks
[12/14 20:26:34    110s] (I)       build grid graph
[12/14 20:26:34    110s] (I)       build grid graph start
[12/14 20:26:34    110s] [NR-eGR] Layer1 has no routable track
[12/14 20:26:34    110s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:26:34    110s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:26:34    110s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:26:34    110s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:26:34    110s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:26:34    110s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:26:34    110s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:26:34    110s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:26:34    110s] (I)       build grid graph end
[12/14 20:26:34    110s] (I)       numViaLayers=9
[12/14 20:26:34    110s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:26:34    110s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:26:34    110s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:26:34    110s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:26:34    110s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:26:34    110s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:26:34    110s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:26:34    110s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:26:34    110s] (I)       end build via table
[12/14 20:26:35    110s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:26:35    110s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/14 20:26:35    110s] (I)       readDataFromPlaceDB
[12/14 20:26:35    110s] (I)       Read net information..
[12/14 20:26:35    110s] [NR-eGR] Read numTotalNets=20399  numIgnoredNets=0
[12/14 20:26:35    110s] (I)       Read testcase time = 0.010 seconds
[12/14 20:26:35    110s] 
[12/14 20:26:35    110s] (I)       read default dcut vias
[12/14 20:26:35    110s] (I)       Reading via VIA12A for layer: 0 
[12/14 20:26:35    110s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:26:35    110s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:26:35    110s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:26:35    110s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:26:35    110s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:26:35    110s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:26:35    110s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:26:35    110s] (I)       build grid graph start
[12/14 20:26:35    110s] (I)       build grid graph end
[12/14 20:26:35    110s] (I)       Model blockage into capacity
[12/14 20:26:35    110s] (I)       Read numBlocks=111595  numPreroutedWires=0  numCapScreens=0
[12/14 20:26:35    110s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:26:35    110s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:26:35    110s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:26:35    110s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:26:35    110s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:26:35    110s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:26:35    110s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:26:35    110s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:26:35    110s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:26:35    110s] (I)       Modeling time = 0.010 seconds
[12/14 20:26:35    110s] 
[12/14 20:26:35    110s] (I)       Number of ignored nets = 0
[12/14 20:26:35    110s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/14 20:26:35    110s] (I)       Number of clock nets = 1.  Ignored: No
[12/14 20:26:35    110s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:26:35    110s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:26:35    110s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:26:35    110s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:26:35    110s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:26:35    110s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:26:35    110s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:26:35    110s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/14 20:26:35    110s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1795.1 MB
[12/14 20:26:35    110s] (I)       Ndr track 0 does not exist
[12/14 20:26:35    110s] (I)       Layer1  viaCost=200.00
[12/14 20:26:35    110s] (I)       Layer2  viaCost=200.00
[12/14 20:26:35    110s] (I)       Layer3  viaCost=200.00
[12/14 20:26:35    110s] (I)       Layer4  viaCost=200.00
[12/14 20:26:35    110s] (I)       Layer5  viaCost=200.00
[12/14 20:26:35    110s] (I)       Layer6  viaCost=200.00
[12/14 20:26:35    110s] (I)       Layer7  viaCost=200.00
[12/14 20:26:35    110s] (I)       Layer8  viaCost=300.00
[12/14 20:26:35    110s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:26:35    110s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:26:35    110s] (I)       core area           :  (14080, 14080) - (685760, 685760)
[12/14 20:26:35    110s] (I)       Site Width          :   320  (dbu)
[12/14 20:26:35    110s] (I)       Row Height          :  2880  (dbu)
[12/14 20:26:35    110s] (I)       GCell Width         : 11520  (dbu)
[12/14 20:26:35    110s] (I)       GCell Height        : 11520  (dbu)
[12/14 20:26:35    110s] (I)       grid                :    61    61     9
[12/14 20:26:35    110s] (I)       vertical capacity   :     0 11520     0 11520     0 11520     0 11520     0
[12/14 20:26:35    110s] (I)       horizontal capacity :     0     0 11520     0 11520     0 11520     0 11520
[12/14 20:26:35    110s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:26:35    110s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:26:35    110s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:26:35    110s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:26:35    110s] (I)       Num tracks per GCell: 41.14 36.00 36.00 36.00 36.00 36.00 36.00 36.00 12.80
[12/14 20:26:35    110s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:26:35    110s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:26:35    110s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:26:35    110s] (I)       --------------------------------------------------------
[12/14 20:26:35    110s] 
[12/14 20:26:35    110s] [NR-eGR] ============ Routing rule table ============
[12/14 20:26:35    110s] [NR-eGR] Rule id 0. Nets 20399 
[12/14 20:26:35    110s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:26:35    110s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:26:35    110s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:26:35    110s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:26:35    110s] [NR-eGR] ========================================
[12/14 20:26:35    110s] [NR-eGR] 
[12/14 20:26:35    110s] (I)       After initializing earlyGlobalRoute syMemory usage = 1795.1 MB
[12/14 20:26:35    110s] (I)       Loading and dumping file time : 0.08 seconds
[12/14 20:26:35    110s] (I)       ============= Initialization =============
[12/14 20:26:35    110s] (I)       numLocalWires=41883  numGlobalNetBranches=12826  numLocalNetBranches=8195
[12/14 20:26:35    110s] (I)       totalPins=72738  totalGlobalPin=44882 (61.70%)
[12/14 20:26:35    110s] (I)       total 2D Cap : 901827 = (449250 H, 452577 V)
[12/14 20:26:35    110s] (I)       ============  Phase 1a Route ============
[12/14 20:26:35    110s] (I)       Phase 1a runs 0.01 seconds
[12/14 20:26:35    110s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/14 20:26:35    110s] (I)       Usage: 55328 = (27684 H, 27644 V) = (6.16% H, 6.11% V) = (3.189e+05um H, 3.185e+05um V)
[12/14 20:26:35    110s] (I)       
[12/14 20:26:35    110s] (I)       ============  Phase 1b Route ============
[12/14 20:26:35    110s] (I)       Usage: 55328 = (27684 H, 27644 V) = (6.16% H, 6.11% V) = (3.189e+05um H, 3.185e+05um V)
[12/14 20:26:35    110s] (I)       
[12/14 20:26:35    110s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/14 20:26:35    110s] 
[12/14 20:26:35    110s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/14 20:26:35    110s] Finished Early Global Route rough congestion estimation: mem = 1795.1M
[12/14 20:26:35    110s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/14 20:26:35    110s] Congestion driven padding in post-place stage.
[12/14 20:26:35    110s] Congestion driven padding increases utilization from 0.738 to 0.738
[12/14 20:26:35    110s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1795.1M
[12/14 20:26:35    111s] Global placement CDP skipped at cutLevel 11.
[12/14 20:26:35    111s] Iteration 11: Total net bbox = 5.316e+05 (2.67e+05 2.65e+05)
[12/14 20:26:35    111s]               Est.  stn bbox = 7.097e+05 (3.55e+05 3.55e+05)
[12/14 20:26:35    111s]               cpu = 0:00:06.6 real = 0:00:03.0 mem = 1795.1M
[12/14 20:26:35    111s] Iteration 12: Total net bbox = 5.316e+05 (2.67e+05 2.65e+05)
[12/14 20:26:35    111s]               Est.  stn bbox = 7.097e+05 (3.55e+05 3.55e+05)
[12/14 20:26:35    111s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1795.1M
[12/14 20:26:45    138s] Iteration 13: Total net bbox = 5.365e+05 (2.65e+05 2.72e+05)
[12/14 20:26:45    138s]               Est.  stn bbox = 7.042e+05 (3.47e+05 3.58e+05)
[12/14 20:26:45    138s]               cpu = 0:00:27.1 real = 0:00:10.0 mem = 1795.1M
[12/14 20:26:45    138s] [adp] clock
[12/14 20:26:45    138s] [adp] weight, nr nets, wire length
[12/14 20:26:45    138s] [adp]      0        1  1318.308000
[12/14 20:26:45    138s] [adp] data
[12/14 20:26:45    138s] [adp] weight, nr nets, wire length
[12/14 20:26:45    138s] [adp]      0    20398  535231.626000
[12/14 20:26:45    138s] [adp] 0.000000|0.000000|0.000000
[12/14 20:26:45    138s] Iteration 14: Total net bbox = 5.365e+05 (2.65e+05 2.72e+05)
[12/14 20:26:45    138s]               Est.  stn bbox = 7.042e+05 (3.47e+05 3.58e+05)
[12/14 20:26:45    138s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1795.1M
[12/14 20:26:45    138s] Finished Global Placement (cpu=0:01:19, real=0:00:34.0, mem=1795.1M)
[12/14 20:26:45    138s] Placement multithread real runtime: 0:00:34.0 with 4 threads.
[12/14 20:26:46    138s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[12/14 20:26:46    138s] Solver runtime cpu: 0:00:53.1 real: 0:00:18.5
[12/14 20:26:46    138s] Core Placement runtime cpu: 0:01:19 real: 0:00:33.0
[12/14 20:26:46    138s] OPERPROF: Starting DPlace-Init at level 1, MEM:1696.4M
[12/14 20:26:46    138s] #spOpts: mergeVia=F 
[12/14 20:26:46    138s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1696.4M
[12/14 20:26:46    138s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1696.4M
[12/14 20:26:46    138s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1696.4M
[12/14 20:26:46    138s] Core basic site is unit
[12/14 20:26:46    138s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:26:46    138s] Mark StBox On SiteArr starts
[12/14 20:26:46    139s] Mark StBox On SiteArr ends
[12/14 20:26:46    139s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.190, REAL:0.067, MEM:1696.3M
[12/14 20:26:46    139s] OPERPROF:       Starting CMU at level 4, MEM:1696.3M
[12/14 20:26:46    139s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:1696.3M
[12/14 20:26:46    139s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.210, REAL:0.083, MEM:1696.3M
[12/14 20:26:46    139s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.210, REAL:0.083, MEM:1696.3M
[12/14 20:26:46    139s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1696.3MB).
[12/14 20:26:46    139s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.108, MEM:1696.3M
[12/14 20:26:46    139s] OPERPROF: Starting RefinePlace at level 1, MEM:1696.3M
[12/14 20:26:46    139s] *** Starting refinePlace (0:02:19 mem=1696.3M) ***
[12/14 20:26:46    139s] Total net bbox length = 5.365e+05 (2.647e+05 2.718e+05) (ext = 8.800e+03)
[12/14 20:26:46    139s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[12/14 20:26:46    139s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:26:46    139s] Starting refinePlace ...
[12/14 20:26:46    139s] powerDomain PD_CORE: bins with density >  0.75 = 7.29 % ( 42 / 576 )
[12/14 20:26:46    139s] Density distribution unevenness ratio = 15.321%
[12/14 20:26:46    139s]   Spread Effort: high, standalone mode, useDDP on.
[12/14 20:26:46    139s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1696.3MB) @(0:02:19 - 0:02:20).
[12/14 20:26:46    139s] Move report: preRPlace moves 18097 insts, mean move: 0.88 um, max move: 7.67 um
[12/14 20:26:46    139s] 	Max move on inst (U11264): (384.03, 202.90) --> (390.08, 201.28)
[12/14 20:26:46    139s] 	Length: 32 sites, height: 1 rows, site name: unit, cell type: FADDX1
[12/14 20:26:46    139s] wireLenOptFixPriorityInst 0 inst fixed
[12/14 20:26:46    139s] tweakage running in 4 threads.
[12/14 20:26:46    139s] Placement tweakage begins.
[12/14 20:26:46    139s] wire length = 6.741e+05
[12/14 20:26:48    142s] wire length = 6.726e+05
[12/14 20:26:48    142s] Placement tweakage ends.
[12/14 20:26:48    142s] Move report: tweak moves 2748 insts, mean move: 6.27 um, max move: 28.80 um
[12/14 20:26:48    142s] 	Max move on inst (U16413): (480.64, 270.40) --> (451.84, 270.40)
[12/14 20:26:48    142s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.5, real=0:00:02.0, mem=1696.3MB) @(0:02:20 - 0:02:22).
[12/14 20:26:48    142s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:26:48    142s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1696.3MB) @(0:02:22 - 0:02:22).
[12/14 20:26:48    142s] Move report: Detail placement moves 18097 insts, mean move: 1.71 um, max move: 29.16 um
[12/14 20:26:48    142s] 	Max move on inst (U16413): (480.75, 270.15) --> (451.84, 270.40)
[12/14 20:26:48    142s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 1696.3MB
[12/14 20:26:48    142s] Statistics of distance of Instance movement in refine placement:
[12/14 20:26:48    142s]   maximum (X+Y) =        29.16 um
[12/14 20:26:48    142s]   inst (U16413) with max move: (480.745, 270.149) -> (451.84, 270.4)
[12/14 20:26:48    142s]   mean    (X+Y) =         1.71 um
[12/14 20:26:48    142s] Summary Report:
[12/14 20:26:48    142s] Instances move: 18097 (out of 18097 movable)
[12/14 20:26:48    142s] Instances flipped: 0
[12/14 20:26:48    142s] Mean displacement: 1.71 um
[12/14 20:26:48    142s] Max displacement: 29.16 um (Instance: U16413) (480.745, 270.149) -> (451.84, 270.4)
[12/14 20:26:48    142s] 	Length: 6 sites, height: 1 rows, site name: unit, cell type: INVX0
[12/14 20:26:48    142s] Total instances moved : 18097
[12/14 20:26:48    142s] Total net bbox length = 5.382e+05 (2.639e+05 2.743e+05) (ext = 8.687e+03)
[12/14 20:26:48    142s] Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 1696.3MB
[12/14 20:26:48    142s] [CPU] RefinePlace/total (cpu=0:00:03.1, real=0:00:02.0, mem=1696.3MB) @(0:02:19 - 0:02:22).
[12/14 20:26:48    142s] *** Finished refinePlace (0:02:22 mem=1696.3M) ***
[12/14 20:26:48    142s] OPERPROF: Finished RefinePlace at level 1, CPU:3.150, REAL:2.056, MEM:1696.3M
[12/14 20:26:48    142s] *** Finished Initial Placement (cpu=0:01:30, real=0:00:39.0, mem=1696.4M) ***
[12/14 20:26:48    142s] #spOpts: mergeVia=F 
[12/14 20:26:48    142s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1696.4M
[12/14 20:26:48    142s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1696.4M
[12/14 20:26:48    142s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1696.4M
[12/14 20:26:48    142s] Core basic site is unit
[12/14 20:26:48    142s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:26:48    142s] Mark StBox On SiteArr starts
[12/14 20:26:48    142s] Mark StBox On SiteArr ends
[12/14 20:26:48    142s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.180, REAL:0.063, MEM:1696.3M
[12/14 20:26:48    142s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.200, REAL:0.075, MEM:1696.3M
[12/14 20:26:48    142s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.200, REAL:0.075, MEM:1696.3M
[12/14 20:26:48    142s] powerDomain PD_CORE: bins with density >  0.75 = 6.94 % ( 40 / 576 )
[12/14 20:26:48    142s] Density distribution unevenness ratio = 14.843%
[12/14 20:26:48    142s] Starting congestion repair ...
[12/14 20:26:48    142s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/14 20:26:48    142s] Starting Early Global Route congestion estimation: mem = 1696.4M
[12/14 20:26:48    142s] (I)       Reading DB...
[12/14 20:26:48    142s] (I)       before initializing RouteDB syMemory usage = 1696.4 MB
[12/14 20:26:48    142s] (I)       congestionReportName   : 
[12/14 20:26:48    142s] (I)       layerRangeFor2DCongestion : 
[12/14 20:26:48    142s] (I)       buildTerm2TermWires    : 1
[12/14 20:26:48    142s] (I)       doTrackAssignment      : 1
[12/14 20:26:48    142s] (I)       dumpBookshelfFiles     : 0
[12/14 20:26:48    142s] (I)       numThreads             : 4
[12/14 20:26:48    142s] (I)       bufferingAwareRouting  : false
[12/14 20:26:48    142s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:26:48    142s] (I)       honorPin               : false
[12/14 20:26:48    142s] (I)       honorPinGuide          : true
[12/14 20:26:48    142s] (I)       honorPartition         : false
[12/14 20:26:48    142s] (I)       allowPartitionCrossover: false
[12/14 20:26:48    142s] (I)       honorSingleEntry       : true
[12/14 20:26:48    142s] (I)       honorSingleEntryStrong : true
[12/14 20:26:48    142s] (I)       handleViaSpacingRule   : false
[12/14 20:26:48    142s] (I)       handleEolSpacingRule   : false
[12/14 20:26:48    142s] (I)       PDConstraint           : none
[12/14 20:26:48    142s] (I)       expBetterNDRHandling   : false
[12/14 20:26:48    142s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:26:48    142s] (I)       routingEffortLevel     : 3
[12/14 20:26:48    142s] (I)       effortLevel            : standard
[12/14 20:26:48    142s] [NR-eGR] minRouteLayer          : 2
[12/14 20:26:48    142s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:26:48    142s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:26:48    142s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:26:48    142s] (I)       numRowsPerGCell        : 1
[12/14 20:26:48    142s] (I)       speedUpLargeDesign     : 0
[12/14 20:26:48    142s] (I)       multiThreadingTA       : 1
[12/14 20:26:48    142s] (I)       blkAwareLayerSwitching : 1
[12/14 20:26:48    142s] (I)       optimizationMode       : false
[12/14 20:26:48    142s] (I)       routeSecondPG          : false
[12/14 20:26:48    142s] (I)       scenicRatioForLayerRelax: 0.00
[12/14 20:26:48    142s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:26:48    142s] (I)       punchThroughDistance   : 500.00
[12/14 20:26:48    142s] (I)       scenicBound            : 1.15
[12/14 20:26:48    142s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:26:48    142s] (I)       source-to-sink ratio   : 0.00
[12/14 20:26:48    142s] (I)       targetCongestionRatioH : 1.00
[12/14 20:26:48    142s] (I)       targetCongestionRatioV : 1.00
[12/14 20:26:48    142s] (I)       layerCongestionRatio   : 0.70
[12/14 20:26:48    142s] (I)       m1CongestionRatio      : 0.10
[12/14 20:26:48    142s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:26:48    142s] (I)       localRouteEffort       : 1.00
[12/14 20:26:48    142s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:26:48    142s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:26:48    142s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:26:48    142s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:26:48    142s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:26:48    142s] (I)       routeVias              : 
[12/14 20:26:48    142s] (I)       readTROption           : true
[12/14 20:26:48    142s] (I)       extraSpacingFactor     : 1.00
[12/14 20:26:48    142s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:26:48    142s] (I)       routeSelectedNetsOnly  : false
[12/14 20:26:48    142s] (I)       clkNetUseMaxDemand     : false
[12/14 20:26:48    142s] (I)       extraDemandForClocks   : 0
[12/14 20:26:48    142s] (I)       steinerRemoveLayers    : false
[12/14 20:26:48    142s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:26:48    142s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:26:48    142s] (I)       similarTopologyRoutingFast : false
[12/14 20:26:48    142s] (I)       spanningTreeRefinement : false
[12/14 20:26:48    142s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:26:48    142s] (I)       starting read tracks
[12/14 20:26:48    142s] (I)       build grid graph
[12/14 20:26:48    142s] (I)       build grid graph start
[12/14 20:26:48    142s] [NR-eGR] Layer1 has no routable track
[12/14 20:26:48    142s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:26:48    142s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:26:48    142s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:26:48    142s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:26:48    142s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:26:48    142s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:26:48    142s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:26:48    142s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:26:48    142s] (I)       build grid graph end
[12/14 20:26:48    142s] (I)       numViaLayers=9
[12/14 20:26:48    142s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:26:48    142s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:26:48    142s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:26:48    142s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:26:48    142s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:26:48    142s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:26:48    142s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:26:48    142s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:26:48    142s] (I)       end build via table
[12/14 20:26:48    142s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:26:48    142s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/14 20:26:48    142s] (I)       readDataFromPlaceDB
[12/14 20:26:48    142s] (I)       Read net information..
[12/14 20:26:48    142s] [NR-eGR] Read numTotalNets=20399  numIgnoredNets=0
[12/14 20:26:48    142s] (I)       Read testcase time = 0.010 seconds
[12/14 20:26:48    142s] 
[12/14 20:26:48    142s] (I)       read default dcut vias
[12/14 20:26:48    142s] (I)       Reading via VIA12A for layer: 0 
[12/14 20:26:48    142s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:26:48    142s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:26:48    142s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:26:48    142s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:26:48    142s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:26:48    142s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:26:48    142s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:26:48    142s] (I)       build grid graph start
[12/14 20:26:48    142s] (I)       build grid graph end
[12/14 20:26:48    142s] (I)       Model blockage into capacity
[12/14 20:26:48    142s] (I)       Read numBlocks=111595  numPreroutedWires=0  numCapScreens=0
[12/14 20:26:48    142s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:26:48    142s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:26:48    142s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:26:48    142s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:26:48    142s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:26:48    142s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:26:48    142s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:26:48    142s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:26:48    142s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:26:48    142s] (I)       Modeling time = 0.030 seconds
[12/14 20:26:48    142s] 
[12/14 20:26:48    142s] (I)       Number of ignored nets = 0
[12/14 20:26:48    142s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/14 20:26:48    142s] (I)       Number of clock nets = 1.  Ignored: No
[12/14 20:26:48    142s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:26:48    142s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:26:48    142s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:26:48    142s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:26:48    142s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:26:48    142s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:26:48    142s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:26:48    142s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/14 20:26:48    142s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1696.4 MB
[12/14 20:26:48    142s] (I)       Ndr track 0 does not exist
[12/14 20:26:48    142s] (I)       Layer1  viaCost=200.00
[12/14 20:26:48    142s] (I)       Layer2  viaCost=200.00
[12/14 20:26:48    142s] (I)       Layer3  viaCost=200.00
[12/14 20:26:48    142s] (I)       Layer4  viaCost=200.00
[12/14 20:26:48    142s] (I)       Layer5  viaCost=200.00
[12/14 20:26:48    142s] (I)       Layer6  viaCost=200.00
[12/14 20:26:48    142s] (I)       Layer7  viaCost=200.00
[12/14 20:26:48    142s] (I)       Layer8  viaCost=300.00
[12/14 20:26:48    142s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:26:48    142s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:26:48    142s] (I)       core area           :  (14080, 14080) - (685760, 685760)
[12/14 20:26:48    142s] (I)       Site Width          :   320  (dbu)
[12/14 20:26:48    142s] (I)       Row Height          :  2880  (dbu)
[12/14 20:26:48    142s] (I)       GCell Width         :  2880  (dbu)
[12/14 20:26:48    142s] (I)       GCell Height        :  2880  (dbu)
[12/14 20:26:48    142s] (I)       grid                :   243   243     9
[12/14 20:26:48    142s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/14 20:26:48    142s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/14 20:26:48    142s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:26:48    142s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:26:48    142s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:26:48    142s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:26:48    142s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/14 20:26:48    142s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:26:48    142s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:26:48    142s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:26:48    142s] (I)       --------------------------------------------------------
[12/14 20:26:48    142s] 
[12/14 20:26:48    142s] [NR-eGR] ============ Routing rule table ============
[12/14 20:26:48    142s] [NR-eGR] Rule id 0. Nets 20399 
[12/14 20:26:48    142s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:26:48    142s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:26:48    142s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:26:48    142s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:26:48    142s] [NR-eGR] ========================================
[12/14 20:26:48    142s] [NR-eGR] 
[12/14 20:26:48    142s] (I)       After initializing earlyGlobalRoute syMemory usage = 1696.4 MB
[12/14 20:26:48    142s] (I)       Loading and dumping file time : 0.11 seconds
[12/14 20:26:48    142s] (I)       ============= Initialization =============
[12/14 20:26:48    142s] (I)       totalPins=72738  totalGlobalPin=72341 (99.45%)
[12/14 20:26:48    142s] (I)       total 2D Cap : 3528061 = (1808304 H, 1719757 V)
[12/14 20:26:48    142s] [NR-eGR] Layer group 1: route 20399 net(s) in layer range [2, 9]
[12/14 20:26:48    142s] (I)       ============  Phase 1a Route ============
[12/14 20:26:48    142s] (I)       Phase 1a runs 0.04 seconds
[12/14 20:26:48    142s] (I)       Usage: 225451 = (110643 H, 114808 V) = (6.12% H, 6.68% V) = (3.187e+05um H, 3.306e+05um V)
[12/14 20:26:48    142s] (I)       
[12/14 20:26:48    142s] (I)       ============  Phase 1b Route ============
[12/14 20:26:48    142s] (I)       Usage: 225451 = (110643 H, 114808 V) = (6.12% H, 6.68% V) = (3.187e+05um H, 3.306e+05um V)
[12/14 20:26:48    142s] (I)       
[12/14 20:26:48    142s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 7.11% V. EstWL: 6.492989e+05um
[12/14 20:26:48    142s] (I)       ============  Phase 1c Route ============
[12/14 20:26:48    142s] (I)       Usage: 225451 = (110643 H, 114808 V) = (6.12% H, 6.68% V) = (3.187e+05um H, 3.306e+05um V)
[12/14 20:26:48    142s] (I)       
[12/14 20:26:48    142s] (I)       ============  Phase 1d Route ============
[12/14 20:26:48    142s] (I)       Usage: 225451 = (110643 H, 114808 V) = (6.12% H, 6.68% V) = (3.187e+05um H, 3.306e+05um V)
[12/14 20:26:48    142s] (I)       
[12/14 20:26:48    142s] (I)       ============  Phase 1e Route ============
[12/14 20:26:48    142s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:26:48    142s] (I)       Usage: 225451 = (110643 H, 114808 V) = (6.12% H, 6.68% V) = (3.187e+05um H, 3.306e+05um V)
[12/14 20:26:48    142s] (I)       
[12/14 20:26:48    142s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 7.11% V. EstWL: 6.492989e+05um
[12/14 20:26:48    142s] [NR-eGR] 
[12/14 20:26:48    142s] (I)       ============  Phase 1l Route ============
[12/14 20:26:48    142s] (I)       Phase 1l runs 0.06 seconds
[12/14 20:26:48    142s] (I)       
[12/14 20:26:48    142s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/14 20:26:48    142s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[12/14 20:26:48    142s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[12/14 20:26:48    142s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)         (13-13)    OverCon 
[12/14 20:26:48    142s] [NR-eGR] ---------------------------------------------------------------------------------
[12/14 20:26:48    142s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:26:48    142s] [NR-eGR] Layer2    6033(10.37%)    1067( 1.83%)      56( 0.10%)       1( 0.00%)   (12.30%) 
[12/14 20:26:48    142s] [NR-eGR] Layer3       1( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:26:48    142s] [NR-eGR] Layer4     434( 0.75%)      13( 0.02%)       1( 0.00%)       0( 0.00%)   ( 0.77%) 
[12/14 20:26:48    142s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:26:48    142s] [NR-eGR] Layer6      25( 0.04%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.04%) 
[12/14 20:26:48    142s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:26:48    142s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:26:48    142s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:26:48    142s] [NR-eGR] ---------------------------------------------------------------------------------
[12/14 20:26:48    142s] [NR-eGR] Total     6493( 1.44%)    1080( 0.24%)      57( 0.01%)       1( 0.00%)   ( 1.69%) 
[12/14 20:26:48    142s] [NR-eGR] 
[12/14 20:26:48    142s] (I)       Total Global Routing Runtime: 0.16 seconds
[12/14 20:26:48    142s] (I)       total 2D Cap : 3589818 = (1835800 H, 1754018 V)
[12/14 20:26:48    142s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.53% V
[12/14 20:26:48    142s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.95% V
[12/14 20:26:48    142s] Early Global Route congestion estimation runtime: 0.29 seconds, mem = 1696.4M
[12/14 20:26:48    142s] [hotspot] +------------+---------------+---------------+
[12/14 20:26:48    142s] [hotspot] |            |   max hotspot | total hotspot |
[12/14 20:26:48    142s] [hotspot] +------------+---------------+---------------+
[12/14 20:26:48    142s] [hotspot] | normalized |         12.44 |         22.22 |
[12/14 20:26:48    142s] [hotspot] +------------+---------------+---------------+
[12/14 20:26:48    142s] Local HotSpot Analysis: normalized max congestion hotspot area = 12.44, normalized total congestion hotspot area = 22.22 (area is in unit of 4 std-cell row bins)
[12/14 20:26:48    142s] [hotspot] max/total 12.44/22.22, big hotspot (>10) total 8.89
[12/14 20:26:48    142s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/14 20:26:48    142s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:26:48    142s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/14 20:26:48    142s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:26:48    142s] [hotspot] |  1  |   348.16   117.76   394.24   198.40 |       12.44   |
[12/14 20:26:48    142s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:26:48    142s] [hotspot] |  2  |   267.52   302.08   302.08   359.68 |        4.00   |
[12/14 20:26:48    142s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:26:48    142s] [hotspot] |  3  |   497.92   382.72   532.48   417.28 |        1.33   |
[12/14 20:26:48    142s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:26:48    142s] [hotspot] |  4  |   348.16    71.68   382.72   106.24 |        0.44   |
[12/14 20:26:48    142s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:26:48    142s] [hotspot] |  5  |   244.48   106.24   267.52   129.28 |        0.44   |
[12/14 20:26:48    142s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:26:48    142s] Top 5 hotspots total area: 18.67
[12/14 20:26:48    142s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1696.3M
[12/14 20:26:48    142s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1696.3M
[12/14 20:26:48    142s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1696.3M
[12/14 20:26:48    142s] Core basic site is unit
[12/14 20:26:48    142s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:26:48    142s] Mark StBox On SiteArr starts
[12/14 20:26:48    143s] Mark StBox On SiteArr ends
[12/14 20:26:48    143s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.250, REAL:0.077, MEM:1696.3M
[12/14 20:26:48    143s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1696.3M
[12/14 20:26:48    143s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.020, REAL:0.022, MEM:1696.3M
[12/14 20:26:48    143s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.280, REAL:0.112, MEM:1696.3M
[12/14 20:26:48    143s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.280, REAL:0.112, MEM:1696.3M
[12/14 20:26:48    143s] Apply auto density screen in post-place stage.
[12/14 20:26:48    143s] Auto density screen increases utilization from 0.517 to 0.517
[12/14 20:26:48    143s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1696.3M
[12/14 20:26:48    143s] 
[12/14 20:26:48    143s] Persistent padding is off here.
[12/14 20:26:48    143s] Congestion driven padding in post-place stage.
[12/14 20:26:49    143s] Congestion driven padding increases utilization from 0.718 to 0.719
[12/14 20:26:49    143s] Congestion driven padding runtime: cpu = 0:00:00.7 real = 0:00:01.0 mem = 1696.3M
[12/14 20:26:49    143s] [adp] 0:1:1:1
[12/14 20:26:49    143s] Start repairing congestion with area based rollback level
[12/14 20:26:49    144s] limitMaxMove -1, priorityInstMaxMove 3
[12/14 20:26:49    144s] congRepair: freely movable inst 18097, preplaced inst 0, priority inst 0, db fixed inst 0
[12/14 20:26:49    144s] Iteration  4: Skipped
[12/14 20:26:49    144s] limitMaxMove -1, priorityInstMaxMove 3
[12/14 20:26:49    144s] congRepair: freely movable inst 18097, preplaced inst 0, priority inst 0, db fixed inst 0
[12/14 20:26:50    144s] Iteration  5: Skipped
[12/14 20:26:50    144s] limitMaxMove -1, priorityInstMaxMove 3
[12/14 20:26:50    144s] congRepair: freely movable inst 18097, preplaced inst 0, priority inst 0, db fixed inst 0
[12/14 20:26:50    144s] Iteration  6: Skipped
[12/14 20:26:50    144s] limitMaxMove -1, priorityInstMaxMove 3
[12/14 20:26:50    144s] congRepair: freely movable inst 18097, preplaced inst 0, priority inst 0, db fixed inst 0
[12/14 20:26:50    144s] Iteration  7: Skipped
[12/14 20:26:50    144s] limitMaxMove -1, priorityInstMaxMove 3
[12/14 20:26:50    144s] congRepair: freely movable inst 18097, preplaced inst 0, priority inst 0, db fixed inst 0
[12/14 20:26:50    145s] area based solver selects 13.5% (2445/18097) instances.
[12/14 20:26:50    145s] area based working area 0.14. hotspot based preplaced 0 insts
[12/14 20:26:50    145s] limitMaxMove -1, priorityInstMaxMove 3
[12/14 20:26:50    145s] congRepair: freely movable inst 2445, preplaced inst 15652, priority inst 0, db fixed inst 0
[12/14 20:26:50    145s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/14 20:26:50    145s] No instances found in the vector
[12/14 20:26:50    145s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1696.4M, DRC: 0)
[12/14 20:26:50    145s] 0 (out of 0) MH cells were successfully legalized.
[12/14 20:26:51    146s] Iteration  8: Total net bbox = 9.614e+04 (5.15e+04 4.46e+04)
[12/14 20:26:51    146s]               Est.  stn bbox = 1.452e+05 (7.98e+04 6.54e+04)
[12/14 20:26:51    146s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1509.5M
[12/14 20:26:51    146s] limitMaxMove -1, priorityInstMaxMove 3
[12/14 20:26:51    146s] congRepair: freely movable inst 18097, preplaced inst 0, priority inst 0, db fixed inst 0
[12/14 20:26:51    146s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/14 20:26:51    146s] No instances found in the vector
[12/14 20:26:51    146s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1481.5M, DRC: 0)
[12/14 20:26:51    146s] 0 (out of 0) MH cells were successfully legalized.
[12/14 20:26:52    150s] Congestion driven padding in post-place stage.
[12/14 20:26:52    150s] Congestion driven padding increases utilization from 0.719 to 0.719
[12/14 20:26:52    150s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1568.5M
[12/14 20:26:52    150s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/14 20:26:52    150s] No instances found in the vector
[12/14 20:26:52    150s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1568.5M, DRC: 0)
[12/14 20:26:52    150s] 0 (out of 0) MH cells were successfully legalized.
[12/14 20:26:53    151s] Iteration  9: Total net bbox = 5.172e+05 (2.56e+05 2.61e+05)
[12/14 20:26:53    151s]               Est.  stn bbox = 6.856e+05 (3.39e+05 3.47e+05)
[12/14 20:26:53    151s]               cpu = 0:00:05.0 real = 0:00:02.0 mem = 1545.5M
[12/14 20:26:53    151s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/14 20:26:53    151s] No instances found in the vector
[12/14 20:26:53    151s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1545.5M, DRC: 0)
[12/14 20:26:53    151s] 0 (out of 0) MH cells were successfully legalized.
[12/14 20:26:54    156s] Iteration 10: Total net bbox = 5.323e+05 (2.62e+05 2.70e+05)
[12/14 20:26:54    156s]               Est.  stn bbox = 6.988e+05 (3.43e+05 3.56e+05)
[12/14 20:26:54    156s]               cpu = 0:00:05.3 real = 0:00:01.0 mem = 1546.7M
[12/14 20:26:54    156s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/14 20:26:54    156s] No instances found in the vector
[12/14 20:26:54    156s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1546.7M, DRC: 0)
[12/14 20:26:54    156s] 0 (out of 0) MH cells were successfully legalized.
[12/14 20:26:57    163s] Iteration 11: Total net bbox = 5.372e+05 (2.66e+05 2.72e+05)
[12/14 20:26:57    163s]               Est.  stn bbox = 7.033e+05 (3.47e+05 3.56e+05)
[12/14 20:26:57    163s]               cpu = 0:00:07.0 real = 0:00:03.0 mem = 1548.6M
[12/14 20:26:57    163s] CongRepair sets shifter mode to gplace
[12/14 20:26:57    163s] OPERPROF: Starting DPlace-Init at level 1, MEM:1479.3M
[12/14 20:26:57    163s] #spOpts: mergeVia=F 
[12/14 20:26:57    163s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1479.3M
[12/14 20:26:57    163s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1479.3M
[12/14 20:26:57    163s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1479.3M
[12/14 20:26:57    163s] Core basic site is unit
[12/14 20:26:57    163s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:26:57    163s] Mark StBox On SiteArr starts
[12/14 20:26:57    163s] Mark StBox On SiteArr ends
[12/14 20:26:57    163s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.190, REAL:0.066, MEM:1479.3M
[12/14 20:26:57    163s] OPERPROF:       Starting CMU at level 4, MEM:1479.3M
[12/14 20:26:57    163s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1479.3M
[12/14 20:26:57    163s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.200, REAL:0.082, MEM:1479.3M
[12/14 20:26:57    163s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.200, REAL:0.082, MEM:1479.3M
[12/14 20:26:57    163s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1479.3MB).
[12/14 20:26:57    163s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.106, MEM:1479.3M
[12/14 20:26:57    163s] OPERPROF: Starting RefinePlace at level 1, MEM:1479.3M
[12/14 20:26:57    163s] *** Starting refinePlace (0:02:44 mem=1479.3M) ***
[12/14 20:26:57    163s] Total net bbox length = 5.408e+05 (2.692e+05 2.716e+05) (ext = 8.600e+03)
[12/14 20:26:57    163s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[12/14 20:26:57    163s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:26:57    163s] Starting refinePlace ...
[12/14 20:26:57    163s] powerDomain PD_CORE: bins with density >  0.75 = 5.56 % ( 32 / 576 )
[12/14 20:26:57    163s] Density distribution unevenness ratio = 15.477%
[12/14 20:26:57    164s]   Spread Effort: high, standalone mode, useDDP on.
[12/14 20:26:57    164s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1479.3MB) @(0:02:44 - 0:02:44).
[12/14 20:26:57    164s] Move report: preRPlace moves 18097 insts, mean move: 0.84 um, max move: 6.85 um
[12/14 20:26:57    164s] 	Max move on inst (U6387): (342.57, 574.44) --> (339.84, 578.56)
[12/14 20:26:57    164s] 	Length: 32 sites, height: 1 rows, site name: unit, cell type: FADDX1
[12/14 20:26:57    164s] wireLenOptFixPriorityInst 0 inst fixed
[12/14 20:26:57    164s] tweakage running in 4 threads.
[12/14 20:26:57    164s] Placement tweakage begins.
[12/14 20:26:57    164s] wire length = 6.807e+05
[12/14 20:26:58    165s] wire length = 6.799e+05
[12/14 20:26:58    165s] Placement tweakage ends.
[12/14 20:26:58    165s] Move report: tweak moves 1474 insts, mean move: 5.85 um, max move: 37.76 um
[12/14 20:26:58    165s] 	Max move on inst (FF_FLT_IN/Q_DO_regx4x): (380.80, 682.24) --> (343.04, 682.24)
[12/14 20:26:58    165s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.6, real=0:00:01.0, mem=1479.3MB) @(0:02:44 - 0:02:46).
[12/14 20:26:58    166s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:26:58    166s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1479.3MB) @(0:02:46 - 0:02:46).
[12/14 20:26:58    166s] Move report: Detail placement moves 18097 insts, mean move: 1.29 um, max move: 38.97 um
[12/14 20:26:58    166s] 	Max move on inst (FF_FLT_IN/Q_DO_regx0x): (342.97, 681.10) --> (380.80, 682.24)
[12/14 20:26:58    166s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 1479.3MB
[12/14 20:26:58    166s] Statistics of distance of Instance movement in refine placement:
[12/14 20:26:58    166s]   maximum (X+Y) =        38.97 um
[12/14 20:26:58    166s]   inst (FF_FLT_IN/Q_DO_regx0x) with max move: (342.968, 681.102) -> (380.8, 682.24)
[12/14 20:26:58    166s]   mean    (X+Y) =         1.29 um
[12/14 20:26:58    166s] Summary Report:
[12/14 20:26:58    166s] Instances move: 18097 (out of 18097 movable)
[12/14 20:26:58    166s] Instances flipped: 0
[12/14 20:26:58    166s] Mean displacement: 1.29 um
[12/14 20:26:58    166s] Max displacement: 38.97 um (Instance: FF_FLT_IN/Q_DO_regx0x) (342.968, 681.102) -> (380.8, 682.24)
[12/14 20:26:58    166s] 	Length: 35 sites, height: 1 rows, site name: unit, cell type: DFFARX1
[12/14 20:26:58    166s] Total instances moved : 18097
[12/14 20:26:58    166s] Total net bbox length = 5.421e+05 (2.680e+05 2.740e+05) (ext = 8.580e+03)
[12/14 20:26:58    166s] Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 1479.3MB
[12/14 20:26:58    166s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:01.0, mem=1479.3MB) @(0:02:44 - 0:02:46).
[12/14 20:26:58    166s] *** Finished refinePlace (0:02:46 mem=1479.3M) ***
[12/14 20:26:58    166s] OPERPROF: Finished RefinePlace at level 1, CPU:2.240, REAL:1.194, MEM:1479.3M
[12/14 20:26:58    166s] Starting Early Global Route congestion estimation: mem = 1479.3M
[12/14 20:26:58    166s] (I)       Reading DB...
[12/14 20:26:58    166s] (I)       before initializing RouteDB syMemory usage = 1493.6 MB
[12/14 20:26:58    166s] (I)       congestionReportName   : 
[12/14 20:26:58    166s] (I)       layerRangeFor2DCongestion : 
[12/14 20:26:58    166s] (I)       buildTerm2TermWires    : 1
[12/14 20:26:58    166s] (I)       doTrackAssignment      : 1
[12/14 20:26:58    166s] (I)       dumpBookshelfFiles     : 0
[12/14 20:26:58    166s] (I)       numThreads             : 4
[12/14 20:26:58    166s] (I)       bufferingAwareRouting  : false
[12/14 20:26:58    166s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:26:58    166s] (I)       honorPin               : false
[12/14 20:26:58    166s] (I)       honorPinGuide          : true
[12/14 20:26:58    166s] (I)       honorPartition         : false
[12/14 20:26:58    166s] (I)       allowPartitionCrossover: false
[12/14 20:26:58    166s] (I)       honorSingleEntry       : true
[12/14 20:26:58    166s] (I)       honorSingleEntryStrong : true
[12/14 20:26:58    166s] (I)       handleViaSpacingRule   : false
[12/14 20:26:58    166s] (I)       handleEolSpacingRule   : false
[12/14 20:26:58    166s] (I)       PDConstraint           : none
[12/14 20:26:58    166s] (I)       expBetterNDRHandling   : false
[12/14 20:26:58    166s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:26:58    166s] (I)       routingEffortLevel     : 3
[12/14 20:26:58    166s] (I)       effortLevel            : standard
[12/14 20:26:58    166s] [NR-eGR] minRouteLayer          : 2
[12/14 20:26:58    166s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:26:58    166s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:26:58    166s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:26:58    166s] (I)       numRowsPerGCell        : 1
[12/14 20:26:58    166s] (I)       speedUpLargeDesign     : 0
[12/14 20:26:58    166s] (I)       multiThreadingTA       : 1
[12/14 20:26:58    166s] (I)       blkAwareLayerSwitching : 1
[12/14 20:26:58    166s] (I)       optimizationMode       : false
[12/14 20:26:58    166s] (I)       routeSecondPG          : false
[12/14 20:26:58    166s] (I)       scenicRatioForLayerRelax: 0.00
[12/14 20:26:58    166s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:26:58    166s] (I)       punchThroughDistance   : 500.00
[12/14 20:26:58    166s] (I)       scenicBound            : 1.15
[12/14 20:26:58    166s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:26:58    166s] (I)       source-to-sink ratio   : 0.00
[12/14 20:26:58    166s] (I)       targetCongestionRatioH : 1.00
[12/14 20:26:58    166s] (I)       targetCongestionRatioV : 1.00
[12/14 20:26:58    166s] (I)       layerCongestionRatio   : 0.70
[12/14 20:26:58    166s] (I)       m1CongestionRatio      : 0.10
[12/14 20:26:58    166s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:26:58    166s] (I)       localRouteEffort       : 1.00
[12/14 20:26:58    166s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:26:58    166s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:26:58    166s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:26:58    166s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:26:58    166s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:26:58    166s] (I)       routeVias              : 
[12/14 20:26:58    166s] (I)       readTROption           : true
[12/14 20:26:58    166s] (I)       extraSpacingFactor     : 1.00
[12/14 20:26:58    166s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:26:58    166s] (I)       routeSelectedNetsOnly  : false
[12/14 20:26:58    166s] (I)       clkNetUseMaxDemand     : false
[12/14 20:26:58    166s] (I)       extraDemandForClocks   : 0
[12/14 20:26:58    166s] (I)       steinerRemoveLayers    : false
[12/14 20:26:58    166s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:26:58    166s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:26:58    166s] (I)       similarTopologyRoutingFast : false
[12/14 20:26:58    166s] (I)       spanningTreeRefinement : false
[12/14 20:26:58    166s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:26:58    166s] (I)       starting read tracks
[12/14 20:26:58    166s] (I)       build grid graph
[12/14 20:26:58    166s] (I)       build grid graph start
[12/14 20:26:58    166s] [NR-eGR] Layer1 has no routable track
[12/14 20:26:58    166s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:26:58    166s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:26:58    166s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:26:58    166s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:26:58    166s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:26:58    166s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:26:58    166s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:26:58    166s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:26:58    166s] (I)       build grid graph end
[12/14 20:26:58    166s] (I)       numViaLayers=9
[12/14 20:26:58    166s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:26:58    166s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:26:58    166s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:26:58    166s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:26:58    166s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:26:58    166s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:26:58    166s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:26:58    166s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:26:58    166s] (I)       end build via table
[12/14 20:26:58    166s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:26:58    166s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/14 20:26:58    166s] (I)       readDataFromPlaceDB
[12/14 20:26:58    166s] (I)       Read net information..
[12/14 20:26:58    166s] [NR-eGR] Read numTotalNets=20399  numIgnoredNets=0
[12/14 20:26:58    166s] (I)       Read testcase time = 0.010 seconds
[12/14 20:26:58    166s] 
[12/14 20:26:58    166s] (I)       read default dcut vias
[12/14 20:26:58    166s] (I)       Reading via VIA12A for layer: 0 
[12/14 20:26:58    166s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:26:58    166s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:26:58    166s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:26:58    166s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:26:58    166s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:26:58    166s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:26:58    166s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:26:58    166s] (I)       build grid graph start
[12/14 20:26:58    166s] (I)       build grid graph end
[12/14 20:26:58    166s] (I)       Model blockage into capacity
[12/14 20:26:58    166s] (I)       Read numBlocks=111595  numPreroutedWires=0  numCapScreens=0
[12/14 20:26:58    166s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:26:58    166s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:26:58    166s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:26:58    166s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:26:58    166s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:26:58    166s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:26:58    166s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:26:58    166s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:26:58    166s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:26:58    166s] (I)       Modeling time = 0.030 seconds
[12/14 20:26:58    166s] 
[12/14 20:26:58    166s] (I)       Number of ignored nets = 0
[12/14 20:26:58    166s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/14 20:26:58    166s] (I)       Number of clock nets = 1.  Ignored: No
[12/14 20:26:58    166s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:26:58    166s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:26:58    166s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:26:58    166s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:26:58    166s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:26:58    166s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:26:58    166s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:26:58    166s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/14 20:26:58    166s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1493.6 MB
[12/14 20:26:58    166s] (I)       Ndr track 0 does not exist
[12/14 20:26:58    166s] (I)       Layer1  viaCost=200.00
[12/14 20:26:58    166s] (I)       Layer2  viaCost=200.00
[12/14 20:26:58    166s] (I)       Layer3  viaCost=200.00
[12/14 20:26:58    166s] (I)       Layer4  viaCost=200.00
[12/14 20:26:58    166s] (I)       Layer5  viaCost=200.00
[12/14 20:26:58    166s] (I)       Layer6  viaCost=200.00
[12/14 20:26:58    166s] (I)       Layer7  viaCost=200.00
[12/14 20:26:58    166s] (I)       Layer8  viaCost=300.00
[12/14 20:26:58    166s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:26:58    166s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:26:58    166s] (I)       core area           :  (14080, 14080) - (685760, 685760)
[12/14 20:26:58    166s] (I)       Site Width          :   320  (dbu)
[12/14 20:26:58    166s] (I)       Row Height          :  2880  (dbu)
[12/14 20:26:58    166s] (I)       GCell Width         :  2880  (dbu)
[12/14 20:26:58    166s] (I)       GCell Height        :  2880  (dbu)
[12/14 20:26:58    166s] (I)       grid                :   243   243     9
[12/14 20:26:58    166s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/14 20:26:58    166s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/14 20:26:58    166s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:26:58    166s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:26:58    166s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:26:58    166s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:26:58    166s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/14 20:26:58    166s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:26:58    166s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:26:58    166s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:26:58    166s] (I)       --------------------------------------------------------
[12/14 20:26:58    166s] 
[12/14 20:26:58    166s] [NR-eGR] ============ Routing rule table ============
[12/14 20:26:58    166s] [NR-eGR] Rule id 0. Nets 20399 
[12/14 20:26:58    166s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:26:58    166s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:26:58    166s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:26:58    166s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:26:58    166s] [NR-eGR] ========================================
[12/14 20:26:58    166s] [NR-eGR] 
[12/14 20:26:58    166s] (I)       After initializing earlyGlobalRoute syMemory usage = 1493.6 MB
[12/14 20:26:58    166s] (I)       Loading and dumping file time : 0.11 seconds
[12/14 20:26:58    166s] (I)       ============= Initialization =============
[12/14 20:26:58    166s] (I)       totalPins=72738  totalGlobalPin=72354 (99.47%)
[12/14 20:26:58    166s] (I)       total 2D Cap : 3528061 = (1808304 H, 1719757 V)
[12/14 20:26:58    166s] [NR-eGR] Layer group 1: route 20399 net(s) in layer range [2, 9]
[12/14 20:26:58    166s] (I)       ============  Phase 1a Route ============
[12/14 20:26:58    166s] (I)       Phase 1a runs 0.04 seconds
[12/14 20:26:58    166s] (I)       Usage: 227121 = (112442 H, 114679 V) = (6.22% H, 6.67% V) = (3.238e+05um H, 3.303e+05um V)
[12/14 20:26:58    166s] (I)       
[12/14 20:26:58    166s] (I)       ============  Phase 1b Route ============
[12/14 20:26:58    166s] (I)       Usage: 227121 = (112442 H, 114679 V) = (6.22% H, 6.67% V) = (3.238e+05um H, 3.303e+05um V)
[12/14 20:26:58    166s] (I)       
[12/14 20:26:58    166s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 6.95% V. EstWL: 6.541085e+05um
[12/14 20:26:58    166s] (I)       ============  Phase 1c Route ============
[12/14 20:26:58    166s] (I)       Usage: 227121 = (112442 H, 114679 V) = (6.22% H, 6.67% V) = (3.238e+05um H, 3.303e+05um V)
[12/14 20:26:58    166s] (I)       
[12/14 20:26:58    166s] (I)       ============  Phase 1d Route ============
[12/14 20:26:58    166s] (I)       Usage: 227121 = (112442 H, 114679 V) = (6.22% H, 6.67% V) = (3.238e+05um H, 3.303e+05um V)
[12/14 20:26:58    166s] (I)       
[12/14 20:26:58    166s] (I)       ============  Phase 1e Route ============
[12/14 20:26:58    166s] (I)       Phase 1e runs 0.01 seconds
[12/14 20:26:58    166s] (I)       Usage: 227121 = (112442 H, 114679 V) = (6.22% H, 6.67% V) = (3.238e+05um H, 3.303e+05um V)
[12/14 20:26:58    166s] (I)       
[12/14 20:26:58    166s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 6.95% V. EstWL: 6.541085e+05um
[12/14 20:26:58    166s] [NR-eGR] 
[12/14 20:26:58    166s] (I)       ============  Phase 1l Route ============
[12/14 20:26:58    166s] (I)       Phase 1l runs 0.06 seconds
[12/14 20:26:58    166s] (I)       
[12/14 20:26:58    166s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/14 20:26:58    166s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[12/14 20:26:58    166s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[12/14 20:26:58    166s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)         (13-13)    OverCon 
[12/14 20:26:58    166s] [NR-eGR] ---------------------------------------------------------------------------------
[12/14 20:26:58    166s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:26:58    166s] [NR-eGR] Layer2    6275(10.78%)    1082( 1.86%)      45( 0.08%)       2( 0.00%)   (12.72%) 
[12/14 20:26:58    166s] [NR-eGR] Layer3       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:26:58    166s] [NR-eGR] Layer4     427( 0.73%)      13( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.76%) 
[12/14 20:26:58    166s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:26:58    166s] [NR-eGR] Layer6      27( 0.05%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.05%) 
[12/14 20:26:58    166s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:26:58    166s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:26:58    166s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:26:58    166s] [NR-eGR] ---------------------------------------------------------------------------------
[12/14 20:26:58    166s] [NR-eGR] Total     6729( 1.49%)    1095( 0.24%)      45( 0.01%)       2( 0.00%)   ( 1.74%) 
[12/14 20:26:58    166s] [NR-eGR] 
[12/14 20:26:58    166s] (I)       Total Global Routing Runtime: 0.16 seconds
[12/14 20:26:58    166s] (I)       total 2D Cap : 3589818 = (1835800 H, 1754018 V)
[12/14 20:26:58    166s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.53% V
[12/14 20:26:58    166s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.95% V
[12/14 20:26:58    166s] Early Global Route congestion estimation runtime: 0.28 seconds, mem = 1493.6M
[12/14 20:26:58    166s] [hotspot] +------------+---------------+---------------+
[12/14 20:26:58    166s] [hotspot] |            |   max hotspot | total hotspot |
[12/14 20:26:58    166s] [hotspot] +------------+---------------+---------------+
[12/14 20:26:58    166s] [hotspot] | normalized |          6.78 |         15.89 |
[12/14 20:26:58    166s] [hotspot] +------------+---------------+---------------+
[12/14 20:26:58    166s] Local HotSpot Analysis: normalized max congestion hotspot area = 6.78, normalized total congestion hotspot area = 15.89 (area is in unit of 4 std-cell row bins)
[12/14 20:26:58    166s] [hotspot] max/total 6.78/15.89, big hotspot (>10) total 0.00
[12/14 20:26:58    166s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/14 20:26:58    166s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:26:58    166s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/14 20:26:58    166s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:26:58    166s] [hotspot] |  1  |   348.16   106.24   382.72   163.84 |        6.78   |
[12/14 20:26:58    166s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:26:58    166s] [hotspot] |  2  |    25.60   290.56    71.68   336.64 |        4.67   |
[12/14 20:26:58    166s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:26:58    166s] [hotspot] |  3  |   163.84   186.88   198.40   209.92 |        0.89   |
[12/14 20:26:58    166s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:26:58    166s] [hotspot] |  4  |   244.48   336.64   279.04   359.68 |        0.89   |
[12/14 20:26:58    166s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:26:58    166s] [hotspot] |  5  |   520.96   509.44   544.00   532.48 |        0.89   |
[12/14 20:26:58    166s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:26:58    166s] Top 5 hotspots total area: 14.11
[12/14 20:26:58    166s] Starting Early Global Route wiring: mem = 1493.6M
[12/14 20:26:58    166s] (I)       ============= track Assignment ============
[12/14 20:26:58    166s] (I)       extract Global 3D Wires
[12/14 20:26:58    166s] (I)       Extract Global WL : time=0.01
[12/14 20:26:58    166s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/14 20:26:58    166s] (I)       Initialization real time=0.00 seconds
[12/14 20:26:58    166s] (I)       Run Multi-thread track assignment
[12/14 20:26:58    166s] (I)       merging nets...
[12/14 20:26:58    166s] (I)       merging nets done
[12/14 20:26:58    166s] (I)       Kernel real time=0.13 seconds
[12/14 20:26:58    166s] (I)       End Greedy Track Assignment
[12/14 20:26:58    167s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:26:58    167s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 72650
[12/14 20:26:58    167s] [NR-eGR] Layer2(M2)(V) length: 1.345871e+05um, number of vias: 93891
[12/14 20:26:58    167s] [NR-eGR] Layer3(M3)(H) length: 2.766671e+05um, number of vias: 29378
[12/14 20:26:58    167s] [NR-eGR] Layer4(M4)(V) length: 1.463009e+05um, number of vias: 5491
[12/14 20:26:58    167s] [NR-eGR] Layer5(M5)(H) length: 5.027303e+04um, number of vias: 4316
[12/14 20:26:58    167s] [NR-eGR] Layer6(M6)(V) length: 5.876524e+04um, number of vias: 244
[12/14 20:26:58    167s] [NR-eGR] Layer7(M7)(H) length: 2.128153e+03um, number of vias: 176
[12/14 20:26:58    167s] [NR-eGR] Layer8(M8)(V) length: 5.196541e+03um, number of vias: 3
[12/14 20:26:58    167s] [NR-eGR] Layer9(M9)(H) length: 1.728000e+01um, number of vias: 0
[12/14 20:26:58    167s] [NR-eGR] Total length: 6.739353e+05um, number of vias: 206149
[12/14 20:26:58    167s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:26:58    167s] [NR-eGR] Total clock nets wire length: 6.207679e+03um 
[12/14 20:26:58    167s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:26:58    167s] Early Global Route wiring runtime: 0.65 seconds, mem = 1493.6M
[12/14 20:26:58    167s] End of congRepair (cpu=0:00:24.5, real=0:00:10.0)
[12/14 20:26:59    167s] **placeDesign ... cpu = 0: 1:57, real = 0: 0:52, mem = 1472.2M **
[12/14 20:26:59    167s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/14 20:26:59    167s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/14 20:26:59    167s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1472.2M
[12/14 20:26:59    167s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1472.2M
[12/14 20:26:59    167s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1472.2M
[12/14 20:26:59    167s] Core basic site is unit
[12/14 20:26:59    167s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:26:59    167s] Mark StBox On SiteArr starts
[12/14 20:26:59    167s] Mark StBox On SiteArr ends
[12/14 20:26:59    167s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.200, REAL:0.066, MEM:1472.2M
[12/14 20:26:59    167s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.210, REAL:0.079, MEM:1472.2M
[12/14 20:26:59    167s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.210, REAL:0.079, MEM:1472.2M
[12/14 20:26:59    167s] #spOpts: mergeVia=F 
[12/14 20:26:59    167s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1472.2M
[12/14 20:26:59    167s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1472.2M
[12/14 20:26:59    167s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.014, MEM:1472.2M
[12/14 20:26:59    167s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.014, MEM:1472.2M
[12/14 20:26:59    167s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[12/14 20:26:59    167s] [GPS-MSV]   Power Domain 'PD_CORE' (tag=1) Default
[12/14 20:26:59    167s] [GPS-MSV] Related mode (msv/opt) setting
[12/14 20:26:59    167s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[12/14 20:26:59    167s] GigaOpt running with 4 threads.
[12/14 20:26:59    167s] Info: 4 threads available for lower-level modules during optimization.
[12/14 20:26:59    167s] OPERPROF: Starting DPlace-Init at level 1, MEM:1472.2M
[12/14 20:26:59    167s] #spOpts: mergeVia=F 
[12/14 20:26:59    167s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1472.2M
[12/14 20:26:59    167s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1472.2M
[12/14 20:26:59    167s] OPERPROF:       Starting CMU at level 4, MEM:1472.2M
[12/14 20:26:59    167s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1472.2M
[12/14 20:26:59    167s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.017, MEM:1472.2M
[12/14 20:26:59    167s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.017, MEM:1472.2M
[12/14 20:26:59    167s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1472.2MB).
[12/14 20:26:59    167s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:1472.2M
[12/14 20:26:59    167s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[12/14 20:26:59    167s] 	Cell CGLNPRX2, site unit.
[12/14 20:26:59    167s] 	Cell CGLNPRX8, site unit.
[12/14 20:26:59    167s] 	Cell CGLNPSX16, site unit.
[12/14 20:26:59    167s] 	Cell CGLNPSX2, site unit.
[12/14 20:26:59    167s] 	Cell CGLNPSX4, site unit.
[12/14 20:26:59    167s] 	Cell CGLNPSX8, site unit.
[12/14 20:26:59    167s] 	Cell CGLPPRX2, site unit.
[12/14 20:26:59    167s] 	Cell CGLPPRX8, site unit.
[12/14 20:26:59    167s] 	Cell CGLPPSX16, site unit.
[12/14 20:26:59    167s] 	Cell CGLPPSX2, site unit.
[12/14 20:26:59    167s] 	Cell CGLPPSX4, site unit.
[12/14 20:26:59    167s] 	Cell CGLPPSX8, site unit.
[12/14 20:26:59    167s] 	Cell LSDNENCLX1, site unit.
[12/14 20:26:59    167s] 	Cell LSDNENCLX2, site unit.
[12/14 20:26:59    167s] 	Cell LSDNENCLX4, site unit.
[12/14 20:26:59    167s] 	Cell LSDNENCLX8, site unit.
[12/14 20:26:59    167s] 	Cell LSDNENX1, site unit.
[12/14 20:26:59    167s] 	Cell LSDNENX2, site unit.
[12/14 20:26:59    167s] 	Cell LSDNENX4, site unit.
[12/14 20:26:59    167s] 	Cell LSDNENX8, site unit.
[12/14 20:26:59    167s] 	...
[12/14 20:26:59    167s] 	Reporting only the 20 first cells found...
[12/14 20:26:59    167s] .
[12/14 20:26:59    167s] Updating RC grid for preRoute extraction ...
[12/14 20:26:59    167s] Initializing multi-corner resistance tables ...
[12/14 20:26:59    167s] 
[12/14 20:26:59    167s] Creating Lib Analyzer ...
[12/14 20:26:59    167s]  Visiting view : func_wc
[12/14 20:26:59    167s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:26:59    167s]  Visiting view : func_tc
[12/14 20:26:59    167s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:26:59    167s]  Visiting view : test_wc
[12/14 20:26:59    167s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:26:59    167s]  Visiting view : hold_bc
[12/14 20:26:59    167s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:26:59    167s]  Visiting view : hold_tc
[12/14 20:26:59    167s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:26:59    167s]  Visiting view : hold_wc
[12/14 20:26:59    167s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:26:59    167s]  Setting StdDelay to 51.80
[12/14 20:26:59    167s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/14 20:26:59    167s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/14 20:26:59    167s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/14 20:26:59    167s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/14 20:26:59    167s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/14 20:26:59    167s] 
[12/14 20:27:00    168s] Creating Lib Analyzer, finished. 
[12/14 20:27:00    168s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/14 20:27:00    168s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/14 20:27:00    168s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1049.2M, totSessionCpu=0:02:49 **
[12/14 20:27:00    168s] Added -handlePreroute to trialRouteMode
[12/14 20:27:00    168s] *** optDesign -preCTS ***
[12/14 20:27:00    168s] DRC Margin: user margin 0.0; extra margin 0.2
[12/14 20:27:00    168s] Setup Target Slack: user slack 0; extra slack 0.1
[12/14 20:27:00    168s] Hold Target Slack: user slack 0
[12/14 20:27:00    168s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/14 20:27:00    168s] Type 'man IMPOPT-3195' for more detail.
[12/14 20:27:00    168s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1478.2M
[12/14 20:27:00    168s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1478.2M
[12/14 20:27:00    168s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.015, MEM:1478.2M
[12/14 20:27:00    168s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.015, MEM:1478.2M
[12/14 20:27:00    168s] Multi-VT timing optimization disabled based on library information.
[12/14 20:27:00    168s] Deleting Cell Server ...
[12/14 20:27:00    168s] Deleting Lib Analyzer.
[12/14 20:27:00    168s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:27:00    168s] Summary for sequential cells identification: 
[12/14 20:27:00    168s]   Identified SBFF number: 42
[12/14 20:27:00    168s]   Identified MBFF number: 0
[12/14 20:27:00    168s]   Identified SB Latch number: 0
[12/14 20:27:00    168s]   Identified MB Latch number: 0
[12/14 20:27:00    168s]   Not identified SBFF number: 0
[12/14 20:27:00    168s]   Not identified MBFF number: 0
[12/14 20:27:00    168s]   Not identified SB Latch number: 0
[12/14 20:27:00    168s]   Not identified MB Latch number: 0
[12/14 20:27:00    168s]   Number of sequential cells which are not FFs: 14
[12/14 20:27:00    168s] Creating Cell Server, finished. 
[12/14 20:27:00    168s] 
[12/14 20:27:00    168s]  Visiting view : func_wc
[12/14 20:27:00    168s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:27:00    168s]  Visiting view : func_tc
[12/14 20:27:00    168s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:27:00    168s]  Visiting view : test_wc
[12/14 20:27:00    168s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:27:00    168s]  Visiting view : hold_bc
[12/14 20:27:00    168s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:27:00    168s]  Visiting view : hold_tc
[12/14 20:27:00    168s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:27:00    168s]  Visiting view : hold_wc
[12/14 20:27:00    168s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:27:00    168s]  Setting StdDelay to 51.80
[12/14 20:27:00    168s] Deleting Cell Server ...
[12/14 20:27:00    168s] Start to check current routing status for nets...
[12/14 20:27:00    168s] All nets are already routed correctly.
[12/14 20:27:00    168s] End to check current routing status for nets (mem=1478.2M)
[12/14 20:27:00    168s] Extraction called for design 'FLT' of instances=18563 and nets=20747 using extraction engine 'preRoute' .
[12/14 20:27:00    168s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/14 20:27:00    168s] Type 'man IMPEXT-3530' for more detail.
[12/14 20:27:00    168s] PreRoute RC Extraction called for design FLT.
[12/14 20:27:00    168s] RC Extraction called in multi-corner(3) mode.
[12/14 20:27:00    168s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/14 20:27:00    168s] Type 'man IMPEXT-6197' for more detail.
[12/14 20:27:00    168s] RCMode: PreRoute
[12/14 20:27:00    168s]       RC Corner Indexes            0       1       2   
[12/14 20:27:00    168s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/14 20:27:00    168s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:27:00    168s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:27:00    168s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:27:00    168s] Shrink Factor                : 1.00000
[12/14 20:27:00    168s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/14 20:27:00    168s] Updating RC grid for preRoute extraction ...
[12/14 20:27:00    168s] Initializing multi-corner resistance tables ...
[12/14 20:27:00    168s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1478.223M)
[12/14 20:27:00    168s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1478.2M
[12/14 20:27:00    168s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1478.2M
[12/14 20:27:00    168s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1478.2M
[12/14 20:27:00    169s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.250, REAL:0.079, MEM:1478.2M
[12/14 20:27:00    169s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.260, REAL:0.092, MEM:1478.2M
[12/14 20:27:00    169s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.260, REAL:0.092, MEM:1478.2M
[12/14 20:27:00    169s] #################################################################################
[12/14 20:27:00    169s] # Design Stage: PreRoute
[12/14 20:27:00    169s] # Design Name: FLT
[12/14 20:27:00    169s] # Design Mode: 90nm
[12/14 20:27:00    169s] # Analysis Mode: MMMC OCV 
[12/14 20:27:00    169s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:27:00    169s] # Signoff Settings: SI Off 
[12/14 20:27:00    169s] #################################################################################
[12/14 20:27:00    169s] Topological Sorting (REAL = 0:00:00.0, MEM = 1535.5M, InitMEM = 1532.7M)
[12/14 20:27:01    170s] Calculate early delays in OCV mode...
[12/14 20:27:01    170s] Calculate late delays in OCV mode...
[12/14 20:27:01    170s] Calculate early delays in OCV mode...
[12/14 20:27:01    170s] Calculate late delays in OCV mode...
[12/14 20:27:01    170s] Calculate early delays in OCV mode...
[12/14 20:27:01    170s] Calculate late delays in OCV mode...
[12/14 20:27:01    170s] Start delay calculation (fullDC) (4 T). (MEM=1535.5)
[12/14 20:27:01    170s] AAE DB initialization (MEM=1584.79 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/14 20:27:01    170s] Start AAE Lib Loading. (MEM=1584.79)
[12/14 20:27:01    170s] End AAE Lib Loading. (MEM=1775.54 CPU=0:00:00.0 Real=0:00:00.0)
[12/14 20:27:01    170s] End AAE Lib Interpolated Model. (MEM=1775.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:27:01    170s] First Iteration Infinite Tw... 
[12/14 20:27:02    175s] Total number of fetched objects 20714
[12/14 20:27:03    177s] Total number of fetched objects 20714
[12/14 20:27:03    177s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:27:03    177s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:27:03    177s] End delay calculation. (MEM=2062.06 CPU=0:00:05.5 REAL=0:00:02.0)
[12/14 20:27:03    177s] End delay calculation (fullDC). (MEM=1958.69 CPU=0:00:07.6 REAL=0:00:02.0)
[12/14 20:27:03    177s] *** CDM Built up (cpu=0:00:08.5  real=0:00:03.0  mem= 1958.7M) ***
[12/14 20:27:03    178s] *** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:03.0 totSessionCpu=0:02:59 mem=1926.7M)
[12/14 20:27:04    179s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_wc func_tc test_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 54.749  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   948   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    168 (168)     |   -0.398   |    168 (168)     |
|   max_tran     |   852 (20251)    |  -12.630   |   853 (20252)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.678%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:04, mem = 1172.5M, totSessionCpu=0:03:00 **
[12/14 20:27:04    179s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/14 20:27:04    179s] PhyDesignGrid: maxLocalDensity 0.98
[12/14 20:27:04    179s] ### Creating PhyDesignMc. totSessionCpu=0:03:00 mem=1701.7M
[12/14 20:27:04    179s] OPERPROF: Starting DPlace-Init at level 1, MEM:1701.7M
[12/14 20:27:04    179s] #spOpts: mergeVia=F 
[12/14 20:27:04    179s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1701.7M
[12/14 20:27:04    179s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1701.7M
[12/14 20:27:04    179s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.014, MEM:1701.7M
[12/14 20:27:04    179s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.015, MEM:1701.7M
[12/14 20:27:04    179s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1701.7MB).
[12/14 20:27:04    179s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.036, MEM:1701.7M
[12/14 20:27:04    179s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:00 mem=1702.7M
[12/14 20:27:04    179s] PhyDesignGrid: maxLocalDensity 0.98
[12/14 20:27:04    179s] ### Creating PhyDesignMc. totSessionCpu=0:03:00 mem=1726.7M
[12/14 20:27:04    179s] OPERPROF: Starting DPlace-Init at level 1, MEM:1726.7M
[12/14 20:27:04    179s] #spOpts: mergeVia=F 
[12/14 20:27:04    179s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1726.7M
[12/14 20:27:04    179s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1726.7M
[12/14 20:27:04    179s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.015, MEM:1726.7M
[12/14 20:27:04    179s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.015, MEM:1726.7M
[12/14 20:27:04    179s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1726.7MB).
[12/14 20:27:04    179s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:1726.7M
[12/14 20:27:04    179s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:00 mem=1726.7M
[12/14 20:27:04    179s] *** Starting optimizing excluded clock nets MEM= 1726.7M) ***
[12/14 20:27:04    179s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1726.7M) ***
[12/14 20:27:04    179s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:27:04    179s] Summary for sequential cells identification: 
[12/14 20:27:04    179s]   Identified SBFF number: 42
[12/14 20:27:04    179s]   Identified MBFF number: 0
[12/14 20:27:04    179s]   Identified SB Latch number: 0
[12/14 20:27:04    179s]   Identified MB Latch number: 0
[12/14 20:27:04    179s]   Not identified SBFF number: 0
[12/14 20:27:04    179s]   Not identified MBFF number: 0
[12/14 20:27:04    179s]   Not identified SB Latch number: 0
[12/14 20:27:04    179s]   Not identified MB Latch number: 0
[12/14 20:27:04    179s]   Number of sequential cells which are not FFs: 14
[12/14 20:27:04    179s] Creating Cell Server, finished. 
[12/14 20:27:04    179s] 
[12/14 20:27:04    179s]  Visiting view : func_wc
[12/14 20:27:04    179s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:27:04    179s]  Visiting view : func_tc
[12/14 20:27:04    179s]    : PowerDomain = none : Weighted F : unweighted  = 15.80 (1.000)
[12/14 20:27:04    179s]  Visiting view : test_wc
[12/14 20:27:04    179s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:27:04    179s]  Visiting view : hold_bc
[12/14 20:27:04    179s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:27:04    179s]  Visiting view : hold_tc
[12/14 20:27:04    179s]    : PowerDomain = none : Weighted F : unweighted  = 15.80 (1.000)
[12/14 20:27:04    179s]  Visiting view : hold_wc
[12/14 20:27:04    179s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:27:04    179s]  Setting StdDelay to 51.80
[12/14 20:27:04    179s] The useful skew maximum allowed delay is: 0.3
[12/14 20:27:05    180s] 
[12/14 20:27:05    180s] Views Dominance Info:
[12/14 20:27:05    180s]  func_wc
[12/14 20:27:05    180s]   Dominating WNS: 0.0000ns
[12/14 20:27:05    180s]   Dominating TNS: 0.0000ns
[12/14 20:27:05    180s]   Dominating nodes: 0
[12/14 20:27:05    180s]   Dominating failing nodes: 0
[12/14 20:27:05    180s]  func_tc
[12/14 20:27:05    180s]   Dominating WNS: 0.0000ns
[12/14 20:27:05    180s]   Dominating TNS: 0.0000ns
[12/14 20:27:05    180s]   Dominating nodes: 0
[12/14 20:27:05    180s]   Dominating failing nodes: 0
[12/14 20:27:05    180s]  test_wc
[12/14 20:27:05    180s]   Dominating WNS: 0.0000ns
[12/14 20:27:05    180s]   Dominating TNS: 0.0000ns
[12/14 20:27:05    180s]   Dominating nodes: 0
[12/14 20:27:05    180s]   Dominating failing nodes: 0
[12/14 20:27:05    181s] 
[12/14 20:27:05    181s] Optimization is working on the following views:
[12/14 20:27:05    181s]   Setup views: func_wc 
[12/14 20:27:05    181s]   Hold  views: hold_bc hold_tc hold_wc 
[12/14 20:27:05    182s] Info: 1 clock net  excluded from IPO operation.
[12/14 20:27:05    182s] ### Creating LA Mngr. totSessionCpu=0:03:02 mem=1699.6M
[12/14 20:27:06    182s] ### Creating LA Mngr, finished. totSessionCpu=0:03:03 mem=1735.7M
[12/14 20:27:06    182s] PhyDesignGrid: maxLocalDensity 0.98
[12/14 20:27:06    182s] ### Creating PhyDesignMc. totSessionCpu=0:03:03 mem=1743.7M
[12/14 20:27:06    182s] OPERPROF: Starting DPlace-Init at level 1, MEM:1743.7M
[12/14 20:27:06    182s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1743.7M
[12/14 20:27:06    182s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1743.7M
[12/14 20:27:06    182s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.016, MEM:1743.7M
[12/14 20:27:06    182s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.016, MEM:1743.7M
[12/14 20:27:06    182s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1743.7MB).
[12/14 20:27:06    182s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1743.7M
[12/14 20:27:06    182s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:03 mem=1743.7M
[12/14 20:27:06    182s] ### Creating LA Mngr. totSessionCpu=0:03:03 mem=1743.7M
[12/14 20:27:06    182s] ### Creating LA Mngr, finished. totSessionCpu=0:03:03 mem=1743.7M
[12/14 20:27:06    182s] 
[12/14 20:27:06    182s] Footprint cell infomation for calculating maxBufDist
[12/14 20:27:06    182s] *info: There are 4 candidate Buffer cells
[12/14 20:27:06    182s] *info: There are 10 candidate Inverter cells
[12/14 20:27:06    182s] 
[12/14 20:27:06    183s] 
[12/14 20:27:06    183s] Creating Lib Analyzer ...
[12/14 20:27:06    183s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/14 20:27:06    183s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/14 20:27:06    183s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/14 20:27:06    183s] Total number of usable inverters from Lib Analyzer: 10 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX16 INVX32 IBUFFX32)
[12/14 20:27:06    183s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/14 20:27:06    183s] 
[12/14 20:27:07    183s] Creating Lib Analyzer, finished. 
[12/14 20:27:07    183s] 
[12/14 20:27:07    183s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.8500} {7, 0.320, 0.7775} {8, 0.048, 0.4495} {9, 0.048, 0.4495} 
[12/14 20:27:07    183s] ### Creating LA Mngr. totSessionCpu=0:03:04 mem=1887.4M
[12/14 20:27:07    183s] ### Creating LA Mngr, finished. totSessionCpu=0:03:04 mem=1887.4M
[12/14 20:27:08    184s] 
[12/14 20:27:08    184s] Netlist preparation processing... 
[12/14 20:27:08    184s] Removed 0 instance
[12/14 20:27:08    184s] *info: Marking 0 isolation instances dont touch
[12/14 20:27:08    184s] *info: Marking 0 level shifter instances dont touch
[12/14 20:27:08    185s] ### Creating LA Mngr. totSessionCpu=0:03:05 mem=1825.1M
[12/14 20:27:08    185s] ### Creating LA Mngr, finished. totSessionCpu=0:03:05 mem=1825.1M
[12/14 20:27:08    185s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/14 20:27:08    185s] [NR-eGR] Started earlyGlobalRoute kernel
[12/14 20:27:08    185s] [NR-eGR] Initial Peak syMemory usage = 1825.1 MB
[12/14 20:27:08    185s] (I)       Reading DB...
[12/14 20:27:08    185s] (I)       Number of ignored instance 0
[12/14 20:27:08    185s] (I)       numMoveCells=18097, numMacros=0  numPads=88  numMultiRowHeightInsts=0
[12/14 20:27:08    185s] (I)       numNets=20399  ignoredNets=315
[12/14 20:27:08    185s] (I)       Identified Clock instances: Flop 462, Clock buffer/inverter 0, Gate 0
[12/14 20:27:08    185s] (I)       before initializing RouteDB syMemory usage = 1837.3 MB
[12/14 20:27:08    185s] (I)       congestionReportName   : 
[12/14 20:27:08    185s] (I)       layerRangeFor2DCongestion : 
[12/14 20:27:08    185s] (I)       buildTerm2TermWires    : 1
[12/14 20:27:08    185s] (I)       doTrackAssignment      : 1
[12/14 20:27:08    185s] (I)       dumpBookshelfFiles     : 0
[12/14 20:27:08    185s] (I)       numThreads             : 4
[12/14 20:27:08    185s] (I)       bufferingAwareRouting  : true
[12/14 20:27:08    185s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:27:08    185s] (I)       honorPin               : false
[12/14 20:27:08    185s] (I)       honorPinGuide          : true
[12/14 20:27:08    185s] (I)       honorPartition         : false
[12/14 20:27:08    185s] (I)       allowPartitionCrossover: false
[12/14 20:27:08    185s] (I)       honorSingleEntry       : true
[12/14 20:27:08    185s] (I)       honorSingleEntryStrong : true
[12/14 20:27:08    185s] (I)       handleViaSpacingRule   : false
[12/14 20:27:08    185s] (I)       handleEolSpacingRule   : false
[12/14 20:27:08    185s] (I)       PDConstraint           : none
[12/14 20:27:08    185s] (I)       expBetterNDRHandling   : false
[12/14 20:27:08    185s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:27:08    185s] (I)       routingEffortLevel     : 3
[12/14 20:27:08    185s] (I)       effortLevel            : standard
[12/14 20:27:08    185s] [NR-eGR] minRouteLayer          : 2
[12/14 20:27:08    185s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:27:08    185s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:27:08    185s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:27:08    185s] (I)       numRowsPerGCell        : 1
[12/14 20:27:08    185s] (I)       speedUpLargeDesign     : 0
[12/14 20:27:08    185s] (I)       multiThreadingTA       : 1
[12/14 20:27:08    185s] (I)       blkAwareLayerSwitching : 1
[12/14 20:27:08    185s] (I)       optimizationMode       : false
[12/14 20:27:08    185s] (I)       routeSecondPG          : false
[12/14 20:27:08    185s] (I)       scenicRatioForLayerRelax: 0.00
[12/14 20:27:08    185s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:27:08    185s] (I)       punchThroughDistance   : 544.64
[12/14 20:27:08    185s] (I)       scenicBound            : 1.15
[12/14 20:27:08    185s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:27:08    185s] (I)       source-to-sink ratio   : 0.30
[12/14 20:27:08    185s] (I)       targetCongestionRatioH : 1.00
[12/14 20:27:08    185s] (I)       targetCongestionRatioV : 1.00
[12/14 20:27:08    185s] (I)       layerCongestionRatio   : 0.70
[12/14 20:27:08    185s] (I)       m1CongestionRatio      : 0.10
[12/14 20:27:08    185s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:27:08    185s] (I)       localRouteEffort       : 1.00
[12/14 20:27:08    185s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:27:08    185s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:27:08    185s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:27:08    185s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:27:08    185s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:27:08    185s] (I)       routeVias              : 
[12/14 20:27:08    185s] (I)       readTROption           : true
[12/14 20:27:08    185s] (I)       extraSpacingFactor     : 1.00
[12/14 20:27:08    185s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:27:08    185s] (I)       routeSelectedNetsOnly  : false
[12/14 20:27:08    185s] (I)       clkNetUseMaxDemand     : false
[12/14 20:27:08    185s] (I)       extraDemandForClocks   : 0
[12/14 20:27:08    185s] (I)       steinerRemoveLayers    : false
[12/14 20:27:08    185s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:27:08    185s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:27:08    185s] (I)       similarTopologyRoutingFast : false
[12/14 20:27:08    185s] (I)       spanningTreeRefinement : false
[12/14 20:27:08    185s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:27:08    185s] (I)       starting read tracks
[12/14 20:27:08    185s] (I)       build grid graph
[12/14 20:27:08    185s] (I)       build grid graph start
[12/14 20:27:08    185s] [NR-eGR] Layer1 has no routable track
[12/14 20:27:08    185s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:27:08    185s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:27:08    185s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:27:08    185s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:27:08    185s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:27:08    185s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:27:08    185s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:27:08    185s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:27:08    185s] (I)       build grid graph end
[12/14 20:27:08    185s] (I)       numViaLayers=9
[12/14 20:27:08    185s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:27:08    185s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:27:08    185s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:27:08    185s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:27:08    185s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:27:08    185s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:27:08    185s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:27:08    185s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:27:08    185s] (I)       end build via table
[12/14 20:27:08    185s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:27:08    185s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/14 20:27:08    185s] (I)       readDataFromPlaceDB
[12/14 20:27:08    185s] (I)       Read net information..
[12/14 20:27:08    185s] [NR-eGR] Read numTotalNets=20399  numIgnoredNets=0
[12/14 20:27:08    185s] (I)       Read testcase time = 0.000 seconds
[12/14 20:27:08    185s] 
[12/14 20:27:08    185s] (I)       read default dcut vias
[12/14 20:27:08    185s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:27:08    185s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:27:08    185s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:27:08    185s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:27:08    185s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:27:08    185s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:27:08    185s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:27:08    185s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:27:08    185s] (I)       build grid graph start
[12/14 20:27:08    185s] (I)       build grid graph end
[12/14 20:27:08    185s] (I)       Model blockage into capacity
[12/14 20:27:08    185s] (I)       Read numBlocks=111595  numPreroutedWires=0  numCapScreens=0
[12/14 20:27:08    185s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:27:08    185s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:27:08    185s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:27:08    185s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:27:08    185s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:27:08    185s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:27:08    185s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:27:08    185s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:27:08    185s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:27:08    185s] (I)       Modeling time = 0.030 seconds
[12/14 20:27:08    185s] 
[12/14 20:27:08    185s] (I)       Number of ignored nets = 0
[12/14 20:27:08    185s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/14 20:27:08    185s] (I)       Number of clock nets = 1.  Ignored: No
[12/14 20:27:08    185s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:27:08    185s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:27:08    185s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:27:08    185s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:27:08    185s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:27:08    185s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:27:08    185s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:27:08    185s] (I)       Constructing bin map
[12/14 20:27:08    185s] (I)       Initialize bin information with width=5760 height=5760
[12/14 20:27:08    185s] (I)       Done constructing bin map
[12/14 20:27:08    185s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/14 20:27:08    185s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1837.3 MB
[12/14 20:27:08    185s] (I)       Ndr track 0 does not exist
[12/14 20:27:08    185s] (I)       Layer1  viaCost=200.00
[12/14 20:27:08    185s] (I)       Layer2  viaCost=200.00
[12/14 20:27:08    185s] (I)       Layer3  viaCost=200.00
[12/14 20:27:08    185s] (I)       Layer4  viaCost=200.00
[12/14 20:27:08    185s] (I)       Layer5  viaCost=200.00
[12/14 20:27:08    185s] (I)       Layer6  viaCost=200.00
[12/14 20:27:08    185s] (I)       Layer7  viaCost=200.00
[12/14 20:27:08    185s] (I)       Layer8  viaCost=300.00
[12/14 20:27:08    185s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:27:08    185s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:27:08    185s] (I)       core area           :  (14080, 14080) - (685760, 685120)
[12/14 20:27:08    185s] (I)       Site Width          :   320  (dbu)
[12/14 20:27:08    185s] (I)       Row Height          :  2880  (dbu)
[12/14 20:27:08    185s] (I)       GCell Width         :  2880  (dbu)
[12/14 20:27:08    185s] (I)       GCell Height        :  2880  (dbu)
[12/14 20:27:08    185s] (I)       grid                :   243   243     9
[12/14 20:27:08    185s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/14 20:27:08    185s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/14 20:27:08    185s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:27:08    185s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:27:08    185s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:27:08    185s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:27:08    185s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/14 20:27:08    185s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:27:08    185s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:27:08    185s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:27:08    185s] (I)       --------------------------------------------------------
[12/14 20:27:08    185s] 
[12/14 20:27:08    185s] [NR-eGR] ============ Routing rule table ============
[12/14 20:27:08    185s] [NR-eGR] Rule id 0. Nets 20399 
[12/14 20:27:08    185s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:27:08    185s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:27:08    185s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:27:08    185s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:27:08    185s] [NR-eGR] ========================================
[12/14 20:27:08    185s] [NR-eGR] 
[12/14 20:27:08    185s] (I)       After initializing earlyGlobalRoute syMemory usage = 1837.3 MB
[12/14 20:27:08    185s] (I)       Loading and dumping file time : 0.12 seconds
[12/14 20:27:08    185s] (I)       ============= Initialization =============
[12/14 20:27:08    185s] (I)       totalPins=72738  totalGlobalPin=72354 (99.47%)
[12/14 20:27:08    185s] (I)       total 2D Cap : 3528061 = (1808304 H, 1719757 V)
[12/14 20:27:08    185s] (I)       numBigBoxes = 0
[12/14 20:27:08    185s] [NR-eGR] Layer group 1: route 20399 net(s) in layer range [2, 9]
[12/14 20:27:08    185s] (I)       ============  Phase 1a Route ============
[12/14 20:27:08    185s] (I)       Phase 1a runs 0.04 seconds
[12/14 20:27:08    185s] (I)       Usage: 229954 = (114868 H, 115086 V) = (6.35% H, 6.69% V) = (3.308e+05um H, 3.314e+05um V)
[12/14 20:27:08    185s] (I)       
[12/14 20:27:08    185s] (I)       ============  Phase 1b Route ============
[12/14 20:27:08    185s] (I)       Usage: 229954 = (114868 H, 115086 V) = (6.35% H, 6.69% V) = (3.308e+05um H, 3.314e+05um V)
[12/14 20:27:08    185s] (I)       
[12/14 20:27:08    185s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 6.82% V. EstWL: 6.622675e+05um
[12/14 20:27:08    185s] (I)       ============  Phase 1c Route ============
[12/14 20:27:08    185s] (I)       Usage: 229954 = (114868 H, 115086 V) = (6.35% H, 6.69% V) = (3.308e+05um H, 3.314e+05um V)
[12/14 20:27:08    185s] (I)       
[12/14 20:27:08    185s] (I)       ============  Phase 1d Route ============
[12/14 20:27:08    185s] (I)       Usage: 229954 = (114868 H, 115086 V) = (6.35% H, 6.69% V) = (3.308e+05um H, 3.314e+05um V)
[12/14 20:27:08    185s] (I)       
[12/14 20:27:08    185s] (I)       ============  Phase 1e Route ============
[12/14 20:27:08    185s] (I)       Phase 1e runs 0.01 seconds
[12/14 20:27:08    185s] (I)       Usage: 229954 = (114868 H, 115086 V) = (6.35% H, 6.69% V) = (3.308e+05um H, 3.314e+05um V)
[12/14 20:27:08    185s] (I)       
[12/14 20:27:08    185s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 6.82% V. EstWL: 6.622675e+05um
[12/14 20:27:08    185s] [NR-eGR] 
[12/14 20:27:08    185s] (I)       ============  Phase 1l Route ============
[12/14 20:27:08    185s] (I)       Phase 1l runs 0.06 seconds
[12/14 20:27:08    185s] (I)       
[12/14 20:27:08    185s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/14 20:27:08    185s] [NR-eGR]                OverCon         OverCon         OverCon            
[12/14 20:27:08    185s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[12/14 20:27:08    185s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)    OverCon 
[12/14 20:27:08    185s] [NR-eGR] ------------------------------------------------------------------
[12/14 20:27:08    185s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:27:08    185s] [NR-eGR] Layer2    6309(10.84%)    1086( 1.87%)      45( 0.08%)   (12.79%) 
[12/14 20:27:08    185s] [NR-eGR] Layer3       2( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:27:08    185s] [NR-eGR] Layer4     427( 0.73%)      18( 0.03%)       0( 0.00%)   ( 0.76%) 
[12/14 20:27:08    185s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:27:08    185s] [NR-eGR] Layer6      29( 0.05%)       0( 0.00%)       0( 0.00%)   ( 0.05%) 
[12/14 20:27:08    185s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:27:08    185s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:27:08    185s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:27:08    185s] [NR-eGR] ------------------------------------------------------------------
[12/14 20:27:08    185s] [NR-eGR] Total     6767( 1.50%)    1104( 0.24%)      45( 0.01%)   ( 1.75%) 
[12/14 20:27:08    185s] [NR-eGR] 
[12/14 20:27:08    185s] (I)       Total Global Routing Runtime: 0.17 seconds
[12/14 20:27:08    185s] (I)       total 2D Cap : 3589818 = (1835800 H, 1754018 V)
[12/14 20:27:08    185s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.50% V
[12/14 20:27:08    185s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.88% V
[12/14 20:27:08    185s] (I)       ============= track Assignment ============
[12/14 20:27:08    185s] (I)       extract Global 3D Wires
[12/14 20:27:08    185s] (I)       Extract Global WL : time=0.00
[12/14 20:27:08    185s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/14 20:27:08    185s] (I)       Initialization real time=0.00 seconds
[12/14 20:27:08    185s] (I)       Run Multi-thread track assignment
[12/14 20:27:08    185s] (I)       merging nets...
[12/14 20:27:08    185s] (I)       merging nets done
[12/14 20:27:08    185s] (I)       Kernel real time=0.12 seconds
[12/14 20:27:08    185s] (I)       End Greedy Track Assignment
[12/14 20:27:08    185s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:27:08    185s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 72650
[12/14 20:27:08    185s] [NR-eGR] Layer2(M2)(V) length: 1.350950e+05um, number of vias: 93939
[12/14 20:27:08    185s] [NR-eGR] Layer3(M3)(H) length: 2.842933e+05um, number of vias: 29481
[12/14 20:27:08    185s] [NR-eGR] Layer4(M4)(V) length: 1.477421e+05um, number of vias: 5411
[12/14 20:27:08    185s] [NR-eGR] Layer5(M5)(H) length: 4.948071e+04um, number of vias: 4193
[12/14 20:27:08    185s] [NR-eGR] Layer6(M6)(V) length: 5.841836e+04um, number of vias: 235
[12/14 20:27:08    185s] [NR-eGR] Layer7(M7)(H) length: 2.183347e+03um, number of vias: 186
[12/14 20:27:08    185s] [NR-eGR] Layer8(M8)(V) length: 5.084474e+03um, number of vias: 0
[12/14 20:27:08    185s] [NR-eGR] Layer9(M9)(H) length: 0.000000e+00um, number of vias: 0
[12/14 20:27:08    185s] [NR-eGR] Total length: 6.822974e+05um, number of vias: 206095
[12/14 20:27:08    185s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:27:08    185s] [NR-eGR] Total clock nets wire length: 6.674238e+03um 
[12/14 20:27:08    185s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:27:08    186s] [NR-eGR] End Peak syMemory usage = 1818.6 MB
[12/14 20:27:08    186s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.11 seconds
[12/14 20:27:08    186s] Extraction called for design 'FLT' of instances=18563 and nets=20747 using extraction engine 'preRoute' .
[12/14 20:27:08    186s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/14 20:27:08    186s] Type 'man IMPEXT-3530' for more detail.
[12/14 20:27:08    186s] PreRoute RC Extraction called for design FLT.
[12/14 20:27:08    186s] RC Extraction called in multi-corner(3) mode.
[12/14 20:27:08    186s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/14 20:27:08    186s] Type 'man IMPEXT-6197' for more detail.
[12/14 20:27:08    186s] RCMode: PreRoute
[12/14 20:27:08    186s]       RC Corner Indexes            0       1       2   
[12/14 20:27:08    186s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/14 20:27:08    186s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:27:08    186s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:27:08    186s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:27:08    186s] Shrink Factor                : 1.00000
[12/14 20:27:08    186s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/14 20:27:08    186s] Updating RC grid for preRoute extraction ...
[12/14 20:27:08    186s] Initializing multi-corner resistance tables ...
[12/14 20:27:09    186s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1818.633M)
[12/14 20:27:09    186s] #################################################################################
[12/14 20:27:09    186s] # Design Stage: PreRoute
[12/14 20:27:09    186s] # Design Name: FLT
[12/14 20:27:09    186s] # Design Mode: 90nm
[12/14 20:27:09    186s] # Analysis Mode: MMMC OCV 
[12/14 20:27:09    186s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:27:09    186s] # Signoff Settings: SI Off 
[12/14 20:27:09    186s] #################################################################################
[12/14 20:27:09    187s] Topological Sorting (REAL = 0:00:00.0, MEM = 1816.6M, InitMEM = 1816.6M)
[12/14 20:27:09    187s] Calculate early delays in OCV mode...
[12/14 20:27:09    187s] Calculate late delays in OCV mode...
[12/14 20:27:09    187s] Start delay calculation (fullDC) (4 T). (MEM=1816.63)
[12/14 20:27:09    187s] End AAE Lib Interpolated Model. (MEM=1837.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:27:10    190s] Total number of fetched objects 20714
[12/14 20:27:10    190s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:27:10    190s] End delay calculation. (MEM=2056.7 CPU=0:00:02.3 REAL=0:00:01.0)
[12/14 20:27:10    190s] End delay calculation (fullDC). (MEM=2056.7 CPU=0:00:03.1 REAL=0:00:01.0)
[12/14 20:27:10    190s] *** CDM Built up (cpu=0:00:04.1  real=0:00:01.0  mem= 2056.7M) ***
[12/14 20:27:11    192s] Deleting Lib Analyzer.
[12/14 20:27:11    192s] Begin: GigaOpt high fanout net optimization
[12/14 20:27:11    192s] Info: 1 clock net  excluded from IPO operation.
[12/14 20:27:11    192s] PhyDesignGrid: maxLocalDensity 0.98
[12/14 20:27:11    192s] ### Creating PhyDesignMc. totSessionCpu=0:03:12 mem=2056.7M
[12/14 20:27:11    192s] OPERPROF: Starting DPlace-Init at level 1, MEM:2056.7M
[12/14 20:27:11    192s] #spOpts: mergeVia=F 
[12/14 20:27:11    192s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2056.7M
[12/14 20:27:11    192s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2056.7M
[12/14 20:27:11    192s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2056.7M
[12/14 20:27:11    192s] Core basic site is unit
[12/14 20:27:11    192s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:27:11    192s] Mark StBox On SiteArr starts
[12/14 20:27:11    192s] Mark StBox On SiteArr ends
[12/14 20:27:11    192s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.210, REAL:0.066, MEM:2056.7M
[12/14 20:27:11    192s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.220, REAL:0.080, MEM:2056.7M
[12/14 20:27:11    192s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.220, REAL:0.080, MEM:2056.7M
[12/14 20:27:11    192s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2056.7MB).
[12/14 20:27:11    192s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.103, MEM:2056.7M
[12/14 20:27:11    192s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:13 mem=2056.7M
[12/14 20:27:11    192s] 
[12/14 20:27:11    192s] Creating Lib Analyzer ...
[12/14 20:27:11    192s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/14 20:27:11    192s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/14 20:27:11    192s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/14 20:27:11    192s] Total number of usable inverters from Lib Analyzer: 10 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX16 INVX32 IBUFFX32)
[12/14 20:27:11    192s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/14 20:27:11    192s] 
[12/14 20:27:11    193s] Creating Lib Analyzer, finished. 
[12/14 20:27:11    193s] 
[12/14 20:27:11    193s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.7824} {7, 0.320, 0.6220} {8, 0.048, 0.3596} {9, 0.048, 0.3596} 
[12/14 20:27:11    193s] ### Creating LA Mngr. totSessionCpu=0:03:13 mem=2056.7M
[12/14 20:27:11    193s] ### Creating LA Mngr, finished. totSessionCpu=0:03:13 mem=2056.7M
[12/14 20:27:12    194s] +----------+---------+--------+--------+------------+--------+
[12/14 20:27:12    194s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/14 20:27:12    194s] +----------+---------+--------+--------+------------+--------+
[12/14 20:27:12    194s] |    51.68%|        -|   0.100|   0.000|   0:00:00.0| 2207.4M|
[12/14 20:27:12    194s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/14 20:27:12    194s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/14 20:27:12    194s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/14 20:27:12    194s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/14 20:27:12    194s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/14 20:27:12    194s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/14 20:27:12    194s] |    51.68%|        -|   0.100|   0.000|   0:00:00.0| 2223.4M|
[12/14 20:27:12    194s] +----------+---------+--------+--------+------------+--------+
[12/14 20:27:12    194s] 
[12/14 20:27:12    194s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2223.4M) ***
[12/14 20:27:12    194s] **** Begin NDR-Layer Usage Statistics ****
[12/14 20:27:12    194s] 0 Ndr or Layer constraints added by optimization 
[12/14 20:27:12    194s] **** End NDR-Layer Usage Statistics ****
[12/14 20:27:12    194s] End: GigaOpt high fanout net optimization
[12/14 20:27:12    194s] Begin: GigaOpt DRV Optimization
[12/14 20:27:12    194s] Info: 1 clock net  excluded from IPO operation.
[12/14 20:27:12    194s] PhyDesignGrid: maxLocalDensity 3.00
[12/14 20:27:12    194s] ### Creating PhyDesignMc. totSessionCpu=0:03:15 mem=2113.9M
[12/14 20:27:12    194s] OPERPROF: Starting DPlace-Init at level 1, MEM:2113.9M
[12/14 20:27:12    194s] #spOpts: mergeVia=F 
[12/14 20:27:12    194s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2113.9M
[12/14 20:27:12    194s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2113.9M
[12/14 20:27:12    194s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.019, MEM:2113.9M
[12/14 20:27:12    194s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.019, MEM:2113.9M
[12/14 20:27:12    194s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2113.9MB).
[12/14 20:27:12    194s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:2113.9M
[12/14 20:27:12    194s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:15 mem=2113.9M
[12/14 20:27:12    194s] 
[12/14 20:27:12    194s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.7824} {7, 0.320, 0.6220} {8, 0.048, 0.3596} {9, 0.048, 0.3596} 
[12/14 20:27:12    194s] ### Creating LA Mngr. totSessionCpu=0:03:15 mem=2113.9M
[12/14 20:27:12    194s] ### Creating LA Mngr, finished. totSessionCpu=0:03:15 mem=2113.9M
[12/14 20:27:13    195s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:27:13    195s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/14 20:27:13    195s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:27:13    195s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/14 20:27:13    195s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:27:13    195s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/14 20:27:13    196s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/14 20:27:13    196s] Info: violation cost 89779.804688 (cap = 186.105469, tran = 89588.742188, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[12/14 20:27:13    196s] |  1392| 22555|   -12.93|   229|   229|    -0.39|     0|     0|     0|     0|    53.98|     0.00|       0|       0|       0|  51.68|          |         |
[12/14 20:27:20    214s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/14 20:27:20    215s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/14 20:27:20    215s] Info: violation cost 0.144165 (cap = 0.000000, tran = 0.144165, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/14 20:27:20    215s] |     4|    21|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    71.36|     0.00|     456|       0|     578|  52.54| 0:00:07.0|  2252.2M|
[12/14 20:27:21    215s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/14 20:27:21    215s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/14 20:27:21    215s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/14 20:27:21    215s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    71.36|     0.00|       0|       0|       4|  52.54| 0:00:01.0|  2252.2M|
[12/14 20:27:21    215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:27:21    215s] **** Begin NDR-Layer Usage Statistics ****
[12/14 20:27:21    215s] 0 Ndr or Layer constraints added by optimization 
[12/14 20:27:21    215s] **** End NDR-Layer Usage Statistics ****
[12/14 20:27:21    215s] 
[12/14 20:27:21    215s] *** Finish DRV Fixing (cpu=0:00:19.6 real=0:00:08.0 mem=2252.2M) ***
[12/14 20:27:21    215s] 
[12/14 20:27:21    215s] End: GigaOpt DRV Optimization
[12/14 20:27:21    215s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/14 20:27:21    215s] **optDesign ... cpu = 0:00:47, real = 0:00:21, mem = 1324.9M, totSessionCpu=0:03:35 **
[12/14 20:27:21    215s] Deleting Lib Analyzer.
[12/14 20:27:21    215s] Begin: GigaOpt Global Optimization
[12/14 20:27:21    215s] *info: use new DP (enabled)
[12/14 20:27:21    215s] Info: 1 clock net  excluded from IPO operation.
[12/14 20:27:21    215s] PhyDesignGrid: maxLocalDensity 1.20
[12/14 20:27:21    215s] ### Creating PhyDesignMc. totSessionCpu=0:03:36 mem=1854.3M
[12/14 20:27:21    215s] OPERPROF: Starting DPlace-Init at level 1, MEM:1854.3M
[12/14 20:27:21    215s] #spOpts: mergeVia=F 
[12/14 20:27:21    215s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1854.3M
[12/14 20:27:21    215s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1854.3M
[12/14 20:27:21    215s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.020, MEM:1854.3M
[12/14 20:27:21    215s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.020, MEM:1854.3M
[12/14 20:27:21    215s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1854.3MB).
[12/14 20:27:21    215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1854.3M
[12/14 20:27:21    215s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:36 mem=1854.3M
[12/14 20:27:21    215s] 
[12/14 20:27:21    215s] Creating Lib Analyzer ...
[12/14 20:27:21    215s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/14 20:27:21    215s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/14 20:27:21    215s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/14 20:27:21    215s] Total number of usable inverters from Lib Analyzer: 10 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX16 INVX32 IBUFFX32)
[12/14 20:27:21    215s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/14 20:27:21    215s] 
[12/14 20:27:21    216s] Creating Lib Analyzer, finished. 
[12/14 20:27:21    216s] 
[12/14 20:27:21    216s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.8500} {7, 0.320, 0.7775} {8, 0.048, 0.4495} {9, 0.048, 0.4495} 
[12/14 20:27:21    216s] ### Creating LA Mngr. totSessionCpu=0:03:36 mem=1854.2M
[12/14 20:27:21    216s] ### Creating LA Mngr, finished. totSessionCpu=0:03:36 mem=1854.2M
[12/14 20:27:22    217s] *info: 1 clock net excluded
[12/14 20:27:22    217s] *info: 2 special nets excluded.
[12/14 20:27:22    217s] *info: 33 no-driver nets excluded.
[12/14 20:27:23    217s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[12/14 20:27:23    217s] Info: End MT loop @oiCellDelayCachingJob.
[12/14 20:27:23    217s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/14 20:27:23    217s] +--------+--------+----------+------------+--------+----------+---------+------------------------------------------+
[12/14 20:27:23    217s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[12/14 20:27:23    217s] +--------+--------+----------+------------+--------+----------+---------+------------------------------------------+
[12/14 20:27:23    217s] |   0.000|   0.000|    52.54%|   0:00:00.0| 2250.7M|   func_wc|       NA| NA                                       |
[12/14 20:27:23    217s] +--------+--------+----------+------------+--------+----------+---------+------------------------------------------+
[12/14 20:27:23    217s] 
[12/14 20:27:23    217s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2250.7M) ***
[12/14 20:27:23    217s] 
[12/14 20:27:23    217s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2250.7M) ***
[12/14 20:27:23    217s] **** Begin NDR-Layer Usage Statistics ****
[12/14 20:27:23    217s] 0 Ndr or Layer constraints added by optimization 
[12/14 20:27:23    217s] **** End NDR-Layer Usage Statistics ****
[12/14 20:27:23    217s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/14 20:27:23    217s] End: GigaOpt Global Optimization
[12/14 20:27:23    217s] 
[12/14 20:27:23    217s] Active setup views:
[12/14 20:27:23    217s]  func_wc
[12/14 20:27:23    217s]   Dominating endpoints: 0
[12/14 20:27:23    217s]   Dominating TNS: -0.000
[12/14 20:27:23    217s] 
[12/14 20:27:23    218s] *** Timing Is met
[12/14 20:27:23    218s] *** Check timing (0:00:00.1)
[12/14 20:27:23    218s] Deleting Lib Analyzer.
[12/14 20:27:23    218s] Info: 1 clock net  excluded from IPO operation.
[12/14 20:27:23    218s] ### Creating LA Mngr. totSessionCpu=0:03:38 mem=1855.2M
[12/14 20:27:23    218s] ### Creating LA Mngr, finished. totSessionCpu=0:03:38 mem=1855.2M
[12/14 20:27:23    218s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1855.2M
[12/14 20:27:23    218s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1855.2M
[12/14 20:27:23    218s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.018, MEM:1855.2M
[12/14 20:27:23    218s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.018, MEM:1855.2M
[12/14 20:27:23    218s] PhyDesignGrid: maxLocalDensity 0.98
[12/14 20:27:23    218s] ### Creating PhyDesignMc. totSessionCpu=0:03:38 mem=2250.2M
[12/14 20:27:23    218s] OPERPROF: Starting DPlace-Init at level 1, MEM:2250.2M
[12/14 20:27:23    218s] #spOpts: mergeVia=F 
[12/14 20:27:23    218s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2250.2M
[12/14 20:27:23    218s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2250.2M
[12/14 20:27:23    218s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.014, MEM:2250.2M
[12/14 20:27:23    218s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.014, MEM:2250.2M
[12/14 20:27:23    218s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2250.2MB).
[12/14 20:27:23    218s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.035, MEM:2250.2M
[12/14 20:27:23    218s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:38 mem=2250.2M
[12/14 20:27:23    218s] Begin: Area Reclaim Optimization
[12/14 20:27:23    218s] 
[12/14 20:27:23    218s] Creating Lib Analyzer ...
[12/14 20:27:23    218s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/14 20:27:23    218s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/14 20:27:23    218s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/14 20:27:23    218s] Total number of usable inverters from Lib Analyzer: 10 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX16 INVX32 IBUFFX32)
[12/14 20:27:23    218s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/14 20:27:23    218s] 
[12/14 20:27:24    218s] Creating Lib Analyzer, finished. 
[12/14 20:27:24    218s] 
[12/14 20:27:24    218s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.8500} {7, 0.320, 0.7775} {8, 0.048, 0.4495} {9, 0.048, 0.4495} 
[12/14 20:27:24    218s] ### Creating LA Mngr. totSessionCpu=0:03:39 mem=2250.2M
[12/14 20:27:24    218s] ### Creating LA Mngr, finished. totSessionCpu=0:03:39 mem=2250.2M
[12/14 20:27:24    219s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 52.54
[12/14 20:27:24    219s] +----------+---------+--------+--------+------------+--------+
[12/14 20:27:24    219s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/14 20:27:24    219s] +----------+---------+--------+--------+------------+--------+
[12/14 20:27:24    219s] |    52.54%|        -|   0.000|   0.000|   0:00:00.0| 2250.2M|
[12/14 20:27:24    219s] #optDebug: <stH: 2.8800 MiSeL: 31.1270>
[12/14 20:27:24    219s] |    52.54%|        0|   0.000|   0.000|   0:00:00.0| 2252.2M|
[12/14 20:27:24    220s] |    52.53%|        5|   0.000|   0.000|   0:00:00.0| 2262.3M|
[12/14 20:27:24    220s] |    52.53%|        0|   0.000|   0.000|   0:00:00.0| 2262.3M|
[12/14 20:27:25    221s] |    52.53%|       11|   0.000|   0.000|   0:00:01.0| 2264.6M|
[12/14 20:27:25    221s] |    52.53%|        0|   0.000|   0.000|   0:00:00.0| 2264.6M|
[12/14 20:27:25    221s] #optDebug: <stH: 2.8800 MiSeL: 31.1270>
[12/14 20:27:25    221s] |    52.53%|        0|   0.000|   0.000|   0:00:00.0| 2264.6M|
[12/14 20:27:25    221s] +----------+---------+--------+--------+------------+--------+
[12/14 20:27:25    221s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 52.53
[12/14 20:27:25    221s] 
[12/14 20:27:25    221s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 5 Resize = 4 **
[12/14 20:27:25    221s] --------------------------------------------------------------
[12/14 20:27:25    221s] |                                   | Total     | Sequential |
[12/14 20:27:25    221s] --------------------------------------------------------------
[12/14 20:27:25    221s] | Num insts resized                 |       4  |       0    |
[12/14 20:27:25    221s] | Num insts undone                  |       7  |       0    |
[12/14 20:27:25    221s] | Num insts Downsized               |       4  |       0    |
[12/14 20:27:25    221s] | Num insts Samesized               |       0  |       0    |
[12/14 20:27:25    221s] | Num insts Upsized                 |       0  |       0    |
[12/14 20:27:25    221s] | Num multiple commits+uncommits    |       0  |       -    |
[12/14 20:27:25    221s] --------------------------------------------------------------
[12/14 20:27:25    221s] **** Begin NDR-Layer Usage Statistics ****
[12/14 20:27:25    221s] 0 Ndr or Layer constraints added by optimization 
[12/14 20:27:25    221s] **** End NDR-Layer Usage Statistics ****
[12/14 20:27:25    221s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:02.0) **
[12/14 20:27:25    221s] Executing incremental physical updates
[12/14 20:27:25    221s] Executing incremental physical updates
[12/14 20:27:25    221s] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:02, mem=1866.70M, totSessionCpu=0:03:42).
[12/14 20:27:25    221s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1866.7M
[12/14 20:27:25    221s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1866.7M
[12/14 20:27:25    222s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.018, MEM:1866.7M
[12/14 20:27:25    222s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.019, MEM:1866.7M
[12/14 20:27:25    222s] **INFO: Flow update: Design is easy to close.
[12/14 20:27:25    222s] setup target slack: 0.1
[12/14 20:27:25    222s] extra slack: 0.1
[12/14 20:27:25    222s] std delay: 0.0518
[12/14 20:27:25    222s] real setup target slack: 0.0518
[12/14 20:27:25    222s] incrSKP preserve mode is on...
[12/14 20:27:25    222s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/14 20:27:25    222s] [NR-eGR] Started earlyGlobalRoute kernel
[12/14 20:27:25    222s] [NR-eGR] Initial Peak syMemory usage = 1866.7 MB
[12/14 20:27:25    222s] (I)       Reading DB...
[12/14 20:27:25    222s] (I)       before initializing RouteDB syMemory usage = 1888.1 MB
[12/14 20:27:25    222s] (I)       congestionReportName   : 
[12/14 20:27:25    222s] (I)       layerRangeFor2DCongestion : 
[12/14 20:27:25    222s] (I)       buildTerm2TermWires    : 0
[12/14 20:27:25    222s] (I)       doTrackAssignment      : 1
[12/14 20:27:25    222s] (I)       dumpBookshelfFiles     : 0
[12/14 20:27:25    222s] (I)       numThreads             : 4
[12/14 20:27:25    222s] (I)       bufferingAwareRouting  : false
[12/14 20:27:25    222s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:27:25    222s] (I)       honorPin               : false
[12/14 20:27:25    222s] (I)       honorPinGuide          : true
[12/14 20:27:25    222s] (I)       honorPartition         : false
[12/14 20:27:25    222s] (I)       allowPartitionCrossover: false
[12/14 20:27:25    222s] (I)       honorSingleEntry       : true
[12/14 20:27:25    222s] (I)       honorSingleEntryStrong : true
[12/14 20:27:25    222s] (I)       handleViaSpacingRule   : false
[12/14 20:27:25    222s] (I)       handleEolSpacingRule   : false
[12/14 20:27:25    222s] (I)       PDConstraint           : none
[12/14 20:27:25    222s] (I)       expBetterNDRHandling   : false
[12/14 20:27:25    222s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:27:25    222s] (I)       routingEffortLevel     : 3
[12/14 20:27:25    222s] (I)       effortLevel            : standard
[12/14 20:27:25    222s] [NR-eGR] minRouteLayer          : 2
[12/14 20:27:25    222s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:27:25    222s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:27:25    222s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:27:25    222s] (I)       numRowsPerGCell        : 1
[12/14 20:27:25    222s] (I)       speedUpLargeDesign     : 0
[12/14 20:27:25    222s] (I)       multiThreadingTA       : 1
[12/14 20:27:25    222s] (I)       blkAwareLayerSwitching : 1
[12/14 20:27:25    222s] (I)       optimizationMode       : false
[12/14 20:27:25    222s] (I)       routeSecondPG          : false
[12/14 20:27:25    222s] (I)       scenicRatioForLayerRelax: 0.00
[12/14 20:27:25    222s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:27:25    222s] (I)       punchThroughDistance   : 500.00
[12/14 20:27:25    222s] (I)       scenicBound            : 1.15
[12/14 20:27:25    222s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:27:25    222s] (I)       source-to-sink ratio   : 0.00
[12/14 20:27:25    222s] (I)       targetCongestionRatioH : 1.00
[12/14 20:27:25    222s] (I)       targetCongestionRatioV : 1.00
[12/14 20:27:25    222s] (I)       layerCongestionRatio   : 0.70
[12/14 20:27:25    222s] (I)       m1CongestionRatio      : 0.10
[12/14 20:27:25    222s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:27:25    222s] (I)       localRouteEffort       : 1.00
[12/14 20:27:25    222s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:27:25    222s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:27:25    222s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:27:25    222s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:27:25    222s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:27:25    222s] (I)       routeVias              : 
[12/14 20:27:25    222s] (I)       readTROption           : true
[12/14 20:27:25    222s] (I)       extraSpacingFactor     : 1.00
[12/14 20:27:25    222s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:27:25    222s] (I)       routeSelectedNetsOnly  : false
[12/14 20:27:25    222s] (I)       clkNetUseMaxDemand     : false
[12/14 20:27:25    222s] (I)       extraDemandForClocks   : 0
[12/14 20:27:25    222s] (I)       steinerRemoveLayers    : false
[12/14 20:27:25    222s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:27:25    222s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:27:25    222s] (I)       similarTopologyRoutingFast : false
[12/14 20:27:25    222s] (I)       spanningTreeRefinement : false
[12/14 20:27:25    222s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:27:25    222s] (I)       starting read tracks
[12/14 20:27:25    222s] (I)       build grid graph
[12/14 20:27:25    222s] (I)       build grid graph start
[12/14 20:27:25    222s] [NR-eGR] Layer1 has no routable track
[12/14 20:27:25    222s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:27:25    222s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:27:25    222s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:27:25    222s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:27:25    222s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:27:25    222s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:27:25    222s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:27:25    222s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:27:25    222s] (I)       build grid graph end
[12/14 20:27:25    222s] (I)       numViaLayers=9
[12/14 20:27:25    222s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:27:25    222s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:27:25    222s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:27:25    222s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:27:25    222s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:27:25    222s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:27:25    222s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:27:25    222s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:27:25    222s] (I)       end build via table
[12/14 20:27:26    222s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:27:26    222s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/14 20:27:26    222s] (I)       readDataFromPlaceDB
[12/14 20:27:26    222s] (I)       Read net information..
[12/14 20:27:26    222s] [NR-eGR] Read numTotalNets=20849  numIgnoredNets=0
[12/14 20:27:26    222s] (I)       Read testcase time = 0.010 seconds
[12/14 20:27:26    222s] 
[12/14 20:27:26    222s] (I)       read default dcut vias
[12/14 20:27:26    222s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:27:26    222s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:27:26    222s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:27:26    222s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:27:26    222s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:27:26    222s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:27:26    222s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:27:26    222s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:27:26    222s] (I)       build grid graph start
[12/14 20:27:26    222s] (I)       build grid graph end
[12/14 20:27:26    222s] (I)       Model blockage into capacity
[12/14 20:27:26    222s] (I)       Read numBlocks=111595  numPreroutedWires=0  numCapScreens=0
[12/14 20:27:26    222s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:27:26    222s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:27:26    222s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:27:26    222s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:27:26    222s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:27:26    222s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:27:26    222s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:27:26    222s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:27:26    222s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:27:26    222s] (I)       Modeling time = 0.030 seconds
[12/14 20:27:26    222s] 
[12/14 20:27:26    222s] (I)       Number of ignored nets = 0
[12/14 20:27:26    222s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/14 20:27:26    222s] (I)       Number of clock nets = 1.  Ignored: No
[12/14 20:27:26    222s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:27:26    222s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:27:26    222s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:27:26    222s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:27:26    222s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:27:26    222s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:27:26    222s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:27:26    222s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/14 20:27:26    222s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1888.1 MB
[12/14 20:27:26    222s] (I)       Ndr track 0 does not exist
[12/14 20:27:26    222s] (I)       Layer1  viaCost=200.00
[12/14 20:27:26    222s] (I)       Layer2  viaCost=200.00
[12/14 20:27:26    222s] (I)       Layer3  viaCost=200.00
[12/14 20:27:26    222s] (I)       Layer4  viaCost=200.00
[12/14 20:27:26    222s] (I)       Layer5  viaCost=200.00
[12/14 20:27:26    222s] (I)       Layer6  viaCost=200.00
[12/14 20:27:26    222s] (I)       Layer7  viaCost=200.00
[12/14 20:27:26    222s] (I)       Layer8  viaCost=300.00
[12/14 20:27:26    222s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:27:26    222s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:27:26    222s] (I)       core area           :  (14080, 14080) - (685760, 685760)
[12/14 20:27:26    222s] (I)       Site Width          :   320  (dbu)
[12/14 20:27:26    222s] (I)       Row Height          :  2880  (dbu)
[12/14 20:27:26    222s] (I)       GCell Width         :  2880  (dbu)
[12/14 20:27:26    222s] (I)       GCell Height        :  2880  (dbu)
[12/14 20:27:26    222s] (I)       grid                :   243   243     9
[12/14 20:27:26    222s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/14 20:27:26    222s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/14 20:27:26    222s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:27:26    222s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:27:26    222s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:27:26    222s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:27:26    222s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/14 20:27:26    222s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:27:26    222s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:27:26    222s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:27:26    222s] (I)       --------------------------------------------------------
[12/14 20:27:26    222s] 
[12/14 20:27:26    222s] [NR-eGR] ============ Routing rule table ============
[12/14 20:27:26    222s] [NR-eGR] Rule id 0. Nets 20849 
[12/14 20:27:26    222s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:27:26    222s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:27:26    222s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:27:26    222s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:27:26    222s] [NR-eGR] ========================================
[12/14 20:27:26    222s] [NR-eGR] 
[12/14 20:27:26    222s] (I)       After initializing earlyGlobalRoute syMemory usage = 1888.1 MB
[12/14 20:27:26    222s] (I)       Loading and dumping file time : 0.12 seconds
[12/14 20:27:26    222s] (I)       ============= Initialization =============
[12/14 20:27:26    222s] (I)       totalPins=73627  totalGlobalPin=72970 (99.11%)
[12/14 20:27:26    222s] (I)       total 2D Cap : 3528061 = (1808304 H, 1719757 V)
[12/14 20:27:26    222s] [NR-eGR] Layer group 1: route 20849 net(s) in layer range [2, 9]
[12/14 20:27:26    222s] (I)       ============  Phase 1a Route ============
[12/14 20:27:26    222s] (I)       Phase 1a runs 0.04 seconds
[12/14 20:27:26    222s] (I)       Usage: 228081 = (113178 H, 114903 V) = (6.26% H, 6.68% V) = (3.260e+05um H, 3.309e+05um V)
[12/14 20:27:26    222s] (I)       
[12/14 20:27:26    222s] (I)       ============  Phase 1b Route ============
[12/14 20:27:26    222s] (I)       Usage: 228081 = (113178 H, 114903 V) = (6.26% H, 6.68% V) = (3.260e+05um H, 3.309e+05um V)
[12/14 20:27:26    222s] (I)       
[12/14 20:27:26    222s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 6.94% V. EstWL: 6.568733e+05um
[12/14 20:27:26    222s] (I)       ============  Phase 1c Route ============
[12/14 20:27:26    222s] (I)       Usage: 228081 = (113178 H, 114903 V) = (6.26% H, 6.68% V) = (3.260e+05um H, 3.309e+05um V)
[12/14 20:27:26    222s] (I)       
[12/14 20:27:26    222s] (I)       ============  Phase 1d Route ============
[12/14 20:27:26    222s] (I)       Usage: 228081 = (113178 H, 114903 V) = (6.26% H, 6.68% V) = (3.260e+05um H, 3.309e+05um V)
[12/14 20:27:26    222s] (I)       
[12/14 20:27:26    222s] (I)       ============  Phase 1e Route ============
[12/14 20:27:26    222s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:27:26    222s] (I)       Usage: 228081 = (113178 H, 114903 V) = (6.26% H, 6.68% V) = (3.260e+05um H, 3.309e+05um V)
[12/14 20:27:26    222s] (I)       
[12/14 20:27:26    222s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 6.94% V. EstWL: 6.568733e+05um
[12/14 20:27:26    222s] [NR-eGR] 
[12/14 20:27:26    222s] (I)       ============  Phase 1l Route ============
[12/14 20:27:26    222s] (I)       Phase 1l runs 0.06 seconds
[12/14 20:27:26    222s] (I)       
[12/14 20:27:26    222s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/14 20:27:26    222s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[12/14 20:27:26    222s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[12/14 20:27:26    222s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)         (13-14)    OverCon 
[12/14 20:27:26    222s] [NR-eGR] ---------------------------------------------------------------------------------
[12/14 20:27:26    222s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:27:26    222s] [NR-eGR] Layer2    6316(10.85%)    1144( 1.97%)      72( 0.12%)       2( 0.00%)   (12.95%) 
[12/14 20:27:26    222s] [NR-eGR] Layer3       1( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:27:26    222s] [NR-eGR] Layer4     434( 0.75%)      15( 0.03%)       3( 0.01%)       0( 0.00%)   ( 0.78%) 
[12/14 20:27:26    222s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:27:26    222s] [NR-eGR] Layer6      39( 0.07%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.07%) 
[12/14 20:27:26    222s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:27:26    222s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:27:26    222s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:27:26    222s] [NR-eGR] ---------------------------------------------------------------------------------
[12/14 20:27:26    222s] [NR-eGR] Total     6790( 1.50%)    1159( 0.26%)      75( 0.02%)       2( 0.00%)   ( 1.78%) 
[12/14 20:27:26    222s] [NR-eGR] 
[12/14 20:27:26    222s] (I)       Total Global Routing Runtime: 0.17 seconds
[12/14 20:27:26    222s] (I)       total 2D Cap : 3589818 = (1835800 H, 1754018 V)
[12/14 20:27:26    222s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.54% V
[12/14 20:27:26    222s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.99% V
[12/14 20:27:26    222s] [NR-eGR] End Peak syMemory usage = 1888.1 MB
[12/14 20:27:26    222s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.30 seconds
[12/14 20:27:26    222s] [hotspot] +------------+---------------+---------------+
[12/14 20:27:26    222s] [hotspot] |            |   max hotspot | total hotspot |
[12/14 20:27:26    222s] [hotspot] +------------+---------------+---------------+
[12/14 20:27:26    222s] [hotspot] | normalized |          7.22 |         21.00 |
[12/14 20:27:26    222s] [hotspot] +------------+---------------+---------------+
[12/14 20:27:26    222s] Local HotSpot Analysis: normalized max congestion hotspot area = 7.22, normalized total congestion hotspot area = 21.00 (area is in unit of 4 std-cell row bins)
[12/14 20:27:26    222s] [hotspot] max/total 7.22/21.00, big hotspot (>10) total 0.00
[12/14 20:27:26    222s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/14 20:27:26    222s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:27:26    222s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/14 20:27:26    222s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:27:26    222s] [hotspot] |  1  |   348.16   106.24   382.72   163.84 |        6.78   |
[12/14 20:27:26    222s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:27:26    222s] [hotspot] |  2  |    25.60   279.04    71.68   336.64 |        6.67   |
[12/14 20:27:26    222s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:27:26    222s] [hotspot] |  3  |   244.48   336.64   290.56   371.20 |        3.11   |
[12/14 20:27:26    222s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:27:26    222s] [hotspot] |  4  |   163.84   186.88   198.40   209.92 |        0.89   |
[12/14 20:27:26    222s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:27:26    222s] [hotspot] |  5  |   405.76   590.08   428.80   613.12 |        0.89   |
[12/14 20:27:26    222s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:27:26    222s] Top 5 hotspots total area: 18.33
[12/14 20:27:26    222s] OPERPROF: Starting DPlace-Init at level 1, MEM:1888.1M
[12/14 20:27:26    222s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1888.1M
[12/14 20:27:26    222s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1888.1M
[12/14 20:27:26    222s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.015, MEM:1888.1M
[12/14 20:27:26    222s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.015, MEM:1888.1M
[12/14 20:27:26    222s] Apply auto density screen in post-place stage.
[12/14 20:27:26    222s] Auto density screen increases utilization from 0.525 to 0.525
[12/14 20:27:26    222s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1888.1M
[12/14 20:27:26    222s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1888.1MB).
[12/14 20:27:26    222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.078, MEM:1888.1M
[12/14 20:27:26    222s] OPERPROF: Starting RefinePlace at level 1, MEM:1888.1M
[12/14 20:27:26    222s] *** Starting refinePlace (0:03:43 mem=1888.1M) ***
[12/14 20:27:26    222s] Total net bbox length = 5.635e+05 (2.776e+05 2.859e+05) (ext = 8.680e+03)
[12/14 20:27:26    222s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1888.1M
[12/14 20:27:26    222s] powerDomain PD_CORE: bins with density >  0.75 = 6.25 % ( 36 / 576 )
[12/14 20:27:26    222s] Density distribution unevenness ratio = 15.094%
[12/14 20:27:26    222s] RPlace IncrNP: Rollback Lev = -5
[12/14 20:27:26    222s] RPlace: Density =0.857778, incremental np is triggered.
[12/14 20:27:26    222s] incrNP running in 4 threads.
[12/14 20:27:26    222s] incr SKP is on..., with optDC mode
[12/14 20:27:28    226s] Persistent padding is off here.
[12/14 20:27:28    226s] Congestion driven padding in post-place stage.
[12/14 20:27:29    227s] Congestion driven padding increases utilization from 0.733 to 0.733
[12/14 20:27:29    227s] Congestion driven padding runtime: cpu = 0:00:00.7 real = 0:00:01.0 mem = 1941.9M
[12/14 20:27:29    227s] limitMaxMove 0, priorityInstMaxMove -1
[12/14 20:27:29    227s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[12/14 20:27:29    227s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/14 20:27:29    227s] No instances found in the vector
[12/14 20:27:29    227s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1953.1M, DRC: 0)
[12/14 20:27:29    227s] 0 (out of 0) MH cells were successfully legalized.
[12/14 20:27:36    244s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/14 20:27:36    244s] No instances found in the vector
[12/14 20:27:36    244s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2096.4M, DRC: 0)
[12/14 20:27:36    244s] 0 (out of 0) MH cells were successfully legalized.
[12/14 20:27:47    269s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/14 20:27:47    269s] No instances found in the vector
[12/14 20:27:47    269s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2096.4M, DRC: 0)
[12/14 20:27:47    269s] 0 (out of 0) MH cells were successfully legalized.
[12/14 20:27:58    295s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/14 20:27:58    295s] No instances found in the vector
[12/14 20:27:58    295s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2096.4M, DRC: 0)
[12/14 20:27:58    295s] 0 (out of 0) MH cells were successfully legalized.
[12/14 20:28:07    316s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/14 20:28:07    316s] No instances found in the vector
[12/14 20:28:07    316s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2096.4M, DRC: 0)
[12/14 20:28:07    316s] 0 (out of 0) MH cells were successfully legalized.
[12/14 20:28:14    334s] powerDomain PD_CORE: bins with density >  0.75 = 9.03 % ( 52 / 576 )
[12/14 20:28:14    334s] Density distribution unevenness ratio = 16.119%
[12/14 20:28:14    334s] RPlace postIncrNP: Density = 0.857778 -> 0.880000.
[12/14 20:28:14    334s] RPlace postIncrNP Info: Density distribution changes:
[12/14 20:28:14    334s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[12/14 20:28:14    334s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[12/14 20:28:14    334s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[12/14 20:28:14    334s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[12/14 20:28:14    334s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[12/14 20:28:14    334s] [0.85 - 0.90] :	 1 (0.17%) -> 1 (0.17%)
[12/14 20:28:14    334s] [0.80 - 0.85] :	 11 (1.91%) -> 17 (2.95%)
[12/14 20:28:14    334s] [CPU] RefinePlace/IncrNP (cpu=0:01:52, real=0:00:48.0, mem=1968.4MB) @(0:03:43 - 0:05:34).
[12/14 20:28:14    334s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:111.740, REAL:48.326, MEM:1968.4M
[12/14 20:28:14    334s] Move report: incrNP moves 18436 insts, mean move: 8.85 um, max move: 90.88 um
[12/14 20:28:14    334s] 	Max move on inst (FE_OFC247_n11586): (231.68, 137.92) --> (316.80, 143.68)
[12/14 20:28:14    334s] Move report: Timing Driven Placement moves 18436 insts, mean move: 8.85 um, max move: 90.88 um
[12/14 20:28:14    334s] 	Max move on inst (FE_OFC247_n11586): (231.68, 137.92) --> (316.80, 143.68)
[12/14 20:28:14    334s] 	Runtime: CPU: 0:01:52 REAL: 0:00:48.0 MEM: 1968.4MB
[12/14 20:28:14    334s] Starting refinePlace ...
[12/14 20:28:14    334s] powerDomain PD_CORE: bins with density >  0.75 = 9.03 % ( 52 / 576 )
[12/14 20:28:14    334s] Density distribution unevenness ratio = 16.116%
[12/14 20:28:14    334s]   Spread Effort: high, pre-route mode, useDDP on.
[12/14 20:28:14    334s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1968.4MB) @(0:05:34 - 0:05:35).
[12/14 20:28:14    334s] Move report: preRPlace moves 1046 insts, mean move: 1.09 um, max move: 8.32 um
[12/14 20:28:14    334s] 	Max move on inst (U8276): (526.72, 578.56) --> (521.28, 575.68)
[12/14 20:28:14    334s] 	Length: 32 sites, height: 1 rows, site name: unit, cell type: FADDX1
[12/14 20:28:14    334s] wireLenOptFixPriorityInst 0 inst fixed
[12/14 20:28:14    334s] tweakage running in 4 threads.
[12/14 20:28:14    334s] Placement tweakage begins.
[12/14 20:28:14    334s] wire length = 6.867e+05
[12/14 20:28:15    336s] wire length = 6.843e+05
[12/14 20:28:15    336s] Placement tweakage ends.
[12/14 20:28:15    336s] Move report: tweak moves 1744 insts, mean move: 5.36 um, max move: 31.36 um
[12/14 20:28:15    336s] 	Max move on inst (FE_OFC403_n8277): (482.88, 472.00) --> (514.24, 472.00)
[12/14 20:28:15    336s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.7, real=0:00:01.0, mem=1968.4MB) @(0:05:35 - 0:05:36).
[12/14 20:28:15    336s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:28:15    336s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1968.4MB) @(0:05:36 - 0:05:37).
[12/14 20:28:15    336s] Move report: Detail placement moves 2560 insts, mean move: 3.98 um, max move: 31.36 um
[12/14 20:28:15    336s] 	Max move on inst (FE_OFC403_n8277): (482.88, 472.00) --> (514.24, 472.00)
[12/14 20:28:15    336s] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:01.0 MEM: 1968.4MB
[12/14 20:28:15    336s] Statistics of distance of Instance movement in refine placement:
[12/14 20:28:15    336s]   maximum (X+Y) =       101.12 um
[12/14 20:28:15    336s]   inst (FE_OFC247_n11586) with max move: (231.68, 137.92) -> (327.04, 143.68)
[12/14 20:28:15    336s]   mean    (X+Y) =         8.96 um
[12/14 20:28:15    336s] Summary Report:
[12/14 20:28:15    336s] Instances move: 18429 (out of 18547 movable)
[12/14 20:28:15    336s] Instances flipped: 0
[12/14 20:28:15    336s] Mean displacement: 8.96 um
[12/14 20:28:15    336s] Max displacement: 101.12 um (Instance: FE_OFC247_n11586) (231.68, 137.92) -> (327.04, 143.68)
[12/14 20:28:15    336s] 	Length: 6 sites, height: 1 rows, site name: unit, cell type: NBUFFX2
[12/14 20:28:15    336s] Total instances moved : 18429
[12/14 20:28:15    336s] Total net bbox length = 5.547e+05 (2.753e+05 2.794e+05) (ext = 8.438e+03)
[12/14 20:28:15    336s] Runtime: CPU: 0:01:54 REAL: 0:00:49.0 MEM: 1968.4MB
[12/14 20:28:15    336s] [CPU] RefinePlace/total (cpu=0:01:54, real=0:00:49.0, mem=1968.4MB) @(0:03:43 - 0:05:37).
[12/14 20:28:15    336s] *** Finished refinePlace (0:05:37 mem=1968.4M) ***
[12/14 20:28:15    336s] OPERPROF: Finished RefinePlace at level 1, CPU:114.090, REAL:49.575, MEM:1968.4M
[12/14 20:28:15    336s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1968.4M
[12/14 20:28:15    336s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1968.4M
[12/14 20:28:15    336s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.019, MEM:1968.4M
[12/14 20:28:15    336s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.020, MEM:1968.4M
[12/14 20:28:15    336s] powerDomain PD_CORE: bins with density >  0.75 = 8.51 % ( 49 / 576 )
[12/14 20:28:15    336s] Density distribution unevenness ratio = 15.977%
[12/14 20:28:16    336s] Trial Route Overflow 0(H) 0(V)
[12/14 20:28:16    336s] Starting congestion repair ...
[12/14 20:28:16    336s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/14 20:28:16    336s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/14 20:28:16    336s] Starting Early Global Route congestion estimation: mem = 1968.4M
[12/14 20:28:16    336s] (I)       Reading DB...
[12/14 20:28:16    336s] (I)       before initializing RouteDB syMemory usage = 1968.4 MB
[12/14 20:28:16    336s] (I)       congestionReportName   : 
[12/14 20:28:16    336s] (I)       layerRangeFor2DCongestion : 
[12/14 20:28:16    336s] (I)       buildTerm2TermWires    : 1
[12/14 20:28:16    336s] (I)       doTrackAssignment      : 1
[12/14 20:28:16    336s] (I)       dumpBookshelfFiles     : 0
[12/14 20:28:16    336s] (I)       numThreads             : 4
[12/14 20:28:16    336s] (I)       bufferingAwareRouting  : false
[12/14 20:28:16    336s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:28:16    336s] (I)       honorPin               : false
[12/14 20:28:16    336s] (I)       honorPinGuide          : true
[12/14 20:28:16    336s] (I)       honorPartition         : false
[12/14 20:28:16    336s] (I)       allowPartitionCrossover: false
[12/14 20:28:16    336s] (I)       honorSingleEntry       : true
[12/14 20:28:16    336s] (I)       honorSingleEntryStrong : true
[12/14 20:28:16    336s] (I)       handleViaSpacingRule   : false
[12/14 20:28:16    336s] (I)       handleEolSpacingRule   : false
[12/14 20:28:16    336s] (I)       PDConstraint           : none
[12/14 20:28:16    336s] (I)       expBetterNDRHandling   : false
[12/14 20:28:16    336s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:28:16    336s] (I)       routingEffortLevel     : 3
[12/14 20:28:16    336s] (I)       effortLevel            : standard
[12/14 20:28:16    336s] [NR-eGR] minRouteLayer          : 2
[12/14 20:28:16    336s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:28:16    336s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:28:16    336s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:28:16    336s] (I)       numRowsPerGCell        : 1
[12/14 20:28:16    336s] (I)       speedUpLargeDesign     : 0
[12/14 20:28:16    336s] (I)       multiThreadingTA       : 1
[12/14 20:28:16    336s] (I)       blkAwareLayerSwitching : 1
[12/14 20:28:16    336s] (I)       optimizationMode       : false
[12/14 20:28:16    336s] (I)       routeSecondPG          : false
[12/14 20:28:16    336s] (I)       scenicRatioForLayerRelax: 0.00
[12/14 20:28:16    336s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:28:16    336s] (I)       punchThroughDistance   : 500.00
[12/14 20:28:16    336s] (I)       scenicBound            : 1.15
[12/14 20:28:16    336s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:28:16    336s] (I)       source-to-sink ratio   : 0.00
[12/14 20:28:16    336s] (I)       targetCongestionRatioH : 1.00
[12/14 20:28:16    336s] (I)       targetCongestionRatioV : 1.00
[12/14 20:28:16    336s] (I)       layerCongestionRatio   : 0.70
[12/14 20:28:16    336s] (I)       m1CongestionRatio      : 0.10
[12/14 20:28:16    336s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:28:16    336s] (I)       localRouteEffort       : 1.00
[12/14 20:28:16    336s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:28:16    336s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:28:16    336s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:28:16    336s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:28:16    336s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:28:16    336s] (I)       routeVias              : 
[12/14 20:28:16    336s] (I)       readTROption           : true
[12/14 20:28:16    336s] (I)       extraSpacingFactor     : 1.00
[12/14 20:28:16    336s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:28:16    336s] (I)       routeSelectedNetsOnly  : false
[12/14 20:28:16    336s] (I)       clkNetUseMaxDemand     : false
[12/14 20:28:16    336s] (I)       extraDemandForClocks   : 0
[12/14 20:28:16    336s] (I)       steinerRemoveLayers    : false
[12/14 20:28:16    336s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:28:16    336s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:28:16    336s] (I)       similarTopologyRoutingFast : false
[12/14 20:28:16    336s] (I)       spanningTreeRefinement : false
[12/14 20:28:16    336s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:28:16    336s] (I)       starting read tracks
[12/14 20:28:16    336s] (I)       build grid graph
[12/14 20:28:16    336s] (I)       build grid graph start
[12/14 20:28:16    336s] [NR-eGR] Layer1 has no routable track
[12/14 20:28:16    336s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:28:16    336s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:28:16    336s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:28:16    336s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:28:16    336s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:28:16    336s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:28:16    336s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:28:16    336s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:28:16    336s] (I)       build grid graph end
[12/14 20:28:16    336s] (I)       numViaLayers=9
[12/14 20:28:16    336s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:28:16    336s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:28:16    336s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:28:16    336s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:28:16    336s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:28:16    336s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:28:16    336s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:28:16    336s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:28:16    336s] (I)       end build via table
[12/14 20:28:16    336s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:28:16    336s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/14 20:28:16    336s] (I)       readDataFromPlaceDB
[12/14 20:28:16    336s] (I)       Read net information..
[12/14 20:28:16    336s] [NR-eGR] Read numTotalNets=20849  numIgnoredNets=0
[12/14 20:28:16    336s] (I)       Read testcase time = 0.000 seconds
[12/14 20:28:16    336s] 
[12/14 20:28:16    336s] (I)       read default dcut vias
[12/14 20:28:16    336s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:28:16    336s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:28:16    336s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:28:16    336s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:28:16    336s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:28:16    336s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:28:16    336s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:28:16    336s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:28:16    337s] (I)       build grid graph start
[12/14 20:28:16    337s] (I)       build grid graph end
[12/14 20:28:16    337s] (I)       Model blockage into capacity
[12/14 20:28:16    337s] (I)       Read numBlocks=111595  numPreroutedWires=0  numCapScreens=0
[12/14 20:28:16    337s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:28:16    337s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:28:16    337s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:28:16    337s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:28:16    337s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:28:16    337s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:28:16    337s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:28:16    337s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:28:16    337s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:28:16    337s] (I)       Modeling time = 0.030 seconds
[12/14 20:28:16    337s] 
[12/14 20:28:16    337s] (I)       Number of ignored nets = 0
[12/14 20:28:16    337s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/14 20:28:16    337s] (I)       Number of clock nets = 1.  Ignored: No
[12/14 20:28:16    337s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:28:16    337s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:28:16    337s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:28:16    337s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:28:16    337s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:28:16    337s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:28:16    337s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:28:16    337s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/14 20:28:16    337s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1968.4 MB
[12/14 20:28:16    337s] (I)       Ndr track 0 does not exist
[12/14 20:28:16    337s] (I)       Layer1  viaCost=200.00
[12/14 20:28:16    337s] (I)       Layer2  viaCost=200.00
[12/14 20:28:16    337s] (I)       Layer3  viaCost=200.00
[12/14 20:28:16    337s] (I)       Layer4  viaCost=200.00
[12/14 20:28:16    337s] (I)       Layer5  viaCost=200.00
[12/14 20:28:16    337s] (I)       Layer6  viaCost=200.00
[12/14 20:28:16    337s] (I)       Layer7  viaCost=200.00
[12/14 20:28:16    337s] (I)       Layer8  viaCost=300.00
[12/14 20:28:16    337s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:28:16    337s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:28:16    337s] (I)       core area           :  (14080, 14080) - (685760, 685760)
[12/14 20:28:16    337s] (I)       Site Width          :   320  (dbu)
[12/14 20:28:16    337s] (I)       Row Height          :  2880  (dbu)
[12/14 20:28:16    337s] (I)       GCell Width         :  2880  (dbu)
[12/14 20:28:16    337s] (I)       GCell Height        :  2880  (dbu)
[12/14 20:28:16    337s] (I)       grid                :   243   243     9
[12/14 20:28:16    337s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/14 20:28:16    337s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/14 20:28:16    337s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:28:16    337s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:28:16    337s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:28:16    337s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:28:16    337s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/14 20:28:16    337s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:28:16    337s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:28:16    337s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:28:16    337s] (I)       --------------------------------------------------------
[12/14 20:28:16    337s] 
[12/14 20:28:16    337s] [NR-eGR] ============ Routing rule table ============
[12/14 20:28:16    337s] [NR-eGR] Rule id 0. Nets 20849 
[12/14 20:28:16    337s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:28:16    337s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:28:16    337s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:28:16    337s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:28:16    337s] [NR-eGR] ========================================
[12/14 20:28:16    337s] [NR-eGR] 
[12/14 20:28:16    337s] (I)       After initializing earlyGlobalRoute syMemory usage = 1968.4 MB
[12/14 20:28:16    337s] (I)       Loading and dumping file time : 0.11 seconds
[12/14 20:28:16    337s] (I)       ============= Initialization =============
[12/14 20:28:16    337s] (I)       totalPins=73627  totalGlobalPin=73236 (99.47%)
[12/14 20:28:16    337s] (I)       total 2D Cap : 3528061 = (1808304 H, 1719757 V)
[12/14 20:28:16    337s] [NR-eGR] Layer group 1: route 20849 net(s) in layer range [2, 9]
[12/14 20:28:16    337s] (I)       ============  Phase 1a Route ============
[12/14 20:28:16    337s] (I)       Phase 1a runs 0.04 seconds
[12/14 20:28:16    337s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/14 20:28:16    337s] (I)       Usage: 227948 = (113740 H, 114208 V) = (6.29% H, 6.64% V) = (3.276e+05um H, 3.289e+05um V)
[12/14 20:28:16    337s] (I)       
[12/14 20:28:16    337s] (I)       ============  Phase 1b Route ============
[12/14 20:28:16    337s] (I)       Phase 1b runs 0.01 seconds
[12/14 20:28:16    337s] (I)       Usage: 229122 = (114610 H, 114512 V) = (6.34% H, 6.66% V) = (3.301e+05um H, 3.298e+05um V)
[12/14 20:28:16    337s] (I)       
[12/14 20:28:16    337s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 4.73% V. EstWL: 6.598714e+05um
[12/14 20:28:16    337s] (I)       ============  Phase 1c Route ============
[12/14 20:28:16    337s] (I)       Level2 Grid: 49 x 49
[12/14 20:28:16    337s] (I)       Phase 1c runs 0.01 seconds
[12/14 20:28:16    337s] (I)       Usage: 229122 = (114610 H, 114512 V) = (6.34% H, 6.66% V) = (3.301e+05um H, 3.298e+05um V)
[12/14 20:28:16    337s] (I)       
[12/14 20:28:16    337s] (I)       ============  Phase 1d Route ============
[12/14 20:28:16    337s] (I)       Phase 1d runs 0.01 seconds
[12/14 20:28:16    337s] (I)       Usage: 229155 = (114637 H, 114518 V) = (6.34% H, 6.66% V) = (3.302e+05um H, 3.298e+05um V)
[12/14 20:28:16    337s] (I)       
[12/14 20:28:16    337s] (I)       ============  Phase 1e Route ============
[12/14 20:28:16    337s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:28:16    337s] (I)       Usage: 229155 = (114637 H, 114518 V) = (6.34% H, 6.66% V) = (3.302e+05um H, 3.298e+05um V)
[12/14 20:28:16    337s] (I)       
[12/14 20:28:16    337s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 4.68% V. EstWL: 6.599664e+05um
[12/14 20:28:16    337s] [NR-eGR] 
[12/14 20:28:16    337s] (I)       ============  Phase 1l Route ============
[12/14 20:28:16    337s] (I)       Phase 1l runs 0.05 seconds
[12/14 20:28:16    337s] (I)       
[12/14 20:28:16    337s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/14 20:28:16    337s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[12/14 20:28:16    337s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[12/14 20:28:16    337s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)         (13-13)    OverCon 
[12/14 20:28:16    337s] [NR-eGR] ---------------------------------------------------------------------------------
[12/14 20:28:16    337s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:28:16    337s] [NR-eGR] Layer2    6490(11.15%)     964( 1.66%)      31( 0.05%)       1( 0.00%)   (12.86%) 
[12/14 20:28:16    337s] [NR-eGR] Layer3       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:28:16    337s] [NR-eGR] Layer4     385( 0.66%)       8( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.68%) 
[12/14 20:28:16    337s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:28:16    337s] [NR-eGR] Layer6      15( 0.03%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.03%) 
[12/14 20:28:16    337s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:28:16    337s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:28:16    337s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:28:16    337s] [NR-eGR] ---------------------------------------------------------------------------------
[12/14 20:28:16    337s] [NR-eGR] Total     6890( 1.52%)     972( 0.22%)      31( 0.01%)       1( 0.00%)   ( 1.75%) 
[12/14 20:28:16    337s] [NR-eGR] 
[12/14 20:28:16    337s] (I)       Total Global Routing Runtime: 0.21 seconds
[12/14 20:28:16    337s] (I)       total 2D Cap : 3589818 = (1835800 H, 1754018 V)
[12/14 20:28:16    337s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.31% V
[12/14 20:28:16    337s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.53% V
[12/14 20:28:16    337s] Early Global Route congestion estimation runtime: 0.32 seconds, mem = 1968.4M
[12/14 20:28:16    337s] [hotspot] +------------+---------------+---------------+
[12/14 20:28:16    337s] [hotspot] |            |   max hotspot | total hotspot |
[12/14 20:28:16    337s] [hotspot] +------------+---------------+---------------+
[12/14 20:28:16    337s] [hotspot] | normalized |          4.00 |          5.78 |
[12/14 20:28:16    337s] [hotspot] +------------+---------------+---------------+
[12/14 20:28:16    337s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.00, normalized total congestion hotspot area = 5.78 (area is in unit of 4 std-cell row bins)
[12/14 20:28:16    337s] [hotspot] max/total 4.00/5.78, big hotspot (>10) total 0.00
[12/14 20:28:16    337s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[12/14 20:28:16    337s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:28:16    337s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/14 20:28:16    337s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:28:16    337s] [hotspot] |  1  |    37.12   290.56    94.72   336.64 |        4.00   |
[12/14 20:28:16    337s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:28:16    337s] [hotspot] |  2  |   232.96   325.12   290.56   371.20 |        0.89   |
[12/14 20:28:16    337s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:28:16    337s] [hotspot] |  3  |   279.04   578.56   313.60   613.12 |        0.44   |
[12/14 20:28:16    337s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:28:16    337s] [hotspot] |  4  |   417.28   590.08   451.84   624.64 |        0.44   |
[12/14 20:28:16    337s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:28:16    337s] Top 4 hotspots total area: 5.78
[12/14 20:28:16    337s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1968.4M
[12/14 20:28:16    337s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1968.4M
[12/14 20:28:16    337s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1968.4M
[12/14 20:28:16    337s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.030, REAL:0.019, MEM:1968.4M
[12/14 20:28:16    337s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.050, REAL:0.035, MEM:1968.4M
[12/14 20:28:16    337s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.035, MEM:1968.4M
[12/14 20:28:16    337s] Apply auto density screen in post-place stage.
[12/14 20:28:16    337s] Auto density screen increases utilization from 0.525 to 0.525
[12/14 20:28:16    337s] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1968.4M
[12/14 20:28:16    337s] 
[12/14 20:28:16    337s] Persistent padding is off here.
[12/14 20:28:16    337s] Congestion driven padding in post-place stage.
[12/14 20:28:17    338s] Congestion driven padding increases utilization from 0.739 to 0.739
[12/14 20:28:17    338s] Congestion driven padding runtime: cpu = 0:00:00.7 real = 0:00:01.0 mem = 1968.4M
[12/14 20:28:17    338s] [adp] 0:1:1:1
[12/14 20:28:17    338s] Start repairing congestion with area based rollback level
[12/14 20:28:17    338s] limitMaxMove -1, priorityInstMaxMove 3
[12/14 20:28:17    338s] congRepair: freely movable inst 18547, preplaced inst 0, priority inst 0, db fixed inst 0
[12/14 20:28:17    338s] Iteration  4: Skipped
[12/14 20:28:17    338s] limitMaxMove -1, priorityInstMaxMove 3
[12/14 20:28:17    338s] congRepair: freely movable inst 18547, preplaced inst 0, priority inst 0, db fixed inst 0
[12/14 20:28:17    338s] Iteration  5: Skipped
[12/14 20:28:17    338s] limitMaxMove -1, priorityInstMaxMove 3
[12/14 20:28:17    338s] congRepair: freely movable inst 18547, preplaced inst 0, priority inst 0, db fixed inst 0
[12/14 20:28:17    338s] Iteration  6: Skipped
[12/14 20:28:17    338s] limitMaxMove -1, priorityInstMaxMove 3
[12/14 20:28:17    338s] congRepair: freely movable inst 18547, preplaced inst 0, priority inst 0, db fixed inst 0
[12/14 20:28:18    339s] Iteration  7: Skipped
[12/14 20:28:18    339s] limitMaxMove -1, priorityInstMaxMove 3
[12/14 20:28:18    339s] congRepair: freely movable inst 18547, preplaced inst 0, priority inst 0, db fixed inst 0
[12/14 20:28:18    339s] Iteration  8: Skipped
[12/14 20:28:18    339s] limitMaxMove -1, priorityInstMaxMove 3
[12/14 20:28:18    339s] congRepair: freely movable inst 18547, preplaced inst 0, priority inst 0, db fixed inst 0
[12/14 20:28:18    339s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/14 20:28:18    339s] No instances found in the vector
[12/14 20:28:18    339s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1968.4M, DRC: 0)
[12/14 20:28:18    339s] 0 (out of 0) MH cells were successfully legalized.
[12/14 20:28:19    342s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/14 20:28:19    343s] Congestion driven padding in post-place stage.
[12/14 20:28:19    343s] Congestion driven padding increases utilization from 0.739 to 0.738
[12/14 20:28:19    343s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 2032.4M
[12/14 20:28:19    343s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/14 20:28:19    343s] No instances found in the vector
[12/14 20:28:19    343s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2032.4M, DRC: 0)
[12/14 20:28:19    343s] 0 (out of 0) MH cells were successfully legalized.
[12/14 20:28:20    344s] Iteration  9: Total net bbox = 5.299e+05 (2.63e+05 2.67e+05)
[12/14 20:28:20    344s]               Est.  stn bbox = 6.947e+05 (3.44e+05 3.51e+05)
[12/14 20:28:20    344s]               cpu = 0:00:04.7 real = 0:00:02.0 mem = 1931.6M
[12/14 20:28:20    344s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/14 20:28:20    344s] No instances found in the vector
[12/14 20:28:20    344s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1931.6M, DRC: 0)
[12/14 20:28:20    344s] 0 (out of 0) MH cells were successfully legalized.
[12/14 20:28:21    348s] Iteration 10: Total net bbox = 5.462e+05 (2.69e+05 2.77e+05)
[12/14 20:28:21    348s]               Est.  stn bbox = 7.107e+05 (3.49e+05 3.61e+05)
[12/14 20:28:21    348s]               cpu = 0:00:04.1 real = 0:00:01.0 mem = 1931.6M
[12/14 20:28:21    348s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/14 20:28:21    348s] No instances found in the vector
[12/14 20:28:21    348s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1931.6M, DRC: 0)
[12/14 20:28:21    348s] 0 (out of 0) MH cells were successfully legalized.
[12/14 20:28:22    351s] Iteration 11: Total net bbox = 5.427e+05 (2.65e+05 2.78e+05)
[12/14 20:28:22    351s]               Est.  stn bbox = 7.065e+05 (3.45e+05 3.62e+05)
[12/14 20:28:22    351s]               cpu = 0:00:03.7 real = 0:00:01.0 mem = 1933.5M
[12/14 20:28:22    352s] CongRepair sets shifter mode to gplace
[12/14 20:28:22    352s] OPERPROF: Starting DPlace-Init at level 1, MEM:1901.5M
[12/14 20:28:22    352s] #spOpts: mergeVia=F 
[12/14 20:28:22    352s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1901.5M
[12/14 20:28:22    352s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1901.5M
[12/14 20:28:22    352s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1901.5M
[12/14 20:28:22    352s] Core basic site is unit
[12/14 20:28:22    352s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:28:22    352s] Mark StBox On SiteArr starts
[12/14 20:28:22    352s] Mark StBox On SiteArr ends
[12/14 20:28:22    352s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.200, REAL:0.069, MEM:1901.5M
[12/14 20:28:22    352s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.210, REAL:0.082, MEM:1901.5M
[12/14 20:28:22    352s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.210, REAL:0.082, MEM:1901.5M
[12/14 20:28:22    352s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1901.5MB).
[12/14 20:28:22    352s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.107, MEM:1901.5M
[12/14 20:28:22    352s] OPERPROF: Starting RefinePlace at level 1, MEM:1901.5M
[12/14 20:28:22    352s] *** Starting refinePlace (0:05:52 mem=1901.5M) ***
[12/14 20:28:22    352s] Total net bbox length = 5.483e+05 (2.706e+05 2.777e+05) (ext = 8.424e+03)
[12/14 20:28:22    352s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[12/14 20:28:22    352s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:28:22    352s] Starting refinePlace ...
[12/14 20:28:22    352s] powerDomain PD_CORE: bins with density >  0.75 = 6.94 % ( 40 / 576 )
[12/14 20:28:22    352s] Density distribution unevenness ratio = 16.194%
[12/14 20:28:23    352s]   Spread Effort: high, pre-route mode, useDDP on.
[12/14 20:28:23    352s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=1901.5MB) @(0:05:52 - 0:05:53).
[12/14 20:28:23    352s] Move report: preRPlace moves 18547 insts, mean move: 0.85 um, max move: 6.43 um
[12/14 20:28:23    352s] 	Max move on inst (intadd_14xU16): (48.21, 519.28) --> (50.56, 515.20)
[12/14 20:28:23    352s] 	Length: 32 sites, height: 1 rows, site name: unit, cell type: FADDX1
[12/14 20:28:23    352s] wireLenOptFixPriorityInst 0 inst fixed
[12/14 20:28:23    352s] tweakage running in 4 threads.
[12/14 20:28:23    352s] Placement tweakage begins.
[12/14 20:28:23    352s] wire length = 6.736e+05
[12/14 20:28:23    354s] wire length = 6.723e+05
[12/14 20:28:23    354s] Placement tweakage ends.
[12/14 20:28:23    354s] Move report: tweak moves 1292 insts, mean move: 4.94 um, max move: 37.44 um
[12/14 20:28:23    354s] 	Max move on inst (FE_OFC184_sta_FLT_OldSample1_D_4): (384.96, 221.44) --> (422.40, 221.44)
[12/14 20:28:23    354s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.6, real=0:00:00.0, mem=1901.5MB) @(0:05:53 - 0:05:54).
[12/14 20:28:23    354s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:28:23    354s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1901.5MB) @(0:05:54 - 0:05:54).
[12/14 20:28:23    354s] Move report: Detail placement moves 18547 insts, mean move: 1.17 um, max move: 38.14 um
[12/14 20:28:23    354s] 	Max move on inst (FE_OFC184_sta_FLT_OldSample1_D_4): (385.00, 222.18) --> (422.40, 221.44)
[12/14 20:28:23    354s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:01.0 MEM: 1901.5MB
[12/14 20:28:23    354s] Statistics of distance of Instance movement in refine placement:
[12/14 20:28:23    354s]   maximum (X+Y) =        38.14 um
[12/14 20:28:23    354s]   inst (FE_OFC184_sta_FLT_OldSample1_D_4) with max move: (384.999, 222.175) -> (422.4, 221.44)
[12/14 20:28:23    354s]   mean    (X+Y) =         1.17 um
[12/14 20:28:23    354s] Summary Report:
[12/14 20:28:23    354s] Instances move: 18547 (out of 18547 movable)
[12/14 20:28:23    354s] Instances flipped: 0
[12/14 20:28:23    354s] Mean displacement: 1.17 um
[12/14 20:28:23    354s] Max displacement: 38.14 um (Instance: FE_OFC184_sta_FLT_OldSample1_D_4) (384.999, 222.175) -> (422.4, 221.44)
[12/14 20:28:23    354s] 	Length: 6 sites, height: 1 rows, site name: unit, cell type: NBUFFX2
[12/14 20:28:23    354s] Total instances moved : 18547
[12/14 20:28:23    354s] Total net bbox length = 5.506e+05 (2.705e+05 2.801e+05) (ext = 8.417e+03)
[12/14 20:28:23    354s] Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 1901.5MB
[12/14 20:28:23    354s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:01.0, mem=1901.5MB) @(0:05:52 - 0:05:54).
[12/14 20:28:23    354s] *** Finished refinePlace (0:05:54 mem=1901.5M) ***
[12/14 20:28:23    354s] OPERPROF: Finished RefinePlace at level 1, CPU:2.180, REAL:1.187, MEM:1901.5M
[12/14 20:28:24    354s] Starting Early Global Route congestion estimation: mem = 1901.5M
[12/14 20:28:24    354s] (I)       Reading DB...
[12/14 20:28:24    354s] (I)       before initializing RouteDB syMemory usage = 1915.8 MB
[12/14 20:28:24    354s] (I)       congestionReportName   : 
[12/14 20:28:24    354s] (I)       layerRangeFor2DCongestion : 
[12/14 20:28:24    354s] (I)       buildTerm2TermWires    : 1
[12/14 20:28:24    354s] (I)       doTrackAssignment      : 1
[12/14 20:28:24    354s] (I)       dumpBookshelfFiles     : 0
[12/14 20:28:24    354s] (I)       numThreads             : 4
[12/14 20:28:24    354s] (I)       bufferingAwareRouting  : false
[12/14 20:28:24    354s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:28:24    354s] (I)       honorPin               : false
[12/14 20:28:24    354s] (I)       honorPinGuide          : true
[12/14 20:28:24    354s] (I)       honorPartition         : false
[12/14 20:28:24    354s] (I)       allowPartitionCrossover: false
[12/14 20:28:24    354s] (I)       honorSingleEntry       : true
[12/14 20:28:24    354s] (I)       honorSingleEntryStrong : true
[12/14 20:28:24    354s] (I)       handleViaSpacingRule   : false
[12/14 20:28:24    354s] (I)       handleEolSpacingRule   : false
[12/14 20:28:24    354s] (I)       PDConstraint           : none
[12/14 20:28:24    354s] (I)       expBetterNDRHandling   : false
[12/14 20:28:24    354s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:28:24    354s] (I)       routingEffortLevel     : 3
[12/14 20:28:24    354s] (I)       effortLevel            : standard
[12/14 20:28:24    354s] [NR-eGR] minRouteLayer          : 2
[12/14 20:28:24    354s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:28:24    354s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:28:24    354s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:28:24    354s] (I)       numRowsPerGCell        : 1
[12/14 20:28:24    354s] (I)       speedUpLargeDesign     : 0
[12/14 20:28:24    354s] (I)       multiThreadingTA       : 1
[12/14 20:28:24    354s] (I)       blkAwareLayerSwitching : 1
[12/14 20:28:24    354s] (I)       optimizationMode       : false
[12/14 20:28:24    354s] (I)       routeSecondPG          : false
[12/14 20:28:24    354s] (I)       scenicRatioForLayerRelax: 0.00
[12/14 20:28:24    354s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:28:24    354s] (I)       punchThroughDistance   : 500.00
[12/14 20:28:24    354s] (I)       scenicBound            : 1.15
[12/14 20:28:24    354s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:28:24    354s] (I)       source-to-sink ratio   : 0.00
[12/14 20:28:24    354s] (I)       targetCongestionRatioH : 1.00
[12/14 20:28:24    354s] (I)       targetCongestionRatioV : 1.00
[12/14 20:28:24    354s] (I)       layerCongestionRatio   : 0.70
[12/14 20:28:24    354s] (I)       m1CongestionRatio      : 0.10
[12/14 20:28:24    354s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:28:24    354s] (I)       localRouteEffort       : 1.00
[12/14 20:28:24    354s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:28:24    354s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:28:24    354s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:28:24    354s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:28:24    354s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:28:24    354s] (I)       routeVias              : 
[12/14 20:28:24    354s] (I)       readTROption           : true
[12/14 20:28:24    354s] (I)       extraSpacingFactor     : 1.00
[12/14 20:28:24    354s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:28:24    354s] (I)       routeSelectedNetsOnly  : false
[12/14 20:28:24    354s] (I)       clkNetUseMaxDemand     : false
[12/14 20:28:24    354s] (I)       extraDemandForClocks   : 0
[12/14 20:28:24    354s] (I)       steinerRemoveLayers    : false
[12/14 20:28:24    354s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:28:24    354s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:28:24    354s] (I)       similarTopologyRoutingFast : false
[12/14 20:28:24    354s] (I)       spanningTreeRefinement : false
[12/14 20:28:24    354s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:28:24    354s] (I)       starting read tracks
[12/14 20:28:24    354s] (I)       build grid graph
[12/14 20:28:24    354s] (I)       build grid graph start
[12/14 20:28:24    354s] [NR-eGR] Layer1 has no routable track
[12/14 20:28:24    354s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:28:24    354s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:28:24    354s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:28:24    354s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:28:24    354s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:28:24    354s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:28:24    354s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:28:24    354s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:28:24    354s] (I)       build grid graph end
[12/14 20:28:24    354s] (I)       numViaLayers=9
[12/14 20:28:24    354s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:28:24    354s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:28:24    354s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:28:24    354s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:28:24    354s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:28:24    354s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:28:24    354s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:28:24    354s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:28:24    354s] (I)       end build via table
[12/14 20:28:24    354s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:28:24    354s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/14 20:28:24    354s] (I)       readDataFromPlaceDB
[12/14 20:28:24    354s] (I)       Read net information..
[12/14 20:28:24    354s] [NR-eGR] Read numTotalNets=20849  numIgnoredNets=0
[12/14 20:28:24    354s] (I)       Read testcase time = 0.010 seconds
[12/14 20:28:24    354s] 
[12/14 20:28:24    354s] (I)       read default dcut vias
[12/14 20:28:24    354s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:28:24    354s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:28:24    354s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:28:24    354s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:28:24    354s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:28:24    354s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:28:24    354s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:28:24    354s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:28:24    354s] (I)       build grid graph start
[12/14 20:28:24    354s] (I)       build grid graph end
[12/14 20:28:24    354s] (I)       Model blockage into capacity
[12/14 20:28:24    354s] (I)       Read numBlocks=111595  numPreroutedWires=0  numCapScreens=0
[12/14 20:28:24    354s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:28:24    354s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:28:24    354s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:28:24    354s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:28:24    354s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:28:24    354s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:28:24    354s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:28:24    354s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:28:24    354s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:28:24    354s] (I)       Modeling time = 0.030 seconds
[12/14 20:28:24    354s] 
[12/14 20:28:24    354s] (I)       Number of ignored nets = 0
[12/14 20:28:24    354s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/14 20:28:24    354s] (I)       Number of clock nets = 1.  Ignored: No
[12/14 20:28:24    354s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:28:24    354s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:28:24    354s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:28:24    354s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:28:24    354s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:28:24    354s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:28:24    354s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:28:24    354s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/14 20:28:24    354s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1915.8 MB
[12/14 20:28:24    354s] (I)       Ndr track 0 does not exist
[12/14 20:28:24    354s] (I)       Layer1  viaCost=200.00
[12/14 20:28:24    354s] (I)       Layer2  viaCost=200.00
[12/14 20:28:24    354s] (I)       Layer3  viaCost=200.00
[12/14 20:28:24    354s] (I)       Layer4  viaCost=200.00
[12/14 20:28:24    354s] (I)       Layer5  viaCost=200.00
[12/14 20:28:24    354s] (I)       Layer6  viaCost=200.00
[12/14 20:28:24    354s] (I)       Layer7  viaCost=200.00
[12/14 20:28:24    354s] (I)       Layer8  viaCost=300.00
[12/14 20:28:24    354s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:28:24    354s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:28:24    354s] (I)       core area           :  (14080, 14080) - (685760, 685760)
[12/14 20:28:24    354s] (I)       Site Width          :   320  (dbu)
[12/14 20:28:24    354s] (I)       Row Height          :  2880  (dbu)
[12/14 20:28:24    354s] (I)       GCell Width         :  2880  (dbu)
[12/14 20:28:24    354s] (I)       GCell Height        :  2880  (dbu)
[12/14 20:28:24    354s] (I)       grid                :   243   243     9
[12/14 20:28:24    354s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/14 20:28:24    354s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/14 20:28:24    354s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:28:24    354s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:28:24    354s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:28:24    354s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:28:24    354s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/14 20:28:24    354s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:28:24    354s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:28:24    354s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:28:24    354s] (I)       --------------------------------------------------------
[12/14 20:28:24    354s] 
[12/14 20:28:24    354s] [NR-eGR] ============ Routing rule table ============
[12/14 20:28:24    354s] [NR-eGR] Rule id 0. Nets 20849 
[12/14 20:28:24    354s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:28:24    354s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:28:24    354s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:28:24    354s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:28:24    354s] [NR-eGR] ========================================
[12/14 20:28:24    354s] [NR-eGR] 
[12/14 20:28:24    354s] (I)       After initializing earlyGlobalRoute syMemory usage = 1915.8 MB
[12/14 20:28:24    354s] (I)       Loading and dumping file time : 0.11 seconds
[12/14 20:28:24    354s] (I)       ============= Initialization =============
[12/14 20:28:24    354s] (I)       totalPins=73627  totalGlobalPin=73112 (99.30%)
[12/14 20:28:24    354s] (I)       total 2D Cap : 3528061 = (1808304 H, 1719757 V)
[12/14 20:28:24    354s] [NR-eGR] Layer group 1: route 20849 net(s) in layer range [2, 9]
[12/14 20:28:24    354s] (I)       ============  Phase 1a Route ============
[12/14 20:28:24    354s] (I)       Phase 1a runs 0.04 seconds
[12/14 20:28:24    354s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/14 20:28:24    354s] (I)       Usage: 224930 = (111140 H, 113790 V) = (6.15% H, 6.62% V) = (3.201e+05um H, 3.277e+05um V)
[12/14 20:28:24    354s] (I)       
[12/14 20:28:24    354s] (I)       ============  Phase 1b Route ============
[12/14 20:28:24    354s] (I)       Phase 1b runs 0.01 seconds
[12/14 20:28:24    354s] (I)       Usage: 225863 = (111823 H, 114040 V) = (6.18% H, 6.63% V) = (3.221e+05um H, 3.284e+05um V)
[12/14 20:28:24    354s] (I)       
[12/14 20:28:24    354s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 5.06% V. EstWL: 6.504854e+05um
[12/14 20:28:24    354s] (I)       ============  Phase 1c Route ============
[12/14 20:28:24    354s] (I)       Level2 Grid: 49 x 49
[12/14 20:28:24    354s] (I)       Phase 1c runs 0.01 seconds
[12/14 20:28:24    354s] (I)       Usage: 225863 = (111823 H, 114040 V) = (6.18% H, 6.63% V) = (3.221e+05um H, 3.284e+05um V)
[12/14 20:28:24    354s] (I)       
[12/14 20:28:24    354s] (I)       ============  Phase 1d Route ============
[12/14 20:28:24    354s] (I)       Phase 1d runs 0.00 seconds
[12/14 20:28:24    354s] (I)       Usage: 225896 = (111852 H, 114044 V) = (6.19% H, 6.63% V) = (3.221e+05um H, 3.284e+05um V)
[12/14 20:28:24    354s] (I)       
[12/14 20:28:24    354s] (I)       ============  Phase 1e Route ============
[12/14 20:28:24    354s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:28:24    354s] (I)       Usage: 225896 = (111852 H, 114044 V) = (6.19% H, 6.63% V) = (3.221e+05um H, 3.284e+05um V)
[12/14 20:28:24    354s] (I)       
[12/14 20:28:24    354s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 5.01% V. EstWL: 6.505805e+05um
[12/14 20:28:24    354s] [NR-eGR] 
[12/14 20:28:24    354s] (I)       ============  Phase 1l Route ============
[12/14 20:28:24    354s] (I)       Phase 1l runs 0.06 seconds
[12/14 20:28:24    354s] (I)       
[12/14 20:28:24    354s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/14 20:28:24    354s] [NR-eGR]                OverCon         OverCon         OverCon            
[12/14 20:28:24    354s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[12/14 20:28:24    354s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)    OverCon 
[12/14 20:28:24    354s] [NR-eGR] ------------------------------------------------------------------
[12/14 20:28:24    354s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:28:24    354s] [NR-eGR] Layer2    6641(11.41%)     954( 1.64%)      40( 0.07%)   (13.12%) 
[12/14 20:28:24    354s] [NR-eGR] Layer3       5( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/14 20:28:24    354s] [NR-eGR] Layer4     349( 0.60%)       6( 0.01%)       0( 0.00%)   ( 0.61%) 
[12/14 20:28:24    354s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:28:24    354s] [NR-eGR] Layer6       8( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/14 20:28:24    354s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:28:24    354s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:28:24    354s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:28:24    354s] [NR-eGR] ------------------------------------------------------------------
[12/14 20:28:24    354s] [NR-eGR] Total     7003( 1.55%)     960( 0.21%)      40( 0.01%)   ( 1.77%) 
[12/14 20:28:24    354s] [NR-eGR] 
[12/14 20:28:24    354s] (I)       Total Global Routing Runtime: 0.19 seconds
[12/14 20:28:24    354s] (I)       total 2D Cap : 3589818 = (1835800 H, 1754018 V)
[12/14 20:28:24    354s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.30% V
[12/14 20:28:24    354s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.52% V
[12/14 20:28:24    354s] Early Global Route congestion estimation runtime: 0.31 seconds, mem = 1915.8M
[12/14 20:28:24    354s] [hotspot] +------------+---------------+---------------+
[12/14 20:28:24    354s] [hotspot] |            |   max hotspot | total hotspot |
[12/14 20:28:24    354s] [hotspot] +------------+---------------+---------------+
[12/14 20:28:24    354s] [hotspot] | normalized |          0.89 |          0.89 |
[12/14 20:28:24    354s] [hotspot] +------------+---------------+---------------+
[12/14 20:28:24    354s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 0.89 (area is in unit of 4 std-cell row bins)
[12/14 20:28:24    354s] [hotspot] max/total 0.89/0.89, big hotspot (>10) total 0.00
[12/14 20:28:24    354s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/14 20:28:24    354s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:28:24    354s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/14 20:28:24    354s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:28:24    354s] [hotspot] |  1  |   256.00   325.12   290.56   371.20 |        0.89   |
[12/14 20:28:24    354s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:28:24    354s] Starting Early Global Route wiring: mem = 1915.8M
[12/14 20:28:24    354s] (I)       ============= track Assignment ============
[12/14 20:28:24    354s] (I)       extract Global 3D Wires
[12/14 20:28:24    354s] (I)       Extract Global WL : time=0.00
[12/14 20:28:24    354s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/14 20:28:24    354s] (I)       Initialization real time=0.00 seconds
[12/14 20:28:24    354s] (I)       Run Multi-thread track assignment
[12/14 20:28:24    355s] (I)       merging nets...
[12/14 20:28:24    355s] (I)       merging nets done
[12/14 20:28:24    355s] (I)       Kernel real time=0.12 seconds
[12/14 20:28:24    355s] (I)       End Greedy Track Assignment
[12/14 20:28:24    355s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:28:24    355s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 73539
[12/14 20:28:24    355s] [NR-eGR] Layer2(M2)(V) length: 1.356416e+05um, number of vias: 94730
[12/14 20:28:24    355s] [NR-eGR] Layer3(M3)(H) length: 2.739007e+05um, number of vias: 28864
[12/14 20:28:24    355s] [NR-eGR] Layer4(M4)(V) length: 1.416345e+05um, number of vias: 5740
[12/14 20:28:24    355s] [NR-eGR] Layer5(M5)(H) length: 4.961192e+04um, number of vias: 4409
[12/14 20:28:24    355s] [NR-eGR] Layer6(M6)(V) length: 5.818967e+04um, number of vias: 373
[12/14 20:28:24    355s] [NR-eGR] Layer7(M7)(H) length: 3.091184e+03um, number of vias: 314
[12/14 20:28:24    355s] [NR-eGR] Layer8(M8)(V) length: 7.668233e+03um, number of vias: 2
[12/14 20:28:24    355s] [NR-eGR] Layer9(M9)(H) length: 5.520000e+01um, number of vias: 0
[12/14 20:28:24    355s] [NR-eGR] Total length: 6.697930e+05um, number of vias: 207971
[12/14 20:28:24    355s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:28:24    355s] [NR-eGR] Total clock nets wire length: 5.868960e+03um 
[12/14 20:28:24    355s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:28:24    355s] Early Global Route wiring runtime: 0.80 seconds, mem = 1897.1M
[12/14 20:28:24    355s] End of congRepair (cpu=0:00:18.7, real=0:00:08.0)
[12/14 20:28:24    355s] Start to check current routing status for nets...
[12/14 20:28:24    355s] All nets are already routed correctly.
[12/14 20:28:24    355s] End to check current routing status for nets (mem=1897.1M)
[12/14 20:28:24    355s] Extraction called for design 'FLT' of instances=19013 and nets=21197 using extraction engine 'preRoute' .
[12/14 20:28:24    355s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/14 20:28:24    355s] Type 'man IMPEXT-3530' for more detail.
[12/14 20:28:24    355s] PreRoute RC Extraction called for design FLT.
[12/14 20:28:24    355s] RC Extraction called in multi-corner(3) mode.
[12/14 20:28:24    355s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/14 20:28:24    355s] Type 'man IMPEXT-6197' for more detail.
[12/14 20:28:24    355s] RCMode: PreRoute
[12/14 20:28:24    355s]       RC Corner Indexes            0       1       2   
[12/14 20:28:24    355s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/14 20:28:24    355s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:28:24    355s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:28:24    355s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:28:24    355s] Shrink Factor                : 1.00000
[12/14 20:28:24    355s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/14 20:28:24    355s] Updating RC grid for preRoute extraction ...
[12/14 20:28:24    355s] Initializing multi-corner resistance tables ...
[12/14 20:28:24    355s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1897.078M)
[12/14 20:28:25    356s] Compute RC Scale Done ...
[12/14 20:28:25    356s] **optDesign ... cpu = 0:03:08, real = 0:01:25, mem = 1227.4M, totSessionCpu=0:05:56 **
[12/14 20:28:25    356s] #################################################################################
[12/14 20:28:25    356s] # Design Stage: PreRoute
[12/14 20:28:25    356s] # Design Name: FLT
[12/14 20:28:25    356s] # Design Mode: 90nm
[12/14 20:28:25    356s] # Analysis Mode: MMMC OCV 
[12/14 20:28:25    356s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:28:25    356s] # Signoff Settings: SI Off 
[12/14 20:28:25    356s] #################################################################################
[12/14 20:28:25    357s] Topological Sorting (REAL = 0:00:00.0, MEM = 1833.6M, InitMEM = 1830.7M)
[12/14 20:28:25    357s] Calculate early delays in OCV mode...
[12/14 20:28:25    357s] Calculate late delays in OCV mode...
[12/14 20:28:25    357s] Start delay calculation (fullDC) (4 T). (MEM=1833.58)
[12/14 20:28:26    357s] End AAE Lib Interpolated Model. (MEM=1854.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:28:26    360s] Total number of fetched objects 21164
[12/14 20:28:26    360s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:28:26    360s] End delay calculation. (MEM=2111.8 CPU=0:00:02.4 REAL=0:00:00.0)
[12/14 20:28:26    360s] End delay calculation (fullDC). (MEM=2111.8 CPU=0:00:03.2 REAL=0:00:01.0)
[12/14 20:28:26    360s] *** CDM Built up (cpu=0:00:04.3  real=0:00:01.0  mem= 2111.8M) ***
[12/14 20:28:27    362s] Deleting Lib Analyzer.
[12/14 20:28:27    362s] Begin: GigaOpt DRV Optimization
[12/14 20:28:27    362s] Info: 1 clock net  excluded from IPO operation.
[12/14 20:28:27    362s] PhyDesignGrid: maxLocalDensity 3.00
[12/14 20:28:27    362s] ### Creating PhyDesignMc. totSessionCpu=0:06:03 mem=2111.8M
[12/14 20:28:27    362s] OPERPROF: Starting DPlace-Init at level 1, MEM:2111.8M
[12/14 20:28:27    362s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2111.8M
[12/14 20:28:27    362s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2111.8M
[12/14 20:28:27    362s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2111.8M
[12/14 20:28:27    362s] Core basic site is unit
[12/14 20:28:27    362s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:28:27    362s] Mark StBox On SiteArr starts
[12/14 20:28:27    363s] Mark StBox On SiteArr ends
[12/14 20:28:27    363s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.260, REAL:0.084, MEM:2111.8M
[12/14 20:28:28    363s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.270, REAL:0.097, MEM:2111.8M
[12/14 20:28:28    363s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.270, REAL:0.097, MEM:2111.8M
[12/14 20:28:28    363s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2111.8MB).
[12/14 20:28:28    363s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.120, MEM:2111.8M
[12/14 20:28:28    363s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:03 mem=2111.8M
[12/14 20:28:28    363s] 
[12/14 20:28:28    363s] Creating Lib Analyzer ...
[12/14 20:28:28    363s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/14 20:28:28    363s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/14 20:28:28    363s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/14 20:28:28    363s] Total number of usable inverters from Lib Analyzer: 10 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX16 INVX32 IBUFFX32)
[12/14 20:28:28    363s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/14 20:28:28    363s] 
[12/14 20:28:28    363s] Creating Lib Analyzer, finished. 
[12/14 20:28:28    363s] 
[12/14 20:28:28    363s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.7824} {7, 0.320, 0.6220} {8, 0.048, 0.3596} {9, 0.048, 0.3596} 
[12/14 20:28:28    363s] ### Creating LA Mngr. totSessionCpu=0:06:04 mem=2111.8M
[12/14 20:28:28    363s] ### Creating LA Mngr, finished. totSessionCpu=0:06:04 mem=2111.8M
[12/14 20:28:29    364s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:28:29    364s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/14 20:28:29    364s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:28:29    364s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/14 20:28:29    364s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:28:29    364s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/14 20:28:29    365s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/14 20:28:29    365s] Info: violation cost 5.125610 (cap = 0.000000, tran = 5.125610, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/14 20:28:29    365s] |    23|   135|    -0.31|     0|     0|     0.00|     0|     0|     0|     0|    71.24|     0.00|       0|       0|       0|  52.53|          |         |
[12/14 20:28:29    365s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/14 20:28:29    365s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/14 20:28:29    365s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/14 20:28:29    365s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    71.24|     0.00|       9|       0|      17|  52.54| 0:00:00.0|  2278.5M|
[12/14 20:28:29    365s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/14 20:28:29    365s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/14 20:28:29    365s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/14 20:28:29    365s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    71.24|     0.00|       0|       0|       0|  52.54| 0:00:00.0|  2278.5M|
[12/14 20:28:29    365s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:28:29    365s] **** Begin NDR-Layer Usage Statistics ****
[12/14 20:28:29    365s] 0 Ndr or Layer constraints added by optimization 
[12/14 20:28:29    365s] **** End NDR-Layer Usage Statistics ****
[12/14 20:28:29    365s] 
[12/14 20:28:29    365s] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:00.0 mem=2278.5M) ***
[12/14 20:28:29    365s] 
[12/14 20:28:29    366s] OPERPROF: Starting DPlace-Init at level 1, MEM:2278.5M
[12/14 20:28:29    366s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2278.5M
[12/14 20:28:29    366s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2278.5M
[12/14 20:28:29    366s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.019, MEM:2278.5M
[12/14 20:28:29    366s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.019, MEM:2278.5M
[12/14 20:28:29    366s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:2278.5M
[12/14 20:28:29    366s] OPERPROF: Starting RefinePlace at level 1, MEM:2278.5M
[12/14 20:28:29    366s] *** Starting refinePlace (0:06:06 mem=2278.5M) ***
[12/14 20:28:29    366s] Total net bbox length = 5.507e+05 (2.705e+05 2.802e+05) (ext = 8.417e+03)
[12/14 20:28:29    366s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[12/14 20:28:29    366s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:28:29    366s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2278.5M
[12/14 20:28:29    366s] powerDomain PD_CORE: bins with density >  0.75 = 7.99 % ( 46 / 576 )
[12/14 20:28:29    366s] Density distribution unevenness ratio = 16.182%
[12/14 20:28:29    366s] RPlace IncrNP Skipped
[12/14 20:28:29    366s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2278.5MB) @(0:06:06 - 0:06:06).
[12/14 20:28:29    366s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.010, MEM:2278.5M
[12/14 20:28:29    366s] Starting refinePlace ...
[12/14 20:28:29    366s] powerDomain PD_CORE: bins with density >  0.75 = 7.99 % ( 46 / 576 )
[12/14 20:28:29    366s] Density distribution unevenness ratio = 16.173%
[12/14 20:28:29    366s]   Spread Effort: high, pre-route mode, useDDP on.
[12/14 20:28:29    366s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2278.5MB) @(0:06:06 - 0:06:06).
[12/14 20:28:29    366s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:28:29    366s] wireLenOptFixPriorityInst 0 inst fixed
[12/14 20:28:30    366s] Move report: legalization moves 13 insts, mean move: 1.80 um, max move: 3.84 um
[12/14 20:28:30    366s] 	Max move on inst (FE_OFC456_n17784): (120.64, 198.40) --> (119.68, 195.52)
[12/14 20:28:30    366s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2278.5MB) @(0:06:06 - 0:06:07).
[12/14 20:28:30    366s] Move report: Detail placement moves 13 insts, mean move: 1.80 um, max move: 3.84 um
[12/14 20:28:30    366s] 	Max move on inst (FE_OFC456_n17784): (120.64, 198.40) --> (119.68, 195.52)
[12/14 20:28:30    366s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2278.5MB
[12/14 20:28:30    366s] Statistics of distance of Instance movement in refine placement:
[12/14 20:28:30    366s]   maximum (X+Y) =         3.84 um
[12/14 20:28:30    366s]   inst (FE_OFC456_n17784) with max move: (120.64, 198.4) -> (119.68, 195.52)
[12/14 20:28:30    366s]   mean    (X+Y) =         1.80 um
[12/14 20:28:30    366s] Summary Report:
[12/14 20:28:30    366s] Instances move: 13 (out of 18556 movable)
[12/14 20:28:30    366s] Instances flipped: 0
[12/14 20:28:30    366s] Mean displacement: 1.80 um
[12/14 20:28:30    366s] Max displacement: 3.84 um (Instance: FE_OFC456_n17784) (120.64, 198.4) -> (119.68, 195.52)
[12/14 20:28:30    366s] 	Length: 6 sites, height: 1 rows, site name: unit, cell type: NBUFFX2
[12/14 20:28:30    366s] Total instances moved : 13
[12/14 20:28:30    366s] Total net bbox length = 5.507e+05 (2.705e+05 2.802e+05) (ext = 8.417e+03)
[12/14 20:28:30    366s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2278.5MB
[12/14 20:28:30    366s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=2278.5MB) @(0:06:06 - 0:06:07).
[12/14 20:28:30    366s] *** Finished refinePlace (0:06:07 mem=2278.5M) ***
[12/14 20:28:30    366s] OPERPROF: Finished RefinePlace at level 1, CPU:0.360, REAL:0.356, MEM:2278.5M
[12/14 20:28:30    366s] *** maximum move = 3.84 um ***
[12/14 20:28:30    366s] *** Finished re-routing un-routed nets (2278.5M) ***
[12/14 20:28:30    366s] OPERPROF: Starting DPlace-Init at level 1, MEM:2278.5M
[12/14 20:28:30    366s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2278.5M
[12/14 20:28:30    366s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2278.5M
[12/14 20:28:30    366s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.019, MEM:2278.5M
[12/14 20:28:30    366s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.019, MEM:2278.5M
[12/14 20:28:30    366s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:2278.5M
[12/14 20:28:30    366s] 
[12/14 20:28:30    366s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2278.5M) ***
[12/14 20:28:30    366s] End: GigaOpt DRV Optimization
[12/14 20:28:30    366s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/14 20:28:30    366s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1865.8M
[12/14 20:28:30    366s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1865.8M
[12/14 20:28:30    366s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.014, MEM:1865.8M
[12/14 20:28:30    366s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.014, MEM:1865.8M
[12/14 20:28:30    367s] 
------------------------------------------------------------
     Summary (cpu=0.07min real=0.05min mem=1865.8M)                             
------------------------------------------------------------

Setup views included:
 func_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 71.241  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   948   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.541%
Routing Overflow: 0.00% H and 0.52% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:19, real = 0:01:30, mem = 1325.5M, totSessionCpu=0:06:07 **
[12/14 20:28:30    367s] *** Timing Is met
[12/14 20:28:30    367s] *** Check timing (0:00:00.0)
[12/14 20:28:30    367s] *** Timing Is met
[12/14 20:28:30    367s] *** Check timing (0:00:00.0)
[12/14 20:28:30    367s] Info: 1 clock net  excluded from IPO operation.
[12/14 20:28:30    367s] ### Creating LA Mngr. totSessionCpu=0:06:07 mem=1866.8M
[12/14 20:28:30    367s] ### Creating LA Mngr, finished. totSessionCpu=0:06:07 mem=1866.8M
[12/14 20:28:30    367s] PhyDesignGrid: maxLocalDensity 0.98
[12/14 20:28:30    367s] ### Creating PhyDesignMc. totSessionCpu=0:06:07 mem=2261.7M
[12/14 20:28:30    367s] OPERPROF: Starting DPlace-Init at level 1, MEM:2261.7M
[12/14 20:28:30    367s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2261.7M
[12/14 20:28:30    367s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2261.7M
[12/14 20:28:30    367s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.014, MEM:2261.7M
[12/14 20:28:30    367s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.014, MEM:2261.7M
[12/14 20:28:30    367s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2261.7MB).
[12/14 20:28:30    367s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:2261.7M
[12/14 20:28:30    367s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:08 mem=2261.7M
[12/14 20:28:30    367s] Begin: Area Reclaim Optimization
[12/14 20:28:31    367s] 
[12/14 20:28:31    367s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.8500} {7, 0.320, 0.7775} {8, 0.048, 0.4495} {9, 0.048, 0.4495} 
[12/14 20:28:31    367s] ### Creating LA Mngr. totSessionCpu=0:06:08 mem=2261.7M
[12/14 20:28:31    367s] ### Creating LA Mngr, finished. totSessionCpu=0:06:08 mem=2261.7M
[12/14 20:28:31    367s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 52.54
[12/14 20:28:31    367s] +----------+---------+--------+--------+------------+--------+
[12/14 20:28:31    367s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/14 20:28:31    367s] +----------+---------+--------+--------+------------+--------+
[12/14 20:28:31    367s] |    52.54%|        -|   0.000|   0.000|   0:00:00.0| 2261.7M|
[12/14 20:28:31    367s] #optDebug: <stH: 2.8800 MiSeL: 31.1270>
[12/14 20:28:31    368s] |    52.54%|        0|   0.000|   0.000|   0:00:00.0| 2263.7M|
[12/14 20:28:31    368s] |    52.53%|        6|   0.000|   0.000|   0:00:00.0| 2272.9M|
[12/14 20:28:31    369s] |    52.53%|        2|   0.000|   0.000|   0:00:00.0| 2272.9M|
[12/14 20:28:32    370s] |    52.53%|       14|   0.000|   0.000|   0:00:01.0| 2272.9M|
[12/14 20:28:32    370s] |    52.53%|        0|   0.000|   0.000|   0:00:00.0| 2272.9M|
[12/14 20:28:32    370s] #optDebug: <stH: 2.8800 MiSeL: 31.1270>
[12/14 20:28:32    370s] |    52.53%|        0|   0.000|   0.000|   0:00:00.0| 2272.9M|
[12/14 20:28:32    370s] +----------+---------+--------+--------+------------+--------+
[12/14 20:28:32    370s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 52.53
[12/14 20:28:32    370s] 
[12/14 20:28:32    370s] ** Summary: Restruct = 0 Buffer Deletion = 8 Declone = 0 Resize = 10 **
[12/14 20:28:32    370s] --------------------------------------------------------------
[12/14 20:28:32    370s] |                                   | Total     | Sequential |
[12/14 20:28:32    370s] --------------------------------------------------------------
[12/14 20:28:32    370s] | Num insts resized                 |      10  |       0    |
[12/14 20:28:32    370s] | Num insts undone                  |       4  |       0    |
[12/14 20:28:32    370s] | Num insts Downsized               |      10  |       0    |
[12/14 20:28:32    370s] | Num insts Samesized               |       0  |       0    |
[12/14 20:28:32    370s] | Num insts Upsized                 |       0  |       0    |
[12/14 20:28:32    370s] | Num multiple commits+uncommits    |       0  |       -    |
[12/14 20:28:32    370s] --------------------------------------------------------------
[12/14 20:28:32    370s] **** Begin NDR-Layer Usage Statistics ****
[12/14 20:28:32    370s] 0 Ndr or Layer constraints added by optimization 
[12/14 20:28:32    370s] **** End NDR-Layer Usage Statistics ****
[12/14 20:28:32    370s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:02.0) **
[12/14 20:28:32    370s] OPERPROF: Starting DPlace-Init at level 1, MEM:2272.9M
[12/14 20:28:32    370s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2272.9M
[12/14 20:28:32    370s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2272.9M
[12/14 20:28:32    370s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.020, MEM:2272.9M
[12/14 20:28:32    370s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.020, MEM:2272.9M
[12/14 20:28:32    370s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:2272.9M
[12/14 20:28:32    370s] OPERPROF: Starting RefinePlace at level 1, MEM:2272.9M
[12/14 20:28:32    370s] *** Starting refinePlace (0:06:11 mem=2272.9M) ***
[12/14 20:28:32    370s] Total net bbox length = 5.506e+05 (2.705e+05 2.802e+05) (ext = 8.417e+03)
[12/14 20:28:32    370s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[12/14 20:28:32    370s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:28:32    370s] Starting refinePlace ...
[12/14 20:28:32    371s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:28:32    371s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2272.9MB) @(0:06:11 - 0:06:11).
[12/14 20:28:32    371s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:28:32    371s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2272.9MB
[12/14 20:28:32    371s] Statistics of distance of Instance movement in refine placement:
[12/14 20:28:32    371s]   maximum (X+Y) =         0.00 um
[12/14 20:28:32    371s]   mean    (X+Y) =         0.00 um
[12/14 20:28:32    371s] Summary Report:
[12/14 20:28:32    371s] Instances move: 0 (out of 18548 movable)
[12/14 20:28:32    371s] Instances flipped: 0
[12/14 20:28:32    371s] Mean displacement: 0.00 um
[12/14 20:28:32    371s] Max displacement: 0.00 um 
[12/14 20:28:32    371s] Total instances moved : 0
[12/14 20:28:32    371s] Total net bbox length = 5.506e+05 (2.705e+05 2.802e+05) (ext = 8.417e+03)
[12/14 20:28:32    371s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2272.9MB
[12/14 20:28:32    371s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2272.9MB) @(0:06:11 - 0:06:11).
[12/14 20:28:32    371s] *** Finished refinePlace (0:06:11 mem=2272.9M) ***
[12/14 20:28:32    371s] OPERPROF: Finished RefinePlace at level 1, CPU:0.280, REAL:0.281, MEM:2272.9M
[12/14 20:28:32    371s] *** maximum move = 0.00 um ***
[12/14 20:28:32    371s] *** Finished re-routing un-routed nets (2272.9M) ***
[12/14 20:28:32    371s] OPERPROF: Starting DPlace-Init at level 1, MEM:2272.9M
[12/14 20:28:32    371s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2272.9M
[12/14 20:28:32    371s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2272.9M
[12/14 20:28:33    371s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.018, MEM:2272.9M
[12/14 20:28:33    371s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.019, MEM:2272.9M
[12/14 20:28:33    371s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:2272.9M
[12/14 20:28:33    371s] 
[12/14 20:28:33    371s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2272.9M) ***
[12/14 20:28:33    371s] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:03, mem=1875.95M, totSessionCpu=0:06:11).
[12/14 20:28:33    371s] ### Creating LA Mngr. totSessionCpu=0:06:12 mem=1875.9M
[12/14 20:28:33    371s] ### Creating LA Mngr, finished. totSessionCpu=0:06:12 mem=1875.9M
[12/14 20:28:33    371s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/14 20:28:33    371s] [PSP]     Started earlyGlobalRoute kernel
[12/14 20:28:33    371s] [PSP]     Initial Peak syMemory usage = 1875.9 MB
[12/14 20:28:33    371s] (I)       Reading DB...
[12/14 20:28:33    371s] (I)       before initializing RouteDB syMemory usage = 1897.3 MB
[12/14 20:28:33    371s] (I)       congestionReportName   : 
[12/14 20:28:33    371s] (I)       layerRangeFor2DCongestion : 
[12/14 20:28:33    371s] (I)       buildTerm2TermWires    : 1
[12/14 20:28:33    371s] (I)       doTrackAssignment      : 1
[12/14 20:28:33    371s] (I)       dumpBookshelfFiles     : 0
[12/14 20:28:33    371s] (I)       numThreads             : 4
[12/14 20:28:33    371s] (I)       bufferingAwareRouting  : false
[12/14 20:28:33    371s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:28:33    371s] (I)       honorPin               : false
[12/14 20:28:33    371s] (I)       honorPinGuide          : true
[12/14 20:28:33    371s] (I)       honorPartition         : false
[12/14 20:28:33    371s] (I)       allowPartitionCrossover: false
[12/14 20:28:33    371s] (I)       honorSingleEntry       : true
[12/14 20:28:33    371s] (I)       honorSingleEntryStrong : true
[12/14 20:28:33    371s] (I)       handleViaSpacingRule   : false
[12/14 20:28:33    371s] (I)       handleEolSpacingRule   : false
[12/14 20:28:33    371s] (I)       PDConstraint           : none
[12/14 20:28:33    371s] (I)       expBetterNDRHandling   : false
[12/14 20:28:33    371s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:28:33    371s] (I)       routingEffortLevel     : 3
[12/14 20:28:33    371s] (I)       effortLevel            : standard
[12/14 20:28:33    371s] [NR-eGR] minRouteLayer          : 2
[12/14 20:28:33    371s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:28:33    371s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:28:33    371s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:28:33    371s] (I)       numRowsPerGCell        : 1
[12/14 20:28:33    371s] (I)       speedUpLargeDesign     : 0
[12/14 20:28:33    371s] (I)       multiThreadingTA       : 1
[12/14 20:28:33    371s] (I)       blkAwareLayerSwitching : 1
[12/14 20:28:33    371s] (I)       optimizationMode       : false
[12/14 20:28:33    371s] (I)       routeSecondPG          : false
[12/14 20:28:33    371s] (I)       scenicRatioForLayerRelax: 0.00
[12/14 20:28:33    371s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:28:33    371s] (I)       punchThroughDistance   : 500.00
[12/14 20:28:33    371s] (I)       scenicBound            : 1.15
[12/14 20:28:33    371s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:28:33    371s] (I)       source-to-sink ratio   : 0.00
[12/14 20:28:33    371s] (I)       targetCongestionRatioH : 1.00
[12/14 20:28:33    371s] (I)       targetCongestionRatioV : 1.00
[12/14 20:28:33    371s] (I)       layerCongestionRatio   : 0.70
[12/14 20:28:33    371s] (I)       m1CongestionRatio      : 0.10
[12/14 20:28:33    371s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:28:33    371s] (I)       localRouteEffort       : 1.00
[12/14 20:28:33    371s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:28:33    371s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:28:33    371s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:28:33    371s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:28:33    371s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:28:33    371s] (I)       routeVias              : 
[12/14 20:28:33    371s] (I)       readTROption           : true
[12/14 20:28:33    371s] (I)       extraSpacingFactor     : 1.00
[12/14 20:28:33    371s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:28:33    371s] (I)       routeSelectedNetsOnly  : false
[12/14 20:28:33    371s] (I)       clkNetUseMaxDemand     : false
[12/14 20:28:33    371s] (I)       extraDemandForClocks   : 0
[12/14 20:28:33    371s] (I)       steinerRemoveLayers    : false
[12/14 20:28:33    371s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:28:33    371s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:28:33    371s] (I)       similarTopologyRoutingFast : false
[12/14 20:28:33    371s] (I)       spanningTreeRefinement : false
[12/14 20:28:33    371s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:28:33    371s] (I)       starting read tracks
[12/14 20:28:33    371s] (I)       build grid graph
[12/14 20:28:33    371s] (I)       build grid graph start
[12/14 20:28:33    371s] [NR-eGR] Layer1 has no routable track
[12/14 20:28:33    371s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:28:33    371s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:28:33    371s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:28:33    371s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:28:33    371s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:28:33    371s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:28:33    371s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:28:33    371s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:28:33    371s] (I)       build grid graph end
[12/14 20:28:33    371s] (I)       numViaLayers=9
[12/14 20:28:33    371s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:28:33    371s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:28:33    371s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:28:33    371s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:28:33    371s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:28:33    371s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:28:33    371s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:28:33    371s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:28:33    371s] (I)       end build via table
[12/14 20:28:33    371s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:28:33    371s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/14 20:28:33    371s] (I)       readDataFromPlaceDB
[12/14 20:28:33    371s] (I)       Read net information..
[12/14 20:28:33    371s] [NR-eGR] Read numTotalNets=20850  numIgnoredNets=0
[12/14 20:28:33    371s] (I)       Read testcase time = 0.010 seconds
[12/14 20:28:33    371s] 
[12/14 20:28:33    371s] (I)       read default dcut vias
[12/14 20:28:33    371s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:28:33    371s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:28:33    371s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:28:33    371s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:28:33    371s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:28:33    371s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:28:33    371s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:28:33    371s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:28:33    371s] (I)       build grid graph start
[12/14 20:28:33    371s] (I)       build grid graph end
[12/14 20:28:33    371s] (I)       Model blockage into capacity
[12/14 20:28:33    371s] (I)       Read numBlocks=111595  numPreroutedWires=0  numCapScreens=0
[12/14 20:28:33    371s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:28:33    371s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:28:33    371s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:28:33    371s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:28:33    371s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:28:33    371s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:28:33    371s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:28:33    371s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:28:33    371s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:28:33    371s] (I)       Modeling time = 0.030 seconds
[12/14 20:28:33    371s] 
[12/14 20:28:33    371s] (I)       Number of ignored nets = 0
[12/14 20:28:33    371s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/14 20:28:33    371s] (I)       Number of clock nets = 1.  Ignored: No
[12/14 20:28:33    371s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:28:33    371s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:28:33    371s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:28:33    371s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:28:33    371s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:28:33    371s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:28:33    371s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:28:33    371s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/14 20:28:33    371s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1900.7 MB
[12/14 20:28:33    371s] (I)       Ndr track 0 does not exist
[12/14 20:28:33    371s] (I)       Layer1  viaCost=200.00
[12/14 20:28:33    371s] (I)       Layer2  viaCost=200.00
[12/14 20:28:33    371s] (I)       Layer3  viaCost=200.00
[12/14 20:28:33    371s] (I)       Layer4  viaCost=200.00
[12/14 20:28:33    371s] (I)       Layer5  viaCost=200.00
[12/14 20:28:33    371s] (I)       Layer6  viaCost=200.00
[12/14 20:28:33    371s] (I)       Layer7  viaCost=200.00
[12/14 20:28:33    371s] (I)       Layer8  viaCost=300.00
[12/14 20:28:33    371s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:28:33    371s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:28:33    371s] (I)       core area           :  (14080, 14080) - (685760, 685760)
[12/14 20:28:33    371s] (I)       Site Width          :   320  (dbu)
[12/14 20:28:33    371s] (I)       Row Height          :  2880  (dbu)
[12/14 20:28:33    371s] (I)       GCell Width         :  2880  (dbu)
[12/14 20:28:33    371s] (I)       GCell Height        :  2880  (dbu)
[12/14 20:28:33    371s] (I)       grid                :   243   243     9
[12/14 20:28:33    371s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/14 20:28:33    371s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/14 20:28:33    371s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:28:33    371s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:28:33    371s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:28:33    371s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:28:33    371s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/14 20:28:33    371s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:28:33    371s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:28:33    371s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:28:33    371s] (I)       --------------------------------------------------------
[12/14 20:28:33    371s] 
[12/14 20:28:33    371s] [NR-eGR] ============ Routing rule table ============
[12/14 20:28:33    371s] [NR-eGR] Rule id 0. Nets 20850 
[12/14 20:28:33    371s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:28:33    371s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:28:33    371s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:28:33    371s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:28:33    371s] [NR-eGR] ========================================
[12/14 20:28:33    371s] [NR-eGR] 
[12/14 20:28:33    371s] (I)       After initializing earlyGlobalRoute syMemory usage = 1900.7 MB
[12/14 20:28:33    371s] (I)       Loading and dumping file time : 0.11 seconds
[12/14 20:28:33    371s] (I)       ============= Initialization =============
[12/14 20:28:33    371s] (I)       totalPins=73629  totalGlobalPin=73115 (99.30%)
[12/14 20:28:33    371s] (I)       total 2D Cap : 3528061 = (1808304 H, 1719757 V)
[12/14 20:28:33    371s] [NR-eGR] Layer group 1: route 20850 net(s) in layer range [2, 9]
[12/14 20:28:33    371s] (I)       ============  Phase 1a Route ============
[12/14 20:28:33    371s] (I)       Phase 1a runs 0.04 seconds
[12/14 20:28:33    371s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/14 20:28:33    371s] (I)       Usage: 224938 = (111147 H, 113791 V) = (6.15% H, 6.62% V) = (3.201e+05um H, 3.277e+05um V)
[12/14 20:28:33    371s] (I)       
[12/14 20:28:33    371s] (I)       ============  Phase 1b Route ============
[12/14 20:28:33    371s] (I)       Phase 1b runs 0.01 seconds
[12/14 20:28:33    371s] (I)       Usage: 225870 = (111829 H, 114041 V) = (6.18% H, 6.63% V) = (3.221e+05um H, 3.284e+05um V)
[12/14 20:28:33    371s] (I)       
[12/14 20:28:33    371s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 5.06% V. EstWL: 6.505056e+05um
[12/14 20:28:33    371s] (I)       ============  Phase 1c Route ============
[12/14 20:28:33    371s] (I)       Level2 Grid: 49 x 49
[12/14 20:28:33    371s] (I)       Phase 1c runs 0.00 seconds
[12/14 20:28:33    371s] (I)       Usage: 225870 = (111829 H, 114041 V) = (6.18% H, 6.63% V) = (3.221e+05um H, 3.284e+05um V)
[12/14 20:28:33    371s] (I)       
[12/14 20:28:33    371s] (I)       ============  Phase 1d Route ============
[12/14 20:28:33    371s] (I)       Phase 1d runs 0.00 seconds
[12/14 20:28:33    371s] (I)       Usage: 225905 = (111860 H, 114045 V) = (6.19% H, 6.63% V) = (3.222e+05um H, 3.284e+05um V)
[12/14 20:28:33    371s] (I)       
[12/14 20:28:33    371s] (I)       ============  Phase 1e Route ============
[12/14 20:28:33    371s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:28:33    371s] (I)       Usage: 225905 = (111860 H, 114045 V) = (6.19% H, 6.63% V) = (3.222e+05um H, 3.284e+05um V)
[12/14 20:28:33    371s] (I)       
[12/14 20:28:33    371s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 5.01% V. EstWL: 6.506064e+05um
[12/14 20:28:33    371s] [NR-eGR] 
[12/14 20:28:33    371s] (I)       ============  Phase 1l Route ============
[12/14 20:28:33    371s] (I)       Phase 1l runs 0.06 seconds
[12/14 20:28:33    371s] (I)       
[12/14 20:28:33    371s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/14 20:28:33    371s] [NR-eGR]                OverCon         OverCon         OverCon            
[12/14 20:28:33    371s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[12/14 20:28:33    371s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)    OverCon 
[12/14 20:28:33    371s] [NR-eGR] ------------------------------------------------------------------
[12/14 20:28:33    371s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:28:33    371s] [NR-eGR] Layer2    6639(11.41%)     960( 1.65%)      40( 0.07%)   (13.13%) 
[12/14 20:28:33    371s] [NR-eGR] Layer3       5( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/14 20:28:33    371s] [NR-eGR] Layer4     342( 0.59%)       6( 0.01%)       0( 0.00%)   ( 0.60%) 
[12/14 20:28:33    371s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:28:33    371s] [NR-eGR] Layer6       8( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/14 20:28:33    371s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:28:33    371s] [NR-eGR] Layer8       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:28:33    371s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:28:33    371s] [NR-eGR] ------------------------------------------------------------------
[12/14 20:28:33    371s] [NR-eGR] Total     6995( 1.55%)     966( 0.21%)      40( 0.01%)   ( 1.77%) 
[12/14 20:28:33    371s] [NR-eGR] 
[12/14 20:28:33    371s] (I)       Total Global Routing Runtime: 0.18 seconds
[12/14 20:28:33    371s] (I)       total 2D Cap : 3589818 = (1835800 H, 1754018 V)
[12/14 20:28:33    371s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.30% V
[12/14 20:28:33    371s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.51% V
[12/14 20:28:33    371s] (I)       ============= track Assignment ============
[12/14 20:28:33    371s] (I)       extract Global 3D Wires
[12/14 20:28:33    371s] (I)       Extract Global WL : time=0.00
[12/14 20:28:33    371s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/14 20:28:33    371s] (I)       Initialization real time=0.00 seconds
[12/14 20:28:33    371s] (I)       Run Multi-thread track assignment
[12/14 20:28:33    372s] (I)       merging nets...
[12/14 20:28:33    372s] (I)       merging nets done
[12/14 20:28:33    372s] (I)       Kernel real time=0.13 seconds
[12/14 20:28:33    372s] (I)       End Greedy Track Assignment
[12/14 20:28:33    372s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:28:33    372s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 73541
[12/14 20:28:33    372s] [NR-eGR] Layer2(M2)(V) length: 1.354758e+05um, number of vias: 94663
[12/14 20:28:33    372s] [NR-eGR] Layer3(M3)(H) length: 2.744541e+05um, number of vias: 28937
[12/14 20:28:33    372s] [NR-eGR] Layer4(M4)(V) length: 1.415492e+05um, number of vias: 5759
[12/14 20:28:33    372s] [NR-eGR] Layer5(M5)(H) length: 4.918008e+04um, number of vias: 4436
[12/14 20:28:33    372s] [NR-eGR] Layer6(M6)(V) length: 5.846921e+04um, number of vias: 373
[12/14 20:28:33    372s] [NR-eGR] Layer7(M7)(H) length: 2.987505e+03um, number of vias: 314
[12/14 20:28:33    372s] [NR-eGR] Layer8(M8)(V) length: 7.673634e+03um, number of vias: 2
[12/14 20:28:33    372s] [NR-eGR] Layer9(M9)(H) length: 5.520000e+01um, number of vias: 0
[12/14 20:28:33    372s] [NR-eGR] Total length: 6.698447e+05um, number of vias: 208025
[12/14 20:28:33    372s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:28:33    372s] [NR-eGR] Total clock nets wire length: 5.868320e+03um 
[12/14 20:28:33    372s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:28:33    372s] [NR-eGR] End Peak syMemory usage = 1882.0 MB
[12/14 20:28:33    372s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.14 seconds
[12/14 20:28:33    372s] Extraction called for design 'FLT' of instances=19014 and nets=21198 using extraction engine 'preRoute' .
[12/14 20:28:33    372s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/14 20:28:33    372s] Type 'man IMPEXT-3530' for more detail.
[12/14 20:28:33    372s] PreRoute RC Extraction called for design FLT.
[12/14 20:28:33    372s] RC Extraction called in multi-corner(3) mode.
[12/14 20:28:33    372s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/14 20:28:33    372s] Type 'man IMPEXT-6197' for more detail.
[12/14 20:28:33    372s] RCMode: PreRoute
[12/14 20:28:33    372s]       RC Corner Indexes            0       1       2   
[12/14 20:28:33    372s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/14 20:28:33    372s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:28:33    372s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:28:33    372s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:28:33    372s] Shrink Factor                : 1.00000
[12/14 20:28:33    372s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/14 20:28:34    372s] Updating RC grid for preRoute extraction ...
[12/14 20:28:34    372s] Initializing multi-corner resistance tables ...
[12/14 20:28:34    372s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1881.984M)
[12/14 20:28:34    373s] Compute RC Scale Done ...
[12/14 20:28:34    373s] [hotspot] +------------+---------------+---------------+
[12/14 20:28:34    373s] [hotspot] |            |   max hotspot | total hotspot |
[12/14 20:28:34    373s] [hotspot] +------------+---------------+---------------+
[12/14 20:28:34    373s] [hotspot] | normalized |          0.89 |          1.33 |
[12/14 20:28:34    373s] [hotspot] +------------+---------------+---------------+
[12/14 20:28:34    373s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 1.33 (area is in unit of 4 std-cell row bins)
[12/14 20:28:34    373s] [hotspot] max/total 0.89/1.33, big hotspot (>10) total 0.00
[12/14 20:28:34    373s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[12/14 20:28:34    373s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:28:34    373s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/14 20:28:34    373s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:28:34    373s] [hotspot] |  1  |   256.00   325.12   290.56   371.20 |        0.89   |
[12/14 20:28:34    373s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:28:34    373s] [hotspot] |  2  |    60.16   313.60    94.72   348.16 |        0.44   |
[12/14 20:28:34    373s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:28:34    373s] Top 2 hotspots total area: 1.33
[12/14 20:28:34    373s] #################################################################################
[12/14 20:28:34    373s] # Design Stage: PreRoute
[12/14 20:28:34    373s] # Design Name: FLT
[12/14 20:28:34    373s] # Design Mode: 90nm
[12/14 20:28:34    373s] # Analysis Mode: MMMC OCV 
[12/14 20:28:34    373s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:28:34    373s] # Signoff Settings: SI Off 
[12/14 20:28:34    373s] #################################################################################
[12/14 20:28:35    374s] Topological Sorting (REAL = 0:00:01.0, MEM = 1937.2M, InitMEM = 1937.2M)
[12/14 20:28:35    374s] Calculate early delays in OCV mode...
[12/14 20:28:35    374s] Calculate late delays in OCV mode...
[12/14 20:28:35    374s] Start delay calculation (fullDC) (4 T). (MEM=1937.21)
[12/14 20:28:35    374s] End AAE Lib Interpolated Model. (MEM=1957.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:28:36    377s] Total number of fetched objects 21165
[12/14 20:28:36    377s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:28:36    377s] End delay calculation. (MEM=2129.59 CPU=0:00:02.3 REAL=0:00:01.0)
[12/14 20:28:36    377s] End delay calculation (fullDC). (MEM=2129.59 CPU=0:00:03.2 REAL=0:00:01.0)
[12/14 20:28:36    377s] *** CDM Built up (cpu=0:00:04.3  real=0:00:02.0  mem= 2129.6M) ***
[12/14 20:28:36    378s] Begin: GigaOpt postEco DRV Optimization
[12/14 20:28:36    378s] Info: 1 clock net  excluded from IPO operation.
[12/14 20:28:36    378s] PhyDesignGrid: maxLocalDensity 0.98
[12/14 20:28:36    378s] ### Creating PhyDesignMc. totSessionCpu=0:06:19 mem=2097.6M
[12/14 20:28:36    378s] OPERPROF: Starting DPlace-Init at level 1, MEM:2097.6M
[12/14 20:28:36    378s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2097.6M
[12/14 20:28:36    378s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2097.6M
[12/14 20:28:36    378s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2097.6M
[12/14 20:28:36    378s] Core basic site is unit
[12/14 20:28:36    378s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:28:36    378s] Mark StBox On SiteArr starts
[12/14 20:28:36    379s] Mark StBox On SiteArr ends
[12/14 20:28:36    379s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.230, REAL:0.075, MEM:2129.6M
[12/14 20:28:36    379s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.240, REAL:0.088, MEM:2129.6M
[12/14 20:28:36    379s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.240, REAL:0.088, MEM:2129.6M
[12/14 20:28:36    379s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2129.6MB).
[12/14 20:28:36    379s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.112, MEM:2129.6M
[12/14 20:28:36    379s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:19 mem=2129.6M
[12/14 20:28:36    379s] 
[12/14 20:28:36    379s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.7824} {7, 0.320, 0.6220} {8, 0.048, 0.3596} {9, 0.048, 0.3596} 
[12/14 20:28:36    379s] ### Creating LA Mngr. totSessionCpu=0:06:19 mem=2129.6M
[12/14 20:28:36    379s] ### Creating LA Mngr, finished. totSessionCpu=0:06:19 mem=2129.6M
[12/14 20:28:37    381s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:28:37    381s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/14 20:28:37    381s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:28:37    381s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/14 20:28:37    381s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:28:37    381s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/14 20:28:37    381s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/14 20:28:37    381s] Info: violation cost 0.109375 (cap = 0.000000, tran = 0.109375, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/14 20:28:37    381s] |     2|    12|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    71.24|     0.00|       0|       0|       0|  52.53|          |         |
[12/14 20:28:37    381s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/14 20:28:37    381s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/14 20:28:37    381s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/14 20:28:37    381s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    71.24|     0.00|       0|       0|       2|  52.53| 0:00:00.0|  2296.3M|
[12/14 20:28:37    381s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/14 20:28:37    381s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/14 20:28:37    381s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/14 20:28:37    381s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    71.24|     0.00|       0|       0|       0|  52.53| 0:00:00.0|  2296.3M|
[12/14 20:28:37    381s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:28:37    381s] **** Begin NDR-Layer Usage Statistics ****
[12/14 20:28:37    381s] 0 Ndr or Layer constraints added by optimization 
[12/14 20:28:37    381s] **** End NDR-Layer Usage Statistics ****
[12/14 20:28:37    381s] 
[12/14 20:28:37    381s] *** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:00.0 mem=2296.3M) ***
[12/14 20:28:37    381s] 
[12/14 20:28:38    381s] OPERPROF: Starting DPlace-Init at level 1, MEM:2296.3M
[12/14 20:28:38    381s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2296.3M
[12/14 20:28:38    381s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2296.3M
[12/14 20:28:38    381s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.019, MEM:2296.3M
[12/14 20:28:38    381s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.019, MEM:2296.3M
[12/14 20:28:38    381s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:2296.3M
[12/14 20:28:38    381s] OPERPROF: Starting RefinePlace at level 1, MEM:2296.3M
[12/14 20:28:38    381s] *** Starting refinePlace (0:06:22 mem=2296.3M) ***
[12/14 20:28:38    381s] Total net bbox length = 5.506e+05 (2.705e+05 2.802e+05) (ext = 8.417e+03)
[12/14 20:28:38    381s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[12/14 20:28:38    381s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:28:38    381s] Starting refinePlace ...
[12/14 20:28:38    382s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:28:38    382s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2296.3MB) @(0:06:22 - 0:06:22).
[12/14 20:28:38    382s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:28:38    382s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2296.3MB
[12/14 20:28:38    382s] Statistics of distance of Instance movement in refine placement:
[12/14 20:28:38    382s]   maximum (X+Y) =         0.00 um
[12/14 20:28:38    382s]   mean    (X+Y) =         0.00 um
[12/14 20:28:38    382s] Summary Report:
[12/14 20:28:38    382s] Instances move: 0 (out of 18548 movable)
[12/14 20:28:38    382s] Instances flipped: 0
[12/14 20:28:38    382s] Mean displacement: 0.00 um
[12/14 20:28:38    382s] Max displacement: 0.00 um 
[12/14 20:28:38    382s] Total instances moved : 0
[12/14 20:28:38    382s] Total net bbox length = 5.506e+05 (2.705e+05 2.802e+05) (ext = 8.417e+03)
[12/14 20:28:38    382s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2296.3MB
[12/14 20:28:38    382s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2296.3MB) @(0:06:22 - 0:06:22).
[12/14 20:28:38    382s] *** Finished refinePlace (0:06:22 mem=2296.3M) ***
[12/14 20:28:38    382s] OPERPROF: Finished RefinePlace at level 1, CPU:0.270, REAL:0.278, MEM:2296.3M
[12/14 20:28:38    382s] *** maximum move = 0.00 um ***
[12/14 20:28:38    382s] *** Finished re-routing un-routed nets (2296.3M) ***
[12/14 20:28:38    382s] OPERPROF: Starting DPlace-Init at level 1, MEM:2296.3M
[12/14 20:28:38    382s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2296.3M
[12/14 20:28:38    382s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2296.3M
[12/14 20:28:38    382s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.019, MEM:2296.3M
[12/14 20:28:38    382s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.019, MEM:2296.3M
[12/14 20:28:38    382s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:2296.3M
[12/14 20:28:38    382s] 
[12/14 20:28:38    382s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2296.3M) ***
[12/14 20:28:38    382s] End: GigaOpt postEco DRV Optimization
[12/14 20:28:38    382s] **INFO: Flow update: Design timing is met.
[12/14 20:28:38    382s] **INFO: Flow update: Design timing is met.
[12/14 20:28:38    382s] **INFO: Flow update: Design timing is met.
[12/14 20:28:38    382s] *** Steiner Routed Nets: 0.010%; Threshold: 100; Threshold for Hold: 100
[12/14 20:28:38    382s] Start to check current routing status for nets...
[12/14 20:28:38    382s] All nets are already routed correctly.
[12/14 20:28:38    382s] End to check current routing status for nets (mem=2186.8M)
[12/14 20:28:38    382s] 
[12/14 20:28:38    382s] Active setup views:
[12/14 20:28:38    382s]  func_wc
[12/14 20:28:38    382s]   Dominating endpoints: 0
[12/14 20:28:38    382s]   Dominating TNS: -0.000
[12/14 20:28:38    382s] 
[12/14 20:28:38    382s] *** Enable all active views. ***
[12/14 20:28:38    382s] Extraction called for design 'FLT' of instances=19014 and nets=21198 using extraction engine 'preRoute' .
[12/14 20:28:38    382s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/14 20:28:38    382s] Type 'man IMPEXT-3530' for more detail.
[12/14 20:28:38    382s] PreRoute RC Extraction called for design FLT.
[12/14 20:28:38    382s] RC Extraction called in multi-corner(3) mode.
[12/14 20:28:38    382s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/14 20:28:38    382s] Type 'man IMPEXT-6197' for more detail.
[12/14 20:28:38    382s] RCMode: PreRoute
[12/14 20:28:38    382s]       RC Corner Indexes            0       1       2   
[12/14 20:28:38    382s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/14 20:28:38    382s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:28:38    382s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:28:38    382s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:28:38    382s] Shrink Factor                : 1.00000
[12/14 20:28:38    382s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/14 20:28:38    382s] Initializing multi-corner resistance tables ...
[12/14 20:28:38    382s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1807.656M)
[12/14 20:28:38    382s] Skewing Data Summary (End_of_FINAL)
[12/14 20:28:39    383s] --------------------------------------------------
[12/14 20:28:39    383s]  Total skewed count:0
[12/14 20:28:39    383s] --------------------------------------------------
[12/14 20:28:39    383s] #################################################################################
[12/14 20:28:39    383s] # Design Stage: PreRoute
[12/14 20:28:39    383s] # Design Name: FLT
[12/14 20:28:39    383s] # Design Mode: 90nm
[12/14 20:28:39    383s] # Analysis Mode: MMMC OCV 
[12/14 20:28:39    383s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:28:39    383s] # Signoff Settings: SI Off 
[12/14 20:28:39    383s] #################################################################################
[12/14 20:28:39    383s] Topological Sorting (REAL = 0:00:00.0, MEM = 1853.2M, InitMEM = 1850.3M)
[12/14 20:28:39    383s] Calculate early delays in OCV mode...
[12/14 20:28:39    383s] Calculate late delays in OCV mode...
[12/14 20:28:39    383s] Start delay calculation (fullDC) (4 T). (MEM=1853.17)
[12/14 20:28:39    384s] End AAE Lib Interpolated Model. (MEM=1873.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:28:40    387s] Total number of fetched objects 21165
[12/14 20:28:40    387s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:28:40    387s] End delay calculation. (MEM=2112.32 CPU=0:00:02.3 REAL=0:00:01.0)
[12/14 20:28:40    387s] End delay calculation (fullDC). (MEM=2112.32 CPU=0:00:03.1 REAL=0:00:01.0)
[12/14 20:28:40    387s] *** CDM Built up (cpu=0:00:03.3  real=0:00:01.0  mem= 2112.3M) ***
[12/14 20:28:40    387s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:01.0 totSessionCpu=0:06:28 mem=2080.3M)
[12/14 20:28:40    388s] Effort level <high> specified for reg2reg path_group
[12/14 20:28:41    388s] Reported timing to dir reports/01_placed_opt_design_prects
[12/14 20:28:41    388s] **optDesign ... cpu = 0:03:40, real = 0:01:41, mem = 1310.3M, totSessionCpu=0:06:29 **
[12/14 20:28:41    389s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1845.4M
[12/14 20:28:41    389s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1845.4M
[12/14 20:28:41    389s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1845.4M
[12/14 20:28:41    389s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.230, REAL:0.074, MEM:1877.4M
[12/14 20:28:41    389s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.240, REAL:0.081, MEM:1877.4M
[12/14 20:28:41    389s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.240, REAL:0.081, MEM:1877.4M
[12/14 20:28:43    390s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 71.237  | 71.237  | 71.545  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.527%
Routing Overflow: 0.00% H and 0.51% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:42, real = 0:01:44, mem = 1306.6M, totSessionCpu=0:06:31 **
[12/14 20:28:44    390s] Deleting Cell Server ...
[12/14 20:28:44    390s] Deleting Lib Analyzer.
[12/14 20:28:44    390s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/14 20:28:44    390s] Type 'man IMPOPT-3195' for more detail.
[12/14 20:28:44    390s] *** Finished optDesign ***
[12/14 20:28:44    390s] 
[12/14 20:28:44    390s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:56 real=  0:01:50)
[12/14 20:28:44    390s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.0 real=0:00:02.3)
[12/14 20:28:44    390s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.5 real=0:00:02.3)
[12/14 20:28:44    390s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:07.9 real=0:00:04.4)
[12/14 20:28:44    390s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:02:14 real=0:00:59.7)
[12/14 20:28:44    390s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:09.0 real=0:00:03.9)
[12/14 20:28:44    390s] Info: pop threads available for lower-level modules during optimization.
[12/14 20:28:44    390s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[12/14 20:28:44    390s] #optDebug: fT-D <X 1 0 0 0>
[12/14 20:28:44    390s] *** Free Virtual Timing Model ...(mem=1875.1M)
[12/14 20:28:44    390s] **place_opt_design ... cpu = 0:05:40, real = 0:02:37, mem = 1798.7M **
[12/14 20:28:44    390s] *** Finished GigaPlace ***
[12/14 20:28:44    390s] 
[12/14 20:28:44    390s] *** Summary of all messages that are not suppressed in this session:
[12/14 20:28:44    390s] Severity  ID               Count  Summary                                  
[12/14 20:28:44    390s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[12/14 20:28:44    390s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[12/14 20:28:44    390s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[12/14 20:28:44    390s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[12/14 20:28:44    390s] WARNING   IMPTCM-77           10  Option "%s" for command %s is obsolete a...
[12/14 20:28:44    390s] *** Message Summary: 23 warning(s), 0 error(s)
[12/14 20:28:44    390s] 
[12/14 20:28:44    390s] <CMD> setTieHiLoMode -cell {TIEH TIEL} -maxDistance 20 -maxFanout 10
[12/14 20:28:44    390s] <CMD> addTieHiLo -prefix TIEHILOW
[12/14 20:28:44    390s] OPERPROF: Starting DPlace-Init at level 1, MEM:1798.7M
[12/14 20:28:44    390s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1798.7M
[12/14 20:28:44    390s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1798.7M
[12/14 20:28:44    390s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1798.7M
[12/14 20:28:44    390s] Core basic site is unit
[12/14 20:28:44    390s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:28:44    390s] Mark StBox On SiteArr starts
[12/14 20:28:44    390s] Mark StBox On SiteArr ends
[12/14 20:28:44    390s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.190, REAL:0.065, MEM:1798.7M
[12/14 20:28:44    390s] OPERPROF:       Starting CMU at level 4, MEM:1798.7M
[12/14 20:28:44    390s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1798.7M
[12/14 20:28:44    390s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.200, REAL:0.082, MEM:1798.7M
[12/14 20:28:44    390s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.200, REAL:0.082, MEM:1798.7M
[12/14 20:28:44    390s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1798.7MB).
[12/14 20:28:44    390s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.107, MEM:1798.7M
[12/14 20:28:44    390s] Options: Max Distance = 20.000 microns, Max Fan-out = 10.
[12/14 20:28:44    390s] INFO: Total Number of Tie Cells (TIEH) placed: 0 for power domain PD_CORE
[12/14 20:28:44    390s] INFO: Total Number of Tie Cells (TIEL) placed: 0 for power domain PD_CORE
[12/14 20:28:44    391s] <CMD> checkPlace
[12/14 20:28:44    391s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1798.7M
[12/14 20:28:44    391s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1798.7M
[12/14 20:28:44    391s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1798.7M
[12/14 20:28:44    391s] Core basic site is unit
[12/14 20:28:44    391s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:28:44    391s] Mark StBox On SiteArr starts
[12/14 20:28:44    391s] Mark StBox On SiteArr ends
[12/14 20:28:44    391s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.180, REAL:0.064, MEM:1798.7M
[12/14 20:28:44    391s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.190, REAL:0.072, MEM:1798.7M
[12/14 20:28:44    391s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.190, REAL:0.073, MEM:1798.7M
[12/14 20:28:44    391s] 
[12/14 20:28:44    391s] Begin checking placement ... (start mem=1798.7M, init mem=1798.7M)
[12/14 20:28:44    391s] *info: Placed = 19014          (Fixed = 466)
[12/14 20:28:44    391s] *info: Unplaced = 0           
[12/14 20:28:44    391s] Placement Density:52.53%(235400/448147)
[12/14 20:28:44    391s] Placement Density (including fixed std cells):52.80%(237976/450724)
[12/14 20:28:44    391s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1798.7M)
[12/14 20:28:44    391s] <CMD> timeDesign -preCTS -expandedViews -outDir reports/01_timedesign_prects
[12/14 20:28:44    391s] *** Enable all active views. ***
[12/14 20:28:44    391s] Start to check current routing status for nets...
[12/14 20:28:44    391s] All nets are already routed correctly.
[12/14 20:28:44    391s] End to check current routing status for nets (mem=1735.4M)
[12/14 20:28:44    391s] Effort level <high> specified for reg2reg path_group
[12/14 20:28:45    392s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1771.0M
[12/14 20:28:45    392s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1771.0M
[12/14 20:28:45    392s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1771.0M
[12/14 20:28:45    393s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.280, REAL:0.087, MEM:1771.0M
[12/14 20:28:45    393s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.290, REAL:0.101, MEM:1771.0M
[12/14 20:28:45    393s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.290, REAL:0.101, MEM:1771.0M
[12/14 20:28:45    393s] #################################################################################
[12/14 20:28:45    393s] # Design Stage: PreRoute
[12/14 20:28:45    393s] # Design Name: FLT
[12/14 20:28:45    393s] # Design Mode: 90nm
[12/14 20:28:45    393s] # Analysis Mode: MMMC OCV 
[12/14 20:28:45    393s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:28:45    393s] # Signoff Settings: SI Off 
[12/14 20:28:45    393s] #################################################################################
[12/14 20:28:45    393s] Topological Sorting (REAL = 0:00:00.0, MEM = 1771.9M, InitMEM = 1769.0M)
[12/14 20:28:45    393s] Calculate early delays in OCV mode...
[12/14 20:28:45    393s] Calculate late delays in OCV mode...
[12/14 20:28:45    393s] Calculate early delays in OCV mode...
[12/14 20:28:45    393s] Calculate late delays in OCV mode...
[12/14 20:28:45    393s] Calculate early delays in OCV mode...
[12/14 20:28:45    393s] Calculate late delays in OCV mode...
[12/14 20:28:45    393s] Start delay calculation (fullDC) (4 T). (MEM=1771.85)
[12/14 20:28:45    393s] End AAE Lib Interpolated Model. (MEM=1792.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:28:47    398s] Total number of fetched objects 21165
[12/14 20:28:47    400s] Total number of fetched objects 21165
[12/14 20:28:47    400s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:28:47    400s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:28:47    400s] End delay calculation. (MEM=2031 CPU=0:00:05.3 REAL=0:00:01.0)
[12/14 20:28:47    400s] End delay calculation (fullDC). (MEM=2031 CPU=0:00:07.1 REAL=0:00:02.0)
[12/14 20:28:47    400s] *** CDM Built up (cpu=0:00:07.3  real=0:00:02.0  mem= 2031.0M) ***
[12/14 20:28:48    401s] *** Done Building Timing Graph (cpu=0:00:08.3 real=0:00:03.0 totSessionCpu=0:06:41 mem=1999.0M)
[12/14 20:28:52    404s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_wc func_tc test_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 71.237  | 71.237  | 71.545  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|func_wc             | 71.237  | 71.237  | 71.545  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|func_tc             | 106.801 | 106.801 | 106.882 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|test_wc             | 431.237 | 431.237 | 431.545 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.527%
Routing Overflow: 0.00% H and 0.51% V
------------------------------------------------------------
Reported timing to dir reports/01_timedesign_prects
[12/14 20:28:52    404s] Total CPU time: 13.46 sec
[12/14 20:28:52    404s] Total Real time: 8.0 sec
[12/14 20:28:52    404s] Total Memory Usage: 1768.519531 Mbytes
[12/14 20:28:53    404s] <CMD> saveDesign save/FLT_120.0ns_placed.enc
[12/14 20:28:53    405s] #% Begin save design ... (date=12/14 20:28:53, mem=1210.7M)
[12/14 20:28:53    405s] % Begin Save netlist data ... (date=12/14 20:28:53, mem=1211.4M)
[12/14 20:28:53    405s] Writing Binary DB to save/FLT_120.0ns_placed.enc.dat.tmp/FLT.v.bin in single-threaded mode...
[12/14 20:28:53    405s] % End Save netlist data ... (date=12/14 20:28:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=1213.4M, current mem=1213.4M)
[12/14 20:28:53    405s] % Begin Save AAE data ... (date=12/14 20:28:53, mem=1213.4M)
[12/14 20:28:53    405s] Saving AAE Data ...
[12/14 20:28:53    405s] % End Save AAE data ... (date=12/14 20:28:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1213.4M, current mem=1213.4M)
[12/14 20:28:54    405s] % Begin Save clock tree data ... (date=12/14 20:28:54, mem=1214.8M)
[12/14 20:28:54    405s] % End Save clock tree data ... (date=12/14 20:28:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1214.8M, current mem=1214.8M)
[12/14 20:28:54    405s] Saving preference file save/FLT_120.0ns_placed.enc.dat.tmp/gui.pref.tcl ...
[12/14 20:28:55    405s] Saving mode setting ...
[12/14 20:28:55    405s] Saving global file ...
[12/14 20:28:55    405s] Saving symbol-table file in separate thread ...
[12/14 20:28:55    405s] Saving Drc markers ...
[12/14 20:28:55    405s] ... No Drc file written since there is no markers found.
[12/14 20:28:55    405s] % Begin Save routing data ... (date=12/14 20:28:55, mem=1215.8M)
[12/14 20:28:55    405s] Saving route file ...
[12/14 20:28:56    406s] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1775.5M) ***
[12/14 20:28:56    406s] % End Save routing data ... (date=12/14 20:28:56, total cpu=0:00:00.4, real=0:00:01.0, peak res=1216.5M, current mem=1216.5M)
[12/14 20:28:56    406s] Saving floorplan file in separate thread ...
[12/14 20:28:56    406s] Saving PG Conn file in separate thread ...
[12/14 20:28:56    406s] Saving placement file in separate thread ...
[12/14 20:28:56    406s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/14 20:28:56    406s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1799.6M) ***
[12/14 20:28:56    406s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[12/14 20:28:56    406s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/14 20:28:56    406s] Saving property file save/FLT_120.0ns_placed.enc.dat.tmp/FLT.prop
[12/14 20:28:57    406s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1795.5M) ***
[12/14 20:28:57    406s] % Begin Save power constraints data ... (date=12/14 20:28:57, mem=1220.1M)
[12/14 20:28:57    406s] % End Save power constraints data ... (date=12/14 20:28:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1220.1M, current mem=1220.1M)
[12/14 20:28:57    406s] Saving rc congestion map save/FLT_120.0ns_placed.enc.dat.tmp/FLT.congmap.gz ...
[12/14 20:28:57    406s] Saving CPF database ...
[12/14 20:28:57    406s] *** End saving CPF database: cpu=0:00:00.02 real=0:00:00.00 ***
[12/14 20:28:57    406s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/14 20:29:06    406s] **INFO (INTERRUPT): The current script will stop before next command.
[12/14 20:29:06    406s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[12/14 20:29:15    407s] Generated self-contained design FLT_120.0ns_placed.enc.dat.tmp
[12/14 20:29:17    407s] #% End save design ... (date=12/14 20:29:17, total cpu=0:00:02.2, real=0:00:24.0, peak res=1220.1M, current mem=1220.1M)
[12/14 20:29:17    407s] *** Message Summary: 0 warning(s), 0 error(s)
[12/14 20:29:17    407s] 
[12/14 20:32:35    437s] <CMD> update_constraint_mode -name func_mode \
                       -sdc_files [list src/constraints/constraints_mode0.sdc \
                                        src/constraints/latencies_mode0_postcts.sdc \
                                  ]
[12/14 20:32:37    438s] Reading timing constraints file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/.mmmcVGp2a8/modes/test_mode/test_mode.sdc' ...
[12/14 20:32:37    438s] Current (total cpu=0:07:18, real=0:11:21, peak res=1468.0M, current mem=1044.4M)
[12/14 20:32:37    438s] INFO (CTE): Constraints read successfully.
[12/14 20:32:37    438s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1052.7M, current mem=1052.7M)
[12/14 20:32:37    438s] Current (total cpu=0:07:18, real=0:11:21, peak res=1468.0M, current mem=1052.7M)
[12/14 20:32:37    438s] Reading timing constraints file 'src/constraints/constraints_mode0.sdc' ...
[12/14 20:32:37    438s] Current (total cpu=0:07:18, real=0:11:21, peak res=1468.0M, current mem=1052.7M)
[12/14 20:32:37    438s] INFO (CTE): Constraints read successfully.
[12/14 20:32:37    438s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1053.1M, current mem=1053.1M)
[12/14 20:32:37    438s] Current (total cpu=0:07:18, real=0:11:21, peak res=1468.0M, current mem=1053.1M)
[12/14 20:32:37    438s] Reading timing constraints file 'src/constraints/latencies_mode0_postcts.sdc' ...
[12/14 20:32:37    438s] Current (total cpu=0:07:18, real=0:11:21, peak res=1468.0M, current mem=1053.1M)
[12/14 20:32:37    438s] INFO (CTE): Constraints read successfully.
[12/14 20:32:37    438s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1053.4M, current mem=1053.4M)
[12/14 20:32:37    438s] Current (total cpu=0:07:18, real=0:11:21, peak res=1468.0M, current mem=1053.4M)
[12/14 20:32:37    438s] Reading timing constraints file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/.mmmcVGp2a8/modes/hold_mode/hold_mode.sdc' ...
[12/14 20:32:37    438s] Current (total cpu=0:07:18, real=0:11:21, peak res=1468.0M, current mem=1053.4M)
[12/14 20:32:37    438s] INFO (CTE): Constraints read successfully.
[12/14 20:32:37    438s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1053.9M, current mem=1053.9M)
[12/14 20:32:37    438s] Current (total cpu=0:07:18, real=0:11:21, peak res=1468.0M, current mem=1053.9M)
[12/14 20:32:37    438s] <CMD> update_constraint_mode -name hold_mode \
                       -sdc_files [list src/constraints/constraints_modeH.sdc \
                                        src/constraints/latencies_mode0_postcts.sdc \
                                  ]
[12/14 20:32:38    438s] Reading timing constraints file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/.mmmcgUUKsN/modes/test_mode/test_mode.sdc' ...
[12/14 20:32:38    438s] Current (total cpu=0:07:19, real=0:11:22, peak res=1468.0M, current mem=1047.5M)
[12/14 20:32:38    439s] INFO (CTE): Constraints read successfully.
[12/14 20:32:38    439s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1055.8M, current mem=1055.8M)
[12/14 20:32:38    439s] Current (total cpu=0:07:19, real=0:11:22, peak res=1468.0M, current mem=1055.8M)
[12/14 20:32:38    439s] Reading timing constraints file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/.mmmcgUUKsN/modes/func_mode/func_mode.sdc' ...
[12/14 20:32:38    439s] Current (total cpu=0:07:19, real=0:11:22, peak res=1468.0M, current mem=1055.8M)
[12/14 20:32:38    439s] INFO (CTE): Constraints read successfully.
[12/14 20:32:38    439s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1056.2M, current mem=1056.2M)
[12/14 20:32:38    439s] Current (total cpu=0:07:19, real=0:11:22, peak res=1468.0M, current mem=1056.2M)
[12/14 20:32:38    439s] Reading timing constraints file 'src/constraints/constraints_modeH.sdc' ...
[12/14 20:32:38    439s] Current (total cpu=0:07:19, real=0:11:22, peak res=1468.0M, current mem=1056.2M)
[12/14 20:32:38    439s] INFO (CTE): Constraints read successfully.
[12/14 20:32:38    439s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1056.8M, current mem=1056.8M)
[12/14 20:32:38    439s] Current (total cpu=0:07:19, real=0:11:22, peak res=1468.0M, current mem=1056.8M)
[12/14 20:32:38    439s] Reading timing constraints file 'src/constraints/latencies_mode0_postcts.sdc' ...
[12/14 20:32:38    439s] Current (total cpu=0:07:19, real=0:11:22, peak res=1468.0M, current mem=1056.8M)
[12/14 20:32:38    439s] INFO (CTE): Constraints read successfully.
[12/14 20:32:38    439s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1057.1M, current mem=1057.1M)
[12/14 20:32:38    439s] Current (total cpu=0:07:19, real=0:11:22, peak res=1468.0M, current mem=1057.1M)
[12/14 20:32:38    439s] <CMD> update_constraint_mode -name test_mode \
                       -sdc_files [list src/constraints/constraints_modeT.sdc \
                                        src/constraints/latencies_mode0_postcts.sdc \
                                  ]                                                                    
[12/14 20:32:39    439s] Reading timing constraints file 'src/constraints/constraints_modeT.sdc' ...
[12/14 20:32:39    439s] Current (total cpu=0:07:20, real=0:11:23, peak res=1468.0M, current mem=1050.4M)
[12/14 20:32:39    439s] INFO (CTE): Constraints read successfully.
[12/14 20:32:39    439s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1058.6M, current mem=1058.6M)
[12/14 20:32:39    439s] Current (total cpu=0:07:20, real=0:11:23, peak res=1468.0M, current mem=1058.6M)
[12/14 20:32:39    439s] Reading timing constraints file 'src/constraints/latencies_mode0_postcts.sdc' ...
[12/14 20:32:39    439s] Current (total cpu=0:07:20, real=0:11:23, peak res=1468.0M, current mem=1058.6M)
[12/14 20:32:39    439s] INFO (CTE): Constraints read successfully.
[12/14 20:32:39    439s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1058.9M, current mem=1058.9M)
[12/14 20:32:39    439s] Current (total cpu=0:07:20, real=0:11:23, peak res=1468.0M, current mem=1058.9M)
[12/14 20:32:39    439s] Reading timing constraints file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/.mmmchSXruv/modes/func_mode/func_mode.sdc' ...
[12/14 20:32:39    439s] Current (total cpu=0:07:20, real=0:11:23, peak res=1468.0M, current mem=1058.9M)
[12/14 20:32:39    440s] INFO (CTE): Constraints read successfully.
[12/14 20:32:39    440s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.4M, current mem=1059.4M)
[12/14 20:32:39    440s] Current (total cpu=0:07:20, real=0:11:23, peak res=1468.0M, current mem=1059.4M)
[12/14 20:32:39    440s] Reading timing constraints file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/.mmmchSXruv/modes/hold_mode/hold_mode.sdc' ...
[12/14 20:32:39    440s] Current (total cpu=0:07:20, real=0:11:23, peak res=1468.0M, current mem=1059.4M)
[12/14 20:32:39    440s] INFO (CTE): Constraints read successfully.
[12/14 20:32:39    440s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1060.0M, current mem=1060.0M)
[12/14 20:32:39    440s] Current (total cpu=0:07:20, real=0:11:23, peak res=1468.0M, current mem=1060.0M)
[12/14 20:32:39    440s] <CMD> set_analysis_view -update_timing
[12/14 20:32:39    440s] <CMD> setNanoRouteMode -routeBottomRoutingLayer 2
[12/14 20:32:39    440s] <CMD> setNanoRouteMode -routeTopRoutingLayer 9
[12/14 20:32:39    440s] <CMD> set_ccopt_property buffer_cells {NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16 NBUFFX32}
[12/14 20:32:39    440s] <CMD> set_ccopt_property inverter_cells {INVX1 INVX2 INVX4 INVX8 INVX16 INVX32}
[12/14 20:32:39    440s] <CMD> set_ccopt_property clock_gating_cells {CGLPPRX2 CGLPPRX8}
[12/14 20:32:39    440s] <CMD> set_ccopt_property source_max_capacitance 3pf
[12/14 20:32:39    440s] <CMD> create_ccopt_clock_tree_spec -file scripts/ccopt.tcl
[12/14 20:32:39    440s] Creating clock tree spec for modes (timing configs): func_mode test_mode hold_mode
[12/14 20:32:39    440s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/14 20:32:39    440s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:32:39    440s] Summary for sequential cells identification: 
[12/14 20:32:39    440s]   Identified SBFF number: 42
[12/14 20:32:39    440s]   Identified MBFF number: 0
[12/14 20:32:39    440s]   Identified SB Latch number: 0
[12/14 20:32:39    440s]   Identified MB Latch number: 0
[12/14 20:32:39    440s]   Not identified SBFF number: 0
[12/14 20:32:39    440s]   Not identified MBFF number: 0
[12/14 20:32:39    440s]   Not identified SB Latch number: 0
[12/14 20:32:39    440s]   Not identified MB Latch number: 0
[12/14 20:32:39    440s]   Number of sequential cells which are not FFs: 14
[12/14 20:32:39    440s] Creating Cell Server, finished. 
[12/14 20:32:39    440s] 
[12/14 20:32:39    440s]  Visiting view : func_wc
[12/14 20:32:39    440s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:32:39    440s]  Visiting view : func_tc
[12/14 20:32:39    440s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:32:39    440s]  Visiting view : test_wc
[12/14 20:32:39    440s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:32:39    440s]  Visiting view : hold_bc
[12/14 20:32:39    440s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:32:39    440s]  Visiting view : hold_tc
[12/14 20:32:39    440s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:32:39    440s]  Visiting view : hold_wc
[12/14 20:32:39    440s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:32:39    440s]  Setting StdDelay to 51.80
[12/14 20:32:39    440s] Reset timing graph...
[12/14 20:32:39    440s] Ignoring AAE DB Resetting ...
[12/14 20:32:39    440s] Reset timing graph done.
[12/14 20:32:39    440s] Ignoring AAE DB Resetting ...
[12/14 20:32:40    440s] Analyzing clock structure...
[12/14 20:32:40    441s] **WARN: (IMPCCOPT-4209):	Differing set_driving_cell statements have been applied to the clock tree source clock_tree:Clk_clk across SDC files. The driving cell that has been kept is INVX4/ZN.
[12/14 20:32:40    441s] Analyzing clock structure done.
[12/14 20:32:40    441s] Reset timing graph...
[12/14 20:32:40    441s] Ignoring AAE DB Resetting ...
[12/14 20:32:40    441s] Reset timing graph done.
[12/14 20:32:40    441s] Wrote: scripts/ccopt.tcl
[12/14 20:32:40    441s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[12/14 20:32:40    441s] <CMD> create_ccopt_clock_tree -name Clk_clk -source Clk_CI -no_skew_group
[12/14 20:32:40    441s] Extracting original clock gating for Clk_clk...
[12/14 20:32:40    441s]   clock_tree Clk_clk contains 462 sinks and 0 clock gates.
[12/14 20:32:40    441s]   Extraction for Clk_clk complete.
[12/14 20:32:40    441s] Extracting original clock gating for Clk_clk done.
[12/14 20:32:40    441s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner dc_max -early -clock_tree Clk_clk 0.200
[12/14 20:32:40    441s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner dc_max -late -clock_tree Clk_clk 0.200
[12/14 20:32:40    441s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner dc_typ -early -clock_tree Clk_clk 0.200
[12/14 20:32:40    441s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner dc_typ -late -clock_tree Clk_clk 0.200
[12/14 20:32:40    441s] <CMD> set_ccopt_property source_driver -clock_tree Clk_clk {INVX4/INP INVX4/ZN}
[12/14 20:32:40    441s] <CMD> set_ccopt_property clock_period -pin Clk_CI 120
[12/14 20:32:40    441s] <CMD> create_ccopt_skew_group -name Clk_clk/func_mode -sources Clk_CI -auto_sinks
[12/14 20:32:40    441s] <CMD> set_ccopt_property include_source_latency -skew_group Clk_clk/func_mode true
[12/14 20:32:40    441s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group Clk_clk/func_mode Clk_clk
[12/14 20:32:40    441s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group Clk_clk/func_mode func_mode
[12/14 20:32:40    441s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group Clk_clk/func_mode {dc_max dc_typ}
[12/14 20:32:40    441s] <CMD> create_ccopt_skew_group -name Clk_clk/test_mode -sources Clk_CI -auto_sinks
[12/14 20:32:40    441s] <CMD> set_ccopt_property include_source_latency -skew_group Clk_clk/test_mode true
[12/14 20:32:40    441s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group Clk_clk/test_mode Clk_clk
[12/14 20:32:40    441s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group Clk_clk/test_mode test_mode
[12/14 20:32:40    441s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group Clk_clk/test_mode dc_max
[12/14 20:32:40    441s] <CMD> create_ccopt_skew_group -name Clk_clk/hold_mode -sources Clk_CI -auto_sinks
[12/14 20:32:40    441s] <CMD> set_ccopt_property include_source_latency -skew_group Clk_clk/hold_mode true
[12/14 20:32:40    441s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group Clk_clk/hold_mode Clk_clk
[12/14 20:32:40    441s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group Clk_clk/hold_mode hold_mode
[12/14 20:32:40    441s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group Clk_clk/hold_mode {dc_min dc_typ dc_max}
[12/14 20:32:40    441s] <CMD> check_ccopt_clock_tree_convergence
[12/14 20:32:40    441s] Checking clock tree convergence...
[12/14 20:32:40    441s] Checking clock tree convergence done.
[12/14 20:32:40    441s] <CMD> get_ccopt_property auto_design_state_for_ilms
[12/14 20:32:40    441s] <CMD> ccopt_design -outDir reports/02_timedesign_ccopt
[12/14 20:32:40    441s] #% Begin ccopt_design (date=12/14 20:32:40, mem=1133.7M)
[12/14 20:32:40    441s] Runtime...
[12/14 20:32:40    441s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[12/14 20:32:40    441s] Preferred extra space for top nets is 0
[12/14 20:32:40    441s] Preferred extra space for trunk nets is 1
[12/14 20:32:40    441s] Preferred extra space for leaf nets is 1
[12/14 20:32:40    441s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/14 20:32:40    441s] Set place::cacheFPlanSiteMark to 1
[12/14 20:32:40    441s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/14 20:32:40    441s] Using CCOpt effort standard.
[12/14 20:32:40    441s] CCOpt::Phase::Initialization...
[12/14 20:32:40    441s] Check Prerequisites...
[12/14 20:32:40    441s] Leaving CCOpt scope - CheckPlace...
[12/14 20:32:40    441s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1731.4M
[12/14 20:32:40    441s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1731.4M
[12/14 20:32:40    441s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1731.4M
[12/14 20:32:40    441s] Core basic site is unit
[12/14 20:32:40    441s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:32:40    441s] Mark StBox On SiteArr starts
[12/14 20:32:40    441s] Mark StBox On SiteArr ends
[12/14 20:32:40    441s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.190, REAL:0.066, MEM:1731.4M
[12/14 20:32:40    441s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.200, REAL:0.070, MEM:1731.4M
[12/14 20:32:40    441s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.200, REAL:0.070, MEM:1731.4M
[12/14 20:32:40    441s] 
[12/14 20:32:40    441s] Begin checking placement ... (start mem=1731.4M, init mem=1731.4M)
[12/14 20:32:40    441s] *info: Placed = 19014          (Fixed = 466)
[12/14 20:32:40    441s] *info: Unplaced = 0           
[12/14 20:32:40    441s] Placement Density:52.53%(235400/448147)
[12/14 20:32:40    441s] Placement Density (including fixed std cells):52.80%(237976/450724)
[12/14 20:32:40    441s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1731.4M)
[12/14 20:32:40    441s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.4 real=0:00:00.2)
[12/14 20:32:40    441s] Validating CTS configuration...
[12/14 20:32:40    441s] CCOpt power management detected and enabled.
[12/14 20:32:40    441s] Non-default CCOpt properties:
[12/14 20:32:40    441s] buffer_cells is set for at least one key
[12/14 20:32:40    441s] clock_gating_cells is set for at least one key
[12/14 20:32:40    441s] inverter_cells is set for at least one key
[12/14 20:32:40    441s] preferred_extra_space is set for at least one key
[12/14 20:32:40    441s] route_type is set for at least one key
[12/14 20:32:40    441s] source_driver is set for at least one key
[12/14 20:32:40    441s] source_max_capacitance is set for at least one key
[12/14 20:32:40    441s] target_max_trans_sdc is set for at least one key
[12/14 20:32:40    441s] Using cell based legalization.
[12/14 20:32:40    441s] OPERPROF: Starting DPlace-Init at level 1, MEM:1731.4M
[12/14 20:32:41    441s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1731.4M
[12/14 20:32:41    441s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1731.4M
[12/14 20:32:41    441s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1731.4M
[12/14 20:32:41    441s] Core basic site is unit
[12/14 20:32:41    441s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:32:41    441s] Mark StBox On SiteArr starts
[12/14 20:32:41    441s] Mark StBox On SiteArr ends
[12/14 20:32:41    441s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.250, REAL:0.080, MEM:1731.4M
[12/14 20:32:41    441s] OPERPROF:       Starting CMU at level 4, MEM:1731.4M
[12/14 20:32:41    441s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1731.4M
[12/14 20:32:41    441s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.270, REAL:0.097, MEM:1731.4M
[12/14 20:32:41    441s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.270, REAL:0.097, MEM:1731.4M
[12/14 20:32:41    441s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1731.4MB).
[12/14 20:32:41    441s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.118, MEM:1731.4M
[12/14 20:32:41    441s] Route type trimming info:
[12/14 20:32:41    441s]   No route type modifications were made.
[12/14 20:32:41    441s] Accumulated time to calculate placeable region: 0
[12/14 20:32:41    441s] Accumulated time to calculate placeable region: 0
[12/14 20:32:41    441s] Library Trimming...
[12/14 20:32:41    441s] (I)       Initializing Steiner engine. 
[12/14 20:32:41    441s] (I)       Reading DB...
[12/14 20:32:41    441s] (I)       Number of ignored instance 0
[12/14 20:32:41    441s] (I)       numMoveCells=18548, numMacros=0  numPads=88  numMultiRowHeightInsts=0
[12/14 20:32:41    441s] (I)       Identified Clock instances: Flop 462, Clock buffer/inverter 0, Gate 0
[12/14 20:32:41    441s] (I)       before initializing RouteDB syMemory usage = 1736.4 MB
[12/14 20:32:41    441s] (I)       congestionReportName   : 
[12/14 20:32:41    441s] (I)       layerRangeFor2DCongestion : 
[12/14 20:32:41    441s] (I)       buildTerm2TermWires    : 1
[12/14 20:32:41    441s] (I)       doTrackAssignment      : 0
[12/14 20:32:41    441s] (I)       dumpBookshelfFiles     : 0
[12/14 20:32:41    441s] (I)       numThreads             : 1
[12/14 20:32:41    441s] (I)       bufferingAwareRouting  : true
[12/14 20:32:41    441s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:32:41    441s] (I)       honorPin               : false
[12/14 20:32:41    441s] (I)       honorPinGuide          : true
[12/14 20:32:41    441s] (I)       honorPartition         : false
[12/14 20:32:41    441s] (I)       allowPartitionCrossover: false
[12/14 20:32:41    441s] (I)       honorSingleEntry       : true
[12/14 20:32:41    441s] (I)       honorSingleEntryStrong : true
[12/14 20:32:41    441s] (I)       handleViaSpacingRule   : false
[12/14 20:32:41    441s] (I)       handleEolSpacingRule   : true
[12/14 20:32:41    441s] (I)       PDConstraint           : none
[12/14 20:32:41    441s] (I)       expBetterNDRHandling   : true
[12/14 20:32:41    441s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:32:41    441s] (I)       routingEffortLevel     : 3
[12/14 20:32:41    441s] (I)       effortLevel            : standard
[12/14 20:32:41    441s] [NR-eGR] minRouteLayer          : 2
[12/14 20:32:41    441s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:32:41    441s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:32:41    441s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:32:41    441s] (I)       numRowsPerGCell        : 1
[12/14 20:32:41    441s] (I)       speedUpLargeDesign     : 0
[12/14 20:32:41    441s] (I)       multiThreadingTA       : 1
[12/14 20:32:41    441s] (I)       blkAwareLayerSwitching : 1
[12/14 20:32:41    441s] (I)       optimizationMode       : false
[12/14 20:32:41    441s] (I)       routeSecondPG          : false
[12/14 20:32:41    441s] (I)       scenicRatioForLayerRelax: 0.00
[12/14 20:32:41    441s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:32:41    441s] (I)       punchThroughDistance   : 2147483647.00
[12/14 20:32:41    441s] (I)       scenicBound            : 1.15
[12/14 20:32:41    441s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:32:41    441s] (I)       source-to-sink ratio   : 0.30
[12/14 20:32:41    441s] (I)       targetCongestionRatioH : 1.00
[12/14 20:32:41    441s] (I)       targetCongestionRatioV : 1.00
[12/14 20:32:41    441s] (I)       layerCongestionRatio   : 1.00
[12/14 20:32:41    441s] (I)       m1CongestionRatio      : 0.10
[12/14 20:32:41    441s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:32:41    441s] (I)       localRouteEffort       : 1.00
[12/14 20:32:41    441s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:32:41    441s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:32:41    441s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:32:41    441s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:32:41    441s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:32:41    441s] (I)       routeVias              : 
[12/14 20:32:41    441s] (I)       readTROption           : true
[12/14 20:32:41    441s] (I)       extraSpacingFactor     : 1.00
[12/14 20:32:41    441s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:32:41    441s] (I)       routeSelectedNetsOnly  : false
[12/14 20:32:41    441s] (I)       clkNetUseMaxDemand     : false
[12/14 20:32:41    441s] (I)       extraDemandForClocks   : 0
[12/14 20:32:41    441s] (I)       steinerRemoveLayers    : false
[12/14 20:32:41    441s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:32:41    441s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:32:41    441s] (I)       similarTopologyRoutingFast : true
[12/14 20:32:41    441s] (I)       spanningTreeRefinement : false
[12/14 20:32:41    441s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:32:41    441s] (I)       starting read tracks
[12/14 20:32:41    441s] (I)       build grid graph
[12/14 20:32:41    441s] (I)       build grid graph start
[12/14 20:32:41    441s] [NR-eGR] Layer1 has no routable track
[12/14 20:32:41    441s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:32:41    441s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:32:41    441s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:32:41    441s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:32:41    441s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:32:41    441s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:32:41    441s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:32:41    441s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:32:41    441s] (I)       build grid graph end
[12/14 20:32:41    441s] (I)       numViaLayers=9
[12/14 20:32:41    441s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:32:41    441s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:32:41    441s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:32:41    441s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:32:41    441s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:32:41    441s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:32:41    441s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:32:41    441s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:32:41    441s] (I)       end build via table
[12/14 20:32:41    441s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:32:41    441s] (I)       readDataFromPlaceDB
[12/14 20:32:41    441s] (I)       Read net information..
[12/14 20:32:41    441s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[12/14 20:32:41    441s] (I)       Read testcase time = 0.000 seconds
[12/14 20:32:41    441s] 
[12/14 20:32:41    441s] (I)       read default dcut vias
[12/14 20:32:41    441s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:32:41    441s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:32:41    441s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:32:41    441s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:32:41    441s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:32:41    441s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:32:41    441s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:32:41    441s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:32:41    441s] (I)       build grid graph start
[12/14 20:32:41    441s] (I)       build grid graph end
[12/14 20:32:41    441s] (I)       Model blockage into capacity
[12/14 20:32:41    441s] (I)       Read numBlocks=111595  numPreroutedWires=0  numCapScreens=0
[12/14 20:32:41    442s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:32:41    442s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:32:41    442s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:32:41    442s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:32:41    442s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:32:41    442s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:32:41    442s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:32:41    442s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:32:41    442s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:32:41    442s] (I)       Modeling time = 0.040 seconds
[12/14 20:32:41    442s] 
[12/14 20:32:41    442s] (I)       Moved 0 terms for better access 
[12/14 20:32:41    442s] (I)       Number of ignored nets = 0
[12/14 20:32:41    442s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/14 20:32:41    442s] (I)       Number of clock nets = 0.  Ignored: No
[12/14 20:32:41    442s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:32:41    442s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:32:41    442s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:32:41    442s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:32:41    442s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:32:41    442s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:32:41    442s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:32:41    442s] (I)       Constructing bin map
[12/14 20:32:41    442s] (I)       Initialize bin information with width=5760 height=5760
[12/14 20:32:41    442s] (I)       Done constructing bin map
[12/14 20:32:41    442s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1736.4 MB
[12/14 20:32:41    442s] (I)       Ndr track 0 does not exist
[12/14 20:32:41    442s] (I)       Layer1  viaCost=200.00
[12/14 20:32:41    442s] (I)       Layer2  viaCost=200.00
[12/14 20:32:41    442s] (I)       Layer3  viaCost=200.00
[12/14 20:32:41    442s] (I)       Layer4  viaCost=200.00
[12/14 20:32:41    442s] (I)       Layer5  viaCost=200.00
[12/14 20:32:41    442s] (I)       Layer6  viaCost=200.00
[12/14 20:32:41    442s] (I)       Layer7  viaCost=200.00
[12/14 20:32:41    442s] (I)       Layer8  viaCost=300.00
[12/14 20:32:41    442s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:32:41    442s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:32:41    442s] (I)       core area           :  (14080, 14080) - (685760, 685120)
[12/14 20:32:41    442s] (I)       Site Width          :   320  (dbu)
[12/14 20:32:41    442s] (I)       Row Height          :  2880  (dbu)
[12/14 20:32:41    442s] (I)       GCell Width         :  2880  (dbu)
[12/14 20:32:41    442s] (I)       GCell Height        :  2880  (dbu)
[12/14 20:32:41    442s] (I)       grid                :   243   243     9
[12/14 20:32:41    442s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/14 20:32:41    442s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/14 20:32:41    442s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:32:41    442s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:32:41    442s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:32:41    442s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:32:41    442s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/14 20:32:41    442s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:32:41    442s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:32:41    442s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:32:41    442s] (I)       --------------------------------------------------------
[12/14 20:32:41    442s] 
[12/14 20:32:41    442s] [NR-eGR] ============ Routing rule table ============
[12/14 20:32:41    442s] [NR-eGR] Rule id 0. Nets 0 
[12/14 20:32:41    442s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:32:41    442s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:32:41    442s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:41    442s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:41    442s] [NR-eGR] ========================================
[12/14 20:32:41    442s] [NR-eGR] 
[12/14 20:32:41    442s] (I)       After initializing earlyGlobalRoute syMemory usage = 1736.4 MB
[12/14 20:32:41    442s] (I)       Loading and dumping file time : 0.07 seconds
[12/14 20:32:41    442s] (I)       total 2D Cap : 3412103 = (1808304 H, 1603799 V)
[12/14 20:32:41    442s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/14 20:32:41    442s] End AAE Lib Interpolated Model. (MEM=1736.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:32:41    442s]   Library trimming buffers in power domain PD_CORE and half-corner dc_max:setup.late removed 0 of 5 cells
[12/14 20:32:41    442s] Original list had 5 cells:
[12/14 20:32:41    442s] NBUFFX32 NBUFFX16 NBUFFX8 NBUFFX4 NBUFFX2 
[12/14 20:32:41    442s] Library trimming was not able to trim any cells:
[12/14 20:32:41    442s] NBUFFX32 NBUFFX16 NBUFFX8 NBUFFX4 NBUFFX2 
[12/14 20:32:41    442s]   Library trimming inverters in power domain PD_CORE and half-corner dc_max:setup.late removed 0 of 6 cells
[12/14 20:32:41    442s] Original list had 6 cells:
[12/14 20:32:41    442s] INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/14 20:32:41    442s] Library trimming was not able to trim any cells:
[12/14 20:32:41    442s] INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/14 20:32:41    442s] Library Trimming done.
[12/14 20:32:41    442s] Clock tree balancer configuration for clock_tree Clk_clk:
[12/14 20:32:41    442s] Non-default CCOpt properties:
[12/14 20:32:41    442s]   route_type (leaf): default_route_type_leaf (default: default)
[12/14 20:32:41    442s]   route_type (trunk): default_route_type_nonleaf (default: default)
[12/14 20:32:41    442s]   route_type (top): default_route_type_nonleaf (default: default)
[12/14 20:32:41    442s]   source_driver: INVX4/INP INVX4/ZN (default: )
[12/14 20:32:41    442s]   source_max_capacitance: 3000 (default: auto)
[12/14 20:32:41    442s] For power domain PD_CORE:
[12/14 20:32:41    442s]   Buffers:     NBUFFX32 NBUFFX16 NBUFFX8 NBUFFX4 NBUFFX2 
[12/14 20:32:41    442s]   Inverters:   INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/14 20:32:41    442s]   Unblocked area available for placement of any clock cells in power_domain PD_CORE: 451154.022um^2
[12/14 20:32:41    442s] Top Routing info:
[12/14 20:32:41    442s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/14 20:32:41    442s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/14 20:32:41    442s] Trunk Routing info:
[12/14 20:32:41    442s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/14 20:32:41    442s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/14 20:32:41    442s] Leaf Routing info:
[12/14 20:32:41    442s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/14 20:32:41    442s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/14 20:32:41    442s] For timing_corner dc_max:setup, late:
[12/14 20:32:41    442s]   Slew time target (leaf):    0.200ns
[12/14 20:32:41    442s]   Slew time target (trunk):   0.200ns
[12/14 20:32:41    442s]   Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[12/14 20:32:41    442s]   Buffer unit delay for power domain PD_CORE:   0.362ns
[12/14 20:32:41    442s]   Buffer max distance for power domain PD_CORE: 870.000um
[12/14 20:32:41    442s] Fastest wire driving cells and distances for power domain PD_CORE:
[12/14 20:32:41    442s]   Buffer    : {lib_cell:NBUFFX16, fastest_considered_half_corner=dc_max:setup.late, optimalDrivingDistance=596.626um, saturatedSlew=0.179ns, speed=1868.544um per ns, cellArea=44.796um^2 per 1000um}
[12/14 20:32:41    442s]   Inverter  : {lib_cell:INVX32, fastest_considered_half_corner=dc_max:setup.late, optimalDrivingDistance=527.640um, saturatedSlew=0.174ns, speed=4469.632um per ns, cellArea=89.079um^2 per 1000um}
[12/14 20:32:41    442s] 
[12/14 20:32:41    442s] 
[12/14 20:32:41    442s] Logic Sizing Table:
[12/14 20:32:41    442s] 
[12/14 20:32:41    442s] ----------------------------------------------------------
[12/14 20:32:41    442s] Cell    Instance count    Source    Eligible library cells
[12/14 20:32:41    442s] ----------------------------------------------------------
[12/14 20:32:41    442s]   (empty table)
[12/14 20:32:41    442s] ----------------------------------------------------------
[12/14 20:32:41    442s] 
[12/14 20:32:41    442s] 
[12/14 20:32:41    442s] Clock tree balancer configuration for skew_group Clk_clk/func_mode:
[12/14 20:32:41    442s]   Sources:                     pin Clk_CI
[12/14 20:32:41    442s]   Total number of sinks:       462
[12/14 20:32:41    442s]   Delay constrained sinks:     462
[12/14 20:32:41    442s]   Non-leaf sinks:              0
[12/14 20:32:41    442s]   Ignore pins:                 0
[12/14 20:32:41    442s]  Timing corner dc_max:setup.late:
[12/14 20:32:41    442s]   Skew target:                 0.362ns
[12/14 20:32:41    442s] Clock tree balancer configuration for skew_group Clk_clk/hold_mode:
[12/14 20:32:41    442s]   Sources:                     pin Clk_CI
[12/14 20:32:41    442s]   Total number of sinks:       462
[12/14 20:32:41    442s]   Delay constrained sinks:     462
[12/14 20:32:41    442s]   Non-leaf sinks:              0
[12/14 20:32:41    442s]   Ignore pins:                 0
[12/14 20:32:41    442s]  Timing corner dc_max:setup.late:
[12/14 20:32:41    442s]   Skew target:                 0.362ns
[12/14 20:32:41    442s] Clock tree balancer configuration for skew_group Clk_clk/test_mode:
[12/14 20:32:41    442s]   Sources:                     pin Clk_CI
[12/14 20:32:41    442s]   Total number of sinks:       462
[12/14 20:32:41    442s]   Delay constrained sinks:     462
[12/14 20:32:41    442s]   Non-leaf sinks:              0
[12/14 20:32:41    442s]   Ignore pins:                 0
[12/14 20:32:41    442s]  Timing corner dc_max:setup.late:
[12/14 20:32:41    442s]   Skew target:                 0.362ns
[12/14 20:32:41    442s] Primary reporting skew group is skew_group Clk_clk/func_mode with 462 clock sinks.
[12/14 20:32:41    442s] 
[12/14 20:32:41    442s] Via Selection for Estimated Routes (rule default):
[12/14 20:32:41    442s] 
[12/14 20:32:41    442s] ------------------------------------------------------------
[12/14 20:32:41    442s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/14 20:32:41    442s] Range                (Ohm)    (fF)     (fs)     Only
[12/14 20:32:41    442s] ------------------------------------------------------------
[12/14 20:32:41    442s] M1-M2    VIA12B      1.600    0.000    0.000    false
[12/14 20:32:41    442s] M2-M3    VIA23       1.600    0.000    0.000    false
[12/14 20:32:41    442s] M3-M4    VIA34       1.600    0.000    0.000    false
[12/14 20:32:41    442s] M4-M5    VIA45       1.600    0.000    0.000    false
[12/14 20:32:41    442s] M5-M6    VIA56       1.600    0.000    0.000    false
[12/14 20:32:41    442s] M6-M7    VIA67       1.600    0.000    0.000    false
[12/14 20:32:41    442s] M7-M8    VIA78       1.600    0.000    0.000    false
[12/14 20:32:41    442s] M8-M9    VIA89       1.600    0.000    0.000    false
[12/14 20:32:41    442s] ------------------------------------------------------------
[12/14 20:32:41    442s] 
[12/14 20:32:41    442s] No ideal or dont_touch nets found in the clock tree
[12/14 20:32:41    442s] Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.8)
[12/14 20:32:41    442s] External - Set all clocks to propagated mode...
[12/14 20:32:41    442s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[12/14 20:32:41    442s]  * The following are in propagated mode:
[12/14 20:32:41    442s]    - SDC clock Clk_clk in view func_wc
[12/14 20:32:41    442s]    - SDC clock Clk_clk in view func_tc
[12/14 20:32:41    442s]    - SDC clock Clk_clk in view test_wc
[12/14 20:32:41    442s]    - SDC clock Clk_clk in view hold_bc
[12/14 20:32:41    442s]    - SDC clock Clk_clk in view hold_tc
[12/14 20:32:41    442s]    - SDC clock Clk_clk in view hold_wc
[12/14 20:32:41    442s] 
[12/14 20:32:41    442s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:41    442s] All good
[12/14 20:32:41    442s] Check Prerequisites done. (took cpu=0:00:01.3 real=0:00:01.0)
[12/14 20:32:41    442s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.3 real=0:00:01.0)
[12/14 20:32:41    442s] Executing ccopt post-processing.
[12/14 20:32:41    442s] Synthesizing clock trees with CCOpt...
[12/14 20:32:41    442s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/14 20:32:41    442s] CCOpt::Phase::PreparingToBalance...
[12/14 20:32:41    442s] 
[12/14 20:32:41    442s] Positive (advancing) pin insertion delays
[12/14 20:32:41    442s] =========================================
[12/14 20:32:41    442s] 
[12/14 20:32:41    442s] Found 0 advances (0.000% of 462 clock tree sinks)
[12/14 20:32:41    442s] 
[12/14 20:32:41    442s] Negative (delaying) pin insertion delays
[12/14 20:32:41    442s] ========================================
[12/14 20:32:41    442s] 
[12/14 20:32:41    442s] Found 0 delays (0.000% of 462 clock tree sinks)
[12/14 20:32:41    442s] 
[12/14 20:32:41    442s] **WARN: (IMPCCOPT-1127):	The skew group default.Clk_clk/hold_mode has been identified as a duplicate of: Clk_clk/func_mode
[12/14 20:32:41    442s] **WARN: (IMPCCOPT-1127):	The skew group default.Clk_clk/test_mode has been identified as a duplicate of: Clk_clk/func_mode
[12/14 20:32:41    442s] The skew group Clk_clk/hold_mode has been identified as a duplicate of: Clk_clk/func_mode, so it will not be cloned.
[12/14 20:32:41    442s] The skew group Clk_clk/test_mode has been identified as a duplicate of: Clk_clk/func_mode, so it will not be cloned.
[12/14 20:32:41    442s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/14 20:32:41    442s] ### Creating LA Mngr. totSessionCpu=0:07:23 mem=1793.6M
[12/14 20:32:41    442s] ### Creating LA Mngr, finished. totSessionCpu=0:07:23 mem=1793.6M
[12/14 20:32:41    442s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/14 20:32:41    442s] [NR-eGR] Started earlyGlobalRoute kernel
[12/14 20:32:41    442s] [NR-eGR] Initial Peak syMemory usage = 1793.6 MB
[12/14 20:32:41    442s] (I)       Reading DB...
[12/14 20:32:41    442s] (I)       before initializing RouteDB syMemory usage = 1793.6 MB
[12/14 20:32:41    442s] (I)       congestionReportName   : 
[12/14 20:32:41    442s] (I)       layerRangeFor2DCongestion : 
[12/14 20:32:41    442s] (I)       buildTerm2TermWires    : 1
[12/14 20:32:41    442s] (I)       doTrackAssignment      : 1
[12/14 20:32:41    442s] (I)       dumpBookshelfFiles     : 0
[12/14 20:32:41    442s] (I)       numThreads             : 4
[12/14 20:32:41    442s] (I)       bufferingAwareRouting  : false
[12/14 20:32:41    442s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:32:41    442s] (I)       honorPin               : false
[12/14 20:32:41    442s] (I)       honorPinGuide          : true
[12/14 20:32:41    442s] (I)       honorPartition         : false
[12/14 20:32:41    442s] (I)       allowPartitionCrossover: false
[12/14 20:32:41    442s] (I)       honorSingleEntry       : true
[12/14 20:32:41    442s] (I)       honorSingleEntryStrong : true
[12/14 20:32:41    442s] (I)       handleViaSpacingRule   : false
[12/14 20:32:41    442s] (I)       handleEolSpacingRule   : false
[12/14 20:32:41    442s] (I)       PDConstraint           : none
[12/14 20:32:41    442s] (I)       expBetterNDRHandling   : false
[12/14 20:32:41    442s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:32:41    442s] (I)       routingEffortLevel     : 3
[12/14 20:32:41    442s] (I)       effortLevel            : standard
[12/14 20:32:41    442s] [NR-eGR] minRouteLayer          : 2
[12/14 20:32:41    442s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:32:41    442s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:32:41    442s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:32:41    442s] (I)       numRowsPerGCell        : 1
[12/14 20:32:41    442s] (I)       speedUpLargeDesign     : 0
[12/14 20:32:41    442s] (I)       multiThreadingTA       : 1
[12/14 20:32:41    442s] (I)       blkAwareLayerSwitching : 1
[12/14 20:32:41    442s] (I)       optimizationMode       : false
[12/14 20:32:41    442s] (I)       routeSecondPG          : false
[12/14 20:32:41    442s] (I)       scenicRatioForLayerRelax: 0.00
[12/14 20:32:41    442s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:32:41    442s] (I)       punchThroughDistance   : 500.00
[12/14 20:32:41    442s] (I)       scenicBound            : 1.15
[12/14 20:32:41    442s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:32:41    442s] (I)       source-to-sink ratio   : 0.00
[12/14 20:32:41    442s] (I)       targetCongestionRatioH : 1.00
[12/14 20:32:41    442s] (I)       targetCongestionRatioV : 1.00
[12/14 20:32:41    442s] (I)       layerCongestionRatio   : 0.70
[12/14 20:32:41    442s] (I)       m1CongestionRatio      : 0.10
[12/14 20:32:41    442s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:32:41    442s] (I)       localRouteEffort       : 1.00
[12/14 20:32:41    442s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:32:41    442s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:32:41    442s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:32:41    442s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:32:41    442s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:32:41    442s] (I)       routeVias              : 
[12/14 20:32:41    442s] (I)       readTROption           : true
[12/14 20:32:41    442s] (I)       extraSpacingFactor     : 1.00
[12/14 20:32:41    442s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:32:41    442s] (I)       routeSelectedNetsOnly  : false
[12/14 20:32:41    442s] (I)       clkNetUseMaxDemand     : false
[12/14 20:32:41    442s] (I)       extraDemandForClocks   : 0
[12/14 20:32:41    442s] (I)       steinerRemoveLayers    : false
[12/14 20:32:41    442s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:32:41    442s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:32:41    442s] (I)       similarTopologyRoutingFast : false
[12/14 20:32:41    442s] (I)       spanningTreeRefinement : false
[12/14 20:32:41    442s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:32:41    442s] (I)       starting read tracks
[12/14 20:32:41    442s] (I)       build grid graph
[12/14 20:32:41    442s] (I)       build grid graph start
[12/14 20:32:41    442s] [NR-eGR] Layer1 has no routable track
[12/14 20:32:41    442s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:32:41    442s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:32:41    442s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:32:41    442s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:32:41    442s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:32:41    442s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:32:41    442s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:32:41    442s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:32:41    442s] (I)       build grid graph end
[12/14 20:32:41    442s] (I)       numViaLayers=9
[12/14 20:32:41    442s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:32:41    442s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:32:41    442s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:32:41    442s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:32:41    442s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:32:41    442s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:32:41    442s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:32:41    442s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:32:41    442s] (I)       end build via table
[12/14 20:32:41    442s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:32:41    442s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/14 20:32:41    442s] (I)       readDataFromPlaceDB
[12/14 20:32:41    442s] (I)       Read net information..
[12/14 20:32:41    442s] [NR-eGR] Read numTotalNets=20850  numIgnoredNets=0
[12/14 20:32:41    442s] (I)       Read testcase time = 0.010 seconds
[12/14 20:32:41    442s] 
[12/14 20:32:41    442s] (I)       read default dcut vias
[12/14 20:32:41    442s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:32:41    442s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:32:41    442s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:32:41    442s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:32:41    442s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:32:41    442s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:32:41    442s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:32:41    442s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:32:41    442s] (I)       build grid graph start
[12/14 20:32:41    442s] (I)       build grid graph end
[12/14 20:32:41    442s] (I)       Model blockage into capacity
[12/14 20:32:41    442s] (I)       Read numBlocks=111595  numPreroutedWires=0  numCapScreens=0
[12/14 20:32:41    442s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:32:41    442s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:32:41    442s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:32:41    442s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:32:41    442s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:32:41    442s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:32:41    442s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:32:41    442s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:32:41    442s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:32:41    442s] (I)       Modeling time = 0.030 seconds
[12/14 20:32:41    442s] 
[12/14 20:32:41    442s] (I)       Number of ignored nets = 0
[12/14 20:32:41    442s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/14 20:32:41    442s] (I)       Number of clock nets = 1.  Ignored: No
[12/14 20:32:41    442s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:32:41    442s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:32:41    442s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:32:41    442s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:32:41    442s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:32:41    442s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:32:41    442s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:32:41    442s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/14 20:32:41    442s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1793.6 MB
[12/14 20:32:41    442s] (I)       Ndr track 0 does not exist
[12/14 20:32:41    442s] (I)       Layer1  viaCost=200.00
[12/14 20:32:41    442s] (I)       Layer2  viaCost=200.00
[12/14 20:32:41    442s] (I)       Layer3  viaCost=200.00
[12/14 20:32:41    442s] (I)       Layer4  viaCost=200.00
[12/14 20:32:41    442s] (I)       Layer5  viaCost=200.00
[12/14 20:32:41    442s] (I)       Layer6  viaCost=200.00
[12/14 20:32:41    442s] (I)       Layer7  viaCost=200.00
[12/14 20:32:41    442s] (I)       Layer8  viaCost=300.00
[12/14 20:32:41    442s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:32:41    442s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:32:41    442s] (I)       core area           :  (14080, 14080) - (685760, 685760)
[12/14 20:32:41    442s] (I)       Site Width          :   320  (dbu)
[12/14 20:32:41    442s] (I)       Row Height          :  2880  (dbu)
[12/14 20:32:41    442s] (I)       GCell Width         :  2880  (dbu)
[12/14 20:32:41    442s] (I)       GCell Height        :  2880  (dbu)
[12/14 20:32:41    442s] (I)       grid                :   243   243     9
[12/14 20:32:41    442s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/14 20:32:41    442s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/14 20:32:41    442s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:32:41    442s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:32:41    442s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:32:41    442s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:32:41    442s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/14 20:32:41    442s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:32:41    442s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:32:41    442s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:32:41    442s] (I)       --------------------------------------------------------
[12/14 20:32:41    442s] 
[12/14 20:32:41    442s] [NR-eGR] ============ Routing rule table ============
[12/14 20:32:41    442s] [NR-eGR] Rule id 0. Nets 20850 
[12/14 20:32:41    442s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:32:41    442s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:32:41    442s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:41    442s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:41    442s] [NR-eGR] ========================================
[12/14 20:32:41    442s] [NR-eGR] 
[12/14 20:32:41    442s] (I)       After initializing earlyGlobalRoute syMemory usage = 1793.6 MB
[12/14 20:32:41    442s] (I)       Loading and dumping file time : 0.11 seconds
[12/14 20:32:41    442s] (I)       ============= Initialization =============
[12/14 20:32:41    442s] (I)       totalPins=73629  totalGlobalPin=73115 (99.30%)
[12/14 20:32:42    442s] (I)       total 2D Cap : 3528061 = (1808304 H, 1719757 V)
[12/14 20:32:42    442s] [NR-eGR] Layer group 1: route 20850 net(s) in layer range [2, 9]
[12/14 20:32:42    442s] (I)       ============  Phase 1a Route ============
[12/14 20:32:42    443s] (I)       Phase 1a runs 0.04 seconds
[12/14 20:32:42    443s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/14 20:32:42    443s] (I)       Usage: 224938 = (111147 H, 113791 V) = (6.15% H, 6.62% V) = (3.201e+05um H, 3.277e+05um V)
[12/14 20:32:42    443s] (I)       
[12/14 20:32:42    443s] (I)       ============  Phase 1b Route ============
[12/14 20:32:42    443s] (I)       Phase 1b runs 0.01 seconds
[12/14 20:32:42    443s] (I)       Usage: 225870 = (111829 H, 114041 V) = (6.18% H, 6.63% V) = (3.221e+05um H, 3.284e+05um V)
[12/14 20:32:42    443s] (I)       
[12/14 20:32:42    443s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 5.06% V. EstWL: 6.505056e+05um
[12/14 20:32:42    443s] (I)       ============  Phase 1c Route ============
[12/14 20:32:42    443s] (I)       Level2 Grid: 49 x 49
[12/14 20:32:42    443s] (I)       Phase 1c runs 0.01 seconds
[12/14 20:32:42    443s] (I)       Usage: 225870 = (111829 H, 114041 V) = (6.18% H, 6.63% V) = (3.221e+05um H, 3.284e+05um V)
[12/14 20:32:42    443s] (I)       
[12/14 20:32:42    443s] (I)       ============  Phase 1d Route ============
[12/14 20:32:42    443s] (I)       Phase 1d runs 0.00 seconds
[12/14 20:32:42    443s] (I)       Usage: 225905 = (111860 H, 114045 V) = (6.19% H, 6.63% V) = (3.222e+05um H, 3.284e+05um V)
[12/14 20:32:42    443s] (I)       
[12/14 20:32:42    443s] (I)       ============  Phase 1e Route ============
[12/14 20:32:42    443s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:32:42    443s] (I)       Usage: 225905 = (111860 H, 114045 V) = (6.19% H, 6.63% V) = (3.222e+05um H, 3.284e+05um V)
[12/14 20:32:42    443s] (I)       
[12/14 20:32:42    443s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 5.01% V. EstWL: 6.506064e+05um
[12/14 20:32:42    443s] [NR-eGR] 
[12/14 20:32:42    443s] (I)       ============  Phase 1l Route ============
[12/14 20:32:42    443s] (I)       Phase 1l runs 0.06 seconds
[12/14 20:32:42    443s] (I)       
[12/14 20:32:42    443s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/14 20:32:42    443s] [NR-eGR]                OverCon         OverCon         OverCon            
[12/14 20:32:42    443s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[12/14 20:32:42    443s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)    OverCon 
[12/14 20:32:42    443s] [NR-eGR] ------------------------------------------------------------------
[12/14 20:32:42    443s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:32:42    443s] [NR-eGR] Layer2    6639(11.41%)     960( 1.65%)      40( 0.07%)   (13.13%) 
[12/14 20:32:42    443s] [NR-eGR] Layer3       5( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/14 20:32:42    443s] [NR-eGR] Layer4     342( 0.59%)       6( 0.01%)       0( 0.00%)   ( 0.60%) 
[12/14 20:32:42    443s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:32:42    443s] [NR-eGR] Layer6       8( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/14 20:32:42    443s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:32:42    443s] [NR-eGR] Layer8       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:32:42    443s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:32:42    443s] [NR-eGR] ------------------------------------------------------------------
[12/14 20:32:42    443s] [NR-eGR] Total     6995( 1.55%)     966( 0.21%)      40( 0.01%)   ( 1.77%) 
[12/14 20:32:42    443s] [NR-eGR] 
[12/14 20:32:42    443s] (I)       Total Global Routing Runtime: 0.19 seconds
[12/14 20:32:42    443s] (I)       total 2D Cap : 3589818 = (1835800 H, 1754018 V)
[12/14 20:32:42    443s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.30% V
[12/14 20:32:42    443s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.51% V
[12/14 20:32:42    443s] (I)       ============= track Assignment ============
[12/14 20:32:42    443s] (I)       extract Global 3D Wires
[12/14 20:32:42    443s] (I)       Extract Global WL : time=0.01
[12/14 20:32:42    443s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/14 20:32:42    443s] (I)       Initialization real time=0.00 seconds
[12/14 20:32:42    443s] (I)       Run Multi-thread track assignment
[12/14 20:32:42    443s] (I)       merging nets...
[12/14 20:32:42    443s] (I)       merging nets done
[12/14 20:32:42    443s] (I)       Kernel real time=0.13 seconds
[12/14 20:32:42    443s] (I)       End Greedy Track Assignment
[12/14 20:32:42    443s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:42    443s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 73541
[12/14 20:32:42    443s] [NR-eGR] Layer2(M2)(V) length: 1.354742e+05um, number of vias: 94661
[12/14 20:32:42    443s] [NR-eGR] Layer3(M3)(H) length: 2.744528e+05um, number of vias: 28936
[12/14 20:32:42    443s] [NR-eGR] Layer4(M4)(V) length: 1.415492e+05um, number of vias: 5759
[12/14 20:32:42    443s] [NR-eGR] Layer5(M5)(H) length: 4.918008e+04um, number of vias: 4436
[12/14 20:32:42    443s] [NR-eGR] Layer6(M6)(V) length: 5.846921e+04um, number of vias: 373
[12/14 20:32:42    443s] [NR-eGR] Layer7(M7)(H) length: 2.987505e+03um, number of vias: 314
[12/14 20:32:42    443s] [NR-eGR] Layer8(M8)(V) length: 7.673634e+03um, number of vias: 2
[12/14 20:32:42    443s] [NR-eGR] Layer9(M9)(H) length: 5.520000e+01um, number of vias: 0
[12/14 20:32:42    443s] [NR-eGR] Total length: 6.698419e+05um, number of vias: 208022
[12/14 20:32:42    443s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:42    443s] [NR-eGR] Total clock nets wire length: 5.868320e+03um 
[12/14 20:32:42    443s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:42    443s] [NR-eGR] End Peak syMemory usage = 1793.6 MB
[12/14 20:32:42    443s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.99 seconds
[12/14 20:32:42    443s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.0 real=0:00:00.6)
[12/14 20:32:42    443s] Legalization setup...
[12/14 20:32:42    443s] Using cell based legalization.
[12/14 20:32:42    443s] OPERPROF: Starting DPlace-Init at level 1, MEM:1793.6M
[12/14 20:32:42    443s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1793.6M
[12/14 20:32:42    443s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1793.6M
[12/14 20:32:42    443s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1793.6M
[12/14 20:32:42    443s] Core basic site is unit
[12/14 20:32:42    443s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:32:42    443s] Mark StBox On SiteArr starts
[12/14 20:32:42    444s] Mark StBox On SiteArr ends
[12/14 20:32:42    444s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.180, REAL:0.064, MEM:1793.6M
[12/14 20:32:42    444s] OPERPROF:       Starting CMU at level 4, MEM:1793.6M
[12/14 20:32:42    444s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1793.6M
[12/14 20:32:42    444s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.200, REAL:0.080, MEM:1793.6M
[12/14 20:32:42    444s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.200, REAL:0.080, MEM:1793.6M
[12/14 20:32:42    444s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1793.6MB).
[12/14 20:32:42    444s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.103, MEM:1793.6M
[12/14 20:32:42    444s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.1)
[12/14 20:32:42    444s] Validating CTS configuration...
[12/14 20:32:42    444s] Non-default CCOpt properties:
[12/14 20:32:42    444s] buffer_cells is set for at least one key
[12/14 20:32:42    444s] clock_gating_cells is set for at least one key
[12/14 20:32:42    444s] cts_merge_clock_gates is set for at least one key
[12/14 20:32:42    444s] cts_merge_clock_logic is set for at least one key
[12/14 20:32:42    444s] inverter_cells is set for at least one key
[12/14 20:32:42    444s] preferred_extra_space is set for at least one key
[12/14 20:32:42    444s] route_type is set for at least one key
[12/14 20:32:42    444s] source_driver is set for at least one key
[12/14 20:32:42    444s] source_max_capacitance is set for at least one key
[12/14 20:32:42    444s] target_max_trans_sdc is set for at least one key
[12/14 20:32:42    444s] Route type trimming info:
[12/14 20:32:42    444s]   No route type modifications were made.
[12/14 20:32:42    444s] Accumulated time to calculate placeable region: 0
[12/14 20:32:42    444s] Accumulated time to calculate placeable region: 0
[12/14 20:32:42    444s] Library Trimming...
[12/14 20:32:42    444s] (I)       Initializing Steiner engine. 
[12/14 20:32:42    444s] (I)       Reading DB...
[12/14 20:32:42    444s] (I)       Number of ignored instance 0
[12/14 20:32:42    444s] (I)       numMoveCells=18548, numMacros=0  numPads=88  numMultiRowHeightInsts=0
[12/14 20:32:42    444s] (I)       Identified Clock instances: Flop 462, Clock buffer/inverter 0, Gate 0
[12/14 20:32:42    444s] (I)       before initializing RouteDB syMemory usage = 1793.6 MB
[12/14 20:32:42    444s] (I)       congestionReportName   : 
[12/14 20:32:42    444s] (I)       layerRangeFor2DCongestion : 
[12/14 20:32:42    444s] (I)       buildTerm2TermWires    : 1
[12/14 20:32:42    444s] (I)       doTrackAssignment      : 0
[12/14 20:32:42    444s] (I)       dumpBookshelfFiles     : 0
[12/14 20:32:42    444s] (I)       numThreads             : 1
[12/14 20:32:42    444s] (I)       bufferingAwareRouting  : true
[12/14 20:32:42    444s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:32:42    444s] (I)       honorPin               : false
[12/14 20:32:42    444s] (I)       honorPinGuide          : true
[12/14 20:32:42    444s] (I)       honorPartition         : false
[12/14 20:32:42    444s] (I)       allowPartitionCrossover: false
[12/14 20:32:42    444s] (I)       honorSingleEntry       : true
[12/14 20:32:42    444s] (I)       honorSingleEntryStrong : true
[12/14 20:32:42    444s] (I)       handleViaSpacingRule   : false
[12/14 20:32:42    444s] (I)       handleEolSpacingRule   : true
[12/14 20:32:42    444s] (I)       PDConstraint           : none
[12/14 20:32:42    444s] (I)       expBetterNDRHandling   : true
[12/14 20:32:42    444s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:32:42    444s] (I)       routingEffortLevel     : 3
[12/14 20:32:42    444s] (I)       effortLevel            : standard
[12/14 20:32:42    444s] [NR-eGR] minRouteLayer          : 2
[12/14 20:32:42    444s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:32:42    444s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:32:42    444s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:32:42    444s] (I)       numRowsPerGCell        : 1
[12/14 20:32:42    444s] (I)       speedUpLargeDesign     : 0
[12/14 20:32:42    444s] (I)       multiThreadingTA       : 1
[12/14 20:32:42    444s] (I)       blkAwareLayerSwitching : 1
[12/14 20:32:42    444s] (I)       optimizationMode       : false
[12/14 20:32:42    444s] (I)       routeSecondPG          : false
[12/14 20:32:42    444s] (I)       scenicRatioForLayerRelax: 0.00
[12/14 20:32:42    444s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:32:42    444s] (I)       punchThroughDistance   : 2147483647.00
[12/14 20:32:42    444s] (I)       scenicBound            : 1.15
[12/14 20:32:42    444s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:32:42    444s] (I)       source-to-sink ratio   : 0.30
[12/14 20:32:42    444s] (I)       targetCongestionRatioH : 1.00
[12/14 20:32:42    444s] (I)       targetCongestionRatioV : 1.00
[12/14 20:32:42    444s] (I)       layerCongestionRatio   : 1.00
[12/14 20:32:42    444s] (I)       m1CongestionRatio      : 0.10
[12/14 20:32:42    444s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:32:42    444s] (I)       localRouteEffort       : 1.00
[12/14 20:32:42    444s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:32:42    444s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:32:42    444s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:32:42    444s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:32:42    444s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:32:42    444s] (I)       routeVias              : 
[12/14 20:32:42    444s] (I)       readTROption           : true
[12/14 20:32:42    444s] (I)       extraSpacingFactor     : 1.00
[12/14 20:32:42    444s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:32:42    444s] (I)       routeSelectedNetsOnly  : false
[12/14 20:32:42    444s] (I)       clkNetUseMaxDemand     : false
[12/14 20:32:42    444s] (I)       extraDemandForClocks   : 0
[12/14 20:32:42    444s] (I)       steinerRemoveLayers    : false
[12/14 20:32:42    444s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:32:42    444s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:32:42    444s] (I)       similarTopologyRoutingFast : true
[12/14 20:32:42    444s] (I)       spanningTreeRefinement : false
[12/14 20:32:42    444s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:32:42    444s] (I)       starting read tracks
[12/14 20:32:42    444s] (I)       build grid graph
[12/14 20:32:42    444s] (I)       build grid graph start
[12/14 20:32:42    444s] [NR-eGR] Layer1 has no routable track
[12/14 20:32:42    444s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:32:42    444s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:32:42    444s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:32:42    444s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:32:42    444s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:32:42    444s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:32:42    444s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:32:42    444s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:32:42    444s] (I)       build grid graph end
[12/14 20:32:42    444s] (I)       numViaLayers=9
[12/14 20:32:42    444s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:32:42    444s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:32:42    444s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:32:42    444s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:32:42    444s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:32:42    444s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:32:42    444s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:32:42    444s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:32:42    444s] (I)       end build via table
[12/14 20:32:42    444s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:32:42    444s] (I)       readDataFromPlaceDB
[12/14 20:32:42    444s] (I)       Read net information..
[12/14 20:32:42    444s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[12/14 20:32:42    444s] (I)       Read testcase time = 0.000 seconds
[12/14 20:32:42    444s] 
[12/14 20:32:42    444s] (I)       read default dcut vias
[12/14 20:32:42    444s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:32:42    444s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:32:42    444s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:32:42    444s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:32:42    444s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:32:42    444s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:32:42    444s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:32:42    444s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:32:42    444s] (I)       build grid graph start
[12/14 20:32:42    444s] (I)       build grid graph end
[12/14 20:32:42    444s] (I)       Model blockage into capacity
[12/14 20:32:42    444s] (I)       Read numBlocks=111595  numPreroutedWires=0  numCapScreens=0
[12/14 20:32:42    444s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:32:42    444s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:32:42    444s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:32:42    444s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:32:42    444s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:32:42    444s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:32:42    444s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:32:42    444s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:32:42    444s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:32:42    444s] (I)       Modeling time = 0.030 seconds
[12/14 20:32:42    444s] 
[12/14 20:32:42    444s] (I)       Moved 0 terms for better access 
[12/14 20:32:42    444s] (I)       Number of ignored nets = 0
[12/14 20:32:42    444s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/14 20:32:42    444s] (I)       Number of clock nets = 0.  Ignored: No
[12/14 20:32:42    444s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:32:42    444s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:32:42    444s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:32:42    444s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:32:42    444s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:32:42    444s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:32:42    444s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:32:42    444s] (I)       Constructing bin map
[12/14 20:32:42    444s] (I)       Initialize bin information with width=5760 height=5760
[12/14 20:32:42    444s] (I)       Done constructing bin map
[12/14 20:32:42    444s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1793.6 MB
[12/14 20:32:42    444s] (I)       Ndr track 0 does not exist
[12/14 20:32:42    444s] (I)       Layer1  viaCost=200.00
[12/14 20:32:42    444s] (I)       Layer2  viaCost=200.00
[12/14 20:32:42    444s] (I)       Layer3  viaCost=200.00
[12/14 20:32:42    444s] (I)       Layer4  viaCost=200.00
[12/14 20:32:42    444s] (I)       Layer5  viaCost=200.00
[12/14 20:32:42    444s] (I)       Layer6  viaCost=200.00
[12/14 20:32:42    444s] (I)       Layer7  viaCost=200.00
[12/14 20:32:42    444s] (I)       Layer8  viaCost=300.00
[12/14 20:32:42    444s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:32:42    444s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:32:42    444s] (I)       core area           :  (14080, 14080) - (685760, 685120)
[12/14 20:32:42    444s] (I)       Site Width          :   320  (dbu)
[12/14 20:32:42    444s] (I)       Row Height          :  2880  (dbu)
[12/14 20:32:42    444s] (I)       GCell Width         :  2880  (dbu)
[12/14 20:32:42    444s] (I)       GCell Height        :  2880  (dbu)
[12/14 20:32:42    444s] (I)       grid                :   243   243     9
[12/14 20:32:42    444s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/14 20:32:42    444s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/14 20:32:42    444s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:32:42    444s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:32:42    444s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:32:42    444s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:32:42    444s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/14 20:32:42    444s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:32:42    444s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:32:42    444s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:32:42    444s] (I)       --------------------------------------------------------
[12/14 20:32:42    444s] 
[12/14 20:32:42    444s] [NR-eGR] ============ Routing rule table ============
[12/14 20:32:42    444s] [NR-eGR] Rule id 0. Nets 0 
[12/14 20:32:42    444s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:32:42    444s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:32:42    444s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:42    444s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:42    444s] [NR-eGR] ========================================
[12/14 20:32:42    444s] [NR-eGR] 
[12/14 20:32:42    444s] (I)       After initializing earlyGlobalRoute syMemory usage = 1793.6 MB
[12/14 20:32:42    444s] (I)       Loading and dumping file time : 0.07 seconds
[12/14 20:32:42    444s] (I)       total 2D Cap : 3412103 = (1808304 H, 1603799 V)
[12/14 20:32:42    444s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/14 20:32:42    444s] Updating RC grid for preRoute extraction ...
[12/14 20:32:42    444s] Initializing multi-corner resistance tables ...
[12/14 20:32:42    444s] End AAE Lib Interpolated Model. (MEM=1793.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:32:42    444s]   Library trimming buffers in power domain PD_CORE and half-corner dc_max:setup.late removed 0 of 5 cells
[12/14 20:32:42    444s] Original list had 5 cells:
[12/14 20:32:42    444s] NBUFFX32 NBUFFX16 NBUFFX8 NBUFFX4 NBUFFX2 
[12/14 20:32:42    444s] Library trimming was not able to trim any cells:
[12/14 20:32:42    444s] NBUFFX32 NBUFFX16 NBUFFX8 NBUFFX4 NBUFFX2 
[12/14 20:32:42    444s]   Library trimming inverters in power domain PD_CORE and half-corner dc_max:setup.late removed 0 of 6 cells
[12/14 20:32:42    444s] Original list had 6 cells:
[12/14 20:32:42    444s] INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/14 20:32:42    444s] Library trimming was not able to trim any cells:
[12/14 20:32:42    444s] INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/14 20:32:43    444s] Library Trimming done.
[12/14 20:32:43    444s] Clock tree balancer configuration for clock_tree Clk_clk:
[12/14 20:32:43    444s] Non-default CCOpt properties:
[12/14 20:32:43    444s]   cts_merge_clock_gates: true (default: false)
[12/14 20:32:43    444s]   cts_merge_clock_logic: true (default: false)
[12/14 20:32:43    444s]   route_type (leaf): default_route_type_leaf (default: default)
[12/14 20:32:43    444s]   route_type (trunk): default_route_type_nonleaf (default: default)
[12/14 20:32:43    444s]   route_type (top): default_route_type_nonleaf (default: default)
[12/14 20:32:43    444s]   source_driver: INVX4/INP INVX4/ZN (default: )
[12/14 20:32:43    444s]   source_max_capacitance: 3000 (default: auto)
[12/14 20:32:43    444s] For power domain PD_CORE:
[12/14 20:32:43    444s]   Buffers:     NBUFFX32 NBUFFX16 NBUFFX8 NBUFFX4 NBUFFX2 
[12/14 20:32:43    444s]   Inverters:   INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/14 20:32:43    444s]   Unblocked area available for placement of any clock cells in power_domain PD_CORE: 451154.022um^2
[12/14 20:32:43    444s] Top Routing info:
[12/14 20:32:43    444s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/14 20:32:43    444s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/14 20:32:43    444s] Trunk Routing info:
[12/14 20:32:43    444s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/14 20:32:43    444s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/14 20:32:43    444s] Leaf Routing info:
[12/14 20:32:43    444s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/14 20:32:43    444s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/14 20:32:43    444s] For timing_corner dc_max:setup, late:
[12/14 20:32:43    444s]   Slew time target (leaf):    0.200ns
[12/14 20:32:43    444s]   Slew time target (trunk):   0.200ns
[12/14 20:32:43    444s]   Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[12/14 20:32:43    444s]   Buffer unit delay for power domain PD_CORE:   0.362ns
[12/14 20:32:43    444s]   Buffer max distance for power domain PD_CORE: 870.000um
[12/14 20:32:43    444s] Fastest wire driving cells and distances for power domain PD_CORE:
[12/14 20:32:43    444s]   Buffer    : {lib_cell:NBUFFX16, fastest_considered_half_corner=dc_max:setup.late, optimalDrivingDistance=596.626um, saturatedSlew=0.179ns, speed=1868.544um per ns, cellArea=44.796um^2 per 1000um}
[12/14 20:32:43    444s]   Inverter  : {lib_cell:INVX32, fastest_considered_half_corner=dc_max:setup.late, optimalDrivingDistance=527.640um, saturatedSlew=0.174ns, speed=4469.632um per ns, cellArea=89.079um^2 per 1000um}
[12/14 20:32:43    444s] 
[12/14 20:32:43    444s] 
[12/14 20:32:43    444s] Logic Sizing Table:
[12/14 20:32:43    444s] 
[12/14 20:32:43    444s] ----------------------------------------------------------
[12/14 20:32:43    444s] Cell    Instance count    Source    Eligible library cells
[12/14 20:32:43    444s] ----------------------------------------------------------
[12/14 20:32:43    444s]   (empty table)
[12/14 20:32:43    444s] ----------------------------------------------------------
[12/14 20:32:43    444s] 
[12/14 20:32:43    444s] 
[12/14 20:32:43    444s] Clock tree balancer configuration for skew_group Clk_clk/func_mode:
[12/14 20:32:43    444s]   Sources:                     pin Clk_CI
[12/14 20:32:43    444s]   Total number of sinks:       462
[12/14 20:32:43    444s]   Delay constrained sinks:     462
[12/14 20:32:43    444s]   Non-leaf sinks:              0
[12/14 20:32:43    444s]   Ignore pins:                 0
[12/14 20:32:43    444s]  Timing corner dc_max:setup.late:
[12/14 20:32:43    444s]   Skew target:                 0.362ns
[12/14 20:32:43    444s] Primary reporting skew group is skew_group Clk_clk/func_mode with 462 clock sinks.
[12/14 20:32:43    444s] 
[12/14 20:32:43    444s] Via Selection for Estimated Routes (rule default):
[12/14 20:32:43    444s] 
[12/14 20:32:43    444s] ------------------------------------------------------------
[12/14 20:32:43    444s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/14 20:32:43    444s] Range                (Ohm)    (fF)     (fs)     Only
[12/14 20:32:43    444s] ------------------------------------------------------------
[12/14 20:32:43    444s] M1-M2    VIA12B      1.600    0.000    0.000    false
[12/14 20:32:43    444s] M2-M3    VIA23       1.600    0.000    0.000    false
[12/14 20:32:43    444s] M3-M4    VIA34       1.600    0.000    0.000    false
[12/14 20:32:43    444s] M4-M5    VIA45       1.600    0.000    0.000    false
[12/14 20:32:43    444s] M5-M6    VIA56       1.600    0.000    0.000    false
[12/14 20:32:43    444s] M6-M7    VIA67       1.600    0.000    0.000    false
[12/14 20:32:43    444s] M7-M8    VIA78       1.600    0.000    0.000    false
[12/14 20:32:43    444s] M8-M9    VIA89       1.600    0.000    0.000    false
[12/14 20:32:43    444s] ------------------------------------------------------------
[12/14 20:32:43    444s] 
[12/14 20:32:43    444s] No ideal or dont_touch nets found in the clock tree
[12/14 20:32:43    444s] Validating CTS configuration done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/14 20:32:43    444s] Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/14 20:32:43    444s] No exclusion drivers are needed.
[12/14 20:32:43    444s] Antenna diode management...
[12/14 20:32:43    444s]   Found 0 antenna diodes in the clock trees.
[12/14 20:32:43    444s]   
[12/14 20:32:43    444s] Antenna diode management done.
[12/14 20:32:43    444s] Adding driver cell for primary IO roots...
[12/14 20:32:43    444s] Maximizing clock DAG abstraction...
[12/14 20:32:43    444s] Maximizing clock DAG abstraction done.
[12/14 20:32:43    444s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.9 real=0:00:01.3)
[12/14 20:32:43    444s] Synthesizing clock trees...
[12/14 20:32:43    444s]   Preparing To Balance...
[12/14 20:32:43    444s] OPERPROF: Starting DPlace-Init at level 1, MEM:1803.1M
[12/14 20:32:43    444s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1803.1M
[12/14 20:32:43    444s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1803.1M
[12/14 20:32:43    444s] OPERPROF:       Starting CMU at level 4, MEM:1803.1M
[12/14 20:32:43    444s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1803.1M
[12/14 20:32:43    444s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.016, MEM:1803.1M
[12/14 20:32:43    444s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.016, MEM:1803.1M
[12/14 20:32:43    444s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1803.1MB).
[12/14 20:32:43    444s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1803.1M
[12/14 20:32:43    444s]   Merging duplicate siblings in DAG...
[12/14 20:32:43    444s]     Clock DAG stats before merging:
[12/14 20:32:43    444s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/14 20:32:43    444s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/14 20:32:43    444s]     Resynthesising clock tree into netlist...
[12/14 20:32:43    444s]       Reset timing graph...
[12/14 20:32:43    444s] Ignoring AAE DB Resetting ...
[12/14 20:32:43    444s]       Reset timing graph done.
[12/14 20:32:43    444s]     Resynthesising clock tree into netlist done.
[12/14 20:32:43    444s]     
[12/14 20:32:43    444s]     Disconnecting clock tree from netlist...
[12/14 20:32:43    444s]     Disconnecting clock tree from netlist done.
[12/14 20:32:43    444s]   Merging duplicate siblings in DAG done.
[12/14 20:32:43    444s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.1)
[12/14 20:32:43    444s]   CCOpt::Phase::Construction...
[12/14 20:32:43    444s]   Stage::Clustering...
[12/14 20:32:43    444s]   Clustering...
[12/14 20:32:43    444s]     Initialize for clustering...
[12/14 20:32:43    444s]     Clock DAG stats before clustering:
[12/14 20:32:43    444s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/14 20:32:43    444s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/14 20:32:43    444s]     Computing max distances from locked parents...
[12/14 20:32:43    444s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/14 20:32:43    444s]     Computing max distances from locked parents done.
[12/14 20:32:43    444s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:43    444s]     Bottom-up phase...
[12/14 20:32:43    444s]     Clustering clock_tree Clk_clk...
[12/14 20:32:43    444s] End AAE Lib Interpolated Model. (MEM=1793.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:32:43    445s]     Clustering clock_tree Clk_clk done.
[12/14 20:32:43    445s]     Clock DAG stats after bottom-up phase:
[12/14 20:32:43    445s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:43    445s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:43    445s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/14 20:32:43    445s]        Bufs: NBUFFX32: 7 
[12/14 20:32:43    445s]     Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/14 20:32:43    445s]     Legalizing clock trees...
[12/14 20:32:43    445s]     Resynthesising clock tree into netlist...
[12/14 20:32:43    445s]       Reset timing graph...
[12/14 20:32:43    445s] Ignoring AAE DB Resetting ...
[12/14 20:32:43    445s]       Reset timing graph done.
[12/14 20:32:43    445s]     Resynthesising clock tree into netlist done.
[12/14 20:32:43    445s]     Commiting net attributes....
[12/14 20:32:43    445s]     Commiting net attributes. done.
[12/14 20:32:43    445s]     Leaving CCOpt scope - ClockRefiner...
[12/14 20:32:43    445s]     Performing a single pass refine place with FGC disabled for datapath.
[12/14 20:32:43    445s] OPERPROF: Starting DPlace-Init at level 1, MEM:1793.6M
[12/14 20:32:43    445s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1793.6M
[12/14 20:32:43    445s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1793.6M
[12/14 20:32:43    445s] OPERPROF:       Starting CMU at level 4, MEM:1793.6M
[12/14 20:32:43    445s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1793.6M
[12/14 20:32:43    445s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.016, MEM:1793.6M
[12/14 20:32:43    445s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.016, MEM:1793.6M
[12/14 20:32:43    445s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1793.6MB).
[12/14 20:32:43    445s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:1793.6M
[12/14 20:32:43    445s] OPERPROF: Starting RefinePlace at level 1, MEM:1793.6M
[12/14 20:32:43    445s] *** Starting refinePlace (0:07:25 mem=1793.6M) ***
[12/14 20:32:43    445s] Total net bbox length = 5.531e+05 (2.715e+05 2.816e+05) (ext = 8.538e+03)
[12/14 20:32:43    445s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[12/14 20:32:43    445s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:32:43    445s] Starting refinePlace ...
[12/14 20:32:43    445s] powerDomain PD_CORE: bins with density >  0.75 = 7.99 % ( 46 / 576 )
[12/14 20:32:43    445s] Density distribution unevenness ratio = 16.012%
[12/14 20:32:43    445s]   Spread Effort: high, standalone mode, useDDP on.
[12/14 20:32:43    445s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1793.6MB) @(0:07:26 - 0:07:26).
[12/14 20:32:43    445s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:32:43    445s] wireLenOptFixPriorityInst 462 inst fixed
[12/14 20:32:44    445s] Move report: legalization moves 43 insts, mean move: 2.77 um, max move: 7.68 um
[12/14 20:32:44    445s] 	Max move on inst (U2769): (511.04, 212.80) --> (518.72, 212.80)
[12/14 20:32:44    445s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1793.6MB) @(0:07:26 - 0:07:26).
[12/14 20:32:44    445s] Move report: Detail placement moves 43 insts, mean move: 2.77 um, max move: 7.68 um
[12/14 20:32:44    445s] 	Max move on inst (U2769): (511.04, 212.80) --> (518.72, 212.80)
[12/14 20:32:44    445s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1793.6MB
[12/14 20:32:44    445s] Statistics of distance of Instance movement in refine placement:
[12/14 20:32:44    445s]   maximum (X+Y) =         7.68 um
[12/14 20:32:44    445s]   inst (U2769) with max move: (511.04, 212.8) -> (518.72, 212.8)
[12/14 20:32:44    445s]   mean    (X+Y) =         2.77 um
[12/14 20:32:44    445s] Summary Report:
[12/14 20:32:44    445s] Instances move: 43 (out of 18555 movable)
[12/14 20:32:44    445s] Instances flipped: 0
[12/14 20:32:44    445s] Mean displacement: 2.77 um
[12/14 20:32:44    445s] Max displacement: 7.68 um (Instance: U2769) (511.04, 212.8) -> (518.72, 212.8)
[12/14 20:32:44    445s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: OR2X1
[12/14 20:32:44    445s] Total instances moved : 43
[12/14 20:32:44    445s] Total net bbox length = 5.532e+05 (2.715e+05 2.817e+05) (ext = 8.538e+03)
[12/14 20:32:44    445s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1793.6MB
[12/14 20:32:44    445s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1793.6MB) @(0:07:25 - 0:07:26).
[12/14 20:32:44    445s] *** Finished refinePlace (0:07:26 mem=1793.6M) ***
[12/14 20:32:44    445s] OPERPROF: Finished RefinePlace at level 1, CPU:0.340, REAL:0.344, MEM:1793.6M
[12/14 20:32:44    445s]     Moved 4 and flipped 4 of 469 clock instance(s) during refinement.
[12/14 20:32:44    445s]     The largest move was 3.2 microns for FF_x2/Q_DO_regx13x.
[12/14 20:32:44    445s] Moved 0 and flipped 0 of 7 clock instances (excluding sinks) during refinement
[12/14 20:32:44    445s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[12/14 20:32:44    445s] Moved 4 and flipped 4 of 462 clock sinks during refinement.
[12/14 20:32:44    445s] The largest move for clock sinks was 3.2 microns. The inst with this movement was FF_x2/Q_DO_regx13x
[12/14 20:32:44    445s] OPERPROF: Starting DPlace-Init at level 1, MEM:1793.6M
[12/14 20:32:44    445s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1793.6M
[12/14 20:32:44    445s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1793.6M
[12/14 20:32:44    445s] OPERPROF:       Starting CMU at level 4, MEM:1793.6M
[12/14 20:32:44    445s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1793.6M
[12/14 20:32:44    445s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.020, MEM:1793.6M
[12/14 20:32:44    445s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.020, MEM:1793.6M
[12/14 20:32:44    445s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1793.6MB).
[12/14 20:32:44    445s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.042, MEM:1793.6M
[12/14 20:32:44    445s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.5)
[12/14 20:32:44    445s]     Disconnecting clock tree from netlist...
[12/14 20:32:44    445s]     Disconnecting clock tree from netlist done.
[12/14 20:32:44    446s] OPERPROF: Starting DPlace-Init at level 1, MEM:1793.6M
[12/14 20:32:44    446s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1793.6M
[12/14 20:32:44    446s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1793.6M
[12/14 20:32:44    446s] OPERPROF:       Starting CMU at level 4, MEM:1793.6M
[12/14 20:32:44    446s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1793.6M
[12/14 20:32:44    446s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.016, MEM:1793.6M
[12/14 20:32:44    446s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.016, MEM:1793.6M
[12/14 20:32:44    446s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1793.6MB).
[12/14 20:32:44    446s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:1793.6M
[12/14 20:32:44    446s] End AAE Lib Interpolated Model. (MEM=1793.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:32:44    446s]     
[12/14 20:32:44    446s]     Clock tree legalization - Histogram:
[12/14 20:32:44    446s]     ====================================
[12/14 20:32:44    446s]     
[12/14 20:32:44    446s]     --------------------------------
[12/14 20:32:44    446s]     Movement (um)    Number of cells
[12/14 20:32:44    446s]     --------------------------------
[12/14 20:32:44    446s]       (empty table)
[12/14 20:32:44    446s]     --------------------------------
[12/14 20:32:44    446s]     
[12/14 20:32:44    446s]     
[12/14 20:32:44    446s]     Clock tree legalization - There are no Movements:
[12/14 20:32:44    446s]     =================================================
[12/14 20:32:44    446s]     
[12/14 20:32:44    446s]     ---------------------------------------------
[12/14 20:32:44    446s]     Movement (um)    Desired     Achieved    Node
[12/14 20:32:44    446s]                      location    location    
[12/14 20:32:44    446s]     ---------------------------------------------
[12/14 20:32:44    446s]       (empty table)
[12/14 20:32:44    446s]     ---------------------------------------------
[12/14 20:32:44    446s]     
[12/14 20:32:44    446s]     Legalizing clock trees done. (took cpu=0:00:00.8 real=0:00:00.6)
[12/14 20:32:44    446s]     Clock DAG stats after 'Clustering':
[12/14 20:32:44    446s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:44    446s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:44    446s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:44    446s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:44    446s]       wire capacitance : top=0.000pF, trunk=0.205pF, leaf=0.818pF, total=1.022pF
[12/14 20:32:44    446s]       wire lengths     : top=0.000um, trunk=1437.198um, leaf=5855.567um, total=7292.765um
[12/14 20:32:44    446s]     Clock DAG net violations after 'Clustering': none
[12/14 20:32:44    446s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/14 20:32:44    446s]       Trunk : target=0.200ns count=2 avg=0.145ns sd=0.040ns min=0.117ns max=0.173ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:44    446s]       Leaf  : target=0.200ns count=6 avg=0.181ns sd=0.010ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:44    446s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/14 20:32:44    446s]        Bufs: NBUFFX32: 7 
[12/14 20:32:44    446s]     Primary reporting skew group after 'Clustering':
[12/14 20:32:44    446s]       skew_group Clk_clk/func_mode: insertion delay [min=0.948, max=0.983, avg=0.965, sd=0.009], skew [0.035 vs 0.362], 100% {0.948, 0.983} (wid=0.045 ws=0.039) (gid=0.942 gs=0.018)
[12/14 20:32:44    446s]     Skew group summary after 'Clustering':
[12/14 20:32:44    446s]       skew_group Clk_clk/func_mode: insertion delay [min=0.948, max=0.983, avg=0.965, sd=0.009], skew [0.035 vs 0.362], 100% {0.948, 0.983} (wid=0.045 ws=0.039) (gid=0.942 gs=0.018)
[12/14 20:32:44    446s]     Clock network insertion delays are now [0.948ns, 0.983ns] average 0.965ns std.dev 0.009ns
[12/14 20:32:44    446s]     Legalizer calls during this step: 84 succeeded with DRC/Color checks: 84 succeeded without DRC/Color checks: 0
[12/14 20:32:44    446s]   Clustering done. (took cpu=0:00:01.3 real=0:00:01.1)
[12/14 20:32:44    446s]   
[12/14 20:32:44    446s]   Post-Clustering Statistics Report
[12/14 20:32:44    446s]   =================================
[12/14 20:32:44    446s]   
[12/14 20:32:44    446s]   Fanout Statistics:
[12/14 20:32:44    446s]   
[12/14 20:32:44    446s]   ----------------------------------------------------------------------------------------------------
[12/14 20:32:44    446s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/14 20:32:44    446s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/14 20:32:44    446s]   ----------------------------------------------------------------------------------------------------
[12/14 20:32:44    446s]   Trunk         3       2.667       1         6        2.887      {2 <= 2, 1 <= 8}
[12/14 20:32:44    446s]   Leaf          6      77.000      61        88        9.592      {1 <= 66, 2 <= 78, 1 <= 84, 2 <= 90}
[12/14 20:32:44    446s]   ----------------------------------------------------------------------------------------------------
[12/14 20:32:44    446s]   
[12/14 20:32:44    446s]   Clustering Failure Statistics:
[12/14 20:32:44    446s]   
[12/14 20:32:44    446s]   ----------------------------------------------
[12/14 20:32:44    446s]   Net Type    Clusters    Clusters    Transition
[12/14 20:32:44    446s]               Tried       Failed      Failures
[12/14 20:32:44    446s]   ----------------------------------------------
[12/14 20:32:44    446s]   Trunk           1          0            0
[12/14 20:32:44    446s]   Leaf           17          1            1
[12/14 20:32:44    446s]   ----------------------------------------------
[12/14 20:32:44    446s]   
[12/14 20:32:44    446s]   
[12/14 20:32:44    446s]   Update congestion based capacitance...
[12/14 20:32:44    446s]   Resynthesising clock tree into netlist...
[12/14 20:32:44    446s]     Reset timing graph...
[12/14 20:32:44    446s] Ignoring AAE DB Resetting ...
[12/14 20:32:44    446s]     Reset timing graph done.
[12/14 20:32:44    446s]   Resynthesising clock tree into netlist done.
[12/14 20:32:44    446s]   Updating congestion map to accurately time the clock tree...
[12/14 20:32:44    446s]     Routing unrouted datapath nets connected to clock instances...
[12/14 20:32:44    446s]       Routed 305 unrouted datapath nets connected to clock instances
[12/14 20:32:44    446s]     Routing unrouted datapath nets connected to clock instances done.
[12/14 20:32:44    446s]     Leaving CCOpt scope - extractRC...
[12/14 20:32:44    446s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/14 20:32:44    446s] Extraction called for design 'FLT' of instances=19021 and nets=23001 using extraction engine 'preRoute' .
[12/14 20:32:44    446s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/14 20:32:44    446s] Type 'man IMPEXT-3530' for more detail.
[12/14 20:32:44    446s] PreRoute RC Extraction called for design FLT.
[12/14 20:32:44    446s] RC Extraction called in multi-corner(3) mode.
[12/14 20:32:44    446s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/14 20:32:44    446s] Type 'man IMPEXT-6197' for more detail.
[12/14 20:32:44    446s] RCMode: PreRoute
[12/14 20:32:44    446s]       RC Corner Indexes            0       1       2   
[12/14 20:32:44    446s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/14 20:32:44    446s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:32:44    446s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:32:44    446s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:32:44    446s] Shrink Factor                : 1.00000
[12/14 20:32:44    446s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/14 20:32:44    446s] Updating RC grid for preRoute extraction ...
[12/14 20:32:44    446s] Initializing multi-corner resistance tables ...
[12/14 20:32:44    446s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1793.605M)
[12/14 20:32:44    446s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/14 20:32:44    446s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/14 20:32:44    446s]   Updating congestion map to accurately time the clock tree done.
[12/14 20:32:44    446s]   Disconnecting clock tree from netlist...
[12/14 20:32:44    446s]   Disconnecting clock tree from netlist done.
[12/14 20:32:44    446s] End AAE Lib Interpolated Model. (MEM=1793.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:32:44    446s]   Clock DAG stats After congestion update:
[12/14 20:32:44    446s]     cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:44    446s]     cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:44    446s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:44    446s]     sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:44    446s]     wire capacitance : top=0.000pF, trunk=0.206pF, leaf=0.821pF, total=1.027pF
[12/14 20:32:44    446s]     wire lengths     : top=0.000um, trunk=1437.198um, leaf=5855.567um, total=7292.765um
[12/14 20:32:44    446s]   Clock DAG net violations After congestion update: none
[12/14 20:32:44    446s]   Clock DAG primary half-corner transition distribution After congestion update:
[12/14 20:32:44    446s]     Trunk : target=0.200ns count=2 avg=0.146ns sd=0.040ns min=0.117ns max=0.174ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:44    446s]     Leaf  : target=0.200ns count=6 avg=0.181ns sd=0.010ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:44    446s]   Clock DAG library cell distribution After congestion update {count}:
[12/14 20:32:44    446s]      Bufs: NBUFFX32: 7 
[12/14 20:32:44    446s]   Primary reporting skew group After congestion update:
[12/14 20:32:44    446s]     skew_group Clk_clk/func_mode: insertion delay [min=0.949, max=0.984, avg=0.965, sd=0.009], skew [0.035 vs 0.362], 100% {0.949, 0.984} (wid=0.045 ws=0.039) (gid=0.943 gs=0.018)
[12/14 20:32:44    446s]   Skew group summary After congestion update:
[12/14 20:32:44    446s]     skew_group Clk_clk/func_mode: insertion delay [min=0.949, max=0.984, avg=0.965, sd=0.009], skew [0.035 vs 0.362], 100% {0.949, 0.984} (wid=0.045 ws=0.039) (gid=0.943 gs=0.018)
[12/14 20:32:44    446s]   Clock network insertion delays are now [0.949ns, 0.984ns] average 0.965ns std.dev 0.009ns
[12/14 20:32:44    446s]   Update congestion based capacitance done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/14 20:32:44    446s]   Stage::Clustering done. (took cpu=0:00:01.5 real=0:00:01.3)
[12/14 20:32:44    446s]   Stage::DRV Fixing...
[12/14 20:32:44    446s]   Fixing clock tree slew time and max cap violations...
[12/14 20:32:44    446s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/14 20:32:44    446s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/14 20:32:44    446s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:44    446s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:44    446s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:44    446s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:44    446s]       wire capacitance : top=0.000pF, trunk=0.206pF, leaf=0.821pF, total=1.027pF
[12/14 20:32:44    446s]       wire lengths     : top=0.000um, trunk=1437.198um, leaf=5855.567um, total=7292.765um
[12/14 20:32:44    446s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/14 20:32:44    446s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/14 20:32:44    446s]       Trunk : target=0.200ns count=2 avg=0.146ns sd=0.040ns min=0.117ns max=0.174ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:44    446s]       Leaf  : target=0.200ns count=6 avg=0.181ns sd=0.010ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:44    446s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/14 20:32:44    446s]        Bufs: NBUFFX32: 7 
[12/14 20:32:44    446s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
[12/14 20:32:44    446s]       skew_group Clk_clk/func_mode: insertion delay [min=0.949, max=0.984, avg=0.965, sd=0.009], skew [0.035 vs 0.362], 100% {0.949, 0.984} (wid=0.045 ws=0.039) (gid=0.943 gs=0.018)
[12/14 20:32:44    446s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/14 20:32:44    446s]       skew_group Clk_clk/func_mode: insertion delay [min=0.949, max=0.984, avg=0.965, sd=0.009], skew [0.035 vs 0.362], 100% {0.949, 0.984} (wid=0.045 ws=0.039) (gid=0.943 gs=0.018)
[12/14 20:32:44    446s]     Clock network insertion delays are now [0.949ns, 0.984ns] average 0.965ns std.dev 0.009ns
[12/14 20:32:44    446s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/14 20:32:44    446s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:44    446s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/14 20:32:44    446s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/14 20:32:44    446s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/14 20:32:44    446s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:44    446s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:44    446s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:44    446s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:44    446s]       wire capacitance : top=0.000pF, trunk=0.206pF, leaf=0.821pF, total=1.027pF
[12/14 20:32:44    446s]       wire lengths     : top=0.000um, trunk=1437.198um, leaf=5855.567um, total=7292.765um
[12/14 20:32:44    446s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/14 20:32:44    446s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/14 20:32:44    446s]       Trunk : target=0.200ns count=2 avg=0.146ns sd=0.040ns min=0.117ns max=0.174ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:44    446s]       Leaf  : target=0.200ns count=6 avg=0.181ns sd=0.010ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:44    446s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/14 20:32:44    446s]        Bufs: NBUFFX32: 7 
[12/14 20:32:44    446s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/14 20:32:44    446s]       skew_group Clk_clk/func_mode: insertion delay [min=0.949, max=0.984, avg=0.965, sd=0.009], skew [0.035 vs 0.362], 100% {0.949, 0.984} (wid=0.045 ws=0.039) (gid=0.943 gs=0.018)
[12/14 20:32:44    446s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/14 20:32:44    446s]       skew_group Clk_clk/func_mode: insertion delay [min=0.949, max=0.984, avg=0.965, sd=0.009], skew [0.035 vs 0.362], 100% {0.949, 0.984} (wid=0.045 ws=0.039) (gid=0.943 gs=0.018)
[12/14 20:32:44    446s]     Clock network insertion delays are now [0.949ns, 0.984ns] average 0.965ns std.dev 0.009ns
[12/14 20:32:44    446s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/14 20:32:44    446s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:44    446s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:44    446s]   Stage::Insertion Delay Reduction...
[12/14 20:32:44    446s]   Removing unnecessary root buffering...
[12/14 20:32:44    446s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/14 20:32:44    446s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:44    446s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:44    446s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:44    446s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:44    446s]       wire capacitance : top=0.000pF, trunk=0.206pF, leaf=0.821pF, total=1.027pF
[12/14 20:32:44    446s]       wire lengths     : top=0.000um, trunk=1437.198um, leaf=5855.567um, total=7292.765um
[12/14 20:32:44    446s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/14 20:32:44    446s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/14 20:32:44    446s]       Trunk : target=0.200ns count=2 avg=0.146ns sd=0.040ns min=0.117ns max=0.174ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:44    446s]       Leaf  : target=0.200ns count=6 avg=0.181ns sd=0.010ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:44    446s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/14 20:32:44    446s]        Bufs: NBUFFX32: 7 
[12/14 20:32:44    446s]     Primary reporting skew group after 'Removing unnecessary root buffering':
[12/14 20:32:44    446s]       skew_group Clk_clk/func_mode: insertion delay [min=0.949, max=0.984, avg=0.965, sd=0.009], skew [0.035 vs 0.362], 100% {0.949, 0.984} (wid=0.045 ws=0.039) (gid=0.943 gs=0.018)
[12/14 20:32:44    446s]     Skew group summary after 'Removing unnecessary root buffering':
[12/14 20:32:44    446s]       skew_group Clk_clk/func_mode: insertion delay [min=0.949, max=0.984, avg=0.965, sd=0.009], skew [0.035 vs 0.362], 100% {0.949, 0.984} (wid=0.045 ws=0.039) (gid=0.943 gs=0.018)
[12/14 20:32:44    446s]     Clock network insertion delays are now [0.949ns, 0.984ns] average 0.965ns std.dev 0.009ns
[12/14 20:32:44    446s]     Legalizer calls during this step: 44 succeeded with DRC/Color checks: 44 succeeded without DRC/Color checks: 0
[12/14 20:32:44    446s]   Removing unnecessary root buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/14 20:32:44    446s]   Removing unconstrained drivers...
[12/14 20:32:44    446s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/14 20:32:44    446s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:44    446s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:44    446s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:44    446s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:44    446s]       wire capacitance : top=0.000pF, trunk=0.206pF, leaf=0.821pF, total=1.027pF
[12/14 20:32:44    446s]       wire lengths     : top=0.000um, trunk=1437.198um, leaf=5855.567um, total=7292.765um
[12/14 20:32:44    446s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/14 20:32:44    446s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/14 20:32:44    446s]       Trunk : target=0.200ns count=2 avg=0.146ns sd=0.040ns min=0.117ns max=0.174ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:44    446s]       Leaf  : target=0.200ns count=6 avg=0.181ns sd=0.010ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:44    446s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/14 20:32:44    446s]        Bufs: NBUFFX32: 7 
[12/14 20:32:44    446s]     Primary reporting skew group after 'Removing unconstrained drivers':
[12/14 20:32:44    446s]       skew_group Clk_clk/func_mode: insertion delay [min=0.949, max=0.984, avg=0.965, sd=0.009], skew [0.035 vs 0.362], 100% {0.949, 0.984} (wid=0.045 ws=0.039) (gid=0.943 gs=0.018)
[12/14 20:32:44    446s]     Skew group summary after 'Removing unconstrained drivers':
[12/14 20:32:44    446s]       skew_group Clk_clk/func_mode: insertion delay [min=0.949, max=0.984, avg=0.965, sd=0.009], skew [0.035 vs 0.362], 100% {0.949, 0.984} (wid=0.045 ws=0.039) (gid=0.943 gs=0.018)
[12/14 20:32:44    446s]     Clock network insertion delays are now [0.949ns, 0.984ns] average 0.965ns std.dev 0.009ns
[12/14 20:32:44    446s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/14 20:32:44    446s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:44    446s]   Reducing insertion delay 1...
[12/14 20:32:44    446s] Accumulated time to calculate placeable region: 0
[12/14 20:32:44    446s] Accumulated time to calculate placeable region: 0
[12/14 20:32:44    446s] Accumulated time to calculate placeable region: 0
[12/14 20:32:44    446s] Accumulated time to calculate placeable region: 0
[12/14 20:32:44    446s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/14 20:32:44    446s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:44    446s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:44    446s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:44    446s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:44    446s]       wire capacitance : top=0.000pF, trunk=0.206pF, leaf=0.821pF, total=1.027pF
[12/14 20:32:44    446s]       wire lengths     : top=0.000um, trunk=1437.198um, leaf=5855.567um, total=7292.765um
[12/14 20:32:44    446s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/14 20:32:44    446s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/14 20:32:44    446s]       Trunk : target=0.200ns count=2 avg=0.146ns sd=0.040ns min=0.117ns max=0.174ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:44    446s]       Leaf  : target=0.200ns count=6 avg=0.181ns sd=0.010ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:44    446s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/14 20:32:44    446s]        Bufs: NBUFFX32: 7 
[12/14 20:32:44    446s]     Primary reporting skew group after 'Reducing insertion delay 1':
[12/14 20:32:44    446s]       skew_group Clk_clk/func_mode: insertion delay [min=0.949, max=0.984, avg=0.965, sd=0.009], skew [0.035 vs 0.362], 100% {0.949, 0.984} (wid=0.045 ws=0.039) (gid=0.943 gs=0.018)
[12/14 20:32:44    446s]     Skew group summary after 'Reducing insertion delay 1':
[12/14 20:32:44    446s]       skew_group Clk_clk/func_mode: insertion delay [min=0.949, max=0.984, avg=0.965, sd=0.009], skew [0.035 vs 0.362], 100% {0.949, 0.984} (wid=0.045 ws=0.039) (gid=0.943 gs=0.018)
[12/14 20:32:44    446s]     Clock network insertion delays are now [0.949ns, 0.984ns] average 0.965ns std.dev 0.009ns
[12/14 20:32:44    446s]     Legalizer calls during this step: 5 succeeded with DRC/Color checks: 5 succeeded without DRC/Color checks: 0
[12/14 20:32:44    446s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:44    446s]   Removing longest path buffering...
[12/14 20:32:45    446s]     Clock DAG stats after 'Removing longest path buffering':
[12/14 20:32:45    446s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:45    446s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:45    446s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:45    446s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:45    446s]       wire capacitance : top=0.000pF, trunk=0.206pF, leaf=0.821pF, total=1.027pF
[12/14 20:32:45    446s]       wire lengths     : top=0.000um, trunk=1437.198um, leaf=5855.567um, total=7292.765um
[12/14 20:32:45    446s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/14 20:32:45    446s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/14 20:32:45    446s]       Trunk : target=0.200ns count=2 avg=0.146ns sd=0.040ns min=0.117ns max=0.174ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:45    446s]       Leaf  : target=0.200ns count=6 avg=0.181ns sd=0.010ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:45    446s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/14 20:32:45    446s]        Bufs: NBUFFX32: 7 
[12/14 20:32:45    446s]     Primary reporting skew group after 'Removing longest path buffering':
[12/14 20:32:45    446s]       skew_group Clk_clk/func_mode: insertion delay [min=0.949, max=0.984, avg=0.965, sd=0.009], skew [0.035 vs 0.362], 100% {0.949, 0.984} (wid=0.045 ws=0.039) (gid=0.943 gs=0.018)
[12/14 20:32:45    446s]     Skew group summary after 'Removing longest path buffering':
[12/14 20:32:45    446s]       skew_group Clk_clk/func_mode: insertion delay [min=0.949, max=0.984, avg=0.965, sd=0.009], skew [0.035 vs 0.362], 100% {0.949, 0.984} (wid=0.045 ws=0.039) (gid=0.943 gs=0.018)
[12/14 20:32:45    446s]     Clock network insertion delays are now [0.949ns, 0.984ns] average 0.965ns std.dev 0.009ns
[12/14 20:32:45    446s]     Legalizer calls during this step: 44 succeeded with DRC/Color checks: 44 succeeded without DRC/Color checks: 0
[12/14 20:32:45    446s]   Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/14 20:32:45    446s]   Reducing insertion delay 2...
[12/14 20:32:46    447s] Path optimization required 270 stage delay updates 
[12/14 20:32:46    447s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/14 20:32:46    447s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:46    447s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:46    447s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:46    447s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:46    447s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.827pF, total=1.025pF
[12/14 20:32:46    447s]       wire lengths     : top=0.000um, trunk=1401.999um, leaf=5902.879um, total=7304.878um
[12/14 20:32:46    447s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/14 20:32:46    447s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/14 20:32:46    447s]       Trunk : target=0.200ns count=2 avg=0.138ns sd=0.037ns min=0.112ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:46    447s]       Leaf  : target=0.200ns count=6 avg=0.182ns sd=0.011ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:46    447s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/14 20:32:46    447s]        Bufs: NBUFFX32: 7 
[12/14 20:32:46    447s]     Primary reporting skew group after 'Reducing insertion delay 2':
[12/14 20:32:46    447s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.005], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.939 gs=0.019)
[12/14 20:32:46    447s]     Skew group summary after 'Reducing insertion delay 2':
[12/14 20:32:46    447s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.005], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.939 gs=0.019)
[12/14 20:32:46    447s]     Clock network insertion delays are now [0.941ns, 0.967ns] average 0.958ns std.dev 0.005ns
[12/14 20:32:46    447s]     Legalizer calls during this step: 117 succeeded with DRC/Color checks: 117 succeeded without DRC/Color checks: 0
[12/14 20:32:46    447s]   Reducing insertion delay 2 done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/14 20:32:46    447s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.6 real=0:00:01.6)
[12/14 20:32:46    447s]   CCOpt::Phase::Construction done. (took cpu=0:00:03.1 real=0:00:02.9)
[12/14 20:32:46    447s]   CCOpt::Phase::Implementation...
[12/14 20:32:46    447s]   Stage::Reducing Power...
[12/14 20:32:46    447s]   Improving clock tree routing...
[12/14 20:32:46    447s]     Iteration 1...
[12/14 20:32:46    447s]     Iteration 1 done.
[12/14 20:32:46    447s]     Clock DAG stats after 'Improving clock tree routing':
[12/14 20:32:46    447s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:46    447s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:46    447s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:46    447s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:46    447s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.827pF, total=1.025pF
[12/14 20:32:46    447s]       wire lengths     : top=0.000um, trunk=1401.999um, leaf=5902.879um, total=7304.878um
[12/14 20:32:46    447s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/14 20:32:46    447s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/14 20:32:46    447s]       Trunk : target=0.200ns count=2 avg=0.138ns sd=0.037ns min=0.112ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:46    447s]       Leaf  : target=0.200ns count=6 avg=0.182ns sd=0.011ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:46    447s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/14 20:32:46    447s]        Bufs: NBUFFX32: 7 
[12/14 20:32:46    447s]     Primary reporting skew group after 'Improving clock tree routing':
[12/14 20:32:46    447s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.005], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.939 gs=0.019)
[12/14 20:32:46    447s]     Skew group summary after 'Improving clock tree routing':
[12/14 20:32:46    447s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.005], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.939 gs=0.019)
[12/14 20:32:46    447s]     Clock network insertion delays are now [0.941ns, 0.967ns] average 0.958ns std.dev 0.005ns
[12/14 20:32:46    447s]     Legalizer calls during this step: 3 succeeded with DRC/Color checks: 3 succeeded without DRC/Color checks: 0
[12/14 20:32:46    447s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:46    447s]   Reducing clock tree power 1...
[12/14 20:32:46    447s]     Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[12/14 20:32:46    447s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/14 20:32:46    447s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:46    447s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:46    447s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:46    447s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:46    447s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.827pF, total=1.025pF
[12/14 20:32:46    447s]       wire lengths     : top=0.000um, trunk=1401.999um, leaf=5902.879um, total=7304.878um
[12/14 20:32:46    447s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/14 20:32:46    447s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/14 20:32:46    447s]       Trunk : target=0.200ns count=2 avg=0.138ns sd=0.037ns min=0.112ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:46    447s]       Leaf  : target=0.200ns count=6 avg=0.182ns sd=0.011ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:46    447s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/14 20:32:46    447s]        Bufs: NBUFFX32: 7 
[12/14 20:32:46    447s]     Primary reporting skew group after 'Reducing clock tree power 1':
[12/14 20:32:46    447s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.005], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.939 gs=0.019)
[12/14 20:32:46    447s]     Skew group summary after 'Reducing clock tree power 1':
[12/14 20:32:46    447s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.005], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.939 gs=0.019)
[12/14 20:32:46    447s]     Clock network insertion delays are now [0.941ns, 0.967ns] average 0.958ns std.dev 0.005ns
[12/14 20:32:46    447s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/14 20:32:46    447s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:46    447s]   Reducing clock tree power 2...
[12/14 20:32:46    447s] Path optimization required 0 stage delay updates 
[12/14 20:32:46    447s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/14 20:32:46    447s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:46    447s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:46    447s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:46    447s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:46    447s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.827pF, total=1.025pF
[12/14 20:32:46    447s]       wire lengths     : top=0.000um, trunk=1401.999um, leaf=5902.879um, total=7304.878um
[12/14 20:32:46    447s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/14 20:32:46    447s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/14 20:32:46    447s]       Trunk : target=0.200ns count=2 avg=0.138ns sd=0.037ns min=0.112ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:46    447s]       Leaf  : target=0.200ns count=6 avg=0.182ns sd=0.011ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:46    447s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/14 20:32:46    447s]        Bufs: NBUFFX32: 7 
[12/14 20:32:46    447s]     Primary reporting skew group after 'Reducing clock tree power 2':
[12/14 20:32:46    447s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.005], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.939 gs=0.019)
[12/14 20:32:46    447s]     Skew group summary after 'Reducing clock tree power 2':
[12/14 20:32:46    447s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.005], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.939 gs=0.019)
[12/14 20:32:46    447s]     Clock network insertion delays are now [0.941ns, 0.967ns] average 0.958ns std.dev 0.005ns
[12/14 20:32:46    447s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/14 20:32:46    447s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:46    447s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/14 20:32:46    447s]   Stage::Balancing...
[12/14 20:32:46    447s]   Approximately balancing fragments step...
[12/14 20:32:46    447s]     Resolve constraints - Approximately balancing fragments...
[12/14 20:32:46    447s]     Resolving skew group constraints...
[12/14 20:32:46    448s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/14 20:32:46    448s]     Resolving skew group constraints done.
[12/14 20:32:46    448s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:46    448s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/14 20:32:46    448s]     Running the trial balancer to estimate the amount of delay to be added in Balancing...
[12/14 20:32:46    448s]       Estimated delay to be added in balancing: 0.000ns
[12/14 20:32:46    448s]     Running the trial balancer to estimate the amount of delay to be added in Balancing done.
[12/14 20:32:46    448s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:46    448s]     Approximately balancing fragments...
[12/14 20:32:46    448s]       Moving gates to improve sub-tree skew...
[12/14 20:32:46    448s]         Tried: 9 Succeeded: 0
[12/14 20:32:46    448s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/14 20:32:46    448s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:46    448s]           cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:46    448s]           cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:46    448s]           sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:46    448s]           wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.827pF, total=1.025pF
[12/14 20:32:46    448s]           wire lengths     : top=0.000um, trunk=1401.999um, leaf=5902.879um, total=7304.878um
[12/14 20:32:46    448s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/14 20:32:46    448s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/14 20:32:46    448s]           Trunk : target=0.200ns count=2 avg=0.138ns sd=0.037ns min=0.112ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:46    448s]           Leaf  : target=0.200ns count=6 avg=0.182ns sd=0.011ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:46    448s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/14 20:32:46    448s]            Bufs: NBUFFX32: 7 
[12/14 20:32:46    448s]         Clock network insertion delays are now [0.941ns, 0.967ns] average 0.958ns std.dev 0.005ns
[12/14 20:32:46    448s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/14 20:32:46    448s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:46    448s]       Approximately balancing fragments bottom up...
[12/14 20:32:46    448s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/14 20:32:46    448s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/14 20:32:46    448s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:46    448s]           cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:46    448s]           cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:46    448s]           sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:46    448s]           wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.827pF, total=1.025pF
[12/14 20:32:46    448s]           wire lengths     : top=0.000um, trunk=1401.999um, leaf=5902.879um, total=7304.878um
[12/14 20:32:46    448s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/14 20:32:46    448s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/14 20:32:46    448s]           Trunk : target=0.200ns count=2 avg=0.138ns sd=0.037ns min=0.112ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:46    448s]           Leaf  : target=0.200ns count=6 avg=0.182ns sd=0.011ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:46    448s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/14 20:32:46    448s]            Bufs: NBUFFX32: 7 
[12/14 20:32:46    448s]         Clock network insertion delays are now [0.941ns, 0.967ns] average 0.958ns std.dev 0.005ns
[12/14 20:32:46    448s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/14 20:32:46    448s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:46    448s]       Approximately balancing fragments, wire and cell delays...
[12/14 20:32:46    448s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/14 20:32:46    448s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/14 20:32:46    448s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:46    448s]           cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:46    448s]           cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:46    448s]           sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:46    448s]           wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.827pF, total=1.025pF
[12/14 20:32:46    448s]           wire lengths     : top=0.000um, trunk=1401.999um, leaf=5902.879um, total=7304.878um
[12/14 20:32:46    448s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/14 20:32:46    448s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/14 20:32:46    448s]           Trunk : target=0.200ns count=2 avg=0.138ns sd=0.037ns min=0.112ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:46    448s]           Leaf  : target=0.200ns count=6 avg=0.182ns sd=0.011ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:46    448s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/14 20:32:46    448s]            Bufs: NBUFFX32: 7 
[12/14 20:32:46    448s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/14 20:32:46    448s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:46    448s]     Approximately balancing fragments done.
[12/14 20:32:46    448s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/14 20:32:46    448s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:46    448s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:46    448s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:46    448s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:46    448s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.827pF, total=1.025pF
[12/14 20:32:46    448s]       wire lengths     : top=0.000um, trunk=1401.999um, leaf=5902.879um, total=7304.878um
[12/14 20:32:46    448s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/14 20:32:46    448s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/14 20:32:46    448s]       Trunk : target=0.200ns count=2 avg=0.138ns sd=0.037ns min=0.112ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:46    448s]       Leaf  : target=0.200ns count=6 avg=0.182ns sd=0.011ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:46    448s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/14 20:32:46    448s]        Bufs: NBUFFX32: 7 
[12/14 20:32:46    448s]     Clock network insertion delays are now [0.941ns, 0.967ns] average 0.958ns std.dev 0.005ns
[12/14 20:32:46    448s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/14 20:32:46    448s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/14 20:32:46    448s]   Clock DAG stats after Approximately balancing fragments:
[12/14 20:32:46    448s]     cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:46    448s]     cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:46    448s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:46    448s]     sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:46    448s]     wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.827pF, total=1.025pF
[12/14 20:32:46    448s]     wire lengths     : top=0.000um, trunk=1401.999um, leaf=5902.879um, total=7304.878um
[12/14 20:32:46    448s]   Clock DAG net violations after Approximately balancing fragments: none
[12/14 20:32:46    448s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/14 20:32:46    448s]     Trunk : target=0.200ns count=2 avg=0.138ns sd=0.037ns min=0.112ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:46    448s]     Leaf  : target=0.200ns count=6 avg=0.182ns sd=0.011ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:46    448s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/14 20:32:46    448s]      Bufs: NBUFFX32: 7 
[12/14 20:32:46    448s]   Primary reporting skew group after Approximately balancing fragments:
[12/14 20:32:46    448s]     skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.005], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.939 gs=0.019)
[12/14 20:32:46    448s]   Skew group summary after Approximately balancing fragments:
[12/14 20:32:46    448s]     skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.005], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.939 gs=0.019)
[12/14 20:32:46    448s]   Clock network insertion delays are now [0.941ns, 0.967ns] average 0.958ns std.dev 0.005ns
[12/14 20:32:46    448s]   Improving fragments clock skew...
[12/14 20:32:46    448s]     Clock DAG stats after 'Improving fragments clock skew':
[12/14 20:32:46    448s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:46    448s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:46    448s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:46    448s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:46    448s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.827pF, total=1.025pF
[12/14 20:32:46    448s]       wire lengths     : top=0.000um, trunk=1401.999um, leaf=5902.879um, total=7304.878um
[12/14 20:32:46    448s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/14 20:32:46    448s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/14 20:32:46    448s]       Trunk : target=0.200ns count=2 avg=0.138ns sd=0.037ns min=0.112ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:46    448s]       Leaf  : target=0.200ns count=6 avg=0.182ns sd=0.011ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:46    448s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/14 20:32:46    448s]        Bufs: NBUFFX32: 7 
[12/14 20:32:46    448s]     Primary reporting skew group after 'Improving fragments clock skew':
[12/14 20:32:46    448s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.005], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.939 gs=0.019)
[12/14 20:32:46    448s]     Skew group summary after 'Improving fragments clock skew':
[12/14 20:32:46    448s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.005], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.939 gs=0.019)
[12/14 20:32:46    448s]     Clock network insertion delays are now [0.941ns, 0.967ns] average 0.958ns std.dev 0.005ns
[12/14 20:32:46    448s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/14 20:32:46    448s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:46    448s]   Approximately balancing step...
[12/14 20:32:46    448s]     Resolve constraints - Approximately balancing...
[12/14 20:32:46    448s]     Resolving skew group constraints...
[12/14 20:32:46    448s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/14 20:32:46    448s]     Resolving skew group constraints done.
[12/14 20:32:46    448s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:46    448s]     Approximately balancing...
[12/14 20:32:46    448s]       Approximately balancing, wire and cell delays...
[12/14 20:32:46    448s]       Approximately balancing, wire and cell delays, iteration 1...
[12/14 20:32:46    448s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/14 20:32:46    448s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:46    448s]           cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:46    448s]           cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:46    448s]           sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:46    448s]           wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.827pF, total=1.025pF
[12/14 20:32:46    448s]           wire lengths     : top=0.000um, trunk=1401.999um, leaf=5902.879um, total=7304.878um
[12/14 20:32:46    448s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/14 20:32:46    448s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/14 20:32:46    448s]           Trunk : target=0.200ns count=2 avg=0.138ns sd=0.037ns min=0.112ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:46    448s]           Leaf  : target=0.200ns count=6 avg=0.182ns sd=0.011ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:46    448s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/14 20:32:46    448s]            Bufs: NBUFFX32: 7 
[12/14 20:32:46    448s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/14 20:32:46    448s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:46    448s]     Approximately balancing done.
[12/14 20:32:46    448s]     Clock DAG stats after 'Approximately balancing step':
[12/14 20:32:46    448s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:46    448s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:46    448s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:46    448s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:46    448s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.827pF, total=1.025pF
[12/14 20:32:46    448s]       wire lengths     : top=0.000um, trunk=1401.999um, leaf=5902.879um, total=7304.878um
[12/14 20:32:46    448s]     Clock DAG net violations after 'Approximately balancing step': none
[12/14 20:32:46    448s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/14 20:32:46    448s]       Trunk : target=0.200ns count=2 avg=0.138ns sd=0.037ns min=0.112ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:46    448s]       Leaf  : target=0.200ns count=6 avg=0.182ns sd=0.011ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:46    448s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/14 20:32:46    448s]        Bufs: NBUFFX32: 7 
[12/14 20:32:46    448s]     Primary reporting skew group after 'Approximately balancing step':
[12/14 20:32:46    448s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.005], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.939 gs=0.019)
[12/14 20:32:46    448s]     Skew group summary after 'Approximately balancing step':
[12/14 20:32:46    448s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.005], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.939 gs=0.019)
[12/14 20:32:46    448s]     Clock network insertion delays are now [0.941ns, 0.967ns] average 0.958ns std.dev 0.005ns
[12/14 20:32:46    448s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/14 20:32:46    448s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:46    448s]   Fixing clock tree overload...
[12/14 20:32:46    448s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/14 20:32:46    448s]     Clock DAG stats after 'Fixing clock tree overload':
[12/14 20:32:46    448s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:46    448s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:46    448s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:46    448s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:46    448s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.827pF, total=1.025pF
[12/14 20:32:46    448s]       wire lengths     : top=0.000um, trunk=1401.999um, leaf=5902.879um, total=7304.878um
[12/14 20:32:46    448s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/14 20:32:46    448s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/14 20:32:46    448s]       Trunk : target=0.200ns count=2 avg=0.138ns sd=0.037ns min=0.112ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:46    448s]       Leaf  : target=0.200ns count=6 avg=0.182ns sd=0.011ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:46    448s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/14 20:32:46    448s]        Bufs: NBUFFX32: 7 
[12/14 20:32:46    448s]     Primary reporting skew group after 'Fixing clock tree overload':
[12/14 20:32:46    448s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.005], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.939 gs=0.019)
[12/14 20:32:46    448s]     Skew group summary after 'Fixing clock tree overload':
[12/14 20:32:46    448s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.005], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.939 gs=0.019)
[12/14 20:32:46    448s]     Clock network insertion delays are now [0.941ns, 0.967ns] average 0.958ns std.dev 0.005ns
[12/14 20:32:46    448s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/14 20:32:46    448s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:46    448s]   Approximately balancing paths...
[12/14 20:32:46    448s]     Added 0 buffers.
[12/14 20:32:46    448s]     Clock DAG stats after 'Approximately balancing paths':
[12/14 20:32:46    448s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:46    448s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:46    448s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:46    448s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:46    448s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.827pF, total=1.025pF
[12/14 20:32:46    448s]       wire lengths     : top=0.000um, trunk=1401.999um, leaf=5902.879um, total=7304.878um
[12/14 20:32:46    448s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/14 20:32:46    448s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/14 20:32:46    448s]       Trunk : target=0.200ns count=2 avg=0.138ns sd=0.037ns min=0.112ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:46    448s]       Leaf  : target=0.200ns count=6 avg=0.182ns sd=0.011ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:46    448s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/14 20:32:46    448s]        Bufs: NBUFFX32: 7 
[12/14 20:32:46    448s]     Primary reporting skew group after 'Approximately balancing paths':
[12/14 20:32:46    448s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.005], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.939 gs=0.019)
[12/14 20:32:46    448s]     Skew group summary after 'Approximately balancing paths':
[12/14 20:32:46    448s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.005], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.939 gs=0.019)
[12/14 20:32:46    448s]     Clock network insertion delays are now [0.941ns, 0.967ns] average 0.958ns std.dev 0.005ns
[12/14 20:32:46    448s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/14 20:32:46    448s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:46    448s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/14 20:32:46    448s]   Stage::Polishing...
[12/14 20:32:46    448s]   Resynthesising clock tree into netlist...
[12/14 20:32:46    448s]     Reset timing graph...
[12/14 20:32:46    448s] Ignoring AAE DB Resetting ...
[12/14 20:32:46    448s]     Reset timing graph done.
[12/14 20:32:46    448s]   Resynthesising clock tree into netlist done.
[12/14 20:32:46    448s]   Updating congestion map to accurately time the clock tree...
[12/14 20:32:46    448s]     Routing unrouted datapath nets connected to clock instances...
[12/14 20:32:46    448s]       Routed 305 unrouted datapath nets connected to clock instances
[12/14 20:32:46    448s]     Routing unrouted datapath nets connected to clock instances done.
[12/14 20:32:46    448s]     Leaving CCOpt scope - extractRC...
[12/14 20:32:46    448s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/14 20:32:46    448s] Extraction called for design 'FLT' of instances=19021 and nets=23001 using extraction engine 'preRoute' .
[12/14 20:32:46    448s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/14 20:32:46    448s] Type 'man IMPEXT-3530' for more detail.
[12/14 20:32:46    448s] PreRoute RC Extraction called for design FLT.
[12/14 20:32:46    448s] RC Extraction called in multi-corner(3) mode.
[12/14 20:32:46    448s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/14 20:32:46    448s] Type 'man IMPEXT-6197' for more detail.
[12/14 20:32:46    448s] RCMode: PreRoute
[12/14 20:32:46    448s]       RC Corner Indexes            0       1       2   
[12/14 20:32:46    448s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/14 20:32:46    448s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:32:46    448s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:32:46    448s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:32:46    448s] Shrink Factor                : 1.00000
[12/14 20:32:46    448s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/14 20:32:46    448s] Updating RC grid for preRoute extraction ...
[12/14 20:32:46    448s] Initializing multi-corner resistance tables ...
[12/14 20:32:46    448s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1793.605M)
[12/14 20:32:46    448s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/14 20:32:46    448s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/14 20:32:46    448s]   Updating congestion map to accurately time the clock tree done.
[12/14 20:32:46    448s]   Disconnecting clock tree from netlist...
[12/14 20:32:46    448s]   Disconnecting clock tree from netlist done.
[12/14 20:32:46    448s] End AAE Lib Interpolated Model. (MEM=1793.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:32:46    448s]   Clock DAG stats After congestion update:
[12/14 20:32:46    448s]     cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:46    448s]     cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:46    448s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:46    448s]     sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:46    448s]     wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.827pF, total=1.026pF
[12/14 20:32:46    448s]     wire lengths     : top=0.000um, trunk=1401.999um, leaf=5902.879um, total=7304.878um
[12/14 20:32:46    448s]   Clock DAG net violations After congestion update: none
[12/14 20:32:46    448s]   Clock DAG primary half-corner transition distribution After congestion update:
[12/14 20:32:46    448s]     Trunk : target=0.200ns count=2 avg=0.139ns sd=0.037ns min=0.112ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:46    448s]     Leaf  : target=0.200ns count=6 avg=0.182ns sd=0.011ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:46    448s]   Clock DAG library cell distribution After congestion update {count}:
[12/14 20:32:46    448s]      Bufs: NBUFFX32: 7 
[12/14 20:32:46    448s]   Primary reporting skew group After congestion update:
[12/14 20:32:46    448s]     skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.006], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.940 gs=0.020)
[12/14 20:32:46    448s]   Skew group summary After congestion update:
[12/14 20:32:46    448s]     skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.006], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.940 gs=0.020)
[12/14 20:32:46    448s]   Clock network insertion delays are now [0.941ns, 0.967ns] average 0.958ns std.dev 0.006ns
[12/14 20:32:46    448s]   Merging balancing drivers for power...
[12/14 20:32:46    448s]     Tried: 9 Succeeded: 0
[12/14 20:32:46    448s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/14 20:32:46    448s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:46    448s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:46    448s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:46    448s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:46    448s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.827pF, total=1.026pF
[12/14 20:32:46    448s]       wire lengths     : top=0.000um, trunk=1401.999um, leaf=5902.879um, total=7304.878um
[12/14 20:32:46    448s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/14 20:32:46    448s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/14 20:32:46    448s]       Trunk : target=0.200ns count=2 avg=0.139ns sd=0.037ns min=0.112ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:46    448s]       Leaf  : target=0.200ns count=6 avg=0.182ns sd=0.011ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:46    448s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/14 20:32:46    448s]        Bufs: NBUFFX32: 7 
[12/14 20:32:46    448s]     Primary reporting skew group after 'Merging balancing drivers for power':
[12/14 20:32:46    448s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.006], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.940 gs=0.020)
[12/14 20:32:46    448s]     Skew group summary after 'Merging balancing drivers for power':
[12/14 20:32:46    448s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.006], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.940 gs=0.020)
[12/14 20:32:46    448s]     Clock network insertion delays are now [0.941ns, 0.967ns] average 0.958ns std.dev 0.006ns
[12/14 20:32:46    448s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/14 20:32:46    448s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:46    448s]   Improving clock skew...
[12/14 20:32:46    448s]     Clock DAG stats after 'Improving clock skew':
[12/14 20:32:46    448s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:46    448s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:46    448s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:46    448s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:46    448s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.827pF, total=1.026pF
[12/14 20:32:46    448s]       wire lengths     : top=0.000um, trunk=1401.999um, leaf=5902.879um, total=7304.878um
[12/14 20:32:46    448s]     Clock DAG net violations after 'Improving clock skew': none
[12/14 20:32:46    448s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/14 20:32:46    448s]       Trunk : target=0.200ns count=2 avg=0.139ns sd=0.037ns min=0.112ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:46    448s]       Leaf  : target=0.200ns count=6 avg=0.182ns sd=0.011ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:46    448s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/14 20:32:46    448s]        Bufs: NBUFFX32: 7 
[12/14 20:32:46    448s]     Primary reporting skew group after 'Improving clock skew':
[12/14 20:32:46    448s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.006], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.940 gs=0.020)
[12/14 20:32:46    448s]     Skew group summary after 'Improving clock skew':
[12/14 20:32:46    448s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.006], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.940 gs=0.020)
[12/14 20:32:46    448s]     Clock network insertion delays are now [0.941ns, 0.967ns] average 0.958ns std.dev 0.006ns
[12/14 20:32:46    448s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/14 20:32:46    448s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:46    448s]   Reducing clock tree power 3...
[12/14 20:32:46    448s]     Initial gate capacitance is (rise=0.658pF fall=0.629pF).
[12/14 20:32:46    448s]     Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[12/14 20:32:46    448s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/14 20:32:46    448s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:46    448s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:46    448s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:46    448s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:46    448s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.827pF, total=1.026pF
[12/14 20:32:46    448s]       wire lengths     : top=0.000um, trunk=1401.999um, leaf=5902.879um, total=7304.878um
[12/14 20:32:46    448s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/14 20:32:46    448s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/14 20:32:46    448s]       Trunk : target=0.200ns count=2 avg=0.139ns sd=0.037ns min=0.112ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:46    448s]       Leaf  : target=0.200ns count=6 avg=0.182ns sd=0.011ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:46    448s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/14 20:32:46    448s]        Bufs: NBUFFX32: 7 
[12/14 20:32:46    448s]     Primary reporting skew group after 'Reducing clock tree power 3':
[12/14 20:32:46    448s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.006], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.940 gs=0.020)
[12/14 20:32:46    448s]     Skew group summary after 'Reducing clock tree power 3':
[12/14 20:32:46    448s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.006], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.940 gs=0.020)
[12/14 20:32:46    448s]     Clock network insertion delays are now [0.941ns, 0.967ns] average 0.958ns std.dev 0.006ns
[12/14 20:32:46    448s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/14 20:32:46    448s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:46    448s]   Improving insertion delay...
[12/14 20:32:46    448s]     Clock DAG stats after 'Improving insertion delay':
[12/14 20:32:46    448s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:46    448s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:46    448s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:46    448s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:46    448s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.827pF, total=1.026pF
[12/14 20:32:46    448s]       wire lengths     : top=0.000um, trunk=1401.999um, leaf=5902.879um, total=7304.878um
[12/14 20:32:46    448s]     Clock DAG net violations after 'Improving insertion delay': none
[12/14 20:32:46    448s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/14 20:32:46    448s]       Trunk : target=0.200ns count=2 avg=0.139ns sd=0.037ns min=0.112ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:46    448s]       Leaf  : target=0.200ns count=6 avg=0.182ns sd=0.011ns min=0.166ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:46    448s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/14 20:32:46    448s]        Bufs: NBUFFX32: 7 
[12/14 20:32:46    448s]     Primary reporting skew group after 'Improving insertion delay':
[12/14 20:32:46    448s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.006], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.940 gs=0.020)
[12/14 20:32:46    448s]     Skew group summary after 'Improving insertion delay':
[12/14 20:32:46    448s]       skew_group Clk_clk/func_mode: insertion delay [min=0.941, max=0.967, avg=0.958, sd=0.006], skew [0.026 vs 0.362], 100% {0.941, 0.967} (wid=0.041 ws=0.034) (gid=0.940 gs=0.020)
[12/14 20:32:46    448s]     Clock network insertion delays are now [0.941ns, 0.967ns] average 0.958ns std.dev 0.006ns
[12/14 20:32:46    448s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/14 20:32:46    448s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:46    448s]   Total capacitance is (rise=1.684pF fall=1.654pF), of which (rise=1.026pF fall=1.026pF) is wire, and (rise=0.658pF fall=0.629pF) is gate.
[12/14 20:32:46    448s]   Stage::Polishing done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/14 20:32:46    448s]   Stage::Updating netlist...
[12/14 20:32:46    448s]   Reset timing graph...
[12/14 20:32:46    448s] Ignoring AAE DB Resetting ...
[12/14 20:32:46    448s]   Reset timing graph done.
[12/14 20:32:46    448s]   Setting non-default rules before calling refine place.
[12/14 20:32:46    448s]   Leaving CCOpt scope - ClockRefiner...
[12/14 20:32:46    448s]   Performing Clock Only Refine Place.
[12/14 20:32:46    448s] OPERPROF: Starting DPlace-Init at level 1, MEM:1793.6M
[12/14 20:32:46    448s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1793.6M
[12/14 20:32:46    448s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1793.6M
[12/14 20:32:46    448s] OPERPROF:       Starting CMU at level 4, MEM:1793.6M
[12/14 20:32:46    448s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1793.6M
[12/14 20:32:46    448s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.016, MEM:1793.6M
[12/14 20:32:46    448s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.016, MEM:1793.6M
[12/14 20:32:46    448s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1793.6MB).
[12/14 20:32:46    448s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:1793.6M
[12/14 20:32:46    448s] OPERPROF: Starting RefinePlace at level 1, MEM:1793.6M
[12/14 20:32:46    448s] *** Starting refinePlace (0:07:28 mem=1793.6M) ***
[12/14 20:32:46    448s] Total net bbox length = 5.532e+05 (2.715e+05 2.817e+05) (ext = 8.524e+03)
[12/14 20:32:46    448s] Info: 7 insts are soft-fixed.
[12/14 20:32:46    448s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:32:46    448s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[12/14 20:32:46    448s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:32:46    448s] Starting refinePlace ...
[12/14 20:32:46    448s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:32:46    448s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1793.6MB
[12/14 20:32:46    448s] Statistics of distance of Instance movement in refine placement:
[12/14 20:32:46    448s]   maximum (X+Y) =         0.00 um
[12/14 20:32:46    448s]   mean    (X+Y) =         0.00 um
[12/14 20:32:46    448s] Summary Report:
[12/14 20:32:46    448s] Instances move: 0 (out of 18555 movable)
[12/14 20:32:46    448s] Instances flipped: 0
[12/14 20:32:46    448s] Mean displacement: 0.00 um
[12/14 20:32:46    448s] Max displacement: 0.00 um 
[12/14 20:32:46    448s] Total instances moved : 0
[12/14 20:32:46    448s] Total net bbox length = 5.532e+05 (2.715e+05 2.817e+05) (ext = 8.524e+03)
[12/14 20:32:46    448s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1793.6MB
[12/14 20:32:46    448s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1793.6MB) @(0:07:28 - 0:07:29).
[12/14 20:32:46    448s] *** Finished refinePlace (0:07:29 mem=1793.6M) ***
[12/14 20:32:46    448s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.054, MEM:1793.6M
[12/14 20:32:46    448s]   Moved 0 and flipped 0 of 469 clock instance(s) during refinement.
[12/14 20:32:46    448s]   The largest move was 0 microns for .
[12/14 20:32:46    448s] Moved 0 and flipped 0 of 7 clock instances (excluding sinks) during refinement
[12/14 20:32:46    448s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[12/14 20:32:46    448s] Moved 0 and flipped 0 of 462 clock sinks during refinement.
[12/14 20:32:46    448s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[12/14 20:32:46    448s] OPERPROF: Starting DPlace-Init at level 1, MEM:1793.6M
[12/14 20:32:46    448s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1793.6M
[12/14 20:32:46    448s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1793.6M
[12/14 20:32:46    448s] OPERPROF:       Starting CMU at level 4, MEM:1793.6M
[12/14 20:32:46    448s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1793.6M
[12/14 20:32:46    448s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.016, MEM:1793.6M
[12/14 20:32:46    448s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.017, MEM:1793.6M
[12/14 20:32:46    448s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1793.6MB).
[12/14 20:32:46    448s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.037, MEM:1793.6M
[12/14 20:32:46    448s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.2)
[12/14 20:32:46    448s]   Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.2)
[12/14 20:32:46    448s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.7 real=0:00:00.6)
[12/14 20:32:46    448s]   CCOpt::Phase::eGRPC...
[12/14 20:32:46    448s]   Eagl Post Conditioning loop iteration 0...
[12/14 20:32:46    448s]     Clock implementation routing...
[12/14 20:32:46    448s]       Leaving CCOpt scope - Routing Tools...
[12/14 20:32:46    448s] Net route status summary:
[12/14 20:32:46    448s]   Clock:         8 (unrouted=8, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[12/14 20:32:46    448s]   Non-clock: 22993 (unrouted=2144, trialRouted=20849, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2144, (crossesIlmBounday AND tooFewTerms=0)])
[12/14 20:32:46    448s]       Routing using eGR only...
[12/14 20:32:46    448s]         Early Global Route - eGR only step...
[12/14 20:32:46    448s] (ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
[12/14 20:32:46    448s] (ccopt eGR): Start to route 2 trunk nets
[12/14 20:32:46    448s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/14 20:32:46    448s] [PSP]     Started earlyGlobalRoute kernel
[12/14 20:32:46    448s] [PSP]     Initial Peak syMemory usage = 1793.6 MB
[12/14 20:32:46    448s] (I)       Reading DB...
[12/14 20:32:46    448s] (I)       before initializing RouteDB syMemory usage = 1793.6 MB
[12/14 20:32:46    448s] (I)       congestionReportName   : 
[12/14 20:32:46    448s] (I)       layerRangeFor2DCongestion : 
[12/14 20:32:46    448s] (I)       buildTerm2TermWires    : 1
[12/14 20:32:46    448s] (I)       doTrackAssignment      : 1
[12/14 20:32:46    448s] (I)       dumpBookshelfFiles     : 0
[12/14 20:32:46    448s] (I)       numThreads             : 4
[12/14 20:32:46    448s] (I)       bufferingAwareRouting  : false
[12/14 20:32:46    448s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:32:46    448s] (I)       honorPin               : false
[12/14 20:32:46    448s] (I)       honorPinGuide          : true
[12/14 20:32:46    448s] (I)       honorPartition         : false
[12/14 20:32:46    448s] (I)       allowPartitionCrossover: false
[12/14 20:32:46    448s] (I)       honorSingleEntry       : true
[12/14 20:32:46    448s] (I)       honorSingleEntryStrong : true
[12/14 20:32:46    448s] (I)       handleViaSpacingRule   : false
[12/14 20:32:46    448s] (I)       handleEolSpacingRule   : true
[12/14 20:32:46    448s] (I)       PDConstraint           : none
[12/14 20:32:46    448s] (I)       expBetterNDRHandling   : true
[12/14 20:32:46    448s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:32:46    448s] (I)       routingEffortLevel     : 10000
[12/14 20:32:46    448s] (I)       effortLevel            : standard
[12/14 20:32:46    448s] [NR-eGR] minRouteLayer          : 2
[12/14 20:32:46    448s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:32:46    448s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:32:46    448s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:32:46    448s] (I)       numRowsPerGCell        : 1
[12/14 20:32:46    448s] (I)       speedUpLargeDesign     : 0
[12/14 20:32:46    448s] (I)       multiThreadingTA       : 1
[12/14 20:32:46    448s] (I)       blkAwareLayerSwitching : 1
[12/14 20:32:46    448s] (I)       optimizationMode       : false
[12/14 20:32:46    448s] (I)       routeSecondPG          : false
[12/14 20:32:46    448s] (I)       scenicRatioForLayerRelax: 1.25
[12/14 20:32:46    448s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:32:46    448s] (I)       punchThroughDistance   : 500.00
[12/14 20:32:46    448s] (I)       scenicBound            : 3.00
[12/14 20:32:46    448s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:32:46    448s] (I)       source-to-sink ratio   : 0.30
[12/14 20:32:46    448s] (I)       targetCongestionRatioH : 1.00
[12/14 20:32:46    448s] (I)       targetCongestionRatioV : 1.00
[12/14 20:32:46    448s] (I)       layerCongestionRatio   : 1.00
[12/14 20:32:46    448s] (I)       m1CongestionRatio      : 0.10
[12/14 20:32:46    448s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:32:46    448s] (I)       localRouteEffort       : 1.00
[12/14 20:32:46    448s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:32:46    448s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:32:46    448s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:32:46    448s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:32:46    448s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:32:46    448s] (I)       routeVias              : 
[12/14 20:32:46    448s] (I)       readTROption           : true
[12/14 20:32:46    448s] (I)       extraSpacingFactor     : 1.00
[12/14 20:32:46    448s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:32:46    448s] (I)       routeSelectedNetsOnly  : true
[12/14 20:32:46    448s] (I)       clkNetUseMaxDemand     : false
[12/14 20:32:46    448s] (I)       extraDemandForClocks   : 0
[12/14 20:32:46    448s] (I)       steinerRemoveLayers    : false
[12/14 20:32:46    448s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:32:46    448s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:32:46    448s] (I)       similarTopologyRoutingFast : false
[12/14 20:32:46    448s] (I)       spanningTreeRefinement : true
[12/14 20:32:46    448s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:32:46    448s] (I)       starting read tracks
[12/14 20:32:46    448s] (I)       build grid graph
[12/14 20:32:46    448s] (I)       build grid graph start
[12/14 20:32:46    448s] [NR-eGR] Layer1 has no routable track
[12/14 20:32:46    448s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:32:46    448s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:32:46    448s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:32:46    448s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:32:46    448s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:32:46    448s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:32:46    448s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:32:46    448s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:32:46    448s] (I)       build grid graph end
[12/14 20:32:46    448s] (I)       numViaLayers=9
[12/14 20:32:46    448s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:32:46    448s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:32:46    448s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:32:46    448s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:32:46    448s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:32:46    448s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:32:46    448s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:32:46    448s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:32:46    448s] (I)       end build via table
[12/14 20:32:46    448s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:32:46    448s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/14 20:32:46    448s] (I)       readDataFromPlaceDB
[12/14 20:32:46    448s] (I)       Read net information..
[12/14 20:32:46    448s] [NR-eGR] Read numTotalNets=20857  numIgnoredNets=20855
[12/14 20:32:46    448s] (I)       Read testcase time = 0.000 seconds
[12/14 20:32:46    448s] 
[12/14 20:32:46    448s] (I)       read default dcut vias
[12/14 20:32:46    448s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:32:46    448s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:32:46    448s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:32:46    448s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:32:46    448s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:32:46    448s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:32:46    448s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:32:46    448s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:32:46    448s] (I)       build grid graph start
[12/14 20:32:46    448s] (I)       build grid graph end
[12/14 20:32:46    448s] (I)       Model blockage into capacity
[12/14 20:32:46    448s] (I)       Read numBlocks=111595  numPreroutedWires=0  numCapScreens=0
[12/14 20:32:46    448s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:32:46    448s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:32:46    448s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:32:46    448s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:32:46    448s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:32:46    448s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:32:46    448s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:32:46    448s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:32:46    448s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:32:46    448s] (I)       Modeling time = 0.040 seconds
[12/14 20:32:46    448s] 
[12/14 20:32:46    448s] (I)       Moved 1 terms for better access 
[12/14 20:32:46    448s] (I)       Number of ignored nets = 0
[12/14 20:32:46    448s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/14 20:32:46    448s] (I)       Number of clock nets = 8.  Ignored: No
[12/14 20:32:46    448s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:32:46    448s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:32:46    448s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:32:46    448s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:32:46    448s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:32:46    448s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:32:46    448s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:32:46    448s] [NR-eGR] There are 2 clock nets ( 2 with NDR ).
[12/14 20:32:46    448s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1793.6 MB
[12/14 20:32:46    448s] (I)       Ndr track 0 does not exist
[12/14 20:32:46    448s] (I)       Ndr track 0 does not exist
[12/14 20:32:46    448s] (I)       Layer1  viaCost=200.00
[12/14 20:32:46    448s] (I)       Layer2  viaCost=200.00
[12/14 20:32:46    448s] (I)       Layer3  viaCost=200.00
[12/14 20:32:46    448s] (I)       Layer4  viaCost=200.00
[12/14 20:32:46    448s] (I)       Layer5  viaCost=200.00
[12/14 20:32:46    448s] (I)       Layer6  viaCost=200.00
[12/14 20:32:46    448s] (I)       Layer7  viaCost=200.00
[12/14 20:32:46    448s] (I)       Layer8  viaCost=300.00
[12/14 20:32:46    448s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:32:46    448s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:32:46    448s] (I)       core area           :  (14080, 14080) - (685760, 685760)
[12/14 20:32:46    448s] (I)       Site Width          :   320  (dbu)
[12/14 20:32:46    448s] (I)       Row Height          :  2880  (dbu)
[12/14 20:32:46    448s] (I)       GCell Width         :  2880  (dbu)
[12/14 20:32:46    448s] (I)       GCell Height        :  2880  (dbu)
[12/14 20:32:46    448s] (I)       grid                :   243   243     9
[12/14 20:32:46    448s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/14 20:32:46    448s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/14 20:32:46    448s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:32:46    448s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:32:46    448s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:32:46    448s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:32:46    448s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/14 20:32:46    448s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:32:46    448s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:32:46    448s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:32:46    448s] (I)       --------------------------------------------------------
[12/14 20:32:46    448s] 
[12/14 20:32:46    448s] [NR-eGR] ============ Routing rule table ============
[12/14 20:32:46    448s] [NR-eGR] Rule id 0. Nets 2 
[12/14 20:32:46    448s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[12/14 20:32:46    448s] [NR-eGR] Pitch:  L1=560  L2=640  L3=640  L4=640  L5=640  L6=640  L7=640  L8=640  L9=1800
[12/14 20:32:46    448s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[12/14 20:32:46    448s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:46    448s] [NR-eGR] Rule id 1. Nets 0 
[12/14 20:32:46    448s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:32:46    448s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:32:46    448s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:46    448s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:46    448s] [NR-eGR] ========================================
[12/14 20:32:46    448s] [NR-eGR] 
[12/14 20:32:46    448s] (I)       After initializing earlyGlobalRoute syMemory usage = 1793.6 MB
[12/14 20:32:46    448s] (I)       Loading and dumping file time : 0.13 seconds
[12/14 20:32:46    448s] (I)       ============= Initialization =============
[12/14 20:32:46    448s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[12/14 20:32:46    448s] (I)       totalPins=9  totalGlobalPin=9 (100.00%)
[12/14 20:32:46    448s] (I)       total 2D Cap : 874888 = (470313 H, 404575 V)
[12/14 20:32:46    448s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
[12/14 20:32:46    448s] (I)       ============  Phase 1a Route ============
[12/14 20:32:46    448s] (I)       Phase 1a runs 0.00 seconds
[12/14 20:32:46    448s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[12/14 20:32:46    448s] (I)       Usage: 490 = (250 H, 240 V) = (0.05% H, 0.06% V) = (7.200e+02um H, 6.912e+02um V)
[12/14 20:32:46    448s] (I)       
[12/14 20:32:46    448s] (I)       ============  Phase 1b Route ============
[12/14 20:32:46    448s] (I)       Phase 1b runs 0.00 seconds
[12/14 20:32:46    448s] (I)       Usage: 490 = (250 H, 240 V) = (0.05% H, 0.06% V) = (7.200e+02um H, 6.912e+02um V)
[12/14 20:32:46    448s] (I)       
[12/14 20:32:46    448s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.411200e+03um
[12/14 20:32:46    448s] (I)       ============  Phase 1c Route ============
[12/14 20:32:46    448s] (I)       Usage: 490 = (250 H, 240 V) = (0.05% H, 0.06% V) = (7.200e+02um H, 6.912e+02um V)
[12/14 20:32:46    448s] (I)       
[12/14 20:32:46    448s] (I)       ============  Phase 1d Route ============
[12/14 20:32:46    448s] (I)       Usage: 490 = (250 H, 240 V) = (0.05% H, 0.06% V) = (7.200e+02um H, 6.912e+02um V)
[12/14 20:32:46    448s] (I)       
[12/14 20:32:46    448s] (I)       ============  Phase 1e Route ============
[12/14 20:32:46    448s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:32:46    448s] (I)       Usage: 490 = (250 H, 240 V) = (0.05% H, 0.06% V) = (7.200e+02um H, 6.912e+02um V)
[12/14 20:32:46    448s] (I)       
[12/14 20:32:46    448s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.411200e+03um
[12/14 20:32:46    448s] [NR-eGR] 
[12/14 20:32:46    448s] (I)       ============  Phase 1f Route ============
[12/14 20:32:46    448s] (I)       Usage: 490 = (250 H, 240 V) = (0.05% H, 0.06% V) = (7.200e+02um H, 6.912e+02um V)
[12/14 20:32:46    448s] (I)       
[12/14 20:32:46    448s] (I)       ============  Phase 1g Route ============
[12/14 20:32:47    448s] (I)       Usage: 490 = (250 H, 240 V) = (0.05% H, 0.06% V) = (7.200e+02um H, 6.912e+02um V)
[12/14 20:32:47    448s] (I)       
[12/14 20:32:47    448s] (I)       numNets=2  numFullyRipUpNets=0  numPartialRipUpNets=0 
[12/14 20:32:47    448s] (I)       Phase 1l runs 0.00 seconds
[12/14 20:32:47    448s] (I)       
[12/14 20:32:47    448s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/14 20:32:47    448s] [NR-eGR]                OverCon            
[12/14 20:32:47    448s] [NR-eGR]                 #Gcell     %Gcell
[12/14 20:32:47    448s] [NR-eGR] Layer              (0)    OverCon 
[12/14 20:32:47    448s] [NR-eGR] ------------------------------------
[12/14 20:32:47    448s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    448s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    448s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    448s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    448s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    448s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    448s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    448s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    448s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    448s] [NR-eGR] ------------------------------------
[12/14 20:32:47    448s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    448s] [NR-eGR] 
[12/14 20:32:47    448s] (I)       Total Global Routing Runtime: 0.02 seconds
[12/14 20:32:47    448s] (I)       total 2D Cap : 3589814 = (1835800 H, 1754014 V)
[12/14 20:32:47    448s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/14 20:32:47    448s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/14 20:32:47    448s] (I)       ============= track Assignment ============
[12/14 20:32:47    448s] (I)       extract Global 3D Wires
[12/14 20:32:47    448s] (I)       Extract Global WL : time=0.00
[12/14 20:32:47    448s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/14 20:32:47    448s] (I)       Initialization real time=0.01 seconds
[12/14 20:32:47    448s] (I)       Run single-thread track assignment
[12/14 20:32:47    448s] (I)       merging nets...
[12/14 20:32:47    448s] (I)       merging nets done
[12/14 20:32:47    448s] (I)       Kernel real time=0.00 seconds
[12/14 20:32:47    448s] (I)       End Greedy Track Assignment
[12/14 20:32:47    449s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:47    449s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 73087
[12/14 20:32:47    449s] [NR-eGR] Layer2(M2)(V) length: 1.339253e+05um, number of vias: 93895
[12/14 20:32:47    449s] [NR-eGR] Layer3(M3)(H) length: 2.722424e+05um, number of vias: 28718
[12/14 20:32:47    449s] [NR-eGR] Layer4(M4)(V) length: 1.412114e+05um, number of vias: 5735
[12/14 20:32:47    449s] [NR-eGR] Layer5(M5)(H) length: 4.903624e+04um, number of vias: 4416
[12/14 20:32:47    449s] [NR-eGR] Layer6(M6)(V) length: 5.825001e+04um, number of vias: 373
[12/14 20:32:47    449s] [NR-eGR] Layer7(M7)(H) length: 2.987505e+03um, number of vias: 314
[12/14 20:32:47    449s] [NR-eGR] Layer8(M8)(V) length: 7.673634e+03um, number of vias: 2
[12/14 20:32:47    449s] [NR-eGR] Layer9(M9)(H) length: 5.520000e+01um, number of vias: 0
[12/14 20:32:47    449s] [NR-eGR] Total length: 6.653817e+05um, number of vias: 206540
[12/14 20:32:47    449s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:47    449s] [NR-eGR] Total clock nets wire length: 1.408194e+03um 
[12/14 20:32:47    449s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:47    449s] [NR-eGR] Report for selected net(s) only.
[12/14 20:32:47    449s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 8
[12/14 20:32:47    449s] [NR-eGR] Layer2(M2)(V) length: 7.394000e+00um, number of vias: 8
[12/14 20:32:47    449s] [NR-eGR] Layer3(M3)(H) length: 7.153600e+02um, number of vias: 9
[12/14 20:32:47    449s] [NR-eGR] Layer4(M4)(V) length: 6.854400e+02um, number of vias: 0
[12/14 20:32:47    449s] [NR-eGR] Layer5(M5)(H) length: 0.000000e+00um, number of vias: 0
[12/14 20:32:47    449s] [NR-eGR] Layer6(M6)(V) length: 0.000000e+00um, number of vias: 0
[12/14 20:32:47    449s] [NR-eGR] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[12/14 20:32:47    449s] [NR-eGR] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[12/14 20:32:47    449s] [NR-eGR] Layer9(M9)(H) length: 0.000000e+00um, number of vias: 0
[12/14 20:32:47    449s] [NR-eGR] Total length: 1.408194e+03um, number of vias: 25
[12/14 20:32:47    449s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:47    449s] [NR-eGR] Total routed clock nets wire length: 1.408194e+03um, number of vias: 25
[12/14 20:32:47    449s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:47    449s] [NR-eGR] End Peak syMemory usage = 1793.6 MB
[12/14 20:32:47    449s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.26 seconds
[12/14 20:32:47    449s] (ccopt eGR): Start to route 6 leaf nets
[12/14 20:32:47    449s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/14 20:32:47    449s] [NR-eGR] Started earlyGlobalRoute kernel
[12/14 20:32:47    449s] [NR-eGR] Initial Peak syMemory usage = 1793.6 MB
[12/14 20:32:47    449s] (I)       Reading DB...
[12/14 20:32:47    449s] (I)       before initializing RouteDB syMemory usage = 1793.6 MB
[12/14 20:32:47    449s] (I)       congestionReportName   : 
[12/14 20:32:47    449s] (I)       layerRangeFor2DCongestion : 
[12/14 20:32:47    449s] (I)       buildTerm2TermWires    : 1
[12/14 20:32:47    449s] (I)       doTrackAssignment      : 1
[12/14 20:32:47    449s] (I)       dumpBookshelfFiles     : 0
[12/14 20:32:47    449s] (I)       numThreads             : 4
[12/14 20:32:47    449s] (I)       bufferingAwareRouting  : false
[12/14 20:32:47    449s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:32:47    449s] (I)       honorPin               : false
[12/14 20:32:47    449s] (I)       honorPinGuide          : true
[12/14 20:32:47    449s] (I)       honorPartition         : false
[12/14 20:32:47    449s] (I)       allowPartitionCrossover: false
[12/14 20:32:47    449s] (I)       honorSingleEntry       : true
[12/14 20:32:47    449s] (I)       honorSingleEntryStrong : true
[12/14 20:32:47    449s] (I)       handleViaSpacingRule   : false
[12/14 20:32:47    449s] (I)       handleEolSpacingRule   : true
[12/14 20:32:47    449s] (I)       PDConstraint           : none
[12/14 20:32:47    449s] (I)       expBetterNDRHandling   : true
[12/14 20:32:47    449s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:32:47    449s] (I)       routingEffortLevel     : 10000
[12/14 20:32:47    449s] (I)       effortLevel            : standard
[12/14 20:32:47    449s] [NR-eGR] minRouteLayer          : 2
[12/14 20:32:47    449s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:32:47    449s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:32:47    449s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:32:47    449s] (I)       numRowsPerGCell        : 1
[12/14 20:32:47    449s] (I)       speedUpLargeDesign     : 0
[12/14 20:32:47    449s] (I)       multiThreadingTA       : 1
[12/14 20:32:47    449s] (I)       blkAwareLayerSwitching : 1
[12/14 20:32:47    449s] (I)       optimizationMode       : false
[12/14 20:32:47    449s] (I)       routeSecondPG          : false
[12/14 20:32:47    449s] (I)       scenicRatioForLayerRelax: 1.25
[12/14 20:32:47    449s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:32:47    449s] (I)       punchThroughDistance   : 500.00
[12/14 20:32:47    449s] (I)       scenicBound            : 3.00
[12/14 20:32:47    449s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:32:47    449s] (I)       source-to-sink ratio   : 0.30
[12/14 20:32:47    449s] (I)       targetCongestionRatioH : 1.00
[12/14 20:32:47    449s] (I)       targetCongestionRatioV : 1.00
[12/14 20:32:47    449s] (I)       layerCongestionRatio   : 1.00
[12/14 20:32:47    449s] (I)       m1CongestionRatio      : 0.10
[12/14 20:32:47    449s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:32:47    449s] (I)       localRouteEffort       : 1.00
[12/14 20:32:47    449s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:32:47    449s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:32:47    449s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:32:47    449s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:32:47    449s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:32:47    449s] (I)       routeVias              : 
[12/14 20:32:47    449s] (I)       readTROption           : true
[12/14 20:32:47    449s] (I)       extraSpacingFactor     : 1.00
[12/14 20:32:47    449s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:32:47    449s] (I)       routeSelectedNetsOnly  : true
[12/14 20:32:47    449s] (I)       clkNetUseMaxDemand     : false
[12/14 20:32:47    449s] (I)       extraDemandForClocks   : 0
[12/14 20:32:47    449s] (I)       steinerRemoveLayers    : false
[12/14 20:32:47    449s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:32:47    449s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:32:47    449s] (I)       similarTopologyRoutingFast : false
[12/14 20:32:47    449s] (I)       spanningTreeRefinement : true
[12/14 20:32:47    449s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:32:47    449s] (I)       starting read tracks
[12/14 20:32:47    449s] (I)       build grid graph
[12/14 20:32:47    449s] (I)       build grid graph start
[12/14 20:32:47    449s] [NR-eGR] Layer1 has no routable track
[12/14 20:32:47    449s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:32:47    449s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:32:47    449s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:32:47    449s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:32:47    449s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:32:47    449s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:32:47    449s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:32:47    449s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:32:47    449s] (I)       build grid graph end
[12/14 20:32:47    449s] (I)       numViaLayers=9
[12/14 20:32:47    449s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:32:47    449s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:32:47    449s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:32:47    449s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:32:47    449s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:32:47    449s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:32:47    449s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:32:47    449s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:32:47    449s] (I)       end build via table
[12/14 20:32:47    449s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:32:47    449s] [NR-eGR] numPreroutedNet = 2  numPreroutedWires = 41
[12/14 20:32:47    449s] (I)       readDataFromPlaceDB
[12/14 20:32:47    449s] (I)       Read net information..
[12/14 20:32:47    449s] [NR-eGR] Read numTotalNets=20857  numIgnoredNets=20851
[12/14 20:32:47    449s] (I)       Read testcase time = 0.000 seconds
[12/14 20:32:47    449s] 
[12/14 20:32:47    449s] (I)       read default dcut vias
[12/14 20:32:47    449s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:32:47    449s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:32:47    449s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:32:47    449s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:32:47    449s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:32:47    449s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:32:47    449s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:32:47    449s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:32:47    449s] (I)       build grid graph start
[12/14 20:32:47    449s] (I)       build grid graph end
[12/14 20:32:47    449s] (I)       Model blockage into capacity
[12/14 20:32:47    449s] (I)       Read numBlocks=111595  numPreroutedWires=41  numCapScreens=0
[12/14 20:32:47    449s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:32:47    449s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:32:47    449s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:32:47    449s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:32:47    449s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:32:47    449s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:32:47    449s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:32:47    449s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:32:47    449s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:32:47    449s] (I)       Modeling time = 0.030 seconds
[12/14 20:32:47    449s] 
[12/14 20:32:47    449s] (I)       Moved 6 terms for better access 
[12/14 20:32:47    449s] (I)       Number of ignored nets = 2
[12/14 20:32:47    449s] (I)       Number of fixed nets = 2.  Ignored: Yes
[12/14 20:32:47    449s] (I)       Number of clock nets = 8.  Ignored: No
[12/14 20:32:47    449s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:32:47    449s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:32:47    449s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:32:47    449s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:32:47    449s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:32:47    449s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:32:47    449s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:32:47    449s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[12/14 20:32:47    449s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1793.6 MB
[12/14 20:32:47    449s] (I)       Ndr track 0 does not exist
[12/14 20:32:47    449s] (I)       Ndr track 0 does not exist
[12/14 20:32:47    449s] (I)       Layer1  viaCost=200.00
[12/14 20:32:47    449s] (I)       Layer2  viaCost=200.00
[12/14 20:32:47    449s] (I)       Layer3  viaCost=200.00
[12/14 20:32:47    449s] (I)       Layer4  viaCost=200.00
[12/14 20:32:47    449s] (I)       Layer5  viaCost=200.00
[12/14 20:32:47    449s] (I)       Layer6  viaCost=200.00
[12/14 20:32:47    449s] (I)       Layer7  viaCost=200.00
[12/14 20:32:47    449s] (I)       Layer8  viaCost=300.00
[12/14 20:32:47    449s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:32:47    449s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:32:47    449s] (I)       core area           :  (14080, 14080) - (685760, 685760)
[12/14 20:32:47    449s] (I)       Site Width          :   320  (dbu)
[12/14 20:32:47    449s] (I)       Row Height          :  2880  (dbu)
[12/14 20:32:47    449s] (I)       GCell Width         :  2880  (dbu)
[12/14 20:32:47    449s] (I)       GCell Height        :  2880  (dbu)
[12/14 20:32:47    449s] (I)       grid                :   243   243     9
[12/14 20:32:47    449s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/14 20:32:47    449s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/14 20:32:47    449s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:32:47    449s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:32:47    449s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:32:47    449s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:32:47    449s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/14 20:32:47    449s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:32:47    449s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:32:47    449s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:32:47    449s] (I)       --------------------------------------------------------
[12/14 20:32:47    449s] 
[12/14 20:32:47    449s] [NR-eGR] ============ Routing rule table ============
[12/14 20:32:47    449s] [NR-eGR] Rule id 0. Nets 6 
[12/14 20:32:47    449s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[12/14 20:32:47    449s] [NR-eGR] Pitch:  L1=560  L2=640  L3=640  L4=640  L5=640  L6=640  L7=640  L8=640  L9=1800
[12/14 20:32:47    449s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[12/14 20:32:47    449s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:47    449s] [NR-eGR] Rule id 1. Nets 0 
[12/14 20:32:47    449s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:32:47    449s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:32:47    449s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:47    449s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:47    449s] [NR-eGR] ========================================
[12/14 20:32:47    449s] [NR-eGR] 
[12/14 20:32:47    449s] (I)       After initializing earlyGlobalRoute syMemory usage = 1793.6 MB
[12/14 20:32:47    449s] (I)       Loading and dumping file time : 0.12 seconds
[12/14 20:32:47    449s] (I)       ============= Initialization =============
[12/14 20:32:47    449s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[12/14 20:32:47    449s] (I)       totalPins=468  totalGlobalPin=468 (100.00%)
[12/14 20:32:47    449s] (I)       total 2D Cap : 874888 = (470313 H, 404575 V)
[12/14 20:32:47    449s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[12/14 20:32:47    449s] (I)       ============  Phase 1a Route ============
[12/14 20:32:47    449s] (I)       Phase 1a runs 0.00 seconds
[12/14 20:32:47    449s] (I)       Usage: 2130 = (1091 H, 1039 V) = (0.23% H, 0.26% V) = (3.142e+03um H, 2.992e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1b Route ============
[12/14 20:32:47    449s] (I)       Usage: 2130 = (1091 H, 1039 V) = (0.23% H, 0.26% V) = (3.142e+03um H, 2.992e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.134400e+03um
[12/14 20:32:47    449s] (I)       ============  Phase 1c Route ============
[12/14 20:32:47    449s] (I)       Usage: 2130 = (1091 H, 1039 V) = (0.23% H, 0.26% V) = (3.142e+03um H, 2.992e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1d Route ============
[12/14 20:32:47    449s] (I)       Usage: 2130 = (1091 H, 1039 V) = (0.23% H, 0.26% V) = (3.142e+03um H, 2.992e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1e Route ============
[12/14 20:32:47    449s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:32:47    449s] (I)       Usage: 2130 = (1091 H, 1039 V) = (0.23% H, 0.26% V) = (3.142e+03um H, 2.992e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.134400e+03um
[12/14 20:32:47    449s] [NR-eGR] 
[12/14 20:32:47    449s] (I)       ============  Phase 1f Route ============
[12/14 20:32:47    449s] (I)       Usage: 2130 = (1091 H, 1039 V) = (0.23% H, 0.26% V) = (3.142e+03um H, 2.992e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1g Route ============
[12/14 20:32:47    449s] (I)       Usage: 2091 = (1062 H, 1029 V) = (0.23% H, 0.25% V) = (3.059e+03um H, 2.964e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       numNets=6  numFullyRipUpNets=6  numPartialRipUpNets=6 
[12/14 20:32:47    449s] [NR-eGR] Move 6 nets to layer range [3, 6]
[12/14 20:32:47    449s] (I)       Phase 1l runs 0.00 seconds
[12/14 20:32:47    449s] (I)       total 2D Cap : 1799504 = (969992 H, 829512 V)
[12/14 20:32:47    449s] [NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[12/14 20:32:47    449s] (I)       ============  Phase 1a Route ============
[12/14 20:32:47    449s] (I)       Phase 1a runs 0.00 seconds
[12/14 20:32:47    449s] (I)       Usage: 4221 = (2153 H, 2068 V) = (0.22% H, 0.25% V) = (6.201e+03um H, 5.956e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1b Route ============
[12/14 20:32:47    449s] (I)       Usage: 4221 = (2153 H, 2068 V) = (0.22% H, 0.25% V) = (6.201e+03um H, 5.956e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.022080e+03um
[12/14 20:32:47    449s] (I)       ============  Phase 1c Route ============
[12/14 20:32:47    449s] (I)       Usage: 4221 = (2153 H, 2068 V) = (0.22% H, 0.25% V) = (6.201e+03um H, 5.956e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1d Route ============
[12/14 20:32:47    449s] (I)       Usage: 4221 = (2153 H, 2068 V) = (0.22% H, 0.25% V) = (6.201e+03um H, 5.956e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1e Route ============
[12/14 20:32:47    449s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:32:47    449s] (I)       Usage: 4221 = (2153 H, 2068 V) = (0.22% H, 0.25% V) = (6.201e+03um H, 5.956e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.022080e+03um
[12/14 20:32:47    449s] [NR-eGR] 
[12/14 20:32:47    449s] (I)       ============  Phase 1f Route ============
[12/14 20:32:47    449s] (I)       Usage: 4221 = (2153 H, 2068 V) = (0.22% H, 0.25% V) = (6.201e+03um H, 5.956e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1g Route ============
[12/14 20:32:47    449s] (I)       Usage: 4185 = (2124 H, 2061 V) = (0.22% H, 0.25% V) = (6.117e+03um H, 5.936e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       numNets=6  numFullyRipUpNets=6  numPartialRipUpNets=6 
[12/14 20:32:47    449s] [NR-eGR] Move 6 nets to layer range [3, 8]
[12/14 20:32:47    449s] (I)       Phase 1l runs 0.00 seconds
[12/14 20:32:47    449s] (I)       total 2D Cap : 2469717 = (1277341 H, 1192376 V)
[12/14 20:32:47    449s] [NR-eGR] Layer group 3: route 6 net(s) in layer range [3, 8]
[12/14 20:32:47    449s] (I)       ============  Phase 1a Route ============
[12/14 20:32:47    449s] (I)       Phase 1a runs 0.00 seconds
[12/14 20:32:47    449s] (I)       Usage: 6318 = (3216 H, 3102 V) = (0.25% H, 0.26% V) = (9.262e+03um H, 8.934e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1b Route ============
[12/14 20:32:47    449s] (I)       Usage: 6318 = (3216 H, 3102 V) = (0.25% H, 0.26% V) = (9.262e+03um H, 8.934e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.039360e+03um
[12/14 20:32:47    449s] (I)       ============  Phase 1c Route ============
[12/14 20:32:47    449s] (I)       Usage: 6318 = (3216 H, 3102 V) = (0.25% H, 0.26% V) = (9.262e+03um H, 8.934e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1d Route ============
[12/14 20:32:47    449s] (I)       Usage: 6318 = (3216 H, 3102 V) = (0.25% H, 0.26% V) = (9.262e+03um H, 8.934e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1e Route ============
[12/14 20:32:47    449s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:32:47    449s] (I)       Usage: 6318 = (3216 H, 3102 V) = (0.25% H, 0.26% V) = (9.262e+03um H, 8.934e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.039360e+03um
[12/14 20:32:47    449s] [NR-eGR] 
[12/14 20:32:47    449s] (I)       ============  Phase 1f Route ============
[12/14 20:32:47    449s] (I)       Usage: 6318 = (3216 H, 3102 V) = (0.25% H, 0.26% V) = (9.262e+03um H, 8.934e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1g Route ============
[12/14 20:32:47    449s] (I)       Usage: 6283 = (3187 H, 3096 V) = (0.25% H, 0.26% V) = (9.179e+03um H, 8.916e+03um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       numNets=6  numFullyRipUpNets=6  numPartialRipUpNets=6 
[12/14 20:32:47    449s] [NR-eGR] Move 6 nets to layer range [3, 9]
[12/14 20:32:47    449s] (I)       Phase 1l runs 0.00 seconds
[12/14 20:32:47    449s] (I)       total 2D Cap : 3000680 = (1808304 H, 1192376 V)
[12/14 20:32:47    449s] [NR-eGR] Layer group 4: route 6 net(s) in layer range [3, 9]
[12/14 20:32:47    449s] (I)       ============  Phase 1a Route ============
[12/14 20:32:47    449s] (I)       Phase 1a runs 0.00 seconds
[12/14 20:32:47    449s] (I)       Usage: 8413 = (4278 H, 4135 V) = (0.24% H, 0.35% V) = (1.232e+04um H, 1.191e+04um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1b Route ============
[12/14 20:32:47    449s] (I)       Usage: 8413 = (4278 H, 4135 V) = (0.24% H, 0.35% V) = (1.232e+04um H, 1.191e+04um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.033600e+03um
[12/14 20:32:47    449s] (I)       ============  Phase 1c Route ============
[12/14 20:32:47    449s] (I)       Usage: 8413 = (4278 H, 4135 V) = (0.24% H, 0.35% V) = (1.232e+04um H, 1.191e+04um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1d Route ============
[12/14 20:32:47    449s] (I)       Usage: 8413 = (4278 H, 4135 V) = (0.24% H, 0.35% V) = (1.232e+04um H, 1.191e+04um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1e Route ============
[12/14 20:32:47    449s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:32:47    449s] (I)       Usage: 8413 = (4278 H, 4135 V) = (0.24% H, 0.35% V) = (1.232e+04um H, 1.191e+04um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.033600e+03um
[12/14 20:32:47    449s] [NR-eGR] 
[12/14 20:32:47    449s] (I)       ============  Phase 1f Route ============
[12/14 20:32:47    449s] (I)       Usage: 8413 = (4278 H, 4135 V) = (0.24% H, 0.35% V) = (1.232e+04um H, 1.191e+04um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1g Route ============
[12/14 20:32:47    449s] (I)       Usage: 8379 = (4253 H, 4126 V) = (0.24% H, 0.35% V) = (1.225e+04um H, 1.188e+04um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       numNets=6  numFullyRipUpNets=0  numPartialRipUpNets=6 
[12/14 20:32:47    449s] [NR-eGR] Move 6 nets to layer range [2, 9]
[12/14 20:32:47    449s] (I)       Phase 1l runs 0.00 seconds
[12/14 20:32:47    449s] (I)       total 2D Cap : 3412103 = (1808304 H, 1603799 V)
[12/14 20:32:47    449s] [NR-eGR] Layer group 5: route 6 net(s) in layer range [2, 9]
[12/14 20:32:47    449s] (I)       ============  Phase 1a Route ============
[12/14 20:32:47    449s] (I)       Phase 1a runs 0.00 seconds
[12/14 20:32:47    449s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=29
[12/14 20:32:47    449s] (I)       Usage: 12568 = (6453 H, 6115 V) = (0.36% H, 0.38% V) = (1.858e+04um H, 1.761e+04um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1b Route ============
[12/14 20:32:47    449s] (I)       Phase 1b runs 0.00 seconds
[12/14 20:32:47    449s] (I)       Usage: 12568 = (6453 H, 6115 V) = (0.36% H, 0.38% V) = (1.858e+04um H, 1.761e+04um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.196640e+04um
[12/14 20:32:47    449s] (I)       ============  Phase 1c Route ============
[12/14 20:32:47    449s] (I)       Level2 Grid: 49 x 49
[12/14 20:32:47    449s] (I)       Phase 1c runs 0.00 seconds
[12/14 20:32:47    449s] (I)       Usage: 12568 = (6453 H, 6115 V) = (0.36% H, 0.38% V) = (1.858e+04um H, 1.761e+04um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1d Route ============
[12/14 20:32:47    449s] (I)       Phase 1d runs 0.00 seconds
[12/14 20:32:47    449s] (I)       Usage: 12589 = (6476 H, 6113 V) = (0.36% H, 0.38% V) = (1.865e+04um H, 1.761e+04um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1e Route ============
[12/14 20:32:47    449s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:32:47    449s] (I)       Usage: 12589 = (6476 H, 6113 V) = (0.36% H, 0.38% V) = (1.865e+04um H, 1.761e+04um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.202688e+04um
[12/14 20:32:47    449s] [NR-eGR] 
[12/14 20:32:47    449s] (I)       ============  Phase 1f Route ============
[12/14 20:32:47    449s] (I)       Phase 1f runs 0.00 seconds
[12/14 20:32:47    449s] (I)       Usage: 12589 = (6476 H, 6113 V) = (0.36% H, 0.38% V) = (1.865e+04um H, 1.761e+04um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       ============  Phase 1g Route ============
[12/14 20:32:47    449s] (I)       Usage: 12464 = (6360 H, 6104 V) = (0.35% H, 0.38% V) = (1.832e+04um H, 1.758e+04um V)
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] (I)       Phase 1l runs 0.00 seconds
[12/14 20:32:47    449s] (I)       
[12/14 20:32:47    449s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/14 20:32:47    449s] [NR-eGR]                OverCon            
[12/14 20:32:47    449s] [NR-eGR]                 #Gcell     %Gcell
[12/14 20:32:47    449s] [NR-eGR] Layer              (0)    OverCon 
[12/14 20:32:47    449s] [NR-eGR] ------------------------------------
[12/14 20:32:47    449s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    449s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    449s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    449s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    449s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    449s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    449s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    449s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    449s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    449s] [NR-eGR] ------------------------------------
[12/14 20:32:47    449s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/14 20:32:47    449s] [NR-eGR] 
[12/14 20:32:47    449s] (I)       Total Global Routing Runtime: 0.06 seconds
[12/14 20:32:47    449s] (I)       total 2D Cap : 3589814 = (1835800 H, 1754014 V)
[12/14 20:32:47    449s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/14 20:32:47    449s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/14 20:32:47    449s] (I)       ============= track Assignment ============
[12/14 20:32:47    449s] (I)       extract Global 3D Wires
[12/14 20:32:47    449s] (I)       Extract Global WL : time=0.00
[12/14 20:32:47    449s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/14 20:32:47    449s] (I)       Initialization real time=0.01 seconds
[12/14 20:32:47    449s] (I)       Run single-thread track assignment
[12/14 20:32:47    449s] (I)       merging nets...
[12/14 20:32:47    449s] (I)       merging nets done
[12/14 20:32:47    449s] (I)       Kernel real time=0.00 seconds
[12/14 20:32:47    449s] (I)       End Greedy Track Assignment
[12/14 20:32:47    449s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:47    449s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 73555
[12/14 20:32:47    449s] [NR-eGR] Layer2(M2)(V) length: 1.347976e+05um, number of vias: 94445
[12/14 20:32:47    449s] [NR-eGR] Layer3(M3)(H) length: 2.747863e+05um, number of vias: 29037
[12/14 20:32:47    449s] [NR-eGR] Layer4(M4)(V) length: 1.433596e+05um, number of vias: 5764
[12/14 20:32:47    449s] [NR-eGR] Layer5(M5)(H) length: 4.957000e+04um, number of vias: 4416
[12/14 20:32:47    449s] [NR-eGR] Layer6(M6)(V) length: 5.825001e+04um, number of vias: 373
[12/14 20:32:47    449s] [NR-eGR] Layer7(M7)(H) length: 2.987505e+03um, number of vias: 314
[12/14 20:32:47    449s] [NR-eGR] Layer8(M8)(V) length: 7.673634e+03um, number of vias: 2
[12/14 20:32:47    449s] [NR-eGR] Layer9(M9)(H) length: 5.520000e+01um, number of vias: 0
[12/14 20:32:47    449s] [NR-eGR] Total length: 6.714798e+05um, number of vias: 207906
[12/14 20:32:47    449s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:47    449s] [NR-eGR] Total clock nets wire length: 6.098107e+03um 
[12/14 20:32:47    449s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:47    449s] [NR-eGR] Report for selected net(s) only.
[12/14 20:32:47    449s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 468
[12/14 20:32:47    449s] [NR-eGR] Layer2(M2)(V) length: 8.723000e+02um, number of vias: 550
[12/14 20:32:47    449s] [NR-eGR] Layer3(M3)(H) length: 2.543841e+03um, number of vias: 319
[12/14 20:32:47    449s] [NR-eGR] Layer4(M4)(V) length: 2.148207e+03um, number of vias: 29
[12/14 20:32:47    449s] [NR-eGR] Layer5(M5)(H) length: 5.337590e+02um, number of vias: 0
[12/14 20:32:47    449s] [NR-eGR] Layer6(M6)(V) length: 0.000000e+00um, number of vias: 0
[12/14 20:32:47    449s] [NR-eGR] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[12/14 20:32:47    449s] [NR-eGR] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[12/14 20:32:47    449s] [NR-eGR] Layer9(M9)(H) length: 0.000000e+00um, number of vias: 0
[12/14 20:32:47    449s] [NR-eGR] Total length: 6.098107e+03um, number of vias: 1366
[12/14 20:32:47    449s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:47    449s] [NR-eGR] Total routed clock nets wire length: 6.098107e+03um, number of vias: 1366
[12/14 20:32:47    449s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:47    449s] [NR-eGR] End Peak syMemory usage = 1793.6 MB
[12/14 20:32:47    449s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.29 seconds
[12/14 20:32:47    449s]         Early Global Route - eGR only step done. (took cpu=0:00:00.6 real=0:00:00.5)
[12/14 20:32:47    449s] Set FIXED routing status on 8 net(s)
[12/14 20:32:47    449s]       Routing using eGR only done.
[12/14 20:32:47    449s] Net route status summary:
[12/14 20:32:47    449s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=8, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[12/14 20:32:47    449s]   Non-clock: 22993 (unrouted=2144, trialRouted=20849, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2144, (crossesIlmBounday AND tooFewTerms=0)])
[12/14 20:32:47    449s] 
[12/14 20:32:47    449s] CCOPT: Done with clock implementation routing.
[12/14 20:32:47    449s] 
[12/14 20:32:47    449s] OPERPROF: Starting DPlace-Init at level 1, MEM:1793.6M
[12/14 20:32:47    449s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1793.6M
[12/14 20:32:47    449s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1793.6M
[12/14 20:32:47    449s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1793.6M
[12/14 20:32:47    449s] Core basic site is unit
[12/14 20:32:47    449s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:32:47    449s] Mark StBox On SiteArr starts
[12/14 20:32:47    449s] Mark StBox On SiteArr ends
[12/14 20:32:47    449s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.190, REAL:0.064, MEM:1793.6M
[12/14 20:32:47    449s] OPERPROF:       Starting CMU at level 4, MEM:1793.6M
[12/14 20:32:47    449s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1793.6M
[12/14 20:32:47    449s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.210, REAL:0.081, MEM:1793.6M
[12/14 20:32:47    449s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.210, REAL:0.081, MEM:1793.6M
[12/14 20:32:47    449s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1793.6MB).
[12/14 20:32:47    449s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.104, MEM:1793.6M
[12/14 20:32:47    449s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:00.7)
[12/14 20:32:47    449s]     Clock implementation routing done.
[12/14 20:32:47    449s]     Leaving CCOpt scope - extractRC...
[12/14 20:32:47    449s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/14 20:32:47    449s] Extraction called for design 'FLT' of instances=19021 and nets=23001 using extraction engine 'preRoute' .
[12/14 20:32:47    449s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/14 20:32:47    449s] Type 'man IMPEXT-3530' for more detail.
[12/14 20:32:47    449s] PreRoute RC Extraction called for design FLT.
[12/14 20:32:47    449s] RC Extraction called in multi-corner(3) mode.
[12/14 20:32:47    449s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/14 20:32:47    449s] Type 'man IMPEXT-6197' for more detail.
[12/14 20:32:47    449s] RCMode: PreRoute
[12/14 20:32:47    449s]       RC Corner Indexes            0       1       2   
[12/14 20:32:47    449s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/14 20:32:47    449s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:32:47    449s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:32:47    449s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:32:47    449s] Shrink Factor                : 1.00000
[12/14 20:32:47    449s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/14 20:32:47    449s] Updating RC grid for preRoute extraction ...
[12/14 20:32:47    449s] Initializing multi-corner resistance tables ...
[12/14 20:32:47    449s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1793.598M)
[12/14 20:32:47    449s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/14 20:32:47    449s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/14 20:32:47    449s]     Calling post conditioning for eGRPC...
[12/14 20:32:47    449s]       eGRPC...
[12/14 20:32:47    449s]         eGRPC active optimizations:
[12/14 20:32:47    449s]          - Move Down
[12/14 20:32:47    449s]          - Downsizing before DRV sizing
[12/14 20:32:47    449s]          - DRV fixing with cell sizing
[12/14 20:32:47    449s]          - Move to fanout
[12/14 20:32:47    449s]          - Cloning
[12/14 20:32:47    449s]         
[12/14 20:32:47    449s]         Currently running CTS, using active skew data
[12/14 20:32:47    449s]         Reset bufferability constraints...
[12/14 20:32:47    449s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/14 20:32:47    449s] End AAE Lib Interpolated Model. (MEM=1793.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:32:47    449s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:47    449s]         Clock DAG stats eGRPC initial state:
[12/14 20:32:47    449s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:47    449s]           cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:47    449s]           cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:47    449s]           sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:47    449s]           wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.850pF, total=1.050pF
[12/14 20:32:47    449s]           wire lengths     : top=0.000um, trunk=1408.194um, leaf=6098.107um, total=7506.301um
[12/14 20:32:47    449s]         Clock DAG net violations eGRPC initial state: none
[12/14 20:32:47    449s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/14 20:32:47    449s]           Trunk : target=0.200ns count=2 avg=0.139ns sd=0.036ns min=0.114ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:47    449s]           Leaf  : target=0.200ns count=6 avg=0.183ns sd=0.011ns min=0.167ns max=0.195ns {6 <= 0.200ns}
[12/14 20:32:47    449s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/14 20:32:47    449s]            Bufs: NBUFFX32: 7 
[12/14 20:32:47    449s]         Primary reporting skew group eGRPC initial state:
[12/14 20:32:47    449s]           skew_group Clk_clk/func_mode: insertion delay [min=0.944, max=0.971, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.944, 0.971} (wid=0.039 ws=0.033) (gid=0.942 gs=0.020)
[12/14 20:32:47    449s]         Skew group summary eGRPC initial state:
[12/14 20:32:47    449s]           skew_group Clk_clk/func_mode: insertion delay [min=0.944, max=0.971, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.944, 0.971} (wid=0.039 ws=0.033) (gid=0.942 gs=0.020)
[12/14 20:32:47    449s]         Clock network insertion delays are now [0.944ns, 0.971ns] average 0.959ns std.dev 0.006ns
[12/14 20:32:47    449s]         Moving buffers...
[12/14 20:32:47    449s]         Violation analysis...
[12/14 20:32:47    449s]         Analysising clock tree DRVs: Analysising clock tree DRVs: Done
[12/14 20:32:47    449s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:47    449s]         Clock DAG stats eGRPC after moving buffers:
[12/14 20:32:47    449s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:47    449s]           cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:47    449s]           cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:47    449s]           sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:47    449s]           wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.850pF, total=1.050pF
[12/14 20:32:47    449s]           wire lengths     : top=0.000um, trunk=1408.194um, leaf=6098.107um, total=7506.301um
[12/14 20:32:47    449s]         Clock DAG net violations eGRPC after moving buffers: none
[12/14 20:32:47    449s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[12/14 20:32:47    449s]           Trunk : target=0.200ns count=2 avg=0.139ns sd=0.036ns min=0.114ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:47    449s]           Leaf  : target=0.200ns count=6 avg=0.183ns sd=0.011ns min=0.167ns max=0.195ns {6 <= 0.200ns}
[12/14 20:32:47    449s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[12/14 20:32:47    449s]            Bufs: NBUFFX32: 7 
[12/14 20:32:47    449s]         Primary reporting skew group eGRPC after moving buffers:
[12/14 20:32:47    449s]           skew_group Clk_clk/func_mode: insertion delay [min=0.944, max=0.971, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.944, 0.971} (wid=0.039 ws=0.033) (gid=0.942 gs=0.020)
[12/14 20:32:47    449s]         Skew group summary eGRPC after moving buffers:
[12/14 20:32:47    449s]           skew_group Clk_clk/func_mode: insertion delay [min=0.944, max=0.971, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.944, 0.971} (wid=0.039 ws=0.033) (gid=0.942 gs=0.020)
[12/14 20:32:47    449s]         Clock network insertion delays are now [0.944ns, 0.971ns] average 0.959ns std.dev 0.006ns
[12/14 20:32:47    449s]         Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:47    449s]         Recomputing CTS skew targets...
[12/14 20:32:47    449s]         Resolving skew group constraints...
[12/14 20:32:47    449s]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/14 20:32:47    449s]         Resolving skew group constraints done.
[12/14 20:32:47    449s]         Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:47    449s]         Initial Pass of Downsizing Clock Tree Cells...
[12/14 20:32:47    449s]         Artificially removing long paths...
[12/14 20:32:47    449s]           Artificially shortened 81 long paths. The largest offset applied was 0.007ns
[12/14 20:32:47    449s]           
[12/14 20:32:47    449s]           Skew Group Offsets:
[12/14 20:32:47    449s]           
[12/14 20:32:47    449s]           -----------------------------------------------------------------------------------------------
[12/14 20:32:47    449s]           Skew Group           Num.     Num.       Offset        Max        Previous Max.    Current Max.
[12/14 20:32:47    449s]                                Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[12/14 20:32:47    449s]           -----------------------------------------------------------------------------------------------
[12/14 20:32:47    449s]           Clk_clk/func_mode     462       81        17.532%      0.007ns       0.971ns         0.965ns
[12/14 20:32:47    449s]           -----------------------------------------------------------------------------------------------
[12/14 20:32:47    449s]           
[12/14 20:32:47    449s]           Offsets Histogram:
[12/14 20:32:47    449s]           
[12/14 20:32:47    449s]           -------------------------------
[12/14 20:32:47    449s]           From (ns)    To (ns)      Count
[12/14 20:32:47    449s]           -------------------------------
[12/14 20:32:47    449s]             0.000        0.005       62
[12/14 20:32:47    449s]             0.005      and above     19
[12/14 20:32:47    449s]           -------------------------------
[12/14 20:32:47    449s]           
[12/14 20:32:47    449s]           Mean=0.003ns Median=0.002ns Std.Dev=0.002ns
[12/14 20:32:47    449s]           
[12/14 20:32:47    449s]           
[12/14 20:32:47    449s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/14 20:32:47    449s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:47    449s]         Modifying slew-target multiplier from 1 to 0.9
[12/14 20:32:47    449s]         Downsizing prefiltering...
[12/14 20:32:47    449s]         Downsizing prefiltering done.
[12/14 20:32:47    449s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/14 20:32:47    449s]         DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 7, numSkippedDueToCloseToSkewTarget = 0
[12/14 20:32:47    449s]         CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[12/14 20:32:47    449s]         Reverting slew-target multiplier from 0.9 to 1
[12/14 20:32:47    449s]         Reverting Artificially removing long paths...
[12/14 20:32:47    449s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/14 20:32:47    449s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:47    449s]         Clock DAG stats eGRPC after downsizing:
[12/14 20:32:47    449s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:47    449s]           cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:47    449s]           cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:47    449s]           sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:47    449s]           wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.850pF, total=1.050pF
[12/14 20:32:47    449s]           wire lengths     : top=0.000um, trunk=1408.194um, leaf=6098.107um, total=7506.301um
[12/14 20:32:47    449s]         Clock DAG net violations eGRPC after downsizing: none
[12/14 20:32:47    449s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[12/14 20:32:47    449s]           Trunk : target=0.200ns count=2 avg=0.139ns sd=0.036ns min=0.114ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:47    449s]           Leaf  : target=0.200ns count=6 avg=0.183ns sd=0.011ns min=0.167ns max=0.195ns {6 <= 0.200ns}
[12/14 20:32:47    449s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[12/14 20:32:47    449s]            Bufs: NBUFFX32: 7 
[12/14 20:32:47    449s]         Primary reporting skew group eGRPC after downsizing:
[12/14 20:32:47    449s]           skew_group Clk_clk/func_mode: insertion delay [min=0.944, max=0.971, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.944, 0.971} (wid=0.039 ws=0.033) (gid=0.942 gs=0.020)
[12/14 20:32:47    449s]         Skew group summary eGRPC after downsizing:
[12/14 20:32:47    449s]           skew_group Clk_clk/func_mode: insertion delay [min=0.944, max=0.971, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.944, 0.971} (wid=0.039 ws=0.033) (gid=0.942 gs=0.020)
[12/14 20:32:47    449s]         Clock network insertion delays are now [0.944ns, 0.971ns] average 0.959ns std.dev 0.006ns
[12/14 20:32:47    449s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:47    449s]         Fixing DRVs...
[12/14 20:32:47    449s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/14 20:32:47    449s]         CCOpt-eGRPC: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/14 20:32:47    449s]         
[12/14 20:32:47    449s]         PRO Statistics: Fix DRVs (cell sizing):
[12/14 20:32:47    449s]         =======================================
[12/14 20:32:47    449s]         
[12/14 20:32:47    449s]         Cell changes by Net Type:
[12/14 20:32:47    449s]         
[12/14 20:32:47    449s]         ---------------------------------------------------------------------------------------------------------
[12/14 20:32:47    449s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/14 20:32:47    449s]         ---------------------------------------------------------------------------------------------------------
[12/14 20:32:47    449s]         top                0            0           0            0                    0                  0
[12/14 20:32:47    449s]         trunk              0            0           0            0                    0                  0
[12/14 20:32:47    449s]         leaf               0            0           0            0                    0                  0
[12/14 20:32:47    449s]         ---------------------------------------------------------------------------------------------------------
[12/14 20:32:47    449s]         Total       -            -           -            -                           0 (100%)           0 (100%)
[12/14 20:32:47    449s]         ---------------------------------------------------------------------------------------------------------
[12/14 20:32:47    449s]         
[12/14 20:32:47    449s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/14 20:32:47    449s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/14 20:32:47    449s]         
[12/14 20:32:47    449s]         Clock DAG stats eGRPC after DRV fixing:
[12/14 20:32:47    449s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:47    449s]           cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:47    449s]           cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:47    449s]           sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:47    449s]           wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.850pF, total=1.050pF
[12/14 20:32:47    449s]           wire lengths     : top=0.000um, trunk=1408.194um, leaf=6098.107um, total=7506.301um
[12/14 20:32:47    449s]         Clock DAG net violations eGRPC after DRV fixing: none
[12/14 20:32:47    449s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[12/14 20:32:47    449s]           Trunk : target=0.200ns count=2 avg=0.139ns sd=0.036ns min=0.114ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:47    449s]           Leaf  : target=0.200ns count=6 avg=0.183ns sd=0.011ns min=0.167ns max=0.195ns {6 <= 0.200ns}
[12/14 20:32:47    449s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[12/14 20:32:47    449s]            Bufs: NBUFFX32: 7 
[12/14 20:32:47    449s]         Primary reporting skew group eGRPC after DRV fixing:
[12/14 20:32:47    449s]           skew_group Clk_clk/func_mode: insertion delay [min=0.944, max=0.971, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.944, 0.971} (wid=0.039 ws=0.033) (gid=0.942 gs=0.020)
[12/14 20:32:47    449s]         Skew group summary eGRPC after DRV fixing:
[12/14 20:32:47    449s]           skew_group Clk_clk/func_mode: insertion delay [min=0.944, max=0.971, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.944, 0.971} (wid=0.039 ws=0.033) (gid=0.942 gs=0.020)
[12/14 20:32:47    449s]         Clock network insertion delays are now [0.944ns, 0.971ns] average 0.959ns std.dev 0.006ns
[12/14 20:32:47    449s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:47    449s] 
[12/14 20:32:47    449s] Slew Diagnostics: After DRV fixing
[12/14 20:32:47    449s] ==================================
[12/14 20:32:47    449s] 
[12/14 20:32:47    449s] Global Causes:
[12/14 20:32:47    449s] 
[12/14 20:32:47    449s] -------------------------------------
[12/14 20:32:47    449s] Cause
[12/14 20:32:47    449s] -------------------------------------
[12/14 20:32:47    449s] DRV fixing with buffering is disabled
[12/14 20:32:47    449s] -------------------------------------
[12/14 20:32:47    449s] 
[12/14 20:32:47    449s] Top 5 overslews:
[12/14 20:32:47    449s] 
[12/14 20:32:47    449s] ---------------------------------
[12/14 20:32:47    449s] Overslew    Causes    Driving Pin
[12/14 20:32:47    449s] ---------------------------------
[12/14 20:32:47    449s]   (empty table)
[12/14 20:32:47    449s] ---------------------------------
[12/14 20:32:47    449s] 
[12/14 20:32:47    449s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/14 20:32:47    449s] 
[12/14 20:32:47    449s] -------------------
[12/14 20:32:47    449s] Cause    Occurences
[12/14 20:32:47    449s] -------------------
[12/14 20:32:47    449s]   (empty table)
[12/14 20:32:47    449s] -------------------
[12/14 20:32:47    449s] 
[12/14 20:32:47    449s] Violation diagnostics counts from the 0 nodes that have violations:
[12/14 20:32:47    449s] 
[12/14 20:32:47    449s] -------------------
[12/14 20:32:47    449s] Cause    Occurences
[12/14 20:32:47    449s] -------------------
[12/14 20:32:47    449s]   (empty table)
[12/14 20:32:47    449s] -------------------
[12/14 20:32:47    449s] 
[12/14 20:32:47    449s]         Reconnecting optimized routes...
[12/14 20:32:47    449s]         Reset timing graph...
[12/14 20:32:47    449s] Ignoring AAE DB Resetting ...
[12/14 20:32:47    449s]         Reset timing graph done.
[12/14 20:32:47    449s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:47    449s]         Violation analysis...
[12/14 20:32:47    449s]         Analysising clock tree DRVs: End AAE Lib Interpolated Model. (MEM=1793.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:32:47    449s] Analysising clock tree DRVs: Done
[12/14 20:32:47    449s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:47    449s] Clock instances to consider for cloning: 0
[12/14 20:32:47    449s]         Reset timing graph...
[12/14 20:32:47    449s] Ignoring AAE DB Resetting ...
[12/14 20:32:47    449s]         Reset timing graph done.
[12/14 20:32:47    449s]         Set dirty flag on 0 insts, 0 nets
[12/14 20:32:47    449s]       eGRPC done.
[12/14 20:32:47    449s]     Calling post conditioning for eGRPC done.
[12/14 20:32:47    449s]   Eagl Post Conditioning loop iteration 0 done.
[12/14 20:32:47    449s]   Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
[12/14 20:32:47    449s]   Leaving CCOpt scope - ClockRefiner...
[12/14 20:32:47    449s]   Performing Single Pass Refine Place.
[12/14 20:32:47    449s] OPERPROF: Starting DPlace-Init at level 1, MEM:1793.6M
[12/14 20:32:47    450s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1793.6M
[12/14 20:32:47    450s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1793.6M
[12/14 20:32:47    450s] OPERPROF:       Starting CMU at level 4, MEM:1793.6M
[12/14 20:32:47    450s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:1793.6M
[12/14 20:32:47    450s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.016, MEM:1793.6M
[12/14 20:32:47    450s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.016, MEM:1793.6M
[12/14 20:32:47    450s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1793.6MB).
[12/14 20:32:47    450s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.037, MEM:1793.6M
[12/14 20:32:47    450s] OPERPROF: Starting RefinePlace at level 1, MEM:1793.6M
[12/14 20:32:47    450s] *** Starting refinePlace (0:07:30 mem=1793.6M) ***
[12/14 20:32:47    450s] Total net bbox length = 5.532e+05 (2.715e+05 2.817e+05) (ext = 8.524e+03)
[12/14 20:32:47    450s] Info: 7 insts are soft-fixed.
[12/14 20:32:47    450s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:32:47    450s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[12/14 20:32:47    450s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:32:47    450s] Starting refinePlace ...
[12/14 20:32:47    450s] powerDomain PD_CORE: bins with density >  0.75 = 8.16 % ( 47 / 576 )
[12/14 20:32:47    450s] Density distribution unevenness ratio = 16.165%
[12/14 20:32:47    450s]   Spread Effort: high, standalone mode, useDDP on.
[12/14 20:32:47    450s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1793.6MB) @(0:07:30 - 0:07:30).
[12/14 20:32:47    450s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:32:47    450s] wireLenOptFixPriorityInst 462 inst fixed
[12/14 20:32:48    450s] Move report: legalization moves 9 insts, mean move: 4.62 um, max move: 7.68 um
[12/14 20:32:48    450s] 	Max move on inst (U10240): (536.00, 558.40) --> (540.80, 561.28)
[12/14 20:32:48    450s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1793.6MB) @(0:07:30 - 0:07:30).
[12/14 20:32:48    450s] Move report: Detail placement moves 9 insts, mean move: 4.62 um, max move: 7.68 um
[12/14 20:32:48    450s] 	Max move on inst (U10240): (536.00, 558.40) --> (540.80, 561.28)
[12/14 20:32:48    450s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1793.6MB
[12/14 20:32:48    450s] Statistics of distance of Instance movement in refine placement:
[12/14 20:32:48    450s]   maximum (X+Y) =         7.68 um
[12/14 20:32:48    450s]   inst (U10240) with max move: (536, 558.4) -> (540.8, 561.28)
[12/14 20:32:48    450s]   mean    (X+Y) =         4.62 um
[12/14 20:32:48    450s] Summary Report:
[12/14 20:32:48    450s] Instances move: 9 (out of 18555 movable)
[12/14 20:32:48    450s] Instances flipped: 0
[12/14 20:32:48    450s] Mean displacement: 4.62 um
[12/14 20:32:48    450s] Max displacement: 7.68 um (Instance: U10240) (536, 558.4) -> (540.8, 561.28)
[12/14 20:32:48    450s] 	Length: 12 sites, height: 1 rows, site name: unit, cell type: MUX21X1
[12/14 20:32:48    450s] Total instances moved : 9
[12/14 20:32:48    450s] Total net bbox length = 5.532e+05 (2.715e+05 2.817e+05) (ext = 8.524e+03)
[12/14 20:32:48    450s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1793.6MB
[12/14 20:32:48    450s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1793.6MB) @(0:07:30 - 0:07:30).
[12/14 20:32:48    450s] *** Finished refinePlace (0:07:30 mem=1793.6M) ***
[12/14 20:32:48    450s] OPERPROF: Finished RefinePlace at level 1, CPU:0.350, REAL:0.347, MEM:1793.6M
[12/14 20:32:48    450s]   Moved 0 and flipped 0 of 469 clock instance(s) during refinement.
[12/14 20:32:48    450s]   The largest move was 0 microns for .
[12/14 20:32:48    450s] Moved 0 and flipped 0 of 7 clock instances (excluding sinks) during refinement
[12/14 20:32:48    450s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[12/14 20:32:48    450s] Moved 0 and flipped 0 of 462 clock sinks during refinement.
[12/14 20:32:48    450s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[12/14 20:32:48    450s] OPERPROF: Starting DPlace-Init at level 1, MEM:1793.6M
[12/14 20:32:48    450s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1793.6M
[12/14 20:32:48    450s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1793.6M
[12/14 20:32:48    450s] OPERPROF:       Starting CMU at level 4, MEM:1793.6M
[12/14 20:32:48    450s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1793.6M
[12/14 20:32:48    450s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.022, MEM:1793.6M
[12/14 20:32:48    450s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.023, MEM:1793.6M
[12/14 20:32:48    450s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1793.6MB).
[12/14 20:32:48    450s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:1793.6M
[12/14 20:32:48    450s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.5)
[12/14 20:32:48    450s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.8 real=0:00:01.4)
[12/14 20:32:48    450s]   CCOpt::Phase::Routing...
[12/14 20:32:48    450s]   Update timing and DAG stats before routing clock trees...
[12/14 20:32:48    450s] End AAE Lib Interpolated Model. (MEM=1793.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:32:48    450s]   Clock DAG stats before routing clock trees:
[12/14 20:32:48    450s]     cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:48    450s]     cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:48    450s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:48    450s]     sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:48    450s]     wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.850pF, total=1.050pF
[12/14 20:32:48    450s]     wire lengths     : top=0.000um, trunk=1408.194um, leaf=6098.107um, total=7506.301um
[12/14 20:32:48    450s]   Clock DAG net violations before routing clock trees: none
[12/14 20:32:48    450s]   Clock DAG primary half-corner transition distribution before routing clock trees:
[12/14 20:32:48    450s]     Trunk : target=0.200ns count=2 avg=0.139ns sd=0.036ns min=0.114ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:48    450s]     Leaf  : target=0.200ns count=6 avg=0.183ns sd=0.011ns min=0.167ns max=0.195ns {6 <= 0.200ns}
[12/14 20:32:48    450s]   Clock DAG library cell distribution before routing clock trees {count}:
[12/14 20:32:48    450s]      Bufs: NBUFFX32: 7 
[12/14 20:32:48    450s]   Primary reporting skew group before routing clock trees:
[12/14 20:32:48    450s]     skew_group Clk_clk/func_mode: insertion delay [min=0.944, max=0.971, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.944, 0.971} (wid=0.039 ws=0.033) (gid=0.942 gs=0.020)
[12/14 20:32:48    450s]   Skew group summary before routing clock trees:
[12/14 20:32:48    450s]     skew_group Clk_clk/func_mode: insertion delay [min=0.944, max=0.971, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.944, 0.971} (wid=0.039 ws=0.033) (gid=0.942 gs=0.020)
[12/14 20:32:48    450s]   Clock network insertion delays are now [0.944ns, 0.971ns] average 0.959ns std.dev 0.006ns
[12/14 20:32:48    450s]   Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:48    450s]   Clock implementation routing...
[12/14 20:32:48    450s]     Leaving CCOpt scope - Routing Tools...
[12/14 20:32:48    450s] Net route status summary:
[12/14 20:32:48    450s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=8, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[12/14 20:32:48    450s]   Non-clock: 22993 (unrouted=2144, trialRouted=20849, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2144, (crossesIlmBounday AND tooFewTerms=0)])
[12/14 20:32:48    450s]     Routing using eGR in eGR->NR Step...
[12/14 20:32:48    450s]       Early Global Route - eGR->NR step...
[12/14 20:32:48    450s] (ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
[12/14 20:32:48    450s] (ccopt eGR): Start to route 2 trunk nets
[12/14 20:32:48    450s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/14 20:32:48    450s] [PSP]     Started earlyGlobalRoute kernel
[12/14 20:32:48    450s] [PSP]     Initial Peak syMemory usage = 1793.6 MB
[12/14 20:32:48    450s] (I)       Reading DB...
[12/14 20:32:48    450s] (I)       before initializing RouteDB syMemory usage = 1793.6 MB
[12/14 20:32:48    450s] (I)       congestionReportName   : 
[12/14 20:32:48    450s] (I)       layerRangeFor2DCongestion : 
[12/14 20:32:48    450s] (I)       buildTerm2TermWires    : 1
[12/14 20:32:48    450s] (I)       doTrackAssignment      : 1
[12/14 20:32:48    450s] (I)       dumpBookshelfFiles     : 0
[12/14 20:32:48    450s] (I)       numThreads             : 4
[12/14 20:32:48    450s] (I)       bufferingAwareRouting  : false
[12/14 20:32:48    450s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:32:48    450s] (I)       honorPin               : false
[12/14 20:32:48    450s] (I)       honorPinGuide          : true
[12/14 20:32:48    450s] (I)       honorPartition         : false
[12/14 20:32:48    450s] (I)       allowPartitionCrossover: false
[12/14 20:32:48    450s] (I)       honorSingleEntry       : true
[12/14 20:32:48    450s] (I)       honorSingleEntryStrong : true
[12/14 20:32:48    450s] (I)       handleViaSpacingRule   : false
[12/14 20:32:48    450s] (I)       handleEolSpacingRule   : true
[12/14 20:32:48    450s] (I)       PDConstraint           : none
[12/14 20:32:48    450s] (I)       expBetterNDRHandling   : true
[12/14 20:32:48    450s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:32:48    450s] (I)       routingEffortLevel     : 10000
[12/14 20:32:48    450s] (I)       effortLevel            : standard
[12/14 20:32:48    450s] [NR-eGR] minRouteLayer          : 2
[12/14 20:32:48    450s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:32:48    450s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:32:48    450s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:32:48    450s] (I)       numRowsPerGCell        : 1
[12/14 20:32:48    450s] (I)       speedUpLargeDesign     : 0
[12/14 20:32:48    450s] (I)       multiThreadingTA       : 1
[12/14 20:32:48    450s] (I)       blkAwareLayerSwitching : 1
[12/14 20:32:48    450s] (I)       optimizationMode       : false
[12/14 20:32:48    450s] (I)       routeSecondPG          : false
[12/14 20:32:48    450s] (I)       scenicRatioForLayerRelax: 1.25
[12/14 20:32:48    450s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:32:48    450s] (I)       punchThroughDistance   : 500.00
[12/14 20:32:48    450s] (I)       scenicBound            : 3.00
[12/14 20:32:48    450s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:32:48    450s] (I)       source-to-sink ratio   : 0.30
[12/14 20:32:48    450s] (I)       targetCongestionRatioH : 1.00
[12/14 20:32:48    450s] (I)       targetCongestionRatioV : 1.00
[12/14 20:32:48    450s] (I)       layerCongestionRatio   : 1.00
[12/14 20:32:48    450s] (I)       m1CongestionRatio      : 0.10
[12/14 20:32:48    450s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:32:48    450s] (I)       localRouteEffort       : 1.00
[12/14 20:32:48    450s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:32:48    450s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:32:48    450s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:32:48    450s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:32:48    450s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:32:48    450s] (I)       routeVias              : 
[12/14 20:32:48    450s] (I)       readTROption           : true
[12/14 20:32:48    450s] (I)       extraSpacingFactor     : 1.00
[12/14 20:32:48    450s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:32:48    450s] (I)       routeSelectedNetsOnly  : true
[12/14 20:32:48    450s] (I)       clkNetUseMaxDemand     : false
[12/14 20:32:48    450s] (I)       extraDemandForClocks   : 0
[12/14 20:32:48    450s] (I)       steinerRemoveLayers    : false
[12/14 20:32:48    450s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:32:48    450s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:32:48    450s] (I)       similarTopologyRoutingFast : false
[12/14 20:32:48    450s] (I)       spanningTreeRefinement : true
[12/14 20:32:48    450s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:32:48    450s] (I)       starting read tracks
[12/14 20:32:48    450s] (I)       build grid graph
[12/14 20:32:48    450s] (I)       build grid graph start
[12/14 20:32:48    450s] [NR-eGR] Layer1 has no routable track
[12/14 20:32:48    450s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:32:48    450s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:32:48    450s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:32:48    450s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:32:48    450s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:32:48    450s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:32:48    450s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:32:48    450s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:32:48    450s] (I)       build grid graph end
[12/14 20:32:48    450s] (I)       numViaLayers=9
[12/14 20:32:48    450s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:32:48    450s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:32:48    450s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:32:48    450s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:32:48    450s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:32:48    450s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:32:48    450s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:32:48    450s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:32:48    450s] (I)       end build via table
[12/14 20:32:48    450s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:32:48    450s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/14 20:32:48    450s] (I)       readDataFromPlaceDB
[12/14 20:32:48    450s] (I)       Read net information..
[12/14 20:32:48    450s] [NR-eGR] Read numTotalNets=20857  numIgnoredNets=20855
[12/14 20:32:48    450s] (I)       Read testcase time = 0.000 seconds
[12/14 20:32:48    450s] 
[12/14 20:32:48    450s] (I)       read default dcut vias
[12/14 20:32:48    450s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:32:48    450s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:32:48    450s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:32:48    450s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:32:48    450s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:32:48    450s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:32:48    450s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:32:48    450s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:32:48    450s] (I)       build grid graph start
[12/14 20:32:48    450s] (I)       build grid graph end
[12/14 20:32:48    450s] (I)       Model blockage into capacity
[12/14 20:32:48    450s] (I)       Read numBlocks=111595  numPreroutedWires=0  numCapScreens=0
[12/14 20:32:48    450s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:32:48    450s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:32:48    450s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:32:48    450s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:32:48    450s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:32:48    450s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:32:48    450s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:32:48    450s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:32:48    450s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:32:48    450s] (I)       Modeling time = 0.030 seconds
[12/14 20:32:48    450s] 
[12/14 20:32:48    450s] (I)       Moved 1 terms for better access 
[12/14 20:32:48    450s] (I)       Number of ignored nets = 0
[12/14 20:32:48    450s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/14 20:32:48    450s] (I)       Number of clock nets = 8.  Ignored: No
[12/14 20:32:48    450s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:32:48    450s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:32:48    450s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:32:48    450s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:32:48    450s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:32:48    450s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:32:48    450s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:32:48    450s] [NR-eGR] There are 2 clock nets ( 2 with NDR ).
[12/14 20:32:48    450s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1793.6 MB
[12/14 20:32:48    450s] (I)       Ndr track 0 does not exist
[12/14 20:32:48    450s] (I)       Ndr track 0 does not exist
[12/14 20:32:48    450s] (I)       Layer1  viaCost=200.00
[12/14 20:32:48    450s] (I)       Layer2  viaCost=200.00
[12/14 20:32:48    450s] (I)       Layer3  viaCost=200.00
[12/14 20:32:48    450s] (I)       Layer4  viaCost=200.00
[12/14 20:32:48    450s] (I)       Layer5  viaCost=200.00
[12/14 20:32:48    450s] (I)       Layer6  viaCost=200.00
[12/14 20:32:48    450s] (I)       Layer7  viaCost=200.00
[12/14 20:32:48    450s] (I)       Layer8  viaCost=300.00
[12/14 20:32:48    450s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:32:48    450s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:32:48    450s] (I)       core area           :  (14080, 14080) - (685760, 685760)
[12/14 20:32:48    450s] (I)       Site Width          :   320  (dbu)
[12/14 20:32:48    450s] (I)       Row Height          :  2880  (dbu)
[12/14 20:32:48    450s] (I)       GCell Width         :  2880  (dbu)
[12/14 20:32:48    450s] (I)       GCell Height        :  2880  (dbu)
[12/14 20:32:48    450s] (I)       grid                :   243   243     9
[12/14 20:32:48    450s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/14 20:32:48    450s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/14 20:32:48    450s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:32:48    450s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:32:48    450s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:32:48    450s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:32:48    450s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/14 20:32:48    450s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:32:48    450s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:32:48    450s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:32:48    450s] (I)       --------------------------------------------------------
[12/14 20:32:48    450s] 
[12/14 20:32:48    450s] [NR-eGR] ============ Routing rule table ============
[12/14 20:32:48    450s] [NR-eGR] Rule id 0. Nets 2 
[12/14 20:32:48    450s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[12/14 20:32:48    450s] [NR-eGR] Pitch:  L1=560  L2=640  L3=640  L4=640  L5=640  L6=640  L7=640  L8=640  L9=1800
[12/14 20:32:48    450s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[12/14 20:32:48    450s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:48    450s] [NR-eGR] Rule id 1. Nets 0 
[12/14 20:32:48    450s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:32:48    450s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:32:48    450s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:48    450s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:48    450s] [NR-eGR] ========================================
[12/14 20:32:48    450s] [NR-eGR] 
[12/14 20:32:48    450s] (I)       After initializing earlyGlobalRoute syMemory usage = 1793.6 MB
[12/14 20:32:48    450s] (I)       Loading and dumping file time : 0.12 seconds
[12/14 20:32:48    450s] (I)       ============= Initialization =============
[12/14 20:32:48    450s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[12/14 20:32:48    450s] (I)       totalPins=9  totalGlobalPin=9 (100.00%)
[12/14 20:32:48    450s] (I)       total 2D Cap : 874888 = (470313 H, 404575 V)
[12/14 20:32:48    450s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
[12/14 20:32:48    450s] (I)       ============  Phase 1a Route ============
[12/14 20:32:48    450s] (I)       Phase 1a runs 0.00 seconds
[12/14 20:32:48    450s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[12/14 20:32:48    450s] (I)       Usage: 490 = (250 H, 240 V) = (0.05% H, 0.06% V) = (7.200e+02um H, 6.912e+02um V)
[12/14 20:32:48    450s] (I)       
[12/14 20:32:48    450s] (I)       ============  Phase 1b Route ============
[12/14 20:32:48    450s] (I)       Phase 1b runs 0.00 seconds
[12/14 20:32:48    450s] (I)       Usage: 490 = (250 H, 240 V) = (0.05% H, 0.06% V) = (7.200e+02um H, 6.912e+02um V)
[12/14 20:32:48    450s] (I)       
[12/14 20:32:48    450s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.411200e+03um
[12/14 20:32:48    450s] (I)       ============  Phase 1c Route ============
[12/14 20:32:48    450s] (I)       Usage: 490 = (250 H, 240 V) = (0.05% H, 0.06% V) = (7.200e+02um H, 6.912e+02um V)
[12/14 20:32:48    450s] (I)       
[12/14 20:32:48    450s] (I)       ============  Phase 1d Route ============
[12/14 20:32:48    450s] (I)       Usage: 490 = (250 H, 240 V) = (0.05% H, 0.06% V) = (7.200e+02um H, 6.912e+02um V)
[12/14 20:32:48    450s] (I)       
[12/14 20:32:48    450s] (I)       ============  Phase 1e Route ============
[12/14 20:32:48    450s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:32:48    450s] (I)       Usage: 490 = (250 H, 240 V) = (0.05% H, 0.06% V) = (7.200e+02um H, 6.912e+02um V)
[12/14 20:32:48    450s] (I)       
[12/14 20:32:48    450s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.411200e+03um
[12/14 20:32:48    450s] [NR-eGR] 
[12/14 20:32:48    450s] (I)       ============  Phase 1f Route ============
[12/14 20:32:48    450s] (I)       Usage: 490 = (250 H, 240 V) = (0.05% H, 0.06% V) = (7.200e+02um H, 6.912e+02um V)
[12/14 20:32:48    450s] (I)       
[12/14 20:32:48    450s] (I)       ============  Phase 1g Route ============
[12/14 20:32:48    450s] (I)       Usage: 490 = (250 H, 240 V) = (0.05% H, 0.06% V) = (7.200e+02um H, 6.912e+02um V)
[12/14 20:32:48    450s] (I)       
[12/14 20:32:48    450s] (I)       numNets=2  numFullyRipUpNets=0  numPartialRipUpNets=0 
[12/14 20:32:48    450s] (I)       Phase 1l runs 0.00 seconds
[12/14 20:32:48    450s] (I)       
[12/14 20:32:48    450s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/14 20:32:48    450s] [NR-eGR]                OverCon            
[12/14 20:32:48    450s] [NR-eGR]                 #Gcell     %Gcell
[12/14 20:32:48    450s] [NR-eGR] Layer              (0)    OverCon 
[12/14 20:32:48    450s] [NR-eGR] ------------------------------------
[12/14 20:32:48    450s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    450s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    450s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    450s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    450s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    450s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    450s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    450s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    450s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    450s] [NR-eGR] ------------------------------------
[12/14 20:32:48    450s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    450s] [NR-eGR] 
[12/14 20:32:48    450s] (I)       Total Global Routing Runtime: 0.02 seconds
[12/14 20:32:48    450s] (I)       total 2D Cap : 3589814 = (1835800 H, 1754014 V)
[12/14 20:32:48    450s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/14 20:32:48    450s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/14 20:32:48    450s] (I)       ============= track Assignment ============
[12/14 20:32:48    450s] (I)       extract Global 3D Wires
[12/14 20:32:48    450s] (I)       Extract Global WL : time=0.00
[12/14 20:32:48    450s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/14 20:32:48    450s] (I)       Initialization real time=0.01 seconds
[12/14 20:32:48    450s] (I)       Run single-thread track assignment
[12/14 20:32:48    450s] (I)       merging nets...
[12/14 20:32:48    450s] (I)       merging nets done
[12/14 20:32:48    450s] (I)       Kernel real time=0.00 seconds
[12/14 20:32:48    450s] (I)       End Greedy Track Assignment
[12/14 20:32:48    450s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:48    450s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 73087
[12/14 20:32:48    450s] [NR-eGR] Layer2(M2)(V) length: 1.339253e+05um, number of vias: 93895
[12/14 20:32:48    450s] [NR-eGR] Layer3(M3)(H) length: 2.722424e+05um, number of vias: 28718
[12/14 20:32:48    450s] [NR-eGR] Layer4(M4)(V) length: 1.412114e+05um, number of vias: 5735
[12/14 20:32:48    450s] [NR-eGR] Layer5(M5)(H) length: 4.903624e+04um, number of vias: 4416
[12/14 20:32:48    450s] [NR-eGR] Layer6(M6)(V) length: 5.825001e+04um, number of vias: 373
[12/14 20:32:48    450s] [NR-eGR] Layer7(M7)(H) length: 2.987505e+03um, number of vias: 314
[12/14 20:32:48    450s] [NR-eGR] Layer8(M8)(V) length: 7.673634e+03um, number of vias: 2
[12/14 20:32:48    450s] [NR-eGR] Layer9(M9)(H) length: 5.520000e+01um, number of vias: 0
[12/14 20:32:48    450s] [NR-eGR] Total length: 6.653817e+05um, number of vias: 206540
[12/14 20:32:48    450s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:48    450s] [NR-eGR] Total clock nets wire length: 1.408194e+03um 
[12/14 20:32:48    450s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:48    450s] [NR-eGR] Report for selected net(s) only.
[12/14 20:32:48    450s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 8
[12/14 20:32:48    450s] [NR-eGR] Layer2(M2)(V) length: 7.394000e+00um, number of vias: 8
[12/14 20:32:48    450s] [NR-eGR] Layer3(M3)(H) length: 7.153600e+02um, number of vias: 9
[12/14 20:32:48    450s] [NR-eGR] Layer4(M4)(V) length: 6.854400e+02um, number of vias: 0
[12/14 20:32:48    450s] [NR-eGR] Layer5(M5)(H) length: 0.000000e+00um, number of vias: 0
[12/14 20:32:48    450s] [NR-eGR] Layer6(M6)(V) length: 0.000000e+00um, number of vias: 0
[12/14 20:32:48    450s] [NR-eGR] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[12/14 20:32:48    450s] [NR-eGR] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[12/14 20:32:48    450s] [NR-eGR] Layer9(M9)(H) length: 0.000000e+00um, number of vias: 0
[12/14 20:32:48    450s] [NR-eGR] Total length: 1.408194e+03um, number of vias: 25
[12/14 20:32:48    450s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:48    450s] [NR-eGR] Total routed clock nets wire length: 1.408194e+03um, number of vias: 25
[12/14 20:32:48    450s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:48    450s] [NR-eGR] End Peak syMemory usage = 1793.6 MB
[12/14 20:32:48    450s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.25 seconds
[12/14 20:32:48    450s] (ccopt eGR): Start to route 6 leaf nets
[12/14 20:32:48    450s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/14 20:32:48    450s] [NR-eGR] Started earlyGlobalRoute kernel
[12/14 20:32:48    450s] [NR-eGR] Initial Peak syMemory usage = 1793.6 MB
[12/14 20:32:48    450s] (I)       Reading DB...
[12/14 20:32:48    450s] (I)       before initializing RouteDB syMemory usage = 1793.6 MB
[12/14 20:32:48    450s] (I)       congestionReportName   : 
[12/14 20:32:48    450s] (I)       layerRangeFor2DCongestion : 
[12/14 20:32:48    450s] (I)       buildTerm2TermWires    : 1
[12/14 20:32:48    450s] (I)       doTrackAssignment      : 1
[12/14 20:32:48    450s] (I)       dumpBookshelfFiles     : 0
[12/14 20:32:48    450s] (I)       numThreads             : 4
[12/14 20:32:48    450s] (I)       bufferingAwareRouting  : false
[12/14 20:32:48    450s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:32:48    450s] (I)       honorPin               : false
[12/14 20:32:48    450s] (I)       honorPinGuide          : true
[12/14 20:32:48    450s] (I)       honorPartition         : false
[12/14 20:32:48    450s] (I)       allowPartitionCrossover: false
[12/14 20:32:48    450s] (I)       honorSingleEntry       : true
[12/14 20:32:48    450s] (I)       honorSingleEntryStrong : true
[12/14 20:32:48    450s] (I)       handleViaSpacingRule   : false
[12/14 20:32:48    450s] (I)       handleEolSpacingRule   : true
[12/14 20:32:48    450s] (I)       PDConstraint           : none
[12/14 20:32:48    450s] (I)       expBetterNDRHandling   : true
[12/14 20:32:48    450s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:32:48    450s] (I)       routingEffortLevel     : 10000
[12/14 20:32:48    450s] (I)       effortLevel            : standard
[12/14 20:32:48    450s] [NR-eGR] minRouteLayer          : 2
[12/14 20:32:48    450s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:32:48    450s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:32:48    450s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:32:48    450s] (I)       numRowsPerGCell        : 1
[12/14 20:32:48    450s] (I)       speedUpLargeDesign     : 0
[12/14 20:32:48    450s] (I)       multiThreadingTA       : 1
[12/14 20:32:48    450s] (I)       blkAwareLayerSwitching : 1
[12/14 20:32:48    450s] (I)       optimizationMode       : false
[12/14 20:32:48    450s] (I)       routeSecondPG          : false
[12/14 20:32:48    450s] (I)       scenicRatioForLayerRelax: 1.25
[12/14 20:32:48    450s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:32:48    450s] (I)       punchThroughDistance   : 500.00
[12/14 20:32:48    450s] (I)       scenicBound            : 3.00
[12/14 20:32:48    450s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:32:48    450s] (I)       source-to-sink ratio   : 0.30
[12/14 20:32:48    450s] (I)       targetCongestionRatioH : 1.00
[12/14 20:32:48    450s] (I)       targetCongestionRatioV : 1.00
[12/14 20:32:48    450s] (I)       layerCongestionRatio   : 1.00
[12/14 20:32:48    450s] (I)       m1CongestionRatio      : 0.10
[12/14 20:32:48    450s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:32:48    450s] (I)       localRouteEffort       : 1.00
[12/14 20:32:48    450s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:32:48    450s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:32:48    450s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:32:48    450s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:32:48    450s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:32:48    450s] (I)       routeVias              : 
[12/14 20:32:48    450s] (I)       readTROption           : true
[12/14 20:32:48    450s] (I)       extraSpacingFactor     : 1.00
[12/14 20:32:48    450s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:32:48    450s] (I)       routeSelectedNetsOnly  : true
[12/14 20:32:48    450s] (I)       clkNetUseMaxDemand     : false
[12/14 20:32:48    450s] (I)       extraDemandForClocks   : 0
[12/14 20:32:48    450s] (I)       steinerRemoveLayers    : false
[12/14 20:32:48    450s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:32:48    450s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:32:48    450s] (I)       similarTopologyRoutingFast : false
[12/14 20:32:48    450s] (I)       spanningTreeRefinement : true
[12/14 20:32:48    450s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:32:48    450s] (I)       starting read tracks
[12/14 20:32:48    450s] (I)       build grid graph
[12/14 20:32:48    450s] (I)       build grid graph start
[12/14 20:32:48    450s] [NR-eGR] Layer1 has no routable track
[12/14 20:32:48    450s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:32:48    450s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:32:48    450s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:32:48    450s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:32:48    450s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:32:48    450s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:32:48    450s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:32:48    450s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:32:48    450s] (I)       build grid graph end
[12/14 20:32:48    450s] (I)       numViaLayers=9
[12/14 20:32:48    450s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:32:48    450s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:32:48    450s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:32:48    450s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:32:48    450s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:32:48    450s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:32:48    450s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:32:48    450s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:32:48    450s] (I)       end build via table
[12/14 20:32:48    450s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:32:48    450s] [NR-eGR] numPreroutedNet = 2  numPreroutedWires = 41
[12/14 20:32:48    450s] (I)       readDataFromPlaceDB
[12/14 20:32:48    450s] (I)       Read net information..
[12/14 20:32:48    450s] [NR-eGR] Read numTotalNets=20857  numIgnoredNets=20851
[12/14 20:32:48    450s] (I)       Read testcase time = 0.000 seconds
[12/14 20:32:48    450s] 
[12/14 20:32:48    450s] (I)       read default dcut vias
[12/14 20:32:48    450s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:32:48    450s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:32:48    450s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:32:48    450s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:32:48    450s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:32:48    450s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:32:48    450s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:32:48    450s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:32:48    450s] (I)       build grid graph start
[12/14 20:32:48    450s] (I)       build grid graph end
[12/14 20:32:48    450s] (I)       Model blockage into capacity
[12/14 20:32:48    450s] (I)       Read numBlocks=111595  numPreroutedWires=41  numCapScreens=0
[12/14 20:32:48    451s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:32:48    451s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:32:48    451s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:32:48    451s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:32:48    451s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:32:48    451s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:32:48    451s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:32:48    451s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:32:48    451s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:32:48    451s] (I)       Modeling time = 0.040 seconds
[12/14 20:32:48    451s] 
[12/14 20:32:48    451s] (I)       Moved 6 terms for better access 
[12/14 20:32:48    451s] (I)       Number of ignored nets = 2
[12/14 20:32:48    451s] (I)       Number of fixed nets = 2.  Ignored: Yes
[12/14 20:32:48    451s] (I)       Number of clock nets = 8.  Ignored: No
[12/14 20:32:48    451s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:32:48    451s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:32:48    451s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:32:48    451s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:32:48    451s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:32:48    451s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:32:48    451s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:32:48    451s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[12/14 20:32:48    451s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1793.6 MB
[12/14 20:32:48    451s] (I)       Ndr track 0 does not exist
[12/14 20:32:48    451s] (I)       Ndr track 0 does not exist
[12/14 20:32:48    451s] (I)       Layer1  viaCost=200.00
[12/14 20:32:48    451s] (I)       Layer2  viaCost=200.00
[12/14 20:32:48    451s] (I)       Layer3  viaCost=200.00
[12/14 20:32:48    451s] (I)       Layer4  viaCost=200.00
[12/14 20:32:48    451s] (I)       Layer5  viaCost=200.00
[12/14 20:32:48    451s] (I)       Layer6  viaCost=200.00
[12/14 20:32:48    451s] (I)       Layer7  viaCost=200.00
[12/14 20:32:48    451s] (I)       Layer8  viaCost=300.00
[12/14 20:32:48    451s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:32:48    451s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:32:48    451s] (I)       core area           :  (14080, 14080) - (685760, 685760)
[12/14 20:32:48    451s] (I)       Site Width          :   320  (dbu)
[12/14 20:32:48    451s] (I)       Row Height          :  2880  (dbu)
[12/14 20:32:48    451s] (I)       GCell Width         :  2880  (dbu)
[12/14 20:32:48    451s] (I)       GCell Height        :  2880  (dbu)
[12/14 20:32:48    451s] (I)       grid                :   243   243     9
[12/14 20:32:48    451s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/14 20:32:48    451s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/14 20:32:48    451s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:32:48    451s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:32:48    451s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:32:48    451s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:32:48    451s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/14 20:32:48    451s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:32:48    451s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:32:48    451s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:32:48    451s] (I)       --------------------------------------------------------
[12/14 20:32:48    451s] 
[12/14 20:32:48    451s] [NR-eGR] ============ Routing rule table ============
[12/14 20:32:48    451s] [NR-eGR] Rule id 0. Nets 6 
[12/14 20:32:48    451s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[12/14 20:32:48    451s] [NR-eGR] Pitch:  L1=560  L2=640  L3=640  L4=640  L5=640  L6=640  L7=640  L8=640  L9=1800
[12/14 20:32:48    451s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[12/14 20:32:48    451s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:48    451s] [NR-eGR] Rule id 1. Nets 0 
[12/14 20:32:48    451s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:32:48    451s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:32:48    451s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:48    451s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:48    451s] [NR-eGR] ========================================
[12/14 20:32:48    451s] [NR-eGR] 
[12/14 20:32:48    451s] (I)       After initializing earlyGlobalRoute syMemory usage = 1793.6 MB
[12/14 20:32:48    451s] (I)       Loading and dumping file time : 0.12 seconds
[12/14 20:32:48    451s] (I)       ============= Initialization =============
[12/14 20:32:48    451s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[12/14 20:32:48    451s] (I)       totalPins=468  totalGlobalPin=468 (100.00%)
[12/14 20:32:48    451s] (I)       total 2D Cap : 874888 = (470313 H, 404575 V)
[12/14 20:32:48    451s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[12/14 20:32:48    451s] (I)       ============  Phase 1a Route ============
[12/14 20:32:48    451s] (I)       Phase 1a runs 0.00 seconds
[12/14 20:32:48    451s] (I)       Usage: 2130 = (1091 H, 1039 V) = (0.23% H, 0.26% V) = (3.142e+03um H, 2.992e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1b Route ============
[12/14 20:32:48    451s] (I)       Usage: 2130 = (1091 H, 1039 V) = (0.23% H, 0.26% V) = (3.142e+03um H, 2.992e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.134400e+03um
[12/14 20:32:48    451s] (I)       ============  Phase 1c Route ============
[12/14 20:32:48    451s] (I)       Usage: 2130 = (1091 H, 1039 V) = (0.23% H, 0.26% V) = (3.142e+03um H, 2.992e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1d Route ============
[12/14 20:32:48    451s] (I)       Usage: 2130 = (1091 H, 1039 V) = (0.23% H, 0.26% V) = (3.142e+03um H, 2.992e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1e Route ============
[12/14 20:32:48    451s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:32:48    451s] (I)       Usage: 2130 = (1091 H, 1039 V) = (0.23% H, 0.26% V) = (3.142e+03um H, 2.992e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.134400e+03um
[12/14 20:32:48    451s] [NR-eGR] 
[12/14 20:32:48    451s] (I)       ============  Phase 1f Route ============
[12/14 20:32:48    451s] (I)       Usage: 2130 = (1091 H, 1039 V) = (0.23% H, 0.26% V) = (3.142e+03um H, 2.992e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1g Route ============
[12/14 20:32:48    451s] (I)       Usage: 2091 = (1062 H, 1029 V) = (0.23% H, 0.25% V) = (3.059e+03um H, 2.964e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       numNets=6  numFullyRipUpNets=6  numPartialRipUpNets=6 
[12/14 20:32:48    451s] [NR-eGR] Move 6 nets to layer range [3, 6]
[12/14 20:32:48    451s] (I)       Phase 1l runs 0.00 seconds
[12/14 20:32:48    451s] (I)       total 2D Cap : 1799504 = (969992 H, 829512 V)
[12/14 20:32:48    451s] [NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[12/14 20:32:48    451s] (I)       ============  Phase 1a Route ============
[12/14 20:32:48    451s] (I)       Phase 1a runs 0.00 seconds
[12/14 20:32:48    451s] (I)       Usage: 4221 = (2153 H, 2068 V) = (0.22% H, 0.25% V) = (6.201e+03um H, 5.956e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1b Route ============
[12/14 20:32:48    451s] (I)       Usage: 4221 = (2153 H, 2068 V) = (0.22% H, 0.25% V) = (6.201e+03um H, 5.956e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.022080e+03um
[12/14 20:32:48    451s] (I)       ============  Phase 1c Route ============
[12/14 20:32:48    451s] (I)       Usage: 4221 = (2153 H, 2068 V) = (0.22% H, 0.25% V) = (6.201e+03um H, 5.956e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1d Route ============
[12/14 20:32:48    451s] (I)       Usage: 4221 = (2153 H, 2068 V) = (0.22% H, 0.25% V) = (6.201e+03um H, 5.956e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1e Route ============
[12/14 20:32:48    451s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:32:48    451s] (I)       Usage: 4221 = (2153 H, 2068 V) = (0.22% H, 0.25% V) = (6.201e+03um H, 5.956e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.022080e+03um
[12/14 20:32:48    451s] [NR-eGR] 
[12/14 20:32:48    451s] (I)       ============  Phase 1f Route ============
[12/14 20:32:48    451s] (I)       Usage: 4221 = (2153 H, 2068 V) = (0.22% H, 0.25% V) = (6.201e+03um H, 5.956e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1g Route ============
[12/14 20:32:48    451s] (I)       Usage: 4185 = (2124 H, 2061 V) = (0.22% H, 0.25% V) = (6.117e+03um H, 5.936e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       numNets=6  numFullyRipUpNets=6  numPartialRipUpNets=6 
[12/14 20:32:48    451s] [NR-eGR] Move 6 nets to layer range [3, 8]
[12/14 20:32:48    451s] (I)       Phase 1l runs 0.00 seconds
[12/14 20:32:48    451s] (I)       total 2D Cap : 2469717 = (1277341 H, 1192376 V)
[12/14 20:32:48    451s] [NR-eGR] Layer group 3: route 6 net(s) in layer range [3, 8]
[12/14 20:32:48    451s] (I)       ============  Phase 1a Route ============
[12/14 20:32:48    451s] (I)       Phase 1a runs 0.00 seconds
[12/14 20:32:48    451s] (I)       Usage: 6318 = (3216 H, 3102 V) = (0.25% H, 0.26% V) = (9.262e+03um H, 8.934e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1b Route ============
[12/14 20:32:48    451s] (I)       Usage: 6318 = (3216 H, 3102 V) = (0.25% H, 0.26% V) = (9.262e+03um H, 8.934e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.039360e+03um
[12/14 20:32:48    451s] (I)       ============  Phase 1c Route ============
[12/14 20:32:48    451s] (I)       Usage: 6318 = (3216 H, 3102 V) = (0.25% H, 0.26% V) = (9.262e+03um H, 8.934e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1d Route ============
[12/14 20:32:48    451s] (I)       Usage: 6318 = (3216 H, 3102 V) = (0.25% H, 0.26% V) = (9.262e+03um H, 8.934e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1e Route ============
[12/14 20:32:48    451s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:32:48    451s] (I)       Usage: 6318 = (3216 H, 3102 V) = (0.25% H, 0.26% V) = (9.262e+03um H, 8.934e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.039360e+03um
[12/14 20:32:48    451s] [NR-eGR] 
[12/14 20:32:48    451s] (I)       ============  Phase 1f Route ============
[12/14 20:32:48    451s] (I)       Usage: 6318 = (3216 H, 3102 V) = (0.25% H, 0.26% V) = (9.262e+03um H, 8.934e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1g Route ============
[12/14 20:32:48    451s] (I)       Usage: 6283 = (3187 H, 3096 V) = (0.25% H, 0.26% V) = (9.179e+03um H, 8.916e+03um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       numNets=6  numFullyRipUpNets=6  numPartialRipUpNets=6 
[12/14 20:32:48    451s] [NR-eGR] Move 6 nets to layer range [3, 9]
[12/14 20:32:48    451s] (I)       Phase 1l runs 0.00 seconds
[12/14 20:32:48    451s] (I)       total 2D Cap : 3000680 = (1808304 H, 1192376 V)
[12/14 20:32:48    451s] [NR-eGR] Layer group 4: route 6 net(s) in layer range [3, 9]
[12/14 20:32:48    451s] (I)       ============  Phase 1a Route ============
[12/14 20:32:48    451s] (I)       Phase 1a runs 0.00 seconds
[12/14 20:32:48    451s] (I)       Usage: 8413 = (4278 H, 4135 V) = (0.24% H, 0.35% V) = (1.232e+04um H, 1.191e+04um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1b Route ============
[12/14 20:32:48    451s] (I)       Usage: 8413 = (4278 H, 4135 V) = (0.24% H, 0.35% V) = (1.232e+04um H, 1.191e+04um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.033600e+03um
[12/14 20:32:48    451s] (I)       ============  Phase 1c Route ============
[12/14 20:32:48    451s] (I)       Usage: 8413 = (4278 H, 4135 V) = (0.24% H, 0.35% V) = (1.232e+04um H, 1.191e+04um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1d Route ============
[12/14 20:32:48    451s] (I)       Usage: 8413 = (4278 H, 4135 V) = (0.24% H, 0.35% V) = (1.232e+04um H, 1.191e+04um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1e Route ============
[12/14 20:32:48    451s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:32:48    451s] (I)       Usage: 8413 = (4278 H, 4135 V) = (0.24% H, 0.35% V) = (1.232e+04um H, 1.191e+04um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.033600e+03um
[12/14 20:32:48    451s] [NR-eGR] 
[12/14 20:32:48    451s] (I)       ============  Phase 1f Route ============
[12/14 20:32:48    451s] (I)       Usage: 8413 = (4278 H, 4135 V) = (0.24% H, 0.35% V) = (1.232e+04um H, 1.191e+04um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1g Route ============
[12/14 20:32:48    451s] (I)       Usage: 8379 = (4253 H, 4126 V) = (0.24% H, 0.35% V) = (1.225e+04um H, 1.188e+04um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       numNets=6  numFullyRipUpNets=0  numPartialRipUpNets=6 
[12/14 20:32:48    451s] [NR-eGR] Move 6 nets to layer range [2, 9]
[12/14 20:32:48    451s] (I)       Phase 1l runs 0.00 seconds
[12/14 20:32:48    451s] (I)       total 2D Cap : 3412103 = (1808304 H, 1603799 V)
[12/14 20:32:48    451s] [NR-eGR] Layer group 5: route 6 net(s) in layer range [2, 9]
[12/14 20:32:48    451s] (I)       ============  Phase 1a Route ============
[12/14 20:32:48    451s] (I)       Phase 1a runs 0.00 seconds
[12/14 20:32:48    451s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=29
[12/14 20:32:48    451s] (I)       Usage: 12568 = (6453 H, 6115 V) = (0.36% H, 0.38% V) = (1.858e+04um H, 1.761e+04um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1b Route ============
[12/14 20:32:48    451s] (I)       Phase 1b runs 0.00 seconds
[12/14 20:32:48    451s] (I)       Usage: 12568 = (6453 H, 6115 V) = (0.36% H, 0.38% V) = (1.858e+04um H, 1.761e+04um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.196640e+04um
[12/14 20:32:48    451s] (I)       ============  Phase 1c Route ============
[12/14 20:32:48    451s] (I)       Level2 Grid: 49 x 49
[12/14 20:32:48    451s] (I)       Phase 1c runs 0.00 seconds
[12/14 20:32:48    451s] (I)       Usage: 12568 = (6453 H, 6115 V) = (0.36% H, 0.38% V) = (1.858e+04um H, 1.761e+04um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1d Route ============
[12/14 20:32:48    451s] (I)       Phase 1d runs 0.00 seconds
[12/14 20:32:48    451s] (I)       Usage: 12589 = (6476 H, 6113 V) = (0.36% H, 0.38% V) = (1.865e+04um H, 1.761e+04um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1e Route ============
[12/14 20:32:48    451s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:32:48    451s] (I)       Usage: 12589 = (6476 H, 6113 V) = (0.36% H, 0.38% V) = (1.865e+04um H, 1.761e+04um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.202688e+04um
[12/14 20:32:48    451s] [NR-eGR] 
[12/14 20:32:48    451s] (I)       ============  Phase 1f Route ============
[12/14 20:32:48    451s] (I)       Phase 1f runs 0.00 seconds
[12/14 20:32:48    451s] (I)       Usage: 12589 = (6476 H, 6113 V) = (0.36% H, 0.38% V) = (1.865e+04um H, 1.761e+04um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       ============  Phase 1g Route ============
[12/14 20:32:48    451s] (I)       Usage: 12464 = (6360 H, 6104 V) = (0.35% H, 0.38% V) = (1.832e+04um H, 1.758e+04um V)
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] (I)       Phase 1l runs 0.00 seconds
[12/14 20:32:48    451s] (I)       
[12/14 20:32:48    451s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/14 20:32:48    451s] [NR-eGR]                OverCon            
[12/14 20:32:48    451s] [NR-eGR]                 #Gcell     %Gcell
[12/14 20:32:48    451s] [NR-eGR] Layer              (0)    OverCon 
[12/14 20:32:48    451s] [NR-eGR] ------------------------------------
[12/14 20:32:48    451s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    451s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    451s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    451s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    451s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    451s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    451s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    451s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    451s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    451s] [NR-eGR] ------------------------------------
[12/14 20:32:48    451s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/14 20:32:48    451s] [NR-eGR] 
[12/14 20:32:48    451s] (I)       Total Global Routing Runtime: 0.06 seconds
[12/14 20:32:48    451s] (I)       total 2D Cap : 3589814 = (1835800 H, 1754014 V)
[12/14 20:32:48    451s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/14 20:32:48    451s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/14 20:32:48    451s] (I)       ============= track Assignment ============
[12/14 20:32:48    451s] (I)       extract Global 3D Wires
[12/14 20:32:48    451s] (I)       Extract Global WL : time=0.00
[12/14 20:32:48    451s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/14 20:32:48    451s] (I)       Initialization real time=0.01 seconds
[12/14 20:32:48    451s] (I)       Run single-thread track assignment
[12/14 20:32:48    451s] (I)       merging nets...
[12/14 20:32:48    451s] (I)       merging nets done
[12/14 20:32:48    451s] (I)       Kernel real time=0.00 seconds
[12/14 20:32:48    451s] (I)       End Greedy Track Assignment
[12/14 20:32:48    451s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:48    451s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 73555
[12/14 20:32:48    451s] [NR-eGR] Layer2(M2)(V) length: 1.347976e+05um, number of vias: 94445
[12/14 20:32:48    451s] [NR-eGR] Layer3(M3)(H) length: 2.747863e+05um, number of vias: 29037
[12/14 20:32:48    451s] [NR-eGR] Layer4(M4)(V) length: 1.433596e+05um, number of vias: 5764
[12/14 20:32:48    451s] [NR-eGR] Layer5(M5)(H) length: 4.957000e+04um, number of vias: 4416
[12/14 20:32:48    451s] [NR-eGR] Layer6(M6)(V) length: 5.825001e+04um, number of vias: 373
[12/14 20:32:48    451s] [NR-eGR] Layer7(M7)(H) length: 2.987505e+03um, number of vias: 314
[12/14 20:32:48    451s] [NR-eGR] Layer8(M8)(V) length: 7.673634e+03um, number of vias: 2
[12/14 20:32:48    451s] [NR-eGR] Layer9(M9)(H) length: 5.520000e+01um, number of vias: 0
[12/14 20:32:48    451s] [NR-eGR] Total length: 6.714798e+05um, number of vias: 207906
[12/14 20:32:48    451s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:48    451s] [NR-eGR] Total clock nets wire length: 6.098107e+03um 
[12/14 20:32:48    451s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:48    451s] [NR-eGR] Report for selected net(s) only.
[12/14 20:32:48    451s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 468
[12/14 20:32:48    451s] [NR-eGR] Layer2(M2)(V) length: 8.723000e+02um, number of vias: 550
[12/14 20:32:48    451s] [NR-eGR] Layer3(M3)(H) length: 2.543841e+03um, number of vias: 319
[12/14 20:32:48    451s] [NR-eGR] Layer4(M4)(V) length: 2.148207e+03um, number of vias: 29
[12/14 20:32:48    451s] [NR-eGR] Layer5(M5)(H) length: 5.337590e+02um, number of vias: 0
[12/14 20:32:48    451s] [NR-eGR] Layer6(M6)(V) length: 0.000000e+00um, number of vias: 0
[12/14 20:32:48    451s] [NR-eGR] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[12/14 20:32:48    451s] [NR-eGR] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[12/14 20:32:48    451s] [NR-eGR] Layer9(M9)(H) length: 0.000000e+00um, number of vias: 0
[12/14 20:32:48    451s] [NR-eGR] Total length: 6.098107e+03um, number of vias: 1366
[12/14 20:32:48    451s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:48    451s] [NR-eGR] Total routed clock nets wire length: 6.098107e+03um, number of vias: 1366
[12/14 20:32:48    451s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:48    451s] [NR-eGR] End Peak syMemory usage = 1793.6 MB
[12/14 20:32:48    451s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.29 seconds
[12/14 20:32:48    451s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/.rgfKatbZE
[12/14 20:32:48    451s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.6 real=0:00:00.4)
[12/14 20:32:48    451s]     Routing using eGR in eGR->NR Step done.
[12/14 20:32:48    451s]     Routing using NR in eGR->NR Step...
[12/14 20:32:48    451s] 
[12/14 20:32:48    451s] CCOPT: Preparing to route 8 clock nets with NanoRoute.
[12/14 20:32:48    451s]   All net are default rule.
[12/14 20:32:48    451s]   Removed pre-existing routes for 8 nets.
[12/14 20:32:48    451s]   Preferred NanoRoute mode settings: Current
[12/14 20:32:48    451s] -routeBottomRoutingLayer 0
[12/14 20:32:48    451s] -routeTopRoutingLayer 0
[12/14 20:32:48    451s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/14 20:32:48    451s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/14 20:32:48    451s]       Clock detailed routing...
[12/14 20:32:48    451s]         NanoRoute...
[12/14 20:32:48    451s] % Begin globalDetailRoute (date=12/14 20:32:48, mem=1187.6M)
[12/14 20:32:48    451s] 
[12/14 20:32:48    451s] globalDetailRoute
[12/14 20:32:48    451s] 
[12/14 20:32:48    451s] #setNanoRouteMode -drouteAutoStop false
[12/14 20:32:48    451s] #setNanoRouteMode -drouteEndIteration 20
[12/14 20:32:48    451s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[12/14 20:32:48    451s] #setNanoRouteMode -routeBottomRoutingLayer 2
[12/14 20:32:48    451s] #setNanoRouteMode -routeSelectedNetOnly true
[12/14 20:32:48    451s] #setNanoRouteMode -routeTopRoutingLayer 9
[12/14 20:32:48    451s] #setNanoRouteMode -routeWithEco true
[12/14 20:32:48    451s] #setNanoRouteMode -routeWithSiDriven false
[12/14 20:32:48    451s] #setNanoRouteMode -routeWithTimingDriven false
[12/14 20:32:48    451s] #Start globalDetailRoute on Sat Dec 14 20:32:48 2019
[12/14 20:32:48    451s] #
[12/14 20:32:48    451s] ### Net info: total nets: 23001
[12/14 20:32:48    451s] ### Net info: dirty nets: 8
[12/14 20:32:48    451s] ### Net info: marked as disconnected nets: 0
[12/14 20:32:49    451s] ### Net info: fully routed nets: 0
[12/14 20:32:49    451s] ### Net info: trivial (single pin) nets: 0
[12/14 20:32:49    451s] ### Net info: unrouted nets: 23001
[12/14 20:32:49    451s] ### Net info: re-extraction nets: 0
[12/14 20:32:49    451s] ### Net info: selected nets: 8
[12/14 20:32:49    451s] ### Net info: ignored nets: 0
[12/14 20:32:49    451s] ### Net info: skip routing nets: 0
[12/14 20:32:49    451s] ### import route signature (0) = 1188433364
[12/14 20:32:49    451s] ### import violation signature (0) = 1905142130
[12/14 20:32:49    451s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 0.9000 for LAYER M9. This will cause routability problems for NanoRoute.
[12/14 20:32:49    451s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[12/14 20:32:49    451s] #RTESIG:78da8d93316bc33010853bf7571c4a06171a5b275996b4163215d212d20c5d849d28aec1
[12/14 20:32:49    451s] #       b18c2407faef9b968ec1caadf7f1eedd3b6eb1dcafb74050e6c857816a6510365b541451
[12/14 20:32:49    451s] #       aeb0a2ac4069aead8f17f2b858bebdef10059cea3e58c81ae7fa679882f5106c8cddd03e
[12/14 20:32:49    451s] #       fd335a00a3907543b4adf53719564a887e9a93e18a02896e74bd6bbf096421fa6bf3265a
[12/14 20:32:49    451s] #       299e74257572a2560204e68afe1664a7ded5f1f68694a9740cb4acee80840052c4f35874
[12/14 20:32:49    451s] #       c3e02e5330d19e47c324571acda51b578d6f737bb0f9c1f9c1f67d6e8f93f90a5a97c6ef
[12/14 20:32:49    451s] #       36aa3b16b96f4faf756c3ed7f32921b20ac89fa314c815b0f903222a05e4c2124a0c792a
[12/14 20:32:49    451s] #       752c4b9a64c45547271c0976870e4bfb119ca5ef26f8ec233cfc00145e0760
[12/14 20:32:49    451s] #
[12/14 20:32:49    451s] #RTESIG:78da8d93316bc33010853bf7571c4a06171a5b275996b4163215d212d20c5d849d28aec1
[12/14 20:32:49    451s] #       b18c2407faef9b968ec1caadf7f1eedd3b6eb1dcafb74050e6c857816a6510365b541451
[12/14 20:32:49    451s] #       aeb0a2ac4069aead8f17f2b858bebdef10059cea3e58c81ae7fa679882f5106c8cddd03e
[12/14 20:32:49    451s] #       fd335a00a3907543b4adf53719564a887e9a93e18a02896e74bd6bbf096421fa6bf3265a
[12/14 20:32:49    451s] #       299e74257572a2560204e68afe1664a7ded5f1f68694a9740cb4acee80840052c4f35874
[12/14 20:32:49    451s] #       c3e02e5330d19e47c324571acda51b578d6f737bb0f9c1f9c1f67d6e8f93f90a5a97c6ef
[12/14 20:32:49    451s] #       36aa3b16b96f4faf756c3ed7f32921b20ac89fa314c815b0f903222a05e4c2124a0c792a
[12/14 20:32:49    451s] #       752c4b9a64c45547271c0976870e4bfb119ca5ef26f8ec233cfc00145e0760
[12/14 20:32:49    451s] #
[12/14 20:32:49    451s] #Using multithreading with 4 threads.
[12/14 20:32:49    451s] #Start routing data preparation on Sat Dec 14 20:32:49 2019
[12/14 20:32:49    451s] #
[12/14 20:32:49    451s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.140.
[12/14 20:32:49    451s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.140.
[12/14 20:32:49    451s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.450.
[12/14 20:32:49    451s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.160.
[12/14 20:32:49    451s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.450.
[12/14 20:32:49    451s] #Minimum voltage of a net in the design = 0.000.
[12/14 20:32:49    451s] #Maximum voltage of a net in the design = 1.320.
[12/14 20:32:49    451s] #Voltage range [0.000 - 0.000] has 1 net.
[12/14 20:32:49    451s] #Voltage range [0.700 - 1.320] has 1 net.
[12/14 20:32:49    451s] #Voltage range [0.000 - 1.320] has 22999 nets.
[12/14 20:32:49    452s] # M1           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.290
[12/14 20:32:49    452s] # M2           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:32:49    452s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:32:49    452s] # M3           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:32:49    452s] # M4           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:32:49    452s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:32:49    452s] # M5           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:32:49    452s] # M6           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:32:49    452s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:32:49    452s] # M7           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:32:49    452s] # M8           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:32:49    452s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:32:49    452s] # M9           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.935
[12/14 20:32:49    452s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:32:49    452s] #Regenerating Ggrids automatically.
[12/14 20:32:49    452s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.320.
[12/14 20:32:49    452s] #Using automatically generated G-grids.
[12/14 20:32:49    452s] #Done routing data preparation.
[12/14 20:32:49    452s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1176.25 (MB), peak = 1468.00 (MB)
[12/14 20:32:49    452s] #Merging special wires using 4 threads...
[12/14 20:32:49    452s] #reading routing guides ......
[12/14 20:32:49    452s] #
[12/14 20:32:49    452s] #Finished routing data preparation on Sat Dec 14 20:32:49 2019
[12/14 20:32:49    452s] #
[12/14 20:32:49    452s] #Cpu time = 00:00:01
[12/14 20:32:49    452s] #Elapsed time = 00:00:01
[12/14 20:32:49    452s] #Increased memory = 10.45 (MB)
[12/14 20:32:49    452s] #Total memory = 1176.96 (MB)
[12/14 20:32:49    452s] #Peak memory = 1468.00 (MB)
[12/14 20:32:49    452s] #
[12/14 20:32:49    452s] #
[12/14 20:32:49    452s] #Start global routing on Sat Dec 14 20:32:49 2019
[12/14 20:32:49    452s] #
[12/14 20:32:49    452s] #Number of eco nets is 0
[12/14 20:32:49    452s] #
[12/14 20:32:49    452s] #Start global routing data preparation on Sat Dec 14 20:32:49 2019
[12/14 20:32:49    452s] #
[12/14 20:32:49    452s] #Start routing resource analysis on Sat Dec 14 20:32:49 2019
[12/14 20:32:49    452s] #
[12/14 20:32:49    452s] #Routing resource analysis is done on Sat Dec 14 20:32:49 2019
[12/14 20:32:49    452s] #
[12/14 20:32:49    452s] #  Resource Analysis:
[12/14 20:32:49    452s] #
[12/14 20:32:49    452s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/14 20:32:49    452s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/14 20:32:49    452s] #  --------------------------------------------------------------
[12/14 20:32:49    452s] #  M1             H        2123          64       21316    57.40%
[12/14 20:32:49    452s] #  M2             V        1840          56       21316     0.00%
[12/14 20:32:49    452s] #  M3             H        2123          64       21316     0.00%
[12/14 20:32:49    452s] #  M4             V        1840          56       21316     0.00%
[12/14 20:32:49    452s] #  M5             H        2123          64       21316     0.00%
[12/14 20:32:49    452s] #  M6             V        1840          56       21316     0.00%
[12/14 20:32:49    452s] #  M7             H        2123          64       21316     0.00%
[12/14 20:32:49    452s] #  M8             V        1281         615       21316     0.00%
[12/14 20:32:49    452s] #  M9             H         729           0       21316     0.00%
[12/14 20:32:49    452s] #  --------------------------------------------------------------
[12/14 20:32:49    452s] #  Total                  16022       5.89%      191844     6.38%
[12/14 20:32:49    452s] #
[12/14 20:32:49    452s] #  8 nets (0.03%) with 1 preferred extra spacing.
[12/14 20:32:49    452s] #
[12/14 20:32:49    452s] #
[12/14 20:32:49    453s] #
[12/14 20:32:49    453s] #Global routing data preparation is done on Sat Dec 14 20:32:49 2019
[12/14 20:32:49    453s] #
[12/14 20:32:49    453s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1179.17 (MB), peak = 1468.00 (MB)
[12/14 20:32:49    453s] #
[12/14 20:32:49    453s] #Routing guide is on.
[12/14 20:32:49    453s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1179.70 (MB), peak = 1468.00 (MB)
[12/14 20:32:49    453s] #
[12/14 20:32:49    453s] #start global routing iteration 1...
[12/14 20:32:49    453s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1201.75 (MB), peak = 1468.00 (MB)
[12/14 20:32:49    453s] #
[12/14 20:32:49    453s] #start global routing iteration 2...
[12/14 20:32:50    453s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1202.05 (MB), peak = 1468.00 (MB)
[12/14 20:32:50    453s] #
[12/14 20:32:50    453s] #
[12/14 20:32:50    453s] #Total number of trivial nets (e.g. < 2 pins) = 2144 (skipped).
[12/14 20:32:50    453s] #Total number of selected nets for routing = 8.
[12/14 20:32:50    453s] #Total number of unselected nets (but routable) for routing = 20849 (skipped).
[12/14 20:32:50    453s] #Total number of nets in the design = 23001.
[12/14 20:32:50    453s] #
[12/14 20:32:50    453s] #20849 skipped nets do not have any wires.
[12/14 20:32:50    453s] #8 routable nets have only global wires.
[12/14 20:32:50    453s] #8 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/14 20:32:50    453s] #
[12/14 20:32:50    453s] #Routed net constraints summary:
[12/14 20:32:50    453s] #------------------------------------------------
[12/14 20:32:50    453s] #        Rules   Pref Extra Space   Unconstrained  
[12/14 20:32:50    453s] #------------------------------------------------
[12/14 20:32:50    453s] #      Default                  8               0  
[12/14 20:32:50    453s] #------------------------------------------------
[12/14 20:32:50    453s] #        Total                  8               0  
[12/14 20:32:50    453s] #------------------------------------------------
[12/14 20:32:50    453s] #
[12/14 20:32:50    453s] #Routing constraints summary of the whole design:
[12/14 20:32:50    453s] #------------------------------------------------
[12/14 20:32:50    453s] #        Rules   Pref Extra Space   Unconstrained  
[12/14 20:32:50    453s] #------------------------------------------------
[12/14 20:32:50    453s] #      Default                  8           20849  
[12/14 20:32:50    453s] #------------------------------------------------
[12/14 20:32:50    453s] #        Total                  8           20849  
[12/14 20:32:50    453s] #------------------------------------------------
[12/14 20:32:50    453s] #
[12/14 20:32:50    453s] #
[12/14 20:32:50    453s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/14 20:32:50    453s] #
[12/14 20:32:50    453s] #                 OverCon       OverCon       OverCon          
[12/14 20:32:50    453s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/14 20:32:50    453s] #     Layer           (1)           (2)           (3)   OverCon
[12/14 20:32:50    453s] #  ------------------------------------------------------------
[12/14 20:32:50    453s] #  M2            1(0.00%)      1(0.00%)      0(0.00%)   (0.01%)
[12/14 20:32:50    453s] #  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/14 20:32:50    453s] #  M4           13(0.06%)      1(0.00%)      1(0.00%)   (0.07%)
[12/14 20:32:50    453s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/14 20:32:50    453s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/14 20:32:50    453s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/14 20:32:50    453s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/14 20:32:50    453s] #  M9            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/14 20:32:50    453s] #  ------------------------------------------------------------
[12/14 20:32:50    453s] #     Total     14(0.01%)      2(0.00%)      1(0.00%)   (0.01%)
[12/14 20:32:50    453s] #
[12/14 20:32:50    453s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[12/14 20:32:50    453s] #  Overflow after GR: 0.00% H + 0.01% V
[12/14 20:32:50    453s] #
[12/14 20:32:50    453s] #Complete Global Routing.
[12/14 20:32:50    453s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:32:50    453s] #Total wire length = 7420 um.
[12/14 20:32:50    453s] #Total half perimeter of net bounding box = 3805 um.
[12/14 20:32:50    453s] #Total wire length on LAYER M1 = 0 um.
[12/14 20:32:50    453s] #Total wire length on LAYER M2 = 821 um.
[12/14 20:32:50    453s] #Total wire length on LAYER M3 = 3216 um.
[12/14 20:32:50    453s] #Total wire length on LAYER M4 = 2851 um.
[12/14 20:32:50    453s] #Total wire length on LAYER M5 = 533 um.
[12/14 20:32:50    453s] #Total wire length on LAYER M6 = 0 um.
[12/14 20:32:50    453s] #Total wire length on LAYER M7 = 0 um.
[12/14 20:32:50    453s] #Total wire length on LAYER M8 = 0 um.
[12/14 20:32:50    453s] #Total wire length on LAYER M9 = 0 um.
[12/14 20:32:50    453s] #Total number of vias = 1210
[12/14 20:32:50    453s] #Up-Via Summary (total 1210):
[12/14 20:32:50    453s] #           
[12/14 20:32:50    453s] #-----------------------
[12/14 20:32:50    453s] # M1                476
[12/14 20:32:50    453s] # M2                429
[12/14 20:32:50    453s] # M3                283
[12/14 20:32:50    453s] # M4                 22
[12/14 20:32:50    453s] #-----------------------
[12/14 20:32:50    453s] #                  1210 
[12/14 20:32:50    453s] #
[12/14 20:32:50    453s] #Total number of involved priority nets 8
[12/14 20:32:50    453s] #Maximum src to sink distance for priority net 724.2
[12/14 20:32:50    453s] #Average of max src_to_sink distance for priority net 370.9
[12/14 20:32:50    453s] #Average of ave src_to_sink distance for priority net 224.2
[12/14 20:32:50    453s] #Max overcon = 3 tracks.
[12/14 20:32:50    453s] #Total overcon = 0.01%.
[12/14 20:32:50    453s] #Worst layer Gcell overcon rate = 0.07%.
[12/14 20:32:50    453s] #
[12/14 20:32:50    453s] #Global routing statistics:
[12/14 20:32:50    453s] #Cpu time = 00:00:01
[12/14 20:32:50    453s] #Elapsed time = 00:00:00
[12/14 20:32:50    453s] #Increased memory = 25.20 (MB)
[12/14 20:32:50    453s] #Total memory = 1202.17 (MB)
[12/14 20:32:50    453s] #Peak memory = 1468.00 (MB)
[12/14 20:32:50    453s] #
[12/14 20:32:50    453s] #Finished global routing on Sat Dec 14 20:32:50 2019
[12/14 20:32:50    453s] #
[12/14 20:32:50    453s] #
[12/14 20:32:50    453s] ### route signature (4) =  585999184
[12/14 20:32:50    453s] ### violation signature (3) = 1905142130
[12/14 20:32:50    453s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.89 (MB), peak = 1468.00 (MB)
[12/14 20:32:50    453s] #Start Track Assignment.
[12/14 20:32:50    453s] #Done with 361 horizontal wires in 2 hboxes and 357 vertical wires in 2 hboxes.
[12/14 20:32:50    453s] #Done with 3 horizontal wires in 2 hboxes and 7 vertical wires in 2 hboxes.
[12/14 20:32:50    453s] #Complete Track Assignment.
[12/14 20:32:50    453s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:32:50    453s] #Total wire length = 7812 um.
[12/14 20:32:50    453s] #Total half perimeter of net bounding box = 3805 um.
[12/14 20:32:50    453s] #Total wire length on LAYER M1 = 356 um.
[12/14 20:32:50    453s] #Total wire length on LAYER M2 = 808 um.
[12/14 20:32:50    453s] #Total wire length on LAYER M3 = 3239 um.
[12/14 20:32:50    453s] #Total wire length on LAYER M4 = 2864 um.
[12/14 20:32:50    453s] #Total wire length on LAYER M5 = 547 um.
[12/14 20:32:50    453s] #Total wire length on LAYER M6 = 0 um.
[12/14 20:32:50    453s] #Total wire length on LAYER M7 = 0 um.
[12/14 20:32:50    453s] #Total wire length on LAYER M8 = 0 um.
[12/14 20:32:50    453s] #Total wire length on LAYER M9 = 0 um.
[12/14 20:32:50    453s] #Total number of vias = 1210
[12/14 20:32:50    453s] #Up-Via Summary (total 1210):
[12/14 20:32:50    453s] #           
[12/14 20:32:50    453s] #-----------------------
[12/14 20:32:50    453s] # M1                476
[12/14 20:32:50    453s] # M2                429
[12/14 20:32:50    453s] # M3                283
[12/14 20:32:50    453s] # M4                 22
[12/14 20:32:50    453s] #-----------------------
[12/14 20:32:50    453s] #                  1210 
[12/14 20:32:50    453s] #
[12/14 20:32:50    453s] ### route signature (8) = 1292976595
[12/14 20:32:50    453s] ### violation signature (7) = 1905142130
[12/14 20:32:50    453s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1202.86 (MB), peak = 1468.00 (MB)
[12/14 20:32:50    453s] #
[12/14 20:32:50    453s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/14 20:32:50    453s] #Cpu time = 00:00:02
[12/14 20:32:50    453s] #Elapsed time = 00:00:02
[12/14 20:32:50    453s] #Increased memory = 36.45 (MB)
[12/14 20:32:50    453s] #Total memory = 1202.91 (MB)
[12/14 20:32:50    453s] #Peak memory = 1468.00 (MB)
[12/14 20:32:50    453s] #Using multithreading with 4 threads.
[12/14 20:32:50    454s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/14 20:32:50    454s] #
[12/14 20:32:50    454s] #Start Detail Routing..
[12/14 20:32:50    454s] #start initial detail routing ...
[12/14 20:32:50    454s] ### For initial detail routing, marked 0 dont-route nets (design has 2 dirty nets, 0 dirty-areas, has valid drcs, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[12/14 20:32:51    458s] # ECO: 11.3% of the total area was rechecked for DRC, and 28.0% required routing.
[12/14 20:32:51    458s] #   number of violations = 0
[12/14 20:32:51    458s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1309.40 (MB), peak = 1468.00 (MB)
[12/14 20:32:51    458s] #start 1st optimization iteration ...
[12/14 20:32:51    458s] #   number of violations = 0
[12/14 20:32:51    458s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1309.67 (MB), peak = 1468.00 (MB)
[12/14 20:32:51    458s] #Complete Detail Routing.
[12/14 20:32:51    458s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:32:51    458s] #Total wire length = 7644 um.
[12/14 20:32:51    458s] #Total half perimeter of net bounding box = 3805 um.
[12/14 20:32:51    458s] #Total wire length on LAYER M1 = 0 um.
[12/14 20:32:51    458s] #Total wire length on LAYER M2 = 94 um.
[12/14 20:32:51    458s] #Total wire length on LAYER M3 = 3453 um.
[12/14 20:32:51    458s] #Total wire length on LAYER M4 = 3562 um.
[12/14 20:32:51    458s] #Total wire length on LAYER M5 = 536 um.
[12/14 20:32:51    458s] #Total wire length on LAYER M6 = 0 um.
[12/14 20:32:51    458s] #Total wire length on LAYER M7 = 0 um.
[12/14 20:32:51    458s] #Total wire length on LAYER M8 = 0 um.
[12/14 20:32:51    458s] #Total wire length on LAYER M9 = 0 um.
[12/14 20:32:51    458s] #Total number of vias = 1602
[12/14 20:32:51    458s] #Up-Via Summary (total 1602):
[12/14 20:32:51    458s] #           
[12/14 20:32:51    458s] #-----------------------
[12/14 20:32:51    458s] # M1                476
[12/14 20:32:51    458s] # M2                480
[12/14 20:32:51    458s] # M3                622
[12/14 20:32:51    458s] # M4                 24
[12/14 20:32:51    458s] #-----------------------
[12/14 20:32:51    458s] #                  1602 
[12/14 20:32:51    458s] #
[12/14 20:32:51    458s] #Total number of DRC violations = 0
[12/14 20:32:51    458s] ### route signature (13) = 1828973289
[12/14 20:32:51    458s] ### violation signature (12) = 1905142130
[12/14 20:32:51    458s] #Cpu time = 00:00:04
[12/14 20:32:51    458s] #Elapsed time = 00:00:01
[12/14 20:32:51    458s] #Increased memory = -15.53 (MB)
[12/14 20:32:51    458s] #Total memory = 1187.39 (MB)
[12/14 20:32:51    458s] #Peak memory = 1468.00 (MB)
[12/14 20:32:51    458s] #detailRoute Statistics:
[12/14 20:32:51    458s] #Cpu time = 00:00:04
[12/14 20:32:51    458s] #Elapsed time = 00:00:01
[12/14 20:32:51    458s] #Increased memory = -15.53 (MB)
[12/14 20:32:51    458s] #Total memory = 1187.39 (MB)
[12/14 20:32:51    458s] #Peak memory = 1468.00 (MB)
[12/14 20:32:51    458s] ### export route signature (14) = 1828973289
[12/14 20:32:52    458s] #
[12/14 20:32:52    458s] #globalDetailRoute statistics:
[12/14 20:32:52    458s] #Cpu time = 00:00:07
[12/14 20:32:52    458s] #Elapsed time = 00:00:03
[12/14 20:32:52    458s] #Increased memory = -2.86 (MB)
[12/14 20:32:52    458s] #Total memory = 1184.69 (MB)
[12/14 20:32:52    458s] #Peak memory = 1468.00 (MB)
[12/14 20:32:52    458s] #Number of warnings = 38
[12/14 20:32:52    458s] #Total number of warnings = 42
[12/14 20:32:52    458s] #Number of fails = 0
[12/14 20:32:52    458s] #Total number of fails = 0
[12/14 20:32:52    458s] #Complete globalDetailRoute on Sat Dec 14 20:32:52 2019
[12/14 20:32:52    458s] #
[12/14 20:32:52    458s] ### 
[12/14 20:32:52    458s] ###   Scalability Statistics
[12/14 20:32:52    458s] ### 
[12/14 20:32:52    458s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:32:52    458s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/14 20:32:52    458s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:32:52    458s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/14 20:32:52    458s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/14 20:32:52    458s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/14 20:32:52    458s] ###   DB Import                     |        00:00:01|        00:00:00|             1.0|
[12/14 20:32:52    458s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/14 20:32:52    458s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/14 20:32:52    458s] ###   Data Preparation              |        00:00:01|        00:00:00|             1.0|
[12/14 20:32:52    458s] ###   Global Routing                |        00:00:01|        00:00:00|             1.0|
[12/14 20:32:52    458s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[12/14 20:32:52    458s] ###   Detail Routing                |        00:00:04|        00:00:01|             3.6|
[12/14 20:32:52    458s] ###   Entire Command                |        00:00:07|        00:00:03|             2.2|
[12/14 20:32:52    458s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:32:52    458s] ### 
[12/14 20:32:52    458s] % End globalDetailRoute (date=12/14 20:32:52, total cpu=0:00:07.4, real=0:00:04.0, peak res=1187.6M, current mem=1184.9M)
[12/14 20:32:52    458s]         NanoRoute done. (took cpu=0:00:07.4 real=0:00:03.4)
[12/14 20:32:52    458s]       Clock detailed routing done.
[12/14 20:32:52    458s] Checking guided vs. routed lengths for 8 nets...
[12/14 20:32:52    458s] 
[12/14 20:32:52    458s]       
[12/14 20:32:52    458s]       Guided max path lengths
[12/14 20:32:52    458s]       =======================
[12/14 20:32:52    458s]       
[12/14 20:32:52    458s]       ---------------------------------------
[12/14 20:32:52    458s]       From (um)    To (um)    Number of paths
[12/14 20:32:52    458s]       ---------------------------------------
[12/14 20:32:52    458s]        200.000     300.000           2
[12/14 20:32:52    458s]        300.000     400.000           4
[12/14 20:32:52    458s]        400.000     500.000           1
[12/14 20:32:52    458s]        500.000     600.000           0
[12/14 20:32:52    458s]        600.000     700.000           0
[12/14 20:32:52    458s]        700.000     800.000           1
[12/14 20:32:52    458s]       ---------------------------------------
[12/14 20:32:52    458s]       
[12/14 20:32:52    458s]       Deviation of routing from guided max path lengths
[12/14 20:32:52    458s]       =================================================
[12/14 20:32:52    458s]       
[12/14 20:32:52    458s]       -------------------------------------
[12/14 20:32:52    458s]       From (%)    To (%)    Number of paths
[12/14 20:32:52    458s]       -------------------------------------
[12/14 20:32:52    458s]       below       0.000            6
[12/14 20:32:52    458s]        0.000      1.000            1
[12/14 20:32:52    458s]        1.000      2.000            1
[12/14 20:32:52    458s]       -------------------------------------
[12/14 20:32:52    458s]       
[12/14 20:32:52    458s] 
[12/14 20:32:52    458s]     Top 8 notable deviations of routed length from guided length
[12/14 20:32:52    458s]     =============================================================
[12/14 20:32:52    458s] 
[12/14 20:32:52    458s]     Net CTS_3 (82 terminals)
[12/14 20:32:52    458s]     Guided length:  max path =   309.727um, total =   874.127um
[12/14 20:32:52    458s]     Routed length:  max path =   312.960um, total =   946.240um
[12/14 20:32:52    458s]     Deviation:      max path =     1.044%,  total =     8.250%
[12/14 20:32:52    458s] 
[12/14 20:32:52    458s]     Net CTS_5 (85 terminals)
[12/14 20:32:52    458s]     Guided length:  max path =   304.513um, total =  1161.836um
[12/14 20:32:52    458s]     Routed length:  max path =   267.200um, total =  1252.160um
[12/14 20:32:52    458s]     Deviation:      max path =   -12.253%,  total =     7.774%
[12/14 20:32:52    458s] 
[12/14 20:32:52    458s]     Net CTS_7 (75 terminals)
[12/14 20:32:52    458s]     Guided length:  max path =   438.432um, total =  1133.151um
[12/14 20:32:52    458s]     Routed length:  max path =   438.080um, total =  1201.280um
[12/14 20:32:52    458s]     Deviation:      max path =    -0.080%,  total =     6.012%
[12/14 20:32:52    458s] 
[12/14 20:32:52    458s]     Net CTS_2 (89 terminals)
[12/14 20:32:52    458s]     Guided length:  max path =   369.887um, total =  1205.199um
[12/14 20:32:52    458s]     Routed length:  max path =   361.280um, total =  1274.880um
[12/14 20:32:52    458s]     Deviation:      max path =    -2.327%,  total =     5.782%
[12/14 20:32:52    458s] 
[12/14 20:32:52    458s]     Net CTS_1 (75 terminals)
[12/14 20:32:52    458s]     Guided length:  max path =   242.207um, total =   744.444um
[12/14 20:32:52    458s]     Routed length:  max path =   238.080um, total =   774.720um
[12/14 20:32:52    458s]     Deviation:      max path =    -1.704%,  total =     4.067%
[12/14 20:32:52    458s] 
[12/14 20:32:52    458s]     Net CTS_4 (7 terminals)
[12/14 20:32:52    458s]     Guided length:  max path =   705.656um, total =  1188.536um
[12/14 20:32:52    458s]     Routed length:  max path =   706.080um, total =  1197.440um
[12/14 20:32:52    458s]     Deviation:      max path =     0.060%,  total =     0.749%
[12/14 20:32:52    458s] 
[12/14 20:32:52    458s]     Net Clk_CI (2 terminals)
[12/14 20:32:52    458s]     Guided length:  max path =   213.463um, total =   213.463um
[12/14 20:32:52    458s]     Routed length:  max path =   213.360um, total =   213.360um
[12/14 20:32:52    458s]     Deviation:      max path =    -0.048%,  total =    -0.048%
[12/14 20:32:52    458s] 
[12/14 20:32:52    458s]     Net CTS_6 (62 terminals)
[12/14 20:32:52    458s]     Guided length:  max path =   353.567um, total =   784.122um
[12/14 20:32:52    458s]     Routed length:  max path =   339.200um, total =   784.000um
[12/14 20:32:52    458s]     Deviation:      max path =    -4.063%,  total =    -0.016%
[12/14 20:32:52    458s] 
[12/14 20:32:52    458s] Set FIXED routing status on 8 net(s)
[12/14 20:32:52    458s] Set FIXED placed status on 7 instance(s)
[12/14 20:32:52    458s]     Routing using NR in eGR->NR Step done.
[12/14 20:32:52    458s] Net route status summary:
[12/14 20:32:52    458s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=8, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[12/14 20:32:52    458s]   Non-clock: 22993 (unrouted=22993, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2144, (crossesIlmBounday AND tooFewTerms=0)])
[12/14 20:32:52    458s] 
[12/14 20:32:52    458s] CCOPT: Done with clock implementation routing.
[12/14 20:32:52    458s] 
[12/14 20:32:52    458s] 
[12/14 20:32:52    458s] CCOpt: Starting congestion repair using flow wrapper.
[12/14 20:32:52    458s]     Congestion Repair...
[12/14 20:32:52    458s] Trial Route Overflow 0(H) 0(V)
[12/14 20:32:52    458s] Starting congestion repair ...
[12/14 20:32:52    458s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[12/14 20:32:52    458s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/14 20:32:52    458s] Starting Early Global Route congestion estimation: mem = 1768.1M
[12/14 20:32:52    458s] (I)       Reading DB...
[12/14 20:32:52    458s] (I)       before initializing RouteDB syMemory usage = 1787.9 MB
[12/14 20:32:52    458s] (I)       congestionReportName   : 
[12/14 20:32:52    458s] (I)       layerRangeFor2DCongestion : 
[12/14 20:32:52    458s] (I)       buildTerm2TermWires    : 1
[12/14 20:32:52    458s] (I)       doTrackAssignment      : 1
[12/14 20:32:52    458s] (I)       dumpBookshelfFiles     : 0
[12/14 20:32:52    458s] (I)       numThreads             : 4
[12/14 20:32:52    458s] (I)       bufferingAwareRouting  : false
[12/14 20:32:52    458s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:32:52    458s] (I)       honorPin               : false
[12/14 20:32:52    458s] (I)       honorPinGuide          : true
[12/14 20:32:52    458s] (I)       honorPartition         : false
[12/14 20:32:52    458s] (I)       allowPartitionCrossover: false
[12/14 20:32:52    458s] (I)       honorSingleEntry       : true
[12/14 20:32:52    458s] (I)       honorSingleEntryStrong : true
[12/14 20:32:52    458s] (I)       handleViaSpacingRule   : false
[12/14 20:32:52    458s] (I)       handleEolSpacingRule   : false
[12/14 20:32:52    458s] (I)       PDConstraint           : none
[12/14 20:32:52    458s] (I)       expBetterNDRHandling   : false
[12/14 20:32:52    458s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:32:52    458s] (I)       routingEffortLevel     : 3
[12/14 20:32:52    458s] (I)       effortLevel            : standard
[12/14 20:32:52    458s] [NR-eGR] minRouteLayer          : 2
[12/14 20:32:52    458s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:32:52    458s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:32:52    458s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:32:52    458s] (I)       numRowsPerGCell        : 1
[12/14 20:32:52    458s] (I)       speedUpLargeDesign     : 0
[12/14 20:32:52    458s] (I)       multiThreadingTA       : 1
[12/14 20:32:52    458s] (I)       blkAwareLayerSwitching : 1
[12/14 20:32:52    458s] (I)       optimizationMode       : false
[12/14 20:32:52    458s] (I)       routeSecondPG          : false
[12/14 20:32:52    458s] (I)       scenicRatioForLayerRelax: 0.00
[12/14 20:32:52    458s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:32:52    458s] (I)       punchThroughDistance   : 500.00
[12/14 20:32:52    458s] (I)       scenicBound            : 1.15
[12/14 20:32:52    458s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:32:52    458s] (I)       source-to-sink ratio   : 0.00
[12/14 20:32:52    458s] (I)       targetCongestionRatioH : 1.00
[12/14 20:32:52    458s] (I)       targetCongestionRatioV : 1.00
[12/14 20:32:52    458s] (I)       layerCongestionRatio   : 0.70
[12/14 20:32:52    458s] (I)       m1CongestionRatio      : 0.10
[12/14 20:32:52    458s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:32:52    458s] (I)       localRouteEffort       : 1.00
[12/14 20:32:52    458s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:32:52    458s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:32:52    458s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:32:52    458s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:32:52    458s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:32:52    458s] (I)       routeVias              : 
[12/14 20:32:52    458s] (I)       readTROption           : true
[12/14 20:32:52    458s] (I)       extraSpacingFactor     : 1.00
[12/14 20:32:52    458s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:32:52    458s] (I)       routeSelectedNetsOnly  : false
[12/14 20:32:52    458s] (I)       clkNetUseMaxDemand     : false
[12/14 20:32:52    458s] (I)       extraDemandForClocks   : 0
[12/14 20:32:52    458s] (I)       steinerRemoveLayers    : false
[12/14 20:32:52    458s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:32:52    458s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:32:52    458s] (I)       similarTopologyRoutingFast : false
[12/14 20:32:52    458s] (I)       spanningTreeRefinement : false
[12/14 20:32:52    458s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:32:52    458s] (I)       starting read tracks
[12/14 20:32:52    458s] (I)       build grid graph
[12/14 20:32:52    458s] (I)       build grid graph start
[12/14 20:32:52    458s] [NR-eGR] Layer1 has no routable track
[12/14 20:32:52    458s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:32:52    458s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:32:52    458s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:32:52    458s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:32:52    458s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:32:52    458s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:32:52    458s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:32:52    458s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:32:52    458s] (I)       build grid graph end
[12/14 20:32:52    458s] (I)       numViaLayers=9
[12/14 20:32:52    458s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:32:52    458s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:32:52    458s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:32:52    458s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:32:52    458s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:32:52    458s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:32:52    458s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:32:52    458s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:32:52    458s] (I)       end build via table
[12/14 20:32:52    458s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:32:52    458s] [NR-eGR] numPreroutedNet = 8  numPreroutedWires = 1913
[12/14 20:32:52    458s] (I)       readDataFromPlaceDB
[12/14 20:32:52    458s] (I)       Read net information..
[12/14 20:32:52    458s] [NR-eGR] Read numTotalNets=20857  numIgnoredNets=8
[12/14 20:32:52    458s] (I)       Read testcase time = 0.010 seconds
[12/14 20:32:52    458s] 
[12/14 20:32:52    458s] (I)       read default dcut vias
[12/14 20:32:52    458s] (I)       Reading via VIA12A for layer: 0 
[12/14 20:32:52    458s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:32:52    458s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:32:52    458s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:32:52    458s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:32:52    458s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:32:52    458s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:32:52    458s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:32:52    458s] (I)       build grid graph start
[12/14 20:32:52    458s] (I)       build grid graph end
[12/14 20:32:52    458s] (I)       Model blockage into capacity
[12/14 20:32:52    458s] (I)       Read numBlocks=111595  numPreroutedWires=1913  numCapScreens=0
[12/14 20:32:52    458s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:32:52    458s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:32:52    458s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:32:52    458s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:32:52    458s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:32:52    458s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:32:52    458s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:32:52    458s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:32:52    458s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:32:52    458s] (I)       Modeling time = 0.030 seconds
[12/14 20:32:52    458s] 
[12/14 20:32:52    458s] (I)       Number of ignored nets = 8
[12/14 20:32:52    458s] (I)       Number of fixed nets = 8.  Ignored: Yes
[12/14 20:32:52    458s] (I)       Number of clock nets = 8.  Ignored: No
[12/14 20:32:52    458s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:32:52    458s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:32:52    458s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:32:52    458s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:32:52    458s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:32:52    458s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:32:52    458s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:32:52    458s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1791.2 MB
[12/14 20:32:52    458s] (I)       Ndr track 0 does not exist
[12/14 20:32:52    458s] (I)       Ndr track 0 does not exist
[12/14 20:32:52    458s] (I)       Layer1  viaCost=200.00
[12/14 20:32:52    458s] (I)       Layer2  viaCost=200.00
[12/14 20:32:52    458s] (I)       Layer3  viaCost=200.00
[12/14 20:32:52    458s] (I)       Layer4  viaCost=200.00
[12/14 20:32:52    458s] (I)       Layer5  viaCost=200.00
[12/14 20:32:52    458s] (I)       Layer6  viaCost=200.00
[12/14 20:32:52    458s] (I)       Layer7  viaCost=200.00
[12/14 20:32:52    458s] (I)       Layer8  viaCost=300.00
[12/14 20:32:52    458s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:32:52    458s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:32:52    458s] (I)       core area           :  (14080, 14080) - (685760, 685760)
[12/14 20:32:52    458s] (I)       Site Width          :   320  (dbu)
[12/14 20:32:52    458s] (I)       Row Height          :  2880  (dbu)
[12/14 20:32:52    458s] (I)       GCell Width         :  2880  (dbu)
[12/14 20:32:52    458s] (I)       GCell Height        :  2880  (dbu)
[12/14 20:32:52    458s] (I)       grid                :   243   243     9
[12/14 20:32:52    458s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/14 20:32:52    458s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/14 20:32:52    458s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:32:52    458s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:32:52    458s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:32:52    458s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:32:52    458s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/14 20:32:52    458s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:32:52    458s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:32:52    458s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:32:52    458s] (I)       --------------------------------------------------------
[12/14 20:32:52    458s] 
[12/14 20:32:52    458s] [NR-eGR] ============ Routing rule table ============
[12/14 20:32:52    458s] [NR-eGR] Rule id 0. Nets 0 
[12/14 20:32:52    458s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[12/14 20:32:52    458s] [NR-eGR] Pitch:  L1=560  L2=640  L3=640  L4=640  L5=640  L6=640  L7=640  L8=640  L9=1800
[12/14 20:32:52    458s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[12/14 20:32:52    458s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:52    458s] [NR-eGR] Rule id 1. Nets 20849 
[12/14 20:32:52    458s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:32:52    458s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:32:52    458s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:52    458s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:32:52    458s] [NR-eGR] ========================================
[12/14 20:32:52    458s] [NR-eGR] 
[12/14 20:32:52    458s] (I)       After initializing earlyGlobalRoute syMemory usage = 1791.2 MB
[12/14 20:32:52    458s] (I)       Loading and dumping file time : 0.11 seconds
[12/14 20:32:52    458s] (I)       ============= Initialization =============
[12/14 20:32:52    458s] (I)       totalPins=73166  totalGlobalPin=72649 (99.29%)
[12/14 20:32:52    458s] (I)       total 2D Cap : 3528061 = (1808304 H, 1719757 V)
[12/14 20:32:52    458s] [NR-eGR] Layer group 1: route 20849 net(s) in layer range [2, 9]
[12/14 20:32:52    458s] (I)       ============  Phase 1a Route ============
[12/14 20:32:52    458s] (I)       Phase 1a runs 0.04 seconds
[12/14 20:32:52    458s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/14 20:32:52    458s] (I)       Usage: 222971 = (110115 H, 112856 V) = (6.09% H, 6.56% V) = (3.171e+05um H, 3.250e+05um V)
[12/14 20:32:52    458s] (I)       
[12/14 20:32:52    458s] (I)       ============  Phase 1b Route ============
[12/14 20:32:52    458s] (I)       Phase 1b runs 0.01 seconds
[12/14 20:32:52    458s] (I)       Usage: 223951 = (110838 H, 113113 V) = (6.13% H, 6.58% V) = (3.192e+05um H, 3.258e+05um V)
[12/14 20:32:52    458s] (I)       
[12/14 20:32:52    458s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 5.14% V. EstWL: 6.449789e+05um
[12/14 20:32:52    458s] (I)       ============  Phase 1c Route ============
[12/14 20:32:52    458s] (I)       Level2 Grid: 49 x 49
[12/14 20:32:52    458s] (I)       Phase 1c runs 0.00 seconds
[12/14 20:32:52    458s] (I)       Usage: 223951 = (110838 H, 113113 V) = (6.13% H, 6.58% V) = (3.192e+05um H, 3.258e+05um V)
[12/14 20:32:52    458s] (I)       
[12/14 20:32:52    458s] (I)       ============  Phase 1d Route ============
[12/14 20:32:52    458s] (I)       Phase 1d runs 0.01 seconds
[12/14 20:32:52    458s] (I)       Usage: 223983 = (110866 H, 113117 V) = (6.13% H, 6.58% V) = (3.193e+05um H, 3.258e+05um V)
[12/14 20:32:52    458s] (I)       
[12/14 20:32:52    458s] (I)       ============  Phase 1e Route ============
[12/14 20:32:52    458s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:32:52    458s] (I)       Usage: 223983 = (110866 H, 113117 V) = (6.13% H, 6.58% V) = (3.193e+05um H, 3.258e+05um V)
[12/14 20:32:52    458s] (I)       
[12/14 20:32:52    458s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 5.09% V. EstWL: 6.450710e+05um
[12/14 20:32:52    458s] [NR-eGR] 
[12/14 20:32:52    458s] (I)       ============  Phase 1l Route ============
[12/14 20:32:52    458s] (I)       Phase 1l runs 0.05 seconds
[12/14 20:32:52    458s] (I)       
[12/14 20:32:52    458s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/14 20:32:52    458s] [NR-eGR]                OverCon         OverCon         OverCon            
[12/14 20:32:52    458s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[12/14 20:32:52    458s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)    OverCon 
[12/14 20:32:52    458s] [NR-eGR] ------------------------------------------------------------------
[12/14 20:32:52    458s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:32:52    458s] [NR-eGR] Layer2    6655(11.44%)     960( 1.65%)      37( 0.06%)   (13.15%) 
[12/14 20:32:52    458s] [NR-eGR] Layer3       5( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/14 20:32:52    458s] [NR-eGR] Layer4     345( 0.59%)       6( 0.01%)       0( 0.00%)   ( 0.60%) 
[12/14 20:32:52    458s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:32:52    458s] [NR-eGR] Layer6       7( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/14 20:32:52    458s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:32:52    458s] [NR-eGR] Layer8       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:32:52    458s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:32:52    458s] [NR-eGR] ------------------------------------------------------------------
[12/14 20:32:52    458s] [NR-eGR] Total     7013( 1.55%)     966( 0.21%)      37( 0.01%)   ( 1.77%) 
[12/14 20:32:52    458s] [NR-eGR] 
[12/14 20:32:52    458s] (I)       Total Global Routing Runtime: 0.18 seconds
[12/14 20:32:52    458s] (I)       total 2D Cap : 3589818 = (1835800 H, 1754018 V)
[12/14 20:32:52    458s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.30% V
[12/14 20:32:52    458s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.51% V
[12/14 20:32:52    458s] Early Global Route congestion estimation runtime: 0.31 seconds, mem = 1791.2M
[12/14 20:32:52    458s] [hotspot] +------------+---------------+---------------+
[12/14 20:32:52    458s] [hotspot] |            |   max hotspot | total hotspot |
[12/14 20:32:52    458s] [hotspot] +------------+---------------+---------------+
[12/14 20:32:52    458s] [hotspot] | normalized |          0.89 |          0.89 |
[12/14 20:32:52    458s] [hotspot] +------------+---------------+---------------+
[12/14 20:32:52    458s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 0.89 (area is in unit of 4 std-cell row bins)
[12/14 20:32:52    458s] [hotspot] max/total 0.89/0.89, big hotspot (>10) total 0.00
[12/14 20:32:52    458s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/14 20:32:52    458s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:32:52    458s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/14 20:32:52    458s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:32:52    458s] [hotspot] |  1  |   256.00   325.12   290.56   371.20 |        0.89   |
[12/14 20:32:52    458s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:32:52    458s] Skipped repairing congestion.
[12/14 20:32:52    458s] Starting Early Global Route wiring: mem = 1791.2M
[12/14 20:32:52    458s] (I)       ============= track Assignment ============
[12/14 20:32:52    458s] (I)       extract Global 3D Wires
[12/14 20:32:52    458s] (I)       Extract Global WL : time=0.01
[12/14 20:32:52    458s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/14 20:32:52    458s] (I)       Initialization real time=0.00 seconds
[12/14 20:32:52    458s] (I)       Run Multi-thread track assignment
[12/14 20:32:52    459s] (I)       merging nets...
[12/14 20:32:52    459s] (I)       merging nets done
[12/14 20:32:52    459s] (I)       Kernel real time=0.13 seconds
[12/14 20:32:52    459s] (I)       End Greedy Track Assignment
[12/14 20:32:52    459s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:52    459s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 73555
[12/14 20:32:52    459s] [NR-eGR] Layer2(M2)(V) length: 1.342243e+05um, number of vias: 94333
[12/14 20:32:52    459s] [NR-eGR] Layer3(M3)(H) length: 2.725278e+05um, number of vias: 29353
[12/14 20:32:52    459s] [NR-eGR] Layer4(M4)(V) length: 1.425893e+05um, number of vias: 5952
[12/14 20:32:52    459s] [NR-eGR] Layer5(M5)(H) length: 5.221799e+04um, number of vias: 4542
[12/14 20:32:52    459s] [NR-eGR] Layer6(M6)(V) length: 5.912185e+04um, number of vias: 381
[12/14 20:32:52    459s] [NR-eGR] Layer7(M7)(H) length: 2.960940e+03um, number of vias: 330
[12/14 20:32:52    459s] [NR-eGR] Layer8(M8)(V) length: 8.092544e+03um, number of vias: 2
[12/14 20:32:52    459s] [NR-eGR] Layer9(M9)(H) length: 5.520000e+01um, number of vias: 0
[12/14 20:32:52    459s] [NR-eGR] Total length: 6.717900e+05um, number of vias: 208448
[12/14 20:32:52    459s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:52    459s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[12/14 20:32:52    459s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:32:52    459s] Early Global Route wiring runtime: 0.67 seconds, mem = 1791.2M
[12/14 20:32:52    459s] End of congRepair (cpu=0:00:01.0, real=0:00:00.0)
[12/14 20:32:52    459s]     Congestion Repair done. (took cpu=0:00:01.0 real=0:00:00.6)
[12/14 20:32:52    459s] 
[12/14 20:32:52    459s] CCOpt: Done with congestion repair using flow wrapper.
[12/14 20:32:52    459s] 
[12/14 20:32:52    459s] Net route status summary:
[12/14 20:32:52    459s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=8, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[12/14 20:32:52    459s]   Non-clock: 22993 (unrouted=2144, trialRouted=20849, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2144, (crossesIlmBounday AND tooFewTerms=0)])
[12/14 20:32:52    459s] OPERPROF: Starting DPlace-Init at level 1, MEM:1791.2M
[12/14 20:32:52    459s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1791.2M
[12/14 20:32:52    459s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1791.2M
[12/14 20:32:52    459s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1791.2M
[12/14 20:32:52    459s] Core basic site is unit
[12/14 20:32:52    459s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:32:52    459s] Mark StBox On SiteArr starts
[12/14 20:32:52    459s] Mark StBox On SiteArr ends
[12/14 20:32:52    459s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.190, REAL:0.065, MEM:1791.2M
[12/14 20:32:52    459s] OPERPROF:       Starting CMU at level 4, MEM:1791.2M
[12/14 20:32:52    459s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1791.2M
[12/14 20:32:52    459s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.210, REAL:0.082, MEM:1791.2M
[12/14 20:32:52    459s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.210, REAL:0.082, MEM:1791.2M
[12/14 20:32:52    459s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1791.2MB).
[12/14 20:32:52    459s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.105, MEM:1791.2M
[12/14 20:32:52    459s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:09.4 real=0:00:04.7)
[12/14 20:32:52    459s]   Clock implementation routing done.
[12/14 20:32:52    459s]   Leaving CCOpt scope - extractRC...
[12/14 20:32:52    459s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/14 20:32:52    459s] Extraction called for design 'FLT' of instances=19021 and nets=23001 using extraction engine 'preRoute' .
[12/14 20:32:52    459s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/14 20:32:52    459s] Type 'man IMPEXT-3530' for more detail.
[12/14 20:32:52    459s] PreRoute RC Extraction called for design FLT.
[12/14 20:32:52    459s] RC Extraction called in multi-corner(3) mode.
[12/14 20:32:52    459s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/14 20:32:52    459s] Type 'man IMPEXT-6197' for more detail.
[12/14 20:32:52    459s] RCMode: PreRoute
[12/14 20:32:52    459s]       RC Corner Indexes            0       1       2   
[12/14 20:32:52    459s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/14 20:32:52    459s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:32:52    459s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:32:52    459s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:32:52    459s] Shrink Factor                : 1.00000
[12/14 20:32:52    459s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/14 20:32:52    459s] Updating RC grid for preRoute extraction ...
[12/14 20:32:52    459s] Initializing multi-corner resistance tables ...
[12/14 20:32:53    460s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1791.191M)
[12/14 20:32:53    460s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/14 20:32:53    460s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/14 20:32:53    460s] End AAE Lib Interpolated Model. (MEM=1791.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:32:53    460s]   Clock DAG stats after routing clock trees:
[12/14 20:32:53    460s]     cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:53    460s]     cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:53    460s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:53    460s]     sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:53    460s]     wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.867pF, total=1.067pF
[12/14 20:32:53    460s]     wire lengths     : top=0.000um, trunk=1410.800um, leaf=6233.280um, total=7644.080um
[12/14 20:32:53    460s]   Clock DAG net violations after routing clock trees: none
[12/14 20:32:53    460s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/14 20:32:53    460s]     Trunk : target=0.200ns count=2 avg=0.139ns sd=0.036ns min=0.113ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:53    460s]     Leaf  : target=0.200ns count=6 avg=0.183ns sd=0.011ns min=0.169ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:53    460s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/14 20:32:53    460s]      Bufs: NBUFFX32: 7 
[12/14 20:32:53    460s]   Primary reporting skew group after routing clock trees:
[12/14 20:32:53    460s]     skew_group Clk_clk/func_mode: insertion delay [min=0.942, max=0.970, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.942, 0.970} (wid=0.037 ws=0.031) (gid=0.943 gs=0.021)
[12/14 20:32:53    460s]   Skew group summary after routing clock trees:
[12/14 20:32:53    460s]     skew_group Clk_clk/func_mode: insertion delay [min=0.942, max=0.970, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.942, 0.970} (wid=0.037 ws=0.031) (gid=0.943 gs=0.021)
[12/14 20:32:53    460s]   Clock network insertion delays are now [0.942ns, 0.970ns] average 0.959ns std.dev 0.006ns
[12/14 20:32:53    460s]   CCOpt::Phase::Routing done. (took cpu=0:00:09.6 real=0:00:04.9)
[12/14 20:32:53    460s]   CCOpt::Phase::PostConditioning...
[12/14 20:32:53    460s]   Switching to inst based legalization.
[12/14 20:32:53    460s]   PostConditioning...
[12/14 20:32:53    460s]     PostConditioning active optimizations:
[12/14 20:32:53    460s]      - DRV fixing with cell sizing and buffering
[12/14 20:32:53    460s]      - Skew fixing with cell sizing
[12/14 20:32:53    460s]     
[12/14 20:32:53    460s]     Currently running CTS, using active skew data
[12/14 20:32:53    460s]     Reset bufferability constraints...
[12/14 20:32:53    460s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/14 20:32:53    460s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:53    460s]     Upsizing to fix DRVs...
[12/14 20:32:53    460s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[12/14 20:32:53    460s]     CCOpt-PostConditioning: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/14 20:32:53    460s]     
[12/14 20:32:53    460s]     PRO Statistics: Fix DRVs (initial upsizing):
[12/14 20:32:53    460s]     ============================================
[12/14 20:32:53    460s]     
[12/14 20:32:53    460s]     Cell changes by Net Type:
[12/14 20:32:53    460s]     
[12/14 20:32:53    460s]     ---------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/14 20:32:53    460s]     ---------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]     top                0            0           0            0                    0                  0
[12/14 20:32:53    460s]     trunk              0            0           0            0                    0                  0
[12/14 20:32:53    460s]     leaf               0            0           0            0                    0                  0
[12/14 20:32:53    460s]     ---------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[12/14 20:32:53    460s]     ---------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]     
[12/14 20:32:53    460s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/14 20:32:53    460s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/14 20:32:53    460s]     
[12/14 20:32:53    460s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[12/14 20:32:53    460s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:53    460s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:53    460s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:53    460s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:53    460s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.867pF, total=1.067pF
[12/14 20:32:53    460s]       wire lengths     : top=0.000um, trunk=1410.800um, leaf=6233.280um, total=7644.080um
[12/14 20:32:53    460s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[12/14 20:32:53    460s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[12/14 20:32:53    460s]       Trunk : target=0.200ns count=2 avg=0.139ns sd=0.036ns min=0.113ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:53    460s]       Leaf  : target=0.200ns count=6 avg=0.183ns sd=0.011ns min=0.169ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:53    460s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[12/14 20:32:53    460s]        Bufs: NBUFFX32: 7 
[12/14 20:32:53    460s]     Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
[12/14 20:32:53    460s]       skew_group Clk_clk/func_mode: insertion delay [min=0.942, max=0.970, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.942, 0.970} (wid=0.037 ws=0.031) (gid=0.943 gs=0.021)
[12/14 20:32:53    460s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[12/14 20:32:53    460s]       skew_group Clk_clk/func_mode: insertion delay [min=0.942, max=0.970, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.942, 0.970} (wid=0.037 ws=0.031) (gid=0.943 gs=0.021)
[12/14 20:32:53    460s]     Clock network insertion delays are now [0.942ns, 0.970ns] average 0.959ns std.dev 0.006ns
[12/14 20:32:53    460s]     Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:53    460s]     Recomputing CTS skew targets...
[12/14 20:32:53    460s]     Resolving skew group constraints...
[12/14 20:32:53    460s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[12/14 20:32:53    460s]     Resolving skew group constraints done.
[12/14 20:32:53    460s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:53    460s]     Fixing DRVs...
[12/14 20:32:53    460s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/14 20:32:53    460s]     CCOpt-PostConditioning: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/14 20:32:53    460s]     
[12/14 20:32:53    460s]     PRO Statistics: Fix DRVs (cell sizing):
[12/14 20:32:53    460s]     =======================================
[12/14 20:32:53    460s]     
[12/14 20:32:53    460s]     Cell changes by Net Type:
[12/14 20:32:53    460s]     
[12/14 20:32:53    460s]     ---------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/14 20:32:53    460s]     ---------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]     top                0            0           0            0                    0                  0
[12/14 20:32:53    460s]     trunk              0            0           0            0                    0                  0
[12/14 20:32:53    460s]     leaf               0            0           0            0                    0                  0
[12/14 20:32:53    460s]     ---------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[12/14 20:32:53    460s]     ---------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]     
[12/14 20:32:53    460s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/14 20:32:53    460s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/14 20:32:53    460s]     
[12/14 20:32:53    460s]     Clock DAG stats PostConditioning after DRV fixing:
[12/14 20:32:53    460s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:53    460s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:53    460s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:53    460s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:53    460s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.867pF, total=1.067pF
[12/14 20:32:53    460s]       wire lengths     : top=0.000um, trunk=1410.800um, leaf=6233.280um, total=7644.080um
[12/14 20:32:53    460s]     Clock DAG net violations PostConditioning after DRV fixing: none
[12/14 20:32:53    460s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[12/14 20:32:53    460s]       Trunk : target=0.200ns count=2 avg=0.139ns sd=0.036ns min=0.113ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:53    460s]       Leaf  : target=0.200ns count=6 avg=0.183ns sd=0.011ns min=0.169ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:53    460s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[12/14 20:32:53    460s]        Bufs: NBUFFX32: 7 
[12/14 20:32:53    460s]     Primary reporting skew group PostConditioning after DRV fixing:
[12/14 20:32:53    460s]       skew_group Clk_clk/func_mode: insertion delay [min=0.942, max=0.970, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.942, 0.970} (wid=0.037 ws=0.031) (gid=0.943 gs=0.021)
[12/14 20:32:53    460s]     Skew group summary PostConditioning after DRV fixing:
[12/14 20:32:53    460s]       skew_group Clk_clk/func_mode: insertion delay [min=0.942, max=0.970, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.942, 0.970} (wid=0.037 ws=0.031) (gid=0.943 gs=0.021)
[12/14 20:32:53    460s]     Clock network insertion delays are now [0.942ns, 0.970ns] average 0.959ns std.dev 0.006ns
[12/14 20:32:53    460s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:53    460s]     Buffering to fix DRVs...
[12/14 20:32:53    460s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/14 20:32:53    460s]     Inserted 0 buffers and inverters.
[12/14 20:32:53    460s] success count. Default: 0, QS: 0, QD: 0
[12/14 20:32:53    460s]     CCOpt-PostConditioning: nets considered: 8, nets tested: 8, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[12/14 20:32:53    460s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/14 20:32:53    460s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:53    460s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:53    460s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:53    460s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:53    460s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.867pF, total=1.067pF
[12/14 20:32:53    460s]       wire lengths     : top=0.000um, trunk=1410.800um, leaf=6233.280um, total=7644.080um
[12/14 20:32:53    460s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[12/14 20:32:53    460s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/14 20:32:53    460s]       Trunk : target=0.200ns count=2 avg=0.139ns sd=0.036ns min=0.113ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:53    460s]       Leaf  : target=0.200ns count=6 avg=0.183ns sd=0.011ns min=0.169ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:53    460s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/14 20:32:53    460s]        Bufs: NBUFFX32: 7 
[12/14 20:32:53    460s]     Primary reporting skew group PostConditioning after re-buffering DRV fixing:
[12/14 20:32:53    460s]       skew_group Clk_clk/func_mode: insertion delay [min=0.942, max=0.970, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.942, 0.970} (wid=0.037 ws=0.031) (gid=0.943 gs=0.021)
[12/14 20:32:53    460s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/14 20:32:53    460s]       skew_group Clk_clk/func_mode: insertion delay [min=0.942, max=0.970, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.942, 0.970} (wid=0.037 ws=0.031) (gid=0.943 gs=0.021)
[12/14 20:32:53    460s]     Clock network insertion delays are now [0.942ns, 0.970ns] average 0.959ns std.dev 0.006ns
[12/14 20:32:53    460s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:53    460s] 
[12/14 20:32:53    460s] Slew Diagnostics: After DRV fixing
[12/14 20:32:53    460s] ==================================
[12/14 20:32:53    460s] 
[12/14 20:32:53    460s] Global Causes:
[12/14 20:32:53    460s] 
[12/14 20:32:53    460s] -----
[12/14 20:32:53    460s] Cause
[12/14 20:32:53    460s] -----
[12/14 20:32:53    460s]   (empty table)
[12/14 20:32:53    460s] -----
[12/14 20:32:53    460s] 
[12/14 20:32:53    460s] Top 5 overslews:
[12/14 20:32:53    460s] 
[12/14 20:32:53    460s] ---------------------------------
[12/14 20:32:53    460s] Overslew    Causes    Driving Pin
[12/14 20:32:53    460s] ---------------------------------
[12/14 20:32:53    460s]   (empty table)
[12/14 20:32:53    460s] ---------------------------------
[12/14 20:32:53    460s] 
[12/14 20:32:53    460s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/14 20:32:53    460s] 
[12/14 20:32:53    460s] -------------------
[12/14 20:32:53    460s] Cause    Occurences
[12/14 20:32:53    460s] -------------------
[12/14 20:32:53    460s]   (empty table)
[12/14 20:32:53    460s] -------------------
[12/14 20:32:53    460s] 
[12/14 20:32:53    460s] Violation diagnostics counts from the 0 nodes that have violations:
[12/14 20:32:53    460s] 
[12/14 20:32:53    460s] -------------------
[12/14 20:32:53    460s] Cause    Occurences
[12/14 20:32:53    460s] -------------------
[12/14 20:32:53    460s]   (empty table)
[12/14 20:32:53    460s] -------------------
[12/14 20:32:53    460s] 
[12/14 20:32:53    460s]     Fixing Skew by cell sizing...
[12/14 20:32:53    460s] Path optimization required 0 stage delay updates 
[12/14 20:32:53    460s]     Resized 0 clock insts to decrease delay.
[12/14 20:32:53    460s] Fixing short paths with downsize only
[12/14 20:32:53    460s] Path optimization required 0 stage delay updates 
[12/14 20:32:53    460s]     Resized 0 clock insts to increase delay.
[12/14 20:32:53    460s]     
[12/14 20:32:53    460s]     PRO Statistics: Fix Skew (cell sizing):
[12/14 20:32:53    460s]     =======================================
[12/14 20:32:53    460s]     
[12/14 20:32:53    460s]     Cell changes by Net Type:
[12/14 20:32:53    460s]     
[12/14 20:32:53    460s]     ---------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/14 20:32:53    460s]     ---------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]     top                0            0           0            0                    0                  0
[12/14 20:32:53    460s]     trunk              0            0           0            0                    0                  0
[12/14 20:32:53    460s]     leaf               0            0           0            0                    0                  0
[12/14 20:32:53    460s]     ---------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[12/14 20:32:53    460s]     ---------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]     
[12/14 20:32:53    460s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/14 20:32:53    460s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/14 20:32:53    460s]     
[12/14 20:32:53    460s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[12/14 20:32:53    460s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:53    460s]       cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:53    460s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:53    460s]       sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:53    460s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.867pF, total=1.067pF
[12/14 20:32:53    460s]       wire lengths     : top=0.000um, trunk=1410.800um, leaf=6233.280um, total=7644.080um
[12/14 20:32:53    460s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[12/14 20:32:53    460s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[12/14 20:32:53    460s]       Trunk : target=0.200ns count=2 avg=0.139ns sd=0.036ns min=0.113ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:53    460s]       Leaf  : target=0.200ns count=6 avg=0.183ns sd=0.011ns min=0.169ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:53    460s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[12/14 20:32:53    460s]        Bufs: NBUFFX32: 7 
[12/14 20:32:53    460s]     Primary reporting skew group PostConditioning after skew fixing by cell sizing:
[12/14 20:32:53    460s]       skew_group Clk_clk/func_mode: insertion delay [min=0.942, max=0.970, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.942, 0.970} (wid=0.037 ws=0.031) (gid=0.943 gs=0.021)
[12/14 20:32:53    460s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[12/14 20:32:53    460s]       skew_group Clk_clk/func_mode: insertion delay [min=0.942, max=0.970, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.942, 0.970} (wid=0.037 ws=0.031) (gid=0.943 gs=0.021)
[12/14 20:32:53    460s]     Clock network insertion delays are now [0.942ns, 0.970ns] average 0.959ns std.dev 0.006ns
[12/14 20:32:53    460s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:53    460s]     Reconnecting optimized routes...
[12/14 20:32:53    460s]     Reset timing graph...
[12/14 20:32:53    460s] Ignoring AAE DB Resetting ...
[12/14 20:32:53    460s]     Reset timing graph done.
[12/14 20:32:53    460s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:53    460s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[12/14 20:32:53    460s]     Set dirty flag on 0 insts, 0 nets
[12/14 20:32:53    460s]     Leaving CCOpt scope - extractRC...
[12/14 20:32:53    460s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/14 20:32:53    460s] Extraction called for design 'FLT' of instances=19021 and nets=23001 using extraction engine 'preRoute' .
[12/14 20:32:53    460s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/14 20:32:53    460s] Type 'man IMPEXT-3530' for more detail.
[12/14 20:32:53    460s] PreRoute RC Extraction called for design FLT.
[12/14 20:32:53    460s] RC Extraction called in multi-corner(3) mode.
[12/14 20:32:53    460s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/14 20:32:53    460s] Type 'man IMPEXT-6197' for more detail.
[12/14 20:32:53    460s] RCMode: PreRoute
[12/14 20:32:53    460s]       RC Corner Indexes            0       1       2   
[12/14 20:32:53    460s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/14 20:32:53    460s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:32:53    460s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:32:53    460s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:32:53    460s] Shrink Factor                : 1.00000
[12/14 20:32:53    460s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/14 20:32:53    460s] Updating RC grid for preRoute extraction ...
[12/14 20:32:53    460s] Initializing multi-corner resistance tables ...
[12/14 20:32:53    460s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1848.426M)
[12/14 20:32:53    460s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/14 20:32:53    460s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/14 20:32:53    460s]   PostConditioning done.
[12/14 20:32:53    460s] Net route status summary:
[12/14 20:32:53    460s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=8, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[12/14 20:32:53    460s]   Non-clock: 22993 (unrouted=2144, trialRouted=20849, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2144, (crossesIlmBounday AND tooFewTerms=0)])
[12/14 20:32:53    460s]   Update timing and DAG stats after post-conditioning...
[12/14 20:32:53    460s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:53    460s] End AAE Lib Interpolated Model. (MEM=1848.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:32:53    460s]   Clock DAG stats after post-conditioning:
[12/14 20:32:53    460s]     cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:53    460s]     cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:53    460s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:53    460s]     sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:53    460s]     wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.867pF, total=1.067pF
[12/14 20:32:53    460s]     wire lengths     : top=0.000um, trunk=1410.800um, leaf=6233.280um, total=7644.080um
[12/14 20:32:53    460s]   Clock DAG net violations after post-conditioning: none
[12/14 20:32:53    460s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/14 20:32:53    460s]     Trunk : target=0.200ns count=2 avg=0.139ns sd=0.036ns min=0.113ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:53    460s]     Leaf  : target=0.200ns count=6 avg=0.183ns sd=0.011ns min=0.169ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:53    460s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/14 20:32:53    460s]      Bufs: NBUFFX32: 7 
[12/14 20:32:53    460s]   Primary reporting skew group after post-conditioning:
[12/14 20:32:53    460s]     skew_group Clk_clk/func_mode: insertion delay [min=0.942, max=0.970, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.942, 0.970} (wid=0.037 ws=0.031) (gid=0.943 gs=0.021)
[12/14 20:32:53    460s]   Skew group summary after post-conditioning:
[12/14 20:32:53    460s]     skew_group Clk_clk/func_mode: insertion delay [min=0.942, max=0.970, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.942, 0.970} (wid=0.037 ws=0.031) (gid=0.943 gs=0.021)
[12/14 20:32:53    460s]   Clock network insertion delays are now [0.942ns, 0.970ns] average 0.959ns std.dev 0.006ns
[12/14 20:32:53    460s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/14 20:32:53    460s]   Post-balance tidy up or trial balance steps...
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   Clock DAG stats at end of CTS:
[12/14 20:32:53    460s]   ==============================
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   -------------------------------------------------------------
[12/14 20:32:53    460s]   Cell type                     Count    Area       Capacitance
[12/14 20:32:53    460s]   -------------------------------------------------------------
[12/14 20:32:53    460s]   Buffers                         7      387.072       0.016
[12/14 20:32:53    460s]   Inverters                       0        0.000       0.000
[12/14 20:32:53    460s]   Integrated Clock Gates          0        0.000       0.000
[12/14 20:32:53    460s]   Non-Integrated Clock Gates      0        0.000       0.000
[12/14 20:32:53    460s]   Clock Logic                     0        0.000       0.000
[12/14 20:32:53    460s]   All                             7      387.072       0.016
[12/14 20:32:53    460s]   -------------------------------------------------------------
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   Clock DAG wire lengths at end of CTS:
[12/14 20:32:53    460s]   =====================================
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   --------------------
[12/14 20:32:53    460s]   Type     Wire Length
[12/14 20:32:53    460s]   --------------------
[12/14 20:32:53    460s]   Top          0.000
[12/14 20:32:53    460s]   Trunk     1410.800
[12/14 20:32:53    460s]   Leaf      6233.280
[12/14 20:32:53    460s]   Total     7644.080
[12/14 20:32:53    460s]   --------------------
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   Clock DAG capacitances at end of CTS:
[12/14 20:32:53    460s]   =====================================
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   --------------------------------
[12/14 20:32:53    460s]   Type     Gate     Wire     Total
[12/14 20:32:53    460s]   --------------------------------
[12/14 20:32:53    460s]   Top      0.000    0.000    0.000
[12/14 20:32:53    460s]   Trunk    0.016    0.200    0.216
[12/14 20:32:53    460s]   Leaf     0.643    0.867    1.510
[12/14 20:32:53    460s]   Total    0.658    1.067    1.725
[12/14 20:32:53    460s]   --------------------------------
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   Clock DAG sink capacitances at end of CTS:
[12/14 20:32:53    460s]   ==========================================
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   --------------------------------------------------------
[12/14 20:32:53    460s]   Count    Total    Average    Std. Dev.    Min      Max
[12/14 20:32:53    460s]   --------------------------------------------------------
[12/14 20:32:53    460s]    462     0.643     0.001       0.000      0.001    0.001
[12/14 20:32:53    460s]   --------------------------------------------------------
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   Clock DAG net violations at end of CTS:
[12/14 20:32:53    460s]   =======================================
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   None
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/14 20:32:53    460s]   ====================================================================
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   --------------------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                    Over Target
[12/14 20:32:53    460s]   --------------------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]   Trunk       0.200       2       0.139       0.036      0.113    0.165    {1 <= 0.120ns, 1 <= 0.200ns}         -
[12/14 20:32:53    460s]   Leaf        0.200       6       0.183       0.011      0.169    0.193    {6 <= 0.200ns}                       -
[12/14 20:32:53    460s]   --------------------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   Clock DAG library cell distribution at end of CTS:
[12/14 20:32:53    460s]   ==================================================
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   -----------------------------------------
[12/14 20:32:53    460s]   Name        Type      Inst     Inst Area 
[12/14 20:32:53    460s]                         Count    (um^2)
[12/14 20:32:53    460s]   -----------------------------------------
[12/14 20:32:53    460s]   NBUFFX32    buffer      7       387.072
[12/14 20:32:53    460s]   -----------------------------------------
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   Primary reporting skew group summary at end of CTS:
[12/14 20:32:53    460s]   ===================================================
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]   Half-corner          Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/14 20:32:53    460s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]   dc_max:setup.late    Clk_clk/func_mode    0.942     0.970     0.028       0.362         0.031           0.021           0.959        0.006     100% {0.942, 0.970}
[12/14 20:32:53    460s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   Skew group summary at end of CTS:
[12/14 20:32:53    460s]   =================================
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]   Half-corner          Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/14 20:32:53    460s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]   dc_max:setup.late    Clk_clk/func_mode    0.942     0.970     0.028       0.362         0.031           0.021           0.959        0.006     100% {0.942, 0.970}
[12/14 20:32:53    460s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   Clock network insertion delays are now [0.942ns, 0.970ns] average 0.959ns std.dev 0.006ns
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   Found a total of 0 clock tree pins with a slew violation.
[12/14 20:32:53    460s]   
[12/14 20:32:53    460s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:32:53    460s] Synthesizing clock trees done.
[12/14 20:32:53    460s] Tidy Up And Update Timing...
[12/14 20:32:53    460s] Connecting clock gate test enables...
[12/14 20:32:53    460s] Connecting clock gate test enables done.
[12/14 20:32:53    460s] External - Set all clocks to propagated mode...
[12/14 20:32:53    460s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[12/14 20:32:53    460s]  * The following are in propagated mode:
[12/14 20:32:53    460s]    - SDC clock Clk_clk in view func_wc
[12/14 20:32:53    460s]    - SDC clock Clk_clk in view func_tc
[12/14 20:32:53    460s]    - SDC clock Clk_clk in view test_wc
[12/14 20:32:53    460s]    - SDC clock Clk_clk in view hold_bc
[12/14 20:32:53    460s]    - SDC clock Clk_clk in view hold_tc
[12/14 20:32:53    460s]    - SDC clock Clk_clk in view hold_wc
[12/14 20:32:53    460s] 
[12/14 20:32:53    460s] Setting all clocks to propagated mode.
[12/14 20:32:53    461s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.9 real=0:00:00.3)
[12/14 20:32:53    461s] Clock DAG stats after update timingGraph:
[12/14 20:32:53    461s]   cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:32:53    461s]   cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:32:53    461s]   cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:32:53    461s]   sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:32:53    461s]   wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.867pF, total=1.067pF
[12/14 20:32:53    461s]   wire lengths     : top=0.000um, trunk=1410.800um, leaf=6233.280um, total=7644.080um
[12/14 20:32:53    461s] Clock DAG net violations after update timingGraph: none
[12/14 20:32:53    461s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/14 20:32:53    461s]   Trunk : target=0.200ns count=2 avg=0.139ns sd=0.036ns min=0.113ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:32:53    461s]   Leaf  : target=0.200ns count=6 avg=0.183ns sd=0.011ns min=0.169ns max=0.193ns {6 <= 0.200ns}
[12/14 20:32:53    461s] Clock DAG library cell distribution after update timingGraph {count}:
[12/14 20:32:53    461s]    Bufs: NBUFFX32: 7 
[12/14 20:32:53    461s] Primary reporting skew group after update timingGraph:
[12/14 20:32:53    461s]   skew_group Clk_clk/func_mode: insertion delay [min=0.942, max=0.970, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.942, 0.970} (wid=0.037 ws=0.031) (gid=0.943 gs=0.021)
[12/14 20:32:53    461s] Skew group summary after update timingGraph:
[12/14 20:32:53    461s]   skew_group Clk_clk/func_mode: insertion delay [min=0.942, max=0.970, avg=0.959, sd=0.006], skew [0.028 vs 0.362], 100% {0.942, 0.970} (wid=0.037 ws=0.031) (gid=0.943 gs=0.021)
[12/14 20:32:53    461s] Clock network insertion delays are now [0.942ns, 0.970ns] average 0.959ns std.dev 0.006ns
[12/14 20:32:53    461s] Logging CTS constraint violations...
[12/14 20:32:53    461s]   No violations found.
[12/14 20:32:53    461s] Logging CTS constraint violations done.
[12/14 20:32:53    461s] Tidy Up And Update Timing done. (took cpu=0:00:01.0 real=0:00:00.4)
[12/14 20:32:53    461s] Copying last skew targets (including wire skew targets) from Clk_clk/func_mode to Clk_clk/hold_mode (the duplicate skew group).
[12/14 20:32:53    461s] Copying last insertion target (including wire insertion delay target) from Clk_clk/func_mode to Clk_clk/hold_mode (the duplicate skew group).
[12/14 20:32:53    461s] Copying last skew targets (including wire skew targets) from Clk_clk/func_mode to Clk_clk/test_mode (the duplicate skew group).
[12/14 20:32:53    461s] Copying last insertion target (including wire insertion delay target) from Clk_clk/func_mode to Clk_clk/test_mode (the duplicate skew group).
[12/14 20:32:53    461s] Runtime done. (took cpu=0:00:20.1 real=0:00:13.0)
[12/14 20:32:53    461s] Runtime Report Coverage % = 99.3
[12/14 20:32:53    461s] Runtime Summary
[12/14 20:32:53    461s] ===============
[12/14 20:32:53    461s] Clock Runtime:  (38%) Core CTS           4.95 (Init 1.64, Construction 2.28, Implementation 0.30, eGRPC 0.29, PostConditioning 0.11, Other 0.34)
[12/14 20:32:53    461s] Clock Runtime:  (47%) CTS services       6.18 (RefinePlace 1.19, EarlyGlobalClock 0.93, NanoRoute 3.39, ExtractRC 0.67)
[12/14 20:32:53    461s] Clock Runtime:  (13%) Other CTS          1.80 (Init 0.85, CongRepair 0.62, TimingUpdate 0.33)
[12/14 20:32:53    461s] Clock Runtime: (100%) Total             12.94
[12/14 20:32:53    461s] 
[12/14 20:32:53    461s] 
[12/14 20:32:53    461s] Runtime Summary:
[12/14 20:32:53    461s] ================
[12/14 20:32:53    461s] 
[12/14 20:32:53    461s] ------------------------------------------------------------------------------------------------------------------
[12/14 20:32:53    461s] wall   % time  children  called  name
[12/14 20:32:53    461s] ------------------------------------------------------------------------------------------------------------------
[12/14 20:32:53    461s] 13.03  100.00   13.03      0       
[12/14 20:32:53    461s] 13.03  100.00   12.94      1     Runtime
[12/14 20:32:53    461s]  1.05    8.04    1.05      1     CCOpt::Phase::Initialization
[12/14 20:32:53    461s]  1.05    8.04    1.05      1       Check Prerequisites
[12/14 20:32:53    461s]  0.23    1.77    0.00      1         Leaving CCOpt scope - CheckPlace
[12/14 20:32:53    461s]  0.81    6.25    0.00      1         Validating CTS configuration
[12/14 20:32:53    461s]  0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[12/14 20:32:53    461s]  1.34   10.25    1.33      1     CCOpt::Phase::PreparingToBalance
[12/14 20:32:53    461s]  0.61    4.72    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/14 20:32:53    461s]  0.12    0.93    0.00      1       Legalization setup
[12/14 20:32:53    461s]  0.60    4.57    0.00      1       Validating CTS configuration
[12/14 20:32:53    461s]  0.10    0.74    0.00      1     Preparing To Balance
[12/14 20:32:53    461s]  2.91   22.31    2.91      1     CCOpt::Phase::Construction
[12/14 20:32:53    461s]  1.29    9.93    1.29      1       Stage::Clustering
[12/14 20:32:53    461s]  1.11    8.55    1.09      1         Clustering
[12/14 20:32:53    461s]  0.00    0.00    0.00      1           Initialize for clustering
[12/14 20:32:53    461s]  0.45    3.42    0.00      1           Bottom-up phase
[12/14 20:32:53    461s]  0.64    4.93    0.50      1           Legalizing clock trees
[12/14 20:32:53    461s]  0.50    3.80    0.00      1             Leaving CCOpt scope - ClockRefiner
[12/14 20:32:53    461s]  0.18    1.37    0.13      1         Update congestion based capacitance
[12/14 20:32:53    461s]  0.13    1.03    0.00      1           Leaving CCOpt scope - extractRC
[12/14 20:32:53    461s]  0.02    0.17    0.02      1       Stage::DRV Fixing
[12/14 20:32:53    461s]  0.01    0.09    0.00      1         Fixing clock tree slew time and max cap violations
[12/14 20:32:53    461s]  0.01    0.08    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[12/14 20:32:53    461s]  1.59   12.20    1.59      1       Stage::Insertion Delay Reduction
[12/14 20:32:53    461s]  0.31    2.39    0.00      1         Removing unnecessary root buffering
[12/14 20:32:53    461s]  0.01    0.07    0.00      1         Removing unconstrained drivers
[12/14 20:32:53    461s]  0.03    0.19    0.00      1         Reducing insertion delay 1
[12/14 20:32:53    461s]  0.31    2.35    0.00      1         Removing longest path buffering
[12/14 20:32:53    461s]  0.94    7.19    0.00      1         Reducing insertion delay 2
[12/14 20:32:53    461s]  0.63    4.84    0.63      1     CCOpt::Phase::Implementation
[12/14 20:32:53    461s]  0.05    0.40    0.05      1       Stage::Reducing Power
[12/14 20:32:53    461s]  0.03    0.22    0.00      1         Improving clock tree routing
[12/14 20:32:53    461s]  0.01    0.10    0.00      1         Reducing clock tree power 1
[12/14 20:32:53    461s]  0.01    0.07    0.00      1         Reducing clock tree power 2
[12/14 20:32:53    461s]  0.15    1.13    0.14      1       Stage::Balancing
[12/14 20:32:53    461s]  0.07    0.55    0.07      1         Approximately balancing fragments step
[12/14 20:32:53    461s]  0.03    0.25    0.00      1           Resolve constraints - Approximately balancing fragments
[12/14 20:32:53    461s]  0.01    0.08    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/14 20:32:53    461s]  0.01    0.06    0.00      1           Moving gates to improve sub-tree skew
[12/14 20:32:53    461s]  0.01    0.07    0.00      1           Approximately balancing fragments bottom up
[12/14 20:32:53    461s]  0.01    0.04    0.00      1           Approximately balancing fragments, wire and cell delays
[12/14 20:32:53    461s]  0.01    0.09    0.00      1         Improving fragments clock skew
[12/14 20:32:53    461s]  0.03    0.25    0.02      1         Approximately balancing step
[12/14 20:32:53    461s]  0.02    0.14    0.00      1           Resolve constraints - Approximately balancing
[12/14 20:32:53    461s]  0.01    0.04    0.00      1           Approximately balancing, wire and cell delays
[12/14 20:32:53    461s]  0.01    0.08    0.00      1         Fixing clock tree overload
[12/14 20:32:53    461s]  0.01    0.07    0.00      1         Approximately balancing paths
[12/14 20:32:53    461s]  0.22    1.71    0.18      1       Stage::Polishing
[12/14 20:32:53    461s]  0.13    1.01    0.00      1         Leaving CCOpt scope - extractRC
[12/14 20:32:53    461s]  0.01    0.08    0.00      1         Merging balancing drivers for power
[12/14 20:32:53    461s]  0.01    0.08    0.00      1         Improving clock skew
[12/14 20:32:53    461s]  0.02    0.12    0.00      1         Reducing clock tree power 3
[12/14 20:32:53    461s]  0.01    0.08    0.00      1         Improving insertion delay
[12/14 20:32:53    461s]  0.21    1.60    0.20      1       Stage::Updating netlist
[12/14 20:32:53    461s]  0.20    1.54    0.00      1         Leaving CCOpt scope - ClockRefiner
[12/14 20:32:53    461s]  1.41   10.85    1.39      1     CCOpt::Phase::eGRPC
[12/14 20:32:53    461s]  0.67    5.15    0.49      1       Leaving CCOpt scope - Routing Tools
[12/14 20:32:53    461s]  0.49    3.76    0.00      1         Early Global Route - eGR only step
[12/14 20:32:53    461s]  0.13    1.02    0.00      1       Leaving CCOpt scope - extractRC
[12/14 20:32:53    461s]  0.01    0.10    0.00      1       Reset bufferability constraints
[12/14 20:32:53    461s]  0.01    0.09    0.00      1       Moving buffers
[12/14 20:32:53    461s]  0.00    0.01    0.00      1         Violation analysis
[12/14 20:32:53    461s]  0.02    0.16    0.00      1       Recomputing CTS skew targets
[12/14 20:32:53    461s]  0.02    0.13    0.00      1       Initial Pass of Downsizing Clock Tree Cells
[12/14 20:32:53    461s]  0.00    0.01    0.00      1         Artificially removing long paths
[12/14 20:32:53    461s]  0.00    0.01    0.00      1         Reverting Artificially removing long paths
[12/14 20:32:53    461s]  0.01    0.10    0.00      1       Fixing DRVs
[12/14 20:32:53    461s]  0.00    0.02    0.00      1       Reconnecting optimized routes
[12/14 20:32:53    461s]  0.01    0.10    0.00      1       Violation analysis
[12/14 20:32:53    461s]  0.50    3.83    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/14 20:32:53    461s]  4.85   37.25    4.82      1     CCOpt::Phase::Routing
[12/14 20:32:53    461s]  0.03    0.22    0.00      1       Update timing and DAG stats before routing clock trees
[12/14 20:32:53    461s]  4.66   35.77    4.45      1       Leaving CCOpt scope - Routing Tools
[12/14 20:32:53    461s]  0.44    3.39    0.00      1         Early Global Route - eGR->NR step
[12/14 20:32:53    461s]  3.39   25.98    0.00      1         NanoRoute
[12/14 20:32:53    461s]  0.62    4.79    0.00      1         Congestion Repair
[12/14 20:32:53    461s]  0.14    1.04    0.00      1       Leaving CCOpt scope - extractRC
[12/14 20:32:53    461s]  0.25    1.90    0.21      1     CCOpt::Phase::PostConditioning
[12/14 20:32:53    461s]  0.00    0.00    0.00      1       Reset bufferability constraints
[12/14 20:32:53    461s]  0.01    0.11    0.00      1       Upsizing to fix DRVs
[12/14 20:32:53    461s]  0.02    0.17    0.00      1       Recomputing CTS skew targets
[12/14 20:32:53    461s]  0.01    0.09    0.00      1       Fixing DRVs
[12/14 20:32:53    461s]  0.01    0.09    0.00      1       Buffering to fix DRVs
[12/14 20:32:53    461s]  0.01    0.10    0.00      1       Fixing Skew by cell sizing
[12/14 20:32:53    461s]  0.00    0.02    0.00      1       Reconnecting optimized routes
[12/14 20:32:53    461s]  0.13    1.03    0.00      1       Leaving CCOpt scope - extractRC
[12/14 20:32:53    461s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[12/14 20:32:53    461s]  0.01    0.11    0.00      1     Post-balance tidy up or trial balance steps
[12/14 20:32:53    461s]  0.39    2.98    0.33      1     Tidy Up And Update Timing
[12/14 20:32:53    461s]  0.33    2.56    0.00      1       External - Set all clocks to propagated mode
[12/14 20:32:53    461s] ------------------------------------------------------------------------------------------------------------------
[12/14 20:32:53    461s] 
[12/14 20:32:53    461s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/14 20:32:53    461s] Synthesizing clock trees with CCOpt done.
[12/14 20:32:53    461s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/14 20:32:53    461s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1884.4M
[12/14 20:32:53    461s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1884.4M
[12/14 20:32:53    461s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.014, MEM:1884.4M
[12/14 20:32:53    461s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.014, MEM:1884.4M
[12/14 20:32:53    461s] #spOpts: mergeVia=F 
[12/14 20:32:53    461s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1884.4M
[12/14 20:32:53    461s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1884.4M
[12/14 20:32:53    461s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.014, MEM:1884.4M
[12/14 20:32:53    461s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.014, MEM:1884.4M
[12/14 20:32:53    461s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[12/14 20:32:53    461s] [GPS-MSV]   Power Domain 'PD_CORE' (tag=1) Default
[12/14 20:32:53    461s] [GPS-MSV] Related mode (msv/opt) setting
[12/14 20:32:53    461s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[12/14 20:32:53    461s] GigaOpt running with 4 threads.
[12/14 20:32:53    461s] Info: 4 threads available for lower-level modules during optimization.
[12/14 20:32:53    461s] OPERPROF: Starting DPlace-Init at level 1, MEM:1884.4M
[12/14 20:32:53    461s] #spOpts: mergeVia=F 
[12/14 20:32:53    461s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1884.4M
[12/14 20:32:53    461s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1884.4M
[12/14 20:32:53    461s] OPERPROF:       Starting CMU at level 4, MEM:1884.4M
[12/14 20:32:53    461s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1884.4M
[12/14 20:32:53    461s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.016, MEM:1884.4M
[12/14 20:32:53    461s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.016, MEM:1884.4M
[12/14 20:32:53    461s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1884.4MB).
[12/14 20:32:53    461s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.037, MEM:1884.4M
[12/14 20:32:53    461s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[12/14 20:32:53    461s] 	Cell CGLNPRX2, site unit.
[12/14 20:32:53    461s] 	Cell CGLNPRX8, site unit.
[12/14 20:32:53    461s] 	Cell CGLNPSX16, site unit.
[12/14 20:32:53    461s] 	Cell CGLNPSX2, site unit.
[12/14 20:32:53    461s] 	Cell CGLNPSX4, site unit.
[12/14 20:32:53    461s] 	Cell CGLNPSX8, site unit.
[12/14 20:32:53    461s] 	Cell CGLPPRX2, site unit.
[12/14 20:32:53    461s] 	Cell CGLPPRX8, site unit.
[12/14 20:32:53    461s] 	Cell CGLPPSX16, site unit.
[12/14 20:32:53    461s] 	Cell CGLPPSX2, site unit.
[12/14 20:32:53    461s] 	Cell CGLPPSX4, site unit.
[12/14 20:32:53    461s] 	Cell CGLPPSX8, site unit.
[12/14 20:32:53    461s] 	Cell LSDNENCLX1, site unit.
[12/14 20:32:53    461s] 	Cell LSDNENCLX2, site unit.
[12/14 20:32:53    461s] 	Cell LSDNENCLX4, site unit.
[12/14 20:32:53    461s] 	Cell LSDNENCLX8, site unit.
[12/14 20:32:53    461s] 	Cell LSDNENX1, site unit.
[12/14 20:32:53    461s] 	Cell LSDNENX2, site unit.
[12/14 20:32:53    461s] 	Cell LSDNENX4, site unit.
[12/14 20:32:53    461s] 	Cell LSDNENX8, site unit.
[12/14 20:32:53    461s] 	...
[12/14 20:32:53    461s] 	Reporting only the 20 first cells found...
[12/14 20:32:53    461s] .
[12/14 20:32:53    461s] 
[12/14 20:32:53    461s] Creating Lib Analyzer ...
[12/14 20:32:53    461s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/14 20:32:54    461s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/14 20:32:54    461s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/14 20:32:54    461s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/14 20:32:54    461s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/14 20:32:54    461s] 
[12/14 20:32:54    462s] Creating Lib Analyzer, finished. 
[12/14 20:32:54    462s] Effort level <high> specified for reg2reg path_group
[12/14 20:32:54    462s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1262.6M, totSessionCpu=0:07:43 **
[12/14 20:32:54    462s] *** optDesign -postCTS ***
[12/14 20:32:54    462s] DRC Margin: user margin 0.0; extra margin 0.2
[12/14 20:32:54    462s] Hold Target Slack: user slack 0
[12/14 20:32:54    462s] Setup Target Slack: user slack 0; extra slack 0.1
[12/14 20:32:54    462s] setUsefulSkewMode -ecoRoute false
[12/14 20:32:54    462s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1831.1M
[12/14 20:32:54    462s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1831.1M
[12/14 20:32:54    462s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.015, MEM:1831.1M
[12/14 20:32:54    462s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.015, MEM:1831.1M
[12/14 20:32:54    462s] Multi-VT timing optimization disabled based on library information.
[12/14 20:32:54    462s] Deleting Cell Server ...
[12/14 20:32:54    462s] Deleting Lib Analyzer.
[12/14 20:32:54    462s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:32:54    462s] Summary for sequential cells identification: 
[12/14 20:32:54    462s]   Identified SBFF number: 42
[12/14 20:32:54    462s]   Identified MBFF number: 0
[12/14 20:32:54    462s]   Identified SB Latch number: 0
[12/14 20:32:54    462s]   Identified MB Latch number: 0
[12/14 20:32:54    462s]   Not identified SBFF number: 0
[12/14 20:32:54    462s]   Not identified MBFF number: 0
[12/14 20:32:54    462s]   Not identified SB Latch number: 0
[12/14 20:32:54    462s]   Not identified MB Latch number: 0
[12/14 20:32:54    462s]   Number of sequential cells which are not FFs: 14
[12/14 20:32:54    462s] Creating Cell Server, finished. 
[12/14 20:32:54    462s] 
[12/14 20:32:54    462s]  Visiting view : func_wc
[12/14 20:32:54    462s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:32:54    462s]  Visiting view : func_tc
[12/14 20:32:54    462s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:32:54    462s]  Visiting view : test_wc
[12/14 20:32:54    462s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:32:54    462s]  Visiting view : hold_bc
[12/14 20:32:54    462s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:32:54    462s]  Visiting view : hold_tc
[12/14 20:32:54    462s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:32:54    462s]  Visiting view : hold_wc
[12/14 20:32:54    462s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:32:54    462s]  Setting StdDelay to 51.80
[12/14 20:32:54    462s] Deleting Cell Server ...
[12/14 20:32:54    462s] Start to check current routing status for nets...
[12/14 20:32:55    462s] All nets are already routed correctly.
[12/14 20:32:55    462s] End to check current routing status for nets (mem=1831.1M)
[12/14 20:32:55    462s] ### Creating LA Mngr. totSessionCpu=0:07:43 mem=1897.9M
[12/14 20:32:55    463s] ### Creating LA Mngr, finished. totSessionCpu=0:07:44 mem=1897.9M
[12/14 20:32:56    464s] Compute RC Scale Done ...
[12/14 20:32:56    464s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1977.4M
[12/14 20:32:56    464s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1977.4M
[12/14 20:32:56    464s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1977.4M
[12/14 20:32:56    464s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.250, REAL:0.080, MEM:1977.4M
[12/14 20:32:56    464s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.270, REAL:0.093, MEM:1977.4M
[12/14 20:32:56    464s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.270, REAL:0.093, MEM:1977.4M
[12/14 20:32:56    464s] #################################################################################
[12/14 20:32:56    464s] # Design Stage: PreRoute
[12/14 20:32:56    464s] # Design Name: FLT
[12/14 20:32:56    464s] # Design Mode: 90nm
[12/14 20:32:56    464s] # Analysis Mode: MMMC OCV 
[12/14 20:32:56    464s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:32:56    464s] # Signoff Settings: SI Off 
[12/14 20:32:56    464s] #################################################################################
[12/14 20:32:56    464s] Topological Sorting (REAL = 0:00:00.0, MEM = 1977.4M, InitMEM = 1977.4M)
[12/14 20:32:56    465s] Calculate early delays in OCV mode...
[12/14 20:32:56    465s] Calculate late delays in OCV mode...
[12/14 20:32:56    465s] Calculate early delays in OCV mode...
[12/14 20:32:56    465s] Calculate late delays in OCV mode...
[12/14 20:32:56    465s] Calculate early delays in OCV mode...
[12/14 20:32:56    465s] Calculate late delays in OCV mode...
[12/14 20:32:56    465s] Start delay calculation (fullDC) (4 T). (MEM=1977.42)
[12/14 20:32:56    465s] End AAE Lib Interpolated Model. (MEM=1998.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:32:58    470s] Total number of fetched objects 21172
[12/14 20:32:58    472s] Total number of fetched objects 21172
[12/14 20:32:58    472s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:32:58    472s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:32:58    472s] End delay calculation. (MEM=2188.88 CPU=0:00:05.5 REAL=0:00:01.0)
[12/14 20:32:58    472s] End delay calculation (fullDC). (MEM=2188.88 CPU=0:00:07.2 REAL=0:00:02.0)
[12/14 20:32:58    472s] *** CDM Built up (cpu=0:00:07.7  real=0:00:02.0  mem= 2188.9M) ***
[12/14 20:32:59    473s] *** Done Building Timing Graph (cpu=0:00:09.1 real=0:00:03.0 totSessionCpu=0:07:54 mem=2156.9M)
[12/14 20:33:00    474s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_wc func_tc test_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 70.584  | 71.266  | 70.584  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.614%
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:06, mem = 1373.9M, totSessionCpu=0:07:54 **
[12/14 20:33:00    474s] ** INFO : this run is activating low effort ccoptDesign flow
[12/14 20:33:00    474s] PhyDesignGrid: maxLocalDensity 0.98
[12/14 20:33:00    474s] ### Creating PhyDesignMc. totSessionCpu=0:07:55 mem=1920.3M
[12/14 20:33:00    474s] OPERPROF: Starting DPlace-Init at level 1, MEM:1920.3M
[12/14 20:33:00    474s] #spOpts: mergeVia=F 
[12/14 20:33:00    474s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1920.3M
[12/14 20:33:00    474s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1920.3M
[12/14 20:33:00    474s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.015, MEM:1920.3M
[12/14 20:33:00    474s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.015, MEM:1920.3M
[12/14 20:33:00    474s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1920.3MB).
[12/14 20:33:00    474s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:1920.3M
[12/14 20:33:00    474s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:55 mem=1920.3M
[12/14 20:33:00    474s] #optDebug: fT-E <X 1 0 0 0>
[12/14 20:33:00    475s] *** Starting optimizing excluded clock nets MEM= 1944.3M) ***
[12/14 20:33:00    475s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1944.3M) ***
[12/14 20:33:00    475s] *** Starting optimizing excluded clock nets MEM= 1944.3M) ***
[12/14 20:33:00    475s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1944.3M) ***
[12/14 20:33:00    475s] Info: Done creating the CCOpt slew target map.
[12/14 20:33:01    476s] 
[12/14 20:33:01    476s] Views Dominance Info:
[12/14 20:33:01    476s]  func_wc
[12/14 20:33:01    476s]   Dominating WNS: 0.0000ns
[12/14 20:33:01    476s]   Dominating TNS: 0.0000ns
[12/14 20:33:01    476s]   Dominating nodes: 0
[12/14 20:33:01    476s]   Dominating failing nodes: 0
[12/14 20:33:01    476s]  func_tc
[12/14 20:33:01    476s]   Dominating WNS: 0.0000ns
[12/14 20:33:01    476s]   Dominating TNS: 0.0000ns
[12/14 20:33:01    476s]   Dominating nodes: 0
[12/14 20:33:01    476s]   Dominating failing nodes: 0
[12/14 20:33:01    476s]  test_wc
[12/14 20:33:01    476s]   Dominating WNS: 0.0000ns
[12/14 20:33:01    476s]   Dominating TNS: 0.0000ns
[12/14 20:33:01    476s]   Dominating nodes: 0
[12/14 20:33:01    476s]   Dominating failing nodes: 0
[12/14 20:33:01    478s] 
[12/14 20:33:01    478s] Optimization is working on the following views:
[12/14 20:33:01    478s]   Setup views: func_wc 
[12/14 20:33:01    478s]   Hold  views: hold_bc hold_tc hold_wc 
[12/14 20:33:01    478s] 
[12/14 20:33:01    478s] Active setup views:
[12/14 20:33:01    478s]  func_wc
[12/14 20:33:01    478s]   Dominating endpoints: 0
[12/14 20:33:01    478s]   Dominating TNS: -0.000
[12/14 20:33:01    478s] 
[12/14 20:33:01    478s] *** Timing Is met
[12/14 20:33:01    478s] *** Check timing (0:00:00.0)
[12/14 20:33:01    478s] **INFO: Flow update: Design timing is met.
[12/14 20:33:01    478s] **INFO: Flow update: Design timing is met.
[12/14 20:33:01    478s] Info: 8 nets with fixed/cover wires excluded.
[12/14 20:33:01    478s] Info: 8 clock nets excluded from IPO operation.
[12/14 20:33:01    478s] ### Creating LA Mngr. totSessionCpu=0:07:58 mem=1909.3M
[12/14 20:33:01    478s] ### Creating LA Mngr, finished. totSessionCpu=0:07:58 mem=1909.3M
[12/14 20:33:01    478s] PhyDesignGrid: maxLocalDensity 0.98
[12/14 20:33:01    478s] ### Creating PhyDesignMc. totSessionCpu=0:07:58 mem=2304.2M
[12/14 20:33:01    478s] OPERPROF: Starting DPlace-Init at level 1, MEM:2304.2M
[12/14 20:33:01    478s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2304.2M
[12/14 20:33:01    478s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2304.2M
[12/14 20:33:01    478s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.016, MEM:2304.2M
[12/14 20:33:01    478s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.016, MEM:2304.2M
[12/14 20:33:01    478s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2304.2MB).
[12/14 20:33:01    478s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.043, MEM:2304.2M
[12/14 20:33:01    478s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:59 mem=2336.2M
[12/14 20:33:01    478s] Begin: Area Reclaim Optimization
[12/14 20:33:01    478s] 
[12/14 20:33:01    478s] Creating Lib Analyzer ...
[12/14 20:33:01    478s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/14 20:33:01    478s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/14 20:33:01    478s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/14 20:33:01    478s] Total number of usable inverters from Lib Analyzer: 10 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX16 INVX32 IBUFFX32)
[12/14 20:33:01    478s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/14 20:33:01    478s] 
[12/14 20:33:02    479s] Creating Lib Analyzer, finished. 
[12/14 20:33:02    479s] 
[12/14 20:33:02    479s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.8500} {7, 0.320, 0.7775} {8, 0.048, 0.4495} {9, 0.048, 0.4495} 
[12/14 20:33:02    479s] ### Creating LA Mngr. totSessionCpu=0:07:59 mem=2348.2M
[12/14 20:33:02    479s] ### Creating LA Mngr, finished. totSessionCpu=0:07:59 mem=2348.2M
[12/14 20:33:02    479s] Usable buffer cells for single buffer setup transform:
[12/14 20:33:02    479s] NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16 
[12/14 20:33:02    479s] Number of usable buffer cells above: 4
[12/14 20:33:03    480s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 52.61
[12/14 20:33:03    480s] +----------+---------+--------+--------+------------+--------+
[12/14 20:33:03    480s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/14 20:33:03    480s] +----------+---------+--------+--------+------------+--------+
[12/14 20:33:03    480s] |    52.61%|        -|   0.100|   0.000|   0:00:00.0| 2348.2M|
[12/14 20:33:03    481s] |    52.61%|       11|   0.100|   0.000|   0:00:00.0| 2348.2M|
[12/14 20:33:03    481s] #optDebug: <stH: 2.8800 MiSeL: 31.1270>
[12/14 20:33:03    481s] |    52.61%|        0|   0.100|   0.000|   0:00:00.0| 2348.2M|
[12/14 20:33:03    481s] |    52.61%|        0|   0.100|   0.000|   0:00:00.0| 2352.8M|
[12/14 20:33:04    482s] |    52.61%|        4|   0.100|   0.000|   0:00:01.0| 2352.8M|
[12/14 20:33:04    483s] |    52.61%|        0|   0.100|   0.000|   0:00:00.0| 2352.8M|
[12/14 20:33:04    483s] #optDebug: <stH: 2.8800 MiSeL: 31.1270>
[12/14 20:33:04    483s] |    52.61%|        0|   0.100|   0.000|   0:00:00.0| 2352.8M|
[12/14 20:33:04    483s] +----------+---------+--------+--------+------------+--------+
[12/14 20:33:04    483s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 52.61
[12/14 20:33:04    483s] 
[12/14 20:33:04    483s] ** Summary: Restruct = 11 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/14 20:33:04    483s] --------------------------------------------------------------
[12/14 20:33:04    483s] |                                   | Total     | Sequential |
[12/14 20:33:04    483s] --------------------------------------------------------------
[12/14 20:33:04    483s] | Num insts resized                 |       0  |       0    |
[12/14 20:33:04    483s] | Num insts undone                  |       4  |       0    |
[12/14 20:33:04    483s] | Num insts Downsized               |       0  |       0    |
[12/14 20:33:04    483s] | Num insts Samesized               |       0  |       0    |
[12/14 20:33:04    483s] | Num insts Upsized                 |       0  |       0    |
[12/14 20:33:04    483s] | Num multiple commits+uncommits    |       0  |       -    |
[12/14 20:33:04    483s] --------------------------------------------------------------
[12/14 20:33:04    483s] **** Begin NDR-Layer Usage Statistics ****
[12/14 20:33:04    483s] Layer 3 has 8 constrained nets 
[12/14 20:33:04    483s] **** End NDR-Layer Usage Statistics ****
[12/14 20:33:04    483s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.7) (real = 0:00:03.0) **
[12/14 20:33:04    483s] OPERPROF: Starting DPlace-Init at level 1, MEM:2352.8M
[12/14 20:33:04    483s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2352.8M
[12/14 20:33:04    483s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2352.8M
[12/14 20:33:04    483s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.019, MEM:2352.8M
[12/14 20:33:04    483s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.019, MEM:2352.8M
[12/14 20:33:04    483s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:2352.8M
[12/14 20:33:04    483s] OPERPROF: Starting RefinePlace at level 1, MEM:2352.8M
[12/14 20:33:04    483s] *** Starting refinePlace (0:08:03 mem=2352.8M) ***
[12/14 20:33:04    483s] Total net bbox length = 5.531e+05 (2.715e+05 2.816e+05) (ext = 8.524e+03)
[12/14 20:33:04    483s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[12/14 20:33:04    483s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:33:04    483s] Starting refinePlace ...
[12/14 20:33:04    483s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:33:04    483s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2352.8MB) @(0:08:03 - 0:08:04).
[12/14 20:33:04    483s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:33:04    483s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2352.8MB
[12/14 20:33:04    483s] Statistics of distance of Instance movement in refine placement:
[12/14 20:33:04    483s]   maximum (X+Y) =         0.00 um
[12/14 20:33:04    483s]   mean    (X+Y) =         0.00 um
[12/14 20:33:04    483s] Total instances flipped for legalization: 6
[12/14 20:33:04    483s] Summary Report:
[12/14 20:33:04    483s] Instances move: 0 (out of 18537 movable)
[12/14 20:33:04    483s] Instances flipped: 6
[12/14 20:33:04    483s] Mean displacement: 0.00 um
[12/14 20:33:04    483s] Max displacement: 0.00 um 
[12/14 20:33:04    483s] Total instances moved : 0
[12/14 20:33:04    483s] Total net bbox length = 5.531e+05 (2.715e+05 2.816e+05) (ext = 8.524e+03)
[12/14 20:33:04    483s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2352.8MB
[12/14 20:33:04    483s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2352.8MB) @(0:08:03 - 0:08:04).
[12/14 20:33:04    483s] *** Finished refinePlace (0:08:04 mem=2352.8M) ***
[12/14 20:33:04    483s] OPERPROF: Finished RefinePlace at level 1, CPU:0.280, REAL:0.283, MEM:2352.8M
[12/14 20:33:04    483s] *** maximum move = 0.00 um ***
[12/14 20:33:04    483s] *** Finished re-routing un-routed nets (2352.8M) ***
[12/14 20:33:04    483s] OPERPROF: Starting DPlace-Init at level 1, MEM:2352.8M
[12/14 20:33:04    483s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2352.8M
[12/14 20:33:04    483s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2352.8M
[12/14 20:33:04    483s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.019, MEM:2352.8M
[12/14 20:33:04    483s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.019, MEM:2352.8M
[12/14 20:33:04    483s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:2352.8M
[12/14 20:33:04    483s] 
[12/14 20:33:04    483s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=2352.8M) ***
[12/14 20:33:04    484s] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:03, mem=1956.96M, totSessionCpu=0:08:04).
[12/14 20:33:05    484s] ### Creating LA Mngr. totSessionCpu=0:08:04 mem=1957.0M
[12/14 20:33:05    484s] ### Creating LA Mngr, finished. totSessionCpu=0:08:04 mem=1957.0M
[12/14 20:33:05    484s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/14 20:33:05    484s] [PSP]     Started earlyGlobalRoute kernel
[12/14 20:33:05    484s] [PSP]     Initial Peak syMemory usage = 1957.0 MB
[12/14 20:33:05    484s] (I)       Reading DB...
[12/14 20:33:05    484s] (I)       before initializing RouteDB syMemory usage = 1976.7 MB
[12/14 20:33:05    484s] (I)       congestionReportName   : 
[12/14 20:33:05    484s] (I)       layerRangeFor2DCongestion : 
[12/14 20:33:05    484s] (I)       buildTerm2TermWires    : 1
[12/14 20:33:05    484s] (I)       doTrackAssignment      : 1
[12/14 20:33:05    484s] (I)       dumpBookshelfFiles     : 0
[12/14 20:33:05    484s] (I)       numThreads             : 4
[12/14 20:33:05    484s] (I)       bufferingAwareRouting  : false
[12/14 20:33:05    484s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:33:05    484s] (I)       honorPin               : false
[12/14 20:33:05    484s] (I)       honorPinGuide          : true
[12/14 20:33:05    484s] (I)       honorPartition         : false
[12/14 20:33:05    484s] (I)       allowPartitionCrossover: false
[12/14 20:33:05    484s] (I)       honorSingleEntry       : true
[12/14 20:33:05    484s] (I)       honorSingleEntryStrong : true
[12/14 20:33:05    484s] (I)       handleViaSpacingRule   : false
[12/14 20:33:05    484s] (I)       handleEolSpacingRule   : false
[12/14 20:33:05    484s] (I)       PDConstraint           : none
[12/14 20:33:05    484s] (I)       expBetterNDRHandling   : false
[12/14 20:33:05    484s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:33:05    484s] (I)       routingEffortLevel     : 3
[12/14 20:33:05    484s] (I)       effortLevel            : standard
[12/14 20:33:05    484s] [NR-eGR] minRouteLayer          : 2
[12/14 20:33:05    484s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:33:05    484s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:33:05    484s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:33:05    484s] (I)       numRowsPerGCell        : 1
[12/14 20:33:05    484s] (I)       speedUpLargeDesign     : 0
[12/14 20:33:05    484s] (I)       multiThreadingTA       : 1
[12/14 20:33:05    484s] (I)       blkAwareLayerSwitching : 1
[12/14 20:33:05    484s] (I)       optimizationMode       : false
[12/14 20:33:05    484s] (I)       routeSecondPG          : false
[12/14 20:33:05    484s] (I)       scenicRatioForLayerRelax: 0.00
[12/14 20:33:05    484s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:33:05    484s] (I)       punchThroughDistance   : 500.00
[12/14 20:33:05    484s] (I)       scenicBound            : 1.15
[12/14 20:33:05    484s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:33:05    484s] (I)       source-to-sink ratio   : 0.00
[12/14 20:33:05    484s] (I)       targetCongestionRatioH : 1.00
[12/14 20:33:05    484s] (I)       targetCongestionRatioV : 1.00
[12/14 20:33:05    484s] (I)       layerCongestionRatio   : 0.70
[12/14 20:33:05    484s] (I)       m1CongestionRatio      : 0.10
[12/14 20:33:05    484s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:33:05    484s] (I)       localRouteEffort       : 1.00
[12/14 20:33:05    484s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:33:05    484s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:33:05    484s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:33:05    484s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:33:05    484s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:33:05    484s] (I)       routeVias              : 
[12/14 20:33:05    484s] (I)       readTROption           : true
[12/14 20:33:05    484s] (I)       extraSpacingFactor     : 1.00
[12/14 20:33:05    484s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:33:05    484s] (I)       routeSelectedNetsOnly  : false
[12/14 20:33:05    484s] (I)       clkNetUseMaxDemand     : false
[12/14 20:33:05    484s] (I)       extraDemandForClocks   : 0
[12/14 20:33:05    484s] (I)       steinerRemoveLayers    : false
[12/14 20:33:05    484s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:33:05    484s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:33:05    484s] (I)       similarTopologyRoutingFast : false
[12/14 20:33:05    484s] (I)       spanningTreeRefinement : false
[12/14 20:33:05    484s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:33:05    484s] (I)       starting read tracks
[12/14 20:33:05    484s] (I)       build grid graph
[12/14 20:33:05    484s] (I)       build grid graph start
[12/14 20:33:05    484s] [NR-eGR] Layer1 has no routable track
[12/14 20:33:05    484s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:33:05    484s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:33:05    484s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:33:05    484s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:33:05    484s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:33:05    484s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:33:05    484s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:33:05    484s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:33:05    484s] (I)       build grid graph end
[12/14 20:33:05    484s] (I)       numViaLayers=9
[12/14 20:33:05    484s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:33:05    484s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:33:05    484s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:33:05    484s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:33:05    484s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:33:05    484s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:33:05    484s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:33:05    484s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:33:05    484s] (I)       end build via table
[12/14 20:33:05    484s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:33:05    484s] [NR-eGR] numPreroutedNet = 8  numPreroutedWires = 1913
[12/14 20:33:05    484s] (I)       readDataFromPlaceDB
[12/14 20:33:05    484s] (I)       Read net information..
[12/14 20:33:05    484s] [NR-eGR] Read numTotalNets=20846  numIgnoredNets=8
[12/14 20:33:05    484s] (I)       Read testcase time = 0.010 seconds
[12/14 20:33:05    484s] 
[12/14 20:33:05    484s] (I)       read default dcut vias
[12/14 20:33:05    484s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:33:05    484s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:33:05    484s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:33:05    484s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:33:05    484s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:33:05    484s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:33:05    484s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:33:05    484s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:33:05    484s] (I)       build grid graph start
[12/14 20:33:05    484s] (I)       build grid graph end
[12/14 20:33:05    484s] (I)       Model blockage into capacity
[12/14 20:33:05    484s] (I)       Read numBlocks=111595  numPreroutedWires=1913  numCapScreens=0
[12/14 20:33:05    484s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:33:05    484s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:33:05    484s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:33:05    484s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:33:05    484s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:33:05    484s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:33:05    484s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:33:05    484s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:33:05    484s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:33:05    484s] (I)       Modeling time = 0.030 seconds
[12/14 20:33:05    484s] 
[12/14 20:33:05    484s] (I)       Number of ignored nets = 8
[12/14 20:33:05    484s] (I)       Number of fixed nets = 8.  Ignored: Yes
[12/14 20:33:05    484s] (I)       Number of clock nets = 8.  Ignored: No
[12/14 20:33:05    484s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:33:05    484s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:33:05    484s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:33:05    484s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:33:05    484s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:33:05    484s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:33:05    484s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:33:05    484s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1980.1 MB
[12/14 20:33:05    484s] (I)       Ndr track 0 does not exist
[12/14 20:33:05    484s] (I)       Ndr track 0 does not exist
[12/14 20:33:05    484s] (I)       Layer1  viaCost=200.00
[12/14 20:33:05    484s] (I)       Layer2  viaCost=200.00
[12/14 20:33:05    484s] (I)       Layer3  viaCost=200.00
[12/14 20:33:05    484s] (I)       Layer4  viaCost=200.00
[12/14 20:33:05    484s] (I)       Layer5  viaCost=200.00
[12/14 20:33:05    484s] (I)       Layer6  viaCost=200.00
[12/14 20:33:05    484s] (I)       Layer7  viaCost=200.00
[12/14 20:33:05    484s] (I)       Layer8  viaCost=300.00
[12/14 20:33:05    484s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:33:05    484s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:33:05    484s] (I)       core area           :  (14080, 14080) - (685760, 685760)
[12/14 20:33:05    484s] (I)       Site Width          :   320  (dbu)
[12/14 20:33:05    484s] (I)       Row Height          :  2880  (dbu)
[12/14 20:33:05    484s] (I)       GCell Width         :  2880  (dbu)
[12/14 20:33:05    484s] (I)       GCell Height        :  2880  (dbu)
[12/14 20:33:05    484s] (I)       grid                :   243   243     9
[12/14 20:33:05    484s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/14 20:33:05    484s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/14 20:33:05    484s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:33:05    484s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:33:05    484s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:33:05    484s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:33:05    484s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/14 20:33:05    484s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:33:05    484s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:33:05    484s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:33:05    484s] (I)       --------------------------------------------------------
[12/14 20:33:05    484s] 
[12/14 20:33:05    484s] [NR-eGR] ============ Routing rule table ============
[12/14 20:33:05    484s] [NR-eGR] Rule id 0. Nets 0 
[12/14 20:33:05    484s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[12/14 20:33:05    484s] [NR-eGR] Pitch:  L1=560  L2=640  L3=640  L4=640  L5=640  L6=640  L7=640  L8=640  L9=1800
[12/14 20:33:05    484s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[12/14 20:33:05    484s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:33:05    484s] [NR-eGR] Rule id 1. Nets 20838 
[12/14 20:33:05    484s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:33:05    484s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:33:05    484s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:33:05    484s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:33:05    484s] [NR-eGR] ========================================
[12/14 20:33:05    484s] [NR-eGR] 
[12/14 20:33:05    484s] (I)       After initializing earlyGlobalRoute syMemory usage = 1980.1 MB
[12/14 20:33:05    484s] (I)       Loading and dumping file time : 0.12 seconds
[12/14 20:33:05    484s] (I)       ============= Initialization =============
[12/14 20:33:05    484s] (I)       totalPins=73133  totalGlobalPin=72615 (99.29%)
[12/14 20:33:05    484s] (I)       total 2D Cap : 3528061 = (1808304 H, 1719757 V)
[12/14 20:33:05    484s] [NR-eGR] Layer group 1: route 20838 net(s) in layer range [2, 9]
[12/14 20:33:05    484s] (I)       ============  Phase 1a Route ============
[12/14 20:33:05    484s] (I)       Phase 1a runs 0.04 seconds
[12/14 20:33:05    484s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/14 20:33:05    484s] (I)       Usage: 222945 = (110103 H, 112842 V) = (6.09% H, 6.56% V) = (3.171e+05um H, 3.250e+05um V)
[12/14 20:33:05    484s] (I)       
[12/14 20:33:05    484s] (I)       ============  Phase 1b Route ============
[12/14 20:33:05    484s] (I)       Phase 1b runs 0.01 seconds
[12/14 20:33:05    484s] (I)       Usage: 223929 = (110828 H, 113101 V) = (6.13% H, 6.58% V) = (3.192e+05um H, 3.257e+05um V)
[12/14 20:33:05    484s] (I)       
[12/14 20:33:05    484s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 5.14% V. EstWL: 6.449155e+05um
[12/14 20:33:05    484s] (I)       ============  Phase 1c Route ============
[12/14 20:33:05    484s] (I)       Level2 Grid: 49 x 49
[12/14 20:33:05    484s] (I)       Phase 1c runs 0.01 seconds
[12/14 20:33:05    484s] (I)       Usage: 223929 = (110828 H, 113101 V) = (6.13% H, 6.58% V) = (3.192e+05um H, 3.257e+05um V)
[12/14 20:33:05    484s] (I)       
[12/14 20:33:05    484s] (I)       ============  Phase 1d Route ============
[12/14 20:33:05    484s] (I)       Phase 1d runs 0.00 seconds
[12/14 20:33:05    484s] (I)       Usage: 223959 = (110854 H, 113105 V) = (6.13% H, 6.58% V) = (3.193e+05um H, 3.257e+05um V)
[12/14 20:33:05    484s] (I)       
[12/14 20:33:05    484s] (I)       ============  Phase 1e Route ============
[12/14 20:33:05    484s] (I)       Phase 1e runs 0.01 seconds
[12/14 20:33:05    484s] (I)       Usage: 223959 = (110854 H, 113105 V) = (6.13% H, 6.58% V) = (3.193e+05um H, 3.257e+05um V)
[12/14 20:33:05    484s] (I)       
[12/14 20:33:05    484s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 5.09% V. EstWL: 6.450019e+05um
[12/14 20:33:05    484s] [NR-eGR] 
[12/14 20:33:05    484s] (I)       ============  Phase 1l Route ============
[12/14 20:33:05    484s] (I)       Phase 1l runs 0.05 seconds
[12/14 20:33:05    484s] (I)       
[12/14 20:33:05    484s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/14 20:33:05    484s] [NR-eGR]                OverCon         OverCon         OverCon            
[12/14 20:33:05    484s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[12/14 20:33:05    484s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)    OverCon 
[12/14 20:33:05    484s] [NR-eGR] ------------------------------------------------------------------
[12/14 20:33:05    484s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:33:05    484s] [NR-eGR] Layer2    6648(11.42%)     966( 1.66%)      38( 0.07%)   (13.15%) 
[12/14 20:33:05    484s] [NR-eGR] Layer3       5( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/14 20:33:05    484s] [NR-eGR] Layer4     339( 0.58%)       8( 0.01%)       0( 0.00%)   ( 0.60%) 
[12/14 20:33:05    484s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:33:05    484s] [NR-eGR] Layer6       8( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/14 20:33:05    484s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:33:05    484s] [NR-eGR] Layer8       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:33:05    484s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:33:05    484s] [NR-eGR] ------------------------------------------------------------------
[12/14 20:33:05    484s] [NR-eGR] Total     7001( 1.55%)     974( 0.22%)      38( 0.01%)   ( 1.77%) 
[12/14 20:33:05    484s] [NR-eGR] 
[12/14 20:33:05    484s] (I)       Total Global Routing Runtime: 0.19 seconds
[12/14 20:33:05    484s] (I)       total 2D Cap : 3589818 = (1835800 H, 1754018 V)
[12/14 20:33:05    484s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.30% V
[12/14 20:33:05    484s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.51% V
[12/14 20:33:05    484s] (I)       ============= track Assignment ============
[12/14 20:33:05    484s] (I)       extract Global 3D Wires
[12/14 20:33:05    484s] (I)       Extract Global WL : time=0.01
[12/14 20:33:05    484s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/14 20:33:05    484s] (I)       Initialization real time=0.00 seconds
[12/14 20:33:05    484s] (I)       Run Multi-thread track assignment
[12/14 20:33:05    484s] (I)       merging nets...
[12/14 20:33:05    484s] (I)       merging nets done
[12/14 20:33:05    485s] (I)       Kernel real time=0.13 seconds
[12/14 20:33:05    485s] (I)       End Greedy Track Assignment
[12/14 20:33:05    485s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:33:05    485s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 73522
[12/14 20:33:05    485s] [NR-eGR] Layer2(M2)(V) length: 1.344443e+05um, number of vias: 94342
[12/14 20:33:05    485s] [NR-eGR] Layer3(M3)(H) length: 2.727609e+05um, number of vias: 29317
[12/14 20:33:05    485s] [NR-eGR] Layer4(M4)(V) length: 1.427657e+05um, number of vias: 5973
[12/14 20:33:05    485s] [NR-eGR] Layer5(M5)(H) length: 5.190280e+04um, number of vias: 4550
[12/14 20:33:05    485s] [NR-eGR] Layer6(M6)(V) length: 5.856039e+04um, number of vias: 378
[12/14 20:33:05    485s] [NR-eGR] Layer7(M7)(H) length: 3.007340e+03um, number of vias: 330
[12/14 20:33:05    485s] [NR-eGR] Layer8(M8)(V) length: 8.203828e+03um, number of vias: 2
[12/14 20:33:05    485s] [NR-eGR] Layer9(M9)(H) length: 5.520000e+01um, number of vias: 0
[12/14 20:33:05    485s] [NR-eGR] Total length: 6.717005e+05um, number of vias: 208414
[12/14 20:33:05    485s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:33:05    485s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[12/14 20:33:05    485s] [NR-eGR] --------------------------------------------------------------------------
[12/14 20:33:05    485s] [NR-eGR] End Peak syMemory usage = 1961.4 MB
[12/14 20:33:05    485s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.20 seconds
[12/14 20:33:05    485s] Extraction called for design 'FLT' of instances=19010 and nets=21194 using extraction engine 'preRoute' .
[12/14 20:33:05    485s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/14 20:33:05    485s] Type 'man IMPEXT-3530' for more detail.
[12/14 20:33:05    485s] PreRoute RC Extraction called for design FLT.
[12/14 20:33:05    485s] RC Extraction called in multi-corner(3) mode.
[12/14 20:33:05    485s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/14 20:33:05    485s] Type 'man IMPEXT-6197' for more detail.
[12/14 20:33:05    485s] RCMode: PreRoute
[12/14 20:33:05    485s]       RC Corner Indexes            0       1       2   
[12/14 20:33:05    485s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/14 20:33:05    485s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:33:05    485s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:33:05    485s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:33:05    485s] Shrink Factor                : 1.00000
[12/14 20:33:05    485s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/14 20:33:05    485s] Updating RC grid for preRoute extraction ...
[12/14 20:33:05    485s] Initializing multi-corner resistance tables ...
[12/14 20:33:05    485s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1961.379M)
[12/14 20:33:06    486s] Compute RC Scale Done ...
[12/14 20:33:06    486s] [hotspot] +------------+---------------+---------------+
[12/14 20:33:06    486s] [hotspot] |            |   max hotspot | total hotspot |
[12/14 20:33:06    486s] [hotspot] +------------+---------------+---------------+
[12/14 20:33:06    486s] [hotspot] | normalized |          0.89 |          0.89 |
[12/14 20:33:06    486s] [hotspot] +------------+---------------+---------------+
[12/14 20:33:06    486s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 0.89 (area is in unit of 4 std-cell row bins)
[12/14 20:33:06    486s] [hotspot] max/total 0.89/0.89, big hotspot (>10) total 0.00
[12/14 20:33:06    486s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/14 20:33:06    486s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:33:06    486s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/14 20:33:06    486s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:33:06    486s] [hotspot] |  1  |   256.00   325.12   290.56   371.20 |        0.89   |
[12/14 20:33:06    486s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:33:06    486s] #################################################################################
[12/14 20:33:06    486s] # Design Stage: PreRoute
[12/14 20:33:06    486s] # Design Name: FLT
[12/14 20:33:06    486s] # Design Mode: 90nm
[12/14 20:33:06    486s] # Analysis Mode: MMMC OCV 
[12/14 20:33:06    486s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:33:06    486s] # Signoff Settings: SI Off 
[12/14 20:33:06    486s] #################################################################################
[12/14 20:33:06    486s] Topological Sorting (REAL = 0:00:00.0, MEM = 2016.6M, InitMEM = 2016.6M)
[12/14 20:33:07    487s] Calculate early delays in OCV mode...
[12/14 20:33:07    487s] Calculate late delays in OCV mode...
[12/14 20:33:07    487s] Start delay calculation (fullDC) (4 T). (MEM=2016.61)
[12/14 20:33:07    487s] End AAE Lib Interpolated Model. (MEM=2037.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:08    490s] Total number of fetched objects 21161
[12/14 20:33:08    490s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[12/14 20:33:08    490s] End delay calculation. (MEM=2208.98 CPU=0:00:02.3 REAL=0:00:01.0)
[12/14 20:33:08    490s] End delay calculation (fullDC). (MEM=2208.98 CPU=0:00:03.1 REAL=0:00:01.0)
[12/14 20:33:08    490s] *** CDM Built up (cpu=0:00:04.4  real=0:00:02.0  mem= 2209.0M) ***
[12/14 20:33:08    491s] Begin: GigaOpt postEco DRV Optimization
[12/14 20:33:08    491s] Info: 8 nets with fixed/cover wires excluded.
[12/14 20:33:08    491s] Info: 8 clock nets excluded from IPO operation.
[12/14 20:33:08    491s] PhyDesignGrid: maxLocalDensity 0.98
[12/14 20:33:08    491s] ### Creating PhyDesignMc. totSessionCpu=0:08:12 mem=2177.0M
[12/14 20:33:08    491s] OPERPROF: Starting DPlace-Init at level 1, MEM:2177.0M
[12/14 20:33:08    491s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2177.0M
[12/14 20:33:08    491s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2177.0M
[12/14 20:33:08    491s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2177.0M
[12/14 20:33:08    491s] Core basic site is unit
[12/14 20:33:08    491s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:33:08    491s] Mark StBox On SiteArr starts
[12/14 20:33:08    491s] Mark StBox On SiteArr ends
[12/14 20:33:08    491s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.190, REAL:0.066, MEM:2209.0M
[12/14 20:33:08    492s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.210, REAL:0.079, MEM:2209.0M
[12/14 20:33:08    492s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.210, REAL:0.079, MEM:2209.0M
[12/14 20:33:08    492s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2209.0MB).
[12/14 20:33:08    492s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.102, MEM:2209.0M
[12/14 20:33:08    492s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:12 mem=2209.0M
[12/14 20:33:08    492s] 
[12/14 20:33:08    492s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.7824} {7, 0.320, 0.6220} {8, 0.048, 0.3596} {9, 0.048, 0.3596} 
[12/14 20:33:08    492s] ### Creating LA Mngr. totSessionCpu=0:08:12 mem=2209.0M
[12/14 20:33:08    492s] ### Creating LA Mngr, finished. totSessionCpu=0:08:12 mem=2209.0M
[12/14 20:33:09    494s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:33:09    494s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/14 20:33:09    494s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:33:09    494s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/14 20:33:09    494s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:33:09    494s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/14 20:33:09    494s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/14 20:33:09    494s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/14 20:33:09    494s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    70.60|     0.00|       0|       0|       0|  52.61|          |         |
[12/14 20:33:09    494s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/14 20:33:09    494s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/14 20:33:09    494s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/14 20:33:09    494s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    70.60|     0.00|       0|       0|       0|  52.61| 0:00:00.0|  2375.7M|
[12/14 20:33:09    494s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:33:09    494s] **** Begin NDR-Layer Usage Statistics ****
[12/14 20:33:09    494s] Layer 3 has 8 constrained nets 
[12/14 20:33:09    494s] **** End NDR-Layer Usage Statistics ****
[12/14 20:33:09    494s] 
[12/14 20:33:09    494s] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:00.0 mem=2375.7M) ***
[12/14 20:33:09    494s] 
[12/14 20:33:09    494s] End: GigaOpt postEco DRV Optimization
[12/14 20:33:09    494s] **INFO: Flow update: Design timing is met.
[12/14 20:33:09    494s] **INFO: Flow update: Design timing is met.
[12/14 20:33:09    494s] **INFO: Flow update: Design timing is met.
[12/14 20:33:09    494s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[12/14 20:33:09    494s] ### Creating LA Mngr. totSessionCpu=0:08:14 mem=2266.2M
[12/14 20:33:09    494s] ### Creating LA Mngr, finished. totSessionCpu=0:08:14 mem=2266.2M
[12/14 20:33:09    494s] Re-routed 0 nets
[12/14 20:33:09    494s] #optDebug: fT-D <X 1 0 0 0>
[12/14 20:33:09    494s] 
[12/14 20:33:09    494s] Active setup views:
[12/14 20:33:09    494s]  func_wc
[12/14 20:33:09    494s]   Dominating endpoints: 0
[12/14 20:33:09    494s]   Dominating TNS: -0.000
[12/14 20:33:09    494s] 
[12/14 20:33:09    494s] *** Enable all active views. ***
[12/14 20:33:09    494s] Extraction called for design 'FLT' of instances=19010 and nets=21194 using extraction engine 'preRoute' .
[12/14 20:33:09    494s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/14 20:33:09    494s] Type 'man IMPEXT-3530' for more detail.
[12/14 20:33:09    494s] PreRoute RC Extraction called for design FLT.
[12/14 20:33:09    494s] RC Extraction called in multi-corner(3) mode.
[12/14 20:33:09    494s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/14 20:33:09    494s] Type 'man IMPEXT-6197' for more detail.
[12/14 20:33:09    494s] RCMode: PreRoute
[12/14 20:33:09    494s]       RC Corner Indexes            0       1       2   
[12/14 20:33:09    494s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/14 20:33:09    494s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:33:09    494s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:33:09    494s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:33:09    494s] Shrink Factor                : 1.00000
[12/14 20:33:09    494s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/14 20:33:10    494s] Initializing multi-corner resistance tables ...
[12/14 20:33:10    494s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1871.254M)
[12/14 20:33:10    494s] #################################################################################
[12/14 20:33:10    494s] # Design Stage: PreRoute
[12/14 20:33:10    494s] # Design Name: FLT
[12/14 20:33:10    494s] # Design Mode: 90nm
[12/14 20:33:10    494s] # Analysis Mode: MMMC OCV 
[12/14 20:33:10    494s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:33:10    494s] # Signoff Settings: SI Off 
[12/14 20:33:10    494s] #################################################################################
[12/14 20:33:10    495s] Topological Sorting (REAL = 0:00:00.0, MEM = 1921.0M, InitMEM = 1918.2M)
[12/14 20:33:10    496s] Calculate early delays in OCV mode...
[12/14 20:33:10    496s] Calculate late delays in OCV mode...
[12/14 20:33:10    496s] Start delay calculation (fullDC) (4 T). (MEM=1921.04)
[12/14 20:33:10    496s] End AAE Lib Interpolated Model. (MEM=1941.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:11    499s] Total number of fetched objects 21161
[12/14 20:33:11    499s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:33:11    499s] End delay calculation. (MEM=2189.72 CPU=0:00:02.3 REAL=0:00:00.0)
[12/14 20:33:11    499s] End delay calculation (fullDC). (MEM=2189.72 CPU=0:00:03.2 REAL=0:00:01.0)
[12/14 20:33:11    499s] *** CDM Built up (cpu=0:00:04.4  real=0:00:01.0  mem= 2189.7M) ***
[12/14 20:33:12    500s] *** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:02.0 totSessionCpu=0:08:20 mem=2157.7M)
[12/14 20:33:12    500s] Reported timing to dir reports/02_timedesign_ccopt
[12/14 20:33:12    500s] **optDesign ... cpu = 0:00:38, real = 0:00:18, mem = 1381.1M, totSessionCpu=0:08:20 **
[12/14 20:33:12    500s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1912.5M
[12/14 20:33:12    500s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1912.5M
[12/14 20:33:12    500s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.020, MEM:1912.5M
[12/14 20:33:12    500s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.020, MEM:1912.5M
[12/14 20:33:14    501s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 70.596  | 71.278  | 70.596  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.607%
Routing Overflow: 0.00% H and 0.51% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:20, mem = 1373.3M, totSessionCpu=0:08:22 **
[12/14 20:33:14    501s] Deleting Cell Server ...
[12/14 20:33:14    501s] Deleting Lib Analyzer.
[12/14 20:33:14    501s] *** Finished optDesign ***
[12/14 20:33:14    501s] 
[12/14 20:33:14    501s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:56.0 real=0:00:27.9)
[12/14 20:33:14    501s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:05.7 real=0:00:03.1)
[12/14 20:33:14    501s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:08.3 real=0:00:03.3)
[12/14 20:33:14    501s] Info: pop threads available for lower-level modules during optimization.
[12/14 20:33:14    501s] Info: Destroy the CCOpt slew target map.
[12/14 20:33:14    501s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[12/14 20:33:14    501s] Set place::cacheFPlanSiteMark to 0
[12/14 20:33:14    501s] 
[12/14 20:33:14    501s] *** Summary of all messages that are not suppressed in this session:
[12/14 20:33:14    501s] Severity  ID               Count  Summary                                  
[12/14 20:33:14    501s] WARNING   IMPEXT-6197          7  The Cap table file is not specified. Thi...
[12/14 20:33:14    501s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[12/14 20:33:14    501s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[12/14 20:33:14    501s] WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
[12/14 20:33:14    501s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[12/14 20:33:14    501s] WARNING   IMPTCM-77            9  Option "%s" for command %s is obsolete a...
[12/14 20:33:14    501s] *** Message Summary: 28 warning(s), 0 error(s)
[12/14 20:33:14    501s] 
[12/14 20:33:14    501s] #% End ccopt_design (date=12/14 20:33:14, total cpu=0:01:01, real=0:00:34.0, peak res=1373.3M, current mem=1373.3M)
[12/14 20:33:14    501s] <CMD> report_ccopt_clock_trees -filename reports/clock_trees.rpt
[12/14 20:33:15    501s] End AAE Lib Interpolated Model. (MEM=1923.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:15    502s] <CMD> report_ccopt_skew_groups -filename reports/skew_groups.rpt
[12/14 20:33:15    502s] End AAE Lib Interpolated Model. (MEM=1980.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:15    502s] <CMD> timeDesign -postCTS -expandedViews -outDir reports/03_timedesign_postcts
[12/14 20:33:15    502s] *** Enable all active views. ***
[12/14 20:33:15    502s] Start to check current routing status for nets...
[12/14 20:33:15    502s] All nets are already routed correctly.
[12/14 20:33:15    502s] End to check current routing status for nets (mem=1844.9M)
[12/14 20:33:15    502s] Effort level <high> specified for reg2reg path_group
[12/14 20:33:16    503s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1888.6M
[12/14 20:33:16    503s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1888.6M
[12/14 20:33:16    503s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1888.6M
[12/14 20:33:16    503s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.180, REAL:0.063, MEM:1912.6M
[12/14 20:33:16    503s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.190, REAL:0.073, MEM:1912.6M
[12/14 20:33:16    503s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.190, REAL:0.073, MEM:1912.6M
[12/14 20:33:16    503s] #################################################################################
[12/14 20:33:16    503s] # Design Stage: PreRoute
[12/14 20:33:16    503s] # Design Name: FLT
[12/14 20:33:16    503s] # Design Mode: 90nm
[12/14 20:33:16    503s] # Analysis Mode: MMMC OCV 
[12/14 20:33:16    503s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:33:16    503s] # Signoff Settings: SI Off 
[12/14 20:33:16    503s] #################################################################################
[12/14 20:33:16    503s] Topological Sorting (REAL = 0:00:00.0, MEM = 1913.4M, InitMEM = 1910.6M)
[12/14 20:33:16    503s] Calculate early delays in OCV mode...
[12/14 20:33:16    504s] Calculate late delays in OCV mode...
[12/14 20:33:16    504s] Calculate early delays in OCV mode...
[12/14 20:33:16    504s] Calculate late delays in OCV mode...
[12/14 20:33:16    504s] Calculate early delays in OCV mode...
[12/14 20:33:16    504s] Calculate late delays in OCV mode...
[12/14 20:33:16    504s] Start delay calculation (fullDC) (4 T). (MEM=1913.42)
[12/14 20:33:16    504s] End AAE Lib Interpolated Model. (MEM=1934.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:17    508s] Total number of fetched objects 21161
[12/14 20:33:18    511s] Total number of fetched objects 21161
[12/14 20:33:18    511s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:33:18    511s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:33:18    511s] End delay calculation. (MEM=2182.11 CPU=0:00:05.4 REAL=0:00:02.0)
[12/14 20:33:18    511s] End delay calculation (fullDC). (MEM=2182.11 CPU=0:00:07.2 REAL=0:00:02.0)
[12/14 20:33:18    511s] *** CDM Built up (cpu=0:00:07.3  real=0:00:02.0  mem= 2182.1M) ***
[12/14 20:33:18    512s] *** Done Building Timing Graph (cpu=0:00:08.5 real=0:00:02.0 totSessionCpu=0:08:32 mem=2150.1M)
[12/14 20:33:23    516s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_wc func_tc test_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 70.596  | 71.278  | 70.596  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|func_wc             | 70.596  | 71.278  | 70.596  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|func_tc             | 106.608 | 106.841 | 106.608 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|test_wc             | 430.596 | 431.278 | 430.596 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.607%
Routing Overflow: 0.00% H and 0.51% V
------------------------------------------------------------
Reported timing to dir reports/03_timedesign_postcts
[12/14 20:33:23    516s] Total CPU time: 13.97 sec
[12/14 20:33:23    516s] Total Real time: 8.0 sec
[12/14 20:33:23    516s] Total Memory Usage: 1910.085938 Mbytes
[12/14 20:33:23    516s] <CMD> timeDesign -hold -postCTS -expandedViews -outDir reports/03_timedesign_postcts
[12/14 20:33:24    516s] Start to check current routing status for nets...
[12/14 20:33:24    516s] All nets are already routed correctly.
[12/14 20:33:24    516s] End to check current routing status for nets (mem=1847.7M)
[12/14 20:33:24    516s] Effort level <high> specified for reg2reg path_group
[12/14 20:33:24    518s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1884.6M
[12/14 20:33:24    518s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1884.6M
[12/14 20:33:24    518s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1884.6M
[12/14 20:33:25    518s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.270, REAL:0.087, MEM:1908.6M
[12/14 20:33:25    518s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.280, REAL:0.101, MEM:1908.6M
[12/14 20:33:25    518s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.280, REAL:0.101, MEM:1908.6M
[12/14 20:33:25    518s] #################################################################################
[12/14 20:33:25    518s] # Design Stage: PreRoute
[12/14 20:33:25    518s] # Design Name: FLT
[12/14 20:33:25    518s] # Design Mode: 90nm
[12/14 20:33:25    518s] # Analysis Mode: MMMC OCV 
[12/14 20:33:25    518s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:33:25    518s] # Signoff Settings: SI Off 
[12/14 20:33:25    518s] #################################################################################
[12/14 20:33:25    518s] Topological Sorting (REAL = 0:00:00.0, MEM = 1909.5M, InitMEM = 1906.6M)
[12/14 20:33:25    518s] Calculate late delays in OCV mode...
[12/14 20:33:25    518s] Calculate early delays in OCV mode...
[12/14 20:33:25    518s] Calculate late delays in OCV mode...
[12/14 20:33:25    518s] Calculate early delays in OCV mode...
[12/14 20:33:25    518s] Calculate late delays in OCV mode...
[12/14 20:33:25    518s] Calculate early delays in OCV mode...
[12/14 20:33:25    518s] Start delay calculation (fullDC) (4 T). (MEM=1909.48)
[12/14 20:33:25    518s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/14 20:33:25    518s] End AAE Lib Interpolated Model. (MEM=1930.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:26    522s] Total number of fetched objects 21161
[12/14 20:33:27    525s] Total number of fetched objects 21161
[12/14 20:33:27    527s] Total number of fetched objects 21161
[12/14 20:33:27    527s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:33:27    527s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:27    527s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:27    527s] End delay calculation. (MEM=2168.63 CPU=0:00:07.2 REAL=0:00:02.0)
[12/14 20:33:27    527s] End delay calculation (fullDC). (MEM=2168.63 CPU=0:00:09.2 REAL=0:00:02.0)
[12/14 20:33:27    527s] *** CDM Built up (cpu=0:00:09.3  real=0:00:02.0  mem= 2168.6M) ***
[12/14 20:33:28    528s] *** Done Building Timing Graph (cpu=0:00:10.5 real=0:00:03.0 totSessionCpu=0:08:49 mem=2136.6M)
[12/14 20:33:29    529s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_bc hold_tc hold_wc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.968  |  0.087  | -0.968  |
|           TNS (ns):|-158.509 |  0.000  |-158.509 |
|    Violating Paths:|   295   |    0    |   295   |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|hold_bc             | -0.141  |  0.087  | -0.141  |
|                    | -19.216 |  0.000  | -19.216 |
|                    |   207   |    0    |   207   |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|hold_tc             | -0.235  |  0.184  | -0.235  |
|                    | -31.665 |  0.000  | -31.665 |
|                    |   245   |    0    |   245   |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|hold_wc             | -0.968  |  0.727  | -0.968  |
|                    |-158.509 |  0.000  |-158.509 |
|                    |   295   |    0    |   295   |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+

Density: 52.607%
Routing Overflow: 0.00% H and 0.51% V
------------------------------------------------------------
Reported timing to dir reports/03_timedesign_postcts
[12/14 20:33:29    530s] Total CPU time: 13.81 sec
[12/14 20:33:29    530s] Total Real time: 6.0 sec
[12/14 20:33:29    530s] Total Memory Usage: 1848.296875 Mbytes
[12/14 20:33:30    530s] <CMD> optDesign -postCTS -hold
[12/14 20:33:30    530s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/14 20:33:30    530s] GigaOpt running with 4 threads.
[12/14 20:33:30    530s] Info: 4 threads available for lower-level modules during optimization.
[12/14 20:33:30    530s] #spOpts: mergeVia=F 
[12/14 20:33:30    530s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1848.3M
[12/14 20:33:30    530s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1848.3M
[12/14 20:33:30    530s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1848.3M
[12/14 20:33:30    530s] Core basic site is unit
[12/14 20:33:30    530s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:33:30    530s] Mark StBox On SiteArr starts
[12/14 20:33:30    530s] Mark StBox On SiteArr ends
[12/14 20:33:30    530s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.200, REAL:0.071, MEM:1872.3M
[12/14 20:33:30    530s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.220, REAL:0.084, MEM:1872.3M
[12/14 20:33:30    530s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.220, REAL:0.085, MEM:1872.3M
[12/14 20:33:30    531s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:33:30    531s] Summary for sequential cells identification: 
[12/14 20:33:30    531s]   Identified SBFF number: 42
[12/14 20:33:30    531s]   Identified MBFF number: 0
[12/14 20:33:30    531s]   Identified SB Latch number: 0
[12/14 20:33:30    531s]   Identified MB Latch number: 0
[12/14 20:33:30    531s]   Not identified SBFF number: 0
[12/14 20:33:30    531s]   Not identified MBFF number: 0
[12/14 20:33:30    531s]   Not identified SB Latch number: 0
[12/14 20:33:30    531s]   Not identified MB Latch number: 0
[12/14 20:33:30    531s]   Number of sequential cells which are not FFs: 14
[12/14 20:33:30    531s] Creating Cell Server, finished. 
[12/14 20:33:30    531s] 
[12/14 20:33:30    531s] #spOpts: mergeVia=F 
[12/14 20:33:30    531s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1916.7M
[12/14 20:33:30    531s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1916.7M
[12/14 20:33:30    531s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.014, MEM:1916.7M
[12/14 20:33:30    531s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.014, MEM:1916.7M
[12/14 20:33:30    531s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[12/14 20:33:30    531s] [GPS-MSV]   Power Domain 'PD_CORE' (tag=1) Default
[12/14 20:33:30    531s] [GPS-MSV] Related mode (msv/opt) setting
[12/14 20:33:30    531s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[12/14 20:33:30    531s] OPERPROF: Starting DPlace-Init at level 1, MEM:1916.7M
[12/14 20:33:30    531s] #spOpts: mergeVia=F 
[12/14 20:33:30    531s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1916.7M
[12/14 20:33:30    531s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1916.7M
[12/14 20:33:30    531s] OPERPROF:       Starting CMU at level 4, MEM:1916.7M
[12/14 20:33:30    531s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1916.7M
[12/14 20:33:30    531s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.016, MEM:1916.7M
[12/14 20:33:30    531s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.016, MEM:1916.7M
[12/14 20:33:30    531s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1916.7MB).
[12/14 20:33:30    531s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.037, MEM:1916.7M
[12/14 20:33:30    531s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[12/14 20:33:30    531s] 	Cell CGLNPRX2, site unit.
[12/14 20:33:30    531s] 	Cell CGLNPRX8, site unit.
[12/14 20:33:30    531s] 	Cell CGLNPSX16, site unit.
[12/14 20:33:30    531s] 	Cell CGLNPSX2, site unit.
[12/14 20:33:30    531s] 	Cell CGLNPSX4, site unit.
[12/14 20:33:30    531s] 	Cell CGLNPSX8, site unit.
[12/14 20:33:30    531s] 	Cell CGLPPRX2, site unit.
[12/14 20:33:30    531s] 	Cell CGLPPRX8, site unit.
[12/14 20:33:30    531s] 	Cell CGLPPSX16, site unit.
[12/14 20:33:30    531s] 	Cell CGLPPSX2, site unit.
[12/14 20:33:30    531s] 	Cell CGLPPSX4, site unit.
[12/14 20:33:30    531s] 	Cell CGLPPSX8, site unit.
[12/14 20:33:30    531s] 	Cell LSDNENCLX1, site unit.
[12/14 20:33:30    531s] 	Cell LSDNENCLX2, site unit.
[12/14 20:33:30    531s] 	Cell LSDNENCLX4, site unit.
[12/14 20:33:30    531s] 	Cell LSDNENCLX8, site unit.
[12/14 20:33:30    531s] 	Cell LSDNENX1, site unit.
[12/14 20:33:30    531s] 	Cell LSDNENX2, site unit.
[12/14 20:33:30    531s] 	Cell LSDNENX4, site unit.
[12/14 20:33:30    531s] 	Cell LSDNENX8, site unit.
[12/14 20:33:30    531s] 	...
[12/14 20:33:30    531s] 	Reporting only the 20 first cells found...
[12/14 20:33:30    531s] .
[12/14 20:33:30    531s] 
[12/14 20:33:30    531s] Creating Lib Analyzer ...
[12/14 20:33:30    531s]  Visiting view : func_wc
[12/14 20:33:30    531s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:33:30    531s]  Visiting view : func_tc
[12/14 20:33:30    531s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:33:30    531s]  Visiting view : test_wc
[12/14 20:33:30    531s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:33:30    531s]  Visiting view : hold_bc
[12/14 20:33:30    531s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:33:30    531s]  Visiting view : hold_tc
[12/14 20:33:30    531s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:33:30    531s]  Visiting view : hold_wc
[12/14 20:33:30    531s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:33:30    531s]  Setting StdDelay to 51.80
[12/14 20:33:30    531s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/14 20:33:30    531s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/14 20:33:30    531s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/14 20:33:30    531s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/14 20:33:30    531s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/14 20:33:30    531s] 
[12/14 20:33:31    532s] Creating Lib Analyzer, finished. 
[12/14 20:33:31    532s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1282.0M, totSessionCpu=0:08:52 **
[12/14 20:33:31    532s] *** optDesign -postCTS ***
[12/14 20:33:31    532s] DRC Margin: user margin 0.0
[12/14 20:33:31    532s] Hold Target Slack: user slack 0
[12/14 20:33:31    532s] Setup Target Slack: user slack 0;
[12/14 20:33:31    532s] setUsefulSkewMode -ecoRoute false
[12/14 20:33:31    532s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1853.9M
[12/14 20:33:31    532s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1853.9M
[12/14 20:33:31    532s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.014, MEM:1853.9M
[12/14 20:33:31    532s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.015, MEM:1853.9M
[12/14 20:33:31    532s] Deleting Cell Server ...
[12/14 20:33:31    532s] Deleting Lib Analyzer.
[12/14 20:33:31    532s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:33:31    532s] Summary for sequential cells identification: 
[12/14 20:33:31    532s]   Identified SBFF number: 42
[12/14 20:33:31    532s]   Identified MBFF number: 0
[12/14 20:33:31    532s]   Identified SB Latch number: 0
[12/14 20:33:31    532s]   Identified MB Latch number: 0
[12/14 20:33:31    532s]   Not identified SBFF number: 0
[12/14 20:33:31    532s]   Not identified MBFF number: 0
[12/14 20:33:31    532s]   Not identified SB Latch number: 0
[12/14 20:33:31    532s]   Not identified MB Latch number: 0
[12/14 20:33:31    532s]   Number of sequential cells which are not FFs: 14
[12/14 20:33:31    532s] Creating Cell Server, finished. 
[12/14 20:33:31    532s] 
[12/14 20:33:31    532s] Deleting Cell Server ...
[12/14 20:33:31    532s] Start to check current routing status for nets...
[12/14 20:33:31    532s] All nets are already routed correctly.
[12/14 20:33:31    532s] End to check current routing status for nets (mem=1853.9M)
[12/14 20:33:31    532s] ### Creating LA Mngr. totSessionCpu=0:08:52 mem=1920.7M
[12/14 20:33:32    533s] ### Creating LA Mngr, finished. totSessionCpu=0:08:53 mem=1920.7M
[12/14 20:33:33    533s] Compute RC Scale Done ...
[12/14 20:33:33    533s] *info: All cells identified as Buffer and Delay cells:
[12/14 20:33:33    533s] *info:   with footprint "DELLN1X2" or "NBUFFX2": 
[12/14 20:33:33    533s] *info: ------------------------------------------------------------------
[12/14 20:33:33    533s] *info: (dly) DELLN2X2           -  saed90nm_max
[12/14 20:33:33    533s] *info: (dly) DELLN3X2           -  saed90nm_max
[12/14 20:33:33    533s] *info: (dly) DELLN1X2           -  saed90nm_max
[12/14 20:33:33    533s] *info: (dly) NBUFFX32           -  saed90nm_max
[12/14 20:33:33    533s] *info: (dly) DELLN2X2           -  saed90nm_max
[12/14 20:33:33    533s] *info: (dly) DELLN3X2           -  saed90nm_max
[12/14 20:33:33    533s] *info: (dly) DELLN1X2           -  saed90nm_max
[12/14 20:33:33    533s] *info: (dly) NBUFFX32           -  saed90nm_max
[12/14 20:33:33    533s] *info: (dly) DELLN2X2           -  saed90nm_max
[12/14 20:33:33    533s] *info: (dly) DELLN3X2           -  saed90nm_max
[12/14 20:33:33    533s] *info: (dly) DELLN1X2           -  saed90nm_max
[12/14 20:33:33    533s] *info: (dly) NBUFFX32           -  saed90nm_max
[12/14 20:33:33    533s] *info: (buf) NBUFFX2            -  saed90nm_max
[12/14 20:33:33    533s] *info: (buf) NBUFFX4            -  saed90nm_max
[12/14 20:33:33    533s] *info: (buf) NBUFFX8            -  saed90nm_max
[12/14 20:33:33    533s] *info: (buf) NBUFFX16           -  saed90nm_max
[12/14 20:33:33    533s] *info: (buf) NBUFFX2            -  saed90nm_max
[12/14 20:33:33    533s] *info: (buf) NBUFFX4            -  saed90nm_max
[12/14 20:33:33    533s] *info: (buf) NBUFFX8            -  saed90nm_max
[12/14 20:33:33    533s] *info: (buf) NBUFFX16           -  saed90nm_max
[12/14 20:33:33    533s] *info: (buf) NBUFFX2            -  saed90nm_max
[12/14 20:33:33    533s] *info: (buf) NBUFFX4            -  saed90nm_max
[12/14 20:33:33    533s] *info: (buf) NBUFFX8            -  saed90nm_max
[12/14 20:33:33    533s] *info: (buf) NBUFFX16           -  saed90nm_max
[12/14 20:33:33    533s] PhyDesignGrid: maxLocalDensity 0.98
[12/14 20:33:33    533s] ### Creating PhyDesignMc. totSessionCpu=0:08:54 mem=2062.7M
[12/14 20:33:33    533s] OPERPROF: Starting DPlace-Init at level 1, MEM:2062.7M
[12/14 20:33:33    533s] #spOpts: mergeVia=F 
[12/14 20:33:33    533s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2062.7M
[12/14 20:33:33    533s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2062.7M
[12/14 20:33:33    533s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2062.7M
[12/14 20:33:33    533s] Core basic site is unit
[12/14 20:33:33    533s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:33:33    533s] Mark StBox On SiteArr starts
[12/14 20:33:33    534s] Mark StBox On SiteArr ends
[12/14 20:33:33    534s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.250, REAL:0.079, MEM:2062.7M
[12/14 20:33:33    534s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.260, REAL:0.093, MEM:2062.7M
[12/14 20:33:33    534s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.260, REAL:0.093, MEM:2062.7M
[12/14 20:33:33    534s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2062.7MB).
[12/14 20:33:33    534s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.117, MEM:2062.7M
[12/14 20:33:33    534s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:54 mem=2062.7M
[12/14 20:33:33    534s] GigaOpt Hold Optimizer is used
[12/14 20:33:33    534s] End AAE Lib Interpolated Model. (MEM=2062.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:33    534s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:08:54 mem=2062.8M ***
[12/14 20:33:33    534s] Effort level <high> specified for reg2reg path_group
[12/14 20:33:33    534s] End AAE Lib Interpolated Model. (MEM=2062.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:33    534s] **INFO: Starting Non-Blocking QThread
[12/14 20:33:33    534s] **INFO: Distributing 4 CPU to Master 2 CPU and QThread 2 CPU
[12/14 20:33:33    534s] Non-Blocking console log file: /dev/null
[12/14 20:33:33    534s] Multi-CPU acceleration using 2 CPU(s).
[12/14 20:33:33    534s] Info: 2 threads available for lower-level modules during optimization.
[12/14 20:33:33    535s] #################################################################################
[12/14 20:33:33    535s] # Design Stage: PreRoute
[12/14 20:33:33    535s] # Design Name: FLT
[12/14 20:33:33    535s] # Design Mode: 90nm
[12/14 20:33:33    535s] # Analysis Mode: MMMC OCV 
[12/14 20:33:33    535s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:33:33    535s] # Signoff Settings: SI Off 
[12/14 20:33:33    535s] #################################################################################
[12/14 20:33:33    535s] Topological Sorting (REAL = 0:00:00.0, MEM = 2044.7M, InitMEM = 2044.7M)
[12/14 20:33:34    535s] Calculate early delays in OCV mode...
[12/14 20:33:34    535s] Calculate late delays in OCV mode...
[12/14 20:33:34    535s] Start delay calculation (fullDC) (2 T). (MEM=2044.75)
[12/14 20:33:34    535s] *** Calculating scaling factor for l_wc libraries using the default operating condition of each library.
[12/14 20:33:34    535s] End AAE Lib Interpolated Model. (MEM=2065.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:35    538s] Total number of fetched objects 21161
[12/14 20:33:35    538s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:33:35    538s] End delay calculation. (MEM=2056.35 CPU=0:00:02.2 REAL=0:00:01.0)
[12/14 20:33:35    538s] End delay calculation (fullDC). (MEM=2056.35 CPU=0:00:02.9 REAL=0:00:01.0)
[12/14 20:33:35    538s] *** CDM Built up (cpu=0:00:03.0  real=0:00:02.0  mem= 2056.4M) ***
[12/14 20:33:36    539s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:03.0 totSessionCpu=0:09:00 mem=2024.3M)
[12/14 20:33:36    539s] Done building cte setup timing graph (fixHold) cpu=0:00:05.3 real=0:00:03.0 totSessionCpu=0:09:00 mem=2024.3M ***
[12/14 20:33:36    540s] *info: category slack lower bound [L 0.0] default
[12/14 20:33:36    540s] *info: category slack lower bound [H 0.0] reg2reg 
[12/14 20:33:36    540s] --------------------------------------------------- 
[12/14 20:33:36    540s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/14 20:33:36    540s] --------------------------------------------------- 
[12/14 20:33:36    540s]          WNS    reg2regWNS
[12/14 20:33:36    540s]    70.596 ns     71.278 ns
[12/14 20:33:36    540s] --------------------------------------------------- 
[12/14 20:33:36    540s]  
   ____________________________________________________________________
__/ message from Non-Blocking QThread

[12/14 20:33:33    534s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
[12/14 20:33:33    534s] Multithreaded Timing Analysis is initialized with 2 threads
[12/14 20:33:33    534s] 
[12/14 20:33:33    534s] Info: 2 threads available for lower-level modules during optimization.
[12/14 20:33:33    534s] #################################################################################
[12/14 20:33:33    534s] # Design Stage: PreRoute
[12/14 20:33:33    534s] # Design Name: FLT
[12/14 20:33:33    534s] # Design Mode: 90nm
[12/14 20:33:33    534s] # Analysis Mode: MMMC OCV 
[12/14 20:33:33    534s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:33:33    534s] # Signoff Settings: SI Off 
[12/14 20:33:33    534s] #################################################################################
[12/14 20:33:33    534s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[12/14 20:33:33    534s] Calculate late delays in OCV mode...
[12/14 20:33:33    534s] Calculate early delays in OCV mode...
[12/14 20:33:33    534s] Calculate late delays in OCV mode...
[12/14 20:33:33    534s] Calculate early delays in OCV mode...
[12/14 20:33:33    534s] Calculate late delays in OCV mode...
[12/14 20:33:33    534s] Calculate early delays in OCV mode...
[12/14 20:33:33    534s] Start delay calculation (fullDC) (2 T). (MEM=0)
[12/14 20:33:33    534s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/14 20:33:33    534s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:33    534s] Total number of fetched objects 21161
[12/14 20:33:33    534s] Total number of fetched objects 21161
[12/14 20:33:33    534s] Total number of fetched objects 21161
[12/14 20:33:33    534s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:33    534s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:33    534s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:33    534s] End delay calculation. (MEM=0 CPU=0:00:07.1 REAL=0:00:03.0)
[12/14 20:33:33    534s] End delay calculation (fullDC). (MEM=0 CPU=0:00:09.0 REAL=0:00:04.0)
[12/14 20:33:33    534s] *** CDM Built up (cpu=0:00:09.1  real=0:00:04.0  mem= 0.0M) ***
[12/14 20:33:33    534s] *** Done Building Timing Graph (cpu=0:00:10.0 real=0:00:05.0 totSessionCpu=0:00:11.0 mem=0.0M)
[12/14 20:33:33    534s] 
[12/14 20:33:33    534s] Views Dominance Info:
[12/14 20:33:33    534s]  hold_wc
[12/14 20:33:33    534s]   Dominating WNS: -0.9678ns
[12/14 20:33:33    534s]   Dominating TNS: 158.5088ns
[12/14 20:33:33    534s]   Dominating nodes: 295
[12/14 20:33:33    534s]   Dominating failing nodes: 295
[12/14 20:33:33    534s]  hold_tc
[12/14 20:33:33    534s]   Dominating WNS: 0.0000ns
[12/14 20:33:33    534s]   Dominating TNS: 0.0000ns
[12/14 20:33:33    534s]   Dominating nodes: 0
[12/14 20:33:33    534s]   Dominating failing nodes: 0
[12/14 20:33:33    534s]  hold_bc
[12/14 20:33:33    534s]   Dominating WNS: 0.0836ns
[12/14 20:33:33    534s]   Dominating TNS: 0.0000ns
[12/14 20:33:33    534s]   Dominating nodes: 653
[12/14 20:33:33    534s]   Dominating failing nodes: 0
[12/14 20:33:33    534s] 
[12/14 20:33:33    534s] Active hold views:
[12/14 20:33:33    534s]  hold_wc
[12/14 20:33:33    534s]   Dominating endpoints: 295
[12/14 20:33:33    534s]   Dominating TNS: -158.509
[12/14 20:33:33    534s] 
[12/14 20:33:33    534s] Done building cte hold timing graph (fixHold) cpu=0:00:11.1 real=0:00:06.0 totSessionCpu=0:00:11.1 mem=0.0M ***
[12/14 20:33:33    534s] Done building hold timer [12328 node(s), 14652 edge(s), 1 view(s)] (fixHold) cpu=0:00:12.3 real=0:00:07.0 totSessionCpu=0:00:12.3 mem=0.0M ***
[12/14 20:33:33    534s] Info: pop threads available for lower-level modules during optimization.
[12/14 20:33:33    534s] *** QThread HoldInit [finish] : cpu/real = 0:00:12.3/0:00:07.0 (1.8), mem = 0.0M
_______________________________________________________________________
[12/14 20:33:40    551s] Info: pop threads available for lower-level modules during optimization.
[12/14 20:33:40    551s] Restoring autoHoldViews:  hold_wc
[12/14 20:33:40    551s] Restoring autoViewHoldTargetSlack: 0
[12/14 20:33:41    551s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2040.4M
[12/14 20:33:41    551s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2040.4M
[12/14 20:33:41    551s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.017, MEM:2040.4M
[12/14 20:33:41    551s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.017, MEM:2040.4M
[12/14 20:33:41    551s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_wc
Hold  views included:
 hold_bc hold_tc hold_wc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 70.596  | 71.278  | 70.596  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.968  |  0.087  | -0.968  |
|           TNS (ns):|-158.509 |  0.000  |-158.509 |
|    Violating Paths:|   295   |    0    |   295   |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.607%
Routing Overflow: 0.00% H and 0.51% V
------------------------------------------------------------
Deleting Cell Server ...
[12/14 20:33:41    551s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:33:41    551s] Summary for sequential cells identification: 
[12/14 20:33:41    551s]   Identified SBFF number: 42
[12/14 20:33:41    551s]   Identified MBFF number: 0
[12/14 20:33:41    551s]   Identified SB Latch number: 0
[12/14 20:33:41    551s]   Identified MB Latch number: 0
[12/14 20:33:41    551s]   Not identified SBFF number: 0
[12/14 20:33:41    551s]   Not identified MBFF number: 0
[12/14 20:33:41    551s]   Not identified SB Latch number: 0
[12/14 20:33:41    551s]   Not identified MB Latch number: 0
[12/14 20:33:41    551s]   Number of sequential cells which are not FFs: 14
[12/14 20:33:41    551s] Creating Cell Server, finished. 
[12/14 20:33:41    551s] 
[12/14 20:33:41    551s] Deleting Cell Server ...
[12/14 20:33:41    551s] 
[12/14 20:33:41    551s] Creating Lib Analyzer ...
[12/14 20:33:41    551s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:33:41    551s] Summary for sequential cells identification: 
[12/14 20:33:41    551s]   Identified SBFF number: 42
[12/14 20:33:41    551s]   Identified MBFF number: 0
[12/14 20:33:41    551s]   Identified SB Latch number: 0
[12/14 20:33:41    551s]   Identified MB Latch number: 0
[12/14 20:33:41    551s]   Not identified SBFF number: 0
[12/14 20:33:41    551s]   Not identified MBFF number: 0
[12/14 20:33:41    551s]   Not identified SB Latch number: 0
[12/14 20:33:41    551s]   Not identified MB Latch number: 0
[12/14 20:33:41    551s]   Number of sequential cells which are not FFs: 14
[12/14 20:33:41    551s] Creating Cell Server, finished. 
[12/14 20:33:41    551s] 
[12/14 20:33:41    551s]  Visiting view : func_wc
[12/14 20:33:41    551s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:33:41    551s]  Visiting view : hold_bc
[12/14 20:33:41    551s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:33:41    551s]  Visiting view : hold_tc
[12/14 20:33:41    551s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:33:41    551s]  Visiting view : hold_wc
[12/14 20:33:41    551s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:33:41    551s]  Setting StdDelay to 51.80
[12/14 20:33:41    551s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/14 20:33:41    551s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/14 20:33:41    551s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/14 20:33:41    551s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/14 20:33:41    551s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/14 20:33:41    551s] 
[12/14 20:33:41    552s] Creating Lib Analyzer, finished. 
[12/14 20:33:41    552s] 
[12/14 20:33:41    552s] *Info: minBufDelay = 160.5 ps, libStdDelay = 51.8 ps, minBufSize = 5529600 (6.0)
[12/14 20:33:41    552s] *Info: worst delay setup view: func_wc
[12/14 20:33:41    552s] Footprint list for hold buffering (delay unit: ps)
[12/14 20:33:41    552s] =================================================================
[12/14 20:33:41    552s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[12/14 20:33:41    552s] ------------------------------------------------------------------
[12/14 20:33:41    552s] *Info:      150.0       1.07    6.0  21.70 NBUFFX2 (INP,Z)
[12/14 20:33:41    552s] *Info:      222.6       1.03   11.0  11.75 NBUFFX4 (INP,Z)
[12/14 20:33:41    552s] *Info:      207.2       1.03   16.0   6.49 NBUFFX8 (INP,Z)
[12/14 20:33:41    552s] *Info:      825.4       1.01   16.0  24.39 DELLN1X2 (INP,Z)
[12/14 20:33:41    552s] *Info:     1895.3       1.01   17.0  28.83 DELLN2X2 (INP,Z)
[12/14 20:33:41    552s] *Info:     2769.5       1.00   24.0  26.74 DELLN3X2 (INP,Z)
[12/14 20:33:41    552s] *Info:      208.0       1.02   29.0   3.75 NBUFFX16 (INP,Z)
[12/14 20:33:41    552s] *Info:      398.5       1.00   60.0   2.24 NBUFFX32 (INP,Z)
[12/14 20:33:41    552s] =================================================================
[12/14 20:33:42    552s] **optDesign ... cpu = 0:00:21, real = 0:00:11, mem = 1388.9M, totSessionCpu=0:09:13 **
[12/14 20:33:42    552s] ### Creating LA Mngr. totSessionCpu=0:09:13 mem=1956.6M
[12/14 20:33:42    552s] ### Creating LA Mngr, finished. totSessionCpu=0:09:13 mem=1956.6M
[12/14 20:33:42    552s] gigaOpt Hold fixing search radius: 115.200000 Microns (40 stdCellHgt)
[12/14 20:33:42    552s] gigaOpt Hold fixing search radius on new term: 14.400000 Microns (5 stdCellHgt)
[12/14 20:33:42    552s] *info: Run optDesign holdfix with 4 threads.
[12/14 20:33:42    552s] Info: 8 nets with fixed/cover wires excluded.
[12/14 20:33:42    552s] Info: 8 clock nets excluded from IPO operation.
[12/14 20:33:42    552s] --------------------------------------------------- 
[12/14 20:33:42    552s]    Hold Timing Summary  - Initial 
[12/14 20:33:42    552s] --------------------------------------------------- 
[12/14 20:33:42    552s]  Target slack:       0.0000 ns
[12/14 20:33:42    552s]  View: hold_wc 
[12/14 20:33:42    552s]    WNS:      -0.9678
[12/14 20:33:42    552s]    TNS:    -158.5088
[12/14 20:33:42    552s]    VP :          295
[12/14 20:33:42    552s]    Worst hold path end point: FF_x2/Q_DO_regx20x/RSTB 
[12/14 20:33:42    552s] --------------------------------------------------- 
[12/14 20:33:42    552s]    Setup Timing Summary  - Initial 
[12/14 20:33:42    552s] --------------------------------------------------- 
[12/14 20:33:42    552s]  Target slack: 0.000 ns
[12/14 20:33:42    552s]  View: func_wc 
[12/14 20:33:42    552s]    WNS:      70.5956
[12/14 20:33:42    552s]    TNS:       0.0000
[12/14 20:33:42    552s]    VP :            0
[12/14 20:33:42    552s]    Worst setup path end point:sta_FLT_Out_DO[22] 
[12/14 20:33:42    552s] --------------------------------------------------- 
[12/14 20:33:42    552s] Info: Done creating the CCOpt slew target map.
[12/14 20:33:42    552s] PhyDesignGrid: maxLocalDensity 0.98
[12/14 20:33:42    552s] ### Creating PhyDesignMc. totSessionCpu=0:09:13 mem=2321.0M
[12/14 20:33:42    552s] OPERPROF: Starting DPlace-Init at level 1, MEM:2321.0M
[12/14 20:33:42    552s] #spOpts: mergeVia=F 
[12/14 20:33:42    552s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2321.0M
[12/14 20:33:42    552s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2321.0M
[12/14 20:33:42    553s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.015, MEM:2321.0M
[12/14 20:33:42    553s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.015, MEM:2321.0M
[12/14 20:33:42    553s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2321.0MB).
[12/14 20:33:42    553s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.039, MEM:2321.0M
[12/14 20:33:42    553s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:13 mem=2353.1M
[12/14 20:33:42    553s] 
[12/14 20:33:42    553s] *** Starting Core Fixing (fixHold) cpu=0:00:18.7 real=0:00:09.0 totSessionCpu=0:09:13 mem=2353.1M density=52.607% ***
[12/14 20:33:42    553s] Optimizer Target Slack 0.000 StdDelay is 0.052  
[12/14 20:33:42    553s] 
[12/14 20:33:42    553s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.8500} {7, 0.320, 0.7775} {8, 0.048, 0.4495} {9, 0.048, 0.4495} 
[12/14 20:33:42    553s] 
[12/14 20:33:42    553s] Phase I ......
[12/14 20:33:42    553s] *info: Hold Batch Commit is enabled
[12/14 20:33:42    553s] *info: Levelized Batch Commit is enabled
[12/14 20:33:42    553s] Executing transform: ECO Safe Resize
[12/14 20:33:42    553s] +-----------------------------------------------------------------------------------------------+
[12/14 20:33:42    553s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[12/14 20:33:42    553s] +-----------------------------------------------------------------------------------------------+
[12/14 20:33:42    553s] Worst hold path end point:
[12/14 20:33:42    553s]   FF_x2/Q_DO_regx20x/RSTB
[12/14 20:33:42    553s]     net: FE_OFN2_Rst_RBI (nrTerm=23)
[12/14 20:33:42    553s] |   0|  -0.968|  -158.51|     295|          0|       0(     0)|    52.61%|   0:00:09.0|  2353.1M|
[12/14 20:33:42    553s] Worst hold path end point:
[12/14 20:33:42    553s]   FF_x2/Q_DO_regx20x/RSTB
[12/14 20:33:42    553s]     net: FE_OFN2_Rst_RBI (nrTerm=23)
[12/14 20:33:42    553s] |   1|  -0.968|  -158.51|     295|          0|       0(     0)|    52.61%|   0:00:09.0|  2356.1M|
[12/14 20:33:42    553s] +-----------------------------------------------------------------------------------------------+
[12/14 20:33:42    553s] Executing transform: AddBuffer + LegalResize
[12/14 20:33:42    553s] +-----------------------------------------------------------------------------------------------+
[12/14 20:33:42    553s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[12/14 20:33:42    553s] +-----------------------------------------------------------------------------------------------+
[12/14 20:33:42    553s] Worst hold path end point:
[12/14 20:33:42    553s]   FF_x2/Q_DO_regx20x/RSTB
[12/14 20:33:42    553s]     net: FE_OFN2_Rst_RBI (nrTerm=23)
[12/14 20:33:42    553s] |   0|  -0.968|  -158.51|     295|          0|       0(     0)|    52.61%|   0:00:09.0|  2356.1M|
[12/14 20:33:43    554s] Worst hold path end point:
[12/14 20:33:43    554s]   parameter_memory_regx0xx15x/D
[12/14 20:33:43    554s]     net: n986 (nrTerm=2)
[12/14 20:33:43    554s] |   1|  -0.144|    -4.91|      70|         60|       0(     0)|    52.77%|   0:00:10.0|  2407.3M|
[12/14 20:33:43    554s] Worst hold path end point:
[12/14 20:33:43    554s]   parameter_memory_regx0xx15x/D
[12/14 20:33:43    554s]     net: n986 (nrTerm=2)
[12/14 20:33:43    554s] |   2|   0.001|     0.00|       0|         19|       0(     0)|    52.79%|   0:00:10.0|  2407.3M|
[12/14 20:33:43    554s] +-----------------------------------------------------------------------------------------------+
[12/14 20:33:43    554s] 
[12/14 20:33:43    554s] *info:    Total 79 cells added for Phase I
[12/14 20:33:43    554s] --------------------------------------------------- 
[12/14 20:33:43    554s]    Hold Timing Summary  - Phase I 
[12/14 20:33:43    554s] --------------------------------------------------- 
[12/14 20:33:43    554s]  Target slack:       0.0000 ns
[12/14 20:33:43    554s]  View: hold_wc 
[12/14 20:33:43    554s]    WNS:       0.0013
[12/14 20:33:43    554s]    TNS:       0.0000
[12/14 20:33:43    554s]    VP :            0
[12/14 20:33:43    554s]    Worst hold path end point: parameter_memory_regx0xx15x/D 
[12/14 20:33:43    554s] --------------------------------------------------- 
[12/14 20:33:43    554s]    Setup Timing Summary  - Phase I 
[12/14 20:33:43    554s] --------------------------------------------------- 
[12/14 20:33:43    554s]  Target slack: 0.000 ns
[12/14 20:33:43    554s]  View: func_wc 
[12/14 20:33:43    554s]    WNS:      70.5956
[12/14 20:33:43    554s]    TNS:       0.0000
[12/14 20:33:43    554s]    VP :            0
[12/14 20:33:43    554s]    Worst setup path end point:sta_FLT_Out_DO[22] 
[12/14 20:33:43    554s] --------------------------------------------------- 
[12/14 20:33:43    554s] 
[12/14 20:33:43    554s] *** Finished Core Fixing (fixHold) cpu=0:00:20.1 real=0:00:10.0 totSessionCpu=0:09:15 mem=2407.3M density=52.793% ***
[12/14 20:33:43    554s] 
[12/14 20:33:43    554s] *info:
[12/14 20:33:43    554s] *info: Added a total of 79 cells to fix/reduce hold violation
[12/14 20:33:43    554s] *info:          in which 20 termBuffering
[12/14 20:33:43    554s] *info:
[12/14 20:33:43    554s] *info: Summary: 
[12/14 20:33:43    554s] *info:           37 cells of type 'NBUFFX2' (6.0, 	21.695) used
[12/14 20:33:43    554s] *info:            2 cells of type 'NBUFFX4' (11.0, 	11.753) used
[12/14 20:33:43    554s] *info:           18 cells of type 'DELLN1X2' (16.0, 	24.387) used
[12/14 20:33:43    554s] *info:           22 cells of type 'DELLN2X2' (17.0, 	28.825) used
[12/14 20:33:43    554s] 
[12/14 20:33:43    554s] OPERPROF: Starting DPlace-Init at level 1, MEM:2407.3M
[12/14 20:33:43    554s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2407.3M
[12/14 20:33:43    554s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2407.3M
[12/14 20:33:43    554s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.019, MEM:2407.3M
[12/14 20:33:43    554s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.019, MEM:2407.3M
[12/14 20:33:43    554s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:2407.3M
[12/14 20:33:43    554s] OPERPROF: Starting RefinePlace at level 1, MEM:2407.3M
[12/14 20:33:43    554s] *** Starting refinePlace (0:09:15 mem=2407.3M) ***
[12/14 20:33:43    554s] Total net bbox length = 5.543e+05 (2.719e+05 2.824e+05) (ext = 5.274e+03)
[12/14 20:33:43    554s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[12/14 20:33:43    554s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:33:43    554s] Starting refinePlace ...
[12/14 20:33:43    554s] powerDomain PD_CORE: bins with density >  0.75 = 8.33 % ( 48 / 576 )
[12/14 20:33:43    554s] Density distribution unevenness ratio = 15.958%
[12/14 20:33:43    554s]   Spread Effort: high, pre-route mode, useDDP on.
[12/14 20:33:43    554s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2407.3MB) @(0:09:15 - 0:09:15).
[12/14 20:33:43    554s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:33:43    554s] wireLenOptFixPriorityInst 462 inst fixed
[12/14 20:33:43    555s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:33:43    555s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2407.3MB) @(0:09:15 - 0:09:15).
[12/14 20:33:43    555s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:33:43    555s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2407.3MB
[12/14 20:33:43    555s] Statistics of distance of Instance movement in refine placement:
[12/14 20:33:43    555s]   maximum (X+Y) =         0.00 um
[12/14 20:33:43    555s]   mean    (X+Y) =         0.00 um
[12/14 20:33:43    555s] Summary Report:
[12/14 20:33:43    555s] Instances move: 0 (out of 18616 movable)
[12/14 20:33:43    555s] Instances flipped: 0
[12/14 20:33:43    555s] Mean displacement: 0.00 um
[12/14 20:33:43    555s] Max displacement: 0.00 um 
[12/14 20:33:43    555s] Total instances moved : 0
[12/14 20:33:43    555s] Total net bbox length = 5.543e+05 (2.719e+05 2.824e+05) (ext = 5.274e+03)
[12/14 20:33:43    555s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2407.3MB
[12/14 20:33:43    555s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2407.3MB) @(0:09:15 - 0:09:15).
[12/14 20:33:43    555s] *** Finished refinePlace (0:09:15 mem=2407.3M) ***
[12/14 20:33:43    555s] OPERPROF: Finished RefinePlace at level 1, CPU:0.350, REAL:0.351, MEM:2407.3M
[12/14 20:33:43    555s] *** maximum move = 0.00 um ***
[12/14 20:33:43    555s] *** Finished re-routing un-routed nets (2407.3M) ***
[12/14 20:33:43    555s] OPERPROF: Starting DPlace-Init at level 1, MEM:2407.3M
[12/14 20:33:43    555s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2407.3M
[12/14 20:33:43    555s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2407.3M
[12/14 20:33:43    555s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.020, MEM:2407.3M
[12/14 20:33:43    555s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.020, MEM:2407.3M
[12/14 20:33:43    555s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:2407.3M
[12/14 20:33:43    555s] 
[12/14 20:33:43    555s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=2407.3M) ***
[12/14 20:33:43    555s] *** Finish Post CTS Hold Fixing (cpu=0:00:21.0 real=0:00:10.0 totSessionCpu=0:09:15 mem=2407.3M density=52.793%) ***
[12/14 20:33:43    555s] **INFO: total 214 insts, 0 nets marked don't touch
[12/14 20:33:43    555s] **INFO: total 214 insts, 0 nets marked don't touch DB property
[12/14 20:33:43    555s] **INFO: total 214 insts, 0 nets unmarked don't touch

[12/14 20:33:43    555s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1993.9M
[12/14 20:33:43    555s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1993.9M
[12/14 20:33:43    555s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.014, MEM:1993.9M
[12/14 20:33:43    555s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.014, MEM:1993.9M
[12/14 20:33:44    555s] *** Steiner Routed Nets: 0.664%; Threshold: 100; Threshold for Hold: 100
[12/14 20:33:44    555s] ### Creating LA Mngr. totSessionCpu=0:09:16 mem=1993.9M
[12/14 20:33:44    555s] ### Creating LA Mngr, finished. totSessionCpu=0:09:16 mem=1993.9M
[12/14 20:33:44    555s] Re-routed 0 nets
[12/14 20:33:44    555s] GigaOpt_HOLD: Recover setup timing after hold fixing
[12/14 20:33:44    555s] Deleting Cell Server ...
[12/14 20:33:44    555s] Deleting Lib Analyzer.
[12/14 20:33:44    555s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:33:44    555s] Summary for sequential cells identification: 
[12/14 20:33:44    555s]   Identified SBFF number: 42
[12/14 20:33:44    555s]   Identified MBFF number: 0
[12/14 20:33:44    555s]   Identified SB Latch number: 0
[12/14 20:33:44    555s]   Identified MB Latch number: 0
[12/14 20:33:44    555s]   Not identified SBFF number: 0
[12/14 20:33:44    555s]   Not identified MBFF number: 0
[12/14 20:33:44    555s]   Not identified SB Latch number: 0
[12/14 20:33:44    555s]   Not identified MB Latch number: 0
[12/14 20:33:44    555s]   Number of sequential cells which are not FFs: 14
[12/14 20:33:44    555s] Creating Cell Server, finished. 
[12/14 20:33:44    555s] 
[12/14 20:33:44    555s]  Visiting view : func_wc
[12/14 20:33:44    555s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:33:44    555s]  Visiting view : hold_bc
[12/14 20:33:44    555s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:33:44    555s]  Visiting view : hold_tc
[12/14 20:33:44    555s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:33:44    555s]  Visiting view : hold_wc
[12/14 20:33:44    555s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:33:44    555s]  Setting StdDelay to 51.80
[12/14 20:33:44    555s] Deleting Cell Server ...
[12/14 20:33:44    555s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:33:44    555s] Summary for sequential cells identification: 
[12/14 20:33:44    555s]   Identified SBFF number: 42
[12/14 20:33:44    555s]   Identified MBFF number: 0
[12/14 20:33:44    555s]   Identified SB Latch number: 0
[12/14 20:33:44    555s]   Identified MB Latch number: 0
[12/14 20:33:44    555s]   Not identified SBFF number: 0
[12/14 20:33:44    555s]   Not identified MBFF number: 0
[12/14 20:33:44    555s]   Not identified SB Latch number: 0
[12/14 20:33:44    555s]   Not identified MB Latch number: 0
[12/14 20:33:44    555s]   Number of sequential cells which are not FFs: 14
[12/14 20:33:44    555s] Creating Cell Server, finished. 
[12/14 20:33:44    555s] 
[12/14 20:33:44    555s]  Visiting view : func_wc
[12/14 20:33:44    555s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:33:44    555s]  Visiting view : hold_bc
[12/14 20:33:44    555s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:33:44    555s]  Visiting view : hold_tc
[12/14 20:33:44    555s]    : PowerDomain = none : Weighted F : unweighted  = 15.80 (1.000)
[12/14 20:33:44    555s]  Visiting view : hold_wc
[12/14 20:33:44    555s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:33:44    555s]  Setting StdDelay to 51.80
[12/14 20:33:44    555s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[12/14 20:33:44    555s] GigaOpt: Skipping postEco optimization
[12/14 20:33:44    555s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[12/14 20:33:44    555s] GigaOpt: Skipping nonLegal postEco optimization
[12/14 20:33:44    555s] *** Steiner Routed Nets: 0.664%; Threshold: 100; Threshold for Hold: 100
[12/14 20:33:44    555s] ### Creating LA Mngr. totSessionCpu=0:09:16 mem=1993.9M
[12/14 20:33:44    555s] ### Creating LA Mngr, finished. totSessionCpu=0:09:16 mem=1993.9M
[12/14 20:33:44    555s] Re-routed 0 nets
[12/14 20:33:44    555s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0259)
[12/14 20:33:44    555s] GigaOpt: Skipping post-eco TNS optimization
[12/14 20:33:44    555s] 
[12/14 20:33:44    555s] Active setup views:
[12/14 20:33:44    555s]  func_wc
[12/14 20:33:44    555s]   Dominating endpoints: 0
[12/14 20:33:44    555s]   Dominating TNS: -0.000
[12/14 20:33:44    555s] 
[12/14 20:33:44    555s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/14 20:33:44    555s] [PSP]     Started earlyGlobalRoute kernel
[12/14 20:33:44    555s] [PSP]     Initial Peak syMemory usage = 1993.9 MB
[12/14 20:33:44    555s] (I)       Reading DB...
[12/14 20:33:44    555s] (I)       before initializing RouteDB syMemory usage = 2008.1 MB
[12/14 20:33:44    555s] (I)       congestionReportName   : 
[12/14 20:33:44    555s] (I)       layerRangeFor2DCongestion : 
[12/14 20:33:44    555s] (I)       buildTerm2TermWires    : 0
[12/14 20:33:44    555s] (I)       doTrackAssignment      : 1
[12/14 20:33:44    555s] (I)       dumpBookshelfFiles     : 0
[12/14 20:33:44    555s] (I)       numThreads             : 4
[12/14 20:33:44    555s] (I)       bufferingAwareRouting  : false
[12/14 20:33:44    555s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:33:44    555s] (I)       honorPin               : false
[12/14 20:33:44    555s] (I)       honorPinGuide          : true
[12/14 20:33:44    555s] (I)       honorPartition         : false
[12/14 20:33:44    555s] (I)       allowPartitionCrossover: false
[12/14 20:33:44    555s] (I)       honorSingleEntry       : true
[12/14 20:33:44    555s] (I)       honorSingleEntryStrong : true
[12/14 20:33:44    555s] (I)       handleViaSpacingRule   : false
[12/14 20:33:44    555s] (I)       handleEolSpacingRule   : false
[12/14 20:33:44    555s] (I)       PDConstraint           : none
[12/14 20:33:44    555s] (I)       expBetterNDRHandling   : false
[12/14 20:33:44    555s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:33:44    555s] (I)       routingEffortLevel     : 3
[12/14 20:33:44    555s] (I)       effortLevel            : standard
[12/14 20:33:44    555s] [NR-eGR] minRouteLayer          : 2
[12/14 20:33:44    555s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:33:44    555s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:33:44    555s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:33:44    555s] (I)       numRowsPerGCell        : 1
[12/14 20:33:44    555s] (I)       speedUpLargeDesign     : 0
[12/14 20:33:44    555s] (I)       multiThreadingTA       : 1
[12/14 20:33:44    555s] (I)       blkAwareLayerSwitching : 1
[12/14 20:33:44    555s] (I)       optimizationMode       : false
[12/14 20:33:44    555s] (I)       routeSecondPG          : false
[12/14 20:33:44    555s] (I)       scenicRatioForLayerRelax: 0.00
[12/14 20:33:44    555s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:33:44    555s] (I)       punchThroughDistance   : 500.00
[12/14 20:33:44    555s] (I)       scenicBound            : 1.15
[12/14 20:33:44    555s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:33:44    555s] (I)       source-to-sink ratio   : 0.00
[12/14 20:33:44    555s] (I)       targetCongestionRatioH : 1.00
[12/14 20:33:44    555s] (I)       targetCongestionRatioV : 1.00
[12/14 20:33:44    555s] (I)       layerCongestionRatio   : 0.70
[12/14 20:33:44    555s] (I)       m1CongestionRatio      : 0.10
[12/14 20:33:44    555s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:33:44    555s] (I)       localRouteEffort       : 1.00
[12/14 20:33:44    555s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:33:44    555s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:33:44    555s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:33:44    555s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:33:44    555s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:33:44    555s] (I)       routeVias              : 
[12/14 20:33:44    555s] (I)       readTROption           : true
[12/14 20:33:44    555s] (I)       extraSpacingFactor     : 1.00
[12/14 20:33:44    555s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:33:44    555s] (I)       routeSelectedNetsOnly  : false
[12/14 20:33:44    555s] (I)       clkNetUseMaxDemand     : false
[12/14 20:33:44    555s] (I)       extraDemandForClocks   : 0
[12/14 20:33:44    555s] (I)       steinerRemoveLayers    : false
[12/14 20:33:44    555s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:33:44    555s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:33:44    555s] (I)       similarTopologyRoutingFast : false
[12/14 20:33:44    555s] (I)       spanningTreeRefinement : false
[12/14 20:33:44    555s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:33:44    555s] (I)       starting read tracks
[12/14 20:33:44    555s] (I)       build grid graph
[12/14 20:33:44    555s] (I)       build grid graph start
[12/14 20:33:44    555s] [NR-eGR] Layer1 has no routable track
[12/14 20:33:44    555s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:33:44    555s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:33:44    555s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:33:44    555s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:33:44    555s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:33:44    555s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:33:44    555s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:33:44    555s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:33:44    555s] (I)       build grid graph end
[12/14 20:33:44    555s] (I)       numViaLayers=9
[12/14 20:33:44    555s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:33:44    555s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:33:44    555s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:33:44    555s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:33:44    555s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:33:44    555s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:33:44    555s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:33:44    555s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:33:44    555s] (I)       end build via table
[12/14 20:33:44    556s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:33:44    556s] [NR-eGR] numPreroutedNet = 8  numPreroutedWires = 1913
[12/14 20:33:44    556s] (I)       readDataFromPlaceDB
[12/14 20:33:44    556s] (I)       Read net information..
[12/14 20:33:44    556s] [NR-eGR] Read numTotalNets=20925  numIgnoredNets=8
[12/14 20:33:44    556s] (I)       Read testcase time = 0.000 seconds
[12/14 20:33:44    556s] 
[12/14 20:33:44    556s] (I)       read default dcut vias
[12/14 20:33:44    556s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:33:44    556s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:33:44    556s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:33:44    556s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:33:44    556s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:33:44    556s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:33:44    556s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:33:44    556s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:33:44    556s] (I)       build grid graph start
[12/14 20:33:44    556s] (I)       build grid graph end
[12/14 20:33:44    556s] (I)       Model blockage into capacity
[12/14 20:33:44    556s] (I)       Read numBlocks=111595  numPreroutedWires=1913  numCapScreens=0
[12/14 20:33:44    556s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:33:44    556s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:33:44    556s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:33:44    556s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:33:44    556s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:33:44    556s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:33:44    556s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:33:44    556s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:33:44    556s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:33:44    556s] (I)       Modeling time = 0.030 seconds
[12/14 20:33:44    556s] 
[12/14 20:33:44    556s] (I)       Number of ignored nets = 8
[12/14 20:33:44    556s] (I)       Number of fixed nets = 8.  Ignored: Yes
[12/14 20:33:44    556s] (I)       Number of clock nets = 8.  Ignored: No
[12/14 20:33:44    556s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:33:44    556s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:33:44    556s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:33:44    556s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:33:44    556s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:33:44    556s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:33:44    556s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:33:44    556s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2011.5 MB
[12/14 20:33:44    556s] (I)       Ndr track 0 does not exist
[12/14 20:33:44    556s] (I)       Ndr track 0 does not exist
[12/14 20:33:44    556s] (I)       Layer1  viaCost=200.00
[12/14 20:33:44    556s] (I)       Layer2  viaCost=200.00
[12/14 20:33:44    556s] (I)       Layer3  viaCost=200.00
[12/14 20:33:44    556s] (I)       Layer4  viaCost=200.00
[12/14 20:33:44    556s] (I)       Layer5  viaCost=200.00
[12/14 20:33:44    556s] (I)       Layer6  viaCost=200.00
[12/14 20:33:44    556s] (I)       Layer7  viaCost=200.00
[12/14 20:33:44    556s] (I)       Layer8  viaCost=300.00
[12/14 20:33:44    556s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:33:44    556s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:33:44    556s] (I)       core area           :  (14080, 14080) - (685760, 685760)
[12/14 20:33:44    556s] (I)       Site Width          :   320  (dbu)
[12/14 20:33:44    556s] (I)       Row Height          :  2880  (dbu)
[12/14 20:33:44    556s] (I)       GCell Width         :  2880  (dbu)
[12/14 20:33:44    556s] (I)       GCell Height        :  2880  (dbu)
[12/14 20:33:44    556s] (I)       grid                :   243   243     9
[12/14 20:33:44    556s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/14 20:33:44    556s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/14 20:33:44    556s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:33:44    556s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:33:44    556s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:33:44    556s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:33:44    556s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/14 20:33:44    556s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:33:44    556s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:33:44    556s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:33:44    556s] (I)       --------------------------------------------------------
[12/14 20:33:44    556s] 
[12/14 20:33:44    556s] [NR-eGR] ============ Routing rule table ============
[12/14 20:33:44    556s] [NR-eGR] Rule id 0. Nets 20917 
[12/14 20:33:44    556s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:33:44    556s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:33:44    556s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:33:44    556s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:33:44    556s] [NR-eGR] Rule id 1. Nets 0 
[12/14 20:33:44    556s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[12/14 20:33:44    556s] [NR-eGR] Pitch:  L1=560  L2=640  L3=640  L4=640  L5=640  L6=640  L7=640  L8=640  L9=1800
[12/14 20:33:44    556s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[12/14 20:33:44    556s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:33:44    556s] [NR-eGR] ========================================
[12/14 20:33:44    556s] [NR-eGR] 
[12/14 20:33:44    556s] (I)       After initializing earlyGlobalRoute syMemory usage = 2011.5 MB
[12/14 20:33:44    556s] (I)       Loading and dumping file time : 0.12 seconds
[12/14 20:33:44    556s] (I)       ============= Initialization =============
[12/14 20:33:44    556s] (I)       totalPins=73291  totalGlobalPin=72769 (99.29%)
[12/14 20:33:44    556s] (I)       total 2D Cap : 3528061 = (1808304 H, 1719757 V)
[12/14 20:33:44    556s] [NR-eGR] Layer group 1: route 20917 net(s) in layer range [2, 9]
[12/14 20:33:44    556s] (I)       ============  Phase 1a Route ============
[12/14 20:33:44    556s] (I)       Phase 1a runs 0.04 seconds
[12/14 20:33:44    556s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/14 20:33:44    556s] (I)       Usage: 223360 = (110257 H, 113103 V) = (6.10% H, 6.58% V) = (3.175e+05um H, 3.257e+05um V)
[12/14 20:33:44    556s] (I)       
[12/14 20:33:44    556s] (I)       ============  Phase 1b Route ============
[12/14 20:33:44    556s] (I)       Phase 1b runs 0.01 seconds
[12/14 20:33:44    556s] (I)       Usage: 224300 = (110960 H, 113340 V) = (6.14% H, 6.59% V) = (3.196e+05um H, 3.264e+05um V)
[12/14 20:33:44    556s] (I)       
[12/14 20:33:44    556s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 5.17% V. EstWL: 6.459840e+05um
[12/14 20:33:44    556s] (I)       ============  Phase 1c Route ============
[12/14 20:33:44    556s] (I)       Level2 Grid: 49 x 49
[12/14 20:33:44    556s] (I)       Phase 1c runs 0.01 seconds
[12/14 20:33:44    556s] (I)       Usage: 224303 = (110962 H, 113341 V) = (6.14% H, 6.59% V) = (3.196e+05um H, 3.264e+05um V)
[12/14 20:33:44    556s] (I)       
[12/14 20:33:44    556s] (I)       ============  Phase 1d Route ============
[12/14 20:33:44    556s] (I)       Phase 1d runs 0.00 seconds
[12/14 20:33:44    556s] (I)       Usage: 224332 = (110987 H, 113345 V) = (6.14% H, 6.59% V) = (3.196e+05um H, 3.264e+05um V)
[12/14 20:33:44    556s] (I)       
[12/14 20:33:44    556s] (I)       ============  Phase 1e Route ============
[12/14 20:33:44    556s] (I)       Phase 1e runs 0.01 seconds
[12/14 20:33:44    556s] (I)       Usage: 224332 = (110987 H, 113345 V) = (6.14% H, 6.59% V) = (3.196e+05um H, 3.264e+05um V)
[12/14 20:33:44    556s] (I)       
[12/14 20:33:44    556s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 5.11% V. EstWL: 6.460762e+05um
[12/14 20:33:44    556s] [NR-eGR] 
[12/14 20:33:44    556s] (I)       ============  Phase 1l Route ============
[12/14 20:33:44    556s] (I)       Phase 1l runs 0.06 seconds
[12/14 20:33:44    556s] (I)       
[12/14 20:33:44    556s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/14 20:33:44    556s] [NR-eGR]                OverCon         OverCon         OverCon            
[12/14 20:33:44    556s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[12/14 20:33:44    556s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)    OverCon 
[12/14 20:33:44    556s] [NR-eGR] ------------------------------------------------------------------
[12/14 20:33:44    556s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:33:44    556s] [NR-eGR] Layer2    6661(11.45%)     971( 1.67%)      38( 0.07%)   (13.18%) 
[12/14 20:33:44    556s] [NR-eGR] Layer3       5( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/14 20:33:44    556s] [NR-eGR] Layer4     338( 0.58%)       6( 0.01%)       0( 0.00%)   ( 0.59%) 
[12/14 20:33:44    556s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:33:44    556s] [NR-eGR] Layer6      12( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[12/14 20:33:44    556s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:33:44    556s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:33:44    556s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:33:44    556s] [NR-eGR] ------------------------------------------------------------------
[12/14 20:33:44    556s] [NR-eGR] Total     7016( 1.55%)     977( 0.22%)      38( 0.01%)   ( 1.78%) 
[12/14 20:33:44    556s] [NR-eGR] 
[12/14 20:33:44    556s] (I)       Total Global Routing Runtime: 0.18 seconds
[12/14 20:33:44    556s] (I)       total 2D Cap : 3589818 = (1835800 H, 1754018 V)
[12/14 20:33:44    556s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.30% V
[12/14 20:33:44    556s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.52% V
[12/14 20:33:44    556s] [NR-eGR] End Peak syMemory usage = 2011.5 MB
[12/14 20:33:44    556s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.32 seconds
[12/14 20:33:44    556s] [hotspot] +------------+---------------+---------------+
[12/14 20:33:44    556s] [hotspot] |            |   max hotspot | total hotspot |
[12/14 20:33:44    556s] [hotspot] +------------+---------------+---------------+
[12/14 20:33:44    556s] [hotspot] | normalized |          0.89 |          0.89 |
[12/14 20:33:44    556s] [hotspot] +------------+---------------+---------------+
[12/14 20:33:44    556s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 0.89 (area is in unit of 4 std-cell row bins)
[12/14 20:33:44    556s] [hotspot] max/total 0.89/0.89, big hotspot (>10) total 0.00
[12/14 20:33:44    556s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/14 20:33:44    556s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:33:44    556s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/14 20:33:44    556s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:33:44    556s] [hotspot] |  1  |   256.00   325.12   290.56   371.20 |        0.89   |
[12/14 20:33:44    556s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:33:44    556s] Reported timing to dir ./timingReports
[12/14 20:33:44    556s] **optDesign ... cpu = 0:00:24, real = 0:00:13, mem = 1286.1M, totSessionCpu=0:09:16 **
[12/14 20:33:44    556s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1924.2M
[12/14 20:33:44    556s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1924.2M
[12/14 20:33:44    556s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.014, MEM:1924.2M
[12/14 20:33:44    556s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.015, MEM:1924.2M
[12/14 20:33:45    556s] End AAE Lib Interpolated Model. (MEM=1924.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:45    556s] **INFO: Starting Non-Blocking QThread
[12/14 20:33:45    556s] **INFO: Distributing 4 CPU to Master 1 CPU and QThread 3 CPU
[12/14 20:33:45    556s] Non-Blocking console log file: /dev/null
[12/14 20:33:45    556s] Multi-CPU acceleration using 2 CPU(s).
[12/14 20:33:45    556s] Info: 1 threads available for lower-level modules during optimization.
[12/14 20:33:45    556s] #################################################################################
[12/14 20:33:45    556s] # Design Stage: PreRoute
[12/14 20:33:45    556s] # Design Name: FLT
[12/14 20:33:45    556s] # Design Mode: 90nm
[12/14 20:33:45    556s] # Analysis Mode: MMMC OCV 
[12/14 20:33:45    556s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:33:45    556s] # Signoff Settings: SI Off 
[12/14 20:33:45    556s] #################################################################################
[12/14 20:33:45    557s] Calculate early delays in OCV mode...
[12/14 20:33:45    557s] Calculate late delays in OCV mode...
[12/14 20:33:45    557s] Topological Sorting (REAL = 0:00:00.0, MEM = 1934.9M, InitMEM = 1932.1M)
[12/14 20:33:45    557s] Start delay calculation (fullDC) (1 T). (MEM=1934.93)
[12/14 20:33:45    557s] End AAE Lib Interpolated Model. (MEM=1955.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:48    560s] Total number of fetched objects 21240
[12/14 20:33:48    560s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:48    560s] End delay calculation. (MEM=2030.38 CPU=0:00:02.3 REAL=0:00:02.0)
[12/14 20:33:48    560s] End delay calculation (fullDC). (MEM=2030.38 CPU=0:00:03.0 REAL=0:00:03.0)
[12/14 20:33:48    560s] *** CDM Built up (cpu=0:00:03.9  real=0:00:03.0  mem= 2030.4M) ***
[12/14 20:33:48    561s] *** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:03.0 totSessionCpu=0:09:21 mem=1998.4M)
[12/14 20:33:51    562s]  
   ____________________________________________________________________
__/ message from Non-Blocking QThread

[12/14 20:33:45    556s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
[12/14 20:33:45    556s] Multithreaded Timing Analysis is initialized with 3 threads
[12/14 20:33:45    556s] 
[12/14 20:33:45    556s] Info: 3 threads available for lower-level modules during optimization.
[12/14 20:33:45    556s] #################################################################################
[12/14 20:33:45    556s] # Design Stage: PreRoute
[12/14 20:33:45    556s] # Design Name: FLT
[12/14 20:33:45    556s] # Design Mode: 90nm
[12/14 20:33:45    556s] # Analysis Mode: MMMC OCV 
[12/14 20:33:45    556s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:33:45    556s] # Signoff Settings: SI Off 
[12/14 20:33:45    556s] #################################################################################
[12/14 20:33:45    556s] Topological Sorting (REAL = 0:00:00.0, MEM = 27.7M, InitMEM = 24.8M)
[12/14 20:33:45    556s] Calculate late delays in OCV mode...
[12/14 20:33:45    556s] Calculate early delays in OCV mode...
[12/14 20:33:45    556s] Start delay calculation (fullDC) (3 T). (MEM=0)
[12/14 20:33:45    556s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/14 20:33:45    556s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:45    556s] Total number of fetched objects 21240
[12/14 20:33:45    556s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:45    556s] End delay calculation. (MEM=0 CPU=0:00:02.2 REAL=0:00:00.0)
[12/14 20:33:45    556s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.0 REAL=0:00:01.0)
[12/14 20:33:45    556s] *** CDM Built up (cpu=0:00:03.1  real=0:00:01.0  mem= 0.0M) ***
[12/14 20:33:45    556s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:02.0 totSessionCpu=0:00:16.0 mem=0.0M)
[12/14 20:33:45    556s] Info: pop threads available for lower-level modules during optimization.
[12/14 20:33:45    556s] *** QThread HoldRpt [finish] : cpu/real = 0:00:05.3/0:00:02.0 (2.6), mem = 0.0M
_______________________________________________________________________
[12/14 20:33:51    567s] Info: pop threads available for lower-level modules during optimization.
[12/14 20:33:51    567s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_wc 
Hold  views included:
 hold_wc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 70.596  | 71.278  | 70.596  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.095  |  0.727  | -0.095  |
|           TNS (ns):| -1.038  |  0.000  | -1.038  |
|    Violating Paths:|   31    |    0    |   31    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.793%
Routing Overflow: 0.00% H and 0.52% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:11.4, REAL=0:00:07.0, MEM=1943.6M
[12/14 20:33:51    567s] **optDesign ... cpu = 0:00:36, real = 0:00:20, mem = 1373.9M, totSessionCpu=0:09:28 **
[12/14 20:33:51    567s] Deleting Cell Server ...
[12/14 20:33:51    567s] *** Finished optDesign ***
[12/14 20:33:51    567s] 
[12/14 20:33:51    567s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:36.3 real=0:00:20.9)
[12/14 20:33:51    567s] Info: pop threads available for lower-level modules during optimization.
[12/14 20:33:51    567s] Info: Destroy the CCOpt slew target map.
[12/14 20:33:51    568s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[12/14 20:33:51    568s] <CMD> optDesign -postCTS -hold
[12/14 20:33:51    568s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/14 20:33:51    568s] GigaOpt running with 4 threads.
[12/14 20:33:51    568s] Info: 4 threads available for lower-level modules during optimization.
[12/14 20:33:51    568s] #spOpts: mergeVia=F 
[12/14 20:33:51    568s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1941.6M
[12/14 20:33:51    568s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1941.6M
[12/14 20:33:51    568s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1941.6M
[12/14 20:33:51    568s] Core basic site is unit
[12/14 20:33:51    568s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:33:51    568s] Mark StBox On SiteArr starts
[12/14 20:33:51    568s] Mark StBox On SiteArr ends
[12/14 20:33:51    568s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.200, REAL:0.067, MEM:1973.6M
[12/14 20:33:51    568s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.210, REAL:0.075, MEM:1973.6M
[12/14 20:33:51    568s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.210, REAL:0.075, MEM:1973.6M
[12/14 20:33:52    568s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:33:52    568s] Summary for sequential cells identification: 
[12/14 20:33:52    568s]   Identified SBFF number: 42
[12/14 20:33:52    568s]   Identified MBFF number: 0
[12/14 20:33:52    568s]   Identified SB Latch number: 0
[12/14 20:33:52    568s]   Identified MB Latch number: 0
[12/14 20:33:52    568s]   Not identified SBFF number: 0
[12/14 20:33:52    568s]   Not identified MBFF number: 0
[12/14 20:33:52    568s]   Not identified SB Latch number: 0
[12/14 20:33:52    568s]   Not identified MB Latch number: 0
[12/14 20:33:52    568s]   Number of sequential cells which are not FFs: 14
[12/14 20:33:52    568s] Creating Cell Server, finished. 
[12/14 20:33:52    568s] 
[12/14 20:33:52    568s] #spOpts: mergeVia=F 
[12/14 20:33:52    568s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1973.6M
[12/14 20:33:52    568s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1973.6M
[12/14 20:33:52    568s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.014, MEM:1973.6M
[12/14 20:33:52    568s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.014, MEM:1973.6M
[12/14 20:33:52    568s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[12/14 20:33:52    568s] [GPS-MSV]   Power Domain 'PD_CORE' (tag=1) Default
[12/14 20:33:52    568s] [GPS-MSV] Related mode (msv/opt) setting
[12/14 20:33:52    568s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[12/14 20:33:52    568s] OPERPROF: Starting DPlace-Init at level 1, MEM:1973.6M
[12/14 20:33:52    568s] #spOpts: mergeVia=F 
[12/14 20:33:52    568s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1973.6M
[12/14 20:33:52    568s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1973.6M
[12/14 20:33:52    568s] OPERPROF:       Starting CMU at level 4, MEM:1973.6M
[12/14 20:33:52    568s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1973.6M
[12/14 20:33:52    568s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.016, MEM:1973.6M
[12/14 20:33:52    568s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.017, MEM:1973.6M
[12/14 20:33:52    568s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1973.6MB).
[12/14 20:33:52    568s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:1973.6M
[12/14 20:33:52    568s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[12/14 20:33:52    568s] 	Cell CGLNPRX2, site unit.
[12/14 20:33:52    568s] 	Cell CGLNPRX8, site unit.
[12/14 20:33:52    568s] 	Cell CGLNPSX16, site unit.
[12/14 20:33:52    568s] 	Cell CGLNPSX2, site unit.
[12/14 20:33:52    568s] 	Cell CGLNPSX4, site unit.
[12/14 20:33:52    568s] 	Cell CGLNPSX8, site unit.
[12/14 20:33:52    568s] 	Cell CGLPPRX2, site unit.
[12/14 20:33:52    568s] 	Cell CGLPPRX8, site unit.
[12/14 20:33:52    568s] 	Cell CGLPPSX16, site unit.
[12/14 20:33:52    568s] 	Cell CGLPPSX2, site unit.
[12/14 20:33:52    568s] 	Cell CGLPPSX4, site unit.
[12/14 20:33:52    568s] 	Cell CGLPPSX8, site unit.
[12/14 20:33:52    568s] 	Cell LSDNENCLX1, site unit.
[12/14 20:33:52    568s] 	Cell LSDNENCLX2, site unit.
[12/14 20:33:52    568s] 	Cell LSDNENCLX4, site unit.
[12/14 20:33:52    568s] 	Cell LSDNENCLX8, site unit.
[12/14 20:33:52    568s] 	Cell LSDNENX1, site unit.
[12/14 20:33:52    568s] 	Cell LSDNENX2, site unit.
[12/14 20:33:52    568s] 	Cell LSDNENX4, site unit.
[12/14 20:33:52    568s] 	Cell LSDNENX8, site unit.
[12/14 20:33:52    568s] 	...
[12/14 20:33:52    568s] 	Reporting only the 20 first cells found...
[12/14 20:33:52    568s] .
[12/14 20:33:52    568s] 
[12/14 20:33:52    568s] Creating Lib Analyzer ...
[12/14 20:33:52    568s]  Visiting view : func_wc
[12/14 20:33:52    568s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:33:52    568s]  Visiting view : hold_bc
[12/14 20:33:52    568s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:33:52    568s]  Visiting view : hold_tc
[12/14 20:33:52    568s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:33:52    568s]  Visiting view : hold_wc
[12/14 20:33:52    568s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:33:52    568s]  Setting StdDelay to 51.80
[12/14 20:33:52    568s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/14 20:33:52    568s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/14 20:33:52    568s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/14 20:33:52    568s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/14 20:33:52    568s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/14 20:33:52    568s] 
[12/14 20:33:52    569s] Creating Lib Analyzer, finished. 
[12/14 20:33:52    569s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1310.7M, totSessionCpu=0:09:29 **
[12/14 20:33:52    569s] *** optDesign -postCTS ***
[12/14 20:33:52    569s] DRC Margin: user margin 0.0
[12/14 20:33:52    569s] Hold Target Slack: user slack 0
[12/14 20:33:52    569s] Setup Target Slack: user slack 0;
[12/14 20:33:52    569s] setUsefulSkewMode -ecoRoute false
[12/14 20:33:52    569s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1913.9M
[12/14 20:33:52    569s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1913.9M
[12/14 20:33:52    569s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.014, MEM:1913.9M
[12/14 20:33:52    569s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.015, MEM:1913.9M
[12/14 20:33:52    569s] Deleting Cell Server ...
[12/14 20:33:52    569s] Deleting Lib Analyzer.
[12/14 20:33:52    569s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:33:52    569s] Summary for sequential cells identification: 
[12/14 20:33:52    569s]   Identified SBFF number: 42
[12/14 20:33:52    569s]   Identified MBFF number: 0
[12/14 20:33:52    569s]   Identified SB Latch number: 0
[12/14 20:33:52    569s]   Identified MB Latch number: 0
[12/14 20:33:52    569s]   Not identified SBFF number: 0
[12/14 20:33:52    569s]   Not identified MBFF number: 0
[12/14 20:33:52    569s]   Not identified SB Latch number: 0
[12/14 20:33:52    569s]   Not identified MB Latch number: 0
[12/14 20:33:52    569s]   Number of sequential cells which are not FFs: 14
[12/14 20:33:52    569s] Creating Cell Server, finished. 
[12/14 20:33:52    569s] 
[12/14 20:33:52    569s] Deleting Cell Server ...
[12/14 20:33:52    569s] Start to check current routing status for nets...
[12/14 20:33:52    569s] All nets are already routed correctly.
[12/14 20:33:52    569s] End to check current routing status for nets (mem=1913.9M)
[12/14 20:33:52    569s] *info: All cells identified as Buffer and Delay cells:
[12/14 20:33:52    569s] *info:   with footprint "DELLN1X2" or "NBUFFX2": 
[12/14 20:33:52    569s] *info: ------------------------------------------------------------------
[12/14 20:33:52    569s] *info: (dly) DELLN2X2           -  saed90nm_max
[12/14 20:33:52    569s] *info: (dly) DELLN3X2           -  saed90nm_max
[12/14 20:33:52    569s] *info: (dly) DELLN1X2           -  saed90nm_max
[12/14 20:33:52    569s] *info: (dly) NBUFFX32           -  saed90nm_max
[12/14 20:33:52    569s] *info: (dly) DELLN2X2           -  saed90nm_max
[12/14 20:33:52    569s] *info: (dly) DELLN3X2           -  saed90nm_max
[12/14 20:33:52    569s] *info: (dly) DELLN1X2           -  saed90nm_max
[12/14 20:33:52    569s] *info: (dly) NBUFFX32           -  saed90nm_max
[12/14 20:33:52    569s] *info: (dly) DELLN2X2           -  saed90nm_max
[12/14 20:33:52    569s] *info: (dly) DELLN3X2           -  saed90nm_max
[12/14 20:33:52    569s] *info: (dly) DELLN1X2           -  saed90nm_max
[12/14 20:33:52    569s] *info: (dly) NBUFFX32           -  saed90nm_max
[12/14 20:33:52    569s] *info: (buf) NBUFFX2            -  saed90nm_max
[12/14 20:33:52    569s] *info: (buf) NBUFFX4            -  saed90nm_max
[12/14 20:33:52    569s] *info: (buf) NBUFFX8            -  saed90nm_max
[12/14 20:33:52    569s] *info: (buf) NBUFFX16           -  saed90nm_max
[12/14 20:33:52    569s] *info: (buf) NBUFFX2            -  saed90nm_max
[12/14 20:33:52    569s] *info: (buf) NBUFFX4            -  saed90nm_max
[12/14 20:33:52    569s] *info: (buf) NBUFFX8            -  saed90nm_max
[12/14 20:33:52    569s] *info: (buf) NBUFFX16           -  saed90nm_max
[12/14 20:33:52    569s] *info: (buf) NBUFFX2            -  saed90nm_max
[12/14 20:33:52    569s] *info: (buf) NBUFFX4            -  saed90nm_max
[12/14 20:33:52    569s] *info: (buf) NBUFFX8            -  saed90nm_max
[12/14 20:33:52    569s] *info: (buf) NBUFFX16           -  saed90nm_max
[12/14 20:33:52    569s] PhyDesignGrid: maxLocalDensity 0.98
[12/14 20:33:52    569s] ### Creating PhyDesignMc. totSessionCpu=0:09:30 mem=1913.9M
[12/14 20:33:52    569s] OPERPROF: Starting DPlace-Init at level 1, MEM:1913.9M
[12/14 20:33:52    569s] #spOpts: mergeVia=F 
[12/14 20:33:52    569s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1913.9M
[12/14 20:33:52    569s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1913.9M
[12/14 20:33:52    569s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1913.9M
[12/14 20:33:52    569s] Core basic site is unit
[12/14 20:33:52    569s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:33:52    569s] Mark StBox On SiteArr starts
[12/14 20:33:52    569s] Mark StBox On SiteArr ends
[12/14 20:33:52    569s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.270, REAL:0.082, MEM:1913.9M
[12/14 20:33:52    569s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.270, REAL:0.088, MEM:1913.9M
[12/14 20:33:52    569s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.280, REAL:0.088, MEM:1913.9M
[12/14 20:33:52    569s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1913.9MB).
[12/14 20:33:52    569s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.110, MEM:1913.9M
[12/14 20:33:53    569s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:30 mem=1913.9M
[12/14 20:33:53    569s] *** Enable all active views. ***
[12/14 20:33:53    570s] GigaOpt Hold Optimizer is used
[12/14 20:33:53    570s] End AAE Lib Interpolated Model. (MEM=1913.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:53    570s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:09:30 mem=1913.9M ***
[12/14 20:33:53    570s] Effort level <high> specified for reg2reg path_group
[12/14 20:33:53    571s] End AAE Lib Interpolated Model. (MEM=1881.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:53    571s] **INFO: Starting Blocking QThread with 4 CPU
[12/14 20:33:53    571s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/14 20:33:53    571s] Multi-CPU acceleration using 4 CPU(s).
[12/14 20:33:53    571s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
[12/14 20:33:53    571s] Multithreaded Timing Analysis is initialized with 4 threads
[12/14 20:33:53    571s] 
[12/14 20:33:53    571s] #################################################################################
[12/14 20:33:53    571s] # Design Stage: PreRoute
[12/14 20:33:53    571s] # Design Name: FLT
[12/14 20:33:53    571s] # Design Mode: 90nm
[12/14 20:33:53    571s] # Analysis Mode: MMMC OCV 
[12/14 20:33:53    571s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:33:53    571s] # Signoff Settings: SI Off 
[12/14 20:33:53    571s] #################################################################################
[12/14 20:33:53    571s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[12/14 20:33:53    571s] Calculate late delays in OCV mode...
[12/14 20:33:53    571s] Calculate early delays in OCV mode...
[12/14 20:33:53    571s] Start delay calculation (fullDC) (4 T). (MEM=0)
[12/14 20:33:53    571s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/14 20:33:53    571s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:53    571s] Total number of fetched objects 21240
[12/14 20:33:53    571s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:33:53    571s] End delay calculation. (MEM=43.668 CPU=0:00:02.2 REAL=0:00:01.0)
[12/14 20:33:53    571s] End delay calculation (fullDC). (MEM=43.668 CPU=0:00:03.0 REAL=0:00:01.0)
[12/14 20:33:53    571s] *** CDM Built up (cpu=0:00:03.1  real=0:00:01.0  mem= 43.7M) ***
[12/14 20:33:53    571s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:01.0 totSessionCpu=0:00:21.4 mem=11.7M)
[12/14 20:33:53    571s] Done building cte hold timing graph (fixHold) cpu=0:00:05.4 real=0:00:02.0 totSessionCpu=0:00:21.4 mem=11.7M ***
[12/14 20:33:53    571s] Done building hold timer [5393 node(s), 6374 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.6 real=0:00:03.0 totSessionCpu=0:00:22.6 mem=99.4M ***
[12/14 20:33:53    571s] *** QThread HoldInit [finish] : cpu/real = 0:00:06.6/0:00:03.0 (2.2), mem = 99.4M
[12/14 20:33:56    577s]  
_______________________________________________________________________
[12/14 20:33:57    578s] Done building cte setup timing graph (fixHold) cpu=0:00:08.5 real=0:00:04.0 totSessionCpu=0:09:39 mem=1881.9M ***
[12/14 20:33:57    579s] *info: category slack lower bound [L 0.0] default
[12/14 20:33:57    579s] *info: category slack lower bound [H 0.0] reg2reg 
[12/14 20:33:57    579s] --------------------------------------------------- 
[12/14 20:33:57    579s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/14 20:33:57    579s] --------------------------------------------------- 
[12/14 20:33:57    579s]          WNS    reg2regWNS
[12/14 20:33:57    579s]    70.596 ns     71.278 ns
[12/14 20:33:57    579s] --------------------------------------------------- 
[12/14 20:33:57    579s] Restoring autoViewHoldTargetSlack: 0
[12/14 20:33:57    579s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1959.3M
[12/14 20:33:57    579s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1959.3M
[12/14 20:33:57    579s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.016, MEM:1959.3M
[12/14 20:33:57    579s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.016, MEM:1959.3M
[12/14 20:33:58    579s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_wc
Hold  views included:
 hold_wc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 70.596  | 71.278  | 70.596  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.095  |  0.727  | -0.095  |
|           TNS (ns):| -1.038  |  0.000  | -1.038  |
|    Violating Paths:|   31    |    0    |   31    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.793%
Routing Overflow: 0.00% H and 0.52% V
------------------------------------------------------------
Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:33:58    579s] Summary for sequential cells identification: 
[12/14 20:33:58    579s]   Identified SBFF number: 42
[12/14 20:33:58    579s]   Identified MBFF number: 0
[12/14 20:33:58    579s]   Identified SB Latch number: 0
[12/14 20:33:58    579s]   Identified MB Latch number: 0
[12/14 20:33:58    579s]   Not identified SBFF number: 0
[12/14 20:33:58    579s]   Not identified MBFF number: 0
[12/14 20:33:58    579s]   Not identified SB Latch number: 0
[12/14 20:33:58    579s]   Not identified MB Latch number: 0
[12/14 20:33:58    579s]   Number of sequential cells which are not FFs: 14
[12/14 20:33:58    579s] Creating Cell Server, finished. 
[12/14 20:33:58    579s] 
[12/14 20:33:58    579s] Deleting Cell Server ...
[12/14 20:33:58    579s] 
[12/14 20:33:58    579s] Creating Lib Analyzer ...
[12/14 20:33:58    579s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:33:58    579s] Summary for sequential cells identification: 
[12/14 20:33:58    579s]   Identified SBFF number: 42
[12/14 20:33:58    579s]   Identified MBFF number: 0
[12/14 20:33:58    579s]   Identified SB Latch number: 0
[12/14 20:33:58    579s]   Identified MB Latch number: 0
[12/14 20:33:58    579s]   Not identified SBFF number: 0
[12/14 20:33:58    579s]   Not identified MBFF number: 0
[12/14 20:33:58    579s]   Not identified SB Latch number: 0
[12/14 20:33:58    579s]   Not identified MB Latch number: 0
[12/14 20:33:58    579s]   Number of sequential cells which are not FFs: 14
[12/14 20:33:58    579s] Creating Cell Server, finished. 
[12/14 20:33:58    579s] 
[12/14 20:33:58    579s]  Visiting view : func_wc
[12/14 20:33:58    579s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:33:58    579s]  Visiting view : hold_bc
[12/14 20:33:58    579s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:33:58    579s]  Visiting view : hold_tc
[12/14 20:33:58    579s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:33:58    579s]  Visiting view : hold_wc
[12/14 20:33:58    579s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:33:58    579s]  Setting StdDelay to 51.80
[12/14 20:33:58    579s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/14 20:33:58    579s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/14 20:33:58    579s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/14 20:33:58    579s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/14 20:33:58    579s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/14 20:33:58    579s] 
[12/14 20:33:58    580s] Creating Lib Analyzer, finished. 
[12/14 20:33:58    580s] 
[12/14 20:33:58    580s] *Info: minBufDelay = 160.5 ps, libStdDelay = 51.8 ps, minBufSize = 5529600 (6.0)
[12/14 20:33:58    580s] *Info: worst delay setup view: func_wc
[12/14 20:33:58    580s] Footprint list for hold buffering (delay unit: ps)
[12/14 20:33:58    580s] =================================================================
[12/14 20:33:58    580s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[12/14 20:33:58    580s] ------------------------------------------------------------------
[12/14 20:33:58    580s] *Info:      150.0       1.07    6.0  21.70 NBUFFX2 (INP,Z)
[12/14 20:33:58    580s] *Info:      222.6       1.03   11.0  11.75 NBUFFX4 (INP,Z)
[12/14 20:33:58    580s] *Info:      207.2       1.03   16.0   6.49 NBUFFX8 (INP,Z)
[12/14 20:33:58    580s] *Info:      825.4       1.01   16.0  24.39 DELLN1X2 (INP,Z)
[12/14 20:33:58    580s] *Info:     1895.3       1.01   17.0  28.83 DELLN2X2 (INP,Z)
[12/14 20:33:58    580s] *Info:     2769.5       1.00   24.0  26.74 DELLN3X2 (INP,Z)
[12/14 20:33:58    580s] *Info:      208.0       1.02   29.0   3.75 NBUFFX16 (INP,Z)
[12/14 20:33:58    580s] *Info:      398.5       1.00   60.0   2.24 NBUFFX32 (INP,Z)
[12/14 20:33:58    580s] =================================================================
[12/14 20:33:58    580s] **optDesign ... cpu = 0:00:11, real = 0:00:06, mem = 1309.5M, totSessionCpu=0:09:41 **
[12/14 20:33:58    580s] ### Creating LA Mngr. totSessionCpu=0:09:41 mem=1917.9M
[12/14 20:33:58    580s] ### Creating LA Mngr, finished. totSessionCpu=0:09:41 mem=1917.9M
[12/14 20:33:58    580s] ### Creating LA Mngr. totSessionCpu=0:09:41 mem=2064.8M
[12/14 20:33:58    580s] ### Creating LA Mngr, finished. totSessionCpu=0:09:41 mem=2064.8M
[12/14 20:33:58    580s] gigaOpt Hold fixing search radius: 115.200000 Microns (40 stdCellHgt)
[12/14 20:33:58    580s] gigaOpt Hold fixing search radius on new term: 14.400000 Microns (5 stdCellHgt)
[12/14 20:33:58    580s] *info: Run optDesign holdfix with 4 threads.
[12/14 20:33:58    580s] Info: 8 nets with fixed/cover wires excluded.
[12/14 20:33:58    580s] Info: 8 clock nets excluded from IPO operation.
[12/14 20:33:59    580s] --------------------------------------------------- 
[12/14 20:33:59    580s]    Hold Timing Summary  - Initial 
[12/14 20:33:59    580s] --------------------------------------------------- 
[12/14 20:33:59    580s]  Target slack:       0.0000 ns
[12/14 20:33:59    580s]  View: hold_wc 
[12/14 20:33:59    580s]    WNS:      -0.0946
[12/14 20:33:59    580s]    TNS:      -1.0381
[12/14 20:33:59    580s]    VP :           31
[12/14 20:33:59    580s]    Worst hold path end point: parameter_memory_regx0xx24x/D 
[12/14 20:33:59    580s] --------------------------------------------------- 
[12/14 20:33:59    580s]    Setup Timing Summary  - Initial 
[12/14 20:33:59    580s] --------------------------------------------------- 
[12/14 20:33:59    580s]  Target slack: 0.000 ns
[12/14 20:33:59    580s]  View: func_wc 
[12/14 20:33:59    580s]    WNS:      70.5956
[12/14 20:33:59    580s]    TNS:       0.0000
[12/14 20:33:59    580s]    VP :            0
[12/14 20:33:59    580s]    Worst setup path end point:sta_FLT_Out_DO[22] 
[12/14 20:33:59    580s] --------------------------------------------------- 
[12/14 20:33:59    580s] Info: Done creating the CCOpt slew target map.
[12/14 20:33:59    580s] PhyDesignGrid: maxLocalDensity 0.98
[12/14 20:33:59    580s] ### Creating PhyDesignMc. totSessionCpu=0:09:41 mem=2372.0M
[12/14 20:33:59    580s] OPERPROF: Starting DPlace-Init at level 1, MEM:2372.0M
[12/14 20:33:59    580s] #spOpts: mergeVia=F 
[12/14 20:33:59    580s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2372.0M
[12/14 20:33:59    580s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2372.0M
[12/14 20:33:59    580s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.014, MEM:2372.0M
[12/14 20:33:59    580s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.014, MEM:2372.0M
[12/14 20:33:59    580s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2372.0MB).
[12/14 20:33:59    580s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:2372.0M
[12/14 20:33:59    580s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:41 mem=2404.0M
[12/14 20:33:59    580s] 
[12/14 20:33:59    580s] *** Starting Core Fixing (fixHold) cpu=0:00:10.7 real=0:00:06.0 totSessionCpu=0:09:41 mem=2404.0M density=52.793% ***
[12/14 20:33:59    580s] Optimizer Target Slack 0.000 StdDelay is 0.052  
[12/14 20:33:59    581s] 
[12/14 20:33:59    581s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.8500} {7, 0.320, 0.7775} {8, 0.048, 0.4495} {9, 0.048, 0.4495} 
[12/14 20:33:59    581s] 
[12/14 20:33:59    581s] Phase I ......
[12/14 20:33:59    581s] *info: Hold Batch Commit is enabled
[12/14 20:33:59    581s] *info: Levelized Batch Commit is enabled
[12/14 20:33:59    581s] Executing transform: ECO Safe Resize
[12/14 20:33:59    581s] +-----------------------------------------------------------------------------------------------+
[12/14 20:33:59    581s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[12/14 20:33:59    581s] +-----------------------------------------------------------------------------------------------+
[12/14 20:33:59    581s] Worst hold path end point:
[12/14 20:33:59    581s]   parameter_memory_regx0xx24x/D
[12/14 20:33:59    581s]     net: n995 (nrTerm=2)
[12/14 20:33:59    581s] |   0|  -0.095|    -1.04|      31|          0|       0(     0)|    52.79%|   0:00:06.0|  2404.0M|
[12/14 20:33:59    581s] Worst hold path end point:
[12/14 20:33:59    581s]   parameter_memory_regx0xx24x/D
[12/14 20:33:59    581s]     net: n995 (nrTerm=2)
[12/14 20:33:59    581s] |   1|  -0.095|    -1.04|      31|          0|       0(     0)|    52.79%|   0:00:06.0|  2404.0M|
[12/14 20:33:59    581s] +-----------------------------------------------------------------------------------------------+
[12/14 20:33:59    581s] Executing transform: AddBuffer + LegalResize
[12/14 20:33:59    581s] +-----------------------------------------------------------------------------------------------+
[12/14 20:33:59    581s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[12/14 20:33:59    581s] +-----------------------------------------------------------------------------------------------+
[12/14 20:33:59    581s] Worst hold path end point:
[12/14 20:33:59    581s]   parameter_memory_regx0xx24x/D
[12/14 20:33:59    581s]     net: n995 (nrTerm=2)
[12/14 20:33:59    581s] |   0|  -0.095|    -1.04|      31|          0|       0(     0)|    52.79%|   0:00:06.0|  2404.0M|
[12/14 20:33:59    581s] Worst hold path end point:
[12/14 20:33:59    581s]   parameter_memory_regx0xx15x/D
[12/14 20:33:59    581s]     net: n986 (nrTerm=2)
[12/14 20:33:59    581s] |   1|   0.001|     0.00|       0|          9|       0(     0)|    52.80%|   0:00:06.0|  2408.6M|
[12/14 20:33:59    581s] +-----------------------------------------------------------------------------------------------+
[12/14 20:33:59    581s] 
[12/14 20:33:59    581s] *info:    Total 9 cells added for Phase I
[12/14 20:33:59    581s] --------------------------------------------------- 
[12/14 20:33:59    581s]    Hold Timing Summary  - Phase I 
[12/14 20:33:59    581s] --------------------------------------------------- 
[12/14 20:33:59    581s]  Target slack:       0.0000 ns
[12/14 20:33:59    581s]  View: hold_wc 
[12/14 20:33:59    581s]    WNS:       0.0013
[12/14 20:33:59    581s]    TNS:       0.0000
[12/14 20:33:59    581s]    VP :            0
[12/14 20:33:59    581s]    Worst hold path end point: parameter_memory_regx0xx15x/D 
[12/14 20:33:59    581s] --------------------------------------------------- 
[12/14 20:33:59    581s]    Setup Timing Summary  - Phase I 
[12/14 20:33:59    581s] --------------------------------------------------- 
[12/14 20:33:59    581s]  Target slack: 0.000 ns
[12/14 20:33:59    581s]  View: func_wc 
[12/14 20:33:59    581s]    WNS:      70.5956
[12/14 20:33:59    581s]    TNS:       0.0000
[12/14 20:33:59    581s]    VP :            0
[12/14 20:33:59    581s]    Worst setup path end point:sta_FLT_Out_DO[22] 
[12/14 20:33:59    581s] --------------------------------------------------- 
[12/14 20:33:59    581s] 
[12/14 20:33:59    581s] *** Finished Core Fixing (fixHold) cpu=0:00:11.3 real=0:00:06.0 totSessionCpu=0:09:42 mem=2408.6M density=52.804% ***
[12/14 20:33:59    581s] 
[12/14 20:33:59    581s] *info:
[12/14 20:33:59    581s] *info: Added a total of 9 cells to fix/reduce hold violation
[12/14 20:33:59    581s] *info:          in which 9 termBuffering
[12/14 20:33:59    581s] *info:
[12/14 20:33:59    581s] *info: Summary: 
[12/14 20:33:59    581s] *info:            9 cells of type 'NBUFFX2' (6.0, 	21.695) used
[12/14 20:33:59    581s] 
[12/14 20:33:59    581s] OPERPROF: Starting DPlace-Init at level 1, MEM:2408.6M
[12/14 20:33:59    581s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2408.6M
[12/14 20:33:59    581s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2408.6M
[12/14 20:33:59    581s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.019, MEM:2408.6M
[12/14 20:33:59    581s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.019, MEM:2408.6M
[12/14 20:33:59    581s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:2408.6M
[12/14 20:33:59    581s] OPERPROF: Starting RefinePlace at level 1, MEM:2408.6M
[12/14 20:33:59    581s] *** Starting refinePlace (0:09:42 mem=2408.6M) ***
[12/14 20:33:59    581s] Total net bbox length = 5.544e+05 (2.719e+05 2.824e+05) (ext = 5.294e+03)
[12/14 20:33:59    581s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[12/14 20:33:59    581s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:33:59    581s] Starting refinePlace ...
[12/14 20:33:59    581s] powerDomain PD_CORE: bins with density >  0.75 = 8.33 % ( 48 / 576 )
[12/14 20:33:59    581s] Density distribution unevenness ratio = 15.947%
[12/14 20:33:59    581s]   Spread Effort: high, pre-route mode, useDDP on.
[12/14 20:33:59    581s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2408.6MB) @(0:09:42 - 0:09:42).
[12/14 20:33:59    581s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:33:59    581s] wireLenOptFixPriorityInst 462 inst fixed
[12/14 20:33:59    582s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:33:59    582s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2408.6MB) @(0:09:42 - 0:09:42).
[12/14 20:34:00    582s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:34:00    582s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2408.6MB
[12/14 20:34:00    582s] Statistics of distance of Instance movement in refine placement:
[12/14 20:34:00    582s]   maximum (X+Y) =         0.00 um
[12/14 20:34:00    582s]   mean    (X+Y) =         0.00 um
[12/14 20:34:00    582s] Summary Report:
[12/14 20:34:00    582s] Instances move: 0 (out of 18625 movable)
[12/14 20:34:00    582s] Instances flipped: 0
[12/14 20:34:00    582s] Mean displacement: 0.00 um
[12/14 20:34:00    582s] Max displacement: 0.00 um 
[12/14 20:34:00    582s] Total instances moved : 0
[12/14 20:34:00    582s] Total net bbox length = 5.544e+05 (2.719e+05 2.824e+05) (ext = 5.294e+03)
[12/14 20:34:00    582s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2408.6MB
[12/14 20:34:00    582s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=2408.6MB) @(0:09:42 - 0:09:42).
[12/14 20:34:00    582s] *** Finished refinePlace (0:09:42 mem=2408.6M) ***
[12/14 20:34:00    582s] OPERPROF: Finished RefinePlace at level 1, CPU:0.350, REAL:0.348, MEM:2408.6M
[12/14 20:34:00    582s] *** maximum move = 0.00 um ***
[12/14 20:34:00    582s] *** Finished re-routing un-routed nets (2408.6M) ***
[12/14 20:34:00    582s] OPERPROF: Starting DPlace-Init at level 1, MEM:2408.6M
[12/14 20:34:00    582s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2408.6M
[12/14 20:34:00    582s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2408.6M
[12/14 20:34:00    582s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.019, MEM:2408.6M
[12/14 20:34:00    582s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.019, MEM:2408.6M
[12/14 20:34:00    582s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:2408.6M
[12/14 20:34:00    582s] 
[12/14 20:34:00    582s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2408.6M) ***
[12/14 20:34:00    582s] *** Finish Post CTS Hold Fixing (cpu=0:00:12.2 real=0:00:07.0 totSessionCpu=0:09:42 mem=2408.6M density=52.804%) ***
[12/14 20:34:00    582s] **INFO: total 182 insts, 0 nets marked don't touch
[12/14 20:34:00    582s] **INFO: total 182 insts, 0 nets marked don't touch DB property
[12/14 20:34:00    582s] **INFO: total 182 insts, 0 nets unmarked don't touch

[12/14 20:34:00    582s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1996.9M
[12/14 20:34:00    582s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1996.9M
[12/14 20:34:00    582s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.014, MEM:1996.9M
[12/14 20:34:00    582s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.014, MEM:1996.9M
[12/14 20:34:00    582s] *** Steiner Routed Nets: 0.707%; Threshold: 100; Threshold for Hold: 100
[12/14 20:34:00    582s] ### Creating LA Mngr. totSessionCpu=0:09:43 mem=1996.9M
[12/14 20:34:00    582s] ### Creating LA Mngr, finished. totSessionCpu=0:09:43 mem=1996.9M
[12/14 20:34:00    582s] Re-routed 0 nets
[12/14 20:34:00    582s] GigaOpt_HOLD: Recover setup timing after hold fixing
[12/14 20:34:00    582s] Deleting Cell Server ...
[12/14 20:34:00    582s] Deleting Lib Analyzer.
[12/14 20:34:00    582s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:34:00    582s] Summary for sequential cells identification: 
[12/14 20:34:00    582s]   Identified SBFF number: 42
[12/14 20:34:00    582s]   Identified MBFF number: 0
[12/14 20:34:00    582s]   Identified SB Latch number: 0
[12/14 20:34:00    582s]   Identified MB Latch number: 0
[12/14 20:34:00    582s]   Not identified SBFF number: 0
[12/14 20:34:00    582s]   Not identified MBFF number: 0
[12/14 20:34:00    582s]   Not identified SB Latch number: 0
[12/14 20:34:00    582s]   Not identified MB Latch number: 0
[12/14 20:34:00    582s]   Number of sequential cells which are not FFs: 14
[12/14 20:34:00    582s] Creating Cell Server, finished. 
[12/14 20:34:00    582s] 
[12/14 20:34:00    582s]  Visiting view : func_wc
[12/14 20:34:00    582s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:34:00    582s]  Visiting view : hold_bc
[12/14 20:34:00    582s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:34:00    582s]  Visiting view : hold_tc
[12/14 20:34:00    582s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:34:00    582s]  Visiting view : hold_wc
[12/14 20:34:00    582s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:34:00    582s]  Setting StdDelay to 51.80
[12/14 20:34:00    582s] Deleting Cell Server ...
[12/14 20:34:00    582s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:34:00    582s] Summary for sequential cells identification: 
[12/14 20:34:00    582s]   Identified SBFF number: 42
[12/14 20:34:00    582s]   Identified MBFF number: 0
[12/14 20:34:00    582s]   Identified SB Latch number: 0
[12/14 20:34:00    582s]   Identified MB Latch number: 0
[12/14 20:34:00    582s]   Not identified SBFF number: 0
[12/14 20:34:00    582s]   Not identified MBFF number: 0
[12/14 20:34:00    582s]   Not identified SB Latch number: 0
[12/14 20:34:00    582s]   Not identified MB Latch number: 0
[12/14 20:34:00    582s]   Number of sequential cells which are not FFs: 14
[12/14 20:34:00    582s] Creating Cell Server, finished. 
[12/14 20:34:00    582s] 
[12/14 20:34:00    582s]  Visiting view : func_wc
[12/14 20:34:00    582s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:34:00    582s]  Visiting view : hold_bc
[12/14 20:34:00    582s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:34:00    582s]  Visiting view : hold_tc
[12/14 20:34:00    582s]    : PowerDomain = none : Weighted F : unweighted  = 15.80 (1.000)
[12/14 20:34:00    582s]  Visiting view : hold_wc
[12/14 20:34:00    582s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:34:00    582s]  Setting StdDelay to 51.80
[12/14 20:34:00    582s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[12/14 20:34:00    582s] GigaOpt: Skipping postEco optimization
[12/14 20:34:00    582s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[12/14 20:34:00    582s] GigaOpt: Skipping nonLegal postEco optimization
[12/14 20:34:00    582s] *** Steiner Routed Nets: 0.707%; Threshold: 100; Threshold for Hold: 100
[12/14 20:34:00    582s] ### Creating LA Mngr. totSessionCpu=0:09:43 mem=1996.9M
[12/14 20:34:00    582s] ### Creating LA Mngr, finished. totSessionCpu=0:09:43 mem=1996.9M
[12/14 20:34:00    582s] Re-routed 0 nets
[12/14 20:34:00    582s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0259)
[12/14 20:34:00    582s] GigaOpt: Skipping post-eco TNS optimization
[12/14 20:34:00    582s] 
[12/14 20:34:00    582s] Active setup views:
[12/14 20:34:00    582s]  func_wc
[12/14 20:34:00    582s]   Dominating endpoints: 0
[12/14 20:34:00    582s]   Dominating TNS: -0.000
[12/14 20:34:00    582s] 
[12/14 20:34:00    582s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/14 20:34:00    582s] [PSP]     Started earlyGlobalRoute kernel
[12/14 20:34:00    582s] [PSP]     Initial Peak syMemory usage = 1996.9 MB
[12/14 20:34:00    582s] (I)       Reading DB...
[12/14 20:34:00    583s] (I)       before initializing RouteDB syMemory usage = 2011.2 MB
[12/14 20:34:00    583s] (I)       congestionReportName   : 
[12/14 20:34:00    583s] (I)       layerRangeFor2DCongestion : 
[12/14 20:34:00    583s] (I)       buildTerm2TermWires    : 0
[12/14 20:34:00    583s] (I)       doTrackAssignment      : 1
[12/14 20:34:00    583s] (I)       dumpBookshelfFiles     : 0
[12/14 20:34:00    583s] (I)       numThreads             : 4
[12/14 20:34:00    583s] (I)       bufferingAwareRouting  : false
[12/14 20:34:00    583s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:34:00    583s] (I)       honorPin               : false
[12/14 20:34:00    583s] (I)       honorPinGuide          : true
[12/14 20:34:00    583s] (I)       honorPartition         : false
[12/14 20:34:00    583s] (I)       allowPartitionCrossover: false
[12/14 20:34:00    583s] (I)       honorSingleEntry       : true
[12/14 20:34:00    583s] (I)       honorSingleEntryStrong : true
[12/14 20:34:00    583s] (I)       handleViaSpacingRule   : false
[12/14 20:34:00    583s] (I)       handleEolSpacingRule   : false
[12/14 20:34:00    583s] (I)       PDConstraint           : none
[12/14 20:34:00    583s] (I)       expBetterNDRHandling   : false
[12/14 20:34:00    583s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:34:00    583s] (I)       routingEffortLevel     : 3
[12/14 20:34:00    583s] (I)       effortLevel            : standard
[12/14 20:34:00    583s] [NR-eGR] minRouteLayer          : 2
[12/14 20:34:00    583s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:34:00    583s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:34:00    583s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:34:00    583s] (I)       numRowsPerGCell        : 1
[12/14 20:34:00    583s] (I)       speedUpLargeDesign     : 0
[12/14 20:34:00    583s] (I)       multiThreadingTA       : 1
[12/14 20:34:00    583s] (I)       blkAwareLayerSwitching : 1
[12/14 20:34:00    583s] (I)       optimizationMode       : false
[12/14 20:34:00    583s] (I)       routeSecondPG          : false
[12/14 20:34:00    583s] (I)       scenicRatioForLayerRelax: 0.00
[12/14 20:34:00    583s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:34:00    583s] (I)       punchThroughDistance   : 500.00
[12/14 20:34:00    583s] (I)       scenicBound            : 1.15
[12/14 20:34:00    583s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:34:00    583s] (I)       source-to-sink ratio   : 0.00
[12/14 20:34:00    583s] (I)       targetCongestionRatioH : 1.00
[12/14 20:34:00    583s] (I)       targetCongestionRatioV : 1.00
[12/14 20:34:00    583s] (I)       layerCongestionRatio   : 0.70
[12/14 20:34:00    583s] (I)       m1CongestionRatio      : 0.10
[12/14 20:34:00    583s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:34:00    583s] (I)       localRouteEffort       : 1.00
[12/14 20:34:00    583s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:34:00    583s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:34:00    583s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:34:00    583s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:34:00    583s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:34:00    583s] (I)       routeVias              : 
[12/14 20:34:00    583s] (I)       readTROption           : true
[12/14 20:34:00    583s] (I)       extraSpacingFactor     : 1.00
[12/14 20:34:00    583s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:34:00    583s] (I)       routeSelectedNetsOnly  : false
[12/14 20:34:00    583s] (I)       clkNetUseMaxDemand     : false
[12/14 20:34:00    583s] (I)       extraDemandForClocks   : 0
[12/14 20:34:00    583s] (I)       steinerRemoveLayers    : false
[12/14 20:34:00    583s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:34:00    583s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:34:00    583s] (I)       similarTopologyRoutingFast : false
[12/14 20:34:00    583s] (I)       spanningTreeRefinement : false
[12/14 20:34:00    583s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:34:00    583s] (I)       starting read tracks
[12/14 20:34:00    583s] (I)       build grid graph
[12/14 20:34:00    583s] (I)       build grid graph start
[12/14 20:34:00    583s] [NR-eGR] Layer1 has no routable track
[12/14 20:34:00    583s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:34:00    583s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:34:00    583s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:34:00    583s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:34:00    583s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:34:00    583s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:34:00    583s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:34:00    583s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:34:00    583s] (I)       build grid graph end
[12/14 20:34:00    583s] (I)       numViaLayers=9
[12/14 20:34:00    583s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:34:00    583s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:34:00    583s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:34:00    583s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:34:00    583s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:34:00    583s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:34:00    583s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:34:00    583s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:34:00    583s] (I)       end build via table
[12/14 20:34:00    583s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:34:00    583s] [NR-eGR] numPreroutedNet = 8  numPreroutedWires = 1913
[12/14 20:34:00    583s] (I)       readDataFromPlaceDB
[12/14 20:34:00    583s] (I)       Read net information..
[12/14 20:34:00    583s] [NR-eGR] Read numTotalNets=20934  numIgnoredNets=8
[12/14 20:34:00    583s] (I)       Read testcase time = 0.000 seconds
[12/14 20:34:00    583s] 
[12/14 20:34:00    583s] (I)       read default dcut vias
[12/14 20:34:00    583s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:34:00    583s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:34:00    583s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:34:00    583s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:34:00    583s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:34:00    583s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:34:00    583s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:34:00    583s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:34:00    583s] (I)       build grid graph start
[12/14 20:34:00    583s] (I)       build grid graph end
[12/14 20:34:00    583s] (I)       Model blockage into capacity
[12/14 20:34:00    583s] (I)       Read numBlocks=111595  numPreroutedWires=1913  numCapScreens=0
[12/14 20:34:00    583s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:34:00    583s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:34:00    583s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:34:00    583s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:34:00    583s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:34:00    583s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:34:00    583s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:34:00    583s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:34:00    583s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:34:00    583s] (I)       Modeling time = 0.030 seconds
[12/14 20:34:00    583s] 
[12/14 20:34:00    583s] (I)       Number of ignored nets = 8
[12/14 20:34:00    583s] (I)       Number of fixed nets = 8.  Ignored: Yes
[12/14 20:34:00    583s] (I)       Number of clock nets = 8.  Ignored: No
[12/14 20:34:00    583s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:34:00    583s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:34:00    583s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:34:00    583s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:34:00    583s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:34:00    583s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:34:00    583s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:34:00    583s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2014.6 MB
[12/14 20:34:00    583s] (I)       Ndr track 0 does not exist
[12/14 20:34:00    583s] (I)       Ndr track 0 does not exist
[12/14 20:34:00    583s] (I)       Layer1  viaCost=200.00
[12/14 20:34:00    583s] (I)       Layer2  viaCost=200.00
[12/14 20:34:00    583s] (I)       Layer3  viaCost=200.00
[12/14 20:34:00    583s] (I)       Layer4  viaCost=200.00
[12/14 20:34:00    583s] (I)       Layer5  viaCost=200.00
[12/14 20:34:00    583s] (I)       Layer6  viaCost=200.00
[12/14 20:34:00    583s] (I)       Layer7  viaCost=200.00
[12/14 20:34:00    583s] (I)       Layer8  viaCost=300.00
[12/14 20:34:00    583s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:34:00    583s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:34:00    583s] (I)       core area           :  (14080, 14080) - (685760, 685760)
[12/14 20:34:00    583s] (I)       Site Width          :   320  (dbu)
[12/14 20:34:00    583s] (I)       Row Height          :  2880  (dbu)
[12/14 20:34:00    583s] (I)       GCell Width         :  2880  (dbu)
[12/14 20:34:00    583s] (I)       GCell Height        :  2880  (dbu)
[12/14 20:34:00    583s] (I)       grid                :   243   243     9
[12/14 20:34:00    583s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/14 20:34:00    583s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/14 20:34:00    583s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:34:00    583s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:34:00    583s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:34:00    583s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:34:00    583s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/14 20:34:00    583s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:34:00    583s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:34:00    583s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:34:00    583s] (I)       --------------------------------------------------------
[12/14 20:34:00    583s] 
[12/14 20:34:00    583s] [NR-eGR] ============ Routing rule table ============
[12/14 20:34:00    583s] [NR-eGR] Rule id 0. Nets 20926 
[12/14 20:34:00    583s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:34:00    583s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:34:00    583s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:34:00    583s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:34:00    583s] [NR-eGR] Rule id 1. Nets 0 
[12/14 20:34:00    583s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[12/14 20:34:00    583s] [NR-eGR] Pitch:  L1=560  L2=640  L3=640  L4=640  L5=640  L6=640  L7=640  L8=640  L9=1800
[12/14 20:34:00    583s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[12/14 20:34:00    583s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:34:00    583s] [NR-eGR] ========================================
[12/14 20:34:00    583s] [NR-eGR] 
[12/14 20:34:00    583s] (I)       After initializing earlyGlobalRoute syMemory usage = 2014.6 MB
[12/14 20:34:00    583s] (I)       Loading and dumping file time : 0.12 seconds
[12/14 20:34:00    583s] (I)       ============= Initialization =============
[12/14 20:34:00    583s] (I)       totalPins=73309  totalGlobalPin=72781 (99.28%)
[12/14 20:34:00    583s] (I)       total 2D Cap : 3528061 = (1808304 H, 1719757 V)
[12/14 20:34:00    583s] [NR-eGR] Layer group 1: route 20926 net(s) in layer range [2, 9]
[12/14 20:34:00    583s] (I)       ============  Phase 1a Route ============
[12/14 20:34:00    583s] (I)       Phase 1a runs 0.03 seconds
[12/14 20:34:00    583s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[12/14 20:34:00    583s] (I)       Usage: 223374 = (110267 H, 113107 V) = (6.10% H, 6.58% V) = (3.176e+05um H, 3.257e+05um V)
[12/14 20:34:00    583s] (I)       
[12/14 20:34:00    583s] (I)       ============  Phase 1b Route ============
[12/14 20:34:00    583s] (I)       Phase 1b runs 0.02 seconds
[12/14 20:34:00    583s] (I)       Usage: 224309 = (110964 H, 113345 V) = (6.14% H, 6.59% V) = (3.196e+05um H, 3.264e+05um V)
[12/14 20:34:00    583s] (I)       
[12/14 20:34:00    583s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 5.17% V. EstWL: 6.460099e+05um
[12/14 20:34:00    583s] (I)       ============  Phase 1c Route ============
[12/14 20:34:00    583s] (I)       Level2 Grid: 49 x 49
[12/14 20:34:00    583s] (I)       Phase 1c runs 0.00 seconds
[12/14 20:34:00    583s] (I)       Usage: 224312 = (110966 H, 113346 V) = (6.14% H, 6.59% V) = (3.196e+05um H, 3.264e+05um V)
[12/14 20:34:00    583s] (I)       
[12/14 20:34:00    583s] (I)       ============  Phase 1d Route ============
[12/14 20:34:00    583s] (I)       Phase 1d runs 0.01 seconds
[12/14 20:34:00    583s] (I)       Usage: 224342 = (110992 H, 113350 V) = (6.14% H, 6.59% V) = (3.197e+05um H, 3.264e+05um V)
[12/14 20:34:00    583s] (I)       
[12/14 20:34:00    583s] (I)       ============  Phase 1e Route ============
[12/14 20:34:00    583s] (I)       Phase 1e runs 0.00 seconds
[12/14 20:34:00    583s] (I)       Usage: 224342 = (110992 H, 113350 V) = (6.14% H, 6.59% V) = (3.197e+05um H, 3.264e+05um V)
[12/14 20:34:00    583s] (I)       
[12/14 20:34:00    583s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 5.12% V. EstWL: 6.461050e+05um
[12/14 20:34:00    583s] [NR-eGR] 
[12/14 20:34:00    583s] (I)       ============  Phase 1l Route ============
[12/14 20:34:00    583s] (I)       Phase 1l runs 0.06 seconds
[12/14 20:34:00    583s] (I)       
[12/14 20:34:00    583s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/14 20:34:00    583s] [NR-eGR]                OverCon         OverCon         OverCon            
[12/14 20:34:00    583s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[12/14 20:34:00    583s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)    OverCon 
[12/14 20:34:00    583s] [NR-eGR] ------------------------------------------------------------------
[12/14 20:34:00    583s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:34:00    583s] [NR-eGR] Layer2    6664(11.45%)     965( 1.66%)      40( 0.07%)   (13.18%) 
[12/14 20:34:00    583s] [NR-eGR] Layer3       6( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/14 20:34:00    583s] [NR-eGR] Layer4     351( 0.60%)       6( 0.01%)       0( 0.00%)   ( 0.61%) 
[12/14 20:34:00    583s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:34:00    583s] [NR-eGR] Layer6       8( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[12/14 20:34:00    583s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:34:00    583s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:34:00    583s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/14 20:34:00    583s] [NR-eGR] ------------------------------------------------------------------
[12/14 20:34:00    583s] [NR-eGR] Total     7029( 1.56%)     971( 0.21%)      40( 0.01%)   ( 1.78%) 
[12/14 20:34:00    583s] [NR-eGR] 
[12/14 20:34:00    583s] (I)       Total Global Routing Runtime: 0.19 seconds
[12/14 20:34:00    583s] (I)       total 2D Cap : 3589818 = (1835800 H, 1754018 V)
[12/14 20:34:00    583s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.30% V
[12/14 20:34:00    583s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.50% V
[12/14 20:34:00    583s] [NR-eGR] End Peak syMemory usage = 2014.6 MB
[12/14 20:34:00    583s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.32 seconds
[12/14 20:34:00    583s] [hotspot] +------------+---------------+---------------+
[12/14 20:34:00    583s] [hotspot] |            |   max hotspot | total hotspot |
[12/14 20:34:00    583s] [hotspot] +------------+---------------+---------------+
[12/14 20:34:00    583s] [hotspot] | normalized |          0.89 |          0.89 |
[12/14 20:34:00    583s] [hotspot] +------------+---------------+---------------+
[12/14 20:34:00    583s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 0.89 (area is in unit of 4 std-cell row bins)
[12/14 20:34:00    583s] [hotspot] max/total 0.89/0.89, big hotspot (>10) total 0.00
[12/14 20:34:00    583s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/14 20:34:00    583s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:34:00    583s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/14 20:34:00    583s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:34:00    583s] [hotspot] |  1  |   256.00   325.12   290.56   371.20 |        0.89   |
[12/14 20:34:00    583s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:34:01    583s] Reported timing to dir ./timingReports
[12/14 20:34:01    583s] **optDesign ... cpu = 0:00:14, real = 0:00:09, mem = 1295.3M, totSessionCpu=0:09:43 **
[12/14 20:34:01    583s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1943.9M
[12/14 20:34:01    583s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1943.9M
[12/14 20:34:01    583s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.014, MEM:1943.9M
[12/14 20:34:01    583s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.014, MEM:1943.9M
[12/14 20:34:01    583s] End AAE Lib Interpolated Model. (MEM=1943.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:34:01    583s] **INFO: Starting Non-Blocking QThread
[12/14 20:34:01    583s] **INFO: Distributing 4 CPU to Master 1 CPU and QThread 3 CPU
[12/14 20:34:01    583s] Non-Blocking console log file: /dev/null
[12/14 20:34:01    583s] Multi-CPU acceleration using 2 CPU(s).
[12/14 20:34:01    583s] Info: 1 threads available for lower-level modules during optimization.
[12/14 20:34:01    583s] #################################################################################
[12/14 20:34:01    583s] # Design Stage: PreRoute
[12/14 20:34:01    583s] # Design Name: FLT
[12/14 20:34:01    583s] # Design Mode: 90nm
[12/14 20:34:01    583s] # Analysis Mode: MMMC OCV 
[12/14 20:34:01    583s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:34:01    583s] # Signoff Settings: SI Off 
[12/14 20:34:01    583s] #################################################################################
[12/14 20:34:01    584s] Calculate early delays in OCV mode...
[12/14 20:34:01    584s] Calculate late delays in OCV mode...
[12/14 20:34:01    584s] Topological Sorting (REAL = 0:00:00.0, MEM = 1949.3M, InitMEM = 1946.5M)
[12/14 20:34:01    584s] Start delay calculation (fullDC) (1 T). (MEM=1949.32)
[12/14 20:34:01    584s] End AAE Lib Interpolated Model. (MEM=1970 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:34:04    587s] Total number of fetched objects 21249
[12/14 20:34:04    587s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:34:04    587s] End delay calculation. (MEM=2044.77 CPU=0:00:02.1 REAL=0:00:02.0)
[12/14 20:34:04    587s] End delay calculation (fullDC). (MEM=2044.77 CPU=0:00:02.8 REAL=0:00:03.0)
[12/14 20:34:04    587s] *** CDM Built up (cpu=0:00:03.7  real=0:00:03.0  mem= 2044.8M) ***
[12/14 20:34:05    588s] *** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:04.0 totSessionCpu=0:09:48 mem=2012.8M)
[12/14 20:34:07    589s]  
   ____________________________________________________________________
__/ message from Non-Blocking QThread

[12/14 20:34:01    583s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
[12/14 20:34:01    583s] Multithreaded Timing Analysis is initialized with 3 threads
[12/14 20:34:01    583s] 
[12/14 20:34:01    583s] Info: 3 threads available for lower-level modules during optimization.
[12/14 20:34:01    583s] #################################################################################
[12/14 20:34:01    583s] # Design Stage: PreRoute
[12/14 20:34:01    583s] # Design Name: FLT
[12/14 20:34:01    583s] # Design Mode: 90nm
[12/14 20:34:01    583s] # Analysis Mode: MMMC OCV 
[12/14 20:34:01    583s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:34:01    583s] # Signoff Settings: SI Off 
[12/14 20:34:01    583s] #################################################################################
[12/14 20:34:01    583s] Topological Sorting (REAL = 0:00:00.0, MEM = 28.3M, InitMEM = 25.5M)
[12/14 20:34:01    583s] Calculate late delays in OCV mode...
[12/14 20:34:01    583s] Calculate early delays in OCV mode...
[12/14 20:34:01    583s] Start delay calculation (fullDC) (3 T). (MEM=0)
[12/14 20:34:01    583s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/14 20:34:01    583s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:34:01    583s] Total number of fetched objects 21249
[12/14 20:34:01    583s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:34:01    583s] End delay calculation. (MEM=0 CPU=0:00:02.2 REAL=0:00:01.0)
[12/14 20:34:01    583s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.0 REAL=0:00:02.0)
[12/14 20:34:01    583s] *** CDM Built up (cpu=0:00:03.1  real=0:00:02.0  mem= 0.0M) ***
[12/14 20:34:01    583s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:02.0 totSessionCpu=0:00:27.0 mem=0.0M)
[12/14 20:34:01    583s] Info: pop threads available for lower-level modules during optimization.
[12/14 20:34:01    583s] *** QThread HoldRpt [finish] : cpu/real = 0:00:05.2/0:00:02.0 (2.6), mem = 0.0M
_______________________________________________________________________
[12/14 20:34:07    594s] Info: pop threads available for lower-level modules during optimization.
[12/14 20:34:07    594s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_wc 
Hold  views included:
 hold_wc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 70.596  | 71.278  | 70.596  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.727  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.804%
Routing Overflow: 0.00% H and 0.50% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:11.1, REAL=0:00:06.0, MEM=1957.5M
[12/14 20:34:07    594s] **optDesign ... cpu = 0:00:25, real = 0:00:15, mem = 1384.1M, totSessionCpu=0:09:55 **
[12/14 20:34:07    594s] Deleting Cell Server ...
[12/14 20:34:07    594s] *** Finished optDesign ***
[12/14 20:34:07    594s] 
[12/14 20:34:07    594s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:25.8 real=0:00:15.3)
[12/14 20:34:07    594s] Info: pop threads available for lower-level modules during optimization.
[12/14 20:34:07    594s] Info: Destroy the CCOpt slew target map.
[12/14 20:34:07    594s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[12/14 20:34:07    594s] <CMD> timeDesign -postCTS -expandedViews -outDir reports/04_timedesign_postctsOpt
[12/14 20:34:07    594s] *** Enable all active views. ***
[12/14 20:34:07    594s] Start to check current routing status for nets...
[12/14 20:34:07    595s] All nets are already routed correctly.
[12/14 20:34:07    595s] End to check current routing status for nets (mem=1846.8M)
[12/14 20:34:07    595s] Effort level <high> specified for reg2reg path_group
[12/14 20:34:08    596s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1870.9M
[12/14 20:34:08    596s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1870.9M
[12/14 20:34:08    596s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1870.9M
[12/14 20:34:08    596s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.230, REAL:0.072, MEM:1902.9M
[12/14 20:34:08    596s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.240, REAL:0.078, MEM:1902.9M
[12/14 20:34:08    596s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.240, REAL:0.078, MEM:1902.9M
[12/14 20:34:08    596s] #################################################################################
[12/14 20:34:08    596s] # Design Stage: PreRoute
[12/14 20:34:08    596s] # Design Name: FLT
[12/14 20:34:08    596s] # Design Mode: 90nm
[12/14 20:34:08    596s] # Analysis Mode: MMMC OCV 
[12/14 20:34:08    596s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:34:08    596s] # Signoff Settings: SI Off 
[12/14 20:34:08    596s] #################################################################################
[12/14 20:34:08    596s] Topological Sorting (REAL = 0:00:00.0, MEM = 1903.7M, InitMEM = 1900.9M)
[12/14 20:34:08    596s] Calculate early delays in OCV mode...
[12/14 20:34:08    596s] Calculate late delays in OCV mode...
[12/14 20:34:08    596s] Calculate early delays in OCV mode...
[12/14 20:34:08    596s] Calculate late delays in OCV mode...
[12/14 20:34:08    596s] Calculate early delays in OCV mode...
[12/14 20:34:08    596s] Calculate late delays in OCV mode...
[12/14 20:34:08    596s] Start delay calculation (fullDC) (4 T). (MEM=1903.73)
[12/14 20:34:08    596s] End AAE Lib Interpolated Model. (MEM=1924.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:34:10    601s] Total number of fetched objects 21249
[12/14 20:34:10    603s] Total number of fetched objects 21249
[12/14 20:34:10    603s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:34:10    603s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:34:10    603s] End delay calculation. (MEM=2162.88 CPU=0:00:05.5 REAL=0:00:01.0)
[12/14 20:34:10    603s] End delay calculation (fullDC). (MEM=2162.88 CPU=0:00:07.3 REAL=0:00:02.0)
[12/14 20:34:10    603s] *** CDM Built up (cpu=0:00:07.4  real=0:00:02.0  mem= 2162.9M) ***
[12/14 20:34:11    604s] *** Done Building Timing Graph (cpu=0:00:08.5 real=0:00:03.0 totSessionCpu=0:10:05 mem=2130.9M)
[12/14 20:34:16    608s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_wc func_tc test_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 70.596  | 71.278  | 70.596  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|func_wc             | 70.596  | 71.278  | 70.596  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|func_tc             | 106.608 | 106.841 | 106.608 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|test_wc             | 430.596 | 431.278 | 430.596 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.804%
Routing Overflow: 0.00% H and 0.50% V
------------------------------------------------------------
Reported timing to dir reports/04_timedesign_postctsOpt
[12/14 20:34:16    608s] Total CPU time: 13.95 sec
[12/14 20:34:16    608s] Total Real time: 9.0 sec
[12/14 20:34:16    608s] Total Memory Usage: 1914.945312 Mbytes
[12/14 20:34:16    608s] <CMD> timeDesign -hold -postCTS -expandedViews -outDir reports/04_timedesign_postctsOpt
[12/14 20:34:16    609s] Start to check current routing status for nets...
[12/14 20:34:16    609s] All nets are already routed correctly.
[12/14 20:34:16    609s] End to check current routing status for nets (mem=1867.4M)
[12/14 20:34:16    609s] Effort level <high> specified for reg2reg path_group
[12/14 20:34:17    610s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1895.5M
[12/14 20:34:17    610s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1895.5M
[12/14 20:34:17    610s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1895.5M
[12/14 20:34:17    610s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.260, REAL:0.083, MEM:1919.5M
[12/14 20:34:17    610s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.270, REAL:0.096, MEM:1919.5M
[12/14 20:34:17    610s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.270, REAL:0.096, MEM:1919.5M
[12/14 20:34:17    610s] #################################################################################
[12/14 20:34:17    610s] # Design Stage: PreRoute
[12/14 20:34:17    610s] # Design Name: FLT
[12/14 20:34:17    610s] # Design Mode: 90nm
[12/14 20:34:17    610s] # Analysis Mode: MMMC OCV 
[12/14 20:34:17    610s] # Parasitics Mode: No SPEF/RCDB
[12/14 20:34:17    610s] # Signoff Settings: SI Off 
[12/14 20:34:17    610s] #################################################################################
[12/14 20:34:17    610s] Topological Sorting (REAL = 0:00:00.0, MEM = 1920.4M, InitMEM = 1917.5M)
[12/14 20:34:17    610s] Calculate late delays in OCV mode...
[12/14 20:34:17    610s] Calculate early delays in OCV mode...
[12/14 20:34:17    610s] Calculate late delays in OCV mode...
[12/14 20:34:17    610s] Calculate early delays in OCV mode...
[12/14 20:34:17    610s] Calculate late delays in OCV mode...
[12/14 20:34:17    610s] Calculate early delays in OCV mode...
[12/14 20:34:17    610s] Start delay calculation (fullDC) (4 T). (MEM=1920.36)
[12/14 20:34:17    610s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/14 20:34:17    611s] End AAE Lib Interpolated Model. (MEM=1941.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:34:18    615s] Total number of fetched objects 21249
[12/14 20:34:19    617s] Total number of fetched objects 21249
[12/14 20:34:20    619s] Total number of fetched objects 21249
[12/14 20:34:20    620s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:34:20    620s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:34:20    620s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:34:20    620s] End delay calculation. (MEM=2176.66 CPU=0:00:07.2 REAL=0:00:02.0)
[12/14 20:34:20    620s] End delay calculation (fullDC). (MEM=2176.66 CPU=0:00:09.2 REAL=0:00:03.0)
[12/14 20:34:20    620s] *** CDM Built up (cpu=0:00:09.3  real=0:00:03.0  mem= 2176.7M) ***
[12/14 20:34:20    621s] *** Done Building Timing Graph (cpu=0:00:10.4 real=0:00:03.0 totSessionCpu=0:10:21 mem=2144.7M)
[12/14 20:34:22    622s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_bc hold_tc hold_wc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.018  |  0.087  | -0.018  |
|           TNS (ns):| -0.044  |  0.000  | -0.044  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|hold_bc             | -0.018  |  0.087  | -0.018  |
|                    | -0.044  |  0.000  | -0.044  |
|                    |    3    |    0    |    3    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|hold_tc             | -0.000  |  0.184  | -0.000  |
|                    | -0.000  |  0.000  |  0.000  |
|                    |    1    |    0    |    1    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|hold_wc             |  0.001  |  0.727  |  0.001  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+

Density: 52.804%
Routing Overflow: 0.00% H and 0.50% V
------------------------------------------------------------
Reported timing to dir reports/04_timedesign_postctsOpt
[12/14 20:34:22    622s] Total CPU time: 13.5 sec
[12/14 20:34:22    622s] Total Real time: 6.0 sec
[12/14 20:34:22    622s] Total Memory Usage: 1864.90625 Mbytes
[12/14 20:34:22    622s] <CMD> saveDesign save/FLT_120.0ns_cts.enc
[12/14 20:34:22    622s] #% Begin save design ... (date=12/14 20:34:22, mem=1248.2M)
[12/14 20:34:22    622s] % Begin Save netlist data ... (date=12/14 20:34:22, mem=1249.0M)
[12/14 20:34:22    622s] Writing Binary DB to save/FLT_120.0ns_cts.enc.dat.tmp/FLT.v.bin in single-threaded mode...
[12/14 20:34:23    622s] % End Save netlist data ... (date=12/14 20:34:23, total cpu=0:00:00.1, real=0:00:01.0, peak res=1253.4M, current mem=1253.4M)
[12/14 20:34:23    622s] % Begin Save AAE data ... (date=12/14 20:34:23, mem=1253.4M)
[12/14 20:34:23    622s] Saving AAE Data ...
[12/14 20:34:23    622s] % End Save AAE data ... (date=12/14 20:34:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1253.4M, current mem=1253.4M)
[12/14 20:34:24    623s] % Begin Save clock tree data ... (date=12/14 20:34:24, mem=1253.4M)
[12/14 20:34:24    623s] % End Save clock tree data ... (date=12/14 20:34:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1253.4M, current mem=1253.4M)
[12/14 20:34:24    623s] Saving preference file save/FLT_120.0ns_cts.enc.dat.tmp/gui.pref.tcl ...
[12/14 20:34:25    623s] Saving mode setting ...
[12/14 20:34:25    623s] Saving global file ...
[12/14 20:34:25    623s] Saving symbol-table file in separate thread ...
[12/14 20:34:25    623s] Saving Drc markers ...
[12/14 20:34:25    623s] ... No Drc file written since there is no markers found.
[12/14 20:34:25    623s] % Begin Save routing data ... (date=12/14 20:34:25, mem=1254.3M)
[12/14 20:34:25    623s] Saving route file ...
[12/14 20:34:26    623s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1870.9M) ***
[12/14 20:34:26    623s] % End Save routing data ... (date=12/14 20:34:26, total cpu=0:00:00.4, real=0:00:01.0, peak res=1254.9M, current mem=1254.9M)
[12/14 20:34:26    623s] Saving floorplan file in separate thread ...
[12/14 20:34:26    623s] Saving PG Conn file in separate thread ...
[12/14 20:34:26    623s] Saving placement file in separate thread ...
[12/14 20:34:26    623s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[12/14 20:34:26    623s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/14 20:34:26    623s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1894.9M) ***
[12/14 20:34:26    623s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[12/14 20:34:26    623s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/14 20:34:26    623s] Saving property file save/FLT_120.0ns_cts.enc.dat.tmp/FLT.prop
[12/14 20:34:26    623s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1894.9M) ***
[12/14 20:34:26    623s] % Begin Save power constraints data ... (date=12/14 20:34:26, mem=1257.2M)
[12/14 20:34:27    623s] % End Save power constraints data ... (date=12/14 20:34:26, total cpu=0:00:00.0, real=0:00:01.0, peak res=1257.2M, current mem=1257.2M)
[12/14 20:34:27    623s] Saving rc congestion map save/FLT_120.0ns_cts.enc.dat.tmp/FLT.congmap.gz ...
[12/14 20:34:27    623s] Saving CPF database ...
[12/14 20:34:27    623s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[12/14 20:34:27    624s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/14 20:34:31    624s] Generated self-contained design FLT_120.0ns_cts.enc.dat.tmp
[12/14 20:34:33    624s] #% End save design ... (date=12/14 20:34:33, total cpu=0:00:02.1, real=0:00:11.0, peak res=1257.2M, current mem=1252.9M)
[12/14 20:34:33    624s] *** Message Summary: 0 warning(s), 0 error(s)
[12/14 20:34:33    624s] 
[12/14 20:34:33    624s] <CMD> addFiller -cell {SHFILL128 SHFILL64 SHFILL3 SHFILL2 SHFILL1} -prefix FILLCORE
[12/14 20:34:33    624s] OPERPROF: Starting DPlace-Init at level 1, MEM:1874.8M
[12/14 20:34:33    624s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1874.8M
[12/14 20:34:33    624s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1874.8M
[12/14 20:34:33    624s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1874.8M
[12/14 20:34:33    624s] Core basic site is unit
[12/14 20:34:33    624s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:34:33    624s] Mark StBox On SiteArr starts
[12/14 20:34:33    624s] Mark StBox On SiteArr ends
[12/14 20:34:33    624s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.490, REAL:0.259, MEM:1874.8M
[12/14 20:34:33    624s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.500, REAL:0.266, MEM:1874.8M
[12/14 20:34:33    624s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.500, REAL:0.267, MEM:1874.8M
[12/14 20:34:33    624s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=1874.8MB).
[12/14 20:34:33    624s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.520, REAL:0.298, MEM:1874.8M
[12/14 20:34:33    625s]   Signal wire search tree: 2689 elements. (cpu=0:00:00.0, mem=0.0M)
[12/14 20:34:34    625s] *INFO: Adding fillers to module FF_cos_OUT.
[12/14 20:34:34    625s] *INFO:   Added 219 filler insts (cell SHFILL128 / prefix FILLCORE_PD_CORE).
[12/14 20:34:34    625s] *INFO:   Added 256 filler insts (cell SHFILL64 / prefix FILLCORE_PD_CORE).
[12/14 20:34:34    625s] *INFO:   Added 55861 filler insts (cell SHFILL3 / prefix FILLCORE_PD_CORE).
[12/14 20:34:34    625s] *INFO:   Added 5784 filler insts (cell SHFILL2 / prefix FILLCORE_PD_CORE).
[12/14 20:34:34    625s] *INFO:   Added 5932 filler insts (cell SHFILL1 / prefix FILLCORE_PD_CORE).
[12/14 20:34:34    625s] *INFO: Total 68052 filler insts added - prefix FILLCORE_PD_CORE (CPU: 0:00:01.3).
[12/14 20:34:34    625s] For 68052 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/14 20:34:34    625s] <CMD> setNanoRouteMode -routeBottomRoutingLayer 2
[12/14 20:34:34    625s] <CMD> setNanoRouteMode -routeTopRoutingLayer 9
[12/14 20:34:34    625s] <CMD> setNanoRouteMode -routeAntennaCellName ANTENNA
[12/14 20:34:34    625s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode true
[12/14 20:34:34    625s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/14 20:34:34    625s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/14 20:34:34    625s] <CMD> setNanoRouteMode -quiet -routeWithViaInPin true
[12/14 20:34:34    625s] <CMD> routeDesign -globalDetail
[12/14 20:34:34    626s] #% Begin routeDesign (date=12/14 20:34:34, mem=1319.6M)
[12/14 20:34:34    626s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1319.64 (MB), peak = 1469.76 (MB)
[12/14 20:34:34    626s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/14 20:34:34    626s] #rc_worst has no qx tech file defined
[12/14 20:34:34    626s] #No active RC corner or QRC tech file is missing.
[12/14 20:34:34    626s] #**INFO: setDesignMode -flowEffort standard
[12/14 20:34:34    626s] #**INFO: mulit-cut via swapping is disabled by user.
[12/14 20:34:34    626s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/14 20:34:34    626s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[12/14 20:34:34    626s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[12/14 20:34:34    626s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1904.8M
[12/14 20:34:34    626s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1904.8M
[12/14 20:34:34    626s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1904.8M
[12/14 20:34:34    626s] Core basic site is unit
[12/14 20:34:34    626s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.020, REAL:0.020, MEM:1904.8M
[12/14 20:34:34    626s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.026, MEM:1904.8M
[12/14 20:34:34    626s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.026, MEM:1904.8M
[12/14 20:34:34    626s] 
[12/14 20:34:34    626s] Begin checking placement ... (start mem=1904.8M, init mem=1904.8M)
[12/14 20:34:34    626s] *info: Placed = 87150          (Fixed = 473)
[12/14 20:34:34    626s] *info: Unplaced = 0           
[12/14 20:34:34    626s] Placement Density:100.00%(448147/448147)
[12/14 20:34:34    626s] Placement Density (including fixed std cells):100.00%(450724/450724)
[12/14 20:34:34    626s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1904.8M)
[12/14 20:34:34    626s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[12/14 20:34:34    626s] #**INFO: honoring user setting for routeWithSiDriven set to true
[12/14 20:34:34    626s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/14 20:34:34    626s] 
[12/14 20:34:34    626s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/14 20:34:34    626s] *** Changed status on (8) nets in Clock.
[12/14 20:34:34    626s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1904.8M) ***
[12/14 20:34:34    626s] % Begin globalDetailRoute (date=12/14 20:34:34, mem=1319.8M)
[12/14 20:34:34    626s] 
[12/14 20:34:34    626s] globalDetailRoute
[12/14 20:34:34    626s] 
[12/14 20:34:34    626s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[12/14 20:34:34    626s] #setNanoRouteMode -routeBottomRoutingLayer 2
[12/14 20:34:34    626s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[12/14 20:34:34    626s] #setNanoRouteMode -routeInsertAntennaDiode true
[12/14 20:34:34    626s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[12/14 20:34:34    626s] #setNanoRouteMode -routeTopRoutingLayer 9
[12/14 20:34:34    626s] #setNanoRouteMode -routeWithSiDriven true
[12/14 20:34:34    626s] #setNanoRouteMode -routeWithTimingDriven true
[12/14 20:34:34    626s] #setNanoRouteMode -routeWithViaInPin "true"
[12/14 20:34:34    626s] #Start globalDetailRoute on Sat Dec 14 20:34:34 2019
[12/14 20:34:34    626s] #
[12/14 20:34:34    626s] #Generating timing data, please wait...
[12/14 20:34:34    626s] #21249 total nets, 8 already routed, 8 will ignore in trialRoute
[12/14 20:34:34    626s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/14 20:34:35    627s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/14 20:34:35    627s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/14 20:34:35    627s] #Dump tif for version 2.1
[12/14 20:34:36    628s] End AAE Lib Interpolated Model. (MEM=1964.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:34:37    633s] Total number of fetched objects 21249
[12/14 20:34:38    635s] Total number of fetched objects 21249
[12/14 20:34:38    635s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:34:38    635s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:34:38    635s] End delay calculation. (MEM=2198.73 CPU=0:00:05.5 REAL=0:00:01.0)
[12/14 20:34:40    638s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/14 20:34:40    638s] #Generating timing data took: cpu time = 00:00:11, elapsed time = 00:00:05, memory = 1370.44 (MB), peak = 1469.76 (MB)
[12/14 20:34:40    638s] #Done generating timing data.
[12/14 20:34:40    638s] ### Net info: total nets: 21282
[12/14 20:34:40    638s] ### Net info: dirty nets: 0
[12/14 20:34:40    638s] ### Net info: marked as disconnected nets: 0
[12/14 20:34:40    638s] ### Net info: fully routed nets: 8
[12/14 20:34:40    638s] ### Net info: trivial (single pin) nets: 0
[12/14 20:34:40    638s] ### Net info: unrouted nets: 21274
[12/14 20:34:40    638s] ### Net info: re-extraction nets: 0
[12/14 20:34:40    638s] ### Net info: ignored nets: 0
[12/14 20:34:40    638s] ### Net info: skip routing nets: 0
[12/14 20:34:40    638s] ### import route signature (15) =  664971110
[12/14 20:34:40    638s] ### import violation signature (13) = 1905142130
[12/14 20:34:41    639s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 0.9000 for LAYER M9. This will cause routability problems for NanoRoute.
[12/14 20:34:41    639s] #Start reading timing information from file .timing_file_273891.tif.gz ...
[12/14 20:34:41    639s] #Read in timing information for 88 ports, 18632 instances from timing file .timing_file_273891.tif.gz.
[12/14 20:34:41    639s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[12/14 20:34:41    639s] #RTESIG:78da8d90c10ac23010443dfb1543f45041eb6eb669d3a382d72aa25e4521d642b1d0c4ff
[12/14 20:34:41    639s] #       57f1aac6bdce63667646e3c36a0bc545ca32f354da23a3dab225e662c639e93917c7a7b4
[12/14 20:34:41    639s] #       5faae168bcdeec446b1092e6165cedfa29eedef5f02e84e6564fde486e059753eb1d9273
[12/14 20:34:41    639s] #       d7b51f99d21a184e2dbd0ec9a5ed4ee123c894e551376621a845b55b55d54221f1a17f8a
[12/14 20:34:41    639s] #       df500bfdfb01e64c435d9bfa1af1ca3847e8ef3fab65f207530a28a5f818860565a4bc11
[12/14 20:34:41    639s] #       1d0d3462fe602cd40bfa3ac2e0018476a9d9
[12/14 20:34:41    639s] #
[12/14 20:34:41    639s] #RTESIG:78da8d90c10ac23010443dfb1543f45041eb6eb669d3a382d72aa25e4521d642b1d0c4ff
[12/14 20:34:41    639s] #       57f1aac6bdce63667646e3c36a0bc545ca32f354da23a3dab225e662c639e93917c7a7b4
[12/14 20:34:41    639s] #       5faae168bcdeec446b1092e6165cedfa29eedef5f02e84e6564fde486e059753eb1d9273
[12/14 20:34:41    639s] #       d7b51f99d21a184e2dbd0ec9a5ed4ee123c894e551376621a845b55b55d54221f1a17f8a
[12/14 20:34:41    639s] #       df500bfdfb01e64c435d9bfa1af1ca3847e8ef3fab65f207530a28a5f818860565a4bc11
[12/14 20:34:41    639s] #       1d0d3462fe602cd40bfa3ac2e0018476a9d9
[12/14 20:34:41    639s] #
[12/14 20:34:41    639s] #Using multithreading with 4 threads.
[12/14 20:34:41    639s] #Start routing data preparation on Sat Dec 14 20:34:41 2019
[12/14 20:34:41    639s] #
[12/14 20:34:41    639s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.140.
[12/14 20:34:41    639s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.140.
[12/14 20:34:41    639s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.450.
[12/14 20:34:41    639s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.160.
[12/14 20:34:41    639s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.450.
[12/14 20:34:41    639s] #Minimum voltage of a net in the design = 0.000.
[12/14 20:34:41    639s] #Maximum voltage of a net in the design = 1.320.
[12/14 20:34:41    639s] #Voltage range [0.000 - 0.000] has 1 net.
[12/14 20:34:41    639s] #Voltage range [0.700 - 1.320] has 1 net.
[12/14 20:34:41    639s] #Voltage range [0.000 - 1.320] has 21280 nets.
[12/14 20:34:41    639s] # M1           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.290
[12/14 20:34:41    639s] # M2           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:34:41    639s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:34:41    639s] # M3           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:34:41    639s] # M4           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:34:41    639s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:34:41    639s] # M5           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:34:41    639s] # M6           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:34:41    639s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:34:41    639s] # M7           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:34:41    639s] # M8           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:34:41    639s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:34:41    639s] # M9           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.935
[12/14 20:34:41    639s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:34:42    640s] #Regenerating Ggrids automatically.
[12/14 20:34:42    640s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.320.
[12/14 20:34:42    640s] #Using automatically generated G-grids.
[12/14 20:34:42    640s] #Done routing data preparation.
[12/14 20:34:42    640s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1367.72 (MB), peak = 1500.88 (MB)
[12/14 20:34:42    640s] #Merging special wires using 4 threads...
[12/14 20:34:42    640s] #
[12/14 20:34:42    640s] #Finished routing data preparation on Sat Dec 14 20:34:42 2019
[12/14 20:34:42    640s] #
[12/14 20:34:42    640s] #Cpu time = 00:00:01
[12/14 20:34:42    640s] #Elapsed time = 00:00:01
[12/14 20:34:42    640s] #Increased memory = 9.34 (MB)
[12/14 20:34:42    640s] #Total memory = 1368.37 (MB)
[12/14 20:34:42    640s] #Peak memory = 1500.88 (MB)
[12/14 20:34:42    640s] #
[12/14 20:34:42    640s] #
[12/14 20:34:42    640s] #Start global routing on Sat Dec 14 20:34:42 2019
[12/14 20:34:42    640s] #
[12/14 20:34:42    640s] #Number of eco nets is 0
[12/14 20:34:42    640s] #
[12/14 20:34:42    640s] #Start global routing data preparation on Sat Dec 14 20:34:42 2019
[12/14 20:34:42    640s] #
[12/14 20:34:42    640s] #Start routing resource analysis on Sat Dec 14 20:34:42 2019
[12/14 20:34:42    640s] #
[12/14 20:34:42    640s] #Routing resource analysis is done on Sat Dec 14 20:34:42 2019
[12/14 20:34:42    640s] #
[12/14 20:34:42    640s] #  Resource Analysis:
[12/14 20:34:42    640s] #
[12/14 20:34:42    640s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/14 20:34:42    640s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/14 20:34:42    640s] #  --------------------------------------------------------------
[12/14 20:34:42    640s] #  M1             H        2123          64       21316    60.71%
[12/14 20:34:42    640s] #  M2             V        1840          56       21316     0.00%
[12/14 20:34:42    640s] #  M3             H        2123          64       21316     0.00%
[12/14 20:34:42    640s] #  M4             V        1840          56       21316     0.00%
[12/14 20:34:42    640s] #  M5             H        2123          64       21316     0.00%
[12/14 20:34:42    640s] #  M6             V        1840          56       21316     0.00%
[12/14 20:34:42    640s] #  M7             H        2123          64       21316     0.00%
[12/14 20:34:42    640s] #  M8             V        1281         615       21316     0.00%
[12/14 20:34:42    640s] #  M9             H         729           0       21316     0.00%
[12/14 20:34:42    640s] #  --------------------------------------------------------------
[12/14 20:34:42    640s] #  Total                  16022       5.89%      191844     6.75%
[12/14 20:34:42    640s] #
[12/14 20:34:42    640s] #  8 nets (0.04%) with 1 preferred extra spacing.
[12/14 20:34:42    640s] #
[12/14 20:34:42    640s] #
[12/14 20:34:42    640s] #
[12/14 20:34:42    640s] #Global routing data preparation is done on Sat Dec 14 20:34:42 2019
[12/14 20:34:42    640s] #
[12/14 20:34:42    640s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1370.39 (MB), peak = 1500.88 (MB)
[12/14 20:34:42    640s] #
[12/14 20:34:42    640s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1370.89 (MB), peak = 1500.88 (MB)
[12/14 20:34:42    640s] #
[12/14 20:34:42    640s] #start global routing iteration 1...
[12/14 20:36:29    747s] #cpu time = 00:01:47, elapsed time = 00:01:47, memory = 1472.14 (MB), peak = 1500.88 (MB)
[12/14 20:36:29    747s] #
[12/14 20:36:29    747s] #start global routing iteration 2...
[12/14 20:41:42   1060s] #cpu time = 00:05:12, elapsed time = 00:05:13, memory = 1501.76 (MB), peak = 1501.76 (MB)
[12/14 20:41:42   1060s] #
[12/14 20:41:42   1060s] #
[12/14 20:41:42   1060s] #Total number of trivial nets (e.g. < 2 pins) = 348 (skipped).
[12/14 20:41:42   1060s] #Total number of routable nets = 20934.
[12/14 20:41:42   1060s] #Total number of nets in the design = 21282.
[12/14 20:41:42   1060s] #
[12/14 20:41:42   1060s] #20926 routable nets have only global wires.
[12/14 20:41:42   1060s] #8 routable nets have only detail routed wires.
[12/14 20:41:42   1060s] #8 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/14 20:41:42   1060s] #
[12/14 20:41:42   1060s] #Routed nets constraints summary:
[12/14 20:41:42   1060s] #-----------------------------
[12/14 20:41:42   1060s] #        Rules   Unconstrained  
[12/14 20:41:42   1060s] #-----------------------------
[12/14 20:41:42   1060s] #      Default           20926  
[12/14 20:41:42   1060s] #-----------------------------
[12/14 20:41:42   1060s] #        Total           20926  
[12/14 20:41:42   1060s] #-----------------------------
[12/14 20:41:42   1060s] #
[12/14 20:41:42   1060s] #Routing constraints summary of the whole design:
[12/14 20:41:42   1060s] #------------------------------------------------
[12/14 20:41:42   1060s] #        Rules   Pref Extra Space   Unconstrained  
[12/14 20:41:42   1060s] #------------------------------------------------
[12/14 20:41:42   1060s] #      Default                  8           20926  
[12/14 20:41:42   1060s] #------------------------------------------------
[12/14 20:41:42   1060s] #        Total                  8           20926  
[12/14 20:41:42   1060s] #------------------------------------------------
[12/14 20:41:42   1060s] #
[12/14 20:41:42   1060s] #
[12/14 20:41:42   1060s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/14 20:41:42   1060s] #
[12/14 20:41:42   1060s] #                 OverCon       OverCon       OverCon       OverCon          
[12/14 20:41:42   1060s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[12/14 20:41:42   1060s] #     Layer         (1-4)         (5-9)       (10-14)       (15-19)   OverCon
[12/14 20:41:42   1060s] #  --------------------------------------------------------------------------
[12/14 20:41:42   1060s] #  M2         5658(26.5%)   1740(8.16%)    118(0.55%)      6(0.03%)   (35.3%)
[12/14 20:41:42   1060s] #  M3          148(0.69%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.69%)
[12/14 20:41:42   1060s] #  M4         1235(5.79%)      0(0.00%)      0(0.00%)      0(0.00%)   (5.79%)
[12/14 20:41:42   1060s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/14 20:41:42   1060s] #  M6           55(0.26%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.26%)
[12/14 20:41:42   1060s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/14 20:41:42   1060s] #  M8            1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/14 20:41:42   1060s] #  M9            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/14 20:41:42   1060s] #  --------------------------------------------------------------------------
[12/14 20:41:42   1060s] #     Total   7097(4.16%)   1740(1.02%)    118(0.07%)      6(0.00%)   (5.25%)
[12/14 20:41:42   1060s] #
[12/14 20:41:42   1060s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 19
[12/14 20:41:42   1060s] #  Overflow after GR: 0.09% H + 5.17% V
[12/14 20:41:42   1060s] #
[12/14 20:41:42   1060s] [hotspot] +------------+---------------+---------------+
[12/14 20:41:42   1060s] [hotspot] |            |   max hotspot | total hotspot |
[12/14 20:41:42   1060s] [hotspot] +------------+---------------+---------------+
[12/14 20:41:42   1060s] [hotspot] | normalized |          0.89 |          1.33 |
[12/14 20:41:42   1060s] [hotspot] +------------+---------------+---------------+
[12/14 20:41:42   1060s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 1.33 (area is in unit of 4 std-cell row bins)
[12/14 20:41:42   1060s] [hotspot] max/total 0.89/1.33, big hotspot (>10) total 0.00
[12/14 20:41:42   1060s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[12/14 20:41:42   1060s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:41:42   1060s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/14 20:41:42   1060s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:41:42   1060s] [hotspot] |  1  |   256.00   325.12   290.56   371.20 |        0.89   |
[12/14 20:41:42   1060s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:41:42   1060s] [hotspot] |  2  |   348.16   117.76   382.72   152.32 |        0.44   |
[12/14 20:41:42   1060s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:41:42   1060s] Top 2 hotspots total area: 1.33
[12/14 20:41:42   1060s] #Hotspot report including placement blocked areas
[12/14 20:41:42   1060s] [hotspot] +------------+---------------+---------------+
[12/14 20:41:42   1060s] [hotspot] |            |   max hotspot | total hotspot |
[12/14 20:41:42   1060s] [hotspot] +------------+---------------+---------------+
[12/14 20:41:42   1060s] [hotspot] | normalized |          0.89 |          1.33 |
[12/14 20:41:42   1060s] [hotspot] +------------+---------------+---------------+
[12/14 20:41:42   1060s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 1.33 (area is in unit of 4 std-cell row bins)
[12/14 20:41:42   1060s] [hotspot] max/total 0.89/1.33, big hotspot (>10) total 0.00
[12/14 20:41:42   1060s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[12/14 20:41:42   1060s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:41:42   1060s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/14 20:41:42   1060s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:41:42   1060s] [hotspot] |  1  |   256.00   325.12   290.56   371.20 |        0.89   |
[12/14 20:41:42   1060s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:41:42   1060s] [hotspot] |  2  |   348.16   117.76   382.72   152.32 |        0.44   |
[12/14 20:41:42   1060s] [hotspot] +-----+-------------------------------------+---------------+
[12/14 20:41:42   1060s] Top 2 hotspots total area: 1.33
[12/14 20:41:42   1060s] #Complete Global Routing.
[12/14 20:41:42   1060s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:41:42   1060s] #Total wire length = 876474 um.
[12/14 20:41:42   1060s] #Total half perimeter of net bounding box = 596048 um.
[12/14 20:41:42   1060s] #Total wire length on LAYER M1 = 0 um.
[12/14 20:41:42   1060s] #Total wire length on LAYER M2 = 83208 um.
[12/14 20:41:42   1060s] #Total wire length on LAYER M3 = 353440 um.
[12/14 20:41:42   1060s] #Total wire length on LAYER M4 = 108748 um.
[12/14 20:41:42   1060s] #Total wire length on LAYER M5 = 142289 um.
[12/14 20:41:42   1060s] #Total wire length on LAYER M6 = 113314 um.
[12/14 20:41:42   1060s] #Total wire length on LAYER M7 = 14016 um.
[12/14 20:41:42   1060s] #Total wire length on LAYER M8 = 59822 um.
[12/14 20:41:42   1060s] #Total wire length on LAYER M9 = 1637 um.
[12/14 20:41:42   1060s] #Total number of vias = 202278
[12/14 20:41:42   1060s] #Up-Via Summary (total 202278):
[12/14 20:41:42   1060s] #           
[12/14 20:41:42   1060s] #-----------------------
[12/14 20:41:42   1060s] # M1              72004
[12/14 20:41:42   1060s] # M2              58272
[12/14 20:41:42   1060s] # M3              36247
[12/14 20:41:42   1060s] # M4              15152
[12/14 20:41:42   1060s] # M5              14654
[12/14 20:41:42   1060s] # M6               2952
[12/14 20:41:42   1060s] # M7               2938
[12/14 20:41:42   1060s] # M8                 59
[12/14 20:41:42   1060s] #-----------------------
[12/14 20:41:42   1060s] #                202278 
[12/14 20:41:42   1060s] #
[12/14 20:41:42   1060s] #Max overcon = 19 tracks.
[12/14 20:41:42   1060s] #Total overcon = 5.25%.
[12/14 20:41:42   1060s] #Worst layer Gcell overcon rate = 5.79%.
[12/14 20:41:42   1060s] #
[12/14 20:41:42   1060s] #Global routing statistics:
[12/14 20:41:42   1060s] #Cpu time = 00:07:00
[12/14 20:41:42   1060s] #Elapsed time = 00:07:00
[12/14 20:41:42   1060s] #Increased memory = 133.35 (MB)
[12/14 20:41:42   1060s] #Total memory = 1501.71 (MB)
[12/14 20:41:42   1060s] #Peak memory = 1503.97 (MB)
[12/14 20:41:42   1060s] #
[12/14 20:41:42   1060s] #Finished global routing on Sat Dec 14 20:41:42 2019
[12/14 20:41:42   1060s] #
[12/14 20:41:42   1060s] #
[12/14 20:41:42   1060s] ### route signature (19) =  917326247
[12/14 20:41:42   1060s] ### violation signature (16) = 1905142130
[12/14 20:41:42   1060s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.72 (MB), peak = 1503.97 (MB)
[12/14 20:41:42   1060s] #Start Track Assignment.
[12/14 20:41:45   1063s] #Done with 54948 horizontal wires in 2 hboxes and 42453 vertical wires in 2 hboxes.
[12/14 20:41:49   1067s] #Done with 10910 horizontal wires in 2 hboxes and 9077 vertical wires in 2 hboxes.
[12/14 20:41:49   1068s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[12/14 20:41:49   1068s] #
[12/14 20:41:49   1068s] #Track assignment summary:
[12/14 20:41:49   1068s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/14 20:41:49   1068s] #------------------------------------------------------------------------
[12/14 20:41:49   1068s] # M2         82693.28 	  0.09%  	  0.00% 	  0.00%
[12/14 20:41:49   1068s] # M3        349048.01 	  0.13%  	  0.00% 	  0.00%
[12/14 20:41:49   1068s] # M4        101684.34 	  0.04%  	  0.00% 	  0.00%
[12/14 20:41:49   1068s] # M5        142718.42 	  0.03%  	  0.00% 	  0.00%
[12/14 20:41:49   1068s] # M6        114006.25 	  0.03%  	  0.00% 	  0.00%
[12/14 20:41:49   1068s] # M7         14149.92 	  0.00%  	  0.00% 	  0.00%
[12/14 20:41:49   1068s] # M8         60022.72 	  0.00%  	  0.00% 	  0.00%
[12/14 20:41:49   1068s] # M9          1655.24 	  0.00%  	  0.00% 	  0.00%
[12/14 20:41:49   1068s] #------------------------------------------------------------------------
[12/14 20:41:49   1068s] # All      865978.18  	  0.07% 	  0.00% 	  0.00%
[12/14 20:41:49   1068s] #Complete Track Assignment.
[12/14 20:41:49   1068s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:41:49   1068s] #Total wire length = 933766 um.
[12/14 20:41:49   1068s] #Total half perimeter of net bounding box = 596048 um.
[12/14 20:41:49   1068s] #Total wire length on LAYER M1 = 37035 um.
[12/14 20:41:49   1068s] #Total wire length on LAYER M2 = 82908 um.
[12/14 20:41:49   1068s] #Total wire length on LAYER M3 = 370318 um.
[12/14 20:41:49   1068s] #Total wire length on LAYER M4 = 106654 um.
[12/14 20:41:49   1068s] #Total wire length on LAYER M5 = 145530 um.
[12/14 20:41:49   1068s] #Total wire length on LAYER M6 = 114972 um.
[12/14 20:41:49   1068s] #Total wire length on LAYER M7 = 14361 um.
[12/14 20:41:49   1068s] #Total wire length on LAYER M8 = 60334 um.
[12/14 20:41:49   1068s] #Total wire length on LAYER M9 = 1654 um.
[12/14 20:41:49   1068s] #Total number of vias = 202278
[12/14 20:41:49   1068s] #Up-Via Summary (total 202278):
[12/14 20:41:49   1068s] #           
[12/14 20:41:49   1068s] #-----------------------
[12/14 20:41:49   1068s] # M1              72004
[12/14 20:41:49   1068s] # M2              58272
[12/14 20:41:49   1068s] # M3              36247
[12/14 20:41:49   1068s] # M4              15152
[12/14 20:41:49   1068s] # M5              14654
[12/14 20:41:49   1068s] # M6               2952
[12/14 20:41:49   1068s] # M7               2938
[12/14 20:41:49   1068s] # M8                 59
[12/14 20:41:49   1068s] #-----------------------
[12/14 20:41:49   1068s] #                202278 
[12/14 20:41:49   1068s] #
[12/14 20:41:50   1068s] ### route signature (23) = 1667407721
[12/14 20:41:50   1068s] ### violation signature (20) = 1905142130
[12/14 20:41:50   1068s] #cpu time = 00:00:08, elapsed time = 00:00:07, memory = 1435.75 (MB), peak = 1503.97 (MB)
[12/14 20:41:50   1068s] #
[12/14 20:41:50   1068s] #number of short segments in preferred routing layers
[12/14 20:41:50   1068s] #	
[12/14 20:41:50   1068s] #	
[12/14 20:41:50   1068s] #
[12/14 20:41:50   1068s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/14 20:41:50   1068s] #Cpu time = 00:07:09
[12/14 20:41:50   1068s] #Elapsed time = 00:07:08
[12/14 20:41:50   1068s] #Increased memory = 77.22 (MB)
[12/14 20:41:50   1068s] #Total memory = 1436.25 (MB)
[12/14 20:41:50   1068s] #Peak memory = 1503.97 (MB)
[12/14 20:41:50   1068s] #Using multithreading with 4 threads.
[12/14 20:41:50   1068s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/14 20:41:50   1068s] #
[12/14 20:41:50   1068s] #Start Detail Routing..
[12/14 20:41:50   1068s] #start initial detail routing ...
[12/14 20:41:50   1068s] ### For initial detail routing, marked 8 dont-route nets (design has 2 dirty nets, 0 dirty-areas, has valid drcs, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[12/14 20:42:33   1239s] #   number of violations = 416
[12/14 20:42:33   1239s] #
[12/14 20:42:33   1239s] #    By Layer and Type :
[12/14 20:42:33   1239s] #	         MetSpc    NSMet    Short     Loop   Totals
[12/14 20:42:33   1239s] #	M1            0        0        0        0        0
[12/14 20:42:33   1239s] #	M2          360        6       25       20      411
[12/14 20:42:33   1239s] #	M3            0        0        5        0        5
[12/14 20:42:33   1239s] #	Totals      360        6       30       20      416
[12/14 20:42:33   1239s] #68155 out of 87150 instances (78.2%) need to be verified(marked ipoed), dirty area = 45.8%.
[12/14 20:42:39   1262s] #   number of violations = 893
[12/14 20:42:39   1262s] #
[12/14 20:42:39   1262s] #    By Layer and Type :
[12/14 20:42:39   1262s] #	         MetSpc    NSMet    Short     Loop ViaInPin   Totals
[12/14 20:42:39   1262s] #	M1            0        0        0        0      469      469
[12/14 20:42:39   1262s] #	M2          367        6       25       21        0      419
[12/14 20:42:39   1262s] #	M3            0        0        5        0        0        5
[12/14 20:42:39   1262s] #	Totals      367        6       30       21      469      893
[12/14 20:42:39   1262s] #cpu time = 00:03:13, elapsed time = 00:00:49, memory = 1757.85 (MB), peak = 2209.54 (MB)
[12/14 20:42:39   1262s] #start 1st optimization iteration ...
[12/14 20:42:41   1269s] #   number of violations = 487
[12/14 20:42:41   1269s] #
[12/14 20:42:41   1269s] #    By Layer and Type :
[12/14 20:42:41   1269s] #	         MetSpc    NSMet    Short     Loop ViaInPin   Totals
[12/14 20:42:41   1269s] #	M1            0        0        0        0      469      469
[12/14 20:42:41   1269s] #	M2           11        1        4        2        0       18
[12/14 20:42:41   1269s] #	Totals       11        1        4        2      469      487
[12/14 20:42:41   1269s] #cpu time = 00:00:07, elapsed time = 00:00:02, memory = 1746.63 (MB), peak = 2209.54 (MB)
[12/14 20:42:41   1269s] #start 2nd optimization iteration ...
[12/14 20:42:41   1269s] #   number of violations = 475
[12/14 20:42:41   1269s] #
[12/14 20:42:41   1269s] #    By Layer and Type :
[12/14 20:42:41   1269s] #	         MetSpc    Short ViaInPin   Totals
[12/14 20:42:41   1269s] #	M1            0        0      469      469
[12/14 20:42:41   1269s] #	M2            2        4        0        6
[12/14 20:42:41   1269s] #	Totals        2        4      469      475
[12/14 20:42:41   1269s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1745.86 (MB), peak = 2209.54 (MB)
[12/14 20:42:41   1269s] #start 3rd optimization iteration ...
[12/14 20:42:42   1274s] #   number of violations = 3
[12/14 20:42:42   1274s] #
[12/14 20:42:42   1274s] #    By Layer and Type :
[12/14 20:42:42   1274s] #	         MetSpc   Totals
[12/14 20:42:42   1274s] #	M1            0        0
[12/14 20:42:42   1274s] #	M2            3        3
[12/14 20:42:42   1274s] #	Totals        3        3
[12/14 20:42:42   1274s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1733.34 (MB), peak = 2209.54 (MB)
[12/14 20:42:43   1274s] #start 4th optimization iteration ...
[12/14 20:42:43   1275s] #   number of violations = 0
[12/14 20:42:43   1275s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1733.34 (MB), peak = 2209.54 (MB)
[12/14 20:42:43   1275s] #Complete Detail Routing.
[12/14 20:42:43   1275s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:42:43   1275s] #Total wire length = 747125 um.
[12/14 20:42:43   1275s] #Total half perimeter of net bounding box = 596048 um.
[12/14 20:42:43   1275s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:42:43   1275s] #Total wire length on LAYER M2 = 178079 um.
[12/14 20:42:43   1275s] #Total wire length on LAYER M3 = 271151 um.
[12/14 20:42:43   1275s] #Total wire length on LAYER M4 = 93764 um.
[12/14 20:42:43   1275s] #Total wire length on LAYER M5 = 85681 um.
[12/14 20:42:43   1275s] #Total wire length on LAYER M6 = 60254 um.
[12/14 20:42:43   1275s] #Total wire length on LAYER M7 = 12438 um.
[12/14 20:42:43   1275s] #Total wire length on LAYER M8 = 44784 um.
[12/14 20:42:43   1275s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:42:43   1275s] #Total number of vias = 179315
[12/14 20:42:43   1275s] #Up-Via Summary (total 179315):
[12/14 20:42:43   1275s] #           
[12/14 20:42:43   1275s] #-----------------------
[12/14 20:42:43   1275s] # M1              73718
[12/14 20:42:43   1275s] # M2              62215
[12/14 20:42:43   1275s] # M3              23088
[12/14 20:42:43   1275s] # M4               9621
[12/14 20:42:43   1275s] # M5               6608
[12/14 20:42:43   1275s] # M6               2086
[12/14 20:42:43   1275s] # M7               1934
[12/14 20:42:43   1275s] # M8                 45
[12/14 20:42:43   1275s] #-----------------------
[12/14 20:42:43   1275s] #                179315 
[12/14 20:42:43   1275s] #
[12/14 20:42:43   1275s] #Total number of DRC violations = 0
[12/14 20:42:43   1275s] ### route signature (38) = 1874963960
[12/14 20:42:43   1275s] ### violation signature (35) = 1905142130
[12/14 20:42:43   1275s] #Cpu time = 00:03:27
[12/14 20:42:43   1275s] #Elapsed time = 00:00:53
[12/14 20:42:43   1275s] #Increased memory = -38.00 (MB)
[12/14 20:42:43   1275s] #Total memory = 1398.24 (MB)
[12/14 20:42:43   1275s] #Peak memory = 2209.54 (MB)
[12/14 20:42:43   1275s] #
[12/14 20:42:43   1275s] #start routing for process antenna violation fix ...
[12/14 20:42:43   1275s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/14 20:42:43   1276s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1400.19 (MB), peak = 2209.54 (MB)
[12/14 20:42:43   1276s] #
[12/14 20:42:43   1276s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:42:43   1276s] #Total wire length = 747125 um.
[12/14 20:42:43   1276s] #Total half perimeter of net bounding box = 596048 um.
[12/14 20:42:43   1276s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:42:43   1276s] #Total wire length on LAYER M2 = 178079 um.
[12/14 20:42:43   1276s] #Total wire length on LAYER M3 = 271151 um.
[12/14 20:42:43   1276s] #Total wire length on LAYER M4 = 93764 um.
[12/14 20:42:43   1276s] #Total wire length on LAYER M5 = 85681 um.
[12/14 20:42:43   1276s] #Total wire length on LAYER M6 = 60254 um.
[12/14 20:42:43   1276s] #Total wire length on LAYER M7 = 12438 um.
[12/14 20:42:43   1276s] #Total wire length on LAYER M8 = 44784 um.
[12/14 20:42:43   1276s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:42:43   1276s] #Total number of vias = 179315
[12/14 20:42:43   1276s] #Up-Via Summary (total 179315):
[12/14 20:42:43   1276s] #           
[12/14 20:42:43   1276s] #-----------------------
[12/14 20:42:43   1276s] # M1              73718
[12/14 20:42:43   1276s] # M2              62215
[12/14 20:42:43   1276s] # M3              23088
[12/14 20:42:43   1276s] # M4               9621
[12/14 20:42:43   1276s] # M5               6608
[12/14 20:42:43   1276s] # M6               2086
[12/14 20:42:43   1276s] # M7               1934
[12/14 20:42:43   1276s] # M8                 45
[12/14 20:42:43   1276s] #-----------------------
[12/14 20:42:43   1276s] #                179315 
[12/14 20:42:43   1276s] #
[12/14 20:42:43   1276s] #Total number of DRC violations = 0
[12/14 20:42:43   1276s] #Total number of net violated process antenna rule = 0
[12/14 20:42:43   1276s] #
[12/14 20:42:43   1276s] ### route signature (41) = 1874963960
[12/14 20:42:43   1276s] ### violation signature (38) = 1905142130
[12/14 20:42:44   1277s] #
[12/14 20:42:44   1277s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:42:44   1277s] #Total wire length = 747125 um.
[12/14 20:42:44   1277s] #Total half perimeter of net bounding box = 596048 um.
[12/14 20:42:44   1277s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:42:44   1277s] #Total wire length on LAYER M2 = 178079 um.
[12/14 20:42:44   1277s] #Total wire length on LAYER M3 = 271151 um.
[12/14 20:42:44   1277s] #Total wire length on LAYER M4 = 93764 um.
[12/14 20:42:44   1277s] #Total wire length on LAYER M5 = 85681 um.
[12/14 20:42:44   1277s] #Total wire length on LAYER M6 = 60254 um.
[12/14 20:42:44   1277s] #Total wire length on LAYER M7 = 12438 um.
[12/14 20:42:44   1277s] #Total wire length on LAYER M8 = 44784 um.
[12/14 20:42:44   1277s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:42:44   1277s] #Total number of vias = 179315
[12/14 20:42:44   1277s] #Up-Via Summary (total 179315):
[12/14 20:42:44   1277s] #           
[12/14 20:42:44   1277s] #-----------------------
[12/14 20:42:44   1277s] # M1              73718
[12/14 20:42:44   1277s] # M2              62215
[12/14 20:42:44   1277s] # M3              23088
[12/14 20:42:44   1277s] # M4               9621
[12/14 20:42:44   1277s] # M5               6608
[12/14 20:42:44   1277s] # M6               2086
[12/14 20:42:44   1277s] # M7               1934
[12/14 20:42:44   1277s] # M8                 45
[12/14 20:42:44   1277s] #-----------------------
[12/14 20:42:44   1277s] #                179315 
[12/14 20:42:44   1277s] #
[12/14 20:42:44   1277s] #Total number of DRC violations = 0
[12/14 20:42:44   1277s] #Total number of net violated process antenna rule = 0
[12/14 20:42:44   1277s] #
[12/14 20:42:44   1278s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/14 20:42:44   1278s] #
[12/14 20:42:44   1278s] #Start Post Route wire spreading..
[12/14 20:42:44   1278s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/14 20:42:44   1278s] #
[12/14 20:42:44   1278s] #Start DRC checking..
[12/14 20:42:49   1296s] #   number of violations = 0
[12/14 20:42:49   1296s] #cpu time = 00:00:18, elapsed time = 00:00:05, memory = 1690.14 (MB), peak = 2209.54 (MB)
[12/14 20:42:49   1296s] #CELL_VIEW FLT,init has no DRC violation.
[12/14 20:42:49   1296s] #Total number of DRC violations = 0
[12/14 20:42:49   1296s] #Total number of net violated process antenna rule = 0
[12/14 20:42:49   1297s] ### route signature (47) = 1874963960
[12/14 20:42:49   1297s] ### violation signature (44) = 1905142130
[12/14 20:42:49   1297s] #
[12/14 20:42:49   1297s] #Start data preparation for wire spreading...
[12/14 20:42:49   1297s] #
[12/14 20:42:49   1297s] #Data preparation is done on Sat Dec 14 20:42:49 2019
[12/14 20:42:49   1297s] #
[12/14 20:42:49   1297s] #
[12/14 20:42:49   1297s] #Start Post Route Wire Spread.
[12/14 20:42:51   1300s] #Done with 9563 horizontal wires in 3 hboxes and 4443 vertical wires in 3 hboxes.
[12/14 20:42:51   1300s] #Complete Post Route Wire Spread.
[12/14 20:42:51   1300s] #
[12/14 20:42:51   1300s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:42:51   1300s] #Total wire length = 755452 um.
[12/14 20:42:51   1300s] #Total half perimeter of net bounding box = 596048 um.
[12/14 20:42:51   1300s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:42:51   1300s] #Total wire length on LAYER M2 = 179078 um.
[12/14 20:42:51   1300s] #Total wire length on LAYER M3 = 275343 um.
[12/14 20:42:51   1300s] #Total wire length on LAYER M4 = 95025 um.
[12/14 20:42:51   1300s] #Total wire length on LAYER M5 = 86550 um.
[12/14 20:42:51   1300s] #Total wire length on LAYER M6 = 60766 um.
[12/14 20:42:51   1300s] #Total wire length on LAYER M7 = 12740 um.
[12/14 20:42:51   1300s] #Total wire length on LAYER M8 = 44976 um.
[12/14 20:42:51   1300s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:42:51   1300s] #Total number of vias = 179315
[12/14 20:42:51   1300s] #Up-Via Summary (total 179315):
[12/14 20:42:51   1300s] #           
[12/14 20:42:51   1300s] #-----------------------
[12/14 20:42:51   1300s] # M1              73718
[12/14 20:42:51   1300s] # M2              62215
[12/14 20:42:51   1300s] # M3              23088
[12/14 20:42:51   1300s] # M4               9621
[12/14 20:42:51   1300s] # M5               6608
[12/14 20:42:51   1300s] # M6               2086
[12/14 20:42:51   1300s] # M7               1934
[12/14 20:42:51   1300s] # M8                 45
[12/14 20:42:51   1300s] #-----------------------
[12/14 20:42:51   1300s] #                179315 
[12/14 20:42:51   1300s] #
[12/14 20:42:51   1300s] ### route signature (50) = 1996041949
[12/14 20:42:51   1300s] ### violation signature (47) = 1905142130
[12/14 20:42:52   1300s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/14 20:42:52   1300s] #
[12/14 20:42:52   1300s] #Start DRC checking..
[12/14 20:42:56   1319s] #   number of violations = 0
[12/14 20:42:56   1319s] #cpu time = 00:00:19, elapsed time = 00:00:05, memory = 1705.62 (MB), peak = 2209.54 (MB)
[12/14 20:42:56   1319s] #CELL_VIEW FLT,init has no DRC violation.
[12/14 20:42:56   1319s] #Total number of DRC violations = 0
[12/14 20:42:56   1319s] #Total number of net violated process antenna rule = 0
[12/14 20:42:56   1319s] ### route signature (55) =   72806887
[12/14 20:42:56   1319s] ### violation signature (52) = 1905142130
[12/14 20:42:57   1320s] #   number of violations = 0
[12/14 20:42:57   1320s] #cpu time = 00:00:23, elapsed time = 00:00:08, memory = 1410.34 (MB), peak = 2209.54 (MB)
[12/14 20:42:57   1320s] #CELL_VIEW FLT,init has no DRC violation.
[12/14 20:42:57   1320s] #Total number of DRC violations = 0
[12/14 20:42:57   1320s] #Total number of net violated process antenna rule = 0
[12/14 20:42:57   1320s] #Post Route wire spread is done.
[12/14 20:42:57   1320s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:42:57   1320s] #Total wire length = 755452 um.
[12/14 20:42:57   1320s] #Total half perimeter of net bounding box = 596048 um.
[12/14 20:42:57   1320s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:42:57   1320s] #Total wire length on LAYER M2 = 179078 um.
[12/14 20:42:57   1320s] #Total wire length on LAYER M3 = 275343 um.
[12/14 20:42:57   1320s] #Total wire length on LAYER M4 = 95025 um.
[12/14 20:42:57   1320s] #Total wire length on LAYER M5 = 86550 um.
[12/14 20:42:57   1320s] #Total wire length on LAYER M6 = 60766 um.
[12/14 20:42:57   1320s] #Total wire length on LAYER M7 = 12740 um.
[12/14 20:42:57   1320s] #Total wire length on LAYER M8 = 44976 um.
[12/14 20:42:57   1320s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:42:57   1320s] #Total number of vias = 179315
[12/14 20:42:57   1320s] #Up-Via Summary (total 179315):
[12/14 20:42:57   1320s] #           
[12/14 20:42:57   1320s] #-----------------------
[12/14 20:42:57   1320s] # M1              73718
[12/14 20:42:57   1320s] # M2              62215
[12/14 20:42:57   1320s] # M3              23088
[12/14 20:42:57   1320s] # M4               9621
[12/14 20:42:57   1320s] # M5               6608
[12/14 20:42:57   1320s] # M6               2086
[12/14 20:42:57   1320s] # M7               1934
[12/14 20:42:57   1320s] # M8                 45
[12/14 20:42:57   1320s] #-----------------------
[12/14 20:42:57   1320s] #                179315 
[12/14 20:42:57   1320s] #
[12/14 20:42:57   1320s] ### route signature (57) =   72806887
[12/14 20:42:57   1320s] ### violation signature (54) = 1905142130
[12/14 20:42:57   1320s] #detailRoute Statistics:
[12/14 20:42:57   1320s] #Cpu time = 00:04:12
[12/14 20:42:57   1320s] #Elapsed time = 00:01:07
[12/14 20:42:57   1320s] #Increased memory = -28.87 (MB)
[12/14 20:42:57   1320s] #Total memory = 1407.38 (MB)
[12/14 20:42:57   1320s] #Peak memory = 2209.54 (MB)
[12/14 20:42:57   1320s] ### export route signature (58) =   72806887
[12/14 20:42:57   1321s] ### export violation signature (55) = 1905142130
[12/14 20:42:57   1321s] #
[12/14 20:42:57   1321s] #globalDetailRoute statistics:
[12/14 20:42:57   1321s] #Cpu time = 00:11:35
[12/14 20:42:57   1321s] #Elapsed time = 00:08:23
[12/14 20:42:57   1321s] #Increased memory = 11.18 (MB)
[12/14 20:42:57   1321s] #Total memory = 1330.96 (MB)
[12/14 20:42:57   1321s] #Peak memory = 2209.54 (MB)
[12/14 20:42:57   1321s] #Number of warnings = 38
[12/14 20:42:57   1321s] #Total number of warnings = 83
[12/14 20:42:57   1321s] #Number of fails = 0
[12/14 20:42:57   1321s] #Total number of fails = 0
[12/14 20:42:57   1321s] #Complete globalDetailRoute on Sat Dec 14 20:42:57 2019
[12/14 20:42:57   1321s] #
[12/14 20:42:58   1321s] % End globalDetailRoute (date=12/14 20:42:57, total cpu=0:11:36, real=0:08:24, peak res=2209.5M, current mem=1331.0M)
[12/14 20:42:58   1321s] #routeDesign: cpu time = 00:11:36, elapsed time = 00:08:24, memory = 1330.96 (MB), peak = 2209.54 (MB)
[12/14 20:42:58   1321s] 
[12/14 20:42:58   1321s] *** Summary of all messages that are not suppressed in this session:
[12/14 20:42:58   1321s] Severity  ID               Count  Summary                                  
[12/14 20:42:58   1321s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[12/14 20:42:58   1321s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/14 20:42:58   1321s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/14 20:42:58   1321s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/14 20:42:58   1321s] *** Message Summary: 4 warning(s), 0 error(s)
[12/14 20:42:58   1321s] 
[12/14 20:42:58   1321s] ### 
[12/14 20:42:58   1321s] ###   Scalability Statistics
[12/14 20:42:58   1321s] ### 
[12/14 20:42:58   1321s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:42:58   1321s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/14 20:42:58   1321s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:42:58   1321s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/14 20:42:58   1321s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/14 20:42:58   1321s] ###   Timing Data Generation        |        00:00:12|        00:00:06|             2.1|
[12/14 20:42:58   1321s] ###   DB Import                     |        00:00:01|        00:00:01|             0.8|
[12/14 20:42:58   1321s] ###   DB Export                     |        00:00:01|        00:00:00|             1.0|
[12/14 20:42:58   1321s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/14 20:42:58   1321s] ###   Data Preparation              |        00:00:01|        00:00:00|             1.0|
[12/14 20:42:58   1321s] ###   Global Routing                |        00:07:00|        00:07:00|             1.0|
[12/14 20:42:58   1321s] ###   Track Assignment              |        00:00:07|        00:00:07|             1.0|
[12/14 20:42:58   1321s] ###   Detail Routing                |        00:03:27|        00:00:53|             3.9|
[12/14 20:42:58   1321s] ###   Antenna Fixing                |        00:00:02|        00:00:01|             2.1|
[12/14 20:42:58   1321s] ###   Entire Command                |        00:11:36|        00:08:24|             1.4|
[12/14 20:42:58   1321s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:42:58   1321s] ### 
[12/14 20:42:58   1321s] #% End routeDesign (date=12/14 20:42:58, total cpu=0:11:36, real=0:08:24, peak res=2209.5M, current mem=1331.0M)
[12/14 20:42:58   1321s] <CMD> deleteFiller -prefix FILLCORE
[12/14 20:42:58   1321s] Deleted 68052 physical insts (cell - / prefix FILLCORE).
[12/14 20:42:58   1322s] Did not delete 466 physical insts as they did not match the given prefix <FILLCORE>.
[12/14 20:42:58   1322s] <CMD> setExtractRCMode -engine postRoute
[12/14 20:42:58   1322s] <CMD> setExtractRCMode -effortLevel low
[12/14 20:42:58   1322s] <CMD> setDelayCalMode -siAware false
[12/14 20:42:58   1322s] <CMD> saveDesign save/FLT_120.0ns_route.enc
[12/14 20:42:58   1322s] #% Begin save design ... (date=12/14 20:42:58, mem=1331.5M)
[12/14 20:42:58   1322s] % Begin Save netlist data ... (date=12/14 20:42:58, mem=1332.0M)
[12/14 20:42:58   1322s] Writing Binary DB to save/FLT_120.0ns_route.enc.dat.tmp/FLT.v.bin in single-threaded mode...
[12/14 20:42:58   1322s] % End Save netlist data ... (date=12/14 20:42:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=1333.7M, current mem=1333.7M)
[12/14 20:42:58   1322s] % Begin Save AAE data ... (date=12/14 20:42:58, mem=1333.7M)
[12/14 20:42:58   1322s] Saving AAE Data ...
[12/14 20:42:58   1322s] % End Save AAE data ... (date=12/14 20:42:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1333.7M, current mem=1333.7M)
[12/14 20:43:00   1322s] % Begin Save clock tree data ... (date=12/14 20:43:00, mem=1333.7M)
[12/14 20:43:00   1322s] % End Save clock tree data ... (date=12/14 20:43:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1333.7M, current mem=1333.7M)
[12/14 20:43:00   1322s] Saving preference file save/FLT_120.0ns_route.enc.dat.tmp/gui.pref.tcl ...
[12/14 20:43:01   1322s] Saving mode setting ...
[12/14 20:43:01   1322s] Saving global file ...
[12/14 20:43:01   1322s] Saving symbol-table file in separate thread ...
[12/14 20:43:01   1322s] Saving Drc markers ...
[12/14 20:43:01   1322s] ... No Drc file written since there is no markers found.
[12/14 20:43:01   1323s] % Begin Save routing data ... (date=12/14 20:43:01, mem=1333.7M)
[12/14 20:43:01   1323s] Saving route file ...
[12/14 20:43:02   1323s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=2076.4M) ***
[12/14 20:43:02   1323s] % End Save routing data ... (date=12/14 20:43:02, total cpu=0:00:00.6, real=0:00:01.0, peak res=1334.7M, current mem=1334.7M)
[12/14 20:43:02   1323s] Saving floorplan file in separate thread ...
[12/14 20:43:02   1323s] Saving PG Conn file in separate thread ...
[12/14 20:43:02   1323s] Saving placement file in separate thread ...
[12/14 20:43:02   1323s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[12/14 20:43:02   1323s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/14 20:43:03   1323s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=2076.5M) ***
[12/14 20:43:03   1323s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
[12/14 20:43:03   1323s] TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
[12/14 20:43:03   1323s] Saving property file save/FLT_120.0ns_route.enc.dat.tmp/FLT.prop
[12/14 20:43:03   1323s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2076.4M) ***
[12/14 20:43:03   1323s] #Saving pin access info...
[12/14 20:43:03   1323s] #
[12/14 20:43:03   1323s] % Begin Save power constraints data ... (date=12/14 20:43:03, mem=1334.9M)
[12/14 20:43:03   1323s] % End Save power constraints data ... (date=12/14 20:43:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1334.9M, current mem=1334.9M)
[12/14 20:43:03   1323s] Saving CPF database ...
[12/14 20:43:03   1323s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[12/14 20:43:03   1324s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/14 20:43:07   1324s] Generated self-contained design FLT_120.0ns_route.enc.dat.tmp
[12/14 20:43:09   1324s] #% End save design ... (date=12/14 20:43:09, total cpu=0:00:02.3, real=0:00:11.0, peak res=1334.9M, current mem=1331.7M)
[12/14 20:43:09   1324s] *** Message Summary: 0 warning(s), 0 error(s)
[12/14 20:43:09   1324s] 
[12/14 20:43:09   1324s] <CMD> update_constraint_mode -name func_mode \
                       -sdc_files [list src/constraints/constraints_mode0.sdc \
                                        src/constraints/latencies_mode0_postroute.sdc \
                                  ]
[12/14 20:43:10   1324s] Reading timing constraints file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/.mmmcKsI17i/modes/test_mode/test_mode.sdc' ...
[12/14 20:43:10   1325s] Current (total cpu=0:22:05, real=0:21:54, peak res=2209.5M, current mem=1240.1M)
[12/14 20:43:10   1325s] INFO (CTE): Constraints read successfully.
[12/14 20:43:10   1325s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1247.4M, current mem=1247.4M)
[12/14 20:43:10   1325s] Current (total cpu=0:22:05, real=0:21:54, peak res=2209.5M, current mem=1247.4M)
[12/14 20:43:10   1325s] Reading timing constraints file 'src/constraints/constraints_mode0.sdc' ...
[12/14 20:43:10   1325s] Current (total cpu=0:22:05, real=0:21:54, peak res=2209.5M, current mem=1247.4M)
[12/14 20:43:10   1325s] INFO (CTE): Constraints read successfully.
[12/14 20:43:10   1325s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1247.8M, current mem=1247.8M)
[12/14 20:43:10   1325s] Current (total cpu=0:22:05, real=0:21:54, peak res=2209.5M, current mem=1247.8M)
[12/14 20:43:10   1325s] Message <TA-968> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/14 20:43:10   1325s] Current (total cpu=0:22:05, real=0:21:54, peak res=2209.5M, current mem=1247.8M)
[12/14 20:43:10   1325s] INFO (CTE): Constraints read successfully.
[12/14 20:43:10   1325s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1248.1M, current mem=1248.1M)
[12/14 20:43:10   1325s] Current (total cpu=0:22:05, real=0:21:54, peak res=2209.5M, current mem=1248.1M)
[12/14 20:43:10   1325s] Current (total cpu=0:22:05, real=0:21:54, peak res=2209.5M, current mem=1248.1M)
[12/14 20:43:10   1325s] INFO (CTE): Constraints read successfully.
[12/14 20:43:11   1325s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1248.5M, current mem=1248.5M)
[12/14 20:43:11   1325s] Current (total cpu=0:22:05, real=0:21:55, peak res=2209.5M, current mem=1248.5M)
[12/14 20:43:11   1325s] <CMD> update_constraint_mode -name hold_mode \
                       -sdc_files [list src/constraints/constraints_modeH.sdc \
                                        src/constraints/latencies_mode0_postroute.sdc \
                                  ]
[12/14 20:43:11   1326s] Current (total cpu=0:22:06, real=0:21:55, peak res=2209.5M, current mem=1238.0M)
[12/14 20:43:11   1326s] INFO (CTE): Constraints read successfully.
[12/14 20:43:11   1326s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1246.4M, current mem=1246.4M)
[12/14 20:43:11   1326s] Current (total cpu=0:22:06, real=0:21:55, peak res=2209.5M, current mem=1246.4M)
[12/14 20:43:11   1326s] Current (total cpu=0:22:06, real=0:21:55, peak res=2209.5M, current mem=1246.4M)
[12/14 20:43:11   1326s] INFO (CTE): Constraints read successfully.
[12/14 20:43:11   1326s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1246.8M, current mem=1246.8M)
[12/14 20:43:11   1326s] Current (total cpu=0:22:06, real=0:21:55, peak res=2209.5M, current mem=1246.8M)
[12/14 20:43:11   1326s] Current (total cpu=0:22:06, real=0:21:55, peak res=2209.5M, current mem=1246.8M)
[12/14 20:43:11   1326s] INFO (CTE): Constraints read successfully.
[12/14 20:43:12   1326s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1247.2M, current mem=1247.2M)
[12/14 20:43:12   1326s] Current (total cpu=0:22:06, real=0:21:56, peak res=2209.5M, current mem=1247.2M)
[12/14 20:43:12   1326s] Current (total cpu=0:22:06, real=0:21:56, peak res=2209.5M, current mem=1247.2M)
[12/14 20:43:12   1326s] INFO (CTE): Constraints read successfully.
[12/14 20:43:12   1326s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1247.5M, current mem=1247.5M)
[12/14 20:43:12   1326s] Current (total cpu=0:22:06, real=0:21:56, peak res=2209.5M, current mem=1247.5M)
[12/14 20:43:12   1326s] <CMD> update_constraint_mode -name test_mode \
                       -sdc_files [list src/constraints/constraints_modeT.sdc \
                                        src/constraints/latencies_mode0_postroute.sdc \
                                  ]                                                                                                      
[12/14 20:43:12   1326s] Current (total cpu=0:22:07, real=0:21:56, peak res=2209.5M, current mem=1237.6M)
[12/14 20:43:12   1327s] INFO (CTE): Constraints read successfully.
[12/14 20:43:12   1327s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1246.0M, current mem=1246.0M)
[12/14 20:43:12   1327s] Current (total cpu=0:22:07, real=0:21:56, peak res=2209.5M, current mem=1246.0M)
[12/14 20:43:12   1327s] Current (total cpu=0:22:07, real=0:21:56, peak res=2209.5M, current mem=1246.0M)
[12/14 20:43:12   1327s] INFO (CTE): Constraints read successfully.
[12/14 20:43:12   1327s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1246.3M, current mem=1246.3M)
[12/14 20:43:13   1327s] Current (total cpu=0:22:07, real=0:21:56, peak res=2209.5M, current mem=1246.3M)
[12/14 20:43:13   1327s] Current (total cpu=0:22:07, real=0:21:57, peak res=2209.5M, current mem=1246.3M)
[12/14 20:43:13   1327s] INFO (CTE): Constraints read successfully.
[12/14 20:43:13   1327s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1246.7M, current mem=1246.7M)
[12/14 20:43:13   1327s] Current (total cpu=0:22:07, real=0:21:57, peak res=2209.5M, current mem=1246.7M)
[12/14 20:43:13   1327s] Current (total cpu=0:22:07, real=0:21:57, peak res=2209.5M, current mem=1246.7M)
[12/14 20:43:13   1327s] INFO (CTE): Constraints read successfully.
[12/14 20:43:13   1327s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1247.1M, current mem=1247.1M)
[12/14 20:43:13   1327s] Current (total cpu=0:22:07, real=0:21:57, peak res=2209.5M, current mem=1247.1M)
[12/14 20:43:13   1327s] <CMD> set_analysis_view -update_timing
[12/14 20:43:13   1327s] <CMD> timeDesign -postRoute -expandedViews -outDir reports/05_timedesign_postroute
[12/14 20:43:13   1328s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/14 20:43:13   1328s] Extraction called for design 'FLT' of instances=19098 and nets=21282 using extraction engine 'postRoute' at effort level 'low' .
[12/14 20:43:13   1328s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/14 20:43:13   1328s] Type 'man IMPEXT-3530' for more detail.
[12/14 20:43:13   1328s] PostRoute (effortLevel low) RC Extraction called for design FLT.
[12/14 20:43:13   1328s] RC Extraction called in multi-corner(3) mode.
[12/14 20:43:13   1328s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/14 20:43:13   1328s] Type 'man IMPEXT-6197' for more detail.
[12/14 20:43:13   1328s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/14 20:43:13   1328s] * Layer Id             : 1 - M1
[12/14 20:43:13   1328s]       Thickness        : 0.6
[12/14 20:43:13   1328s]       Min Width        : 0.14
[12/14 20:43:13   1328s]       Layer Dielectric : 4.1
[12/14 20:43:13   1328s] * Layer Id             : 2 - M2
[12/14 20:43:13   1328s]       Thickness        : 0.6
[12/14 20:43:13   1328s]       Min Width        : 0.16
[12/14 20:43:13   1328s]       Layer Dielectric : 4.1
[12/14 20:43:13   1328s] * Layer Id             : 3 - M3
[12/14 20:43:13   1328s]       Thickness        : 0.6
[12/14 20:43:13   1328s]       Min Width        : 0.16
[12/14 20:43:13   1328s]       Layer Dielectric : 4.1
[12/14 20:43:13   1328s] * Layer Id             : 4 - M4
[12/14 20:43:13   1328s]       Thickness        : 0.6
[12/14 20:43:13   1328s]       Min Width        : 0.16
[12/14 20:43:13   1328s]       Layer Dielectric : 4.1
[12/14 20:43:13   1328s] * Layer Id             : 5 - M5
[12/14 20:43:13   1328s]       Thickness        : 0.6
[12/14 20:43:13   1328s]       Min Width        : 0.16
[12/14 20:43:13   1328s]       Layer Dielectric : 4.1
[12/14 20:43:13   1328s] * Layer Id             : 6 - M6
[12/14 20:43:13   1328s]       Thickness        : 0.6
[12/14 20:43:13   1328s]       Min Width        : 0.16
[12/14 20:43:13   1328s]       Layer Dielectric : 4.1
[12/14 20:43:13   1328s] * Layer Id             : 7 - M7
[12/14 20:43:13   1328s]       Thickness        : 0.6
[12/14 20:43:13   1328s]       Min Width        : 0.16
[12/14 20:43:13   1328s]       Layer Dielectric : 4.1
[12/14 20:43:13   1328s] * Layer Id             : 8 - M8
[12/14 20:43:13   1328s]       Thickness        : 0.6
[12/14 20:43:13   1328s]       Min Width        : 0.16
[12/14 20:43:13   1328s]       Layer Dielectric : 4.1
[12/14 20:43:13   1328s] * Layer Id             : 9 - M9
[12/14 20:43:13   1328s]       Thickness        : 1
[12/14 20:43:13   1328s]       Min Width        : 0.45
[12/14 20:43:13   1328s]       Layer Dielectric : 4.1
[12/14 20:43:13   1328s] extractDetailRC Option : -outfile /tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d  -basic
[12/14 20:43:13   1328s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/14 20:43:13   1328s]       RC Corner Indexes            0       1       2   
[12/14 20:43:13   1328s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/14 20:43:13   1328s] Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
[12/14 20:43:13   1328s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:43:13   1328s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:43:13   1328s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:43:13   1328s] Shrink Factor                : 1.00000
[12/14 20:43:14   1329s] Initializing multi-corner resistance tables ...
[12/14 20:43:14   1329s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2089.8M)
[12/14 20:43:14   1329s] Creating parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for storing RC.
[12/14 20:43:14   1329s] Extracted 10.0007% (CPU Time= 0:00:00.5  MEM= 2131.8M)
[12/14 20:43:14   1329s] Extracted 20.0007% (CPU Time= 0:00:00.6  MEM= 2131.8M)
[12/14 20:43:14   1329s] Extracted 30.0007% (CPU Time= 0:00:00.8  MEM= 2131.8M)
[12/14 20:43:14   1329s] Extracted 40.0007% (CPU Time= 0:00:00.9  MEM= 2131.8M)
[12/14 20:43:15   1330s] Extracted 50.0007% (CPU Time= 0:00:01.1  MEM= 2131.8M)
[12/14 20:43:15   1330s] Extracted 60.0007% (CPU Time= 0:00:01.6  MEM= 2135.8M)
[12/14 20:43:15   1330s] Extracted 70.0007% (CPU Time= 0:00:01.7  MEM= 2135.8M)
[12/14 20:43:15   1330s] Extracted 80.0007% (CPU Time= 0:00:01.8  MEM= 2135.8M)
[12/14 20:43:16   1330s] Extracted 90.0007% (CPU Time= 0:00:02.0  MEM= 2135.8M)
[12/14 20:43:16   1331s] Extracted 100% (CPU Time= 0:00:02.5  MEM= 2135.8M)
[12/14 20:43:16   1331s] Number of Extracted Resistors     : 450637
[12/14 20:43:16   1331s] Number of Extracted Ground Cap.   : 471275
[12/14 20:43:16   1331s] Number of Extracted Coupling Cap. : 0
[12/14 20:43:16   1331s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2119.809M)
[12/14 20:43:16   1331s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:43:16   1331s] processing rcdb (/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d) for hinst (top) of cell (FLT);
[12/14 20:43:16   1331s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2119.809M)
[12/14 20:43:16   1331s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.3  Real Time: 0:00:03.0  MEM: 2119.809M)
[12/14 20:43:16   1331s] Effort level <high> specified for reg2reg path_group
[12/14 20:43:17   1332s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2093.8M
[12/14 20:43:17   1332s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2093.8M
[12/14 20:43:17   1332s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2093.8M
[12/14 20:43:17   1332s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.250, REAL:0.081, MEM:2093.8M
[12/14 20:43:17   1332s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.270, REAL:0.094, MEM:2093.8M
[12/14 20:43:17   1332s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.270, REAL:0.094, MEM:2093.8M
[12/14 20:43:17   1332s] #################################################################################
[12/14 20:43:17   1332s] # Design Stage: PostRoute
[12/14 20:43:17   1332s] # Design Name: FLT
[12/14 20:43:17   1332s] # Design Mode: 90nm
[12/14 20:43:17   1332s] # Analysis Mode: MMMC OCV 
[12/14 20:43:17   1332s] # Parasitics Mode: SPEF/RCDB
[12/14 20:43:17   1332s] # Signoff Settings: SI Off 
[12/14 20:43:17   1332s] #################################################################################
[12/14 20:43:17   1332s] Topological Sorting (REAL = 0:00:00.0, MEM = 2096.6M, InitMEM = 2093.8M)
[12/14 20:43:17   1332s] Calculate early delays in OCV mode...
[12/14 20:43:17   1332s] Calculate late delays in OCV mode...
[12/14 20:43:17   1332s] Calculate early delays in OCV mode...
[12/14 20:43:17   1332s] Calculate late delays in OCV mode...
[12/14 20:43:17   1332s] Calculate early delays in OCV mode...
[12/14 20:43:17   1332s] Calculate late delays in OCV mode...
[12/14 20:43:17   1332s] Start delay calculation (fullDC) (4 T). (MEM=2096.64)
[12/14 20:43:17   1332s] Initializing multi-corner resistance tables ...
[12/14 20:43:17   1333s] End AAE Lib Interpolated Model. (MEM=2117.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:43:17   1333s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:43:17   1333s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2117.3M)
[12/14 20:43:17   1333s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:43:18   1336s] Total number of fetched objects 21249
[12/14 20:43:19   1339s] Total number of fetched objects 21249
[12/14 20:43:19   1339s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:43:19   1339s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:43:19   1339s] End delay calculation. (MEM=2374.88 CPU=0:00:05.6 REAL=0:00:02.0)
[12/14 20:43:19   1339s] End delay calculation (fullDC). (MEM=2374.88 CPU=0:00:06.7 REAL=0:00:02.0)
[12/14 20:43:19   1339s] *** CDM Built up (cpu=0:00:06.8  real=0:00:02.0  mem= 2374.9M) ***
[12/14 20:43:19   1340s] *** Done Building Timing Graph (cpu=0:00:07.8 real=0:00:02.0 totSessionCpu=0:22:20 mem=2342.9M)
[12/14 20:43:24   1344s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_wc func_tc test_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 70.812  | 71.515  | 70.812  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|func_wc             | 70.812  | 71.515  | 70.812  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|func_tc             | 106.668 | 106.906 | 106.668 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|test_wc             | 430.812 | 431.515 | 430.812 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      7 (19)      |   -0.250   |      7 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.804%
------------------------------------------------------------
Reported timing to dir reports/05_timedesign_postroute
[12/14 20:43:24   1344s] Total CPU time: 16.86 sec
[12/14 20:43:24   1344s] Total Real time: 11.0 sec
[12/14 20:43:24   1344s] Total Memory Usage: 2102.851562 Mbytes
[12/14 20:43:24   1344s] <CMD> timeDesign -postRoute -hold -expandedViews -outDir reports/05_timedesign_postroute
[12/14 20:43:25   1344s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/14 20:43:25   1344s] Effort level <high> specified for reg2reg path_group
[12/14 20:43:25   1345s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2076.6M
[12/14 20:43:25   1345s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2076.6M
[12/14 20:43:25   1345s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2076.6M
[12/14 20:43:25   1346s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.230, REAL:0.077, MEM:2100.6M
[12/14 20:43:25   1346s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.240, REAL:0.091, MEM:2100.6M
[12/14 20:43:25   1346s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.240, REAL:0.091, MEM:2100.6M
[12/14 20:43:25   1346s] #################################################################################
[12/14 20:43:25   1346s] # Design Stage: PostRoute
[12/14 20:43:25   1346s] # Design Name: FLT
[12/14 20:43:25   1346s] # Design Mode: 90nm
[12/14 20:43:25   1346s] # Analysis Mode: MMMC OCV 
[12/14 20:43:25   1346s] # Parasitics Mode: SPEF/RCDB
[12/14 20:43:25   1346s] # Signoff Settings: SI Off 
[12/14 20:43:25   1346s] #################################################################################
[12/14 20:43:26   1346s] Topological Sorting (REAL = 0:00:01.0, MEM = 2098.6M, InitMEM = 2098.6M)
[12/14 20:43:26   1346s] Calculate late delays in OCV mode...
[12/14 20:43:26   1346s] Calculate early delays in OCV mode...
[12/14 20:43:26   1346s] Calculate late delays in OCV mode...
[12/14 20:43:26   1346s] Calculate early delays in OCV mode...
[12/14 20:43:26   1346s] Calculate late delays in OCV mode...
[12/14 20:43:26   1346s] Calculate early delays in OCV mode...
[12/14 20:43:26   1346s] Start delay calculation (fullDC) (4 T). (MEM=2098.64)
[12/14 20:43:26   1346s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/14 20:43:26   1346s] End AAE Lib Interpolated Model. (MEM=2119.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:43:27   1349s] Total number of fetched objects 21249
[12/14 20:43:27   1352s] Total number of fetched objects 21249
[12/14 20:43:28   1354s] Total number of fetched objects 21249
[12/14 20:43:28   1354s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:43:28   1354s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:43:28   1354s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:43:28   1354s] End delay calculation. (MEM=2357.79 CPU=0:00:07.1 REAL=0:00:02.0)
[12/14 20:43:28   1354s] End delay calculation (fullDC). (MEM=2357.79 CPU=0:00:08.2 REAL=0:00:02.0)
[12/14 20:43:28   1354s] *** CDM Built up (cpu=0:00:08.3  real=0:00:03.0  mem= 2357.8M) ***
[12/14 20:43:28   1355s] *** Done Building Timing Graph (cpu=0:00:09.4 real=0:00:03.0 totSessionCpu=0:22:36 mem=2325.8M)
[12/14 20:43:30   1356s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_bc hold_tc hold_wc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.063  |  0.085  | -0.063  |
|           TNS (ns):| -1.651  |  0.000  | -1.651  |
|    Violating Paths:|   67    |    0    |   67    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|hold_bc             | -0.019  |  0.085  | -0.019  |
|                    | -0.050  |  0.000  | -0.050  |
|                    |    4    |    0    |    4    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|hold_tc             | -0.003  |  0.182  | -0.003  |
|                    | -0.005  |  0.000  | -0.005  |
|                    |    2    |    0    |    2    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|hold_wc             | -0.063  |  0.720  | -0.063  |
|                    | -1.601  |  0.000  | -1.601  |
|                    |   64    |    0    |   64    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+

Density: 52.804%
------------------------------------------------------------
Reported timing to dir reports/05_timedesign_postroute
[12/14 20:43:30   1356s] Total CPU time: 12.52 sec
[12/14 20:43:30   1356s] Total Real time: 6.0 sec
[12/14 20:43:30   1356s] Total Memory Usage: 2046.023438 Mbytes
[12/14 20:43:30   1356s] <CMD> optDesign -postRoute -setup -hold
[12/14 20:43:30   1356s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/14 20:43:30   1356s] Enable merging buffers from different footprints for postRoute code for MSV designs
[12/14 20:43:30   1356s] #spOpts: mergeVia=F 
[12/14 20:43:30   1356s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2046.0M
[12/14 20:43:30   1356s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2046.0M
[12/14 20:43:30   1356s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2046.0M
[12/14 20:43:30   1356s] Core basic site is unit
[12/14 20:43:30   1356s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:43:30   1356s] Mark StBox On SiteArr starts
[12/14 20:43:30   1357s] Mark StBox On SiteArr ends
[12/14 20:43:30   1357s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.200, REAL:0.069, MEM:2070.0M
[12/14 20:43:30   1357s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.210, REAL:0.083, MEM:2070.0M
[12/14 20:43:30   1357s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.210, REAL:0.083, MEM:2070.0M
[12/14 20:43:31   1357s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:43:31   1357s] Summary for sequential cells identification: 
[12/14 20:43:31   1357s]   Identified SBFF number: 42
[12/14 20:43:31   1357s]   Identified MBFF number: 0
[12/14 20:43:31   1357s]   Identified SB Latch number: 0
[12/14 20:43:31   1357s]   Identified MB Latch number: 0
[12/14 20:43:31   1357s]   Not identified SBFF number: 0
[12/14 20:43:31   1357s]   Not identified MBFF number: 0
[12/14 20:43:31   1357s]   Not identified SB Latch number: 0
[12/14 20:43:31   1357s]   Not identified MB Latch number: 0
[12/14 20:43:31   1357s]   Number of sequential cells which are not FFs: 14
[12/14 20:43:31   1357s] Creating Cell Server, finished. 
[12/14 20:43:31   1357s] 
[12/14 20:43:31   1357s] #spOpts: mergeVia=F 
[12/14 20:43:31   1357s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2081.6M
[12/14 20:43:31   1357s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2081.6M
[12/14 20:43:31   1357s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.015, MEM:2081.6M
[12/14 20:43:31   1357s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.016, MEM:2081.6M
[12/14 20:43:31   1357s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[12/14 20:43:31   1357s] [GPS-MSV]   Power Domain 'PD_CORE' (tag=1) Default
[12/14 20:43:31   1357s] [GPS-MSV] Related mode (msv/opt) setting
[12/14 20:43:31   1357s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[12/14 20:43:31   1357s] GigaOpt running with 4 threads.
[12/14 20:43:31   1357s] Info: 4 threads available for lower-level modules during optimization.
[12/14 20:43:31   1357s] OPERPROF: Starting DPlace-Init at level 1, MEM:2081.6M
[12/14 20:43:31   1357s] #spOpts: mergeVia=F 
[12/14 20:43:31   1357s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2081.6M
[12/14 20:43:31   1357s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2081.6M
[12/14 20:43:31   1357s] OPERPROF:       Starting CMU at level 4, MEM:2081.6M
[12/14 20:43:31   1357s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:2081.6M
[12/14 20:43:31   1357s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.018, MEM:2081.6M
[12/14 20:43:31   1357s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.018, MEM:2081.6M
[12/14 20:43:31   1357s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2081.6MB).
[12/14 20:43:31   1357s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.042, MEM:2081.6M
[12/14 20:43:31   1357s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[12/14 20:43:31   1357s] 	Cell CGLNPRX2, site unit.
[12/14 20:43:31   1357s] 	Cell CGLNPRX8, site unit.
[12/14 20:43:31   1357s] 	Cell CGLNPSX16, site unit.
[12/14 20:43:31   1357s] 	Cell CGLNPSX2, site unit.
[12/14 20:43:31   1357s] 	Cell CGLNPSX4, site unit.
[12/14 20:43:31   1357s] 	Cell CGLNPSX8, site unit.
[12/14 20:43:31   1357s] 	Cell CGLPPRX2, site unit.
[12/14 20:43:31   1357s] 	Cell CGLPPRX8, site unit.
[12/14 20:43:31   1357s] 	Cell CGLPPSX16, site unit.
[12/14 20:43:31   1357s] 	Cell CGLPPSX2, site unit.
[12/14 20:43:31   1357s] 	Cell CGLPPSX4, site unit.
[12/14 20:43:31   1357s] 	Cell CGLPPSX8, site unit.
[12/14 20:43:31   1357s] 	Cell LSDNENCLX1, site unit.
[12/14 20:43:31   1357s] 	Cell LSDNENCLX2, site unit.
[12/14 20:43:31   1357s] 	Cell LSDNENCLX4, site unit.
[12/14 20:43:31   1357s] 	Cell LSDNENCLX8, site unit.
[12/14 20:43:31   1357s] 	Cell LSDNENX1, site unit.
[12/14 20:43:31   1357s] 	Cell LSDNENX2, site unit.
[12/14 20:43:31   1357s] 	Cell LSDNENX4, site unit.
[12/14 20:43:31   1357s] 	Cell LSDNENX8, site unit.
[12/14 20:43:31   1357s] 	...
[12/14 20:43:31   1357s] 	Reporting only the 20 first cells found...
[12/14 20:43:31   1357s] .
[12/14 20:43:31   1358s] 
[12/14 20:43:31   1358s] Creating Lib Analyzer ...
[12/14 20:43:31   1358s]  Visiting view : func_wc
[12/14 20:43:31   1358s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:43:31   1358s]  Visiting view : func_tc
[12/14 20:43:31   1358s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:43:31   1358s]  Visiting view : test_wc
[12/14 20:43:31   1358s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:43:31   1358s]  Visiting view : hold_bc
[12/14 20:43:31   1358s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:43:31   1358s]  Visiting view : hold_tc
[12/14 20:43:31   1358s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:43:31   1358s]  Visiting view : hold_wc
[12/14 20:43:31   1358s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:43:31   1358s]  Setting StdDelay to 51.80
[12/14 20:43:31   1358s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/14 20:43:31   1358s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/14 20:43:31   1358s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/14 20:43:31   1358s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/14 20:43:31   1358s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/14 20:43:31   1358s] 
[12/14 20:43:32   1358s] Creating Lib Analyzer, finished. 
[12/14 20:43:32   1358s] Effort level <high> specified for reg2reg path_group
[12/14 20:43:32   1359s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1450.3M, totSessionCpu=0:22:39 **
[12/14 20:43:32   1359s] #Created 321 library cell signatures
[12/14 20:43:32   1359s] #Created 21282 NETS and 0 SPECIALNETS signatures
[12/14 20:43:32   1359s] #Created 19098 instance signatures
[12/14 20:43:32   1359s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1451.11 (MB), peak = 2209.54 (MB)
[12/14 20:43:32   1359s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1451.11 (MB), peak = 2209.54 (MB)
[12/14 20:43:32   1359s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2087.6M
[12/14 20:43:32   1359s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2087.6M
[12/14 20:43:32   1359s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.012, MEM:2087.6M
[12/14 20:43:32   1359s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.013, MEM:2087.6M
[12/14 20:43:32   1359s] 
[12/14 20:43:32   1359s] Begin checking placement ... (start mem=2087.6M, init mem=2087.6M)
[12/14 20:43:32   1359s] *info: Placed = 19098          (Fixed = 473)
[12/14 20:43:32   1359s] *info: Unplaced = 0           
[12/14 20:43:32   1359s] Placement Density:52.80%(236641/448147)
[12/14 20:43:32   1359s] Placement Density (including fixed std cells):53.07%(239218/450724)
[12/14 20:43:32   1359s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2087.6M)
[12/14 20:43:32   1359s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/14 20:43:32   1359s] *** optDesign -postRoute ***
[12/14 20:43:32   1359s] DRC Margin: user margin 0.0; extra margin 0
[12/14 20:43:32   1359s] Setup Target Slack: user slack 0
[12/14 20:43:32   1359s] Hold Target Slack: user slack 0
[12/14 20:43:32   1359s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2087.6M
[12/14 20:43:32   1359s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2087.6M
[12/14 20:43:32   1359s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2087.6M
[12/14 20:43:32   1359s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.200, REAL:0.066, MEM:2087.6M
[12/14 20:43:32   1359s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.220, REAL:0.078, MEM:2087.6M
[12/14 20:43:32   1359s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.220, REAL:0.078, MEM:2087.6M
[12/14 20:43:32   1359s] Multi-VT timing optimization disabled based on library information.
[12/14 20:43:32   1359s] Deleting Cell Server ...
[12/14 20:43:32   1359s] Deleting Lib Analyzer.
[12/14 20:43:32   1359s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:43:32   1359s] Summary for sequential cells identification: 
[12/14 20:43:32   1359s]   Identified SBFF number: 42
[12/14 20:43:32   1359s]   Identified MBFF number: 0
[12/14 20:43:32   1359s]   Identified SB Latch number: 0
[12/14 20:43:32   1359s]   Identified MB Latch number: 0
[12/14 20:43:32   1359s]   Not identified SBFF number: 0
[12/14 20:43:32   1359s]   Not identified MBFF number: 0
[12/14 20:43:32   1359s]   Not identified SB Latch number: 0
[12/14 20:43:32   1359s]   Not identified MB Latch number: 0
[12/14 20:43:32   1359s]   Number of sequential cells which are not FFs: 14
[12/14 20:43:32   1359s] Creating Cell Server, finished. 
[12/14 20:43:32   1359s] 
[12/14 20:43:32   1359s]  Visiting view : func_wc
[12/14 20:43:32   1359s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:43:32   1359s]  Visiting view : func_tc
[12/14 20:43:32   1359s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:43:32   1359s]  Visiting view : test_wc
[12/14 20:43:32   1359s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:43:32   1359s]  Visiting view : hold_bc
[12/14 20:43:32   1359s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:43:32   1359s]  Visiting view : hold_tc
[12/14 20:43:32   1359s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:43:32   1359s]  Visiting view : hold_wc
[12/14 20:43:32   1359s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:43:32   1359s]  Setting StdDelay to 51.80
[12/14 20:43:32   1359s] Deleting Cell Server ...
[12/14 20:43:32   1359s] ** INFO : this run is activating 'postRoute' automaton
[12/14 20:43:32   1359s] Set spgFreeCellsHonorFence to 1
[12/14 20:43:32   1360s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 62802 times net's RC data read were performed.
[12/14 20:43:32   1360s] Extraction called for design 'FLT' of instances=19098 and nets=21282 using extraction engine 'postRoute' at effort level 'low' .
[12/14 20:43:32   1360s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/14 20:43:32   1360s] Type 'man IMPEXT-3530' for more detail.
[12/14 20:43:32   1360s] PostRoute (effortLevel low) RC Extraction called for design FLT.
[12/14 20:43:32   1360s] RC Extraction called in multi-corner(3) mode.
[12/14 20:43:32   1360s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/14 20:43:32   1360s] Type 'man IMPEXT-6197' for more detail.
[12/14 20:43:32   1360s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/14 20:43:32   1360s] * Layer Id             : 1 - M1
[12/14 20:43:32   1360s]       Thickness        : 0.6
[12/14 20:43:32   1360s]       Min Width        : 0.14
[12/14 20:43:32   1360s]       Layer Dielectric : 4.1
[12/14 20:43:32   1360s] * Layer Id             : 2 - M2
[12/14 20:43:32   1360s]       Thickness        : 0.6
[12/14 20:43:32   1360s]       Min Width        : 0.16
[12/14 20:43:32   1360s]       Layer Dielectric : 4.1
[12/14 20:43:32   1360s] * Layer Id             : 3 - M3
[12/14 20:43:32   1360s]       Thickness        : 0.6
[12/14 20:43:32   1360s]       Min Width        : 0.16
[12/14 20:43:32   1360s]       Layer Dielectric : 4.1
[12/14 20:43:32   1360s] * Layer Id             : 4 - M4
[12/14 20:43:32   1360s]       Thickness        : 0.6
[12/14 20:43:32   1360s]       Min Width        : 0.16
[12/14 20:43:32   1360s]       Layer Dielectric : 4.1
[12/14 20:43:32   1360s] * Layer Id             : 5 - M5
[12/14 20:43:32   1360s]       Thickness        : 0.6
[12/14 20:43:32   1360s]       Min Width        : 0.16
[12/14 20:43:32   1360s]       Layer Dielectric : 4.1
[12/14 20:43:32   1360s] * Layer Id             : 6 - M6
[12/14 20:43:32   1360s]       Thickness        : 0.6
[12/14 20:43:32   1360s]       Min Width        : 0.16
[12/14 20:43:32   1360s]       Layer Dielectric : 4.1
[12/14 20:43:32   1360s] * Layer Id             : 7 - M7
[12/14 20:43:32   1360s]       Thickness        : 0.6
[12/14 20:43:32   1360s]       Min Width        : 0.16
[12/14 20:43:32   1360s]       Layer Dielectric : 4.1
[12/14 20:43:32   1360s] * Layer Id             : 8 - M8
[12/14 20:43:32   1360s]       Thickness        : 0.6
[12/14 20:43:32   1360s]       Min Width        : 0.16
[12/14 20:43:32   1360s]       Layer Dielectric : 4.1
[12/14 20:43:32   1360s] * Layer Id             : 9 - M9
[12/14 20:43:32   1360s]       Thickness        : 1
[12/14 20:43:32   1360s]       Min Width        : 0.45
[12/14 20:43:32   1360s]       Layer Dielectric : 4.1
[12/14 20:43:32   1360s] extractDetailRC Option : -outfile /tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d -maxResLength 200  -basic
[12/14 20:43:32   1360s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/14 20:43:32   1360s]       RC Corner Indexes            0       1       2   
[12/14 20:43:32   1360s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/14 20:43:32   1360s] Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
[12/14 20:43:32   1360s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:43:32   1360s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:43:32   1360s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:43:32   1360s] Shrink Factor                : 1.00000
[12/14 20:43:33   1360s] Initializing multi-corner resistance tables ...
[12/14 20:43:33   1360s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2087.6M)
[12/14 20:43:33   1360s] Creating parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for storing RC.
[12/14 20:43:34   1360s] Extracted 10.0007% (CPU Time= 0:00:00.6  MEM= 2139.6M)
[12/14 20:43:34   1361s] Extracted 20.0007% (CPU Time= 0:00:00.7  MEM= 2139.6M)
[12/14 20:43:34   1361s] Extracted 30.0007% (CPU Time= 0:00:00.8  MEM= 2139.6M)
[12/14 20:43:34   1361s] Extracted 40.0007% (CPU Time= 0:00:00.9  MEM= 2139.6M)
[12/14 20:43:34   1361s] Extracted 50.0007% (CPU Time= 0:00:01.1  MEM= 2139.6M)
[12/14 20:43:35   1362s] Extracted 60.0007% (CPU Time= 0:00:01.7  MEM= 2143.6M)
[12/14 20:43:35   1362s] Extracted 70.0007% (CPU Time= 0:00:01.8  MEM= 2143.6M)
[12/14 20:43:35   1362s] Extracted 80.0007% (CPU Time= 0:00:01.9  MEM= 2143.6M)
[12/14 20:43:35   1362s] Extracted 90.0007% (CPU Time= 0:00:02.1  MEM= 2143.6M)
[12/14 20:43:36   1362s] Extracted 100% (CPU Time= 0:00:02.6  MEM= 2143.6M)
[12/14 20:43:36   1363s] Number of Extracted Resistors     : 450637
[12/14 20:43:36   1363s] Number of Extracted Ground Cap.   : 471275
[12/14 20:43:36   1363s] Number of Extracted Coupling Cap. : 0
[12/14 20:43:36   1363s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2111.582M)
[12/14 20:43:36   1363s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:43:36   1363s] processing rcdb (/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d) for hinst (top) of cell (FLT);
[12/14 20:43:36   1363s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2111.582M)
[12/14 20:43:36   1363s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.3  Real Time: 0:00:04.0  MEM: 2111.582M)
[12/14 20:43:36   1363s] Unfixed 0 ViaPillar Nets
[12/14 20:43:36   1363s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:43:36   1363s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2111.6M)
[12/14 20:43:36   1363s] Initializing multi-corner resistance tables ...
[12/14 20:43:36   1363s] End AAE Lib Interpolated Model. (MEM=2111.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:43:36   1363s] **INFO: Starting Blocking QThread with 4 CPU
[12/14 20:43:36   1363s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/14 20:43:36   1363s] Multi-CPU acceleration using 4 CPU(s).
[12/14 20:43:36   1363s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[12/14 20:43:36   1363s] Multithreaded Timing Analysis is initialized with 4 threads
[12/14 20:43:36   1363s] 
[12/14 20:43:36   1363s] #################################################################################
[12/14 20:43:36   1363s] # Design Stage: PostRoute
[12/14 20:43:36   1363s] # Design Name: FLT
[12/14 20:43:36   1363s] # Design Mode: 90nm
[12/14 20:43:36   1363s] # Analysis Mode: MMMC OCV 
[12/14 20:43:36   1363s] # Parasitics Mode: SPEF/RCDB
[12/14 20:43:36   1363s] # Signoff Settings: SI Off 
[12/14 20:43:36   1363s] #################################################################################
[12/14 20:43:36   1363s] Topological Sorting (REAL = 0:00:00.0, MEM = 8.6M, InitMEM = 8.6M)
[12/14 20:43:36   1363s] Calculate late delays in OCV mode...
[12/14 20:43:36   1363s] Calculate early delays in OCV mode...
[12/14 20:43:36   1363s] Calculate late delays in OCV mode...
[12/14 20:43:36   1363s] Calculate early delays in OCV mode...
[12/14 20:43:36   1363s] Start delay calculation (fullDC) (4 T). (MEM=0)
[12/14 20:43:36   1363s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/14 20:43:36   1363s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:43:36   1363s] Total number of fetched objects 21249
[12/14 20:43:36   1363s] Total number of fetched objects 21249
[12/14 20:43:36   1363s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:43:36   1363s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:43:36   1363s] End delay calculation. (MEM=29.1836 CPU=0:00:05.0 REAL=0:00:01.0)
[12/14 20:43:36   1363s] End delay calculation (fullDC). (MEM=29.1836 CPU=0:00:05.8 REAL=0:00:01.0)
[12/14 20:43:36   1363s] *** CDM Built up (cpu=0:00:05.9  real=0:00:01.0  mem= 29.2M) ***
[12/14 20:43:36   1363s] *** Done Building Timing Graph (cpu=0:00:07.1 real=0:00:03.0 totSessionCpu=0:00:35.1 mem=0.0M)
[12/14 20:43:36   1363s] Done building cte hold timing graph (HoldAware) cpu=0:00:08.1 real=0:00:03.0 totSessionCpu=0:00:35.1 mem=0.0M ***
[12/14 20:43:36   1363s] *** QThread HoldInit [finish] : cpu/real = 0:00:09.1/0:00:03.0 (3.0), mem = 104.0M
[12/14 20:43:39   1371s]  
_______________________________________________________________________
[12/14 20:43:40   1372s] #################################################################################
[12/14 20:43:40   1372s] # Design Stage: PostRoute
[12/14 20:43:40   1372s] # Design Name: FLT
[12/14 20:43:40   1372s] # Design Mode: 90nm
[12/14 20:43:40   1372s] # Analysis Mode: MMMC OCV 
[12/14 20:43:40   1372s] # Parasitics Mode: SPEF/RCDB
[12/14 20:43:40   1372s] # Signoff Settings: SI Off 
[12/14 20:43:40   1372s] #################################################################################
[12/14 20:43:40   1372s] Topological Sorting (REAL = 0:00:00.0, MEM = 2109.6M, InitMEM = 2109.6M)
[12/14 20:43:40   1372s] Calculate early delays in OCV mode...
[12/14 20:43:40   1372s] Calculate late delays in OCV mode...
[12/14 20:43:40   1372s] Calculate early delays in OCV mode...
[12/14 20:43:40   1372s] Calculate late delays in OCV mode...
[12/14 20:43:40   1372s] Calculate early delays in OCV mode...
[12/14 20:43:40   1372s] Calculate late delays in OCV mode...
[12/14 20:43:40   1372s] Start delay calculation (fullDC) (4 T). (MEM=2109.58)
[12/14 20:43:40   1372s] *** Calculating scaling factor for l_wc libraries using the default operating condition of each library.
[12/14 20:43:40   1372s] End AAE Lib Interpolated Model. (MEM=2130.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:43:41   1376s] Total number of fetched objects 21249
[12/14 20:43:41   1378s] Total number of fetched objects 21249
[12/14 20:43:41   1378s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:43:41   1378s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:43:41   1378s] End delay calculation. (MEM=2355.19 CPU=0:00:05.5 REAL=0:00:01.0)
[12/14 20:43:41   1378s] End delay calculation (fullDC). (MEM=2355.19 CPU=0:00:06.4 REAL=0:00:01.0)
[12/14 20:43:41   1378s] *** CDM Built up (cpu=0:00:06.5  real=0:00:01.0  mem= 2355.2M) ***
[12/14 20:43:42   1379s] *** Done Building Timing Graph (cpu=0:00:07.8 real=0:00:02.0 totSessionCpu=0:23:00 mem=2323.2M)
[12/14 20:43:42   1379s] 
[12/14 20:43:42   1379s] Views Dominance Info:
[12/14 20:43:42   1379s]  func_wc
[12/14 20:43:42   1379s]   Dominating WNS: 0.0000ns
[12/14 20:43:42   1379s]   Dominating TNS: 0.0000ns
[12/14 20:43:42   1379s]   Dominating nodes: 0
[12/14 20:43:42   1379s]   Dominating failing nodes: 0
[12/14 20:43:42   1379s]  func_tc
[12/14 20:43:42   1379s]   Dominating WNS: 0.0000ns
[12/14 20:43:42   1379s]   Dominating TNS: 0.0000ns
[12/14 20:43:42   1379s]   Dominating nodes: 0
[12/14 20:43:42   1379s]   Dominating failing nodes: 0
[12/14 20:43:42   1379s]  test_wc
[12/14 20:43:42   1379s]   Dominating WNS: 0.0000ns
[12/14 20:43:42   1379s]   Dominating TNS: 0.0000ns
[12/14 20:43:42   1379s]   Dominating nodes: 0
[12/14 20:43:42   1379s]   Dominating failing nodes: 0
[12/14 20:43:42   1381s] 
[12/14 20:43:42   1381s] Optimization is working on the following views:
[12/14 20:43:42   1381s]   Setup views: func_wc 
[12/14 20:43:42   1381s]   Hold  views: hold_bc hold_tc hold_wc 
[12/14 20:43:42   1381s] 
[12/14 20:43:42   1381s] Active setup views:
[12/14 20:43:42   1381s]  func_wc
[12/14 20:43:42   1381s]   Dominating endpoints: 0
[12/14 20:43:42   1381s]   Dominating TNS: -0.000
[12/14 20:43:42   1381s] 
[12/14 20:43:42   1381s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2323.2M
[12/14 20:43:42   1381s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2323.2M
[12/14 20:43:42   1381s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.015, MEM:2323.2M
[12/14 20:43:42   1381s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.015, MEM:2323.2M
[12/14 20:43:43   1381s] 
------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 70.812  | 71.515  | 70.812  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      7 (19)      |   -0.250   |      7 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.804%
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:11, mem = 1452.3M, totSessionCpu=0:23:02 **
[12/14 20:43:43   1381s] Info: Done creating the CCOpt slew target map.
[12/14 20:43:43   1381s] Running CCOpt-PRO on entire clock network
[12/14 20:43:43   1381s] Net route status summary:
[12/14 20:43:43   1381s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[12/14 20:43:43   1381s]   Non-clock: 21274 (unrouted=348, trialRouted=0, noStatus=0, routed=20926, fixed=0, [crossesIlmBoundary=0, tooFewTerms=348, (crossesIlmBounday AND tooFewTerms=0)])
[12/14 20:43:43   1381s] PRO...
[12/14 20:43:43   1381s] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/14 20:43:43   1381s] Initializing clock structures...
[12/14 20:43:43   1381s]   Creating own balancer
[12/14 20:43:43   1381s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/14 20:43:43   1381s]   Initializing legalizer
[12/14 20:43:43   1381s]   Using cell based legalization.
[12/14 20:43:43   1381s] OPERPROF: Starting DPlace-Init at level 1, MEM:2071.2M
[12/14 20:43:43   1381s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2071.2M
[12/14 20:43:43   1381s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2071.2M
[12/14 20:43:43   1381s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.015, MEM:2071.2M
[12/14 20:43:43   1381s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.015, MEM:2071.2M
[12/14 20:43:43   1381s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2071.2MB).
[12/14 20:43:43   1381s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:2071.2M
[12/14 20:43:43   1381s]   Validating CTS configuration...
[12/14 20:43:43   1381s]   Non-default CCOpt properties:
[12/14 20:43:43   1381s]   adjacent_rows_legal: 1 (default: false)
[12/14 20:43:43   1381s]   allow_non_fterm_identical_swaps: 0 (default: true)
[12/14 20:43:43   1381s]   buffer_cells is set for at least one key
[12/14 20:43:43   1381s]   cell_density is set for at least one key
[12/14 20:43:43   1381s]   clock_gating_cells is set for at least one key
[12/14 20:43:43   1381s]   clock_nets_detailed_routed: 1 (default: false)
[12/14 20:43:43   1381s]   inverter_cells is set for at least one key
[12/14 20:43:43   1381s]   long_path_removal_cutoff_id is set for at least one key
[12/14 20:43:43   1381s]   preferred_extra_space is set for at least one key
[12/14 20:43:43   1381s]   primary_delay_corner: dc_max (default: )
[12/14 20:43:43   1381s]   route_type is set for at least one key
[12/14 20:43:43   1381s]   source_driver is set for at least one key
[12/14 20:43:43   1381s]   source_max_capacitance is set for at least one key
[12/14 20:43:43   1381s]   target_insertion_delay is set for at least one key
[12/14 20:43:43   1381s]   target_max_trans_sdc is set for at least one key
[12/14 20:43:43   1381s]   target_skew is set for at least one key
[12/14 20:43:43   1381s]   target_skew_wire is set for at least one key
[12/14 20:43:43   1381s]   Route type trimming info:
[12/14 20:43:43   1381s]     No route type modifications were made.
[12/14 20:43:43   1381s] Accumulated time to calculate placeable region: 0
[12/14 20:43:43   1381s] Accumulated time to calculate placeable region: 0
[12/14 20:43:43   1381s]   Library Trimming...
[12/14 20:43:43   1381s] (I)       Initializing Steiner engine. 
[12/14 20:43:43   1381s] (I)       Reading DB...
[12/14 20:43:43   1381s] (I)       Number of ignored instance 0
[12/14 20:43:43   1381s] (I)       numMoveCells=18632, numMacros=0  numPads=88  numMultiRowHeightInsts=0
[12/14 20:43:43   1382s] (I)       Identified Clock instances: Flop 462, Clock buffer/inverter 0, Gate 0
[12/14 20:43:43   1382s] (I)       before initializing RouteDB syMemory usage = 2081.8 MB
[12/14 20:43:43   1382s] (I)       congestionReportName   : 
[12/14 20:43:43   1382s] (I)       layerRangeFor2DCongestion : 
[12/14 20:43:43   1382s] (I)       buildTerm2TermWires    : 1
[12/14 20:43:43   1382s] (I)       doTrackAssignment      : 0
[12/14 20:43:43   1382s] (I)       dumpBookshelfFiles     : 0
[12/14 20:43:43   1382s] (I)       numThreads             : 1
[12/14 20:43:43   1382s] (I)       bufferingAwareRouting  : true
[12/14 20:43:43   1382s] [NR-eGR] honorMsvRouteConstraint: false
[12/14 20:43:43   1382s] (I)       honorPin               : false
[12/14 20:43:43   1382s] (I)       honorPinGuide          : true
[12/14 20:43:43   1382s] (I)       honorPartition         : false
[12/14 20:43:43   1382s] (I)       allowPartitionCrossover: false
[12/14 20:43:43   1382s] (I)       honorSingleEntry       : true
[12/14 20:43:43   1382s] (I)       honorSingleEntryStrong : true
[12/14 20:43:43   1382s] (I)       handleViaSpacingRule   : false
[12/14 20:43:43   1382s] (I)       handleEolSpacingRule   : true
[12/14 20:43:43   1382s] (I)       PDConstraint           : none
[12/14 20:43:43   1382s] (I)       expBetterNDRHandling   : true
[12/14 20:43:43   1382s] [NR-eGR] honorClockSpecNDR      : 0
[12/14 20:43:43   1382s] (I)       routingEffortLevel     : 3
[12/14 20:43:43   1382s] (I)       effortLevel            : standard
[12/14 20:43:43   1382s] [NR-eGR] minRouteLayer          : 2
[12/14 20:43:43   1382s] [NR-eGR] maxRouteLayer          : 9
[12/14 20:43:43   1382s] (I)       relaxedTopLayerCeiling : 127
[12/14 20:43:43   1382s] (I)       relaxedBottomLayerFloor: 2
[12/14 20:43:43   1382s] (I)       numRowsPerGCell        : 1
[12/14 20:43:43   1382s] (I)       speedUpLargeDesign     : 0
[12/14 20:43:43   1382s] (I)       multiThreadingTA       : 1
[12/14 20:43:43   1382s] (I)       blkAwareLayerSwitching : 1
[12/14 20:43:43   1382s] (I)       optimizationMode       : false
[12/14 20:43:43   1382s] (I)       routeSecondPG          : false
[12/14 20:43:43   1382s] (I)       scenicRatioForLayerRelax: 0.00
[12/14 20:43:43   1382s] (I)       detourLimitForLayerRelax: 0.00
[12/14 20:43:43   1382s] (I)       punchThroughDistance   : 2147483647.00
[12/14 20:43:43   1382s] (I)       scenicBound            : 1.15
[12/14 20:43:43   1382s] (I)       maxScenicToAvoidBlk    : 100.00
[12/14 20:43:43   1382s] (I)       source-to-sink ratio   : 0.30
[12/14 20:43:43   1382s] (I)       targetCongestionRatioH : 1.00
[12/14 20:43:43   1382s] (I)       targetCongestionRatioV : 1.00
[12/14 20:43:43   1382s] (I)       layerCongestionRatio   : 1.00
[12/14 20:43:43   1382s] (I)       m1CongestionRatio      : 0.10
[12/14 20:43:43   1382s] (I)       m2m3CongestionRatio    : 0.70
[12/14 20:43:43   1382s] (I)       localRouteEffort       : 1.00
[12/14 20:43:43   1382s] (I)       numSitesBlockedByOneVia: 8.00
[12/14 20:43:43   1382s] (I)       supplyScaleFactorH     : 1.00
[12/14 20:43:43   1382s] (I)       supplyScaleFactorV     : 1.00
[12/14 20:43:43   1382s] (I)       highlight3DOverflowFactor: 0.00
[12/14 20:43:43   1382s] (I)       doubleCutViaModelingRatio: 0.00
[12/14 20:43:43   1382s] (I)       routeVias              : 
[12/14 20:43:43   1382s] (I)       readTROption           : true
[12/14 20:43:43   1382s] (I)       extraSpacingFactor     : 1.00
[12/14 20:43:43   1382s] [NR-eGR] numTracksPerClockWire  : 0
[12/14 20:43:43   1382s] (I)       routeSelectedNetsOnly  : false
[12/14 20:43:43   1382s] (I)       clkNetUseMaxDemand     : false
[12/14 20:43:43   1382s] (I)       extraDemandForClocks   : 0
[12/14 20:43:43   1382s] (I)       steinerRemoveLayers    : false
[12/14 20:43:43   1382s] (I)       demoteLayerScenicScale : 1.00
[12/14 20:43:43   1382s] (I)       nonpreferLayerCostScale : 100.00
[12/14 20:43:43   1382s] (I)       similarTopologyRoutingFast : true
[12/14 20:43:43   1382s] (I)       spanningTreeRefinement : false
[12/14 20:43:43   1382s] (I)       spanningTreeRefinementAlpha : 0.50
[12/14 20:43:43   1382s] (I)       starting read tracks
[12/14 20:43:43   1382s] (I)       build grid graph
[12/14 20:43:43   1382s] (I)       build grid graph start
[12/14 20:43:43   1382s] [NR-eGR] Layer1 has no routable track
[12/14 20:43:43   1382s] [NR-eGR] Layer2 has single uniform track structure
[12/14 20:43:43   1382s] [NR-eGR] Layer3 has single uniform track structure
[12/14 20:43:43   1382s] [NR-eGR] Layer4 has single uniform track structure
[12/14 20:43:43   1382s] [NR-eGR] Layer5 has single uniform track structure
[12/14 20:43:43   1382s] [NR-eGR] Layer6 has single uniform track structure
[12/14 20:43:43   1382s] [NR-eGR] Layer7 has single uniform track structure
[12/14 20:43:43   1382s] [NR-eGR] Layer8 has single uniform track structure
[12/14 20:43:43   1382s] [NR-eGR] Layer9 has single uniform track structure
[12/14 20:43:43   1382s] (I)       build grid graph end
[12/14 20:43:43   1382s] (I)       numViaLayers=9
[12/14 20:43:43   1382s] (I)       Reading via VIA12B for layer: 0 
[12/14 20:43:43   1382s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:43:43   1382s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:43:43   1382s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:43:43   1382s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:43:43   1382s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:43:43   1382s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:43:43   1382s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:43:43   1382s] (I)       end build via table
[12/14 20:43:43   1382s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=111595 numBumpBlks=0 numBoundaryFakeBlks=0
[12/14 20:43:43   1382s] (I)       readDataFromPlaceDB
[12/14 20:43:43   1382s] (I)       Read net information..
[12/14 20:43:43   1382s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[12/14 20:43:43   1382s] (I)       Read testcase time = 0.000 seconds
[12/14 20:43:43   1382s] 
[12/14 20:43:43   1382s] (I)       read default dcut vias
[12/14 20:43:43   1382s] (I)       Reading via VIA12A for layer: 0 
[12/14 20:43:43   1382s] (I)       Reading via VIA23 for layer: 1 
[12/14 20:43:43   1382s] (I)       Reading via VIA34 for layer: 2 
[12/14 20:43:43   1382s] (I)       Reading via VIA45 for layer: 3 
[12/14 20:43:43   1382s] (I)       Reading via VIA56 for layer: 4 
[12/14 20:43:43   1382s] (I)       Reading via VIA67 for layer: 5 
[12/14 20:43:43   1382s] (I)       Reading via VIA78 for layer: 6 
[12/14 20:43:43   1382s] (I)       Reading via VIA89 for layer: 7 
[12/14 20:43:43   1382s] (I)       build grid graph start
[12/14 20:43:43   1382s] (I)       build grid graph end
[12/14 20:43:43   1382s] (I)       Model blockage into capacity
[12/14 20:43:43   1382s] (I)       Read numBlocks=111595  numPreroutedWires=0  numCapScreens=0
[12/14 20:43:43   1382s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/14 20:43:43   1382s] (I)       blocked area on Layer2 : 48790451200  (10.04%)
[12/14 20:43:43   1382s] (I)       blocked area on Layer3 : 60793344000  (12.50%)
[12/14 20:43:43   1382s] (I)       blocked area on Layer4 : 51892940800  (10.67%)
[12/14 20:43:43   1382s] (I)       blocked area on Layer5 : 57558528000  (11.84%)
[12/14 20:43:43   1382s] (I)       blocked area on Layer6 : 50593024000  (10.41%)
[12/14 20:43:43   1382s] (I)       blocked area on Layer7 : 264648857600  (54.43%)
[12/14 20:43:43   1382s] (I)       blocked area on Layer8 : 203482598400  (41.85%)
[12/14 20:43:43   1382s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/14 20:43:43   1382s] (I)       Modeling time = 0.040 seconds
[12/14 20:43:43   1382s] 
[12/14 20:43:43   1382s] (I)       Moved 0 terms for better access 
[12/14 20:43:43   1382s] (I)       Number of ignored nets = 0
[12/14 20:43:43   1382s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/14 20:43:43   1382s] (I)       Number of clock nets = 0.  Ignored: No
[12/14 20:43:43   1382s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/14 20:43:43   1382s] (I)       Number of special nets = 0.  Ignored: Yes
[12/14 20:43:43   1382s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/14 20:43:43   1382s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/14 20:43:43   1382s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/14 20:43:43   1382s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/14 20:43:43   1382s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/14 20:43:43   1382s] (I)       Constructing bin map
[12/14 20:43:43   1382s] (I)       Initialize bin information with width=5760 height=5760
[12/14 20:43:43   1382s] (I)       Done constructing bin map
[12/14 20:43:43   1382s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2081.8 MB
[12/14 20:43:43   1382s] (I)       Ndr track 0 does not exist
[12/14 20:43:43   1382s] (I)       Layer1  viaCost=200.00
[12/14 20:43:43   1382s] (I)       Layer2  viaCost=200.00
[12/14 20:43:43   1382s] (I)       Layer3  viaCost=200.00
[12/14 20:43:43   1382s] (I)       Layer4  viaCost=200.00
[12/14 20:43:43   1382s] (I)       Layer5  viaCost=200.00
[12/14 20:43:43   1382s] (I)       Layer6  viaCost=200.00
[12/14 20:43:43   1382s] (I)       Layer7  viaCost=200.00
[12/14 20:43:43   1382s] (I)       Layer8  viaCost=300.00
[12/14 20:43:43   1382s] (I)       ---------------------Grid Graph Info--------------------
[12/14 20:43:43   1382s] (I)       routing area        :  (2560, 2560) - (699840, 699840)
[12/14 20:43:43   1382s] (I)       core area           :  (14080, 14080) - (685760, 685120)
[12/14 20:43:43   1382s] (I)       Site Width          :   320  (dbu)
[12/14 20:43:43   1382s] (I)       Row Height          :  2880  (dbu)
[12/14 20:43:43   1382s] (I)       GCell Width         :  2880  (dbu)
[12/14 20:43:43   1382s] (I)       GCell Height        :  2880  (dbu)
[12/14 20:43:43   1382s] (I)       grid                :   243   243     9
[12/14 20:43:43   1382s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/14 20:43:43   1382s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/14 20:43:43   1382s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/14 20:43:43   1382s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/14 20:43:43   1382s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/14 20:43:43   1382s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/14 20:43:43   1382s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/14 20:43:43   1382s] (I)       Total num of tracks :     0  2187  2187  2187  2187  2187  2187  2187  2185
[12/14 20:43:43   1382s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/14 20:43:43   1382s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/14 20:43:43   1382s] (I)       --------------------------------------------------------
[12/14 20:43:43   1382s] 
[12/14 20:43:43   1382s] [NR-eGR] ============ Routing rule table ============
[12/14 20:43:43   1382s] [NR-eGR] Rule id 0. Nets 0 
[12/14 20:43:43   1382s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/14 20:43:43   1382s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/14 20:43:43   1382s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:43:43   1382s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/14 20:43:43   1382s] [NR-eGR] ========================================
[12/14 20:43:43   1382s] [NR-eGR] 
[12/14 20:43:43   1382s] (I)       After initializing earlyGlobalRoute syMemory usage = 2081.8 MB
[12/14 20:43:43   1382s] (I)       Loading and dumping file time : 0.08 seconds
[12/14 20:43:43   1382s] (I)       total 2D Cap : 3412103 = (1808304 H, 1603799 V)
[12/14 20:43:43   1382s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/14 20:43:43   1382s] End AAE Lib Interpolated Model. (MEM=2081.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:43:43   1382s]     Library trimming buffers in power domain PD_CORE and half-corner dc_max:setup.late removed 0 of 5 cells
[12/14 20:43:43   1382s] Original list had 5 cells:
[12/14 20:43:43   1382s] NBUFFX32 NBUFFX16 NBUFFX8 NBUFFX4 NBUFFX2 
[12/14 20:43:43   1382s] Library trimming was not able to trim any cells:
[12/14 20:43:43   1382s] NBUFFX32 NBUFFX16 NBUFFX8 NBUFFX4 NBUFFX2 
[12/14 20:43:43   1382s]     Library trimming inverters in power domain PD_CORE and half-corner dc_max:setup.late removed 0 of 6 cells
[12/14 20:43:43   1382s] Original list had 6 cells:
[12/14 20:43:43   1382s] INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/14 20:43:43   1382s] Library trimming was not able to trim any cells:
[12/14 20:43:43   1382s] INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/14 20:43:44   1382s]   Library Trimming done.
[12/14 20:43:44   1382s]   Clock tree balancer configuration for clock_tree Clk_clk:
[12/14 20:43:44   1382s]   Non-default CCOpt properties:
[12/14 20:43:44   1382s]     cell_density: 1 (default: 0.75)
[12/14 20:43:44   1382s]     route_type (leaf): default_route_type_leaf (default: default)
[12/14 20:43:44   1382s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/14 20:43:44   1382s]     route_type (top): default_route_type_nonleaf (default: default)
[12/14 20:43:44   1382s]     source_driver: INVX4/INP INVX4/ZN (default: )
[12/14 20:43:44   1382s]     source_max_capacitance: 3000 (default: auto)
[12/14 20:43:44   1382s]   For power domain PD_CORE:
[12/14 20:43:44   1382s]     Buffers:     NBUFFX32 NBUFFX16 NBUFFX8 NBUFFX4 NBUFFX2 
[12/14 20:43:44   1382s]     Inverters:   INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/14 20:43:44   1382s]     Unblocked area available for placement of any clock cells in power_domain PD_CORE: 451154.022um^2
[12/14 20:43:44   1382s]   Top Routing info:
[12/14 20:43:44   1382s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/14 20:43:44   1382s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/14 20:43:44   1382s]   Trunk Routing info:
[12/14 20:43:44   1382s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/14 20:43:44   1382s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/14 20:43:44   1382s]   Leaf Routing info:
[12/14 20:43:44   1382s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/14 20:43:44   1382s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/14 20:43:44   1382s]   For timing_corner dc_max:setup, late:
[12/14 20:43:44   1382s]     Slew time target (leaf):    0.200ns
[12/14 20:43:44   1382s]     Slew time target (trunk):   0.200ns
[12/14 20:43:44   1382s]     Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[12/14 20:43:44   1382s]     Buffer unit delay for power domain PD_CORE:   0.362ns
[12/14 20:43:44   1382s]     Buffer max distance for power domain PD_CORE: 870.000um
[12/14 20:43:44   1382s]   Fastest wire driving cells and distances for power domain PD_CORE:
[12/14 20:43:44   1382s]     Buffer    : {lib_cell:NBUFFX16, fastest_considered_half_corner=dc_max:setup.late, optimalDrivingDistance=596.626um, saturatedSlew=0.179ns, speed=1868.544um per ns, cellArea=44.796um^2 per 1000um}
[12/14 20:43:44   1382s]     Inverter  : {lib_cell:INVX32, fastest_considered_half_corner=dc_max:setup.late, optimalDrivingDistance=527.640um, saturatedSlew=0.174ns, speed=4469.632um per ns, cellArea=89.079um^2 per 1000um}
[12/14 20:43:44   1382s]   
[12/14 20:43:44   1382s]   
[12/14 20:43:44   1382s]   Logic Sizing Table:
[12/14 20:43:44   1382s]   
[12/14 20:43:44   1382s]   ----------------------------------------------------------
[12/14 20:43:44   1382s]   Cell    Instance count    Source    Eligible library cells
[12/14 20:43:44   1382s]   ----------------------------------------------------------
[12/14 20:43:44   1382s]     (empty table)
[12/14 20:43:44   1382s]   ----------------------------------------------------------
[12/14 20:43:44   1382s]   
[12/14 20:43:44   1382s]   
[12/14 20:43:44   1382s]   Clock tree balancer configuration for skew_group Clk_clk/func_mode:
[12/14 20:43:44   1382s]     Sources:                     pin Clk_CI
[12/14 20:43:44   1382s]     Total number of sinks:       462
[12/14 20:43:44   1382s]     Delay constrained sinks:     462
[12/14 20:43:44   1382s]     Non-leaf sinks:              0
[12/14 20:43:44   1382s]     Ignore pins:                 0
[12/14 20:43:44   1382s]    Timing corner dc_max:setup.late:
[12/14 20:43:44   1382s]     Skew target:                 0.362ns
[12/14 20:43:44   1382s]   Clock tree balancer configuration for skew_group Clk_clk/hold_mode:
[12/14 20:43:44   1382s]     Sources:                     pin Clk_CI
[12/14 20:43:44   1382s]     Total number of sinks:       462
[12/14 20:43:44   1382s]     Delay constrained sinks:     462
[12/14 20:43:44   1382s]     Non-leaf sinks:              0
[12/14 20:43:44   1382s]     Ignore pins:                 0
[12/14 20:43:44   1382s]    Timing corner dc_max:setup.late:
[12/14 20:43:44   1382s]     Skew target:                 0.362ns
[12/14 20:43:44   1382s]   Clock tree balancer configuration for skew_group Clk_clk/test_mode:
[12/14 20:43:44   1382s]     Sources:                     pin Clk_CI
[12/14 20:43:44   1382s]     Total number of sinks:       462
[12/14 20:43:44   1382s]     Delay constrained sinks:     462
[12/14 20:43:44   1382s]     Non-leaf sinks:              0
[12/14 20:43:44   1382s]     Ignore pins:                 0
[12/14 20:43:44   1382s]    Timing corner dc_max:setup.late:
[12/14 20:43:44   1382s]     Skew target:                 0.362ns
[12/14 20:43:44   1382s]   Primary reporting skew group is skew_group Clk_clk/func_mode with 462 clock sinks.
[12/14 20:43:44   1382s]   
[12/14 20:43:44   1382s]   Via Selection for Estimated Routes (rule default):
[12/14 20:43:44   1382s]   
[12/14 20:43:44   1382s]   ------------------------------------------------------------
[12/14 20:43:44   1382s]   Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/14 20:43:44   1382s]   Range                (Ohm)    (fF)     (fs)     Only
[12/14 20:43:44   1382s]   ------------------------------------------------------------
[12/14 20:43:44   1382s]   M1-M2    VIA12A      1.600    0.000    0.000    false
[12/14 20:43:44   1382s]   M2-M3    VIA23       1.600    0.000    0.000    false
[12/14 20:43:44   1382s]   M3-M4    VIA34       1.600    0.000    0.000    false
[12/14 20:43:44   1382s]   M4-M5    VIA45       1.600    0.000    0.000    false
[12/14 20:43:44   1382s]   M5-M6    VIA56       1.600    0.000    0.000    false
[12/14 20:43:44   1382s]   M6-M7    VIA67       1.600    0.000    0.000    false
[12/14 20:43:44   1382s]   M7-M8    VIA78       1.600    0.000    0.000    false
[12/14 20:43:44   1382s]   M8-M9    VIA89       1.600    0.000    0.000    false
[12/14 20:43:44   1382s]   ------------------------------------------------------------
[12/14 20:43:44   1382s]   
[12/14 20:43:44   1382s]   No ideal or dont_touch nets found in the clock tree
[12/14 20:43:44   1382s]   Validating CTS configuration done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/14 20:43:44   1382s]   Reconstructing clock tree datastructures...
[12/14 20:43:44   1382s]     Validating CTS configuration...
[12/14 20:43:44   1382s]     Non-default CCOpt properties:
[12/14 20:43:44   1382s]     adjacent_rows_legal: 1 (default: false)
[12/14 20:43:44   1382s]     allow_non_fterm_identical_swaps: 0 (default: true)
[12/14 20:43:44   1382s]     buffer_cells is set for at least one key
[12/14 20:43:44   1382s]     cell_density is set for at least one key
[12/14 20:43:44   1382s]     clock_gating_cells is set for at least one key
[12/14 20:43:44   1382s]     clock_nets_detailed_routed: 1 (default: false)
[12/14 20:43:44   1382s]     inverter_cells is set for at least one key
[12/14 20:43:44   1382s]     long_path_removal_cutoff_id is set for at least one key
[12/14 20:43:44   1382s]     preferred_extra_space is set for at least one key
[12/14 20:43:44   1382s]     primary_delay_corner: dc_max (default: )
[12/14 20:43:44   1382s]     route_type is set for at least one key
[12/14 20:43:44   1382s]     source_driver is set for at least one key
[12/14 20:43:44   1382s]     source_max_capacitance is set for at least one key
[12/14 20:43:44   1382s]     target_insertion_delay is set for at least one key
[12/14 20:43:44   1382s]     target_max_trans_sdc is set for at least one key
[12/14 20:43:44   1382s]     target_skew is set for at least one key
[12/14 20:43:44   1382s]     target_skew_wire is set for at least one key
[12/14 20:43:44   1382s]     Route type trimming info:
[12/14 20:43:44   1382s]       No route type modifications were made.
[12/14 20:43:44   1382s]     
[12/14 20:43:44   1382s]     Logic Sizing Table:
[12/14 20:43:44   1382s]     
[12/14 20:43:44   1382s]     ----------------------------------------------------------
[12/14 20:43:44   1382s]     Cell    Instance count    Source    Eligible library cells
[12/14 20:43:44   1382s]     ----------------------------------------------------------
[12/14 20:43:44   1382s]       (empty table)
[12/14 20:43:44   1382s]     ----------------------------------------------------------
[12/14 20:43:44   1382s]     
[12/14 20:43:44   1382s]     
[12/14 20:43:44   1382s]     Clock tree balancer configuration for skew_group Clk_clk/func_mode:
[12/14 20:43:44   1382s]       Sources:                     pin Clk_CI
[12/14 20:43:44   1382s]       Total number of sinks:       462
[12/14 20:43:44   1382s]       Delay constrained sinks:     462
[12/14 20:43:44   1382s]       Non-leaf sinks:              0
[12/14 20:43:44   1382s]       Ignore pins:                 0
[12/14 20:43:44   1382s]      Timing corner dc_max:setup.late:
[12/14 20:43:44   1382s]       Skew target:                 0.362ns
[12/14 20:43:44   1382s]     Clock tree balancer configuration for skew_group Clk_clk/hold_mode:
[12/14 20:43:44   1382s]       Sources:                     pin Clk_CI
[12/14 20:43:44   1382s]       Total number of sinks:       462
[12/14 20:43:44   1382s]       Delay constrained sinks:     462
[12/14 20:43:44   1382s]       Non-leaf sinks:              0
[12/14 20:43:44   1382s]       Ignore pins:                 0
[12/14 20:43:44   1382s]      Timing corner dc_max:setup.late:
[12/14 20:43:44   1382s]       Skew target:                 0.362ns
[12/14 20:43:44   1382s]     Clock tree balancer configuration for skew_group Clk_clk/test_mode:
[12/14 20:43:44   1382s]       Sources:                     pin Clk_CI
[12/14 20:43:44   1382s]       Total number of sinks:       462
[12/14 20:43:44   1382s]       Delay constrained sinks:     462
[12/14 20:43:44   1382s]       Non-leaf sinks:              0
[12/14 20:43:44   1382s]       Ignore pins:                 0
[12/14 20:43:44   1382s]      Timing corner dc_max:setup.late:
[12/14 20:43:44   1382s]       Skew target:                 0.362ns
[12/14 20:43:44   1382s]     Primary reporting skew group is skew_group Clk_clk/func_mode with 462 clock sinks.
[12/14 20:43:44   1382s]     
[12/14 20:43:44   1382s]     Via Selection for Estimated Routes (rule default):
[12/14 20:43:44   1382s]     
[12/14 20:43:44   1382s]     ------------------------------------------------------------
[12/14 20:43:44   1382s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/14 20:43:44   1382s]     Range                (Ohm)    (fF)     (fs)     Only
[12/14 20:43:44   1382s]     ------------------------------------------------------------
[12/14 20:43:44   1382s]     M1-M2    VIA12A      1.600    0.000    0.000    false
[12/14 20:43:44   1382s]     M2-M3    VIA23       1.600    0.000    0.000    false
[12/14 20:43:44   1382s]     M3-M4    VIA34       1.600    0.000    0.000    false
[12/14 20:43:44   1382s]     M4-M5    VIA45       1.600    0.000    0.000    false
[12/14 20:43:44   1382s]     M5-M6    VIA56       1.600    0.000    0.000    false
[12/14 20:43:44   1382s]     M6-M7    VIA67       1.600    0.000    0.000    false
[12/14 20:43:44   1382s]     M7-M8    VIA78       1.600    0.000    0.000    false
[12/14 20:43:44   1382s]     M8-M9    VIA89       1.600    0.000    0.000    false
[12/14 20:43:44   1382s]     ------------------------------------------------------------
[12/14 20:43:44   1382s]     
[12/14 20:43:44   1382s]     No ideal or dont_touch nets found in the clock tree
[12/14 20:43:44   1382s]     Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:43:44   1382s]   Reconstructing clock tree datastructures done.
[12/14 20:43:44   1382s] Initializing clock structures done.
[12/14 20:43:44   1382s] PRO...
[12/14 20:43:44   1382s]   PRO active optimizations:
[12/14 20:43:44   1382s]    - DRV fixing with cell sizing
[12/14 20:43:44   1382s]   
[12/14 20:43:44   1382s]   Detected clock skew data from CTS
[12/14 20:43:44   1382s]   Clock DAG stats PRO initial state:
[12/14 20:43:44   1382s]     cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:43:44   1382s]     cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:43:44   1382s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:43:44   1382s]     sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:43:44   1382s]     wire capacitance : top=0.000pF, trunk=0.202pF, leaf=0.946pF, total=1.148pF
[12/14 20:43:44   1382s]     wire lengths     : top=0.000um, trunk=1411.680um, leaf=6398.235um, total=7809.915um
[12/14 20:43:44   1382s]   Clock DAG net violations PRO initial state: none
[12/14 20:43:44   1382s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/14 20:43:44   1382s]     Trunk : target=0.200ns count=2 avg=0.141ns sd=0.034ns min=0.117ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:43:44   1382s]     Leaf  : target=0.200ns count=6 avg=0.188ns sd=0.011ns min=0.172ns max=0.197ns {6 <= 0.200ns}
[12/14 20:43:44   1382s]   Clock DAG library cell distribution PRO initial state {count}:
[12/14 20:43:44   1382s]      Bufs: NBUFFX32: 7 
[12/14 20:43:44   1382s]   Primary reporting skew group PRO initial state:
[12/14 20:43:44   1382s]     skew_group default.Clk_clk/func_mode: unconstrained
[12/14 20:43:44   1382s]   Skew group summary PRO initial state:
[12/14 20:43:44   1382s]     skew_group Clk_clk/func_mode: insertion delay [min=0.946, max=0.974, avg=0.964, sd=0.006], skew [0.029 vs 0.362], 100% {0.946, 0.974} (wid=0.040 ws=0.034) (gid=0.948 gs=0.023)
[12/14 20:43:44   1382s]   Clock network insertion delays are now [0.946ns, 0.974ns] average 0.964ns std.dev 0.006ns
[12/14 20:43:44   1382s]   Recomputing CTS skew targets...
[12/14 20:43:44   1382s]   Resolving skew group constraints...
[12/14 20:43:44   1382s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[12/14 20:43:44   1382s]   Resolving skew group constraints done.
[12/14 20:43:44   1382s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:43:44   1382s]   Fixing DRVs...
[12/14 20:43:44   1382s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/14 20:43:44   1382s]   CCOpt-PRO: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/14 20:43:44   1382s]   
[12/14 20:43:44   1382s]   PRO Statistics: Fix DRVs (cell sizing):
[12/14 20:43:44   1382s]   =======================================
[12/14 20:43:44   1382s]   
[12/14 20:43:44   1382s]   Cell changes by Net Type:
[12/14 20:43:44   1382s]   
[12/14 20:43:44   1382s]   ---------------------------------------------------------------------------------------------------------
[12/14 20:43:44   1382s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/14 20:43:44   1382s]   ---------------------------------------------------------------------------------------------------------
[12/14 20:43:44   1382s]   top                0            0           0            0                    0                  0
[12/14 20:43:44   1382s]   trunk              0            0           0            0                    0                  0
[12/14 20:43:44   1382s]   leaf               0            0           0            0                    0                  0
[12/14 20:43:44   1382s]   ---------------------------------------------------------------------------------------------------------
[12/14 20:43:44   1382s]   Total       -            -           -            -                           0 (100%)           0 (100%)
[12/14 20:43:44   1382s]   ---------------------------------------------------------------------------------------------------------
[12/14 20:43:44   1382s]   
[12/14 20:43:44   1382s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/14 20:43:44   1382s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/14 20:43:44   1382s]   
[12/14 20:43:44   1382s]   Clock DAG stats PRO after DRV fixing:
[12/14 20:43:44   1382s]     cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:43:44   1382s]     cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:43:44   1382s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:43:44   1382s]     sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:43:44   1382s]     wire capacitance : top=0.000pF, trunk=0.202pF, leaf=0.946pF, total=1.148pF
[12/14 20:43:44   1382s]     wire lengths     : top=0.000um, trunk=1411.680um, leaf=6398.235um, total=7809.915um
[12/14 20:43:44   1382s]   Clock DAG net violations PRO after DRV fixing: none
[12/14 20:43:44   1382s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[12/14 20:43:44   1382s]     Trunk : target=0.200ns count=2 avg=0.141ns sd=0.034ns min=0.117ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:43:44   1382s]     Leaf  : target=0.200ns count=6 avg=0.188ns sd=0.011ns min=0.172ns max=0.197ns {6 <= 0.200ns}
[12/14 20:43:44   1382s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[12/14 20:43:44   1382s]      Bufs: NBUFFX32: 7 
[12/14 20:43:44   1382s]   Primary reporting skew group PRO after DRV fixing:
[12/14 20:43:44   1382s]     skew_group default.Clk_clk/func_mode: unconstrained
[12/14 20:43:44   1382s]   Skew group summary PRO after DRV fixing:
[12/14 20:43:44   1382s]     skew_group Clk_clk/func_mode: insertion delay [min=0.946, max=0.974, avg=0.964, sd=0.006], skew [0.029 vs 0.362], 100% {0.946, 0.974} (wid=0.040 ws=0.034) (gid=0.948 gs=0.023)
[12/14 20:43:44   1382s]   Clock network insertion delays are now [0.946ns, 0.974ns] average 0.964ns std.dev 0.006ns
[12/14 20:43:44   1382s]   Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:43:44   1382s] 
[12/14 20:43:44   1382s] Slew Diagnostics: After DRV fixing
[12/14 20:43:44   1382s] ==================================
[12/14 20:43:44   1382s] 
[12/14 20:43:44   1382s] Global Causes:
[12/14 20:43:44   1382s] 
[12/14 20:43:44   1382s] -------------------------------------
[12/14 20:43:44   1382s] Cause
[12/14 20:43:44   1382s] -------------------------------------
[12/14 20:43:44   1382s] DRV fixing with buffering is disabled
[12/14 20:43:44   1382s] -------------------------------------
[12/14 20:43:44   1382s] 
[12/14 20:43:44   1382s] Top 5 overslews:
[12/14 20:43:44   1382s] 
[12/14 20:43:44   1382s] ---------------------------------
[12/14 20:43:44   1382s] Overslew    Causes    Driving Pin
[12/14 20:43:44   1382s] ---------------------------------
[12/14 20:43:44   1382s]   (empty table)
[12/14 20:43:44   1382s] ---------------------------------
[12/14 20:43:44   1382s] 
[12/14 20:43:44   1382s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/14 20:43:44   1382s] 
[12/14 20:43:44   1382s] -------------------
[12/14 20:43:44   1382s] Cause    Occurences
[12/14 20:43:44   1382s] -------------------
[12/14 20:43:44   1382s]   (empty table)
[12/14 20:43:44   1382s] -------------------
[12/14 20:43:44   1382s] 
[12/14 20:43:44   1382s] Violation diagnostics counts from the 0 nodes that have violations:
[12/14 20:43:44   1382s] 
[12/14 20:43:44   1382s] -------------------
[12/14 20:43:44   1382s] Cause    Occurences
[12/14 20:43:44   1382s] -------------------
[12/14 20:43:44   1382s]   (empty table)
[12/14 20:43:44   1382s] -------------------
[12/14 20:43:44   1382s] 
[12/14 20:43:44   1382s]   Reconnecting optimized routes...
[12/14 20:43:44   1382s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:43:44   1382s]   Set dirty flag on 0 insts, 0 nets
[12/14 20:43:44   1382s] End AAE Lib Interpolated Model. (MEM=2139.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:43:44   1382s]   Clock DAG stats PRO final:
[12/14 20:43:44   1382s]     cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[12/14 20:43:44   1382s]     cell areas       : b=387.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.072um^2
[12/14 20:43:44   1382s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.016pF
[12/14 20:43:44   1382s]     sink capacitance : count=462, total=0.643pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/14 20:43:44   1382s]     wire capacitance : top=0.000pF, trunk=0.202pF, leaf=0.946pF, total=1.148pF
[12/14 20:43:44   1382s]     wire lengths     : top=0.000um, trunk=1411.680um, leaf=6398.235um, total=7809.915um
[12/14 20:43:44   1382s]   Clock DAG net violations PRO final: none
[12/14 20:43:44   1382s]   Clock DAG primary half-corner transition distribution PRO final:
[12/14 20:43:44   1382s]     Trunk : target=0.200ns count=2 avg=0.141ns sd=0.034ns min=0.117ns max=0.165ns {1 <= 0.120ns, 1 <= 0.200ns}
[12/14 20:43:44   1382s]     Leaf  : target=0.200ns count=6 avg=0.188ns sd=0.011ns min=0.172ns max=0.197ns {6 <= 0.200ns}
[12/14 20:43:44   1382s]   Clock DAG library cell distribution PRO final {count}:
[12/14 20:43:44   1382s]      Bufs: NBUFFX32: 7 
[12/14 20:43:44   1382s]   Primary reporting skew group PRO final:
[12/14 20:43:44   1382s]     skew_group default.Clk_clk/func_mode: unconstrained
[12/14 20:43:44   1382s]   Skew group summary PRO final:
[12/14 20:43:44   1382s]     skew_group Clk_clk/func_mode: insertion delay [min=0.946, max=0.974, avg=0.964, sd=0.006], skew [0.029 vs 0.362], 100% {0.946, 0.974} (wid=0.040 ws=0.034) (gid=0.948 gs=0.023)
[12/14 20:43:44   1382s]   Clock network insertion delays are now [0.946ns, 0.974ns] average 0.964ns std.dev 0.006ns
[12/14 20:43:44   1382s] PRO done.
[12/14 20:43:44   1382s] Net route status summary:
[12/14 20:43:44   1382s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[12/14 20:43:44   1382s]   Non-clock: 21274 (unrouted=348, trialRouted=0, noStatus=0, routed=20926, fixed=0, [crossesIlmBoundary=0, tooFewTerms=348, (crossesIlmBounday AND tooFewTerms=0)])
[12/14 20:43:44   1382s] Updating delays...
[12/14 20:43:44   1382s] Updating delays done.
[12/14 20:43:44   1382s] PRO done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/14 20:43:44   1383s] **INFO: Start fixing DRV (Mem = 2162.16M) ...
[12/14 20:43:44   1383s] Begin: GigaOpt DRV Optimization
[12/14 20:43:44   1383s] Info: 8 clock nets excluded from IPO operation.
[12/14 20:43:44   1384s] End AAE Lib Interpolated Model. (MEM=2162.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:43:44   1384s] PhyDesignGrid: maxLocalDensity 0.96
[12/14 20:43:44   1384s] ### Creating PhyDesignMc. totSessionCpu=0:23:04 mem=2152.6M
[12/14 20:43:44   1384s] OPERPROF: Starting DPlace-Init at level 1, MEM:2152.6M
[12/14 20:43:44   1384s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2152.6M
[12/14 20:43:44   1384s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2152.6M
[12/14 20:43:44   1384s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.015, MEM:2152.6M
[12/14 20:43:44   1384s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.015, MEM:2152.6M
[12/14 20:43:44   1384s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2152.6MB).
[12/14 20:43:44   1384s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.039, MEM:2152.6M
[12/14 20:43:44   1384s] ### Creating PhyDesignMc, finished. totSessionCpu=0:23:04 mem=2152.6M
[12/14 20:43:44   1384s] ### Creating LA Mngr. totSessionCpu=0:23:04 mem=2152.6M
[12/14 20:43:45   1384s] ### Creating LA Mngr, finished. totSessionCpu=0:23:05 mem=2152.6M
[12/14 20:43:45   1385s] ### Creating LA Mngr. totSessionCpu=0:23:05 mem=2243.2M
[12/14 20:43:45   1385s] ### Creating LA Mngr, finished. totSessionCpu=0:23:05 mem=2243.2M
[12/14 20:43:45   1385s] 
[12/14 20:43:45   1385s] Creating Lib Analyzer ...
[12/14 20:43:45   1385s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/14 20:43:45   1385s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/14 20:43:45   1385s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/14 20:43:45   1385s] Total number of usable inverters from Lib Analyzer: 10 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX16 INVX32 IBUFFX32)
[12/14 20:43:45   1385s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/14 20:43:45   1385s] 
[12/14 20:43:46   1385s] Creating Lib Analyzer, finished. 
[12/14 20:43:46   1386s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[12/14 20:43:47   1386s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:43:47   1386s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/14 20:43:47   1386s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:43:47   1386s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/14 20:43:47   1386s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:43:47   1386s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/14 20:43:47   1386s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/14 20:43:47   1386s] Info: violation cost 4.984684 (cap = 0.000000, tran = 4.984684, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/14 20:43:47   1387s] |    12|    37|    -0.30|     0|     0|     0.00|     0|     0|     0|     0|    70.81|     0.00|       0|       0|       0|  52.80|          |         |
[12/14 20:43:47   1387s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/14 20:43:47   1387s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/14 20:43:47   1387s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/14 20:43:47   1387s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    70.81|     0.00|       0|       0|      11|  52.81| 0:00:00.0|  2582.4M|
[12/14 20:43:47   1387s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/14 20:43:47   1387s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/14 20:43:47   1387s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/14 20:43:47   1387s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    70.81|     0.00|       0|       0|       0|  52.81| 0:00:00.0|  2582.4M|
[12/14 20:43:47   1387s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/14 20:43:47   1387s] **** Begin NDR-Layer Usage Statistics ****
[12/14 20:43:47   1387s] Layer 3 has 8 constrained nets 
[12/14 20:43:47   1387s] **** End NDR-Layer Usage Statistics ****
[12/14 20:43:47   1387s] 
[12/14 20:43:47   1387s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2582.4M) ***
[12/14 20:43:47   1387s] 
[12/14 20:43:47   1387s] OPERPROF: Starting DPlace-Init at level 1, MEM:2472.2M
[12/14 20:43:47   1387s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2472.2M
[12/14 20:43:47   1387s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2472.2M
[12/14 20:43:47   1387s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.020, MEM:2472.2M
[12/14 20:43:47   1387s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.020, MEM:2472.2M
[12/14 20:43:47   1387s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2472.2MB).
[12/14 20:43:47   1387s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:2472.2M
[12/14 20:43:47   1387s] OPERPROF: Starting RefinePlace at level 1, MEM:2472.2M
[12/14 20:43:47   1387s] *** Starting refinePlace (0:23:08 mem=2472.2M) ***
[12/14 20:43:47   1387s] Total net bbox length = 5.544e+05 (2.719e+05 2.824e+05) (ext = 5.294e+03)
[12/14 20:43:47   1387s] Starting refinePlace ...
[12/14 20:43:47   1387s] powerDomain PD_CORE: bins with density >  0.75 = 8.33 % ( 48 / 576 )
[12/14 20:43:47   1387s] Density distribution unevenness ratio = 15.945%
[12/14 20:43:47   1387s]   Spread Effort: high, post-route mode, useDDP on.
[12/14 20:43:47   1387s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2472.2MB) @(0:23:08 - 0:23:08).
[12/14 20:43:47   1387s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:43:47   1387s] wireLenOptFixPriorityInst 462 inst fixed
[12/14 20:43:47   1388s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:43:47   1388s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2472.2MB) @(0:23:08 - 0:23:08).
[12/14 20:43:47   1388s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:43:47   1388s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2472.2MB
[12/14 20:43:47   1388s] Statistics of distance of Instance movement in refine placement:
[12/14 20:43:47   1388s]   maximum (X+Y) =         0.00 um
[12/14 20:43:47   1388s]   mean    (X+Y) =         0.00 um
[12/14 20:43:47   1388s] Summary Report:
[12/14 20:43:47   1388s] Instances move: 0 (out of 18625 movable)
[12/14 20:43:47   1388s] Instances flipped: 0
[12/14 20:43:47   1388s] Mean displacement: 0.00 um
[12/14 20:43:47   1388s] Max displacement: 0.00 um 
[12/14 20:43:47   1388s] Total instances moved : 0
[12/14 20:43:47   1388s] Total net bbox length = 5.544e+05 (2.719e+05 2.824e+05) (ext = 5.294e+03)
[12/14 20:43:47   1388s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2472.2MB
[12/14 20:43:47   1388s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2472.2MB) @(0:23:08 - 0:23:08).
[12/14 20:43:47   1388s] *** Finished refinePlace (0:23:08 mem=2472.2M) ***
[12/14 20:43:47   1388s] OPERPROF: Finished RefinePlace at level 1, CPU:0.390, REAL:0.352, MEM:2472.2M
[12/14 20:43:47   1388s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2472.2M
[12/14 20:43:47   1388s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2472.2M
[12/14 20:43:47   1388s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.018, MEM:2472.2M
[12/14 20:43:47   1388s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.018, MEM:2472.2M
[12/14 20:43:47   1388s] powerDomain PD_CORE: bins with density >  0.75 = 8.33 % ( 48 / 576 )
[12/14 20:43:47   1388s] Density distribution unevenness ratio = 15.503%
[12/14 20:43:47   1388s] End: GigaOpt DRV Optimization
[12/14 20:43:47   1388s] *info:
[12/14 20:43:47   1388s] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 2169.14M).
[12/14 20:43:48   1388s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2169.1M
[12/14 20:43:48   1388s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2169.1M
[12/14 20:43:48   1388s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.017, MEM:2169.1M
[12/14 20:43:48   1388s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.017, MEM:2169.1M
[12/14 20:43:48   1389s] 
------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.08min real=0.05min mem=2169.1M)                             
------------------------------------------------------------

Setup views included:
 func_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 70.811  | 71.513  | 70.811  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.810%
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:16, mem = 1545.0M, totSessionCpu=0:23:09 **
[12/14 20:43:48   1389s]   DRV Snapshot: (REF)
[12/14 20:43:48   1389s]          Tran DRV: 0
[12/14 20:43:48   1389s]           Cap DRV: 0
[12/14 20:43:48   1389s]        Fanout DRV: 0
[12/14 20:43:48   1389s]            Glitch: 0
[12/14 20:43:48   1389s] *** Timing Is met
[12/14 20:43:48   1389s] *** Check timing (0:00:00.0)
[12/14 20:43:48   1389s] *** Setup timing is met (target slack 0ns)
[12/14 20:43:49   1389s]   Timing Snapshot: (REF)
[12/14 20:43:49   1389s]      Weighted WNS: 0.000
[12/14 20:43:49   1389s]       All  PG WNS: 0.000
[12/14 20:43:49   1389s]       High PG WNS: 0.000
[12/14 20:43:49   1389s]       All  PG TNS: 0.000
[12/14 20:43:49   1389s]       High PG TNS: 0.000
[12/14 20:43:49   1389s]    Category Slack: { [L, 70.811] [H, 71.513] }
[12/14 20:43:49   1389s] 
[12/14 20:43:49   1389s] Deleting Cell Server ...
[12/14 20:43:49   1389s] Deleting Lib Analyzer.
[12/14 20:43:49   1389s] *info: All cells identified as Buffer and Delay cells:
[12/14 20:43:49   1389s] *info:   with footprint "DELLN1X2" or "NBUFFX2": 
[12/14 20:43:49   1389s] *info: ------------------------------------------------------------------
[12/14 20:43:49   1389s] *info: (dly) DELLN2X2           -  saed90nm_max
[12/14 20:43:49   1389s] *info: (dly) DELLN3X2           -  saed90nm_max
[12/14 20:43:49   1389s] *info: (dly) DELLN1X2           -  saed90nm_max
[12/14 20:43:49   1389s] *info: (dly) NBUFFX32           -  saed90nm_max
[12/14 20:43:49   1389s] *info: (dly) DELLN2X2           -  saed90nm_max
[12/14 20:43:49   1389s] *info: (dly) DELLN3X2           -  saed90nm_max
[12/14 20:43:49   1389s] *info: (dly) DELLN1X2           -  saed90nm_max
[12/14 20:43:49   1389s] *info: (dly) NBUFFX32           -  saed90nm_max
[12/14 20:43:49   1389s] *info: (dly) DELLN2X2           -  saed90nm_max
[12/14 20:43:49   1389s] *info: (dly) DELLN3X2           -  saed90nm_max
[12/14 20:43:49   1389s] *info: (dly) DELLN1X2           -  saed90nm_max
[12/14 20:43:49   1389s] *info: (dly) NBUFFX32           -  saed90nm_max
[12/14 20:43:49   1389s] *info: (buf) NBUFFX2            -  saed90nm_max
[12/14 20:43:49   1389s] *info: (buf) NBUFFX4            -  saed90nm_max
[12/14 20:43:49   1389s] *info: (buf) NBUFFX8            -  saed90nm_max
[12/14 20:43:49   1389s] *info: (buf) NBUFFX16           -  saed90nm_max
[12/14 20:43:49   1389s] *info: (buf) NBUFFX2            -  saed90nm_max
[12/14 20:43:49   1389s] *info: (buf) NBUFFX4            -  saed90nm_max
[12/14 20:43:49   1389s] *info: (buf) NBUFFX8            -  saed90nm_max
[12/14 20:43:49   1389s] *info: (buf) NBUFFX16           -  saed90nm_max
[12/14 20:43:49   1389s] *info: (buf) NBUFFX2            -  saed90nm_max
[12/14 20:43:49   1389s] *info: (buf) NBUFFX4            -  saed90nm_max
[12/14 20:43:49   1389s] *info: (buf) NBUFFX8            -  saed90nm_max
[12/14 20:43:49   1389s] *info: (buf) NBUFFX16           -  saed90nm_max
[12/14 20:43:49   1389s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:43:49   1389s] Summary for sequential cells identification: 
[12/14 20:43:49   1389s]   Identified SBFF number: 42
[12/14 20:43:49   1389s]   Identified MBFF number: 0
[12/14 20:43:49   1389s]   Identified SB Latch number: 0
[12/14 20:43:49   1389s]   Identified MB Latch number: 0
[12/14 20:43:49   1389s]   Not identified SBFF number: 0
[12/14 20:43:49   1389s]   Not identified MBFF number: 0
[12/14 20:43:49   1389s]   Not identified SB Latch number: 0
[12/14 20:43:49   1389s]   Not identified MB Latch number: 0
[12/14 20:43:49   1389s]   Number of sequential cells which are not FFs: 14
[12/14 20:43:49   1389s] Creating Cell Server, finished. 
[12/14 20:43:49   1389s] 
[12/14 20:43:49   1389s] Deleting Cell Server ...
[12/14 20:43:49   1389s] Unfixed 0 ViaPillar Nets
[12/14 20:43:49   1389s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2169.1M
[12/14 20:43:49   1389s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2169.1M
[12/14 20:43:49   1389s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.014, MEM:2169.1M
[12/14 20:43:49   1389s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.014, MEM:2169.1M
[12/14 20:43:49   1389s] GigaOpt Hold Optimizer is used
[12/14 20:43:49   1389s] End AAE Lib Interpolated Model. (MEM=2169.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:43:49   1389s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:23:10 mem=2169.1M ***
[12/14 20:43:49   1389s] End AAE Lib Interpolated Model. (MEM=2169.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:43:49   1389s] **INFO: Starting Blocking QThread with 4 CPU
[12/14 20:43:49   1389s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/14 20:43:49   1389s] Multi-CPU acceleration using 4 CPU(s).
[12/14 20:43:49   1389s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[12/14 20:43:49   1389s] Multithreaded Timing Analysis is initialized with 4 threads
[12/14 20:43:49   1389s] 
[12/14 20:43:49   1389s] #################################################################################
[12/14 20:43:49   1389s] # Design Stage: PostRoute
[12/14 20:43:49   1389s] # Design Name: FLT
[12/14 20:43:49   1389s] # Design Mode: 90nm
[12/14 20:43:49   1389s] # Analysis Mode: MMMC OCV 
[12/14 20:43:49   1389s] # Parasitics Mode: SPEF/RCDB
[12/14 20:43:49   1389s] # Signoff Settings: SI Off 
[12/14 20:43:49   1389s] #################################################################################
[12/14 20:43:49   1389s] Topological Sorting (REAL = 0:00:00.0, MEM = 17.4M, InitMEM = 14.6M)
[12/14 20:43:49   1389s] Calculate late delays in OCV mode...
[12/14 20:43:49   1389s] Calculate early delays in OCV mode...
[12/14 20:43:49   1389s] Calculate late delays in OCV mode...
[12/14 20:43:49   1389s] Calculate early delays in OCV mode...
[12/14 20:43:49   1389s] Calculate late delays in OCV mode...
[12/14 20:43:49   1389s] Calculate early delays in OCV mode...
[12/14 20:43:49   1389s] Start delay calculation (fullDC) (4 T). (MEM=0)
[12/14 20:43:49   1389s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/14 20:43:49   1389s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:43:49   1389s] Total number of fetched objects 21249
[12/14 20:43:49   1389s] Total number of fetched objects 21249
[12/14 20:43:49   1389s] Total number of fetched objects 21249
[12/14 20:43:49   1389s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:43:49   1389s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:43:49   1389s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:43:49   1389s] End delay calculation. (MEM=38.0039 CPU=0:00:07.1 REAL=0:00:02.0)
[12/14 20:43:49   1389s] End delay calculation (fullDC). (MEM=38.0039 CPU=0:00:08.3 REAL=0:00:03.0)
[12/14 20:43:49   1389s] *** CDM Built up (cpu=0:00:08.4  real=0:00:03.0  mem= 38.0M) ***
[12/14 20:43:49   1389s] *** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:03.0 totSessionCpu=0:00:45.7 mem=6.0M)
[12/14 20:43:49   1389s] 
[12/14 20:43:49   1389s] Views Dominance Info:
[12/14 20:43:49   1389s]  hold_wc
[12/14 20:43:49   1389s]   Dominating WNS: -0.0633ns
[12/14 20:43:49   1389s]   Dominating TNS: 1.6012ns
[12/14 20:43:49   1389s]   Dominating nodes: 66
[12/14 20:43:49   1389s]   Dominating failing nodes: 64
[12/14 20:43:49   1389s]  hold_bc
[12/14 20:43:49   1389s]   Dominating WNS: -0.0191ns
[12/14 20:43:49   1389s]   Dominating TNS: 0.0500ns
[12/14 20:43:49   1389s]   Dominating nodes: 881
[12/14 20:43:49   1389s]   Dominating failing nodes: 3
[12/14 20:43:49   1389s]  hold_tc
[12/14 20:43:49   1389s]   Dominating WNS: 0.0000ns
[12/14 20:43:49   1389s]   Dominating TNS: 0.0000ns
[12/14 20:43:49   1389s]   Dominating nodes: 0
[12/14 20:43:49   1389s]   Dominating failing nodes: 0
[12/14 20:43:49   1389s] 
[12/14 20:43:49   1389s] Active hold views:
[12/14 20:43:49   1389s]  hold_bc
[12/14 20:43:49   1389s]   Dominating endpoints: 881
[12/14 20:43:49   1389s]   Dominating TNS: -0.050
[12/14 20:43:49   1389s] 
[12/14 20:43:49   1389s]  hold_wc
[12/14 20:43:49   1389s]   Dominating endpoints: 66
[12/14 20:43:49   1389s]   Dominating TNS: -1.601
[12/14 20:43:49   1389s] 
[12/14 20:43:49   1389s] Done building cte hold timing graph (fixHold) cpu=0:00:10.8 real=0:00:03.0 totSessionCpu=0:00:45.9 mem=6.0M ***
[12/14 20:43:49   1389s] Done building hold timer [7191 node(s), 8477 edge(s), 2 view(s)] (fixHold) cpu=0:00:12.6 real=0:00:04.0 totSessionCpu=0:00:47.6 mem=112.8M ***
[12/14 20:43:49   1389s] *** QThread HoldInit [finish] : cpu/real = 0:00:12.6/0:00:04.0 (3.2), mem = 112.8M
[12/14 20:43:53   1400s]  
_______________________________________________________________________
[12/14 20:43:53   1400s] Done building cte setup timing graph (fixHold) cpu=0:00:11.1 real=0:00:04.0 totSessionCpu=0:23:21 mem=2169.1M ***
[12/14 20:43:54   1400s] *info: category slack lower bound [L 0.0] default
[12/14 20:43:54   1400s] *info: category slack lower bound [H 0.0] reg2reg 
[12/14 20:43:54   1400s] --------------------------------------------------- 
[12/14 20:43:54   1400s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/14 20:43:54   1400s] --------------------------------------------------- 
[12/14 20:43:54   1400s]          WNS    reg2regWNS
[12/14 20:43:54   1400s]    70.811 ns     71.513 ns
[12/14 20:43:54   1400s] --------------------------------------------------- 
[12/14 20:43:54   1400s] Restoring autoHoldViews:  hold_bc hold_wc
[12/14 20:43:54   1400s] Restoring autoViewHoldTargetSlack: 0
[12/14 20:43:54   1400s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2234.6M
[12/14 20:43:54   1400s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2234.6M
[12/14 20:43:54   1400s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.016, MEM:2234.6M
[12/14 20:43:54   1400s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.016, MEM:2234.6M
[12/14 20:43:54   1401s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_wc
Hold  views included:
 hold_bc hold_tc hold_wc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 70.811  | 71.513  | 70.811  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.063  |  0.085  | -0.063  |
|           TNS (ns):| -1.651  |  0.000  | -1.651  |
|    Violating Paths:|   67    |    0    |   67    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.810%
------------------------------------------------------------
Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:43:54   1401s] Summary for sequential cells identification: 
[12/14 20:43:54   1401s]   Identified SBFF number: 42
[12/14 20:43:54   1401s]   Identified MBFF number: 0
[12/14 20:43:54   1401s]   Identified SB Latch number: 0
[12/14 20:43:54   1401s]   Identified MB Latch number: 0
[12/14 20:43:54   1401s]   Not identified SBFF number: 0
[12/14 20:43:54   1401s]   Not identified MBFF number: 0
[12/14 20:43:54   1401s]   Not identified SB Latch number: 0
[12/14 20:43:54   1401s]   Not identified MB Latch number: 0
[12/14 20:43:54   1401s]   Number of sequential cells which are not FFs: 14
[12/14 20:43:54   1401s] Creating Cell Server, finished. 
[12/14 20:43:54   1401s] 
[12/14 20:43:54   1401s] Deleting Cell Server ...
[12/14 20:43:54   1401s] 
[12/14 20:43:54   1401s] Creating Lib Analyzer ...
[12/14 20:43:54   1401s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:43:54   1401s] Summary for sequential cells identification: 
[12/14 20:43:54   1401s]   Identified SBFF number: 42
[12/14 20:43:54   1401s]   Identified MBFF number: 0
[12/14 20:43:54   1401s]   Identified SB Latch number: 0
[12/14 20:43:54   1401s]   Identified MB Latch number: 0
[12/14 20:43:54   1401s]   Not identified SBFF number: 0
[12/14 20:43:54   1401s]   Not identified MBFF number: 0
[12/14 20:43:54   1401s]   Not identified SB Latch number: 0
[12/14 20:43:54   1401s]   Not identified MB Latch number: 0
[12/14 20:43:54   1401s]   Number of sequential cells which are not FFs: 14
[12/14 20:43:54   1401s] Creating Cell Server, finished. 
[12/14 20:43:54   1401s] 
[12/14 20:43:54   1401s]  Visiting view : func_wc
[12/14 20:43:54   1401s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:43:54   1401s]  Visiting view : hold_bc
[12/14 20:43:54   1401s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:43:54   1401s]  Visiting view : hold_tc
[12/14 20:43:54   1401s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:43:54   1401s]  Visiting view : hold_wc
[12/14 20:43:54   1401s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:43:54   1401s]  Setting StdDelay to 51.80
[12/14 20:43:54   1401s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/14 20:43:54   1401s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/14 20:43:54   1401s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/14 20:43:54   1401s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/14 20:43:54   1401s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/14 20:43:54   1401s] 
[12/14 20:43:54   1401s] Creating Lib Analyzer, finished. 
[12/14 20:43:54   1401s] 
[12/14 20:43:54   1401s] *Info: minBufDelay = 160.5 ps, libStdDelay = 51.8 ps, minBufSize = 5529600 (6.0)
[12/14 20:43:54   1401s] *Info: worst delay setup view: func_wc
[12/14 20:43:54   1401s] Footprint list for hold buffering (delay unit: ps)
[12/14 20:43:54   1401s] =================================================================
[12/14 20:43:54   1401s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[12/14 20:43:54   1401s] ------------------------------------------------------------------
[12/14 20:43:54   1401s] *Info:      150.0       1.07    6.0  21.70 NBUFFX2 (INP,Z)
[12/14 20:43:54   1401s] *Info:      222.6       1.03   11.0  11.75 NBUFFX4 (INP,Z)
[12/14 20:43:54   1401s] *Info:      207.2       1.03   16.0   6.49 NBUFFX8 (INP,Z)
[12/14 20:43:54   1401s] *Info:      825.4       1.01   16.0  24.39 DELLN1X2 (INP,Z)
[12/14 20:43:54   1401s] *Info:     1895.3       1.01   17.0  28.83 DELLN2X2 (INP,Z)
[12/14 20:43:54   1401s] *Info:     2769.5       1.00   24.0  26.74 DELLN3X2 (INP,Z)
[12/14 20:43:54   1401s] *Info:      208.0       1.02   29.0   3.75 NBUFFX16 (INP,Z)
[12/14 20:43:54   1401s] *Info:      398.5       1.00   60.0   2.24 NBUFFX32 (INP,Z)
[12/14 20:43:54   1401s] =================================================================
[12/14 20:43:55   1401s] **optDesign ... cpu = 0:00:43, real = 0:00:23, mem = 1546.5M, totSessionCpu=0:23:22 **
[12/14 20:43:55   1401s] ### Creating LA Mngr. totSessionCpu=0:23:22 mem=2171.1M
[12/14 20:43:55   1401s] ### Creating LA Mngr, finished. totSessionCpu=0:23:22 mem=2171.1M
[12/14 20:43:55   1401s] gigaOpt Hold fixing search radius: 115.200000 Microns (40 stdCellHgt)
[12/14 20:43:55   1401s] gigaOpt Hold fixing search radius on new term: 14.400000 Microns (5 stdCellHgt)
[12/14 20:43:55   1401s] *info: Run optDesign holdfix with 4 threads.
[12/14 20:43:55   1401s] Info: 8 clock nets excluded from IPO operation.
[12/14 20:43:55   1402s] --------------------------------------------------- 
[12/14 20:43:55   1402s]    Hold Timing Summary  - Initial 
[12/14 20:43:55   1402s] --------------------------------------------------- 
[12/14 20:43:55   1402s]  Target slack:       0.0000 ns
[12/14 20:43:55   1402s]  View: hold_bc 
[12/14 20:43:55   1402s]    WNS:      -0.0191
[12/14 20:43:55   1402s]    TNS:      -0.0502
[12/14 20:43:55   1402s]    VP :            4
[12/14 20:43:55   1402s]    Worst hold path end point: FF_FLT_IN/Q_DO_regx22x/D 
[12/14 20:43:55   1402s]  View: hold_wc 
[12/14 20:43:55   1402s]    WNS:      -0.0633
[12/14 20:43:55   1402s]    TNS:      -1.6012
[12/14 20:43:55   1402s]    VP :           64
[12/14 20:43:55   1402s]    Worst hold path end point: parameter_memory_regx2xx21x/D 
[12/14 20:43:55   1402s] --------------------------------------------------- 
[12/14 20:43:55   1402s]    Setup Timing Summary  - Initial 
[12/14 20:43:55   1402s] --------------------------------------------------- 
[12/14 20:43:55   1402s]  Target slack: 0.000 ns
[12/14 20:43:55   1402s]  View: func_wc 
[12/14 20:43:55   1402s]    WNS:      70.8114
[12/14 20:43:55   1402s]    TNS:       0.0000
[12/14 20:43:55   1402s]    VP :            0
[12/14 20:43:55   1402s]    Worst setup path end point:sta_FLT_Out_DO[22] 
[12/14 20:43:55   1402s] --------------------------------------------------- 
[12/14 20:43:55   1402s] Info: Do not create the CCOpt slew target map as it already exists.
[12/14 20:43:55   1402s] PhyDesignGrid: maxLocalDensity 0.98
[12/14 20:43:55   1402s] ### Creating PhyDesignMc. totSessionCpu=0:23:22 mem=2535.5M
[12/14 20:43:55   1402s] OPERPROF: Starting DPlace-Init at level 1, MEM:2535.5M
[12/14 20:43:55   1402s] #spOpts: mergeVia=F 
[12/14 20:43:55   1402s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2535.5M
[12/14 20:43:55   1402s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2535.5M
[12/14 20:43:55   1402s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.015, MEM:2535.5M
[12/14 20:43:55   1402s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.015, MEM:2535.5M
[12/14 20:43:55   1402s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2535.5MB).
[12/14 20:43:55   1402s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:2535.5M
[12/14 20:43:55   1402s] ### Creating PhyDesignMc, finished. totSessionCpu=0:23:22 mem=2567.5M
[12/14 20:43:55   1402s] 
[12/14 20:43:55   1402s] *** Starting Core Fixing (fixHold) cpu=0:00:12.6 real=0:00:06.0 totSessionCpu=0:23:22 mem=2567.5M density=52.810% ***
[12/14 20:43:55   1402s] Optimizer Target Slack 0.000 StdDelay is 0.052  
[12/14 20:43:55   1402s] 
[12/14 20:43:55   1402s] Phase I ......
[12/14 20:43:55   1402s] *info: Hold Batch Commit is enabled
[12/14 20:43:55   1402s] *info: Levelized Batch Commit is enabled
[12/14 20:43:55   1402s] Executing transform: ECO Safe Resize
[12/14 20:43:55   1402s] +-----------------------------------------------------------------------------------------------+
[12/14 20:43:55   1402s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[12/14 20:43:55   1402s] +-----------------------------------------------------------------------------------------------+
[12/14 20:43:55   1402s] Worst hold path end point:
[12/14 20:43:55   1402s]   parameter_memory_regx2xx21x/D
[12/14 20:43:55   1402s]     net: n929 (nrTerm=2)
[12/14 20:43:55   1402s] |   0|  -0.063|    -1.65|      67|          0|       0(     0)|    52.81%|   0:00:06.0|  2567.5M|
[12/14 20:43:55   1402s] Worst hold path end point:
[12/14 20:43:55   1402s]   parameter_memory_regx2xx21x/D
[12/14 20:43:55   1402s]     net: n929 (nrTerm=2)
[12/14 20:43:55   1402s] |   1|  -0.063|    -1.65|      67|          0|       0(     0)|    52.81%|   0:00:06.0|  2567.5M|
[12/14 20:43:55   1402s] +-----------------------------------------------------------------------------------------------+
[12/14 20:43:55   1402s] Executing transform: AddBuffer + LegalResize
[12/14 20:43:55   1402s] +-----------------------------------------------------------------------------------------------+
[12/14 20:43:55   1402s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[12/14 20:43:55   1402s] +-----------------------------------------------------------------------------------------------+
[12/14 20:43:55   1402s] Worst hold path end point:
[12/14 20:43:55   1402s]   parameter_memory_regx2xx21x/D
[12/14 20:43:55   1402s]     net: n929 (nrTerm=2)
[12/14 20:43:55   1402s] |   0|  -0.063|    -1.65|      67|          0|       0(     0)|    52.81%|   0:00:06.0|  2567.5M|
[12/14 20:43:55   1402s] Worst hold path end point:
[12/14 20:43:55   1402s]   FF_FLT_IN/Q_DO_regx22x/D
[12/14 20:43:55   1402s]     net: FE_PHN468_sta_FLT_In_DI_22 (nrTerm=2)
[12/14 20:43:55   1402s] |   1|   0.005|     0.00|       0|         16|       0(     0)|    52.83%|   0:00:06.0|  2588.9M|
[12/14 20:43:55   1402s] +-----------------------------------------------------------------------------------------------+
[12/14 20:43:55   1402s] 
[12/14 20:43:55   1402s] *info:    Total 16 cells added for Phase I
[12/14 20:43:55   1402s] --------------------------------------------------- 
[12/14 20:43:55   1402s]    Hold Timing Summary  - Phase I 
[12/14 20:43:55   1402s] --------------------------------------------------- 
[12/14 20:43:55   1402s]  Target slack:       0.0000 ns
[12/14 20:43:55   1402s]  View: hold_bc 
[12/14 20:43:55   1402s]    WNS:       0.0050
[12/14 20:43:55   1402s]    TNS:       0.0000
[12/14 20:43:55   1402s]    VP :            0
[12/14 20:43:55   1402s]    Worst hold path end point: FF_FLT_IN/Q_DO_regx22x/D 
[12/14 20:43:55   1402s]  View: hold_wc 
[12/14 20:43:55   1402s]    WNS:       0.0117
[12/14 20:43:55   1402s]    TNS:       0.0000
[12/14 20:43:55   1402s]    VP :            0
[12/14 20:43:55   1402s]    Worst hold path end point: parameter_memory_regx3xx2x/D 
[12/14 20:43:55   1402s] --------------------------------------------------- 
[12/14 20:43:55   1402s]    Setup Timing Summary  - Phase I 
[12/14 20:43:55   1402s] --------------------------------------------------- 
[12/14 20:43:55   1402s]  Target slack: 0.000 ns
[12/14 20:43:55   1402s]  View: func_wc 
[12/14 20:43:55   1402s]    WNS:      70.8114
[12/14 20:43:55   1402s]    TNS:       0.0000
[12/14 20:43:55   1402s]    VP :            0
[12/14 20:43:55   1402s]    Worst setup path end point:sta_FLT_Out_DO[22] 
[12/14 20:43:55   1402s] --------------------------------------------------- 
[12/14 20:43:55   1402s] 
[12/14 20:43:55   1402s] *** Finished Core Fixing (fixHold) cpu=0:00:13.4 real=0:00:06.0 totSessionCpu=0:23:23 mem=2588.9M density=52.830% ***
[12/14 20:43:55   1402s] 
[12/14 20:43:55   1402s] *info:
[12/14 20:43:55   1402s] *info: Added a total of 16 cells to fix/reduce hold violation
[12/14 20:43:55   1402s] *info:          in which 6 termBuffering
[12/14 20:43:55   1402s] *info:
[12/14 20:43:55   1402s] *info: Summary: 
[12/14 20:43:55   1402s] *info:           16 cells of type 'NBUFFX2' (6.0, 	21.695) used
[12/14 20:43:55   1402s] 
[12/14 20:43:55   1402s] *** Finish Post Route Hold Fixing (cpu=0:00:13.4 real=0:00:06.0 totSessionCpu=0:23:23 mem=2588.9M density=52.830%) ***
[12/14 20:43:55   1402s] **INFO: total 447 insts, 0 nets marked don't touch
[12/14 20:43:55   1402s] **INFO: total 447 insts, 0 nets marked don't touch DB property
[12/14 20:43:55   1402s] **INFO: total 447 insts, 0 nets unmarked don't touch

[12/14 20:43:55   1403s] OPERPROF: Starting DPlace-Init at level 1, MEM:2478.7M
[12/14 20:43:55   1403s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2478.7M
[12/14 20:43:55   1403s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2478.7M
[12/14 20:43:55   1403s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.018, MEM:2478.7M
[12/14 20:43:55   1403s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.019, MEM:2478.7M
[12/14 20:43:55   1403s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2478.7MB).
[12/14 20:43:55   1403s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:2478.7M
[12/14 20:43:55   1403s] OPERPROF: Starting RefinePlace at level 1, MEM:2478.7M
[12/14 20:43:55   1403s] *** Starting refinePlace (0:23:23 mem=2478.7M) ***
[12/14 20:43:55   1403s] Total net bbox length = 5.544e+05 (2.720e+05 2.825e+05) (ext = 4.967e+03)
[12/14 20:43:55   1403s] Starting refinePlace ...
[12/14 20:43:56   1403s] powerDomain PD_CORE: bins with density >  0.75 = 8.33 % ( 48 / 576 )
[12/14 20:43:56   1403s] Density distribution unevenness ratio = 15.916%
[12/14 20:43:56   1403s]   Spread Effort: high, post-route mode, useDDP on.
[12/14 20:43:56   1403s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=2478.7MB) @(0:23:23 - 0:23:23).
[12/14 20:43:56   1403s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:43:56   1403s] wireLenOptFixPriorityInst 462 inst fixed
[12/14 20:43:56   1403s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:43:56   1403s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2478.7MB) @(0:23:23 - 0:23:23).
[12/14 20:43:56   1403s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/14 20:43:56   1403s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2478.7MB
[12/14 20:43:56   1403s] Statistics of distance of Instance movement in refine placement:
[12/14 20:43:56   1403s]   maximum (X+Y) =         0.00 um
[12/14 20:43:56   1403s]   mean    (X+Y) =         0.00 um
[12/14 20:43:56   1403s] Summary Report:
[12/14 20:43:56   1403s] Instances move: 0 (out of 18641 movable)
[12/14 20:43:56   1403s] Instances flipped: 0
[12/14 20:43:56   1403s] Mean displacement: 0.00 um
[12/14 20:43:56   1403s] Max displacement: 0.00 um 
[12/14 20:43:56   1403s] Total instances moved : 0
[12/14 20:43:56   1403s] Total net bbox length = 5.544e+05 (2.720e+05 2.825e+05) (ext = 4.967e+03)
[12/14 20:43:56   1403s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2478.7MB
[12/14 20:43:56   1403s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=2478.7MB) @(0:23:23 - 0:23:24).
[12/14 20:43:56   1403s] *** Finished refinePlace (0:23:24 mem=2478.7M) ***
[12/14 20:43:56   1403s] OPERPROF: Finished RefinePlace at level 1, CPU:0.350, REAL:0.350, MEM:2478.7M
[12/14 20:43:56   1403s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2478.7M
[12/14 20:43:56   1403s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2478.7M
[12/14 20:43:56   1403s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.018, MEM:2478.7M
[12/14 20:43:56   1403s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.018, MEM:2478.7M
[12/14 20:43:56   1403s] powerDomain PD_CORE: bins with density >  0.75 = 8.33 % ( 48 / 576 )
[12/14 20:43:56   1403s] Density distribution unevenness ratio = 15.475%
[12/14 20:43:56   1403s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2180.2M
[12/14 20:43:56   1403s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2180.2M
[12/14 20:43:56   1403s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.014, MEM:2180.2M
[12/14 20:43:56   1403s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.014, MEM:2180.2M
[12/14 20:43:56   1403s] Deleting Cell Server ...
[12/14 20:43:56   1403s] Deleting Lib Analyzer.
[12/14 20:43:56   1403s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:43:56   1403s] Summary for sequential cells identification: 
[12/14 20:43:56   1403s]   Identified SBFF number: 42
[12/14 20:43:56   1403s]   Identified MBFF number: 0
[12/14 20:43:56   1403s]   Identified SB Latch number: 0
[12/14 20:43:56   1403s]   Identified MB Latch number: 0
[12/14 20:43:56   1403s]   Not identified SBFF number: 0
[12/14 20:43:56   1403s]   Not identified MBFF number: 0
[12/14 20:43:56   1403s]   Not identified SB Latch number: 0
[12/14 20:43:56   1403s]   Not identified MB Latch number: 0
[12/14 20:43:56   1403s]   Number of sequential cells which are not FFs: 14
[12/14 20:43:56   1403s] Creating Cell Server, finished. 
[12/14 20:43:56   1403s] 
[12/14 20:43:56   1403s]  Visiting view : func_wc
[12/14 20:43:56   1403s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:43:56   1403s]  Visiting view : hold_bc
[12/14 20:43:56   1403s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:43:56   1403s]  Visiting view : hold_tc
[12/14 20:43:56   1403s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:43:56   1403s]  Visiting view : hold_wc
[12/14 20:43:56   1403s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:43:56   1403s]  Setting StdDelay to 51.80
[12/14 20:43:56   1403s] Deleting Cell Server ...
[12/14 20:43:56   1403s] Running postRoute recovery in preEcoRoute mode
[12/14 20:43:56   1403s] **optDesign ... cpu = 0:00:45, real = 0:00:24, mem = 1545.1M, totSessionCpu=0:23:24 **
[12/14 20:43:56   1404s]   DRV Snapshot: (TGT)
[12/14 20:43:56   1404s]          Tran DRV: 0
[12/14 20:43:56   1404s]           Cap DRV: 0
[12/14 20:43:56   1404s]        Fanout DRV: 0
[12/14 20:43:56   1404s]            Glitch: 0
[12/14 20:43:56   1404s] 
[12/14 20:43:56   1404s] Creating Lib Analyzer ...
[12/14 20:43:56   1404s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:43:56   1404s] Summary for sequential cells identification: 
[12/14 20:43:56   1404s]   Identified SBFF number: 42
[12/14 20:43:56   1404s]   Identified MBFF number: 0
[12/14 20:43:56   1404s]   Identified SB Latch number: 0
[12/14 20:43:56   1404s]   Identified MB Latch number: 0
[12/14 20:43:56   1404s]   Not identified SBFF number: 0
[12/14 20:43:56   1404s]   Not identified MBFF number: 0
[12/14 20:43:56   1404s]   Not identified SB Latch number: 0
[12/14 20:43:56   1404s]   Not identified MB Latch number: 0
[12/14 20:43:56   1404s]   Number of sequential cells which are not FFs: 14
[12/14 20:43:56   1404s] Creating Cell Server, finished. 
[12/14 20:43:56   1404s] 
[12/14 20:43:56   1404s]  Visiting view : func_wc
[12/14 20:43:56   1404s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:43:56   1404s]  Visiting view : hold_bc
[12/14 20:43:56   1404s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:43:56   1404s]  Visiting view : hold_tc
[12/14 20:43:56   1404s]    : PowerDomain = none : Weighted F : unweighted  = 15.80 (1.000)
[12/14 20:43:56   1404s]  Visiting view : hold_wc
[12/14 20:43:56   1404s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:43:56   1404s]  Setting StdDelay to 51.80
[12/14 20:43:56   1404s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/14 20:43:56   1404s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/14 20:43:56   1404s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/14 20:43:56   1404s] Total number of usable inverters from Lib Analyzer: 10 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX16 INVX32 IBUFFX32)
[12/14 20:43:56   1404s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/14 20:43:56   1404s] 
[12/14 20:43:57   1404s] Creating Lib Analyzer, finished. 
[12/14 20:43:57   1404s] Checking DRV degradation...
[12/14 20:43:57   1404s] 
[12/14 20:43:57   1404s] Recovery Manager:
[12/14 20:43:57   1404s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/14 20:43:57   1404s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/14 20:43:57   1404s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/14 20:43:57   1404s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/14 20:43:57   1404s] 
[12/14 20:43:57   1404s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/14 20:43:57   1404s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2180.18M, totSessionCpu=0:23:25).
[12/14 20:43:57   1404s] **optDesign ... cpu = 0:00:45, real = 0:00:25, mem = 1548.2M, totSessionCpu=0:23:25 **
[12/14 20:43:57   1404s] 
[12/14 20:43:57   1405s]   Timing/DRV Snapshot: (REF)
[12/14 20:43:57   1405s]      Weighted WNS: 0.000
[12/14 20:43:57   1405s]       All  PG WNS: 0.000
[12/14 20:43:57   1405s]       High PG WNS: 0.000
[12/14 20:43:57   1405s]       All  PG TNS: 0.000
[12/14 20:43:57   1405s]       High PG TNS: 0.000
[12/14 20:43:57   1405s]          Tran DRV: 0
[12/14 20:43:57   1405s]           Cap DRV: 0
[12/14 20:43:57   1405s]        Fanout DRV: 0
[12/14 20:43:57   1405s]            Glitch: 0
[12/14 20:43:57   1405s]    Category Slack: { [L, 70.811] [H, 71.513] }
[12/14 20:43:57   1405s] 
[12/14 20:43:57   1405s] ### Creating LA Mngr. totSessionCpu=0:23:25 mem=2180.2M
[12/14 20:43:57   1405s] ### Creating LA Mngr, finished. totSessionCpu=0:23:25 mem=2180.2M
[12/14 20:43:58   1405s] Default Rule : ""
[12/14 20:43:58   1405s] Non Default Rules :
[12/14 20:43:58   1405s] Worst Slack : 71.513 ns
[12/14 20:43:58   1405s] Total 0 nets layer assigned (0.2).
[12/14 20:43:58   1405s] 
[12/14 20:43:58   1405s] Start Assign Priority Nets ...
[12/14 20:43:58   1405s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/14 20:43:58   1405s] Existing Priority Nets 0 (0.0%)
[12/14 20:43:58   1405s] Assigned Priority Nets 0 (0.0%)
[12/14 20:43:58   1405s] ### Creating LA Mngr. totSessionCpu=0:23:25 mem=2237.4M
[12/14 20:43:58   1405s] ### Creating LA Mngr, finished. totSessionCpu=0:23:25 mem=2237.4M
[12/14 20:43:58   1405s] ### Creating LA Mngr. totSessionCpu=0:23:25 mem=2237.4M
[12/14 20:43:58   1405s] ### Creating LA Mngr, finished. totSessionCpu=0:23:25 mem=2237.4M
[12/14 20:43:58   1405s] Default Rule : ""
[12/14 20:43:58   1405s] Non Default Rules :
[12/14 20:43:58   1405s] Worst Slack : 70.811 ns
[12/14 20:43:58   1405s] Total 0 nets layer assigned (0.3).
[12/14 20:43:58   1405s] 
[12/14 20:43:58   1405s] Start Assign Priority Nets ...
[12/14 20:43:58   1405s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/14 20:43:58   1405s] Existing Priority Nets 0 (0.0%)
[12/14 20:43:58   1405s] Assigned Priority Nets 0 (0.0%)
[12/14 20:43:58   1405s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2299.9M
[12/14 20:43:58   1405s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2299.9M
[12/14 20:43:58   1405s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.015, MEM:2299.9M
[12/14 20:43:58   1405s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.016, MEM:2299.9M
[12/14 20:43:58   1406s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 70.811  | 71.513  | 70.811  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.830%
------------------------------------------------------------
**optDesign ... cpu = 0:00:47, real = 0:00:26, mem = 1471.7M, totSessionCpu=0:23:26 **
[12/14 20:43:59   1406s] Deleting Lib Analyzer.
[12/14 20:43:59   1406s] -routeWithEco false                       # bool, default=false
[12/14 20:43:59   1406s] -routeWithEco true                        # bool, default=false, user setting
[12/14 20:43:59   1406s] -routeSelectedNetOnly false               # bool, default=false
[12/14 20:43:59   1406s] -routeWithTimingDriven true               # bool, default=false, user setting
[12/14 20:43:59   1406s] -routeWithTimingDriven false              # bool, default=false, user setting
[12/14 20:43:59   1406s] -routeWithSiDriven true                   # bool, default=false, user setting
[12/14 20:43:59   1406s] -routeWithSiDriven false                  # bool, default=false, user setting
[12/14 20:43:59   1406s] 
[12/14 20:43:59   1406s] globalDetailRoute
[12/14 20:43:59   1406s] 
[12/14 20:43:59   1406s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[12/14 20:43:59   1406s] #setNanoRouteMode -routeBottomRoutingLayer 2
[12/14 20:43:59   1406s] #setNanoRouteMode -routeInsertAntennaDiode true
[12/14 20:43:59   1406s] #setNanoRouteMode -routeTopRoutingLayer 9
[12/14 20:43:59   1406s] #setNanoRouteMode -routeWithEco true
[12/14 20:43:59   1406s] #setNanoRouteMode -routeWithSiDriven false
[12/14 20:43:59   1406s] #setNanoRouteMode -routeWithTimingDriven false
[12/14 20:43:59   1406s] #setNanoRouteMode -routeWithViaInPin "true"
[12/14 20:43:59   1406s] #Start globalDetailRoute on Sat Dec 14 20:43:59 2019
[12/14 20:43:59   1406s] #
[12/14 20:43:59   1406s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 42104 times net's RC data read were performed.
[12/14 20:43:59   1406s] ### Net info: total nets: 21298
[12/14 20:43:59   1406s] ### Net info: dirty nets: 32
[12/14 20:43:59   1406s] ### Net info: marked as disconnected nets: 0
[12/14 20:43:59   1407s] ### Net info: fully routed nets: 20894
[12/14 20:43:59   1407s] ### Net info: trivial (single pin) nets: 0
[12/14 20:43:59   1407s] ### Net info: unrouted nets: 354
[12/14 20:43:59   1407s] ### Net info: re-extraction nets: 50
[12/14 20:43:59   1407s] ### Net info: ignored nets: 0
[12/14 20:43:59   1407s] ### Net info: skip routing nets: 0
[12/14 20:43:59   1407s] ### import route signature (59) =  716429390
[12/14 20:43:59   1407s] ### import violation signature (56) = 1905142130
[12/14 20:43:59   1407s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 0.9000 for LAYER M9. This will cause routability problems for NanoRoute.
[12/14 20:43:59   1407s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[12/14 20:43:59   1407s] #RTESIG:78da8dd0c10a82401006e0ce3dc5b07a3048dbd971d7f568e0d542acab186c114882bbbe
[12/14 20:43:59   1407s] #       7f49576d9bebff3133fc41782d6b60982548b1e5b96e11aa1a3547cc62545c1c306b3fd1
[12/14 20:43:59   1407s] #       e5c8b641783a374a13dcbbde1a886ec3d0ef61b266046b9c7bbe1ebbafc9b5048989e6f3
[12/14 20:43:59   1407s] #       4074ef87ce2d42e4a9f26e43240eaca89ab2aa0a069175e3275ca31a0444cf97330f332e
[12/14 20:43:59   1407s] #       1b1229b871fa7992a4f29a14fd462241eef9470af2ef21e1ef4992fc076960f3b9d52637
[12/14 20:43:59   1407s] #       6f9ad79e82
[12/14 20:43:59   1407s] #
[12/14 20:43:59   1407s] #Loading the last recorded routing design signature
[12/14 20:43:59   1407s] #Created 16 NETS and 0 SPECIALNETS new signatures
[12/14 20:44:00   1407s] #Summary of the placement changes since last routing:
[12/14 20:44:00   1407s] #  Number of instances added (including moved) = 18
[12/14 20:44:00   1407s] #  Number of instances deleted (including moved) = 2
[12/14 20:44:00   1407s] #  Number of instances resized = 9
[12/14 20:44:00   1407s] #  Total number of placement changes (moved instances are counted twice) = 29
[12/14 20:44:00   1407s] #RTESIG:78da8dd0c10a82401006e0ce3dc5b07a3048dbd971d7f568e0d542acab186c114882bbbe
[12/14 20:44:00   1407s] #       7f49576d9bebff3133fc41782d6b60982548b1e5b96e11aa1a3547cc62545c1c306b3fd1
[12/14 20:44:00   1407s] #       e5c8b641783a374a13dcbbde1a886ec3d0ef61b266046b9c7bbe1ebbafc9b5048989e6f3
[12/14 20:44:00   1407s] #       4074ef87ce2d42e4a9f26e43240eaca89ab2aa0a069175e3275ca31a0444cf97330f332e
[12/14 20:44:00   1407s] #       1b1229b871fa7992a4f29a14fd462241eef9470af2ef21e1ef4992fc076960f3b9d52637
[12/14 20:44:00   1407s] #       6f9ad79e82
[12/14 20:44:00   1407s] #
[12/14 20:44:00   1407s] #Using multithreading with 4 threads.
[12/14 20:44:00   1408s] #Start routing data preparation on Sat Dec 14 20:44:00 2019
[12/14 20:44:00   1408s] #
[12/14 20:44:00   1408s] #Minimum voltage of a net in the design = 0.000.
[12/14 20:44:00   1408s] #Maximum voltage of a net in the design = 1.320.
[12/14 20:44:00   1408s] #Voltage range [0.000 - 0.000] has 1 net.
[12/14 20:44:00   1408s] #Voltage range [0.700 - 1.320] has 1 net.
[12/14 20:44:00   1408s] #Voltage range [0.000 - 1.320] has 21296 nets.
[12/14 20:44:00   1408s] # M1           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.290
[12/14 20:44:00   1408s] # M2           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:44:00   1408s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:44:00   1408s] # M3           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:44:00   1408s] # M4           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:44:00   1408s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:44:00   1408s] # M5           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:44:00   1408s] # M6           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:44:00   1408s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:44:00   1408s] # M7           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:44:00   1408s] # M8           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:44:00   1408s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:44:00   1408s] # M9           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.935
[12/14 20:44:00   1408s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:44:00   1408s] #Regenerating Ggrids automatically.
[12/14 20:44:00   1408s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.320.
[12/14 20:44:00   1408s] #Using automatically generated G-grids.
[12/14 20:44:00   1408s] #Done routing data preparation.
[12/14 20:44:00   1408s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1420.12 (MB), peak = 2209.54 (MB)
[12/14 20:44:00   1408s] #Merging special wires using 4 threads...
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN IN1 at ( 234.055 361.635 ) on M1 for NET n4912. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN QN at ( 31.565 355.810 ) on M1 for NET n4666. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN IN2 at ( 58.985 321.325 ) on M1 for NET n2270. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN IN1 at ( 250.665 344.365 ) on M1 for NET n3276. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN IN2 at ( 32.160 355.965 ) on M1 for NET n2228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN IN1 at ( 31.110 355.850 ) on M1 for NET n2217. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN INP at ( 36.080 127.845 ) on M1 for NET Addr_DI[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN IN2 at ( 303.925 323.115 ) on M1 for NET n4933. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN IN4 at ( 284.520 340.480 ) on M1 for NET n4926. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN QN at ( 59.955 300.675 ) on M1 for NET n2814. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN IN2 at ( 249.845 344.405 ) on M1 for NET n3275. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN IN1 at ( 282.025 340.430 ) on M1 for NET n3212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN IN3 at ( 285.300 340.430 ) on M1 for NET n4873. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN IN2 at ( 60.585 300.110 ) on M1 for NET n2712. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN IN4 at ( 307.240 323.200 ) on M1 for NET n4696. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN IN1 at ( 59.770 300.140 ) on M1 for NET n2280. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN INP at ( 68.400 156.645 ) on M1 for NET PAR_In_DI[25]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 16.655 90.375 ) on M1 for NET FE_PHN558_PAR_In_DI_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 16.655 116.345 ) on M1 for NET FE_PHN554_PAR_In_DI_28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 16.655 142.215 ) on M1 for NET FE_PHN565_PAR_In_DI_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/14 20:44:00   1409s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[12/14 20:44:00   1409s] #To increase the message display limit, refer to the product command reference manual.
[12/14 20:44:00   1409s] #
[12/14 20:44:00   1409s] #Connectivity extraction summary:
[12/14 20:44:00   1409s] #62 routed nets are extracted.
[12/14 20:44:00   1409s] #    50 (0.23%) extracted nets are partially routed.
[12/14 20:44:00   1409s] #20882 routed net(s) are imported.
[12/14 20:44:00   1409s] #6 (0.03%) nets are without wires.
[12/14 20:44:00   1409s] #348 nets are fixed|skipped|trivial (not extracted).
[12/14 20:44:00   1409s] #Total number of nets = 21298.
[12/14 20:44:00   1409s] #
[12/14 20:44:00   1409s] #
[12/14 20:44:00   1409s] #Finished routing data preparation on Sat Dec 14 20:44:00 2019
[12/14 20:44:00   1409s] #
[12/14 20:44:00   1409s] #Cpu time = 00:00:01
[12/14 20:44:00   1409s] #Elapsed time = 00:00:01
[12/14 20:44:00   1409s] #Increased memory = 4.82 (MB)
[12/14 20:44:00   1409s] #Total memory = 1420.19 (MB)
[12/14 20:44:00   1409s] #Peak memory = 2209.54 (MB)
[12/14 20:44:00   1409s] #
[12/14 20:44:00   1409s] #
[12/14 20:44:00   1409s] #Start global routing on Sat Dec 14 20:44:00 2019
[12/14 20:44:00   1409s] #
[12/14 20:44:00   1409s] #Number of eco nets is 50
[12/14 20:44:00   1409s] #
[12/14 20:44:00   1409s] #Start global routing data preparation on Sat Dec 14 20:44:00 2019
[12/14 20:44:00   1409s] #
[12/14 20:44:00   1409s] #Start routing resource analysis on Sat Dec 14 20:44:00 2019
[12/14 20:44:00   1409s] #
[12/14 20:44:01   1410s] #Routing resource analysis is done on Sat Dec 14 20:44:01 2019
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #  Resource Analysis:
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/14 20:44:01   1410s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/14 20:44:01   1410s] #  --------------------------------------------------------------
[12/14 20:44:01   1410s] #  M1             H        2123          64       21316    57.58%
[12/14 20:44:01   1410s] #  M2             V        1840          56       21316     0.00%
[12/14 20:44:01   1410s] #  M3             H        2123          64       21316     0.00%
[12/14 20:44:01   1410s] #  M4             V        1840          56       21316     0.00%
[12/14 20:44:01   1410s] #  M5             H        2123          64       21316     0.00%
[12/14 20:44:01   1410s] #  M6             V        1840          56       21316     0.00%
[12/14 20:44:01   1410s] #  M7             H        2123          64       21316     0.00%
[12/14 20:44:01   1410s] #  M8             V        1281         615       21316     0.00%
[12/14 20:44:01   1410s] #  M9             H         729           0       21316     0.00%
[12/14 20:44:01   1410s] #  --------------------------------------------------------------
[12/14 20:44:01   1410s] #  Total                  16022       5.89%      191844     6.40%
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #  8 nets (0.04%) with 1 preferred extra spacing.
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #Global routing data preparation is done on Sat Dec 14 20:44:01 2019
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1421.64 (MB), peak = 2209.54 (MB)
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1422.24 (MB), peak = 2209.54 (MB)
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #start global routing iteration 1...
[12/14 20:44:01   1410s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1443.61 (MB), peak = 2209.54 (MB)
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #start global routing iteration 2...
[12/14 20:44:01   1410s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1443.61 (MB), peak = 2209.54 (MB)
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #Total number of trivial nets (e.g. < 2 pins) = 348 (skipped).
[12/14 20:44:01   1410s] #Total number of routable nets = 20950.
[12/14 20:44:01   1410s] #Total number of nets in the design = 21298.
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #56 routable nets have only global wires.
[12/14 20:44:01   1410s] #20894 routable nets have only detail routed wires.
[12/14 20:44:01   1410s] #8 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #Routed nets constraints summary:
[12/14 20:44:01   1410s] #-----------------------------
[12/14 20:44:01   1410s] #        Rules   Unconstrained  
[12/14 20:44:01   1410s] #-----------------------------
[12/14 20:44:01   1410s] #      Default              56  
[12/14 20:44:01   1410s] #-----------------------------
[12/14 20:44:01   1410s] #        Total              56  
[12/14 20:44:01   1410s] #-----------------------------
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #Routing constraints summary of the whole design:
[12/14 20:44:01   1410s] #------------------------------------------------
[12/14 20:44:01   1410s] #        Rules   Pref Extra Space   Unconstrained  
[12/14 20:44:01   1410s] #------------------------------------------------
[12/14 20:44:01   1410s] #      Default                  8           20942  
[12/14 20:44:01   1410s] #------------------------------------------------
[12/14 20:44:01   1410s] #        Total                  8           20942  
[12/14 20:44:01   1410s] #------------------------------------------------
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #                 OverCon       OverCon       OverCon          
[12/14 20:44:01   1410s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/14 20:44:01   1410s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon
[12/14 20:44:01   1410s] #  ------------------------------------------------------------
[12/14 20:44:01   1410s] #  M2            3(0.01%)      2(0.01%)      1(0.00%)   (0.03%)
[12/14 20:44:01   1410s] #  M3            1(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/14 20:44:01   1410s] #  M4            1(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/14 20:44:01   1410s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/14 20:44:01   1410s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/14 20:44:01   1410s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/14 20:44:01   1410s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/14 20:44:01   1410s] #  M9            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/14 20:44:01   1410s] #  ------------------------------------------------------------
[12/14 20:44:01   1410s] #     Total      5(0.00%)      2(0.00%)      1(0.00%)   (0.00%)
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[12/14 20:44:01   1410s] #  Overflow after GR: 0.00% H + 0.00% V
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #Complete Global Routing.
[12/14 20:44:01   1410s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:44:01   1410s] #Total wire length = 755456 um.
[12/14 20:44:01   1410s] #Total half perimeter of net bounding box = 596127 um.
[12/14 20:44:01   1410s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:44:01   1410s] #Total wire length on LAYER M2 = 179091 um.
[12/14 20:44:01   1410s] #Total wire length on LAYER M3 = 275366 um.
[12/14 20:44:01   1410s] #Total wire length on LAYER M4 = 95018 um.
[12/14 20:44:01   1410s] #Total wire length on LAYER M5 = 86550 um.
[12/14 20:44:01   1410s] #Total wire length on LAYER M6 = 60766 um.
[12/14 20:44:01   1410s] #Total wire length on LAYER M7 = 12716 um.
[12/14 20:44:01   1410s] #Total wire length on LAYER M8 = 44976 um.
[12/14 20:44:01   1410s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:44:01   1410s] #Total number of vias = 179358
[12/14 20:44:01   1410s] #Up-Via Summary (total 179358):
[12/14 20:44:01   1410s] #           
[12/14 20:44:01   1410s] #-----------------------
[12/14 20:44:01   1410s] # M1              73743
[12/14 20:44:01   1410s] # M2              62237
[12/14 20:44:01   1410s] # M3              23084
[12/14 20:44:01   1410s] # M4               9621
[12/14 20:44:01   1410s] # M5               6608
[12/14 20:44:01   1410s] # M6               2086
[12/14 20:44:01   1410s] # M7               1934
[12/14 20:44:01   1410s] # M8                 45
[12/14 20:44:01   1410s] #-----------------------
[12/14 20:44:01   1410s] #                179358 
[12/14 20:44:01   1410s] #
[12/14 20:44:01   1410s] #Max overcon = 6 tracks.
[12/14 20:44:01   1410s] #Total overcon = 0.00%.
[12/14 20:44:01   1410s] #Worst layer Gcell overcon rate = 0.00%.
[12/14 20:44:01   1411s] #
[12/14 20:44:01   1411s] #Global routing statistics:
[12/14 20:44:01   1411s] #Cpu time = 00:00:02
[12/14 20:44:01   1411s] #Elapsed time = 00:00:01
[12/14 20:44:01   1411s] #Increased memory = 25.51 (MB)
[12/14 20:44:01   1411s] #Total memory = 1445.74 (MB)
[12/14 20:44:01   1411s] #Peak memory = 2209.54 (MB)
[12/14 20:44:01   1411s] #
[12/14 20:44:01   1411s] #Finished global routing on Sat Dec 14 20:44:01 2019
[12/14 20:44:01   1411s] #
[12/14 20:44:01   1411s] #
[12/14 20:44:01   1411s] ### route signature (63) = 1495899048
[12/14 20:44:01   1411s] ### violation signature (59) = 1905142130
[12/14 20:44:02   1411s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.72 (MB), peak = 2209.54 (MB)
[12/14 20:44:02   1411s] #Start Track Assignment.
[12/14 20:44:03   1412s] #Done with 13 horizontal wires in 2 hboxes and 5 vertical wires in 2 hboxes.
[12/14 20:44:03   1413s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[12/14 20:44:04   1413s] #Complete Track Assignment.
[12/14 20:44:04   1414s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:44:04   1414s] #Total wire length = 755473 um.
[12/14 20:44:04   1414s] #Total half perimeter of net bounding box = 596127 um.
[12/14 20:44:04   1414s] #Total wire length on LAYER M1 = 15 um.
[12/14 20:44:04   1414s] #Total wire length on LAYER M2 = 179090 um.
[12/14 20:44:04   1414s] #Total wire length on LAYER M3 = 275369 um.
[12/14 20:44:04   1414s] #Total wire length on LAYER M4 = 95018 um.
[12/14 20:44:04   1414s] #Total wire length on LAYER M5 = 86550 um.
[12/14 20:44:04   1414s] #Total wire length on LAYER M6 = 60766 um.
[12/14 20:44:04   1414s] #Total wire length on LAYER M7 = 12716 um.
[12/14 20:44:04   1414s] #Total wire length on LAYER M8 = 44976 um.
[12/14 20:44:04   1414s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:44:04   1414s] #Total number of vias = 179356
[12/14 20:44:04   1414s] #Up-Via Summary (total 179356):
[12/14 20:44:04   1414s] #           
[12/14 20:44:04   1414s] #-----------------------
[12/14 20:44:04   1414s] # M1              73742
[12/14 20:44:04   1414s] # M2              62236
[12/14 20:44:04   1414s] # M3              23084
[12/14 20:44:04   1414s] # M4               9621
[12/14 20:44:04   1414s] # M5               6608
[12/14 20:44:04   1414s] # M6               2086
[12/14 20:44:04   1414s] # M7               1934
[12/14 20:44:04   1414s] # M8                 45
[12/14 20:44:04   1414s] #-----------------------
[12/14 20:44:04   1414s] #                179356 
[12/14 20:44:04   1414s] #
[12/14 20:44:04   1414s] ### route signature (67) = 1729982682
[12/14 20:44:04   1414s] ### violation signature (63) = 1905142130
[12/14 20:44:04   1414s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1507.02 (MB), peak = 2209.54 (MB)
[12/14 20:44:04   1414s] #
[12/14 20:44:04   1414s] #number of short segments in preferred routing layers
[12/14 20:44:04   1414s] #	
[12/14 20:44:04   1414s] #	
[12/14 20:44:04   1414s] #
[12/14 20:44:04   1414s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/14 20:44:04   1414s] #Cpu time = 00:00:06
[12/14 20:44:04   1414s] #Elapsed time = 00:00:04
[12/14 20:44:04   1414s] #Increased memory = 91.65 (MB)
[12/14 20:44:04   1414s] #Total memory = 1507.02 (MB)
[12/14 20:44:04   1414s] #Peak memory = 2209.54 (MB)
[12/14 20:44:04   1414s] #Using multithreading with 4 threads.
[12/14 20:44:04   1414s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/14 20:44:04   1414s] #
[12/14 20:44:04   1414s] #Start Detail Routing..
[12/14 20:44:04   1414s] #start initial detail routing ...
[12/14 20:44:04   1414s] ### For initial detail routing, marked 20894 dont-route nets (design has 8 dirty nets, 0 dirty-areas, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[12/14 20:44:04   1415s] # ECO: 0.5% of the total area was rechecked for DRC, and 3.0% required routing.
[12/14 20:44:05   1415s] #   number of violations = 10
[12/14 20:44:05   1415s] #
[12/14 20:44:05   1415s] #    By Layer and Type :
[12/14 20:44:05   1415s] #	         MetSpc    Short   Totals
[12/14 20:44:05   1415s] #	M1            0        0        0
[12/14 20:44:05   1415s] #	M2            7        3       10
[12/14 20:44:05   1415s] #	Totals        7        3       10
[12/14 20:44:05   1415s] #27 out of 19114 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
[12/14 20:44:05   1415s] #2.3% of the total area is being checked for drcs
[12/14 20:44:05   1416s] #2.3% of the total area was checked
[12/14 20:44:05   1416s] #   number of violations = 22
[12/14 20:44:05   1416s] #
[12/14 20:44:05   1416s] #    By Layer and Type :
[12/14 20:44:05   1416s] #	         MetSpc    Short ViaInPin   Totals
[12/14 20:44:05   1416s] #	M1            7        0        5       12
[12/14 20:44:05   1416s] #	M2            7        3        0       10
[12/14 20:44:05   1416s] #	Totals       14        3        5       22
[12/14 20:44:05   1416s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1573.00 (MB), peak = 2209.54 (MB)
[12/14 20:44:05   1416s] #start 1st optimization iteration ...
[12/14 20:44:05   1417s] #   number of violations = 0
[12/14 20:44:05   1417s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1581.36 (MB), peak = 2209.54 (MB)
[12/14 20:44:05   1417s] #Complete Detail Routing.
[12/14 20:44:05   1417s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:44:05   1417s] #Total wire length = 755494 um.
[12/14 20:44:05   1417s] #Total half perimeter of net bounding box = 596127 um.
[12/14 20:44:05   1417s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:44:05   1417s] #Total wire length on LAYER M2 = 179104 um.
[12/14 20:44:05   1417s] #Total wire length on LAYER M3 = 275368 um.
[12/14 20:44:05   1417s] #Total wire length on LAYER M4 = 95016 um.
[12/14 20:44:05   1417s] #Total wire length on LAYER M5 = 86574 um.
[12/14 20:44:05   1417s] #Total wire length on LAYER M6 = 60774 um.
[12/14 20:44:05   1417s] #Total wire length on LAYER M7 = 12711 um.
[12/14 20:44:05   1417s] #Total wire length on LAYER M8 = 44971 um.
[12/14 20:44:05   1417s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:44:05   1417s] #Total number of vias = 179400
[12/14 20:44:05   1417s] #Up-Via Summary (total 179400):
[12/14 20:44:05   1417s] #           
[12/14 20:44:05   1417s] #-----------------------
[12/14 20:44:05   1417s] # M1              73750
[12/14 20:44:05   1417s] # M2              62254
[12/14 20:44:05   1417s] # M3              23091
[12/14 20:44:05   1417s] # M4               9628
[12/14 20:44:05   1417s] # M5               6612
[12/14 20:44:05   1417s] # M6               2086
[12/14 20:44:05   1417s] # M7               1934
[12/14 20:44:05   1417s] # M8                 45
[12/14 20:44:05   1417s] #-----------------------
[12/14 20:44:05   1417s] #                179400 
[12/14 20:44:05   1417s] #
[12/14 20:44:05   1417s] #Total number of DRC violations = 0
[12/14 20:44:05   1417s] ### route signature (76) = 1827237429
[12/14 20:44:05   1417s] ### violation signature (72) = 1905142130
[12/14 20:44:05   1417s] #Cpu time = 00:00:03
[12/14 20:44:05   1417s] #Elapsed time = 00:00:01
[12/14 20:44:05   1417s] #Increased memory = -81.95 (MB)
[12/14 20:44:05   1417s] #Total memory = 1425.08 (MB)
[12/14 20:44:05   1417s] #Peak memory = 2209.54 (MB)
[12/14 20:44:05   1418s] #
[12/14 20:44:05   1418s] #start routing for process antenna violation fix ...
[12/14 20:44:05   1418s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/14 20:44:06   1418s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1427.18 (MB), peak = 2209.54 (MB)
[12/14 20:44:06   1418s] #
[12/14 20:44:06   1418s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:44:06   1418s] #Total wire length = 755494 um.
[12/14 20:44:06   1418s] #Total half perimeter of net bounding box = 596127 um.
[12/14 20:44:06   1418s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:44:06   1418s] #Total wire length on LAYER M2 = 179104 um.
[12/14 20:44:06   1418s] #Total wire length on LAYER M3 = 275368 um.
[12/14 20:44:06   1418s] #Total wire length on LAYER M4 = 95016 um.
[12/14 20:44:06   1418s] #Total wire length on LAYER M5 = 86574 um.
[12/14 20:44:06   1418s] #Total wire length on LAYER M6 = 60774 um.
[12/14 20:44:06   1418s] #Total wire length on LAYER M7 = 12711 um.
[12/14 20:44:06   1418s] #Total wire length on LAYER M8 = 44971 um.
[12/14 20:44:06   1418s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:44:06   1418s] #Total number of vias = 179400
[12/14 20:44:06   1418s] #Up-Via Summary (total 179400):
[12/14 20:44:06   1418s] #           
[12/14 20:44:06   1418s] #-----------------------
[12/14 20:44:06   1418s] # M1              73750
[12/14 20:44:06   1418s] # M2              62254
[12/14 20:44:06   1418s] # M3              23091
[12/14 20:44:06   1418s] # M4               9628
[12/14 20:44:06   1418s] # M5               6612
[12/14 20:44:06   1418s] # M6               2086
[12/14 20:44:06   1418s] # M7               1934
[12/14 20:44:06   1418s] # M8                 45
[12/14 20:44:06   1418s] #-----------------------
[12/14 20:44:06   1418s] #                179400 
[12/14 20:44:06   1418s] #
[12/14 20:44:06   1418s] #Total number of DRC violations = 0
[12/14 20:44:06   1418s] #Total number of net violated process antenna rule = 0
[12/14 20:44:06   1418s] #
[12/14 20:44:06   1418s] ### route signature (79) = 1397372544
[12/14 20:44:06   1418s] ### violation signature (75) = 1905142130
[12/14 20:44:06   1419s] #
[12/14 20:44:06   1419s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:44:06   1419s] #Total wire length = 755494 um.
[12/14 20:44:06   1419s] #Total half perimeter of net bounding box = 596127 um.
[12/14 20:44:06   1419s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:44:06   1419s] #Total wire length on LAYER M2 = 179104 um.
[12/14 20:44:06   1419s] #Total wire length on LAYER M3 = 275368 um.
[12/14 20:44:06   1419s] #Total wire length on LAYER M4 = 95016 um.
[12/14 20:44:06   1419s] #Total wire length on LAYER M5 = 86574 um.
[12/14 20:44:06   1419s] #Total wire length on LAYER M6 = 60774 um.
[12/14 20:44:06   1419s] #Total wire length on LAYER M7 = 12711 um.
[12/14 20:44:06   1419s] #Total wire length on LAYER M8 = 44971 um.
[12/14 20:44:06   1419s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:44:06   1419s] #Total number of vias = 179400
[12/14 20:44:06   1419s] #Up-Via Summary (total 179400):
[12/14 20:44:06   1419s] #           
[12/14 20:44:06   1419s] #-----------------------
[12/14 20:44:06   1419s] # M1              73750
[12/14 20:44:06   1419s] # M2              62254
[12/14 20:44:06   1419s] # M3              23091
[12/14 20:44:06   1419s] # M4               9628
[12/14 20:44:06   1419s] # M5               6612
[12/14 20:44:06   1419s] # M6               2086
[12/14 20:44:06   1419s] # M7               1934
[12/14 20:44:06   1419s] # M8                 45
[12/14 20:44:06   1419s] #-----------------------
[12/14 20:44:06   1419s] #                179400 
[12/14 20:44:06   1419s] #
[12/14 20:44:06   1419s] #Total number of DRC violations = 0
[12/14 20:44:06   1419s] #Total number of net violated process antenna rule = 0
[12/14 20:44:06   1419s] #
[12/14 20:44:06   1420s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/14 20:44:06   1420s] #
[12/14 20:44:06   1420s] #Start Post Route wire spreading..
[12/14 20:44:06   1420s] #
[12/14 20:44:06   1420s] #Start data preparation for wire spreading...
[12/14 20:44:06   1420s] #
[12/14 20:44:06   1420s] #Data preparation is done on Sat Dec 14 20:44:06 2019
[12/14 20:44:06   1420s] #
[12/14 20:44:06   1421s] #
[12/14 20:44:06   1421s] #Start Post Route Wire Spread.
[12/14 20:44:08   1423s] #Done with 1254 horizontal wires in 3 hboxes and 438 vertical wires in 3 hboxes.
[12/14 20:44:08   1423s] #Complete Post Route Wire Spread.
[12/14 20:44:08   1423s] #
[12/14 20:44:08   1423s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:44:08   1423s] #Total wire length = 756182 um.
[12/14 20:44:08   1423s] #Total half perimeter of net bounding box = 596127 um.
[12/14 20:44:08   1423s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:44:08   1423s] #Total wire length on LAYER M2 = 179208 um.
[12/14 20:44:08   1423s] #Total wire length on LAYER M3 = 275720 um.
[12/14 20:44:08   1423s] #Total wire length on LAYER M4 = 95107 um.
[12/14 20:44:08   1423s] #Total wire length on LAYER M5 = 86657 um.
[12/14 20:44:08   1423s] #Total wire length on LAYER M6 = 60799 um.
[12/14 20:44:08   1423s] #Total wire length on LAYER M7 = 12742 um.
[12/14 20:44:08   1423s] #Total wire length on LAYER M8 = 44974 um.
[12/14 20:44:08   1423s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:44:08   1423s] #Total number of vias = 179400
[12/14 20:44:08   1423s] #Up-Via Summary (total 179400):
[12/14 20:44:08   1423s] #           
[12/14 20:44:08   1423s] #-----------------------
[12/14 20:44:08   1423s] # M1              73750
[12/14 20:44:08   1423s] # M2              62254
[12/14 20:44:08   1423s] # M3              23091
[12/14 20:44:08   1423s] # M4               9628
[12/14 20:44:08   1423s] # M5               6612
[12/14 20:44:08   1423s] # M6               2086
[12/14 20:44:08   1423s] # M7               1934
[12/14 20:44:08   1423s] # M8                 45
[12/14 20:44:08   1423s] #-----------------------
[12/14 20:44:08   1423s] #                179400 
[12/14 20:44:08   1423s] #
[12/14 20:44:08   1423s] ### route signature (83) = 1498260321
[12/14 20:44:08   1423s] ### violation signature (79) = 1905142130
[12/14 20:44:09   1424s] #   number of violations = 0
[12/14 20:44:09   1424s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1492.60 (MB), peak = 2209.54 (MB)
[12/14 20:44:09   1424s] #CELL_VIEW FLT,init has no DRC violation.
[12/14 20:44:09   1424s] #Total number of DRC violations = 0
[12/14 20:44:09   1424s] #Total number of net violated process antenna rule = 0
[12/14 20:44:09   1424s] #Post Route wire spread is done.
[12/14 20:44:09   1424s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:44:09   1424s] #Total wire length = 756182 um.
[12/14 20:44:09   1424s] #Total half perimeter of net bounding box = 596127 um.
[12/14 20:44:09   1424s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:44:09   1424s] #Total wire length on LAYER M2 = 179208 um.
[12/14 20:44:09   1424s] #Total wire length on LAYER M3 = 275720 um.
[12/14 20:44:09   1424s] #Total wire length on LAYER M4 = 95107 um.
[12/14 20:44:09   1424s] #Total wire length on LAYER M5 = 86657 um.
[12/14 20:44:09   1424s] #Total wire length on LAYER M6 = 60799 um.
[12/14 20:44:09   1424s] #Total wire length on LAYER M7 = 12742 um.
[12/14 20:44:09   1424s] #Total wire length on LAYER M8 = 44974 um.
[12/14 20:44:09   1424s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:44:09   1424s] #Total number of vias = 179400
[12/14 20:44:09   1424s] #Up-Via Summary (total 179400):
[12/14 20:44:09   1424s] #           
[12/14 20:44:09   1424s] #-----------------------
[12/14 20:44:09   1424s] # M1              73750
[12/14 20:44:09   1424s] # M2              62254
[12/14 20:44:09   1424s] # M3              23091
[12/14 20:44:09   1424s] # M4               9628
[12/14 20:44:09   1424s] # M5               6612
[12/14 20:44:09   1424s] # M6               2086
[12/14 20:44:09   1424s] # M7               1934
[12/14 20:44:09   1424s] # M8                 45
[12/14 20:44:09   1424s] #-----------------------
[12/14 20:44:09   1424s] #                179400 
[12/14 20:44:09   1424s] #
[12/14 20:44:09   1424s] ### route signature (85) = 1498260321
[12/14 20:44:09   1424s] ### violation signature (81) = 1905142130
[12/14 20:44:09   1424s] #detailRoute Statistics:
[12/14 20:44:09   1424s] #Cpu time = 00:00:10
[12/14 20:44:09   1424s] #Elapsed time = 00:00:05
[12/14 20:44:09   1424s] #Increased memory = -79.38 (MB)
[12/14 20:44:09   1424s] #Total memory = 1427.65 (MB)
[12/14 20:44:09   1424s] #Peak memory = 2209.54 (MB)
[12/14 20:44:09   1424s] #Updating routing design signature
[12/14 20:44:09   1424s] #Created 321 library cell signatures
[12/14 20:44:09   1424s] #Created 21298 NETS and 0 SPECIALNETS signatures
[12/14 20:44:09   1424s] #Created 19114 instance signatures
[12/14 20:44:09   1424s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.38 (MB), peak = 2209.54 (MB)
[12/14 20:44:09   1424s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.38 (MB), peak = 2209.54 (MB)
[12/14 20:44:09   1425s] ### export route signature (86) = 1498260321
[12/14 20:44:09   1425s] ### export violation signature (82) = 1905142130
[12/14 20:44:10   1426s] #
[12/14 20:44:10   1426s] #globalDetailRoute statistics:
[12/14 20:44:10   1426s] #Cpu time = 00:00:20
[12/14 20:44:10   1426s] #Elapsed time = 00:00:11
[12/14 20:44:10   1426s] #Increased memory = -81.11 (MB)
[12/14 20:44:10   1426s] #Total memory = 1390.55 (MB)
[12/14 20:44:10   1426s] #Peak memory = 2209.54 (MB)
[12/14 20:44:10   1426s] #Number of warnings = 27
[12/14 20:44:10   1426s] #Total number of warnings = 110
[12/14 20:44:10   1426s] #Number of fails = 0
[12/14 20:44:10   1426s] #Total number of fails = 0
[12/14 20:44:10   1426s] #Complete globalDetailRoute on Sat Dec 14 20:44:10 2019
[12/14 20:44:10   1426s] #
[12/14 20:44:10   1426s] ### 
[12/14 20:44:10   1426s] ###   Scalability Statistics
[12/14 20:44:10   1426s] ### 
[12/14 20:44:10   1426s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:44:10   1426s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/14 20:44:10   1426s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:44:10   1426s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/14 20:44:10   1426s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/14 20:44:10   1426s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/14 20:44:10   1426s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[12/14 20:44:10   1426s] ###   DB Export                     |        00:00:01|        00:00:00|             1.0|
[12/14 20:44:10   1426s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/14 20:44:10   1426s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[12/14 20:44:10   1426s] ###   Global Routing                |        00:00:02|        00:00:01|             1.0|
[12/14 20:44:10   1426s] ###   Track Assignment              |        00:00:03|        00:00:02|             1.3|
[12/14 20:44:10   1426s] ###   Detail Routing                |        00:00:03|        00:00:01|             2.4|
[12/14 20:44:10   1426s] ###   Antenna Fixing                |        00:00:02|        00:00:01|             1.0|
[12/14 20:44:10   1426s] ###   Entire Command                |        00:00:20|        00:00:11|             1.8|
[12/14 20:44:10   1426s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:44:10   1426s] ### 
[12/14 20:44:10   1426s] **optDesign ... cpu = 0:01:07, real = 0:00:38, mem = 1351.6M, totSessionCpu=0:23:46 **
[12/14 20:44:10   1426s] -routeWithEco false                       # bool, default=false
[12/14 20:44:10   1426s] -routeSelectedNetOnly false               # bool, default=false
[12/14 20:44:10   1426s] -routeWithTimingDriven true               # bool, default=false, user setting
[12/14 20:44:10   1426s] -routeWithSiDriven true                   # bool, default=false, user setting
[12/14 20:44:10   1426s] Extraction called for design 'FLT' of instances=19114 and nets=21298 using extraction engine 'postRoute' at effort level 'low' .
[12/14 20:44:10   1426s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/14 20:44:10   1426s] Type 'man IMPEXT-3530' for more detail.
[12/14 20:44:10   1426s] PostRoute (effortLevel low) RC Extraction called for design FLT.
[12/14 20:44:10   1426s] RC Extraction called in multi-corner(3) mode.
[12/14 20:44:10   1426s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/14 20:44:10   1426s] Type 'man IMPEXT-6197' for more detail.
[12/14 20:44:10   1426s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/14 20:44:10   1426s] * Layer Id             : 1 - M1
[12/14 20:44:10   1426s]       Thickness        : 0.6
[12/14 20:44:10   1426s]       Min Width        : 0.14
[12/14 20:44:10   1426s]       Layer Dielectric : 4.1
[12/14 20:44:10   1426s] * Layer Id             : 2 - M2
[12/14 20:44:10   1426s]       Thickness        : 0.6
[12/14 20:44:10   1426s]       Min Width        : 0.16
[12/14 20:44:10   1426s]       Layer Dielectric : 4.1
[12/14 20:44:10   1426s] * Layer Id             : 3 - M3
[12/14 20:44:10   1426s]       Thickness        : 0.6
[12/14 20:44:10   1426s]       Min Width        : 0.16
[12/14 20:44:10   1426s]       Layer Dielectric : 4.1
[12/14 20:44:10   1426s] * Layer Id             : 4 - M4
[12/14 20:44:10   1426s]       Thickness        : 0.6
[12/14 20:44:10   1426s]       Min Width        : 0.16
[12/14 20:44:10   1426s]       Layer Dielectric : 4.1
[12/14 20:44:10   1426s] * Layer Id             : 5 - M5
[12/14 20:44:10   1426s]       Thickness        : 0.6
[12/14 20:44:10   1426s]       Min Width        : 0.16
[12/14 20:44:10   1426s]       Layer Dielectric : 4.1
[12/14 20:44:10   1426s] * Layer Id             : 6 - M6
[12/14 20:44:10   1426s]       Thickness        : 0.6
[12/14 20:44:10   1426s]       Min Width        : 0.16
[12/14 20:44:10   1426s]       Layer Dielectric : 4.1
[12/14 20:44:10   1426s] * Layer Id             : 7 - M7
[12/14 20:44:10   1426s]       Thickness        : 0.6
[12/14 20:44:10   1426s]       Min Width        : 0.16
[12/14 20:44:10   1426s]       Layer Dielectric : 4.1
[12/14 20:44:10   1426s] * Layer Id             : 8 - M8
[12/14 20:44:10   1426s]       Thickness        : 0.6
[12/14 20:44:10   1426s]       Min Width        : 0.16
[12/14 20:44:10   1426s]       Layer Dielectric : 4.1
[12/14 20:44:10   1426s] * Layer Id             : 9 - M9
[12/14 20:44:10   1426s]       Thickness        : 1
[12/14 20:44:10   1426s]       Min Width        : 0.45
[12/14 20:44:10   1426s]       Layer Dielectric : 4.1
[12/14 20:44:10   1426s] extractDetailRC Option : -outfile /tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d -maxResLength 200  -basic
[12/14 20:44:10   1426s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/14 20:44:10   1426s]       RC Corner Indexes            0       1       2   
[12/14 20:44:10   1426s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/14 20:44:10   1426s] Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
[12/14 20:44:10   1426s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:44:10   1426s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:44:10   1426s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:44:10   1426s] Shrink Factor                : 1.00000
[12/14 20:44:10   1426s] Initializing multi-corner resistance tables ...
[12/14 20:44:10   1426s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2081.7M)
[12/14 20:44:11   1426s] Creating parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for storing RC.
[12/14 20:44:11   1427s] Extracted 10.0006% (CPU Time= 0:00:00.6  MEM= 2121.7M)
[12/14 20:44:11   1427s] Extracted 20.0005% (CPU Time= 0:00:00.7  MEM= 2121.7M)
[12/14 20:44:11   1427s] Extracted 30.0004% (CPU Time= 0:00:00.8  MEM= 2121.7M)
[12/14 20:44:11   1427s] Extracted 40.0007% (CPU Time= 0:00:00.9  MEM= 2121.7M)
[12/14 20:44:12   1427s] Extracted 50.0005% (CPU Time= 0:00:01.2  MEM= 2121.7M)
[12/14 20:44:12   1428s] Extracted 60.0004% (CPU Time= 0:00:01.8  MEM= 2125.8M)
[12/14 20:44:12   1428s] Extracted 70.0007% (CPU Time= 0:00:01.9  MEM= 2125.8M)
[12/14 20:44:13   1428s] Extracted 80.0006% (CPU Time= 0:00:02.0  MEM= 2125.8M)
[12/14 20:44:13   1428s] Extracted 90.0005% (CPU Time= 0:00:02.2  MEM= 2125.8M)
[12/14 20:44:13   1429s] Extracted 100% (CPU Time= 0:00:02.8  MEM= 2125.8M)
[12/14 20:44:13   1429s] Number of Extracted Resistors     : 454155
[12/14 20:44:13   1429s] Number of Extracted Ground Cap.   : 474809
[12/14 20:44:13   1429s] Number of Extracted Coupling Cap. : 0
[12/14 20:44:13   1429s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2109.730M)
[12/14 20:44:13   1429s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:44:13   1429s] processing rcdb (/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d) for hinst (top) of cell (FLT);
[12/14 20:44:14   1429s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:01.0, current mem=2109.730M)
[12/14 20:44:14   1429s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.4  Real Time: 0:00:04.0  MEM: 2109.730M)
[12/14 20:44:14   1429s] #################################################################################
[12/14 20:44:14   1429s] # Design Stage: PostRoute
[12/14 20:44:14   1429s] # Design Name: FLT
[12/14 20:44:14   1429s] # Design Mode: 90nm
[12/14 20:44:14   1429s] # Analysis Mode: MMMC OCV 
[12/14 20:44:14   1429s] # Parasitics Mode: SPEF/RCDB
[12/14 20:44:14   1429s] # Signoff Settings: SI Off 
[12/14 20:44:14   1429s] #################################################################################
[12/14 20:44:14   1430s] Topological Sorting (REAL = 0:00:00.0, MEM = 2118.6M, InitMEM = 2115.8M)
[12/14 20:44:14   1430s] Calculate early delays in OCV mode...
[12/14 20:44:14   1430s] Calculate late delays in OCV mode...
[12/14 20:44:14   1430s] Start delay calculation (fullDC) (4 T). (MEM=2118.61)
[12/14 20:44:14   1430s] Initializing multi-corner resistance tables ...
[12/14 20:44:14   1431s] End AAE Lib Interpolated Model. (MEM=2139.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:44:14   1431s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:44:14   1431s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2139.3M)
[12/14 20:44:14   1431s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:44:15   1433s] Total number of fetched objects 21265
[12/14 20:44:15   1433s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:44:15   1433s] End delay calculation. (MEM=2387.3 CPU=0:00:02.4 REAL=0:00:01.0)
[12/14 20:44:15   1433s] End delay calculation (fullDC). (MEM=2387.3 CPU=0:00:03.0 REAL=0:00:01.0)
[12/14 20:44:15   1433s] *** CDM Built up (cpu=0:00:04.1  real=0:00:01.0  mem= 2387.3M) ***
[12/14 20:44:15   1434s] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:01.0 totSessionCpu=0:23:55 mem=2355.3M)
[12/14 20:44:15   1434s] **optDesign ... cpu = 0:01:15, real = 0:00:43, mem = 1489.2M, totSessionCpu=0:23:55 **
[12/14 20:44:15   1434s] Executing marking Critical Nets1
[12/14 20:44:16   1434s] *** Enable all active views. ***
[12/14 20:44:16   1434s] Set spgFreeCellsHonorFence to 1
[12/14 20:44:16   1434s] Reported timing to dir ./timingReports
[12/14 20:44:16   1434s] **optDesign ... cpu = 0:01:16, real = 0:00:44, mem = 1483.9M, totSessionCpu=0:23:55 **
[12/14 20:44:16   1434s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2110.8M
[12/14 20:44:16   1434s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2110.8M
[12/14 20:44:16   1434s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.016, MEM:2110.8M
[12/14 20:44:16   1434s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.016, MEM:2110.8M
[12/14 20:44:16   1435s] End AAE Lib Interpolated Model. (MEM=2110.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:44:16   1435s] **INFO: Starting Blocking QThread with 4 CPU
[12/14 20:44:16   1435s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/14 20:44:16   1435s] Multi-CPU acceleration using 4 CPU(s).
[12/14 20:44:16   1435s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[12/14 20:44:16   1435s] Multithreaded Timing Analysis is initialized with 4 threads
[12/14 20:44:16   1435s] 
[12/14 20:44:16   1435s] #################################################################################
[12/14 20:44:16   1435s] # Design Stage: PostRoute
[12/14 20:44:16   1435s] # Design Name: FLT
[12/14 20:44:16   1435s] # Design Mode: 90nm
[12/14 20:44:16   1435s] # Analysis Mode: MMMC OCV 
[12/14 20:44:16   1435s] # Parasitics Mode: SPEF/RCDB
[12/14 20:44:16   1435s] # Signoff Settings: SI Off 
[12/14 20:44:16   1435s] #################################################################################
[12/14 20:44:16   1435s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[12/14 20:44:16   1435s] Calculate late delays in OCV mode...
[12/14 20:44:16   1435s] Calculate early delays in OCV mode...
[12/14 20:44:16   1435s] Calculate late delays in OCV mode...
[12/14 20:44:16   1435s] Calculate early delays in OCV mode...
[12/14 20:44:16   1435s] Start delay calculation (fullDC) (4 T). (MEM=0)
[12/14 20:44:16   1435s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/14 20:44:16   1435s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:44:16   1435s] Total number of fetched objects 21265
[12/14 20:44:16   1435s] Total number of fetched objects 21265
[12/14 20:44:16   1435s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:44:16   1435s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:44:16   1435s] End delay calculation. (MEM=46.5898 CPU=0:00:04.7 REAL=0:00:01.0)
[12/14 20:44:16   1435s] End delay calculation (fullDC). (MEM=46.5898 CPU=0:00:05.5 REAL=0:00:02.0)
[12/14 20:44:16   1435s] *** CDM Built up (cpu=0:00:05.6  real=0:00:02.0  mem= 46.6M) ***
[12/14 20:44:16   1435s] *** Done Building Timing Graph (cpu=0:00:06.5 real=0:00:02.0 totSessionCpu=0:00:53.7 mem=14.6M)
[12/14 20:44:16   1435s] *** QThread HoldRpt [finish] : cpu/real = 0:00:07.9/0:00:03.0 (2.6), mem = 0.0M
[12/14 20:44:19   1442s]  
_______________________________________________________________________
[12/14 20:44:22   1444s] 
------------------------------------------------------------
     optDesign Final Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_wc 
Hold  views included:
 hold_bc hold_wc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 70.813  | 71.515  | 70.813  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.085  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.830%
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:10.0, REAL=0:00:06.0, MEM=2120.8M
[12/14 20:44:22   1444s] **optDesign ... cpu = 0:01:26, real = 0:00:50, mem = 1491.1M, totSessionCpu=0:24:05 **
[12/14 20:44:22   1444s] Deleting Cell Server ...
[12/14 20:44:22   1444s] *** Finished optDesign ***
[12/14 20:44:22   1444s] 
[12/14 20:44:22   1444s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:28 real=0:00:51.6)
[12/14 20:44:22   1444s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:44:22   1444s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:06.8 real=0:00:07.3)
[12/14 20:44:22   1444s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:18.5 real=0:00:07.0)
[12/14 20:44:22   1444s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:44:22   1444s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:02.1 real=0:00:01.4)
[12/14 20:44:22   1444s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:44:22   1444s] 	OPT_RUNTIME:                drv (count =  1): (cpu=0:00:04.6 real=0:00:03.2)
[12/14 20:44:22   1444s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[12/14 20:44:22   1444s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:15.5 real=0:00:08.8)
[12/14 20:44:22   1444s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.3 real=0:00:01.2)
[12/14 20:44:22   1444s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:19.8 real=0:00:11.1)
[12/14 20:44:22   1444s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:05.2 real=0:00:01.9)
[12/14 20:44:22   1444s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:44:22   1444s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[12/14 20:44:22   1444s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:44:22   1444s] Info: pop threads available for lower-level modules during optimization.
[12/14 20:44:22   1444s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:44:22   1444s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:44:22   1444s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2142.8M)
[12/14 20:44:22   1445s] Info: Destroy the CCOpt slew target map.
[12/14 20:44:22   1445s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[12/14 20:44:22   1445s] <CMD> optDesign -postRoute -hold
[12/14 20:44:22   1445s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/14 20:44:22   1445s] Enable merging buffers from different footprints for postRoute code for MSV designs
[12/14 20:44:22   1445s] GigaOpt running with 4 threads.
[12/14 20:44:22   1445s] Info: 4 threads available for lower-level modules during optimization.
[12/14 20:44:22   1445s] #spOpts: mergeVia=F 
[12/14 20:44:22   1445s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2142.8M
[12/14 20:44:22   1445s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2142.8M
[12/14 20:44:22   1445s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2142.8M
[12/14 20:44:22   1445s] Core basic site is unit
[12/14 20:44:22   1445s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:44:22   1445s] Mark StBox On SiteArr starts
[12/14 20:44:22   1445s] Mark StBox On SiteArr ends
[12/14 20:44:22   1445s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.260, REAL:0.084, MEM:2142.8M
[12/14 20:44:22   1445s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.270, REAL:0.097, MEM:2142.8M
[12/14 20:44:22   1445s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.270, REAL:0.098, MEM:2142.8M
[12/14 20:44:22   1445s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:44:22   1445s] Summary for sequential cells identification: 
[12/14 20:44:22   1445s]   Identified SBFF number: 42
[12/14 20:44:22   1445s]   Identified MBFF number: 0
[12/14 20:44:22   1445s]   Identified SB Latch number: 0
[12/14 20:44:22   1445s]   Identified MB Latch number: 0
[12/14 20:44:22   1445s]   Not identified SBFF number: 0
[12/14 20:44:22   1445s]   Not identified MBFF number: 0
[12/14 20:44:22   1445s]   Not identified SB Latch number: 0
[12/14 20:44:22   1445s]   Not identified MB Latch number: 0
[12/14 20:44:22   1445s]   Number of sequential cells which are not FFs: 14
[12/14 20:44:22   1445s] Creating Cell Server, finished. 
[12/14 20:44:22   1445s] 
[12/14 20:44:22   1445s] #spOpts: mergeVia=F 
[12/14 20:44:22   1445s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2142.8M
[12/14 20:44:22   1445s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2142.8M
[12/14 20:44:22   1445s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.014, MEM:2142.8M
[12/14 20:44:22   1445s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.014, MEM:2142.8M
[12/14 20:44:22   1445s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[12/14 20:44:22   1445s] [GPS-MSV]   Power Domain 'PD_CORE' (tag=1) Default
[12/14 20:44:22   1445s] [GPS-MSV] Related mode (msv/opt) setting
[12/14 20:44:22   1445s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[12/14 20:44:22   1445s] OPERPROF: Starting DPlace-Init at level 1, MEM:2142.8M
[12/14 20:44:22   1445s] #spOpts: mergeVia=F 
[12/14 20:44:22   1445s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2142.8M
[12/14 20:44:22   1445s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2142.8M
[12/14 20:44:22   1445s] OPERPROF:       Starting CMU at level 4, MEM:2142.8M
[12/14 20:44:22   1445s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2142.8M
[12/14 20:44:22   1445s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.017, MEM:2142.8M
[12/14 20:44:22   1445s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.017, MEM:2142.8M
[12/14 20:44:22   1445s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2142.8MB).
[12/14 20:44:22   1445s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.039, MEM:2142.8M
[12/14 20:44:22   1445s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[12/14 20:44:22   1445s] 	Cell CGLNPRX2, site unit.
[12/14 20:44:22   1445s] 	Cell CGLNPRX8, site unit.
[12/14 20:44:22   1445s] 	Cell CGLNPSX16, site unit.
[12/14 20:44:22   1445s] 	Cell CGLNPSX2, site unit.
[12/14 20:44:22   1445s] 	Cell CGLNPSX4, site unit.
[12/14 20:44:22   1445s] 	Cell CGLNPSX8, site unit.
[12/14 20:44:22   1445s] 	Cell CGLPPRX2, site unit.
[12/14 20:44:22   1445s] 	Cell CGLPPRX8, site unit.
[12/14 20:44:22   1445s] 	Cell CGLPPSX16, site unit.
[12/14 20:44:22   1445s] 	Cell CGLPPSX2, site unit.
[12/14 20:44:22   1445s] 	Cell CGLPPSX4, site unit.
[12/14 20:44:22   1445s] 	Cell CGLPPSX8, site unit.
[12/14 20:44:22   1445s] 	Cell LSDNENCLX1, site unit.
[12/14 20:44:22   1445s] 	Cell LSDNENCLX2, site unit.
[12/14 20:44:22   1445s] 	Cell LSDNENCLX4, site unit.
[12/14 20:44:22   1445s] 	Cell LSDNENCLX8, site unit.
[12/14 20:44:22   1445s] 	Cell LSDNENX1, site unit.
[12/14 20:44:22   1445s] 	Cell LSDNENX2, site unit.
[12/14 20:44:22   1445s] 	Cell LSDNENX4, site unit.
[12/14 20:44:22   1445s] 	Cell LSDNENX8, site unit.
[12/14 20:44:22   1445s] 	...
[12/14 20:44:22   1445s] 	Reporting only the 20 first cells found...
[12/14 20:44:22   1445s] .
[12/14 20:44:23   1446s] 
[12/14 20:44:23   1446s] Creating Lib Analyzer ...
[12/14 20:44:23   1446s]  Visiting view : func_wc
[12/14 20:44:23   1446s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:44:23   1446s]  Visiting view : hold_bc
[12/14 20:44:23   1446s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:44:23   1446s]  Visiting view : hold_tc
[12/14 20:44:23   1446s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:44:23   1446s]  Visiting view : hold_wc
[12/14 20:44:23   1446s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:44:23   1446s]  Setting StdDelay to 51.80
[12/14 20:44:23   1446s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/14 20:44:23   1446s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/14 20:44:23   1446s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/14 20:44:23   1446s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/14 20:44:23   1446s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/14 20:44:23   1446s] 
[12/14 20:44:23   1446s] Creating Lib Analyzer, finished. 
[12/14 20:44:23   1446s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1459.8M, totSessionCpu=0:24:07 **
[12/14 20:44:23   1446s] #Created 321 library cell signatures
[12/14 20:44:23   1446s] #Created 21298 NETS and 0 SPECIALNETS signatures
[12/14 20:44:23   1446s] #Created 19114 instance signatures
[12/14 20:44:23   1446s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1460.52 (MB), peak = 2209.54 (MB)
[12/14 20:44:23   1446s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1460.52 (MB), peak = 2209.54 (MB)
[12/14 20:44:23   1446s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2144.8M
[12/14 20:44:23   1446s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2144.8M
[12/14 20:44:23   1446s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.012, MEM:2144.8M
[12/14 20:44:23   1446s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.012, MEM:2144.8M
[12/14 20:44:23   1446s] 
[12/14 20:44:23   1446s] Begin checking placement ... (start mem=2144.8M, init mem=2144.8M)
[12/14 20:44:23   1446s] *info: Placed = 19114          (Fixed = 473)
[12/14 20:44:23   1446s] *info: Unplaced = 0           
[12/14 20:44:23   1446s] Placement Density:52.83%(236757/448147)
[12/14 20:44:23   1446s] Placement Density (including fixed std cells):53.10%(239334/450724)
[12/14 20:44:23   1446s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2144.8M)
[12/14 20:44:23   1446s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/14 20:44:23   1446s] *** optDesign -postRoute ***
[12/14 20:44:23   1446s] DRC Margin: user margin 0.0; extra margin 0
[12/14 20:44:23   1446s] Setup Target Slack: user slack 0
[12/14 20:44:23   1446s] Hold Target Slack: user slack 0
[12/14 20:44:23   1447s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2144.8M
[12/14 20:44:23   1447s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2144.8M
[12/14 20:44:23   1447s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2144.8M
[12/14 20:44:23   1447s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.270, REAL:0.087, MEM:2144.8M
[12/14 20:44:23   1447s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.290, REAL:0.100, MEM:2144.8M
[12/14 20:44:23   1447s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.290, REAL:0.100, MEM:2144.8M
[12/14 20:44:23   1447s] Deleting Cell Server ...
[12/14 20:44:23   1447s] Deleting Lib Analyzer.
[12/14 20:44:23   1447s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:44:23   1447s] Summary for sequential cells identification: 
[12/14 20:44:23   1447s]   Identified SBFF number: 42
[12/14 20:44:23   1447s]   Identified MBFF number: 0
[12/14 20:44:23   1447s]   Identified SB Latch number: 0
[12/14 20:44:23   1447s]   Identified MB Latch number: 0
[12/14 20:44:23   1447s]   Not identified SBFF number: 0
[12/14 20:44:23   1447s]   Not identified MBFF number: 0
[12/14 20:44:23   1447s]   Not identified SB Latch number: 0
[12/14 20:44:23   1447s]   Not identified MB Latch number: 0
[12/14 20:44:23   1447s]   Number of sequential cells which are not FFs: 14
[12/14 20:44:23   1447s] Creating Cell Server, finished. 
[12/14 20:44:23   1447s] 
[12/14 20:44:23   1447s] Deleting Cell Server ...
[12/14 20:44:23   1447s] ** INFO : this run is activating 'postRoute' automaton
[12/14 20:44:23   1447s] Set spgFreeCellsHonorFence to 1
[12/14 20:44:24   1447s] Extraction called for design 'FLT' of instances=19114 and nets=21298 using extraction engine 'postRoute' at effort level 'low' .
[12/14 20:44:24   1447s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/14 20:44:24   1447s] Type 'man IMPEXT-3530' for more detail.
[12/14 20:44:24   1447s] PostRoute (effortLevel low) RC Extraction called for design FLT.
[12/14 20:44:24   1447s] RC Extraction called in multi-corner(3) mode.
[12/14 20:44:24   1447s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/14 20:44:24   1447s] Type 'man IMPEXT-6197' for more detail.
[12/14 20:44:24   1447s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/14 20:44:24   1447s] * Layer Id             : 1 - M1
[12/14 20:44:24   1447s]       Thickness        : 0.6
[12/14 20:44:24   1447s]       Min Width        : 0.14
[12/14 20:44:24   1447s]       Layer Dielectric : 4.1
[12/14 20:44:24   1447s] * Layer Id             : 2 - M2
[12/14 20:44:24   1447s]       Thickness        : 0.6
[12/14 20:44:24   1447s]       Min Width        : 0.16
[12/14 20:44:24   1447s]       Layer Dielectric : 4.1
[12/14 20:44:24   1447s] * Layer Id             : 3 - M3
[12/14 20:44:24   1447s]       Thickness        : 0.6
[12/14 20:44:24   1447s]       Min Width        : 0.16
[12/14 20:44:24   1447s]       Layer Dielectric : 4.1
[12/14 20:44:24   1447s] * Layer Id             : 4 - M4
[12/14 20:44:24   1447s]       Thickness        : 0.6
[12/14 20:44:24   1447s]       Min Width        : 0.16
[12/14 20:44:24   1447s]       Layer Dielectric : 4.1
[12/14 20:44:24   1447s] * Layer Id             : 5 - M5
[12/14 20:44:24   1447s]       Thickness        : 0.6
[12/14 20:44:24   1447s]       Min Width        : 0.16
[12/14 20:44:24   1447s]       Layer Dielectric : 4.1
[12/14 20:44:24   1447s] * Layer Id             : 6 - M6
[12/14 20:44:24   1447s]       Thickness        : 0.6
[12/14 20:44:24   1447s]       Min Width        : 0.16
[12/14 20:44:24   1447s]       Layer Dielectric : 4.1
[12/14 20:44:24   1447s] * Layer Id             : 7 - M7
[12/14 20:44:24   1447s]       Thickness        : 0.6
[12/14 20:44:24   1447s]       Min Width        : 0.16
[12/14 20:44:24   1447s]       Layer Dielectric : 4.1
[12/14 20:44:24   1447s] * Layer Id             : 8 - M8
[12/14 20:44:24   1447s]       Thickness        : 0.6
[12/14 20:44:24   1447s]       Min Width        : 0.16
[12/14 20:44:24   1447s]       Layer Dielectric : 4.1
[12/14 20:44:24   1447s] * Layer Id             : 9 - M9
[12/14 20:44:24   1447s]       Thickness        : 1
[12/14 20:44:24   1447s]       Min Width        : 0.45
[12/14 20:44:24   1447s]       Layer Dielectric : 4.1
[12/14 20:44:24   1447s] extractDetailRC Option : -outfile /tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d -maxResLength 200  -basic
[12/14 20:44:24   1447s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/14 20:44:24   1447s]       RC Corner Indexes            0       1       2   
[12/14 20:44:24   1447s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/14 20:44:24   1447s] Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
[12/14 20:44:24   1447s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:44:24   1447s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:44:24   1447s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:44:24   1447s] Shrink Factor                : 1.00000
[12/14 20:44:24   1447s] Initializing multi-corner resistance tables ...
[12/14 20:44:24   1447s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2144.8M)
[12/14 20:44:24   1447s] Creating parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for storing RC.
[12/14 20:44:24   1448s] Extracted 10.0006% (CPU Time= 0:00:00.6  MEM= 2200.8M)
[12/14 20:44:25   1448s] Extracted 20.0005% (CPU Time= 0:00:00.7  MEM= 2200.8M)
[12/14 20:44:25   1448s] Extracted 30.0004% (CPU Time= 0:00:00.8  MEM= 2200.8M)
[12/14 20:44:25   1448s] Extracted 40.0007% (CPU Time= 0:00:01.0  MEM= 2200.8M)
[12/14 20:44:25   1448s] Extracted 50.0005% (CPU Time= 0:00:01.2  MEM= 2200.8M)
[12/14 20:44:26   1449s] Extracted 60.0004% (CPU Time= 0:00:01.8  MEM= 2204.8M)
[12/14 20:44:26   1449s] Extracted 70.0007% (CPU Time= 0:00:01.9  MEM= 2204.8M)
[12/14 20:44:26   1449s] Extracted 80.0006% (CPU Time= 0:00:02.1  MEM= 2204.8M)
[12/14 20:44:26   1449s] Extracted 90.0005% (CPU Time= 0:00:02.2  MEM= 2204.8M)
[12/14 20:44:27   1450s] Extracted 100% (CPU Time= 0:00:02.8  MEM= 2204.8M)
[12/14 20:44:27   1450s] Number of Extracted Resistors     : 454155
[12/14 20:44:27   1450s] Number of Extracted Ground Cap.   : 474809
[12/14 20:44:27   1450s] Number of Extracted Coupling Cap. : 0
[12/14 20:44:27   1450s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2172.801M)
[12/14 20:44:27   1450s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:44:27   1450s] processing rcdb (/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d) for hinst (top) of cell (FLT);
[12/14 20:44:28   1450s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:01.0, current mem=2172.801M)
[12/14 20:44:28   1450s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:05.0  MEM: 2172.801M)
[12/14 20:44:28   1450s] Unfixed 0 ViaPillar Nets
[12/14 20:44:28   1450s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2154.1M
[12/14 20:44:28   1450s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2154.1M
[12/14 20:44:28   1450s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.017, MEM:2154.1M
[12/14 20:44:28   1450s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.017, MEM:2154.1M
[12/14 20:44:28   1450s] *** Enable all active views. ***
[12/14 20:44:28   1451s] 
[12/14 20:44:28   1451s] Optimization is working on the following views:
[12/14 20:44:28   1451s]   Setup views: func_wc 
[12/14 20:44:28   1451s]   Hold  views:  hold_bc hold_wc 
[12/14 20:44:28   1451s] *info: All cells identified as Buffer and Delay cells:
[12/14 20:44:28   1451s] *info:   with footprint "DELLN1X2" or "NBUFFX2": 
[12/14 20:44:28   1451s] *info: ------------------------------------------------------------------
[12/14 20:44:28   1451s] *info: (dly) DELLN2X2           -  saed90nm_min
[12/14 20:44:28   1451s] *info: (dly) DELLN3X2           -  saed90nm_min
[12/14 20:44:28   1451s] *info: (dly) DELLN1X2           -  saed90nm_min
[12/14 20:44:28   1451s] *info: (dly) NBUFFX32           -  saed90nm_min
[12/14 20:44:28   1451s] *info: (dly) DELLN2X2           -  saed90nm_min
[12/14 20:44:28   1451s] *info: (dly) DELLN3X2           -  saed90nm_min
[12/14 20:44:28   1451s] *info: (dly) DELLN1X2           -  saed90nm_min
[12/14 20:44:28   1451s] *info: (dly) NBUFFX32           -  saed90nm_min
[12/14 20:44:28   1451s] *info: (dly) DELLN2X2           -  saed90nm_min
[12/14 20:44:28   1451s] *info: (dly) DELLN3X2           -  saed90nm_min
[12/14 20:44:28   1451s] *info: (dly) DELLN1X2           -  saed90nm_min
[12/14 20:44:28   1451s] *info: (dly) NBUFFX32           -  saed90nm_min
[12/14 20:44:28   1451s] *info: (buf) NBUFFX2            -  saed90nm_min
[12/14 20:44:28   1451s] *info: (buf) NBUFFX4            -  saed90nm_min
[12/14 20:44:28   1451s] *info: (buf) NBUFFX8            -  saed90nm_min
[12/14 20:44:28   1451s] *info: (buf) NBUFFX16           -  saed90nm_min
[12/14 20:44:28   1451s] *info: (buf) NBUFFX2            -  saed90nm_min
[12/14 20:44:28   1451s] *info: (buf) NBUFFX4            -  saed90nm_min
[12/14 20:44:28   1451s] *info: (buf) NBUFFX8            -  saed90nm_min
[12/14 20:44:28   1451s] *info: (buf) NBUFFX16           -  saed90nm_min
[12/14 20:44:28   1451s] *info: (buf) NBUFFX2            -  saed90nm_min
[12/14 20:44:28   1451s] *info: (buf) NBUFFX4            -  saed90nm_min
[12/14 20:44:28   1451s] *info: (buf) NBUFFX8            -  saed90nm_min
[12/14 20:44:28   1451s] *info: (buf) NBUFFX16           -  saed90nm_min
[12/14 20:44:28   1451s] Unfixed 0 ViaPillar Nets
[12/14 20:44:28   1451s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2154.1M
[12/14 20:44:28   1451s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2154.1M
[12/14 20:44:28   1451s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.015, MEM:2154.1M
[12/14 20:44:28   1451s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.016, MEM:2154.1M
[12/14 20:44:28   1451s] GigaOpt Hold Optimizer is used
[12/14 20:44:28   1451s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:44:28   1451s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2154.1M)
[12/14 20:44:29   1452s] Initializing multi-corner resistance tables ...
[12/14 20:44:29   1452s] End AAE Lib Interpolated Model. (MEM=2154.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:44:29   1452s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:24:12 mem=2154.1M ***
[12/14 20:44:29   1452s] Effort level <high> specified for reg2reg path_group
[12/14 20:44:29   1452s] End AAE Lib Interpolated Model. (MEM=2154.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:44:29   1452s] **INFO: Starting Non-Blocking QThread
[12/14 20:44:29   1452s] **INFO: Distributing 4 CPU to Master 1 CPU and QThread 3 CPU
[12/14 20:44:29   1452s] Non-Blocking console log file: /dev/null
[12/14 20:44:29   1452s] Multi-CPU acceleration using 2 CPU(s).
[12/14 20:44:29   1452s] Info: 1 threads available for lower-level modules during optimization.
[12/14 20:44:29   1452s] #################################################################################
[12/14 20:44:29   1452s] # Design Stage: PostRoute
[12/14 20:44:29   1452s] # Design Name: FLT
[12/14 20:44:29   1452s] # Design Mode: 90nm
[12/14 20:44:29   1452s] # Analysis Mode: MMMC OCV 
[12/14 20:44:29   1452s] # Parasitics Mode: SPEF/RCDB
[12/14 20:44:29   1452s] # Signoff Settings: SI Off 
[12/14 20:44:29   1452s] #################################################################################
[12/14 20:44:29   1453s] Calculate early delays in OCV mode...
[12/14 20:44:29   1453s] Calculate late delays in OCV mode...
[12/14 20:44:29   1453s] Topological Sorting (REAL = 0:00:00.0, MEM = 2144.1M, InitMEM = 2144.1M)
[12/14 20:44:29   1453s] Start delay calculation (fullDC) (1 T). (MEM=2144.12)
[12/14 20:44:29   1453s] End AAE Lib Interpolated Model. (MEM=2164.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:44:32   1455s] Total number of fetched objects 21265
[12/14 20:44:32   1455s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:44:32   1455s] End delay calculation. (MEM=2231.56 CPU=0:00:02.2 REAL=0:00:02.0)
[12/14 20:44:32   1456s] End delay calculation (fullDC). (MEM=2231.56 CPU=0:00:02.7 REAL=0:00:03.0)
[12/14 20:44:32   1456s] *** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 2231.6M) ***
[12/14 20:44:32   1456s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:03.0 totSessionCpu=0:24:17 mem=2199.6M)
[12/14 20:44:32   1456s] Done building cte setup timing graph (fixHold) cpu=0:00:04.7 real=0:00:03.0 totSessionCpu=0:24:17 mem=2199.6M ***
[12/14 20:44:33   1457s] *info: category slack lower bound [L 0.0] default
[12/14 20:44:33   1457s] *info: category slack lower bound [H 0.0] reg2reg 
[12/14 20:44:33   1457s] --------------------------------------------------- 
[12/14 20:44:33   1457s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/14 20:44:33   1457s] --------------------------------------------------- 
[12/14 20:44:33   1457s]          WNS    reg2regWNS
[12/14 20:44:33   1457s]    70.812 ns     71.515 ns
[12/14 20:44:33   1457s] --------------------------------------------------- 
[12/14 20:44:33   1457s]   Timing Snapshot: (REF)
[12/14 20:44:33   1457s]      Weighted WNS: 0.000
[12/14 20:44:33   1457s]       All  PG WNS: 0.000
[12/14 20:44:33   1457s]       High PG WNS: 0.000
[12/14 20:44:33   1457s]       All  PG TNS: 0.000
[12/14 20:44:33   1457s]       High PG TNS: 0.000
[12/14 20:44:33   1457s]    Category Slack: { [L, 70.812] [H, 71.515] }
[12/14 20:44:33   1457s] 
[12/14 20:44:33   1457s] 
[12/14 20:44:33   1457s] Creating Lib Analyzer ...
[12/14 20:44:33   1457s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:44:33   1457s] Summary for sequential cells identification: 
[12/14 20:44:33   1457s]   Identified SBFF number: 42
[12/14 20:44:33   1457s]   Identified MBFF number: 0
[12/14 20:44:33   1457s]   Identified SB Latch number: 0
[12/14 20:44:33   1457s]   Identified MB Latch number: 0
[12/14 20:44:33   1457s]   Not identified SBFF number: 0
[12/14 20:44:33   1457s]   Not identified MBFF number: 0
[12/14 20:44:33   1457s]   Not identified SB Latch number: 0
[12/14 20:44:33   1457s]   Not identified MB Latch number: 0
[12/14 20:44:33   1457s]   Number of sequential cells which are not FFs: 14
[12/14 20:44:33   1457s] Creating Cell Server, finished. 
[12/14 20:44:33   1457s] 
[12/14 20:44:33   1457s]  Visiting view : func_wc
[12/14 20:44:33   1457s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:44:33   1457s]  Visiting view : hold_bc
[12/14 20:44:33   1457s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:44:33   1457s]  Visiting view : hold_tc
[12/14 20:44:33   1457s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:44:33   1457s]  Visiting view : hold_wc
[12/14 20:44:33   1457s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:44:33   1457s]  Setting StdDelay to 51.80
[12/14 20:44:33   1457s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/14 20:44:33   1457s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/14 20:44:33   1457s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/14 20:44:33   1457s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/14 20:44:33   1457s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/14 20:44:33   1457s] 
[12/14 20:44:33   1458s] Creating Lib Analyzer, finished. 
[12/14 20:44:33   1458s]  
   ____________________________________________________________________
__/ message from Non-Blocking QThread

[12/14 20:44:29   1452s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[12/14 20:44:29   1452s] Multithreaded Timing Analysis is initialized with 3 threads
[12/14 20:44:29   1452s] 
[12/14 20:44:29   1452s] Info: 3 threads available for lower-level modules during optimization.
[12/14 20:44:29   1452s] #################################################################################
[12/14 20:44:29   1452s] # Design Stage: PostRoute
[12/14 20:44:29   1452s] # Design Name: FLT
[12/14 20:44:29   1452s] # Design Mode: 90nm
[12/14 20:44:29   1452s] # Analysis Mode: MMMC OCV 
[12/14 20:44:29   1452s] # Parasitics Mode: SPEF/RCDB
[12/14 20:44:29   1452s] # Signoff Settings: SI Off 
[12/14 20:44:29   1452s] #################################################################################
[12/14 20:44:29   1452s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[12/14 20:44:29   1452s] Calculate late delays in OCV mode...
[12/14 20:44:29   1452s] Calculate early delays in OCV mode...
[12/14 20:44:29   1452s] Calculate late delays in OCV mode...
[12/14 20:44:29   1452s] Calculate early delays in OCV mode...
[12/14 20:44:29   1452s] Start delay calculation (fullDC) (3 T). (MEM=0)
[12/14 20:44:29   1452s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/14 20:44:29   1452s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:44:29   1452s] Total number of fetched objects 21265
[12/14 20:44:29   1452s] Total number of fetched objects 21265
[12/14 20:44:29   1452s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:44:29   1452s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:44:29   1452s] End delay calculation. (MEM=0 CPU=0:00:04.8 REAL=0:00:02.0)
[12/14 20:44:29   1452s] End delay calculation (fullDC). (MEM=0 CPU=0:00:05.6 REAL=0:00:02.0)
[12/14 20:44:29   1452s] *** CDM Built up (cpu=0:00:05.7  real=0:00:02.0  mem= 0.0M) ***
[12/14 20:44:29   1452s] *** Done Building Timing Graph (cpu=0:00:07.0 real=0:00:03.0 totSessionCpu=0:01:01 mem=0.0M)
[12/14 20:44:29   1452s] Done building cte hold timing graph (fixHold) cpu=0:00:08.1 real=0:00:03.0 totSessionCpu=0:01:01 mem=0.0M ***
[12/14 20:44:29   1452s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:09.2 real=0:00:04.0 totSessionCpu=0:01:02 mem=7.7M ***
[12/14 20:44:29   1452s] Info: pop threads available for lower-level modules during optimization.
[12/14 20:44:29   1452s] *** QThread HoldInit [finish] : cpu/real = 0:00:09.2/0:00:04.0 (2.3), mem = 7.7M
_______________________________________________________________________
[12/14 20:44:33   1466s] Info: pop threads available for lower-level modules during optimization.
[12/14 20:44:33   1466s] Restoring autoViewHoldTargetSlack: 0
[12/14 20:44:34   1466s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2231.6M
[12/14 20:44:34   1466s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2231.6M
[12/14 20:44:34   1466s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.016, MEM:2231.6M
[12/14 20:44:34   1466s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.016, MEM:2231.6M
[12/14 20:44:34   1466s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_wc
Hold  views included:
 hold_bc hold_wc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 70.813  | 71.515  | 70.813  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.085  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.830%
------------------------------------------------------------
Deleting Cell Server ...
[12/14 20:44:34   1466s] Deleting Lib Analyzer.
[12/14 20:44:34   1466s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:44:34   1466s] Summary for sequential cells identification: 
[12/14 20:44:34   1466s]   Identified SBFF number: 42
[12/14 20:44:34   1466s]   Identified MBFF number: 0
[12/14 20:44:34   1466s]   Identified SB Latch number: 0
[12/14 20:44:34   1466s]   Identified MB Latch number: 0
[12/14 20:44:34   1466s]   Not identified SBFF number: 0
[12/14 20:44:34   1466s]   Not identified MBFF number: 0
[12/14 20:44:34   1466s]   Not identified SB Latch number: 0
[12/14 20:44:34   1466s]   Not identified MB Latch number: 0
[12/14 20:44:34   1466s]   Number of sequential cells which are not FFs: 14
[12/14 20:44:34   1466s] Creating Cell Server, finished. 
[12/14 20:44:34   1466s] 
[12/14 20:44:34   1466s] Deleting Cell Server ...
[12/14 20:44:34   1466s] 
[12/14 20:44:34   1466s] Creating Lib Analyzer ...
[12/14 20:44:34   1466s] Creating Cell Server ...(0, 0, 0, 0)
[12/14 20:44:34   1466s] Summary for sequential cells identification: 
[12/14 20:44:34   1466s]   Identified SBFF number: 42
[12/14 20:44:34   1466s]   Identified MBFF number: 0
[12/14 20:44:34   1466s]   Identified SB Latch number: 0
[12/14 20:44:34   1466s]   Identified MB Latch number: 0
[12/14 20:44:34   1466s]   Not identified SBFF number: 0
[12/14 20:44:34   1466s]   Not identified MBFF number: 0
[12/14 20:44:34   1466s]   Not identified SB Latch number: 0
[12/14 20:44:34   1466s]   Not identified MB Latch number: 0
[12/14 20:44:34   1466s]   Number of sequential cells which are not FFs: 14
[12/14 20:44:34   1466s] Creating Cell Server, finished. 
[12/14 20:44:34   1466s] 
[12/14 20:44:34   1466s]  Visiting view : func_wc
[12/14 20:44:34   1466s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:44:34   1466s]  Visiting view : hold_bc
[12/14 20:44:34   1466s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/14 20:44:34   1466s]  Visiting view : hold_tc
[12/14 20:44:34   1466s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/14 20:44:34   1466s]  Visiting view : hold_wc
[12/14 20:44:34   1466s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/14 20:44:34   1466s]  Setting StdDelay to 51.80
[12/14 20:44:34   1466s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/14 20:44:34   1466s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/14 20:44:34   1466s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/14 20:44:34   1466s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/14 20:44:34   1466s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/14 20:44:34   1466s] 
[12/14 20:44:34   1466s] Creating Lib Analyzer, finished. 
[12/14 20:44:34   1466s] 
[12/14 20:44:34   1466s] *Info: minBufDelay = 160.5 ps, libStdDelay = 51.8 ps, minBufSize = 5529600 (6.0)
[12/14 20:44:34   1466s] *Info: worst delay setup view: func_wc
[12/14 20:44:34   1466s] Footprint list for hold buffering (delay unit: ps)
[12/14 20:44:34   1466s] =================================================================
[12/14 20:44:34   1466s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[12/14 20:44:34   1466s] ------------------------------------------------------------------
[12/14 20:44:34   1466s] *Info:       26.1       6.15    6.0  21.70 NBUFFX2 (INP,Z)
[12/14 20:44:34   1466s] *Info:       38.8       5.90   11.0  11.75 NBUFFX4 (INP,Z)
[12/14 20:44:34   1466s] *Info:       36.7       5.80   16.0   6.49 NBUFFX8 (INP,Z)
[12/14 20:44:34   1466s] *Info:       97.8       8.52   16.0  24.39 DELLN1X2 (INP,Z)
[12/14 20:44:34   1466s] *Info:      153.1      12.44   17.0  28.83 DELLN2X2 (INP,Z)
[12/14 20:44:34   1466s] *Info:      233.2      11.91   24.0  26.74 DELLN3X2 (INP,Z)
[12/14 20:44:34   1466s] *Info:       37.4       5.68   29.0   3.75 NBUFFX16 (INP,Z)
[12/14 20:44:34   1466s] *Info:       75.7       5.28   60.0   2.24 NBUFFX32 (INP,Z)
[12/14 20:44:34   1466s] =================================================================
[12/14 20:44:34   1466s] **optDesign ... cpu = 0:00:20, real = 0:00:11, mem = 1494.7M, totSessionCpu=0:24:27 **
[12/14 20:44:34   1467s] ### Creating LA Mngr. totSessionCpu=0:24:27 mem=2162.7M
[12/14 20:44:34   1467s] ### Creating LA Mngr, finished. totSessionCpu=0:24:27 mem=2162.7M
[12/14 20:44:34   1467s] ### Creating LA Mngr. totSessionCpu=0:24:27 mem=2314.2M
[12/14 20:44:34   1467s] ### Creating LA Mngr, finished. totSessionCpu=0:24:27 mem=2314.2M
[12/14 20:44:34   1467s] gigaOpt Hold fixing search radius: 115.200000 Microns (40 stdCellHgt)
[12/14 20:44:34   1467s] gigaOpt Hold fixing search radius on new term: 14.400000 Microns (5 stdCellHgt)
[12/14 20:44:34   1467s] *info: Run optDesign holdfix with 4 threads.
[12/14 20:44:35   1467s] Info: 8 clock nets excluded from IPO operation.
[12/14 20:44:35   1467s] --------------------------------------------------- 
[12/14 20:44:35   1467s]    Hold Timing Summary  - Initial 
[12/14 20:44:35   1467s] --------------------------------------------------- 
[12/14 20:44:35   1467s]  Target slack:       0.0000 ns
[12/14 20:44:35   1467s]  View: hold_bc 
[12/14 20:44:35   1467s]    WNS:       0.0050
[12/14 20:44:35   1467s]    TNS:       0.0000
[12/14 20:44:35   1467s]    VP :            0
[12/14 20:44:35   1467s]    Worst hold path end point: FF_FLT_IN/Q_DO_regx22x/D 
[12/14 20:44:35   1467s] --------------------------------------------------- 
[12/14 20:44:35   1467s]    Setup Timing Summary  - Initial 
[12/14 20:44:35   1467s] --------------------------------------------------- 
[12/14 20:44:35   1467s]  Target slack: 0.000 ns
[12/14 20:44:35   1467s]  View: func_wc 
[12/14 20:44:35   1467s]    WNS:      70.8125
[12/14 20:44:35   1467s]    TNS:       0.0000
[12/14 20:44:35   1467s]    VP :            0
[12/14 20:44:35   1467s]    Worst setup path end point:sta_FLT_Out_DO[22] 
[12/14 20:44:35   1467s] --------------------------------------------------- 
[12/14 20:44:35   1467s] *** Hold timing is met. Hold fixing is not needed 
[12/14 20:44:35   1467s] **INFO: total 1 insts, 0 nets marked don't touch
[12/14 20:44:35   1467s] **INFO: total 1 insts, 0 nets marked don't touch DB property
[12/14 20:44:35   1467s] **INFO: total 1 insts, 0 nets unmarked don't touch

[12/14 20:44:35   1467s] *** Enable all active views. ***
[12/14 20:44:35   1467s] Set spgFreeCellsHonorFence to 1
[12/14 20:44:35   1467s] Reported timing to dir ./timingReports
[12/14 20:44:35   1467s] **optDesign ... cpu = 0:00:21, real = 0:00:12, mem = 1568.4M, totSessionCpu=0:24:27 **
[12/14 20:44:35   1467s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2234.6M
[12/14 20:44:35   1467s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2234.6M
[12/14 20:44:35   1467s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.016, MEM:2234.6M
[12/14 20:44:35   1467s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.016, MEM:2234.6M
[12/14 20:44:35   1467s] End AAE Lib Interpolated Model. (MEM=2234.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:44:35   1467s] **INFO: Starting Blocking QThread with 4 CPU
[12/14 20:44:35   1467s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/14 20:44:35   1467s] Multi-CPU acceleration using 4 CPU(s).
[12/14 20:44:35   1467s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[12/14 20:44:35   1467s] Multithreaded Timing Analysis is initialized with 4 threads
[12/14 20:44:35   1467s] 
[12/14 20:44:35   1467s] #################################################################################
[12/14 20:44:35   1467s] # Design Stage: PostRoute
[12/14 20:44:35   1467s] # Design Name: FLT
[12/14 20:44:35   1467s] # Design Mode: 90nm
[12/14 20:44:35   1467s] # Analysis Mode: MMMC OCV 
[12/14 20:44:35   1467s] # Parasitics Mode: SPEF/RCDB
[12/14 20:44:35   1467s] # Signoff Settings: SI Off 
[12/14 20:44:35   1467s] #################################################################################
[12/14 20:44:35   1467s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[12/14 20:44:35   1467s] Calculate late delays in OCV mode...
[12/14 20:44:35   1467s] Calculate early delays in OCV mode...
[12/14 20:44:35   1467s] Calculate late delays in OCV mode...
[12/14 20:44:35   1467s] Calculate early delays in OCV mode...
[12/14 20:44:35   1467s] Start delay calculation (fullDC) (4 T). (MEM=0)
[12/14 20:44:35   1467s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/14 20:44:35   1467s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:44:35   1467s] Total number of fetched objects 21265
[12/14 20:44:35   1467s] Total number of fetched objects 21265
[12/14 20:44:35   1467s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:44:35   1467s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:44:35   1467s] End delay calculation. (MEM=8.40234 CPU=0:00:05.0 REAL=0:00:01.0)
[12/14 20:44:35   1467s] End delay calculation (fullDC). (MEM=8.40234 CPU=0:00:05.8 REAL=0:00:01.0)
[12/14 20:44:35   1467s] *** CDM Built up (cpu=0:00:05.9  real=0:00:01.0  mem= 8.4M) ***
[12/14 20:44:35   1467s] *** Done Building Timing Graph (cpu=0:00:07.0 real=0:00:02.0 totSessionCpu=0:01:09 mem=0.0M)
[12/14 20:44:35   1467s] *** QThread HoldRpt [finish] : cpu/real = 0:00:08.4/0:00:03.0 (2.8), mem = 0.0M
[12/14 20:44:38   1474s]  
_______________________________________________________________________
[12/14 20:44:41   1477s] 
------------------------------------------------------------
     optDesign Final Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_wc 
Hold  views included:
 hold_bc hold_wc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 70.813  | 71.515  | 70.813  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.085  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.830%
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:09.8, REAL=0:00:06.0, MEM=2216.4M
[12/14 20:44:41   1477s] **optDesign ... cpu = 0:00:31, real = 0:00:18, mem = 1574.6M, totSessionCpu=0:24:37 **
[12/14 20:44:41   1477s] *** Finished optDesign ***
[12/14 20:44:41   1477s] 
[12/14 20:44:41   1477s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:31.8 real=0:00:19.2)
[12/14 20:44:41   1477s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:44:41   1477s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:03.7 real=0:00:04.6)
[12/14 20:44:41   1477s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.0 real=0:00:00.3)
[12/14 20:44:41   1477s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:15.5 real=0:00:06.3)
[12/14 20:44:41   1477s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/14 20:44:41   1477s] Info: pop threads available for lower-level modules during optimization.
[12/14 20:44:41   1477s] Deleting Lib Analyzer.
[12/14 20:44:41   1477s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:44:41   1477s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:44:41   1477s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2238.4M)
[12/14 20:44:42   1477s] Info: Destroy the CCOpt slew target map.
[12/14 20:44:42   1477s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[12/14 20:44:42   1477s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[12/14 20:44:42   1477s] <CMD> checkRoute
[12/14 20:44:42   1477s] All 21265 nets 74133 terms of cell FLT are properly connected
[12/14 20:44:42   1477s] <CMD> addFiller -cell {SHFILL128 SHFILL64 SHFILL3 SHFILL2 SHFILL1} -prefix FILLCORE
[12/14 20:44:42   1477s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/14 20:44:42   1477s] Type 'man IMPSP-5217' for more detail.
[12/14 20:44:42   1477s] OPERPROF: Starting DPlace-Init at level 1, MEM:2238.4M
[12/14 20:44:42   1477s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2238.4M
[12/14 20:44:42   1477s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2238.4M
[12/14 20:44:42   1477s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2238.4M
[12/14 20:44:42   1477s] Core basic site is unit
[12/14 20:44:42   1477s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:44:42   1477s] Mark StBox On SiteArr starts
[12/14 20:44:42   1478s] Mark StBox On SiteArr ends
[12/14 20:44:42   1478s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.610, REAL:0.329, MEM:2238.4M
[12/14 20:44:42   1478s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.620, REAL:0.337, MEM:2238.4M
[12/14 20:44:42   1478s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.620, REAL:0.337, MEM:2238.4M
[12/14 20:44:42   1478s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:00.0, mem=2238.4MB).
[12/14 20:44:42   1478s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.640, REAL:0.362, MEM:2238.4M
[12/14 20:44:42   1478s]   Signal wire search tree: 453350 elements. (cpu=0:00:00.1, mem=0.0M)
[12/14 20:44:44   1479s] For 68010 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/14 20:44:44   1479s] *INFO: Adding fillers to module FF_cos_OUT.
[12/14 20:44:44   1479s] *INFO:   Added 218 filler insts (cell SHFILL128 / prefix FILLCORE_PD_CORE).
[12/14 20:44:44   1479s] *INFO:   Added 250 filler insts (cell SHFILL64 / prefix FILLCORE_PD_CORE).
[12/14 20:44:44   1479s] *INFO:   Added 55985 filler insts (cell SHFILL3 / prefix FILLCORE_PD_CORE).
[12/14 20:44:44   1479s] *INFO:   Added 5787 filler insts (cell SHFILL2 / prefix FILLCORE_PD_CORE).
[12/14 20:44:44   1479s] *INFO:   Added 5940 filler insts (cell SHFILL1 / prefix FILLCORE_PD_CORE).
[12/14 20:44:44   1479s] *INFO: Total 68180 filler insts added - prefix FILLCORE_PD_CORE (CPU: 0:00:02.2).
[12/14 20:44:44   1479s] For 170 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/14 20:44:44   1480s] <CMD> ecoRoute -target
[12/14 20:44:44   1480s] #% Begin globalDetailRoute (date=12/14 20:44:44, mem=1563.9M)
[12/14 20:44:44   1480s] 
[12/14 20:44:44   1480s] globalDetailRoute -target
[12/14 20:44:44   1480s] 
[12/14 20:44:44   1480s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[12/14 20:44:44   1480s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[12/14 20:44:44   1480s] #setNanoRouteMode -routeBottomRoutingLayer 2
[12/14 20:44:44   1480s] #setNanoRouteMode -routeInsertAntennaDiode true
[12/14 20:44:44   1480s] #setNanoRouteMode -routeTopRoutingLayer 9
[12/14 20:44:44   1480s] #setNanoRouteMode -routeWithEco true
[12/14 20:44:44   1480s] #setNanoRouteMode -routeWithSiDriven true
[12/14 20:44:44   1480s] #setNanoRouteMode -routeWithTimingDriven false
[12/14 20:44:44   1480s] #setNanoRouteMode -routeWithViaInPin "true"
[12/14 20:44:44   1480s] #Start globalDetailRoute on Sat Dec 14 20:44:44 2019
[12/14 20:44:44   1480s] #
[12/14 20:44:44   1480s] ### Net info: total nets: 21298
[12/14 20:44:44   1480s] ### Net info: dirty nets: 0
[12/14 20:44:44   1480s] ### Net info: marked as disconnected nets: 0
[12/14 20:44:45   1481s] ### Net info: fully routed nets: 20950
[12/14 20:44:45   1481s] ### Net info: trivial (single pin) nets: 0
[12/14 20:44:45   1481s] ### Net info: unrouted nets: 348
[12/14 20:44:45   1481s] ### Net info: re-extraction nets: 0
[12/14 20:44:45   1481s] ### Net info: ignored nets: 0
[12/14 20:44:45   1481s] ### Net info: skip routing nets: 0
[12/14 20:44:45   1481s] ### import route signature (87) =  264515687
[12/14 20:44:45   1481s] ### import violation signature (83) = 1905142130
[12/14 20:44:45   1481s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 0.9000 for LAYER M9. This will cause routability problems for NanoRoute.
[12/14 20:44:45   1481s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[12/14 20:44:45   1481s] #RTESIG:78da8d91314fc330148499f91527b7439068f08be3c41e8bd435a0aab0464e70a30aab46
[12/14 20:44:45   1481s] #       b1f3ff093021b571bd3df97cf7ddf36afdbedb83519d93d804ae554b68f6a43851bda18a
[12/14 20:44:45   1481s] #       174f54b7f3d5db33bb5fad5f5e0f8506fbf221b6bd71ae33fd27f06f64c8421c4fe7e111
[12/14 20:44:45   1481s] #       53b023828d719e1efe5e9715e23859649df7eea282b806e5fcf7203b3a6fe215270966a6
[12/14 20:44:45   1481s] #       e897032b2570342e2c452a99a4d24a4252ae9258c4e78aa94022c1c1b6cd61d734db65fe
[12/14 20:44:45   1481s] #       59aa50203b9da31dec7859234a9d5cab903770095d810dbd75aeed4cb01f09b692d2df29
[12/14 20:44:45   1481s] #       494027f86521d23ea2b84123d31de5bc50f6e374b5dcdd37ba4cf001
[12/14 20:44:45   1481s] #
[12/14 20:44:45   1481s] #WARNING (NRDB-942) Reset routeExpWithEcoForShielding to false because there is no existing shielding wire.
[12/14 20:44:45   1481s] #RTESIG:78da8d91314fc330148499f91527b7439068f08be3c41e8bd435a0aab0464e70a30aab46
[12/14 20:44:45   1481s] #       b1f3ff093021b571bd3df97cf7ddf36afdbedb83519d93d804ae554b68f6a43851bda18a
[12/14 20:44:45   1481s] #       174f54b7f3d5db33bb5fad5f5e0f8506fbf221b6bd71ae33fd27f06f64c8421c4fe7e111
[12/14 20:44:45   1481s] #       53b023828d719e1efe5e9715e23859649df7eea282b806e5fcf7203b3a6fe215270966a6
[12/14 20:44:45   1481s] #       e897032b2570342e2c452a99a4d24a4252ae9258c4e78aa94022c1c1b6cd61d734db65fe
[12/14 20:44:45   1481s] #       59aa50203b9da31dec7859234a9d5cab903770095d810dbd75aeed4cb01f09b692d2df29
[12/14 20:44:45   1481s] #       494027f86521d23ea2b84123d31de5bc50f6e374b5dcdd37ba4cf001
[12/14 20:44:45   1481s] #
[12/14 20:44:45   1481s] #Using multithreading with 4 threads.
[12/14 20:44:45   1482s] #Start routing data preparation on Sat Dec 14 20:44:45 2019
[12/14 20:44:45   1482s] #
[12/14 20:44:45   1482s] #Minimum voltage of a net in the design = 0.000.
[12/14 20:44:45   1482s] #Maximum voltage of a net in the design = 1.320.
[12/14 20:44:45   1482s] #Voltage range [0.000 - 0.000] has 1 net.
[12/14 20:44:45   1482s] #Voltage range [0.700 - 1.320] has 1 net.
[12/14 20:44:45   1482s] #Voltage range [0.000 - 1.320] has 21296 nets.
[12/14 20:44:45   1482s] # M1           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.290
[12/14 20:44:45   1482s] # M2           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:44:45   1482s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:44:45   1482s] # M3           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:44:45   1482s] # M4           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:44:45   1482s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:44:45   1482s] # M5           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:44:45   1482s] # M6           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:44:45   1482s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:44:45   1482s] # M7           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:44:45   1482s] # M8           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:44:45   1482s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:44:45   1482s] # M9           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.935
[12/14 20:44:45   1482s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:44:46   1482s] #Regenerating Ggrids automatically.
[12/14 20:44:46   1482s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.320.
[12/14 20:44:46   1482s] #Using automatically generated G-grids.
[12/14 20:44:46   1482s] #Done routing data preparation.
[12/14 20:44:46   1482s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1514.62 (MB), peak = 2209.54 (MB)
[12/14 20:44:46   1482s] #Merging special wires using 4 threads...
[12/14 20:44:46   1483s] #
[12/14 20:44:46   1483s] #Finished routing data preparation on Sat Dec 14 20:44:46 2019
[12/14 20:44:46   1483s] #
[12/14 20:44:46   1483s] #Cpu time = 00:00:01
[12/14 20:44:46   1483s] #Elapsed time = 00:00:01
[12/14 20:44:46   1483s] #Increased memory = 7.25 (MB)
[12/14 20:44:46   1483s] #Total memory = 1515.22 (MB)
[12/14 20:44:46   1483s] #Peak memory = 2209.54 (MB)
[12/14 20:44:46   1483s] #
[12/14 20:44:46   1483s] #
[12/14 20:44:46   1483s] #Start global routing on Sat Dec 14 20:44:46 2019
[12/14 20:44:46   1483s] #
[12/14 20:44:46   1483s] #WARNING (NRGR-22) Design is already detail routed.
[12/14 20:44:46   1483s] ### route signature (90) =  966245163
[12/14 20:44:46   1483s] ### violation signature (86) = 1905142130
[12/14 20:44:46   1483s] ### route signature (93) =  536749209
[12/14 20:44:46   1483s] ### violation signature (89) = 1905142130
[12/14 20:44:46   1484s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/14 20:44:46   1484s] #Cpu time = 00:00:02
[12/14 20:44:46   1484s] #Elapsed time = 00:00:01
[12/14 20:44:46   1484s] #Increased memory = 7.32 (MB)
[12/14 20:44:46   1484s] #Total memory = 1515.29 (MB)
[12/14 20:44:46   1484s] #Peak memory = 2209.54 (MB)
[12/14 20:44:46   1484s] #Using multithreading with 4 threads.
[12/14 20:44:47   1484s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/14 20:44:47   1484s] #
[12/14 20:44:47   1484s] #Start Detail Routing..
[12/14 20:44:47   1484s] #start initial detail routing ...
[12/14 20:44:47   1484s] ### For initial detail routing, marked 20950 dont-route nets (design has 2 dirty nets, 0 dirty-areas, has valid drcs, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[12/14 20:44:47   1484s] #   number of violations = 0
[12/14 20:44:47   1484s] #170 out of 87294 instances (0.2%) need to be verified(marked ipoed), dirty area = 0.1%.
[12/14 20:44:47   1484s] #2.0% of the total area is being checked for drcs
[12/14 20:44:47   1485s] #2.0% of the total area was checked
[12/14 20:44:47   1485s] #   number of violations = 0
[12/14 20:44:47   1485s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1575.42 (MB), peak = 2209.54 (MB)
[12/14 20:44:47   1485s] #start 1st optimization iteration ...
[12/14 20:44:47   1486s] #   number of violations = 0
[12/14 20:44:47   1486s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1575.43 (MB), peak = 2209.54 (MB)
[12/14 20:44:47   1486s] #Complete Detail Routing.
[12/14 20:44:47   1486s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:44:47   1486s] #Total wire length = 756182 um.
[12/14 20:44:47   1486s] #Total half perimeter of net bounding box = 596127 um.
[12/14 20:44:47   1486s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:44:47   1486s] #Total wire length on LAYER M2 = 179208 um.
[12/14 20:44:47   1486s] #Total wire length on LAYER M3 = 275720 um.
[12/14 20:44:47   1486s] #Total wire length on LAYER M4 = 95107 um.
[12/14 20:44:47   1486s] #Total wire length on LAYER M5 = 86657 um.
[12/14 20:44:47   1486s] #Total wire length on LAYER M6 = 60799 um.
[12/14 20:44:47   1486s] #Total wire length on LAYER M7 = 12742 um.
[12/14 20:44:47   1486s] #Total wire length on LAYER M8 = 44974 um.
[12/14 20:44:47   1486s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:44:47   1486s] #Total number of vias = 179400
[12/14 20:44:47   1486s] #Up-Via Summary (total 179400):
[12/14 20:44:47   1486s] #           
[12/14 20:44:47   1486s] #-----------------------
[12/14 20:44:47   1486s] # M1              73750
[12/14 20:44:47   1486s] # M2              62254
[12/14 20:44:47   1486s] # M3              23091
[12/14 20:44:47   1486s] # M4               9628
[12/14 20:44:47   1486s] # M5               6612
[12/14 20:44:47   1486s] # M6               2086
[12/14 20:44:47   1486s] # M7               1934
[12/14 20:44:47   1486s] # M8                 45
[12/14 20:44:47   1486s] #-----------------------
[12/14 20:44:47   1486s] #                179400 
[12/14 20:44:47   1486s] #
[12/14 20:44:47   1486s] #Total number of DRC violations = 0
[12/14 20:44:48   1486s] ### route signature (100) = 1513557550
[12/14 20:44:48   1486s] ### violation signature (96) = 1905142130
[12/14 20:44:48   1486s] #Cpu time = 00:00:03
[12/14 20:44:48   1486s] #Elapsed time = 00:00:01
[12/14 20:44:48   1486s] #Increased memory = 4.01 (MB)
[12/14 20:44:48   1486s] #Total memory = 1519.30 (MB)
[12/14 20:44:48   1486s] #Peak memory = 2209.54 (MB)
[12/14 20:44:48   1486s] #detailRoute Statistics:
[12/14 20:44:48   1486s] #Cpu time = 00:00:03
[12/14 20:44:48   1486s] #Elapsed time = 00:00:01
[12/14 20:44:48   1486s] #Increased memory = 4.01 (MB)
[12/14 20:44:48   1486s] #Total memory = 1519.30 (MB)
[12/14 20:44:48   1486s] #Peak memory = 2209.54 (MB)
[12/14 20:44:48   1486s] ### export route signature (101) = 1513557550
[12/14 20:44:48   1487s] #
[12/14 20:44:48   1487s] #globalDetailRoute statistics:
[12/14 20:44:48   1487s] #Cpu time = 00:00:07
[12/14 20:44:48   1487s] #Elapsed time = 00:00:04
[12/14 20:44:48   1487s] #Increased memory = -97.62 (MB)
[12/14 20:44:48   1487s] #Total memory = 1466.28 (MB)
[12/14 20:44:48   1487s] #Peak memory = 2209.54 (MB)
[12/14 20:44:48   1487s] #Number of warnings = 8
[12/14 20:44:48   1487s] #Total number of warnings = 118
[12/14 20:44:48   1487s] #Number of fails = 0
[12/14 20:44:48   1487s] #Total number of fails = 0
[12/14 20:44:48   1487s] #Complete globalDetailRoute on Sat Dec 14 20:44:48 2019
[12/14 20:44:48   1487s] #
[12/14 20:44:48   1487s] #% End globalDetailRoute (date=12/14 20:44:48, total cpu=0:00:07.5, real=0:00:04.0, peak res=1575.4M, current mem=1466.5M)
[12/14 20:44:48   1487s] ### 
[12/14 20:44:48   1487s] ###   Scalability Statistics
[12/14 20:44:48   1487s] ### 
[12/14 20:44:48   1487s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:44:48   1487s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[12/14 20:44:48   1487s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:44:48   1487s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/14 20:44:48   1487s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/14 20:44:48   1487s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/14 20:44:48   1487s] ###   DB Import                     |        00:00:02|        00:00:01|             1.0|
[12/14 20:44:48   1487s] ###   DB Export                     |        00:00:01|        00:00:00|             1.0|
[12/14 20:44:48   1487s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/14 20:44:48   1487s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[12/14 20:44:48   1487s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/14 20:44:48   1487s] ###   Detail Routing                |        00:00:02|        00:00:01|             2.4|
[12/14 20:44:48   1487s] ###   Entire Command                |        00:00:08|        00:00:04|             1.8|
[12/14 20:44:48   1487s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:44:48   1487s] ### 
[12/14 20:44:48   1487s] <CMD> checkFiller
[12/14 20:44:48   1487s] OPERPROF: Starting DPlace-Init at level 1, MEM:2172.1M
[12/14 20:44:48   1487s] #spOpts: mergeVia=F 
[12/14 20:44:48   1487s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2172.1M
[12/14 20:44:48   1487s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2172.1M
[12/14 20:44:48   1487s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2172.1M
[12/14 20:44:48   1487s] Core basic site is unit
[12/14 20:44:48   1487s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/14 20:44:48   1487s] Mark StBox On SiteArr starts
[12/14 20:44:48   1487s] Mark StBox On SiteArr ends
[12/14 20:44:48   1487s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.230, REAL:0.080, MEM:2172.1M
[12/14 20:44:48   1487s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.250, REAL:0.102, MEM:2172.1M
[12/14 20:44:48   1487s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.250, REAL:0.102, MEM:2172.1M
[12/14 20:44:48   1488s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2172.1MB).
[12/14 20:44:48   1488s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.158, MEM:2172.1M
[12/14 20:44:48   1488s] *INFO: Total number of gaps found: 0
[12/14 20:44:48   1488s] <CMD> timeDesign -postRoute -expandedViews -outDir reports/06_timedesign_postrouteOpt
[12/14 20:44:49   1488s] *** Enable all active views. ***
[12/14 20:44:49   1488s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/14 20:44:49   1488s] Extraction called for design 'FLT' of instances=87294 and nets=21298 using extraction engine 'postRoute' at effort level 'low' .
[12/14 20:44:49   1488s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/14 20:44:49   1488s] Type 'man IMPEXT-3530' for more detail.
[12/14 20:44:49   1488s] PostRoute (effortLevel low) RC Extraction called for design FLT.
[12/14 20:44:49   1488s] RC Extraction called in multi-corner(3) mode.
[12/14 20:44:49   1488s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/14 20:44:49   1488s] Type 'man IMPEXT-6197' for more detail.
[12/14 20:44:49   1488s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/14 20:44:49   1488s] * Layer Id             : 1 - M1
[12/14 20:44:49   1488s]       Thickness        : 0.6
[12/14 20:44:49   1488s]       Min Width        : 0.14
[12/14 20:44:49   1488s]       Layer Dielectric : 4.1
[12/14 20:44:49   1488s] * Layer Id             : 2 - M2
[12/14 20:44:49   1488s]       Thickness        : 0.6
[12/14 20:44:49   1488s]       Min Width        : 0.16
[12/14 20:44:49   1488s]       Layer Dielectric : 4.1
[12/14 20:44:49   1488s] * Layer Id             : 3 - M3
[12/14 20:44:49   1488s]       Thickness        : 0.6
[12/14 20:44:49   1488s]       Min Width        : 0.16
[12/14 20:44:49   1488s]       Layer Dielectric : 4.1
[12/14 20:44:49   1488s] * Layer Id             : 4 - M4
[12/14 20:44:49   1488s]       Thickness        : 0.6
[12/14 20:44:49   1488s]       Min Width        : 0.16
[12/14 20:44:49   1488s]       Layer Dielectric : 4.1
[12/14 20:44:49   1488s] * Layer Id             : 5 - M5
[12/14 20:44:49   1488s]       Thickness        : 0.6
[12/14 20:44:49   1488s]       Min Width        : 0.16
[12/14 20:44:49   1488s]       Layer Dielectric : 4.1
[12/14 20:44:49   1488s] * Layer Id             : 6 - M6
[12/14 20:44:49   1488s]       Thickness        : 0.6
[12/14 20:44:49   1488s]       Min Width        : 0.16
[12/14 20:44:49   1488s]       Layer Dielectric : 4.1
[12/14 20:44:49   1488s] * Layer Id             : 7 - M7
[12/14 20:44:49   1488s]       Thickness        : 0.6
[12/14 20:44:49   1488s]       Min Width        : 0.16
[12/14 20:44:49   1488s]       Layer Dielectric : 4.1
[12/14 20:44:49   1488s] * Layer Id             : 8 - M8
[12/14 20:44:49   1488s]       Thickness        : 0.6
[12/14 20:44:49   1488s]       Min Width        : 0.16
[12/14 20:44:49   1488s]       Layer Dielectric : 4.1
[12/14 20:44:49   1488s] * Layer Id             : 9 - M9
[12/14 20:44:49   1488s]       Thickness        : 1
[12/14 20:44:49   1488s]       Min Width        : 0.45
[12/14 20:44:49   1488s]       Layer Dielectric : 4.1
[12/14 20:44:49   1488s] extractDetailRC Option : -outfile /tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d -maxResLength 200  -basic
[12/14 20:44:49   1488s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/14 20:44:49   1488s]       RC Corner Indexes            0       1       2   
[12/14 20:44:49   1488s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/14 20:44:49   1488s] Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
[12/14 20:44:49   1488s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:44:49   1488s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:44:49   1488s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:44:49   1488s] Shrink Factor                : 1.00000
[12/14 20:44:49   1488s] Initializing multi-corner resistance tables ...
[12/14 20:44:49   1489s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2122.3M)
[12/14 20:44:49   1489s] Creating parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for storing RC.
[12/14 20:44:50   1489s] Extracted 10.0005% (CPU Time= 0:00:00.6  MEM= 2162.3M)
[12/14 20:44:50   1489s] Extracted 20.0007% (CPU Time= 0:00:00.7  MEM= 2162.3M)
[12/14 20:44:50   1489s] Extracted 30.0004% (CPU Time= 0:00:00.8  MEM= 2162.3M)
[12/14 20:44:50   1489s] Extracted 40.0006% (CPU Time= 0:00:01.0  MEM= 2162.3M)
[12/14 20:44:50   1490s] Extracted 50.0007% (CPU Time= 0:00:01.2  MEM= 2162.3M)
[12/14 20:44:51   1490s] Extracted 60.0005% (CPU Time= 0:00:01.8  MEM= 2166.3M)
[12/14 20:44:51   1490s] Extracted 70.0007% (CPU Time= 0:00:02.0  MEM= 2166.3M)
[12/14 20:44:51   1490s] Extracted 80.0004% (CPU Time= 0:00:02.1  MEM= 2166.3M)
[12/14 20:44:51   1491s] Extracted 90.0006% (CPU Time= 0:00:02.2  MEM= 2166.3M)
[12/14 20:44:52   1491s] Extracted 100% (CPU Time= 0:00:02.9  MEM= 2166.3M)
[12/14 20:44:52   1491s] Number of Extracted Resistors     : 453128
[12/14 20:44:52   1491s] Number of Extracted Ground Cap.   : 473782
[12/14 20:44:52   1491s] Number of Extracted Coupling Cap. : 0
[12/14 20:44:52   1491s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2150.270M)
[12/14 20:44:52   1491s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:44:52   1491s] processing rcdb (/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d) for hinst (top) of cell (FLT);
[12/14 20:44:52   1492s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2150.270M)
[12/14 20:44:52   1492s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.6  Real Time: 0:00:03.0  MEM: 2150.270M)
[12/14 20:44:52   1492s] Effort level <high> specified for reg2reg path_group
[12/14 20:44:53   1493s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2146.3M
[12/14 20:44:53   1493s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2146.3M
[12/14 20:44:53   1493s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2146.3M
[12/14 20:44:53   1493s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.280, REAL:0.096, MEM:2146.2M
[12/14 20:44:53   1493s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.310, REAL:0.125, MEM:2146.2M
[12/14 20:44:53   1493s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.310, REAL:0.125, MEM:2146.2M
[12/14 20:44:53   1493s] #################################################################################
[12/14 20:44:53   1493s] # Design Stage: PostRoute
[12/14 20:44:53   1493s] # Design Name: FLT
[12/14 20:44:53   1493s] # Design Mode: 90nm
[12/14 20:44:53   1493s] # Analysis Mode: MMMC OCV 
[12/14 20:44:53   1493s] # Parasitics Mode: SPEF/RCDB
[12/14 20:44:53   1493s] # Signoff Settings: SI Off 
[12/14 20:44:53   1493s] #################################################################################
[12/14 20:44:53   1493s] Topological Sorting (REAL = 0:00:00.0, MEM = 2147.1M, InitMEM = 2144.2M)
[12/14 20:44:53   1493s] Calculate early delays in OCV mode...
[12/14 20:44:53   1493s] Calculate late delays in OCV mode...
[12/14 20:44:53   1493s] Calculate early delays in OCV mode...
[12/14 20:44:53   1493s] Calculate late delays in OCV mode...
[12/14 20:44:53   1493s] Calculate early delays in OCV mode...
[12/14 20:44:53   1493s] Calculate late delays in OCV mode...
[12/14 20:44:53   1493s] Start delay calculation (fullDC) (4 T). (MEM=2147.11)
[12/14 20:44:53   1493s] Initializing multi-corner resistance tables ...
[12/14 20:44:53   1493s] End AAE Lib Interpolated Model. (MEM=2167.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:44:53   1494s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:44:53   1494s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2167.8M)
[12/14 20:44:53   1494s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:44:53   1494s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:44:53   1494s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2205.9M)
[12/14 20:44:53   1494s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:44:54   1494s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:44:54   1494s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2205.9M)
[12/14 20:44:54   1494s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:44:54   1497s] Total number of fetched objects 21265
[12/14 20:44:54   1497s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:44:54   1497s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:44:54   1497s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2415.8M)
[12/14 20:44:54   1497s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:44:55   1500s] Total number of fetched objects 21265
[12/14 20:44:55   1500s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:44:55   1500s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:44:55   1500s] End delay calculation. (MEM=2412.94 CPU=0:00:05.6 REAL=0:00:01.0)
[12/14 20:44:55   1500s] End delay calculation (fullDC). (MEM=2412.94 CPU=0:00:06.7 REAL=0:00:02.0)
[12/14 20:44:55   1500s] *** CDM Built up (cpu=0:00:06.8  real=0:00:02.0  mem= 2412.9M) ***
[12/14 20:44:55   1501s] *** Done Building Timing Graph (cpu=0:00:07.8 real=0:00:02.0 totSessionCpu=0:25:01 mem=2380.9M)
[12/14 20:45:00   1505s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_wc func_tc test_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 70.812  | 71.514  | 70.812  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|func_wc             | 70.812  | 71.514  | 70.812  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|func_tc             | 106.668 | 106.906 | 106.668 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|test_wc             | 430.812 | 431.514 | 430.812 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.830%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir reports/06_timedesign_postrouteOpt
[12/14 20:45:01   1505s] Total CPU time: 16.93 sec
[12/14 20:45:01   1505s] Total Real time: 13.0 sec
[12/14 20:45:01   1505s] Total Memory Usage: 2138.914062 Mbytes
[12/14 20:45:01   1505s] <CMD> timeDesign -postRoute -hold -expandedViews -outDir reports/06_timedesign_postrouteOpt
[12/14 20:45:01   1505s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/14 20:45:01   1505s] Effort level <high> specified for reg2reg path_group
[12/14 20:45:01   1506s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2121.0M
[12/14 20:45:01   1506s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2121.0M
[12/14 20:45:01   1506s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2121.0M
[12/14 20:45:02   1506s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.210, REAL:0.080, MEM:2145.0M
[12/14 20:45:02   1506s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.240, REAL:0.106, MEM:2145.0M
[12/14 20:45:02   1506s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.240, REAL:0.106, MEM:2145.0M
[12/14 20:45:02   1506s] #################################################################################
[12/14 20:45:02   1506s] # Design Stage: PostRoute
[12/14 20:45:02   1506s] # Design Name: FLT
[12/14 20:45:02   1506s] # Design Mode: 90nm
[12/14 20:45:02   1506s] # Analysis Mode: MMMC OCV 
[12/14 20:45:02   1506s] # Parasitics Mode: SPEF/RCDB
[12/14 20:45:02   1506s] # Signoff Settings: SI Off 
[12/14 20:45:02   1506s] #################################################################################
[12/14 20:45:02   1507s] Topological Sorting (REAL = 0:00:00.0, MEM = 2145.8M, InitMEM = 2143.0M)
[12/14 20:45:02   1507s] Calculate late delays in OCV mode...
[12/14 20:45:02   1507s] Calculate early delays in OCV mode...
[12/14 20:45:02   1507s] Calculate late delays in OCV mode...
[12/14 20:45:02   1507s] Calculate early delays in OCV mode...
[12/14 20:45:02   1507s] Calculate late delays in OCV mode...
[12/14 20:45:02   1507s] Calculate early delays in OCV mode...
[12/14 20:45:02   1507s] Start delay calculation (fullDC) (4 T). (MEM=2145.85)
[12/14 20:45:02   1507s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/14 20:45:02   1507s] End AAE Lib Interpolated Model. (MEM=2166.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:45:02   1507s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:45:02   1507s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:45:02   1507s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2166.5M)
[12/14 20:45:02   1507s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:45:02   1507s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:45:02   1507s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2204.7M)
[12/14 20:45:02   1507s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:45:02   1507s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:45:02   1507s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2204.7M)
[12/14 20:45:02   1507s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:45:02   1508s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:45:02   1508s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2204.7M)
[12/14 20:45:02   1508s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:45:03   1510s] Total number of fetched objects 21265
[12/14 20:45:03   1510s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:45:03   1510s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:45:03   1510s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2414.6M)
[12/14 20:45:03   1510s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:45:04   1513s] Total number of fetched objects 21265
[12/14 20:45:04   1513s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:45:04   1513s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:45:04   1513s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2405.0M)
[12/14 20:45:04   1513s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:45:04   1515s] Total number of fetched objects 21265
[12/14 20:45:04   1515s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:45:04   1515s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:45:04   1515s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:45:04   1515s] End delay calculation. (MEM=2405 CPU=0:00:07.6 REAL=0:00:02.0)
[12/14 20:45:04   1515s] End delay calculation (fullDC). (MEM=2405 CPU=0:00:08.8 REAL=0:00:02.0)
[12/14 20:45:04   1515s] *** CDM Built up (cpu=0:00:08.9  real=0:00:02.0  mem= 2405.0M) ***
[12/14 20:45:05   1516s] *** Done Building Timing Graph (cpu=0:00:09.9 real=0:00:03.0 totSessionCpu=0:25:17 mem=2373.0M)
[12/14 20:45:06   1517s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_bc hold_tc hold_wc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.085  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|hold_bc             |  0.005  |  0.085  |  0.005  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|hold_tc             |  0.029  |  0.182  |  0.029  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|hold_wc             |  0.012  |  0.720  |  0.012  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+

Density: 52.830%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir reports/06_timedesign_postrouteOpt
[12/14 20:45:06   1517s] Total CPU time: 12.69 sec
[12/14 20:45:06   1517s] Total Real time: 5.0 sec
[12/14 20:45:06   1517s] Total Memory Usage: 2093.0 Mbytes
[12/14 20:45:07   1518s] <CMD> verify_drc -limit 100000
[12/14 20:45:07   1518s] #-limit 100000                           # int, default=100000, user setting
[12/14 20:45:07   1518s]  *** Starting Verify DRC (MEM: 2093.0) ***
[12/14 20:45:07   1518s] 
[12/14 20:45:07   1518s]   VERIFY DRC ...... Starting Verification
[12/14 20:45:07   1518s]   VERIFY DRC ...... Initializing
[12/14 20:45:07   1518s]   VERIFY DRC ...... Deleting Existing Violations
[12/14 20:45:07   1518s]   VERIFY DRC ...... Creating Sub-Areas
[12/14 20:45:07   1518s]   VERIFY DRC ...... Using new threading
[12/14 20:45:07   1518s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 140.400 140.400} 1 of 25  Thread : 1
[12/14 20:45:07   1519s]  VERIFY DRC ...... Sub-Area: {561.600 0.000 699.840 140.400} 5 of 25  Thread : 0
[12/14 20:45:07   1519s]  VERIFY DRC ...... Sub-Area: {280.800 0.000 421.200 140.400} 3 of 25  Thread : 3
[12/14 20:45:07   1519s]  VERIFY DRC ...... Sub-Area: {0.000 280.800 140.400 421.200} 11 of 25  Thread : 2
[12/14 20:45:07   1520s]  VERIFY DRC ...... Sub-Area: {280.800 280.800 421.200 421.200} 13 of 25  Thread : 1
[12/14 20:45:07   1520s]  VERIFY DRC ...... Sub-Area: {561.600 140.400 699.840 280.800} 10 of 25  Thread : 0
[12/14 20:45:07   1520s]  VERIFY DRC ...... Sub-Area: {140.400 0.000 280.800 140.400} 2 of 25  Thread : 3
[12/14 20:45:07   1520s]  VERIFY DRC ...... Sub-Area: {0.000 421.200 140.400 561.600} 16 of 25  Thread : 2
[12/14 20:45:07   1521s]  VERIFY DRC ...... Sub-Area: {280.800 421.200 421.200 561.600} 18 of 25  Thread : 1
[12/14 20:45:08   1521s]  VERIFY DRC ...... Sub-Area: {421.200 0.000 561.600 140.400} 4 of 25  Thread : 0
[12/14 20:45:08   1521s]  VERIFY DRC ...... Sub-Area: {561.600 280.800 699.840 421.200} 15 of 25  Thread : 2
[12/14 20:45:08   1521s]  VERIFY DRC ...... Sub-Area: {0.000 140.400 140.400 280.800} 6 of 25  Thread : 3
[12/14 20:45:08   1522s]  VERIFY DRC ...... Sub-Area: {140.400 421.200 280.800 561.600} 17 of 25  Thread : 1
[12/14 20:45:08   1522s]  VERIFY DRC ...... Sub-Area: {280.800 140.400 421.200 280.800} 8 of 25  Thread : 0
[12/14 20:45:08   1522s]  VERIFY DRC ...... Sub-Area: {421.200 421.200 561.600 561.600} 19 of 25  Thread : 2
[12/14 20:45:08   1523s]  VERIFY DRC ...... Sub-Area: {0.000 561.600 140.400 699.840} 21 of 25  Thread : 1
[12/14 20:45:08   1523s]  VERIFY DRC ...... Sub-Area: {140.400 140.400 280.800 280.800} 7 of 25  Thread : 0
[12/14 20:45:08   1524s]  VERIFY DRC ...... Sub-Area: {421.200 140.400 561.600 280.800} 9 of 25  Thread : 3
[12/14 20:45:08   1524s]  VERIFY DRC ...... Sub-Area: {561.600 421.200 699.840 561.600} 20 of 25  Thread : 2
[12/14 20:45:08   1524s]  VERIFY DRC ...... Sub-Area: {140.400 561.600 280.800 699.840} 22 of 25  Thread : 1
[12/14 20:45:09   1525s]  VERIFY DRC ...... Sub-Area: {421.200 561.600 561.600 699.840} 24 of 25  Thread : 3
[12/14 20:45:09   1525s]  VERIFY DRC ...... Sub-Area: {140.400 280.800 280.800 421.200} 12 of 25  Thread : 0
[12/14 20:45:09   1525s]  VERIFY DRC ...... Thread : 0 finished.
[12/14 20:45:09   1525s]  VERIFY DRC ...... Sub-Area: {421.200 280.800 561.600 421.200} 14 of 25  Thread : 2
[12/14 20:45:09   1525s]  VERIFY DRC ...... Thread : 2 finished.
[12/14 20:45:09   1525s]  VERIFY DRC ...... Sub-Area: {561.600 561.600 699.840 699.840} 25 of 25  Thread : 1
[12/14 20:45:09   1525s]  VERIFY DRC ...... Thread : 1 finished.
[12/14 20:45:09   1525s]  VERIFY DRC ...... Sub-Area: {280.800 561.600 421.200 699.840} 23 of 25  Thread : 3
[12/14 20:45:09   1525s]  VERIFY DRC ...... Thread : 3 finished.
[12/14 20:45:09   1525s] 
[12/14 20:45:09   1525s]   Verification Complete : 0 Viols.
[12/14 20:45:09   1525s] 
[12/14 20:45:09   1525s]  *** End Verify DRC (CPU: 0:00:07.6  ELAPSED TIME: 2.00  MEM: 78.0M) ***
[12/14 20:45:09   1525s] 
[12/14 20:45:09   1525s] <CMD> setNanoRouteMode -reset
[12/14 20:45:09   1525s] -routeAntennaCellName ""
[12/14 20:45:09   1525s] -routeBottomRoutingLayer 0
[12/14 20:45:09   1525s] -routeInsertAntennaDiode false
[12/14 20:45:09   1525s] -routeTopRoutingLayer 0
[12/14 20:45:09   1525s] -routeWithSiDriven false
[12/14 20:45:09   1525s] -routeWithViaInPin false
[12/14 20:45:09   1525s] <CMD> setNanoRouteMode -routeWithECO true
[12/14 20:45:09   1525s] <CMD> setNanoRouteMode -drouteFixAntenna true
[12/14 20:45:09   1525s] <CMD> setNanoRouteMode -routeAntennaCellName ANTENNA
[12/14 20:45:09   1525s] <CMD> globalDetailRoute
[12/14 20:45:09   1525s] #% Begin globalDetailRoute (date=12/14 20:45:09, mem=1585.4M)
[12/14 20:45:09   1525s] 
[12/14 20:45:09   1525s] globalDetailRoute
[12/14 20:45:09   1525s] 
[12/14 20:45:09   1525s] #setNanoRouteMode -drouteFixAntenna true
[12/14 20:45:09   1525s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[12/14 20:45:09   1525s] #setNanoRouteMode -routeWithEco true
[12/14 20:45:09   1525s] #Start globalDetailRoute on Sat Dec 14 20:45:09 2019
[12/14 20:45:09   1525s] #
[12/14 20:45:09   1525s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:45:10   1526s] ### Net info: total nets: 21298
[12/14 20:45:10   1526s] ### Net info: dirty nets: 0
[12/14 20:45:10   1526s] ### Net info: marked as disconnected nets: 0
[12/14 20:45:10   1527s] ### Net info: fully routed nets: 20950
[12/14 20:45:10   1527s] ### Net info: trivial (single pin) nets: 0
[12/14 20:45:10   1527s] ### Net info: unrouted nets: 348
[12/14 20:45:10   1527s] ### Net info: re-extraction nets: 0
[12/14 20:45:10   1527s] ### Net info: ignored nets: 0
[12/14 20:45:10   1527s] ### Net info: skip routing nets: 0
[12/14 20:45:10   1527s] ### import route signature (102) = 1161979834
[12/14 20:45:10   1527s] ### import violation signature (97) = 1905142130
[12/14 20:45:10   1527s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 0.9000 for LAYER M9. This will cause routability problems for NanoRoute.
[12/14 20:45:10   1527s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[12/14 20:45:10   1527s] #RTESIG:78da535609730d52503234d73334d62d36b0b4883754f00b32b430303434d735343330d2
[12/14 20:45:10   1527s] #       37348f074a853a297129abf807849818982b941495a62a6824e5e7e7e8289416a7162914
[12/14 20:45:10   1527s] #       a7969464e6a56b4294181a989829a425e614e35564686ca0a0e4e817e2eae7e7a8a4a051
[12/14 20:45:10   1527s] #       5c520494c4aed4d4c8188f9d0c003b1137d1
[12/14 20:45:10   1527s] #
[12/14 20:45:10   1527s] #RTESIG:78da535609730d52503234d73334d62d36b0b4883754f00b32b430303434d735343330d2
[12/14 20:45:10   1527s] #       37348f074a853a297129abf807849818982b941495a62a6824e5e7e7e8289416a7162914
[12/14 20:45:10   1527s] #       a7969464e6a56b4294181a989829a425e614e35564686ca0a0e4e817e2eae7e7a8a4a051
[12/14 20:45:10   1527s] #       5c520494c4aed4d4c8188f9d0c003b1137d1
[12/14 20:45:10   1527s] #
[12/14 20:45:10   1527s] #Using multithreading with 4 threads.
[12/14 20:45:10   1527s] #Start routing data preparation on Sat Dec 14 20:45:10 2019
[12/14 20:45:10   1527s] #
[12/14 20:45:10   1527s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.140.
[12/14 20:45:10   1527s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.140.
[12/14 20:45:10   1527s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.450.
[12/14 20:45:10   1527s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.160.
[12/14 20:45:10   1527s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.450.
[12/14 20:45:10   1527s] #Minimum voltage of a net in the design = 0.000.
[12/14 20:45:10   1527s] #Maximum voltage of a net in the design = 1.320.
[12/14 20:45:10   1527s] #Voltage range [0.000 - 0.000] has 1 net.
[12/14 20:45:10   1527s] #Voltage range [0.700 - 1.320] has 1 net.
[12/14 20:45:10   1527s] #Voltage range [0.000 - 1.320] has 21296 nets.
[12/14 20:45:11   1528s] # M1           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.290
[12/14 20:45:11   1528s] # M2           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:45:11   1528s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:45:11   1528s] # M3           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:45:11   1528s] # M4           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:45:11   1528s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:45:11   1528s] # M5           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:45:11   1528s] # M6           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:45:11   1528s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:45:11   1528s] # M7           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:45:11   1528s] # M8           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:45:11   1528s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:45:11   1528s] # M9           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.935
[12/14 20:45:11   1528s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:45:11   1529s] #Regenerating Ggrids automatically.
[12/14 20:45:11   1529s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.320.
[12/14 20:45:11   1529s] #Using automatically generated G-grids.
[12/14 20:45:11   1529s] #Done routing data preparation.
[12/14 20:45:11   1529s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1441.68 (MB), peak = 2209.54 (MB)
[12/14 20:45:11   1529s] #Merging special wires using 4 threads...
[12/14 20:45:11   1529s] #
[12/14 20:45:11   1529s] #Finished routing data preparation on Sat Dec 14 20:45:11 2019
[12/14 20:45:11   1529s] #
[12/14 20:45:11   1529s] #Cpu time = 00:00:02
[12/14 20:45:11   1529s] #Elapsed time = 00:00:01
[12/14 20:45:11   1529s] #Increased memory = 9.33 (MB)
[12/14 20:45:11   1529s] #Total memory = 1442.30 (MB)
[12/14 20:45:11   1529s] #Peak memory = 2209.54 (MB)
[12/14 20:45:11   1529s] #
[12/14 20:45:11   1529s] #
[12/14 20:45:11   1529s] #Start global routing on Sat Dec 14 20:45:11 2019
[12/14 20:45:11   1529s] #
[12/14 20:45:11   1529s] #WARNING (NRGR-22) Design is already detail routed.
[12/14 20:45:12   1529s] ### route signature (105) = 1412706600
[12/14 20:45:12   1529s] ### violation signature (100) = 1905142130
[12/14 20:45:12   1530s] ### route signature (108) = 1513557550
[12/14 20:45:12   1530s] ### violation signature (103) = 1905142130
[12/14 20:45:12   1530s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/14 20:45:12   1530s] #Cpu time = 00:00:03
[12/14 20:45:12   1530s] #Elapsed time = 00:00:02
[12/14 20:45:12   1530s] #Increased memory = 9.42 (MB)
[12/14 20:45:12   1530s] #Total memory = 1442.39 (MB)
[12/14 20:45:12   1530s] #Peak memory = 2209.54 (MB)
[12/14 20:45:12   1530s] #Using multithreading with 4 threads.
[12/14 20:45:12   1530s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/14 20:45:12   1530s] #
[12/14 20:45:12   1530s] #Start Detail Routing..
[12/14 20:45:12   1530s] #start initial detail routing ...
[12/14 20:45:12   1530s] ### For initial detail routing, marked 20950 dont-route nets (design has 0 dirty nets, 0 dirty-areas, has valid drcs, pro-iter=0,is-in-pro:0)
[12/14 20:45:12   1531s] #   number of violations = 0
[12/14 20:45:12   1531s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1444.92 (MB), peak = 2209.54 (MB)
[12/14 20:45:13   1531s] #start 1st optimization iteration ...
[12/14 20:45:13   1531s] #   number of violations = 0
[12/14 20:45:13   1531s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1446.49 (MB), peak = 2209.54 (MB)
[12/14 20:45:13   1531s] #Complete Detail Routing.
[12/14 20:45:13   1532s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:45:13   1532s] #Total wire length = 756182 um.
[12/14 20:45:13   1532s] #Total half perimeter of net bounding box = 596127 um.
[12/14 20:45:13   1532s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:45:13   1532s] #Total wire length on LAYER M2 = 179208 um.
[12/14 20:45:13   1532s] #Total wire length on LAYER M3 = 275720 um.
[12/14 20:45:13   1532s] #Total wire length on LAYER M4 = 95107 um.
[12/14 20:45:13   1532s] #Total wire length on LAYER M5 = 86657 um.
[12/14 20:45:13   1532s] #Total wire length on LAYER M6 = 60799 um.
[12/14 20:45:13   1532s] #Total wire length on LAYER M7 = 12742 um.
[12/14 20:45:13   1532s] #Total wire length on LAYER M8 = 44974 um.
[12/14 20:45:13   1532s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:45:13   1532s] #Total number of vias = 179400
[12/14 20:45:13   1532s] #Up-Via Summary (total 179400):
[12/14 20:45:13   1532s] #           
[12/14 20:45:13   1532s] #-----------------------
[12/14 20:45:13   1532s] # M1              73750
[12/14 20:45:13   1532s] # M2              62254
[12/14 20:45:13   1532s] # M3              23091
[12/14 20:45:13   1532s] # M4               9628
[12/14 20:45:13   1532s] # M5               6612
[12/14 20:45:13   1532s] # M6               2086
[12/14 20:45:13   1532s] # M7               1934
[12/14 20:45:13   1532s] # M8                 45
[12/14 20:45:13   1532s] #-----------------------
[12/14 20:45:13   1532s] #                179400 
[12/14 20:45:13   1532s] #
[12/14 20:45:13   1532s] #Total number of DRC violations = 0
[12/14 20:45:13   1532s] ### route signature (113) = 1513557550
[12/14 20:45:13   1532s] ### violation signature (108) = 1905142130
[12/14 20:45:13   1532s] #Cpu time = 00:00:02
[12/14 20:45:13   1532s] #Elapsed time = 00:00:01
[12/14 20:45:13   1532s] #Increased memory = 2.29 (MB)
[12/14 20:45:13   1532s] #Total memory = 1444.68 (MB)
[12/14 20:45:13   1532s] #Peak memory = 2209.54 (MB)
[12/14 20:45:13   1532s] #
[12/14 20:45:13   1532s] #start routing for process antenna violation fix ...
[12/14 20:45:13   1532s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/14 20:45:13   1532s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1446.62 (MB), peak = 2209.54 (MB)
[12/14 20:45:13   1532s] #
[12/14 20:45:13   1532s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:45:13   1532s] #Total wire length = 756182 um.
[12/14 20:45:13   1532s] #Total half perimeter of net bounding box = 596127 um.
[12/14 20:45:13   1532s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:45:13   1532s] #Total wire length on LAYER M2 = 179208 um.
[12/14 20:45:13   1532s] #Total wire length on LAYER M3 = 275720 um.
[12/14 20:45:13   1532s] #Total wire length on LAYER M4 = 95107 um.
[12/14 20:45:13   1532s] #Total wire length on LAYER M5 = 86657 um.
[12/14 20:45:13   1532s] #Total wire length on LAYER M6 = 60799 um.
[12/14 20:45:13   1532s] #Total wire length on LAYER M7 = 12742 um.
[12/14 20:45:13   1532s] #Total wire length on LAYER M8 = 44974 um.
[12/14 20:45:13   1532s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:45:13   1532s] #Total number of vias = 179400
[12/14 20:45:13   1532s] #Up-Via Summary (total 179400):
[12/14 20:45:13   1532s] #           
[12/14 20:45:13   1532s] #-----------------------
[12/14 20:45:13   1532s] # M1              73750
[12/14 20:45:13   1532s] # M2              62254
[12/14 20:45:13   1532s] # M3              23091
[12/14 20:45:13   1532s] # M4               9628
[12/14 20:45:13   1532s] # M5               6612
[12/14 20:45:13   1532s] # M6               2086
[12/14 20:45:13   1532s] # M7               1934
[12/14 20:45:13   1532s] # M8                 45
[12/14 20:45:13   1532s] #-----------------------
[12/14 20:45:13   1532s] #                179400 
[12/14 20:45:13   1532s] #
[12/14 20:45:13   1532s] #Total number of DRC violations = 0
[12/14 20:45:13   1532s] #Total number of net violated process antenna rule = 0
[12/14 20:45:13   1532s] #
[12/14 20:45:13   1532s] ### route signature (116) = 1513557550
[12/14 20:45:13   1532s] ### violation signature (111) = 1905142130
[12/14 20:45:13   1533s] #
[12/14 20:45:13   1533s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:45:13   1533s] #Total wire length = 756182 um.
[12/14 20:45:13   1533s] #Total half perimeter of net bounding box = 596127 um.
[12/14 20:45:13   1533s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:45:13   1533s] #Total wire length on LAYER M2 = 179208 um.
[12/14 20:45:13   1533s] #Total wire length on LAYER M3 = 275720 um.
[12/14 20:45:13   1533s] #Total wire length on LAYER M4 = 95107 um.
[12/14 20:45:13   1533s] #Total wire length on LAYER M5 = 86657 um.
[12/14 20:45:13   1533s] #Total wire length on LAYER M6 = 60799 um.
[12/14 20:45:13   1533s] #Total wire length on LAYER M7 = 12742 um.
[12/14 20:45:13   1533s] #Total wire length on LAYER M8 = 44974 um.
[12/14 20:45:13   1533s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:45:13   1533s] #Total number of vias = 179400
[12/14 20:45:13   1533s] #Up-Via Summary (total 179400):
[12/14 20:45:13   1533s] #           
[12/14 20:45:13   1533s] #-----------------------
[12/14 20:45:13   1533s] # M1              73750
[12/14 20:45:13   1533s] # M2              62254
[12/14 20:45:13   1533s] # M3              23091
[12/14 20:45:13   1533s] # M4               9628
[12/14 20:45:13   1533s] # M5               6612
[12/14 20:45:13   1533s] # M6               2086
[12/14 20:45:13   1533s] # M7               1934
[12/14 20:45:13   1533s] # M8                 45
[12/14 20:45:13   1533s] #-----------------------
[12/14 20:45:13   1533s] #                179400 
[12/14 20:45:13   1533s] #
[12/14 20:45:13   1533s] #Total number of DRC violations = 0
[12/14 20:45:13   1533s] #Total number of net violated process antenna rule = 0
[12/14 20:45:13   1533s] #
[12/14 20:45:13   1534s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/14 20:45:13   1534s] #
[12/14 20:45:13   1534s] #Start Post Route wire spreading..
[12/14 20:45:13   1534s] #
[12/14 20:45:13   1534s] #Start data preparation for wire spreading...
[12/14 20:45:13   1534s] #
[12/14 20:45:13   1534s] #Data preparation is done on Sat Dec 14 20:45:13 2019
[12/14 20:45:13   1534s] #
[12/14 20:45:14   1534s] #
[12/14 20:45:14   1534s] #Start Post Route Wire Spread.
[12/14 20:45:16   1537s] #Done with 475 horizontal wires in 3 hboxes and 82 vertical wires in 3 hboxes.
[12/14 20:45:16   1537s] #Complete Post Route Wire Spread.
[12/14 20:45:16   1537s] #
[12/14 20:45:16   1537s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:45:16   1537s] #Total wire length = 756222 um.
[12/14 20:45:16   1537s] #Total half perimeter of net bounding box = 596127 um.
[12/14 20:45:16   1537s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:45:16   1537s] #Total wire length on LAYER M2 = 179208 um.
[12/14 20:45:16   1537s] #Total wire length on LAYER M3 = 275749 um.
[12/14 20:45:16   1537s] #Total wire length on LAYER M4 = 95109 um.
[12/14 20:45:16   1537s] #Total wire length on LAYER M5 = 86664 um.
[12/14 20:45:16   1537s] #Total wire length on LAYER M6 = 60801 um.
[12/14 20:45:16   1537s] #Total wire length on LAYER M7 = 12742 um.
[12/14 20:45:16   1537s] #Total wire length on LAYER M8 = 44974 um.
[12/14 20:45:16   1537s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:45:16   1537s] #Total number of vias = 179400
[12/14 20:45:16   1537s] #Up-Via Summary (total 179400):
[12/14 20:45:16   1537s] #           
[12/14 20:45:16   1537s] #-----------------------
[12/14 20:45:16   1537s] # M1              73750
[12/14 20:45:16   1537s] # M2              62254
[12/14 20:45:16   1537s] # M3              23091
[12/14 20:45:16   1537s] # M4               9628
[12/14 20:45:16   1537s] # M5               6612
[12/14 20:45:16   1537s] # M6               2086
[12/14 20:45:16   1537s] # M7               1934
[12/14 20:45:16   1537s] # M8                 45
[12/14 20:45:16   1537s] #-----------------------
[12/14 20:45:16   1537s] #                179400 
[12/14 20:45:16   1537s] #
[12/14 20:45:16   1537s] ### route signature (120) =  802592926
[12/14 20:45:16   1537s] ### violation signature (115) = 1905142130
[12/14 20:45:16   1538s] #   number of violations = 0
[12/14 20:45:16   1538s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1513.51 (MB), peak = 2209.54 (MB)
[12/14 20:45:16   1538s] #CELL_VIEW FLT,init has no DRC violation.
[12/14 20:45:16   1538s] #Total number of DRC violations = 0
[12/14 20:45:16   1538s] #Total number of net violated process antenna rule = 0
[12/14 20:45:16   1538s] #Post Route wire spread is done.
[12/14 20:45:16   1538s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:45:16   1538s] #Total wire length = 756222 um.
[12/14 20:45:16   1538s] #Total half perimeter of net bounding box = 596127 um.
[12/14 20:45:16   1538s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:45:16   1538s] #Total wire length on LAYER M2 = 179208 um.
[12/14 20:45:16   1538s] #Total wire length on LAYER M3 = 275749 um.
[12/14 20:45:16   1538s] #Total wire length on LAYER M4 = 95109 um.
[12/14 20:45:16   1538s] #Total wire length on LAYER M5 = 86664 um.
[12/14 20:45:16   1538s] #Total wire length on LAYER M6 = 60801 um.
[12/14 20:45:16   1538s] #Total wire length on LAYER M7 = 12742 um.
[12/14 20:45:16   1538s] #Total wire length on LAYER M8 = 44974 um.
[12/14 20:45:16   1538s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:45:16   1538s] #Total number of vias = 179400
[12/14 20:45:16   1538s] #Up-Via Summary (total 179400):
[12/14 20:45:16   1538s] #           
[12/14 20:45:16   1538s] #-----------------------
[12/14 20:45:16   1538s] # M1              73750
[12/14 20:45:16   1538s] # M2              62254
[12/14 20:45:16   1538s] # M3              23091
[12/14 20:45:16   1538s] # M4               9628
[12/14 20:45:16   1538s] # M5               6612
[12/14 20:45:16   1538s] # M6               2086
[12/14 20:45:16   1538s] # M7               1934
[12/14 20:45:16   1538s] # M8                 45
[12/14 20:45:16   1538s] #-----------------------
[12/14 20:45:16   1538s] #                179400 
[12/14 20:45:16   1538s] #
[12/14 20:45:16   1538s] ### route signature (122) =  802592926
[12/14 20:45:16   1538s] ### violation signature (117) = 1905142130
[12/14 20:45:16   1538s] #detailRoute Statistics:
[12/14 20:45:16   1538s] #Cpu time = 00:00:08
[12/14 20:45:16   1538s] #Elapsed time = 00:00:05
[12/14 20:45:16   1538s] #Increased memory = 9.50 (MB)
[12/14 20:45:16   1538s] #Total memory = 1451.89 (MB)
[12/14 20:45:16   1538s] #Peak memory = 2209.54 (MB)
[12/14 20:45:17   1539s] ### export route signature (123) =  802592926
[12/14 20:45:17   1539s] #
[12/14 20:45:17   1539s] #globalDetailRoute statistics:
[12/14 20:45:17   1539s] #Cpu time = 00:00:14
[12/14 20:45:17   1539s] #Elapsed time = 00:00:08
[12/14 20:45:17   1539s] #Increased memory = -197.26 (MB)
[12/14 20:45:17   1539s] #Total memory = 1388.09 (MB)
[12/14 20:45:17   1539s] #Peak memory = 2209.54 (MB)
[12/14 20:45:17   1539s] #Number of warnings = 39
[12/14 20:45:17   1539s] #Total number of warnings = 157
[12/14 20:45:17   1539s] #Number of fails = 0
[12/14 20:45:17   1539s] #Total number of fails = 0
[12/14 20:45:17   1539s] #Complete globalDetailRoute on Sat Dec 14 20:45:17 2019
[12/14 20:45:17   1539s] #
[12/14 20:45:17   1540s] ### 
[12/14 20:45:17   1540s] ###   Scalability Statistics
[12/14 20:45:17   1540s] ### 
[12/14 20:45:17   1540s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:45:17   1540s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/14 20:45:17   1540s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:45:17   1540s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/14 20:45:17   1540s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/14 20:45:17   1540s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/14 20:45:17   1540s] ###   DB Import                     |        00:00:02|        00:00:01|             1.7|
[12/14 20:45:17   1540s] ###   DB Export                     |        00:00:01|        00:00:00|             1.0|
[12/14 20:45:17   1540s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/14 20:45:17   1540s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[12/14 20:45:17   1540s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/14 20:45:17   1540s] ###   Detail Routing                |        00:00:02|        00:00:01|             1.0|
[12/14 20:45:17   1540s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[12/14 20:45:17   1540s] ###   Entire Command                |        00:00:14|        00:00:08|             1.7|
[12/14 20:45:17   1540s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:45:17   1540s] ### 
[12/14 20:45:17   1540s] #% End globalDetailRoute (date=12/14 20:45:17, total cpu=0:00:14.4, real=0:00:08.0, peak res=1585.4M, current mem=1388.2M)
[12/14 20:45:17   1540s] <CMD> verify_drc -limit 100000
[12/14 20:45:17   1540s] #-limit 100000                           # int, default=100000, user setting
[12/14 20:45:17   1540s]  *** Starting Verify DRC (MEM: 2135.6) ***
[12/14 20:45:17   1540s] 
[12/14 20:45:17   1540s]   VERIFY DRC ...... Starting Verification
[12/14 20:45:17   1540s]   VERIFY DRC ...... Initializing
[12/14 20:45:17   1540s]   VERIFY DRC ...... Deleting Existing Violations
[12/14 20:45:17   1540s]   VERIFY DRC ...... Creating Sub-Areas
[12/14 20:45:17   1540s]   VERIFY DRC ...... Using new threading
[12/14 20:45:18   1540s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 140.400 140.400} 1 of 25  Thread : 0
[12/14 20:45:18   1541s]  VERIFY DRC ...... Sub-Area: {561.600 0.000 699.840 140.400} 5 of 25  Thread : 1
[12/14 20:45:18   1541s]  VERIFY DRC ...... Sub-Area: {280.800 0.000 421.200 140.400} 3 of 25  Thread : 3
[12/14 20:45:18   1541s]  VERIFY DRC ...... Sub-Area: {0.000 280.800 140.400 421.200} 11 of 25  Thread : 2
[12/14 20:45:18   1542s]  VERIFY DRC ...... Sub-Area: {280.800 280.800 421.200 421.200} 13 of 25  Thread : 0
[12/14 20:45:18   1542s]  VERIFY DRC ...... Sub-Area: {561.600 140.400 699.840 280.800} 10 of 25  Thread : 1
[12/14 20:45:18   1542s]  VERIFY DRC ...... Sub-Area: {140.400 0.000 280.800 140.400} 2 of 25  Thread : 3
[12/14 20:45:18   1542s]  VERIFY DRC ...... Sub-Area: {0.000 421.200 140.400 561.600} 16 of 25  Thread : 2
[12/14 20:45:18   1543s]  VERIFY DRC ...... Sub-Area: {280.800 421.200 421.200 561.600} 18 of 25  Thread : 0
[12/14 20:45:18   1543s]  VERIFY DRC ...... Sub-Area: {561.600 280.800 699.840 421.200} 15 of 25  Thread : 2
[12/14 20:45:18   1543s]  VERIFY DRC ...... Sub-Area: {421.200 0.000 561.600 140.400} 4 of 25  Thread : 1
[12/14 20:45:18   1543s]  VERIFY DRC ...... Sub-Area: {0.000 140.400 140.400 280.800} 6 of 25  Thread : 3
[12/14 20:45:18   1544s]  VERIFY DRC ...... Sub-Area: {421.200 561.600 561.600 699.840} 24 of 25  Thread : 1
[12/14 20:45:18   1544s]  VERIFY DRC ...... Sub-Area: {140.400 140.400 280.800 280.800} 7 of 25  Thread : 3
[12/14 20:45:18   1544s]  VERIFY DRC ...... Sub-Area: {140.400 421.200 280.800 561.600} 17 of 25  Thread : 0
[12/14 20:45:19   1544s]  VERIFY DRC ...... Sub-Area: {421.200 280.800 561.600 421.200} 14 of 25  Thread : 2
[12/14 20:45:19   1545s]  VERIFY DRC ...... Sub-Area: {561.600 561.600 699.840 699.840} 25 of 25  Thread : 1
[12/14 20:45:19   1545s]  VERIFY DRC ...... Sub-Area: {0.000 561.600 140.400 699.840} 21 of 25  Thread : 3
[12/14 20:45:19   1546s]  VERIFY DRC ...... Sub-Area: {140.400 280.800 280.800 421.200} 12 of 25  Thread : 0
[12/14 20:45:19   1546s]  VERIFY DRC ...... Sub-Area: {421.200 140.400 561.600 280.800} 9 of 25  Thread : 2
[12/14 20:45:19   1546s]  VERIFY DRC ...... Sub-Area: {140.400 561.600 280.800 699.840} 22 of 25  Thread : 3
[12/14 20:45:19   1546s]  VERIFY DRC ...... Sub-Area: {421.200 421.200 561.600 561.600} 19 of 25  Thread : 1
[12/14 20:45:19   1546s]  VERIFY DRC ...... Thread : 0 finished.
[12/14 20:45:19   1547s]  VERIFY DRC ...... Sub-Area: {280.800 140.400 421.200 280.800} 8 of 25  Thread : 2
[12/14 20:45:19   1547s]  VERIFY DRC ...... Thread : 2 finished.
[12/14 20:45:19   1547s]  VERIFY DRC ...... Sub-Area: {561.600 421.200 699.840 561.600} 20 of 25  Thread : 1
[12/14 20:45:19   1547s]  VERIFY DRC ...... Thread : 1 finished.
[12/14 20:45:19   1547s]  VERIFY DRC ...... Sub-Area: {280.800 561.600 421.200 699.840} 23 of 25  Thread : 3
[12/14 20:45:19   1547s]  VERIFY DRC ...... Thread : 3 finished.
[12/14 20:45:19   1547s] 
[12/14 20:45:19   1547s]   Verification Complete : 0 Viols.
[12/14 20:45:19   1547s] 
[12/14 20:45:19   1547s]  *** End Verify DRC (CPU: 0:00:07.3  ELAPSED TIME: 2.00  MEM: 38.0M) ***
[12/14 20:45:19   1547s] 
[12/14 20:45:19   1547s] <CMD> ecoRoute -fix_drc
[12/14 20:45:19   1547s] #% Begin detailRoute (date=12/14 20:45:19, mem=1570.5M)
[12/14 20:45:19   1547s] 
[12/14 20:45:19   1547s] detailRoute -fix_drc
[12/14 20:45:19   1547s] 
[12/14 20:45:19   1547s] #setNanoRouteMode -drouteFixAntenna true
[12/14 20:45:19   1547s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[12/14 20:45:19   1547s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[12/14 20:45:19   1547s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[12/14 20:45:19   1547s] #setNanoRouteMode -routeWithEco true
[12/14 20:45:19   1547s] #Start detailRoute on Sat Dec 14 20:45:19 2019
[12/14 20:45:19   1547s] #
[12/14 20:45:20   1548s] ### Net info: total nets: 21298
[12/14 20:45:20   1548s] ### Net info: dirty nets: 0
[12/14 20:45:20   1548s] ### Net info: marked as disconnected nets: 0
[12/14 20:45:20   1548s] ### Net info: fully routed nets: 20950
[12/14 20:45:20   1548s] ### Net info: trivial (single pin) nets: 0
[12/14 20:45:20   1548s] ### Net info: unrouted nets: 348
[12/14 20:45:20   1548s] ### Net info: re-extraction nets: 0
[12/14 20:45:20   1548s] ### Net info: ignored nets: 0
[12/14 20:45:20   1548s] ### Net info: skip routing nets: 0
[12/14 20:45:20   1549s] ### import route signature (124) = 1463922310
[12/14 20:45:20   1549s] ### import violation signature (118) = 1905142130
[12/14 20:45:21   1549s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 0.9000 for LAYER M9. This will cause routability problems for NanoRoute.
[12/14 20:45:21   1549s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[12/14 20:45:21   1549s] #RTESIG:78da8590b16ac33010863bf7297e940c2e34a9ce92656b4c21ab1b429ad5c8ae124a4554
[12/14 20:45:21   1549s] #       2479e8db37a4430918ebb69ffbeebee316cbe3760f46f59ac42a72dd7484764f0d27aa57
[12/14 20:45:21   1549s] #       a478f94275776dbdbfb2c7c5f26d772835d8b78fa91b8c73bd19be80bbc850c4143e2fe7
[12/14 20:45:21   1549s] #       678cd106449bd2353dfd4d13d7a035bf158a93f3264d7292d74861b4287aefdd34a22a30
[12/14 20:45:21   1549s] #       33263f6f94fa1f4b365c4cf899e49a4ae58cc4a5c2c9b8380b91e0609bf6b06ddb4de619
[12/14 20:45:21   1549s] #       42eaac536805761eac735d6fa2fdc8ac949500bbdd9801ab52ccb81f7e013f63a303
[12/14 20:45:21   1549s] #
[12/14 20:45:21   1549s] #WARNING (NRDB-942) Reset routeExpWithEcoForShielding to false because there is no existing shielding wire.
[12/14 20:45:21   1549s] #Using multithreading with 4 threads.
[12/14 20:45:21   1549s] #Start routing data preparation on Sat Dec 14 20:45:21 2019
[12/14 20:45:21   1549s] #
[12/14 20:45:21   1549s] #Minimum voltage of a net in the design = 0.000.
[12/14 20:45:21   1549s] #Maximum voltage of a net in the design = 1.320.
[12/14 20:45:21   1549s] #Voltage range [0.000 - 0.000] has 1 net.
[12/14 20:45:21   1549s] #Voltage range [0.700 - 1.320] has 1 net.
[12/14 20:45:21   1549s] #Voltage range [0.000 - 1.320] has 21296 nets.
[12/14 20:45:21   1549s] # M1           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.290
[12/14 20:45:21   1549s] # M2           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:45:21   1549s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:45:21   1549s] # M3           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:45:21   1549s] # M4           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:45:21   1549s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:45:21   1549s] # M5           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:45:21   1549s] # M6           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:45:21   1549s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:45:21   1549s] # M7           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:45:21   1549s] # M8           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:45:21   1549s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:45:21   1549s] # M9           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.935
[12/14 20:45:21   1549s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:45:21   1550s] #Regenerating Ggrids automatically.
[12/14 20:45:21   1550s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.320.
[12/14 20:45:21   1550s] #Using automatically generated G-grids.
[12/14 20:45:21   1550s] #Done routing data preparation.
[12/14 20:45:21   1550s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1436.38 (MB), peak = 2209.54 (MB)
[12/14 20:45:21   1550s] #Merging special wires using 4 threads...
[12/14 20:45:22   1550s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/14 20:45:22   1551s] #
[12/14 20:45:22   1551s] #Start Detail Routing..
[12/14 20:45:22   1551s] #start fixing drc iteration ...
[12/14 20:45:22   1551s] #   number of violations = 0
[12/14 20:45:22   1551s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1443.71 (MB), peak = 2209.54 (MB)
[12/14 20:45:22   1551s] #Complete Detail Routing.
[12/14 20:45:22   1551s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:45:22   1551s] #Total wire length = 756222 um.
[12/14 20:45:22   1551s] #Total half perimeter of net bounding box = 596127 um.
[12/14 20:45:22   1551s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:45:22   1551s] #Total wire length on LAYER M2 = 179208 um.
[12/14 20:45:22   1551s] #Total wire length on LAYER M3 = 275749 um.
[12/14 20:45:22   1551s] #Total wire length on LAYER M4 = 95109 um.
[12/14 20:45:22   1551s] #Total wire length on LAYER M5 = 86664 um.
[12/14 20:45:22   1551s] #Total wire length on LAYER M6 = 60801 um.
[12/14 20:45:22   1551s] #Total wire length on LAYER M7 = 12742 um.
[12/14 20:45:22   1551s] #Total wire length on LAYER M8 = 44974 um.
[12/14 20:45:22   1551s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:45:22   1551s] #Total number of vias = 179400
[12/14 20:45:22   1551s] #Up-Via Summary (total 179400):
[12/14 20:45:22   1551s] #           
[12/14 20:45:22   1551s] #-----------------------
[12/14 20:45:22   1551s] # M1              73750
[12/14 20:45:22   1551s] # M2              62254
[12/14 20:45:22   1551s] # M3              23091
[12/14 20:45:22   1551s] # M4               9628
[12/14 20:45:22   1551s] # M5               6612
[12/14 20:45:22   1551s] # M6               2086
[12/14 20:45:22   1551s] # M7               1934
[12/14 20:45:22   1551s] # M8                 45
[12/14 20:45:22   1551s] #-----------------------
[12/14 20:45:22   1551s] #                179400 
[12/14 20:45:22   1551s] #
[12/14 20:45:22   1551s] #Total number of DRC violations = 0
[12/14 20:45:22   1552s] ### route signature (127) =  670947907
[12/14 20:45:22   1552s] ### violation signature (121) = 1905142130
[12/14 20:45:22   1552s] #Cpu time = 00:00:03
[12/14 20:45:22   1552s] #Elapsed time = 00:00:02
[12/14 20:45:22   1552s] #Increased memory = 9.58 (MB)
[12/14 20:45:22   1552s] #Total memory = 1441.86 (MB)
[12/14 20:45:22   1552s] #Peak memory = 2209.54 (MB)
[12/14 20:45:22   1552s] ### export route signature (128) =  670947907
[12/14 20:45:23   1553s] #
[12/14 20:45:23   1553s] #detailRoute statistics:
[12/14 20:45:23   1553s] #Cpu time = 00:00:06
[12/14 20:45:23   1553s] #Elapsed time = 00:00:03
[12/14 20:45:23   1553s] #Increased memory = -179.00 (MB)
[12/14 20:45:23   1553s] #Total memory = 1391.47 (MB)
[12/14 20:45:23   1553s] #Peak memory = 2209.54 (MB)
[12/14 20:45:23   1553s] #Number of warnings = 7
[12/14 20:45:23   1553s] #Total number of warnings = 164
[12/14 20:45:23   1553s] #Number of fails = 0
[12/14 20:45:23   1553s] #Total number of fails = 0
[12/14 20:45:23   1553s] #Complete detailRoute on Sat Dec 14 20:45:23 2019
[12/14 20:45:23   1553s] #
[12/14 20:45:23   1553s] #% End detailRoute (date=12/14 20:45:23, total cpu=0:00:05.8, real=0:00:04.0, peak res=1570.5M, current mem=1391.7M)
[12/14 20:45:23   1553s] ### 
[12/14 20:45:23   1553s] ###   Scalability Statistics
[12/14 20:45:23   1553s] ### 
[12/14 20:45:23   1553s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:45:23   1553s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[12/14 20:45:23   1553s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:45:23   1553s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/14 20:45:23   1553s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/14 20:45:23   1553s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/14 20:45:23   1553s] ###   DB Import                     |        00:00:02|        00:00:01|             1.0|
[12/14 20:45:23   1553s] ###   DB Export                     |        00:00:01|        00:00:00|             1.0|
[12/14 20:45:23   1553s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/14 20:45:23   1553s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[12/14 20:45:23   1553s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[12/14 20:45:23   1553s] ###   Entire Command                |        00:00:06|        00:00:03|             1.7|
[12/14 20:45:23   1553s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:45:23   1553s] ### 
[12/14 20:45:23   1553s] <CMD> saveDesign save/FLT_120.0ns_fixdrc.enc
[12/14 20:45:23   1553s] #% Begin save design ... (date=12/14 20:45:23, mem=1391.7M)
[12/14 20:45:23   1553s] % Begin Save netlist data ... (date=12/14 20:45:23, mem=1392.3M)
[12/14 20:45:23   1553s] Writing Binary DB to save/FLT_120.0ns_fixdrc.enc.dat.tmp/FLT.v.bin in single-threaded mode...
[12/14 20:45:23   1553s] % End Save netlist data ... (date=12/14 20:45:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1394.0M, current mem=1394.0M)
[12/14 20:45:23   1553s] % Begin Save AAE data ... (date=12/14 20:45:23, mem=1394.0M)
[12/14 20:45:23   1553s] Saving AAE Data ...
[12/14 20:45:23   1553s] % End Save AAE data ... (date=12/14 20:45:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.0M, current mem=1394.0M)
[12/14 20:45:25   1554s] % Begin Save clock tree data ... (date=12/14 20:45:25, mem=1394.0M)
[12/14 20:45:25   1554s] % End Save clock tree data ... (date=12/14 20:45:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.0M, current mem=1394.0M)
[12/14 20:45:25   1554s] Saving preference file save/FLT_120.0ns_fixdrc.enc.dat.tmp/gui.pref.tcl ...
[12/14 20:45:26   1554s] Saving mode setting ...
[12/14 20:45:26   1554s] Saving global file ...
[12/14 20:45:26   1554s] Saving symbol-table file in separate thread ...
[12/14 20:45:26   1554s] Saving Drc markers ...
[12/14 20:45:26   1554s] ... No Drc file written since there is no markers found.
[12/14 20:45:26   1554s] % Begin Save routing data ... (date=12/14 20:45:26, mem=1394.2M)
[12/14 20:45:26   1554s] Saving route file ...
[12/14 20:45:28   1554s] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:02.0 mem=2163.5M) ***
[12/14 20:45:28   1554s] % End Save routing data ... (date=12/14 20:45:28, total cpu=0:00:00.6, real=0:00:02.0, peak res=1395.2M, current mem=1395.2M)
[12/14 20:45:28   1554s] Saving floorplan file in separate thread ...
[12/14 20:45:28   1554s] Saving PG Conn file in separate thread ...
[12/14 20:45:28   1554s] Saving placement file in separate thread ...
[12/14 20:45:28   1554s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[12/14 20:45:28   1554s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/14 20:45:28   1554s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2163.5M) ***
[12/14 20:45:28   1555s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[12/14 20:45:28   1555s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/14 20:45:28   1555s] Saving property file save/FLT_120.0ns_fixdrc.enc.dat.tmp/FLT.prop
[12/14 20:45:28   1555s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2163.5M) ***
[12/14 20:45:28   1555s] #Saving pin access info...
[12/14 20:45:28   1555s] #
[12/14 20:45:28   1555s] % Begin Save power constraints data ... (date=12/14 20:45:28, mem=1396.3M)
[12/14 20:45:28   1555s] % End Save power constraints data ... (date=12/14 20:45:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1396.3M, current mem=1396.3M)
[12/14 20:45:28   1555s] Saving CPF database ...
[12/14 20:45:28   1555s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[12/14 20:45:29   1555s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[12/14 20:45:47   1556s] Generated self-contained design FLT_120.0ns_fixdrc.enc.dat.tmp
[12/14 20:45:49   1556s] #% End save design ... (date=12/14 20:45:49, total cpu=0:00:02.9, real=0:00:26.0, peak res=1396.3M, current mem=1388.5M)
[12/14 20:45:49   1556s] *** Message Summary: 0 warning(s), 0 error(s)
[12/14 20:45:49   1556s] 
[12/14 20:45:50   1556s] <CMD> setDrawView place
[12/14 20:46:42   1564s] <CMD> setNanoRouteMode -droutePostRouteSpreadWire true
[12/14 20:46:42   1564s] <CMD> routeDesign -wireOpt
[12/14 20:46:42   1564s] #% Begin routeDesign (date=12/14 20:46:42, mem=1397.7M)
[12/14 20:46:42   1564s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.71 (MB), peak = 2209.54 (MB)
[12/14 20:46:42   1564s] #rc_worst has no qx tech file defined
[12/14 20:46:42   1564s] #No active RC corner or QRC tech file is missing.
[12/14 20:46:42   1564s] #**INFO: setDesignMode -flowEffort standard
[12/14 20:46:42   1564s] #**INFO: mulit-cut via swapping is disabled by user.
[12/14 20:46:42   1564s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/14 20:46:42   1564s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[12/14 20:46:42   1564s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[12/14 20:46:42   1564s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2159.5M
[12/14 20:46:42   1564s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2159.5M
[12/14 20:46:42   1564s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2159.5M
[12/14 20:46:42   1564s] Core basic site is unit
[12/14 20:46:42   1564s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.020, REAL:0.022, MEM:2159.5M
[12/14 20:46:42   1564s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.030, REAL:0.029, MEM:2159.5M
[12/14 20:46:42   1564s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.030, MEM:2159.5M
[12/14 20:46:42   1564s] 
[12/14 20:46:42   1564s] Begin checking placement ... (start mem=2159.5M, init mem=2159.5M)
[12/14 20:46:42   1564s] *info: Placed = 87294          (Fixed = 473)
[12/14 20:46:42   1564s] *info: Unplaced = 0           
[12/14 20:46:42   1564s] Placement Density:100.00%(448147/448147)
[12/14 20:46:42   1564s] Placement Density (including fixed std cells):100.00%(450724/450724)
[12/14 20:46:42   1564s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2159.5M)
[12/14 20:46:42   1564s] #**INFO: auto set of routeWithTimingDriven to false
[12/14 20:46:42   1564s] #**INFO: auto set of routeWithSiDriven to true
[12/14 20:46:42   1564s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/14 20:46:42   1564s] 
[12/14 20:46:42   1564s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/14 20:46:42   1564s] *** Changed status on (0) nets in Clock.
[12/14 20:46:42   1564s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2159.5M) ***
[12/14 20:46:43   1564s] % Begin detailRoute (date=12/14 20:46:42, mem=1400.8M)
[12/14 20:46:43   1564s] 
[12/14 20:46:43   1564s] detailRoute
[12/14 20:46:43   1564s] 
[12/14 20:46:43   1564s] #setNanoRouteMode -drouteFixAntenna true
[12/14 20:46:43   1564s] #setNanoRouteMode -droutePostRouteSpreadWire "true"
[12/14 20:46:43   1564s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[12/14 20:46:43   1564s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[12/14 20:46:43   1564s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[12/14 20:46:43   1564s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[12/14 20:46:43   1564s] #setNanoRouteMode -routeWithEco true
[12/14 20:46:43   1564s] #Start detailRoute on Sat Dec 14 20:46:43 2019
[12/14 20:46:43   1564s] #
[12/14 20:46:43   1565s] ### Net info: total nets: 21298
[12/14 20:46:43   1565s] ### Net info: dirty nets: 0
[12/14 20:46:43   1565s] ### Net info: marked as disconnected nets: 0
[12/14 20:46:43   1566s] ### Net info: fully routed nets: 20950
[12/14 20:46:43   1566s] ### Net info: trivial (single pin) nets: 0
[12/14 20:46:43   1566s] ### Net info: unrouted nets: 348
[12/14 20:46:43   1566s] ### Net info: re-extraction nets: 0
[12/14 20:46:43   1566s] ### Net info: ignored nets: 0
[12/14 20:46:43   1566s] ### Net info: skip routing nets: 0
[12/14 20:46:43   1566s] ### import route signature (129) =  229376269
[12/14 20:46:43   1566s] ### import violation signature (122) = 1905142130
[12/14 20:46:44   1566s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 0.9000 for LAYER M9. This will cause routability problems for NanoRoute.
[12/14 20:46:44   1566s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[12/14 20:46:44   1566s] #RTESIG:78da85cf3d0b83301006e0cefd154774b0506d2e895fa305575ba4ed2a16e20788421287
[12/14 20:46:44   1566s] #       fefba67615bdf51edef7ce715f790904e300b9af699a5408458909458c7d8c28bb605cd9
[12/14 20:46:44   1566s] #       d5f34a8e8e7bbb3f90a680015d06bc66986a7386594b055a1ad38fede9ef386360413f1a
[12/14 20:46:44   1566s] #       d94ab54a048dc1a85982f79ea6619d4421909f21e069a3ec629da596d5b3992c33528db5
[12/14 20:46:44   1566s] #       faac3aa42282a61ef4562722a740b2e2911745b6dd8b281890ae6fbb1d2778b4f72a8a90
[12/14 20:46:44   1566s] #       03598edb090b19df083b7c0146dd8ab5
[12/14 20:46:44   1566s] #
[12/14 20:46:44   1566s] #Merging special wires using 4 threads...
[12/14 20:46:44   1566s] #Start routing data preparation on Sat Dec 14 20:46:44 2019
[12/14 20:46:44   1566s] #
[12/14 20:46:44   1566s] #Minimum voltage of a net in the design = 0.000.
[12/14 20:46:44   1566s] #Maximum voltage of a net in the design = 1.320.
[12/14 20:46:44   1566s] #Voltage range [0.000 - 0.000] has 1 net.
[12/14 20:46:44   1566s] #Voltage range [0.700 - 1.320] has 1 net.
[12/14 20:46:44   1566s] #Voltage range [0.000 - 1.320] has 21296 nets.
[12/14 20:46:44   1567s] # M1           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.290
[12/14 20:46:44   1567s] # M2           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:46:44   1567s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:46:44   1567s] # M3           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:46:44   1567s] # M4           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:46:44   1567s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:46:44   1567s] # M5           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:46:44   1567s] # M6           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:46:44   1567s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:46:44   1567s] # M7           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/14 20:46:44   1567s] # M8           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/14 20:46:44   1567s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:46:44   1567s] # M9           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.935
[12/14 20:46:44   1567s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/14 20:46:44   1567s] #Regenerating Ggrids automatically.
[12/14 20:46:44   1567s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.320.
[12/14 20:46:44   1567s] #Using automatically generated G-grids.
[12/14 20:46:45   1567s] #Done routing data preparation.
[12/14 20:46:45   1567s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1447.60 (MB), peak = 2209.54 (MB)
[12/14 20:46:45   1568s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/14 20:46:45   1568s] #
[12/14 20:46:45   1568s] #Start Post Route wire spreading..
[12/14 20:46:45   1568s] #
[12/14 20:46:45   1568s] #Start data preparation for wire spreading...
[12/14 20:46:45   1568s] #
[12/14 20:46:45   1568s] #Data preparation is done on Sat Dec 14 20:46:45 2019
[12/14 20:46:45   1568s] #
[12/14 20:46:45   1569s] #
[12/14 20:46:45   1569s] #Start Post Route Wire Spread.
[12/14 20:46:47   1571s] #Done with 413 horizontal wires in 3 hboxes and 76 vertical wires in 3 hboxes.
[12/14 20:46:47   1572s] #Complete Post Route Wire Spread.
[12/14 20:46:47   1572s] #
[12/14 20:46:48   1572s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:46:48   1572s] #Total wire length = 756224 um.
[12/14 20:46:48   1572s] #Total half perimeter of net bounding box = 596127 um.
[12/14 20:46:48   1572s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:46:48   1572s] #Total wire length on LAYER M2 = 179209 um.
[12/14 20:46:48   1572s] #Total wire length on LAYER M3 = 275750 um.
[12/14 20:46:48   1572s] #Total wire length on LAYER M4 = 95109 um.
[12/14 20:46:48   1572s] #Total wire length on LAYER M5 = 86664 um.
[12/14 20:46:48   1572s] #Total wire length on LAYER M6 = 60801 um.
[12/14 20:46:48   1572s] #Total wire length on LAYER M7 = 12742 um.
[12/14 20:46:48   1572s] #Total wire length on LAYER M8 = 44974 um.
[12/14 20:46:48   1572s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:46:48   1572s] #Total number of vias = 179400
[12/14 20:46:48   1572s] #Up-Via Summary (total 179400):
[12/14 20:46:48   1572s] #           
[12/14 20:46:48   1572s] #-----------------------
[12/14 20:46:48   1572s] # M1              73750
[12/14 20:46:48   1572s] # M2              62254
[12/14 20:46:48   1572s] # M3              23091
[12/14 20:46:48   1572s] # M4               9628
[12/14 20:46:48   1572s] # M5               6612
[12/14 20:46:48   1572s] # M6               2086
[12/14 20:46:48   1572s] # M7               1934
[12/14 20:46:48   1572s] # M8                 45
[12/14 20:46:48   1572s] #-----------------------
[12/14 20:46:48   1572s] #                179400 
[12/14 20:46:48   1572s] #
[12/14 20:46:48   1572s] ### route signature (133) =  279605025
[12/14 20:46:48   1572s] ### violation signature (126) = 1905142130
[12/14 20:46:48   1573s] #   number of violations = 0
[12/14 20:46:48   1573s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1516.08 (MB), peak = 2209.54 (MB)
[12/14 20:46:48   1573s] #CELL_VIEW FLT,init has no DRC violation.
[12/14 20:46:48   1573s] #Total number of DRC violations = 0
[12/14 20:46:48   1573s] #Total number of net violated process antenna rule = 0
[12/14 20:46:48   1573s] #Post Route wire spread is done.
[12/14 20:46:48   1573s] #Total number of nets with non-default rule or having extra spacing = 8
[12/14 20:46:48   1573s] #Total wire length = 756224 um.
[12/14 20:46:48   1573s] #Total half perimeter of net bounding box = 596127 um.
[12/14 20:46:48   1573s] #Total wire length on LAYER M1 = 1 um.
[12/14 20:46:48   1573s] #Total wire length on LAYER M2 = 179209 um.
[12/14 20:46:48   1573s] #Total wire length on LAYER M3 = 275750 um.
[12/14 20:46:48   1573s] #Total wire length on LAYER M4 = 95109 um.
[12/14 20:46:48   1573s] #Total wire length on LAYER M5 = 86664 um.
[12/14 20:46:48   1573s] #Total wire length on LAYER M6 = 60801 um.
[12/14 20:46:48   1573s] #Total wire length on LAYER M7 = 12742 um.
[12/14 20:46:48   1573s] #Total wire length on LAYER M8 = 44974 um.
[12/14 20:46:48   1573s] #Total wire length on LAYER M9 = 973 um.
[12/14 20:46:48   1573s] #Total number of vias = 179400
[12/14 20:46:48   1573s] #Up-Via Summary (total 179400):
[12/14 20:46:48   1573s] #           
[12/14 20:46:48   1573s] #-----------------------
[12/14 20:46:48   1573s] # M1              73750
[12/14 20:46:48   1573s] # M2              62254
[12/14 20:46:48   1573s] # M3              23091
[12/14 20:46:48   1573s] # M4               9628
[12/14 20:46:48   1573s] # M5               6612
[12/14 20:46:48   1573s] # M6               2086
[12/14 20:46:48   1573s] # M7               1934
[12/14 20:46:48   1573s] # M8                 45
[12/14 20:46:48   1573s] #-----------------------
[12/14 20:46:48   1573s] #                179400 
[12/14 20:46:48   1573s] #
[12/14 20:46:48   1573s] ### route signature (135) =  279605025
[12/14 20:46:48   1573s] ### violation signature (128) = 1905142130
[12/14 20:46:48   1573s] ### export route signature (136) =  279605025
[12/14 20:46:48   1574s] #
[12/14 20:46:48   1574s] #detailRoute statistics:
[12/14 20:46:48   1574s] #Cpu time = 00:00:10
[12/14 20:46:48   1574s] #Elapsed time = 00:00:06
[12/14 20:46:48   1574s] #Increased memory = 4.01 (MB)
[12/14 20:46:48   1574s] #Total memory = 1404.84 (MB)
[12/14 20:46:48   1574s] #Peak memory = 2209.54 (MB)
[12/14 20:46:48   1574s] #Number of warnings = 6
[12/14 20:46:48   1574s] #Total number of warnings = 170
[12/14 20:46:48   1574s] #Number of fails = 0
[12/14 20:46:48   1574s] #Total number of fails = 0
[12/14 20:46:48   1574s] #Complete detailRoute on Sat Dec 14 20:46:48 2019
[12/14 20:46:48   1574s] #
[12/14 20:46:49   1574s] % End detailRoute (date=12/14 20:46:49, total cpu=0:00:09.9, real=0:00:06.0, peak res=1515.7M, current mem=1404.9M)
[12/14 20:46:49   1574s] #routeDesign: cpu time = 00:00:10, elapsed time = 00:00:06, memory = 1404.92 (MB), peak = 2209.54 (MB)
[12/14 20:46:49   1574s] 
[12/14 20:46:49   1574s] *** Summary of all messages that are not suppressed in this session:
[12/14 20:46:49   1574s] Severity  ID               Count  Summary                                  
[12/14 20:46:49   1574s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/14 20:46:49   1574s] *** Message Summary: 1 warning(s), 0 error(s)
[12/14 20:46:49   1574s] 
[12/14 20:46:49   1574s] ### 
[12/14 20:46:49   1574s] ###   Scalability Statistics
[12/14 20:46:49   1574s] ### 
[12/14 20:46:49   1574s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:46:49   1574s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/14 20:46:49   1574s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:46:49   1574s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/14 20:46:49   1574s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/14 20:46:49   1574s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/14 20:46:49   1574s] ###   DB Import                     |        00:00:02|        00:00:01|             1.0|
[12/14 20:46:49   1574s] ###   DB Export                     |        00:00:01|        00:00:00|             1.0|
[12/14 20:46:49   1574s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/14 20:46:49   1574s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[12/14 20:46:49   1574s] ###   Entire Command                |        00:00:10|        00:00:06|             1.6|
[12/14 20:46:49   1574s] ### --------------------------------+----------------+----------------+----------------+
[12/14 20:46:49   1574s] ### 
[12/14 20:46:49   1574s] #% End routeDesign (date=12/14 20:46:49, total cpu=0:00:10.3, real=0:00:07.0, peak res=1515.7M, current mem=1404.9M)
[12/14 20:46:49   1574s] <CMD> saveDesign save/FLT_120.0ns_postRouteOpt.enc
[12/14 20:46:49   1574s] #% Begin save design ... (date=12/14 20:46:49, mem=1404.9M)
[12/14 20:46:49   1574s] % Begin Save netlist data ... (date=12/14 20:46:49, mem=1405.4M)
[12/14 20:46:49   1574s] Writing Binary DB to save/FLT_120.0ns_postRouteOpt.enc.dat.tmp/FLT.v.bin in single-threaded mode...
[12/14 20:46:49   1574s] % End Save netlist data ... (date=12/14 20:46:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1407.1M, current mem=1407.1M)
[12/14 20:46:49   1574s] % Begin Save AAE data ... (date=12/14 20:46:49, mem=1407.1M)
[12/14 20:46:49   1574s] Saving AAE Data ...
[12/14 20:46:49   1574s] % End Save AAE data ... (date=12/14 20:46:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1407.1M, current mem=1407.1M)
[12/14 20:46:51   1575s] % Begin Save clock tree data ... (date=12/14 20:46:51, mem=1407.2M)
[12/14 20:46:51   1575s] % End Save clock tree data ... (date=12/14 20:46:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1407.2M, current mem=1407.2M)
[12/14 20:46:51   1575s] Saving preference file save/FLT_120.0ns_postRouteOpt.enc.dat.tmp/gui.pref.tcl ...
[12/14 20:46:51   1575s] Saving mode setting ...
[12/14 20:46:52   1575s] Saving global file ...
[12/14 20:46:52   1575s] Saving symbol-table file in separate thread ...
[12/14 20:46:52   1575s] Saving Drc markers ...
[12/14 20:46:52   1575s] ... No Drc file written since there is no markers found.
[12/14 20:46:52   1575s] % Begin Save routing data ... (date=12/14 20:46:52, mem=1407.2M)
[12/14 20:46:52   1575s] Saving route file ...
[12/14 20:46:53   1576s] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=2167.3M) ***
[12/14 20:46:53   1576s] % End Save routing data ... (date=12/14 20:46:53, total cpu=0:00:00.6, real=0:00:01.0, peak res=1408.2M, current mem=1408.2M)
[12/14 20:46:53   1576s] Saving floorplan file in separate thread ...
[12/14 20:46:53   1576s] Saving PG Conn file in separate thread ...
[12/14 20:46:53   1576s] Saving placement file in separate thread ...
[12/14 20:46:53   1576s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[12/14 20:46:53   1576s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/14 20:46:53   1576s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2167.3M) ***
[12/14 20:46:54   1576s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
[12/14 20:46:54   1576s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/14 20:46:54   1576s] Saving property file save/FLT_120.0ns_postRouteOpt.enc.dat.tmp/FLT.prop
[12/14 20:46:54   1576s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2167.3M) ***
[12/14 20:46:54   1576s] #Saving pin access info...
[12/14 20:46:54   1576s] #
[12/14 20:46:54   1576s] % Begin Save power constraints data ... (date=12/14 20:46:54, mem=1409.8M)
[12/14 20:46:54   1576s] % End Save power constraints data ... (date=12/14 20:46:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1409.8M, current mem=1409.8M)
[12/14 20:46:54   1576s] Saving CPF database ...
[12/14 20:46:54   1576s] *** End saving CPF database: cpu=0:00:00.02 real=0:00:00.00 ***
[12/14 20:46:54   1576s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/14 20:47:13   1577s] Generated self-contained design FLT_120.0ns_postRouteOpt.enc.dat.tmp
[12/14 20:47:15   1577s] #% End save design ... (date=12/14 20:47:15, total cpu=0:00:02.9, real=0:00:26.0, peak res=1409.8M, current mem=1398.6M)
[12/14 20:47:15   1577s] *** Message Summary: 0 warning(s), 0 error(s)
[12/14 20:47:15   1577s] 
[12/14 20:47:15   1577s] <CMD> timeDesign -postRoute -expandedViews -outDir reports/07_timedesign_final
[12/14 20:47:15   1578s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/14 20:47:15   1578s] Extraction called for design 'FLT' of instances=87294 and nets=21298 using extraction engine 'postRoute' at effort level 'low' .
[12/14 20:47:15   1578s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/14 20:47:15   1578s] Type 'man IMPEXT-3530' for more detail.
[12/14 20:47:15   1578s] PostRoute (effortLevel low) RC Extraction called for design FLT.
[12/14 20:47:15   1578s] RC Extraction called in multi-corner(3) mode.
[12/14 20:47:15   1578s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/14 20:47:15   1578s] Type 'man IMPEXT-6197' for more detail.
[12/14 20:47:15   1578s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/14 20:47:15   1578s] * Layer Id             : 1 - M1
[12/14 20:47:15   1578s]       Thickness        : 0.6
[12/14 20:47:15   1578s]       Min Width        : 0.14
[12/14 20:47:15   1578s]       Layer Dielectric : 4.1
[12/14 20:47:15   1578s] * Layer Id             : 2 - M2
[12/14 20:47:15   1578s]       Thickness        : 0.6
[12/14 20:47:15   1578s]       Min Width        : 0.16
[12/14 20:47:15   1578s]       Layer Dielectric : 4.1
[12/14 20:47:15   1578s] * Layer Id             : 3 - M3
[12/14 20:47:15   1578s]       Thickness        : 0.6
[12/14 20:47:15   1578s]       Min Width        : 0.16
[12/14 20:47:15   1578s]       Layer Dielectric : 4.1
[12/14 20:47:15   1578s] * Layer Id             : 4 - M4
[12/14 20:47:15   1578s]       Thickness        : 0.6
[12/14 20:47:15   1578s]       Min Width        : 0.16
[12/14 20:47:15   1578s]       Layer Dielectric : 4.1
[12/14 20:47:15   1578s] * Layer Id             : 5 - M5
[12/14 20:47:15   1578s]       Thickness        : 0.6
[12/14 20:47:15   1578s]       Min Width        : 0.16
[12/14 20:47:15   1578s]       Layer Dielectric : 4.1
[12/14 20:47:15   1578s] * Layer Id             : 6 - M6
[12/14 20:47:15   1578s]       Thickness        : 0.6
[12/14 20:47:15   1578s]       Min Width        : 0.16
[12/14 20:47:15   1578s]       Layer Dielectric : 4.1
[12/14 20:47:15   1578s] * Layer Id             : 7 - M7
[12/14 20:47:15   1578s]       Thickness        : 0.6
[12/14 20:47:15   1578s]       Min Width        : 0.16
[12/14 20:47:15   1578s]       Layer Dielectric : 4.1
[12/14 20:47:15   1578s] * Layer Id             : 8 - M8
[12/14 20:47:15   1578s]       Thickness        : 0.6
[12/14 20:47:15   1578s]       Min Width        : 0.16
[12/14 20:47:15   1578s]       Layer Dielectric : 4.1
[12/14 20:47:15   1578s] * Layer Id             : 9 - M9
[12/14 20:47:15   1578s]       Thickness        : 1
[12/14 20:47:15   1578s]       Min Width        : 0.45
[12/14 20:47:15   1578s]       Layer Dielectric : 4.1
[12/14 20:47:15   1578s] extractDetailRC Option : -outfile /tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d -maxResLength 200  -basic
[12/14 20:47:15   1578s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/14 20:47:15   1578s]       RC Corner Indexes            0       1       2   
[12/14 20:47:15   1578s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/14 20:47:15   1578s] Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
[12/14 20:47:15   1578s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:47:15   1578s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:47:15   1578s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/14 20:47:15   1578s] Shrink Factor                : 1.00000
[12/14 20:47:16   1578s] Initializing multi-corner resistance tables ...
[12/14 20:47:16   1579s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2188.9M)
[12/14 20:47:16   1579s] Creating parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for storing RC.
[12/14 20:47:16   1579s] Extracted 10.0006% (CPU Time= 0:00:00.6  MEM= 2231.9M)
[12/14 20:47:16   1579s] Extracted 20.0004% (CPU Time= 0:00:00.7  MEM= 2231.9M)
[12/14 20:47:16   1579s] Extracted 30.0007% (CPU Time= 0:00:00.8  MEM= 2231.9M)
[12/14 20:47:17   1579s] Extracted 40.0005% (CPU Time= 0:00:01.0  MEM= 2231.9M)
[12/14 20:47:17   1580s] Extracted 50.0007% (CPU Time= 0:00:01.2  MEM= 2231.9M)
[12/14 20:47:17   1580s] Extracted 60.0006% (CPU Time= 0:00:01.9  MEM= 2235.9M)
[12/14 20:47:18   1580s] Extracted 70.0004% (CPU Time= 0:00:02.0  MEM= 2235.9M)
[12/14 20:47:18   1581s] Extracted 80.0007% (CPU Time= 0:00:02.2  MEM= 2235.9M)
[12/14 20:47:18   1581s] Extracted 90.0005% (CPU Time= 0:00:02.3  MEM= 2235.9M)
[12/14 20:47:19   1581s] Extracted 100% (CPU Time= 0:00:03.0  MEM= 2235.9M)
[12/14 20:47:19   1582s] Number of Extracted Resistors     : 454286
[12/14 20:47:19   1582s] Number of Extracted Ground Cap.   : 474940
[12/14 20:47:19   1582s] Number of Extracted Coupling Cap. : 0
[12/14 20:47:19   1582s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2219.895M)
[12/14 20:47:19   1582s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:19   1582s] processing rcdb (/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d) for hinst (top) of cell (FLT);
[12/14 20:47:19   1582s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2219.895M)
[12/14 20:47:19   1582s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.7  Real Time: 0:00:04.0  MEM: 2219.895M)
[12/14 20:47:19   1582s] Effort level <high> specified for reg2reg path_group
[12/14 20:47:19   1582s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2191.9M
[12/14 20:47:19   1582s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2191.9M
[12/14 20:47:19   1582s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2191.9M
[12/14 20:47:19   1582s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.260, REAL:0.090, MEM:2191.9M
[12/14 20:47:19   1582s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.290, REAL:0.117, MEM:2191.9M
[12/14 20:47:19   1582s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.290, REAL:0.117, MEM:2191.9M
[12/14 20:47:19   1583s] #################################################################################
[12/14 20:47:19   1583s] # Design Stage: PostRoute
[12/14 20:47:19   1583s] # Design Name: FLT
[12/14 20:47:19   1583s] # Design Mode: 90nm
[12/14 20:47:19   1583s] # Analysis Mode: MMMC OCV 
[12/14 20:47:19   1583s] # Parasitics Mode: SPEF/RCDB
[12/14 20:47:19   1583s] # Signoff Settings: SI Off 
[12/14 20:47:19   1583s] #################################################################################
[12/14 20:47:19   1583s] Topological Sorting (REAL = 0:00:00.0, MEM = 2192.7M, InitMEM = 2189.9M)
[12/14 20:47:19   1583s] Calculate early delays in OCV mode...
[12/14 20:47:19   1583s] Calculate late delays in OCV mode...
[12/14 20:47:19   1583s] Calculate early delays in OCV mode...
[12/14 20:47:19   1583s] Calculate late delays in OCV mode...
[12/14 20:47:19   1583s] Calculate early delays in OCV mode...
[12/14 20:47:19   1583s] Calculate late delays in OCV mode...
[12/14 20:47:19   1583s] Start delay calculation (fullDC) (4 T). (MEM=2192.72)
[12/14 20:47:19   1583s] *** Calculating scaling factor for l_wc libraries using the default operating condition of each library.
[12/14 20:47:19   1583s] Initializing multi-corner resistance tables ...
[12/14 20:47:20   1583s] End AAE Lib Interpolated Model. (MEM=2213.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:47:20   1583s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:20   1583s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2213.4M)
[12/14 20:47:20   1583s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:20   1583s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:20   1583s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2251.6M)
[12/14 20:47:20   1583s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:20   1584s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:20   1584s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2251.6M)
[12/14 20:47:20   1584s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:21   1587s] Total number of fetched objects 21265
[12/14 20:47:21   1587s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:21   1587s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:47:21   1587s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2451.9M)
[12/14 20:47:21   1587s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:21   1589s] Total number of fetched objects 21265
[12/14 20:47:21   1589s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:47:21   1589s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:47:21   1589s] End delay calculation. (MEM=2451.88 CPU=0:00:05.7 REAL=0:00:01.0)
[12/14 20:47:21   1589s] End delay calculation (fullDC). (MEM=2451.88 CPU=0:00:06.8 REAL=0:00:02.0)
[12/14 20:47:22   1590s] *** CDM Built up (cpu=0:00:07.0  real=0:00:03.0  mem= 2451.9M) ***
[12/14 20:47:22   1590s] *** Done Building Timing Graph (cpu=0:00:07.9 real=0:00:03.0 totSessionCpu=0:26:31 mem=2419.9M)
[12/14 20:47:27   1594s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_wc func_tc test_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 70.812  | 71.515  | 70.812  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|func_wc             | 70.812  | 71.515  | 70.812  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|func_tc             | 106.669 | 106.906 | 106.669 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|test_wc             | 430.812 | 431.515 | 430.812 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.830%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir reports/07_timedesign_final
[12/14 20:47:27   1594s] Total CPU time: 17.27 sec
[12/14 20:47:27   1594s] Total Real time: 12.0 sec
[12/14 20:47:27   1594s] Total Memory Usage: 2187.390625 Mbytes
[12/14 20:47:27   1594s] <CMD> timeDesign -postRoute -hold -expandedViews -outDir reports/07_timedesign_final
[12/14 20:47:28   1595s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/14 20:47:28   1595s] Effort level <high> specified for reg2reg path_group
[12/14 20:47:28   1596s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2166.7M
[12/14 20:47:28   1596s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2166.7M
[12/14 20:47:28   1596s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2166.7M
[12/14 20:47:28   1596s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.270, REAL:0.090, MEM:2190.7M
[12/14 20:47:28   1596s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.290, REAL:0.117, MEM:2190.7M
[12/14 20:47:28   1596s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.290, REAL:0.117, MEM:2190.7M
[12/14 20:47:28   1596s] #################################################################################
[12/14 20:47:28   1596s] # Design Stage: PostRoute
[12/14 20:47:28   1596s] # Design Name: FLT
[12/14 20:47:28   1596s] # Design Mode: 90nm
[12/14 20:47:28   1596s] # Analysis Mode: MMMC OCV 
[12/14 20:47:28   1596s] # Parasitics Mode: SPEF/RCDB
[12/14 20:47:28   1596s] # Signoff Settings: SI Off 
[12/14 20:47:28   1596s] #################################################################################
[12/14 20:47:29   1597s] Topological Sorting (REAL = 0:00:01.0, MEM = 2191.6M, InitMEM = 2188.7M)
[12/14 20:47:29   1597s] Calculate late delays in OCV mode...
[12/14 20:47:29   1597s] Calculate early delays in OCV mode...
[12/14 20:47:29   1597s] Calculate late delays in OCV mode...
[12/14 20:47:29   1597s] Calculate early delays in OCV mode...
[12/14 20:47:29   1597s] Calculate late delays in OCV mode...
[12/14 20:47:29   1597s] Calculate early delays in OCV mode...
[12/14 20:47:29   1597s] Start delay calculation (fullDC) (4 T). (MEM=2191.57)
[12/14 20:47:29   1597s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/14 20:47:29   1597s] End AAE Lib Interpolated Model. (MEM=2212.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:47:29   1597s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:29   1597s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:47:29   1597s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2212.3M)
[12/14 20:47:29   1597s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:29   1597s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:29   1597s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2250.4M)
[12/14 20:47:29   1597s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:29   1597s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:29   1597s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2250.4M)
[12/14 20:47:29   1597s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:29   1598s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:29   1598s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2250.4M)
[12/14 20:47:29   1598s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:30   1600s] Total number of fetched objects 21265
[12/14 20:47:30   1600s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:30   1600s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:47:30   1600s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2460.3M)
[12/14 20:47:30   1600s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:30   1603s] Total number of fetched objects 21265
[12/14 20:47:30   1603s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:30   1603s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:47:30   1603s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2460.3M)
[12/14 20:47:30   1603s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:31   1605s] Total number of fetched objects 21265
[12/14 20:47:31   1605s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:47:31   1605s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:47:31   1605s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:47:31   1605s] End delay calculation. (MEM=2460.27 CPU=0:00:07.4 REAL=0:00:02.0)
[12/14 20:47:31   1605s] End delay calculation (fullDC). (MEM=2460.27 CPU=0:00:08.5 REAL=0:00:02.0)
[12/14 20:47:31   1605s] *** CDM Built up (cpu=0:00:08.7  real=0:00:03.0  mem= 2460.3M) ***
[12/14 20:47:31   1606s] *** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:03.0 totSessionCpu=0:26:47 mem=2428.3M)
[12/14 20:47:33   1607s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_bc hold_tc hold_wc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.085  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|hold_bc             |  0.005  |  0.085  |  0.005  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|hold_tc             |  0.029  |  0.182  |  0.029  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|hold_wc             |  0.012  |  0.720  |  0.012  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+

Density: 52.830%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir reports/07_timedesign_final
[12/14 20:47:33   1607s] Total CPU time: 13.07 sec
[12/14 20:47:33   1607s] Total Real time: 6.0 sec
[12/14 20:47:33   1607s] Total Memory Usage: 2142.773438 Mbytes
[12/14 20:47:33   1608s] <CMD> deleteEmptyModule
[12/14 20:47:34   1608s] Current (total cpu=0:26:49, real=0:26:18, peak res=2209.5M, current mem=1351.2M)
[12/14 20:47:34   1608s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1359.1M, current mem=1359.1M)
[12/14 20:47:34   1608s] Current (total cpu=0:26:49, real=0:26:18, peak res=2209.5M, current mem=1359.1M)
[12/14 20:47:34   1608s] Current (total cpu=0:26:49, real=0:26:18, peak res=2209.5M, current mem=1359.1M)
[12/14 20:47:34   1608s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1359.5M, current mem=1359.5M)
[12/14 20:47:34   1608s] Current (total cpu=0:26:49, real=0:26:18, peak res=2209.5M, current mem=1359.5M)
[12/14 20:47:34   1608s] Current (total cpu=0:26:49, real=0:26:18, peak res=2209.5M, current mem=1359.5M)
[12/14 20:47:35   1609s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1359.9M, current mem=1359.9M)
[12/14 20:47:35   1609s] Current (total cpu=0:26:49, real=0:26:19, peak res=2209.5M, current mem=1359.9M)
[12/14 20:47:35   1609s] <CMD> update_constraint_mode -name func_mode \
                       -sdc_files [list src/constraints/constraints_mode0.sdc \
                                        src/constraints/latencies_mode0_signoff.sdc \
                                  ]
[12/14 20:47:35   1609s] Current (total cpu=0:26:50, real=0:26:19, peak res=2209.5M, current mem=1347.1M)
[12/14 20:47:35   1609s] INFO (CTE): Constraints read successfully.
[12/14 20:47:35   1609s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1355.3M, current mem=1355.3M)
[12/14 20:47:35   1609s] Current (total cpu=0:26:50, real=0:26:19, peak res=2209.5M, current mem=1355.3M)
[12/14 20:47:35   1609s] Current (total cpu=0:26:50, real=0:26:19, peak res=2209.5M, current mem=1355.3M)
[12/14 20:47:36   1609s] INFO (CTE): Constraints read successfully.
[12/14 20:47:36   1609s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1355.7M, current mem=1355.7M)
[12/14 20:47:36   1609s] Current (total cpu=0:26:50, real=0:26:20, peak res=2209.5M, current mem=1355.7M)
[12/14 20:47:36   1609s] Current (total cpu=0:26:50, real=0:26:20, peak res=2209.5M, current mem=1355.7M)
[12/14 20:47:36   1609s] INFO (CTE): Constraints read successfully.
[12/14 20:47:36   1609s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1356.1M, current mem=1356.1M)
[12/14 20:47:36   1609s] Current (total cpu=0:26:50, real=0:26:20, peak res=2209.5M, current mem=1356.1M)
[12/14 20:47:36   1609s] Current (total cpu=0:26:50, real=0:26:20, peak res=2209.5M, current mem=1356.1M)
[12/14 20:47:36   1609s] INFO (CTE): Constraints read successfully.
[12/14 20:47:36   1609s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1356.6M, current mem=1356.6M)
[12/14 20:47:36   1609s] Current (total cpu=0:26:50, real=0:26:20, peak res=2209.5M, current mem=1356.6M)
[12/14 20:47:36   1609s] <CMD> update_constraint_mode -name hold_mode \
                       -sdc_files [list src/constraints/constraints_modeH.sdc \
                                        src/constraints/latencies_mode0_signoff.sdc \
                                  ]
[12/14 20:47:36   1610s] Current (total cpu=0:26:51, real=0:26:20, peak res=2209.5M, current mem=1347.6M)
[12/14 20:47:36   1610s] INFO (CTE): Constraints read successfully.
[12/14 20:47:36   1610s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1355.8M, current mem=1355.8M)
[12/14 20:47:37   1610s] Current (total cpu=0:26:51, real=0:26:21, peak res=2209.5M, current mem=1355.8M)
[12/14 20:47:37   1610s] Current (total cpu=0:26:51, real=0:26:21, peak res=2209.5M, current mem=1355.8M)
[12/14 20:47:37   1610s] INFO (CTE): Constraints read successfully.
[12/14 20:47:37   1610s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1356.2M, current mem=1356.2M)
[12/14 20:47:37   1610s] Current (total cpu=0:26:51, real=0:26:21, peak res=2209.5M, current mem=1356.2M)
[12/14 20:47:37   1610s] Current (total cpu=0:26:51, real=0:26:21, peak res=2209.5M, current mem=1356.2M)
[12/14 20:47:37   1610s] INFO (CTE): Constraints read successfully.
[12/14 20:47:37   1610s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1356.7M, current mem=1356.7M)
[12/14 20:47:37   1610s] Current (total cpu=0:26:51, real=0:26:21, peak res=2209.5M, current mem=1356.7M)
[12/14 20:47:37   1610s] Current (total cpu=0:26:51, real=0:26:21, peak res=2209.5M, current mem=1356.7M)
[12/14 20:47:37   1610s] INFO (CTE): Constraints read successfully.
[12/14 20:47:37   1610s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1357.1M, current mem=1357.1M)
[12/14 20:47:37   1611s] Current (total cpu=0:26:51, real=0:26:21, peak res=2209.5M, current mem=1357.1M)
[12/14 20:47:37   1611s] <CMD> update_constraint_mode -name test_mode \
                       -sdc_files [list src/constraints/constraints_modeT.sdc \
                                        src/constraints/latencies_mode0_signoff.sdc \
                                  ]                                                                                                      
[12/14 20:47:38   1611s] Current (total cpu=0:26:52, real=0:26:22, peak res=2209.5M, current mem=1349.7M)
[12/14 20:47:38   1611s] INFO (CTE): Constraints read successfully.
[12/14 20:47:38   1611s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1357.9M, current mem=1357.9M)
[12/14 20:47:38   1611s] Current (total cpu=0:26:52, real=0:26:22, peak res=2209.5M, current mem=1357.9M)
[12/14 20:47:38   1611s] Current (total cpu=0:26:52, real=0:26:22, peak res=2209.5M, current mem=1357.9M)
[12/14 20:47:38   1611s] INFO (CTE): Constraints read successfully.
[12/14 20:47:38   1611s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1358.2M, current mem=1358.2M)
[12/14 20:47:38   1611s] Current (total cpu=0:26:52, real=0:26:22, peak res=2209.5M, current mem=1358.2M)
[12/14 20:47:38   1611s] Current (total cpu=0:26:52, real=0:26:22, peak res=2209.5M, current mem=1358.2M)
[12/14 20:47:38   1611s] INFO (CTE): Constraints read successfully.
[12/14 20:47:38   1611s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1358.7M, current mem=1358.7M)
[12/14 20:47:38   1611s] Current (total cpu=0:26:52, real=0:26:22, peak res=2209.5M, current mem=1358.7M)
[12/14 20:47:38   1611s] Current (total cpu=0:26:52, real=0:26:22, peak res=2209.5M, current mem=1358.7M)
[12/14 20:47:38   1611s] INFO (CTE): Constraints read successfully.
[12/14 20:47:38   1612s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1359.1M, current mem=1359.1M)
[12/14 20:47:38   1612s] Current (total cpu=0:26:52, real=0:26:22, peak res=2209.5M, current mem=1359.1M)
[12/14 20:47:38   1612s] <CMD> set_analysis_view -update_timing
[12/14 20:47:38   1612s] <CMD> timeDesign -postRoute -expandedViews -outDir reports/08_timedesign_final
[12/14 20:47:39   1613s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/14 20:47:39   1613s] Effort level <high> specified for reg2reg path_group
[12/14 20:47:39   1613s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2158.4M
[12/14 20:47:39   1613s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2158.4M
[12/14 20:47:39   1613s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2158.4M
[12/14 20:47:39   1613s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.190, REAL:0.077, MEM:2182.4M
[12/14 20:47:39   1613s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.210, REAL:0.101, MEM:2182.4M
[12/14 20:47:39   1613s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.210, REAL:0.101, MEM:2182.4M
[12/14 20:47:39   1614s] #################################################################################
[12/14 20:47:39   1614s] # Design Stage: PostRoute
[12/14 20:47:39   1614s] # Design Name: FLT
[12/14 20:47:39   1614s] # Design Mode: 90nm
[12/14 20:47:39   1614s] # Analysis Mode: MMMC OCV 
[12/14 20:47:39   1614s] # Parasitics Mode: SPEF/RCDB
[12/14 20:47:39   1614s] # Signoff Settings: SI Off 
[12/14 20:47:39   1614s] #################################################################################
[12/14 20:47:39   1614s] Topological Sorting (REAL = 0:00:00.0, MEM = 2185.2M, InitMEM = 2182.4M)
[12/14 20:47:39   1614s] Calculate early delays in OCV mode...
[12/14 20:47:39   1614s] Calculate late delays in OCV mode...
[12/14 20:47:39   1614s] Calculate early delays in OCV mode...
[12/14 20:47:39   1614s] Calculate late delays in OCV mode...
[12/14 20:47:39   1614s] Calculate early delays in OCV mode...
[12/14 20:47:39   1614s] Calculate late delays in OCV mode...
[12/14 20:47:39   1614s] Start delay calculation (fullDC) (4 T). (MEM=2185.21)
[12/14 20:47:39   1614s] *** Calculating scaling factor for l_wc libraries using the default operating condition of each library.
[12/14 20:47:39   1614s] End AAE Lib Interpolated Model. (MEM=2205.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:47:39   1614s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:39   1614s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:47:39   1614s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2205.9M)
[12/14 20:47:39   1614s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:39   1614s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:39   1614s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2244.1M)
[12/14 20:47:39   1614s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:40   1615s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:40   1615s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2244.1M)
[12/14 20:47:40   1615s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:40   1618s] Total number of fetched objects 21265
[12/14 20:47:40   1618s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:40   1618s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:47:40   1618s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2453.9M)
[12/14 20:47:40   1618s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:41   1620s] Total number of fetched objects 21265
[12/14 20:47:41   1620s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:47:41   1620s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:47:41   1620s] End delay calculation. (MEM=2453.91 CPU=0:00:05.6 REAL=0:00:01.0)
[12/14 20:47:41   1620s] End delay calculation (fullDC). (MEM=2453.91 CPU=0:00:06.6 REAL=0:00:02.0)
[12/14 20:47:41   1620s] *** CDM Built up (cpu=0:00:06.8  real=0:00:02.0  mem= 2453.9M) ***
[12/14 20:47:42   1621s] *** Done Building Timing Graph (cpu=0:00:07.9 real=0:00:03.0 totSessionCpu=0:27:02 mem=2421.9M)
[12/14 20:47:47   1625s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_wc func_tc test_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 70.822  | 71.525  | 70.822  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|func_wc             | 70.822  | 71.525  | 70.822  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|func_tc             | 106.679 | 106.916 | 106.679 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|test_wc             | 430.822 | 431.525 | 430.822 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.830%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir reports/08_timedesign_final
[12/14 20:47:47   1626s] Total CPU time: 13.99 sec
[12/14 20:47:47   1626s] Total Real time: 9.0 sec
[12/14 20:47:47   1626s] Total Memory Usage: 2187.820312 Mbytes
[12/14 20:47:47   1626s] <CMD> timeDesign -postRoute -hold -expandedViews -outDir reports/08_timedesign_final
[12/14 20:47:47   1626s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/14 20:47:48   1626s] Effort level <high> specified for reg2reg path_group
[12/14 20:47:48   1627s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2171.1M
[12/14 20:47:48   1627s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2171.1M
[12/14 20:47:48   1627s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2171.1M
[12/14 20:47:48   1628s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.290, REAL:0.096, MEM:2195.2M
[12/14 20:47:48   1628s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.310, REAL:0.119, MEM:2195.2M
[12/14 20:47:48   1628s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.310, REAL:0.119, MEM:2195.2M
[12/14 20:47:48   1628s] #################################################################################
[12/14 20:47:48   1628s] # Design Stage: PostRoute
[12/14 20:47:48   1628s] # Design Name: FLT
[12/14 20:47:48   1628s] # Design Mode: 90nm
[12/14 20:47:48   1628s] # Analysis Mode: MMMC OCV 
[12/14 20:47:48   1628s] # Parasitics Mode: SPEF/RCDB
[12/14 20:47:48   1628s] # Signoff Settings: SI Off 
[12/14 20:47:48   1628s] #################################################################################
[12/14 20:47:48   1628s] Topological Sorting (REAL = 0:00:00.0, MEM = 2193.2M, InitMEM = 2193.2M)
[12/14 20:47:48   1628s] Calculate late delays in OCV mode...
[12/14 20:47:48   1628s] Calculate early delays in OCV mode...
[12/14 20:47:48   1628s] Calculate late delays in OCV mode...
[12/14 20:47:48   1628s] Calculate early delays in OCV mode...
[12/14 20:47:48   1628s] Calculate late delays in OCV mode...
[12/14 20:47:48   1628s] Calculate early delays in OCV mode...
[12/14 20:47:48   1628s] Start delay calculation (fullDC) (4 T). (MEM=2193.15)
[12/14 20:47:48   1628s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/14 20:47:49   1628s] End AAE Lib Interpolated Model. (MEM=2213.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:47:49   1628s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:49   1628s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:47:49   1628s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2213.8M)
[12/14 20:47:49   1628s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:49   1628s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:49   1628s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2252.0M)
[12/14 20:47:49   1628s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:49   1629s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:49   1629s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2252.0M)
[12/14 20:47:49   1629s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:49   1629s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:49   1629s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2252.0M)
[12/14 20:47:49   1629s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:49   1631s] Total number of fetched objects 21265
[12/14 20:47:50   1631s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:50   1631s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:47:50   1631s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2461.9M)
[12/14 20:47:50   1631s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:50   1634s] Total number of fetched objects 21265
[12/14 20:47:50   1634s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:50   1634s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:47:50   1634s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2461.9M)
[12/14 20:47:50   1634s] AAE_INFO: 4 threads acquired from CTE.
[12/14 20:47:51   1636s] Total number of fetched objects 21265
[12/14 20:47:51   1636s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:47:51   1636s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:47:51   1637s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:47:51   1637s] End delay calculation. (MEM=2461.84 CPU=0:00:07.5 REAL=0:00:02.0)
[12/14 20:47:51   1637s] End delay calculation (fullDC). (MEM=2461.84 CPU=0:00:08.6 REAL=0:00:03.0)
[12/14 20:47:51   1637s] *** CDM Built up (cpu=0:00:08.8  real=0:00:03.0  mem= 2461.8M) ***
[12/14 20:47:51   1637s] *** Done Building Timing Graph (cpu=0:00:09.7 real=0:00:03.0 totSessionCpu=0:27:18 mem=2429.8M)
[12/14 20:47:53   1638s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_bc hold_tc hold_wc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  0.105  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|hold_bc             |  0.025  |  0.105  |  0.025  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|hold_tc             |  0.049  |  0.202  |  0.049  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+
|hold_wc             |  0.032  |  0.740  |  0.032  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   948   |   437   |   638   |
+--------------------+---------+---------+---------+

Density: 52.830%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir reports/08_timedesign_final
[12/14 20:47:53   1639s] Total CPU time: 12.95 sec
[12/14 20:47:53   1639s] Total Real time: 6.0 sec
[12/14 20:47:53   1639s] Total Memory Usage: 2143.0625 Mbytes
[12/14 20:47:53   1639s] <CMD> write_lef_abstract out/FLT_120.0ns.lef -stripePin
[12/14 20:47:54   1639s] <CMD> set_global timing_recompute_sdf_in_setuphold_mode true
[12/14 20:47:54   1639s] <CMD> all_hold_analysis_views
[12/14 20:47:54   1639s] <CMD> all_setup_analysis_views
[12/14 20:47:54   1639s] <CMD> all_setup_analysis_views
[12/14 20:47:54   1639s] <CMD> write_sdf -precision 4 -min_period_edges posedge -recompute_parallel_arcs -nonegchecks \
          -min_view [lindex [all_hold_analysis_views]  0] \
          -typ_view [lindex [all_setup_analysis_views]  0] \
          -max_view [lindex [all_setup_analysis_views]  0] \
          out/${DESIGNNAME}.sdf.gz
[12/14 20:47:54   1639s] #################################################################################
[12/14 20:47:54   1639s] # Design Stage: PostRoute
[12/14 20:47:54   1639s] # Design Name: FLT
[12/14 20:47:54   1639s] # Design Mode: 90nm
[12/14 20:47:54   1639s] # Analysis Mode: MMMC OCV 
[12/14 20:47:54   1639s] # Parasitics Mode: SPEF/RCDB
[12/14 20:47:54   1639s] # Signoff Settings: SI Off 
[12/14 20:47:54   1639s] #################################################################################
[12/14 20:47:54   1640s] Topological Sorting (REAL = 0:00:00.0, MEM = 2149.9M, InitMEM = 2147.1M)
[12/14 20:47:55   1640s] Start delay calculation (fullDC) (4 T). (MEM=2149.95)
[12/14 20:47:55   1640s] *** Calculating scaling factor for l_wc libraries using the default operating condition of each library.
[12/14 20:47:55   1640s] End AAE Lib Interpolated Model. (MEM=2170.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/14 20:47:55   1640s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:55   1640s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:47:55   1640s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2194.7M)
[12/14 20:47:55   1640s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:55   1640s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2232.9M)
[12/14 20:47:55   1641s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:55   1641s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2232.9M)
[12/14 20:47:55   1641s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:55   1641s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2232.9M)
[12/14 20:47:58   1651s] Total number of fetched objects 21265
[12/14 20:47:58   1651s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:47:58   1651s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:47:58   1651s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2461.8M)
[12/14 20:48:00   1658s] Total number of fetched objects 21265
[12/14 20:48:00   1658s] Opening parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d' for reading.
[12/14 20:48:00   1658s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:48:00   1658s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2461.8M)
[12/14 20:48:01   1662s] Total number of fetched objects 21265
[12/14 20:48:01   1662s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:48:01   1662s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:48:01   1662s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/14 20:48:01   1662s] End delay calculation. (MEM=2458.93 CPU=0:00:21.1 REAL=0:00:06.0)
[12/14 20:48:01   1662s] End delay calculation (fullDC). (MEM=2458.93 CPU=0:00:22.6 REAL=0:00:06.0)
[12/14 20:48:01   1662s] *** CDM Built up (cpu=0:00:23.5  real=0:00:07.0  mem= 2458.9M) ***
[12/14 20:48:01   1664s] <CMD> saveNetlist out/FLT_120.0ns.v -excludeLeafCell
[12/14 20:48:02   1664s] Writing Netlist "out/FLT_120.0ns.v" ...
[12/14 20:48:02   1664s] <CMD> saveDesign save/FLT_120.0ns_final.enc
[12/14 20:48:02   1664s] The in-memory database contained RC information but was not saved. To save 
[12/14 20:48:02   1664s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/14 20:48:02   1664s] so it should only be saved when it is really desired.
[12/14 20:48:02   1664s] #% Begin save design ... (date=12/14 20:48:02, mem=1612.0M)
[12/14 20:48:02   1664s] % Begin Save netlist data ... (date=12/14 20:48:02, mem=1612.6M)
[12/14 20:48:02   1664s] Writing Binary DB to save/FLT_120.0ns_final.enc.dat.tmp/FLT.v.bin in single-threaded mode...
[12/14 20:48:02   1664s] % End Save netlist data ... (date=12/14 20:48:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=1613.8M, current mem=1613.8M)
[12/14 20:48:02   1664s] % Begin Save AAE data ... (date=12/14 20:48:02, mem=1613.8M)
[12/14 20:48:02   1664s] Saving AAE Data ...
[12/14 20:48:02   1664s] % End Save AAE data ... (date=12/14 20:48:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1613.8M, current mem=1613.8M)
[12/14 20:48:04   1665s] % Begin Save clock tree data ... (date=12/14 20:48:04, mem=1613.8M)
[12/14 20:48:04   1665s] % End Save clock tree data ... (date=12/14 20:48:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1613.8M, current mem=1613.8M)
[12/14 20:48:04   1665s] Saving preference file save/FLT_120.0ns_final.enc.dat.tmp/gui.pref.tcl ...
[12/14 20:48:04   1665s] Saving mode setting ...
[12/14 20:48:04   1665s] Saving global file ...
[12/14 20:48:05   1665s] Saving symbol-table file in separate thread ...
[12/14 20:48:05   1665s] Saving Drc markers ...
[12/14 20:48:05   1665s] ... No Drc file written since there is no markers found.
[12/14 20:48:05   1665s] % Begin Save routing data ... (date=12/14 20:48:05, mem=1614.3M)
[12/14 20:48:05   1665s] Saving route file ...
[12/14 20:48:06   1665s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=2440.2M) ***
[12/14 20:48:06   1665s] % End Save routing data ... (date=12/14 20:48:06, total cpu=0:00:00.5, real=0:00:01.0, peak res=1615.3M, current mem=1615.3M)
[12/14 20:48:06   1665s] Saving floorplan file in separate thread ...
[12/14 20:48:06   1665s] Saving PG Conn file in separate thread ...
[12/14 20:48:06   1665s] Saving placement file in separate thread ...
[12/14 20:48:06   1665s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[12/14 20:48:06   1665s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/14 20:48:06   1665s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2464.2M) ***
[12/14 20:48:06   1666s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[12/14 20:48:06   1666s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/14 20:48:06   1666s] Saving property file save/FLT_120.0ns_final.enc.dat.tmp/FLT.prop
[12/14 20:48:06   1666s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2464.2M) ***
[12/14 20:48:06   1666s] #Saving pin access info...
[12/14 20:48:06   1666s] #
[12/14 20:48:07   1666s] % Begin Save power constraints data ... (date=12/14 20:48:07, mem=1617.0M)
[12/14 20:48:07   1666s] % End Save power constraints data ... (date=12/14 20:48:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1617.0M, current mem=1617.0M)
[12/14 20:48:07   1666s] Saving CPF database ...
[12/14 20:48:07   1666s] *** End saving CPF database: cpu=0:00:00.02 real=0:00:00.00 ***
[12/14 20:48:07   1666s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/14 20:48:11   1666s] Generated self-contained design FLT_120.0ns_final.enc.dat.tmp
[12/14 20:48:11   1666s] Closing parasitic data file '/tmp/innovus_temp_273891_vip-brg.ece.cornell.edu_hs994_rTN8id/FLT_273891_a1B28q.rcdb.d'. 20950 times net's RC data read were performed.
[12/14 20:48:13   1666s] #% End save design ... (date=12/14 20:48:12, total cpu=0:00:02.5, real=0:00:11.0, peak res=1617.0M, current mem=1453.4M)
[12/14 20:48:13   1666s] *** Message Summary: 0 warning(s), 0 error(s)
[12/14 20:48:13   1666s] 
[12/14 21:09:10   1855s] 
[12/14 21:09:10   1855s] *** Memory Usage v#1 (Current mem = 2179.102M, initial mem = 236.641M) ***
[12/14 21:09:10   1855s] 
[12/14 21:09:10   1855s] *** Summary of all messages that are not suppressed in this session:
[12/14 21:09:10   1855s] Severity  ID               Count  Summary                                  
[12/14 21:09:10   1855s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[12/14 21:09:10   1855s] WARNING   IMPLF-200           26  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/14 21:09:10   1855s] WARNING   IMPLF-201            1  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/14 21:09:10   1855s] WARNING   IMPLF-105            1  The layer '%s' specified in SAMENET spac...
[12/14 21:09:10   1855s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/14 21:09:10   1855s] WARNING   IMPEXT-6197         19  The Cap table file is not specified. Thi...
[12/14 21:09:10   1855s] WARNING   IMPEXT-2766         27  The sheet resistance for layer %s is not...
[12/14 21:09:10   1855s] WARNING   IMPEXT-2773          3  The via resistance between layers %s and...
[12/14 21:09:10   1855s] WARNING   IMPEXT-2776         24  The via resistance between layers %s and...
[12/14 21:09:10   1855s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/14 21:09:10   1855s] WARNING   IMPEXT-3530         19  The process node is not set. Use the com...
[12/14 21:09:10   1855s] WARNING   IMPEXT-3032          6  Because the cap table file was not provi...
[12/14 21:09:10   1855s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[12/14 21:09:10   1855s] WARNING   IMPPP-532           48  ViaGen Warning: top layer and bottom lay...
[12/14 21:09:10   1855s] WARNING   IMPPP-4055           2  The run time of addStripe will degrade w...
[12/14 21:09:10   1855s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[12/14 21:09:10   1855s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[12/14 21:09:10   1855s] WARNING   IMPOPT-7139         10  'setExtractRCMode -coupled false' has be...
[12/14 21:09:10   1855s] WARNING   IMPOPT-3564          6  The following cells are set dont_use tem...
[12/14 21:09:10   1855s] WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
[12/14 21:09:10   1855s] WARNING   IMPCCOPT-4209        1  Differing set_driving_cell statements ha...
[12/14 21:09:10   1855s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[12/14 21:09:10   1855s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[12/14 21:09:10   1855s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[12/14 21:09:10   1855s] WARNING   IMPTCM-77           32  Option "%s" for command %s is obsolete a...
[12/14 21:09:10   1855s] WARNING   TECHLIB-302         18  No function defined for cell '%s'. The c...
[12/14 21:09:10   1855s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/14 21:09:10   1855s] WARNING   TECHLIB-1161         9  The library level attribute %s on line %...
[12/14 21:09:10   1855s] *** Message Summary: 286 warning(s), 0 error(s)
[12/14 21:09:10   1855s] 
[12/14 21:09:10   1855s] --- Ending "Innovus" (totcpu=0:30:55, real=0:47:54, mem=2179.1M) ---
