---------- Begin Simulation Statistics ----------
final_tick                                   50684500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 287332                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686512                       # Number of bytes of host memory used
host_op_rate                                   329704                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.04                       # Real time elapsed on the host
host_tick_rate                             1274587734                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       11324                       # Number of instructions simulated
sim_ops                                         13040                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000051                       # Number of seconds simulated
sim_ticks                                    50684500                       # Number of ticks simulated
system.cpu.Branches                              2305                       # Number of branches fetched
system.cpu.committedInsts                       11324                       # Number of instructions committed
system.cpu.committedOps                         13040                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                           101369                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               101368.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads                44826                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                7327                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         1660                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         420                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 11326                       # Number of integer alu accesses
system.cpu.num_int_insts                        11326                       # number of integer instructions
system.cpu.num_int_register_reads               18509                       # number of times the integer registers were read
system.cpu.num_int_register_writes               7843                       # number of times the integer registers were written
system.cpu.num_load_insts                        1984                       # Number of load instructions
system.cpu.num_mem_refs                          4017                       # number of memory refs
system.cpu.num_store_insts                       2033                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  42                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 15                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                      9043     68.72%     68.72% # Class of executed instruction
system.cpu.op_class::IntMult                       79      0.60%     69.32% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.32% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                 21      0.16%     69.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.48% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     69.48% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     69.48% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     69.48% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     69.48% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     69.48% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     69.48% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     69.48% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     69.48% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     69.48% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     69.48% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     69.48% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     69.48% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     69.48% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     69.48% # Class of executed instruction
system.cpu.op_class::MemRead                     1984     15.08%     84.55% # Class of executed instruction
system.cpu.op_class::MemWrite                    2033     15.45%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      13160                       # Class of executed instruction
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           58                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           554                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     50684500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                433                       # Transaction distribution
system.membus.trans_dist::WritebackClean           44                       # Transaction distribution
system.membus.trans_dist::ReadExReq                77                       # Transaction distribution
system.membus.trans_dist::ReadExResp               77                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            325                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           108                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        23616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        11840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   35456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               510                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.037255                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.189572                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     491     96.27%     96.27% # Request fanout histogram
system.membus.snoop_fanout::1                      19      3.73%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 510                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1414033                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2676003                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1514514                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1429                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     50684500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          20800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          11840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              32640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        20800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20800                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 510                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         410381872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         233601989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             643983861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    410381872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        410381872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        410381872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        233601989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            643983861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000083404250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1064                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 15                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         510                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         39                       # Number of write requests accepted
system.mem_ctrls.readBursts                       510                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       39                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3839189                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                13345439                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7572.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26322.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      386                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      13                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   510                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   39                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    274.758621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.331051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.460564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           42     36.21%     36.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           31     26.72%     62.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           15     12.93%     75.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            6      5.17%     81.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      4.31%     85.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      5.17%     90.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      2.59%     93.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            8      6.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          116                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    492.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-495            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  32448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   32640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       640.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    643.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     49.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      50668500                       # Total gap between requests
system.mem_ctrls.avgGap                      92292.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        20608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        11840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 406593731.811500549316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 233601988.773688226938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 20203415.245291952044                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          185                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           39                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8360250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4985189                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    220120000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25723.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26946.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5644102.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               571200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               292215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2263380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              46980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         22746990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           307680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           29916285                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        590.245243                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       619500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     48505000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               314160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               148005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1356600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              36540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         20980560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1795200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           28318905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.729099                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      4426500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     44698000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON        50684500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     50684500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        12853                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            12853                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        12853                       # number of overall hits
system.cpu.icache.overall_hits::total           12853                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          325                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            325                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          325                       # number of overall misses
system.cpu.icache.overall_misses::total           325                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     20798000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     20798000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     20798000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     20798000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        13178                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        13178                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        13178                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        13178                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024662                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024662                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024662                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024662                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63993.846154                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63993.846154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63993.846154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63993.846154                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          325                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          325                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          325                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          325                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20392881                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20392881                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20392881                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20392881                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024662                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024662                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024662                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024662                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62747.326154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62747.326154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62747.326154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62747.326154                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        12853                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           12853                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          325                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           325                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     20798000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     20798000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        13178                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        13178                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024662                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024662                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63993.846154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63993.846154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          325                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          325                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20392881                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20392881                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024662                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024662                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62747.326154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62747.326154                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     50684500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           149.495745                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               13178                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               325                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.547692                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             81453                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   149.495745                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.291984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.291984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             26681                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            26681                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     50684500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     50684500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     50684500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     50684500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     50684500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3682                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3682                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3703                       # number of overall hits
system.cpu.dcache.overall_hits::total            3703                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          181                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            181                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          188                       # number of overall misses
system.cpu.dcache.overall_misses::total           188                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11813500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11813500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11813500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11813500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3863                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3863                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3891                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3891                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046855                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046855                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048317                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048317                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65267.955801                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65267.955801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62837.765957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62837.765957                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          185                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          185                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11542790                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11542790                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11863099                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11863099                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.046596                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.046596                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.047546                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047546                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64126.611111                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64126.611111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64124.859459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64124.859459                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1789                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1789                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7096000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7096000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1893                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1893                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.054939                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054939                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68230.769231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68230.769231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6920708                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6920708                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.054411                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054411                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67191.339806                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67191.339806                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           77                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           77                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4717500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4717500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1970                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1970                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61266.233766                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61266.233766                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           77                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4622082                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4622082                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039086                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039086                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60027.038961                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60027.038961                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       320309                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       320309                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.178571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.178571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 64061.800000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 64061.800000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           26                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           26                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           26                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     50684500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           110.547169                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3940                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               185                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.297297                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            160048                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   110.547169                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.107956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.107956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.180664                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8071                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8071                       # Number of data accesses

---------- End Simulation Statistics   ----------
