
COMPOSTARIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000068d0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  080069e0  080069e0  000169e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e94  08006e94  000201ec  2**0
                  CONTENTS
  4 .ARM          00000000  08006e94  08006e94  000201ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006e94  08006e94  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e94  08006e94  00016e94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006e98  08006e98  00016e98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  08006e9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000184  200001ec  08007088  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000370  08007088  00020370  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c99b  00000000  00000000  00020215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021db  00000000  00000000  0002cbb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e18  00000000  00000000  0002ed90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d20  00000000  00000000  0002fba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001944e  00000000  00000000  000308c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eeae  00000000  00000000  00049d16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090b53  00000000  00000000  00058bc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e9717  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bcc  00000000  00000000  000e9768  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001ec 	.word	0x200001ec
 800012c:	00000000 	.word	0x00000000
 8000130:	080069c8 	.word	0x080069c8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f0 	.word	0x200001f0
 800014c:	080069c8 	.word	0x080069c8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <delay>:
#define timer htim1


extern TIM_HandleTypeDef timer;
void delay (uint16_t us)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	4603      	mov	r3, r0
 8000ad0:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&timer, 0);
 8000ad2:	4b08      	ldr	r3, [pc, #32]	; (8000af4 <delay+0x2c>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&timer) < us);
 8000ada:	bf00      	nop
 8000adc:	4b05      	ldr	r3, [pc, #20]	; (8000af4 <delay+0x2c>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ae2:	88fb      	ldrh	r3, [r7, #6]
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d3f9      	bcc.n	8000adc <delay+0x14>
}
 8000ae8:	bf00      	nop
 8000aea:	bf00      	nop
 8000aec:	370c      	adds	r7, #12
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bc80      	pop	{r7}
 8000af2:	4770      	bx	lr
 8000af4:	20000238 	.word	0x20000238

08000af8 <send_to_lcd>:

/****************************************************************************************************************************************************************/

void send_to_lcd (char data, int rs)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	6039      	str	r1, [r7, #0]
 8000b02:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rs);  // rs = 1 for data, rs=0 for command
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	461a      	mov	r2, r3
 8000b0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b0e:	4820      	ldr	r0, [pc, #128]	; (8000b90 <send_to_lcd+0x98>)
 8000b10:	f001 ff17 	bl	8002942 <HAL_GPIO_WritePin>

	/* write the data to the respective pin */
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, ((data>>3)&0x01));
 8000b14:	79fb      	ldrb	r3, [r7, #7]
 8000b16:	08db      	lsrs	r3, r3, #3
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	f003 0301 	and.w	r3, r3, #1
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	461a      	mov	r2, r3
 8000b22:	2108      	movs	r1, #8
 8000b24:	481a      	ldr	r0, [pc, #104]	; (8000b90 <send_to_lcd+0x98>)
 8000b26:	f001 ff0c 	bl	8002942 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, ((data>>2)&0x01));
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	089b      	lsrs	r3, r3, #2
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	f003 0301 	and.w	r3, r3, #1
 8000b34:	b2db      	uxtb	r3, r3
 8000b36:	461a      	mov	r2, r3
 8000b38:	2110      	movs	r1, #16
 8000b3a:	4815      	ldr	r0, [pc, #84]	; (8000b90 <send_to_lcd+0x98>)
 8000b3c:	f001 ff01 	bl	8002942 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, ((data>>1)&0x01));
 8000b40:	79fb      	ldrb	r3, [r7, #7]
 8000b42:	085b      	lsrs	r3, r3, #1
 8000b44:	b2db      	uxtb	r3, r3
 8000b46:	f003 0301 	and.w	r3, r3, #1
 8000b4a:	b2db      	uxtb	r3, r3
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	2120      	movs	r1, #32
 8000b50:	480f      	ldr	r0, [pc, #60]	; (8000b90 <send_to_lcd+0x98>)
 8000b52:	f001 fef6 	bl	8002942 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, ((data>>0)&0x01));
 8000b56:	79fb      	ldrb	r3, [r7, #7]
 8000b58:	f003 0301 	and.w	r3, r3, #1
 8000b5c:	b2db      	uxtb	r3, r3
 8000b5e:	461a      	mov	r2, r3
 8000b60:	2140      	movs	r1, #64	; 0x40
 8000b62:	480b      	ldr	r0, [pc, #44]	; (8000b90 <send_to_lcd+0x98>)
 8000b64:	f001 feed 	bl	8002942 <HAL_GPIO_WritePin>

	/* Toggle EN PIN to send the data
	 * if the HCLK > 100 MHz, use the  20 us delay
	 * if the LCD still doesn't work, increase the delay to 50, 80 or 100..
	 */
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 1);
 8000b68:	2201      	movs	r2, #1
 8000b6a:	2180      	movs	r1, #128	; 0x80
 8000b6c:	4808      	ldr	r0, [pc, #32]	; (8000b90 <send_to_lcd+0x98>)
 8000b6e:	f001 fee8 	bl	8002942 <HAL_GPIO_WritePin>
	delay (20);
 8000b72:	2014      	movs	r0, #20
 8000b74:	f7ff ffa8 	bl	8000ac8 <delay>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 0);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	2180      	movs	r1, #128	; 0x80
 8000b7c:	4804      	ldr	r0, [pc, #16]	; (8000b90 <send_to_lcd+0x98>)
 8000b7e:	f001 fee0 	bl	8002942 <HAL_GPIO_WritePin>
	delay (20);
 8000b82:	2014      	movs	r0, #20
 8000b84:	f7ff ffa0 	bl	8000ac8 <delay>
}
 8000b88:	bf00      	nop
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	40010c00 	.word	0x40010c00

08000b94 <lcd_send_cmd>:

void lcd_send_cmd (char cmd)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	71fb      	strb	r3, [r7, #7]
    char datatosend;

    /* send upper nibble first */
    datatosend = ((cmd>>4)&0x0f);
 8000b9e:	79fb      	ldrb	r3, [r7, #7]
 8000ba0:	091b      	lsrs	r3, r3, #4
 8000ba2:	73fb      	strb	r3, [r7, #15]
    send_to_lcd(datatosend,0);  // RS must be 0 while sending command
 8000ba4:	7bfb      	ldrb	r3, [r7, #15]
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f7ff ffa5 	bl	8000af8 <send_to_lcd>

    /* send Lower Nibble */
    datatosend = ((cmd)&0x0f);
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	f003 030f 	and.w	r3, r3, #15
 8000bb4:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 0);
 8000bb6:	7bfb      	ldrb	r3, [r7, #15]
 8000bb8:	2100      	movs	r1, #0
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f7ff ff9c 	bl	8000af8 <send_to_lcd>
}
 8000bc0:	bf00      	nop
 8000bc2:	3710      	adds	r7, #16
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4603      	mov	r3, r0
 8000bd0:	71fb      	strb	r3, [r7, #7]
	char datatosend;

	/* send higher nibble */
	datatosend = ((data>>4)&0x0f);
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	091b      	lsrs	r3, r3, #4
 8000bd6:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 1);  // rs =1 for sending data
 8000bd8:	7bfb      	ldrb	r3, [r7, #15]
 8000bda:	2101      	movs	r1, #1
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff ff8b 	bl	8000af8 <send_to_lcd>

	/* send Lower nibble */
	datatosend = ((data)&0x0f);
 8000be2:	79fb      	ldrb	r3, [r7, #7]
 8000be4:	f003 030f 	and.w	r3, r3, #15
 8000be8:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 1);
 8000bea:	7bfb      	ldrb	r3, [r7, #15]
 8000bec:	2101      	movs	r1, #1
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f7ff ff82 	bl	8000af8 <send_to_lcd>
}
 8000bf4:	bf00      	nop
 8000bf6:	3710      	adds	r7, #16
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <lcd_clear>:

void lcd_clear (void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 8000c00:	2001      	movs	r0, #1
 8000c02:	f7ff ffc7 	bl	8000b94 <lcd_send_cmd>
	HAL_Delay(2);
 8000c06:	2002      	movs	r0, #2
 8000c08:	f000 ffa0 	bl	8001b4c <HAL_Delay>
}
 8000c0c:	bf00      	nop
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
    switch (row)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d003      	beq.n	8000c28 <lcd_put_cur+0x18>
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2b01      	cmp	r3, #1
 8000c24:	d005      	beq.n	8000c32 <lcd_put_cur+0x22>
 8000c26:	e009      	b.n	8000c3c <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c2e:	603b      	str	r3, [r7, #0]
            break;
 8000c30:	e004      	b.n	8000c3c <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000c38:	603b      	str	r3, [r7, #0]
            break;
 8000c3a:	bf00      	nop
    }

    lcd_send_cmd (col);
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	4618      	mov	r0, r3
 8000c42:	f7ff ffa7 	bl	8000b94 <lcd_send_cmd>
}
 8000c46:	bf00      	nop
 8000c48:	3708      	adds	r7, #8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}

08000c4e <lcd_init>:


void lcd_init (void)
{
 8000c4e:	b580      	push	{r7, lr}
 8000c50:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000c52:	2032      	movs	r0, #50	; 0x32
 8000c54:	f000 ff7a 	bl	8001b4c <HAL_Delay>
	lcd_send_cmd (0x30);
 8000c58:	2030      	movs	r0, #48	; 0x30
 8000c5a:	f7ff ff9b 	bl	8000b94 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8000c5e:	2005      	movs	r0, #5
 8000c60:	f000 ff74 	bl	8001b4c <HAL_Delay>
	lcd_send_cmd (0x30);
 8000c64:	2030      	movs	r0, #48	; 0x30
 8000c66:	f7ff ff95 	bl	8000b94 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000c6a:	2001      	movs	r0, #1
 8000c6c:	f000 ff6e 	bl	8001b4c <HAL_Delay>
	lcd_send_cmd (0x30);
 8000c70:	2030      	movs	r0, #48	; 0x30
 8000c72:	f7ff ff8f 	bl	8000b94 <lcd_send_cmd>
	HAL_Delay(10);
 8000c76:	200a      	movs	r0, #10
 8000c78:	f000 ff68 	bl	8001b4c <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000c7c:	2020      	movs	r0, #32
 8000c7e:	f7ff ff89 	bl	8000b94 <lcd_send_cmd>
	HAL_Delay(10);
 8000c82:	200a      	movs	r0, #10
 8000c84:	f000 ff62 	bl	8001b4c <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000c88:	2028      	movs	r0, #40	; 0x28
 8000c8a:	f7ff ff83 	bl	8000b94 <lcd_send_cmd>
	HAL_Delay(1);
 8000c8e:	2001      	movs	r0, #1
 8000c90:	f000 ff5c 	bl	8001b4c <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000c94:	2008      	movs	r0, #8
 8000c96:	f7ff ff7d 	bl	8000b94 <lcd_send_cmd>
	HAL_Delay(1);
 8000c9a:	2001      	movs	r0, #1
 8000c9c:	f000 ff56 	bl	8001b4c <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8000ca0:	2001      	movs	r0, #1
 8000ca2:	f7ff ff77 	bl	8000b94 <lcd_send_cmd>
	HAL_Delay(1);
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	f000 ff50 	bl	8001b4c <HAL_Delay>
	HAL_Delay(1);
 8000cac:	2001      	movs	r0, #1
 8000cae:	f000 ff4d 	bl	8001b4c <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000cb2:	2006      	movs	r0, #6
 8000cb4:	f7ff ff6e 	bl	8000b94 <lcd_send_cmd>
	HAL_Delay(1);
 8000cb8:	2001      	movs	r0, #1
 8000cba:	f000 ff47 	bl	8001b4c <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8000cbe:	200c      	movs	r0, #12
 8000cc0:	f7ff ff68 	bl	8000b94 <lcd_send_cmd>
}
 8000cc4:	bf00      	nop
 8000cc6:	bd80      	pop	{r7, pc}

08000cc8 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000cd0:	e006      	b.n	8000ce0 <lcd_send_string+0x18>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	1c5a      	adds	r2, r3, #1
 8000cd6:	607a      	str	r2, [r7, #4]
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f7ff ff74 	bl	8000bc8 <lcd_send_data>
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d1f4      	bne.n	8000cd2 <lcd_send_string+0xa>
}
 8000ce8:	bf00      	nop
 8000cea:	bf00      	nop
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	0000      	movs	r0, r0
 8000cf4:	0000      	movs	r0, r0
	...

08000cf8 <measure_distance>:
//uint32_t Value1 = 0;				//ORIGINAL
//uint32_t Value2 = 0;				//ORIGINAL
//uint16_t Distance  = 0;			//ORIGINAL


uint16_t measure_distance() {
 8000cf8:	b590      	push	{r4, r7, lr}
 8000cfa:	b085      	sub	sp, #20
 8000cfc:	af00      	add	r7, sp, #0
	uint32_t pMillis = 0;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	60fb      	str	r3, [r7, #12]
	uint32_t Value1 = 0;
 8000d02:	2300      	movs	r3, #0
 8000d04:	60bb      	str	r3, [r7, #8]
	uint32_t Value2 = 0;
 8000d06:	2300      	movs	r3, #0
 8000d08:	607b      	str	r3, [r7, #4]
	uint16_t Distance = 0;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	807b      	strh	r3, [r7, #2]

	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET); // pull the TRIG pin low
 8000d0e:	2200      	movs	r2, #0
 8000d10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d14:	4838      	ldr	r0, [pc, #224]	; (8000df8 <measure_distance+0x100>)
 8000d16:	f001 fe14 	bl	8002942 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET); // pull the TRIG pin HIGH
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d20:	4835      	ldr	r0, [pc, #212]	; (8000df8 <measure_distance+0x100>)
 8000d22:	f001 fe0e 	bl	8002942 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COUNTER(&timer, 0);
 8000d26:	4b35      	ldr	r3, [pc, #212]	; (8000dfc <measure_distance+0x104>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (&timer) < 10);  // wait for 10 us
 8000d2e:	bf00      	nop
 8000d30:	4b32      	ldr	r3, [pc, #200]	; (8000dfc <measure_distance+0x104>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d36:	2b09      	cmp	r3, #9
 8000d38:	d9fa      	bls.n	8000d30 <measure_distance+0x38>
		HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET); // pull the TRIG pin low
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d40:	482d      	ldr	r0, [pc, #180]	; (8000df8 <measure_distance+0x100>)
 8000d42:	f001 fdfe 	bl	8002942 <HAL_GPIO_WritePin>

	pMillis = HAL_GetTick(); // used this to avoid infinite while loop  (for timeout)
 8000d46:	f000 fef7 	bl	8001b38 <HAL_GetTick>
 8000d4a:	60f8      	str	r0, [r7, #12]
	// wait for the echo pin to go high
	while (!(HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN))&& pMillis + 10 > HAL_GetTick());
 8000d4c:	bf00      	nop
 8000d4e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d52:	4829      	ldr	r0, [pc, #164]	; (8000df8 <measure_distance+0x100>)
 8000d54:	f001 fdde 	bl	8002914 <HAL_GPIO_ReadPin>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d107      	bne.n	8000d6e <measure_distance+0x76>
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	f103 040a 	add.w	r4, r3, #10
 8000d64:	f000 fee8 	bl	8001b38 <HAL_GetTick>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	429c      	cmp	r4, r3
 8000d6c:	d8ef      	bhi.n	8000d4e <measure_distance+0x56>
		Value1 = __HAL_TIM_GET_COUNTER(&timer);
 8000d6e:	4b23      	ldr	r3, [pc, #140]	; (8000dfc <measure_distance+0x104>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d74:	60bb      	str	r3, [r7, #8]

	pMillis = HAL_GetTick(); // used this to avoid infinite while loop (for timeout)
 8000d76:	f000 fedf 	bl	8001b38 <HAL_GetTick>
 8000d7a:	60f8      	str	r0, [r7, #12]
	// wait for the echo pin to go low
	while ((HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN))&& pMillis + 50 > HAL_GetTick());
 8000d7c:	bf00      	nop
 8000d7e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d82:	481d      	ldr	r0, [pc, #116]	; (8000df8 <measure_distance+0x100>)
 8000d84:	f001 fdc6 	bl	8002914 <HAL_GPIO_ReadPin>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d007      	beq.n	8000d9e <measure_distance+0xa6>
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	f103 0432 	add.w	r4, r3, #50	; 0x32
 8000d94:	f000 fed0 	bl	8001b38 <HAL_GetTick>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	429c      	cmp	r4, r3
 8000d9c:	d8ef      	bhi.n	8000d7e <measure_distance+0x86>
		Value2 = __HAL_TIM_GET_COUNTER(&timer);
 8000d9e:	4b17      	ldr	r3, [pc, #92]	; (8000dfc <measure_distance+0x104>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000da4:	607b      	str	r3, [r7, #4]

	Distance = (Value2 - Value1) * 0.034 / 2;
 8000da6:	687a      	ldr	r2, [r7, #4]
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	1ad3      	subs	r3, r2, r3
 8000dac:	4618      	mov	r0, r3
 8000dae:	f7ff fb19 	bl	80003e4 <__aeabi_ui2d>
 8000db2:	a30f      	add	r3, pc, #60	; (adr r3, 8000df0 <measure_distance+0xf8>)
 8000db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000db8:	f7ff fb8e 	bl	80004d8 <__aeabi_dmul>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	460b      	mov	r3, r1
 8000dc0:	4610      	mov	r0, r2
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	f04f 0200 	mov.w	r2, #0
 8000dc8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000dcc:	f7ff fcae 	bl	800072c <__aeabi_ddiv>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	460b      	mov	r3, r1
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	f7ff fe56 	bl	8000a88 <__aeabi_d2uiz>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	807b      	strh	r3, [r7, #2]
	HAL_Delay(50);
 8000de0:	2032      	movs	r0, #50	; 0x32
 8000de2:	f000 feb3 	bl	8001b4c <HAL_Delay>

	return Distance;
 8000de6:	887b      	ldrh	r3, [r7, #2]

}
 8000de8:	4618      	mov	r0, r3
 8000dea:	3714      	adds	r7, #20
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd90      	pop	{r4, r7, pc}
 8000df0:	b020c49c 	.word	0xb020c49c
 8000df4:	3fa16872 	.word	0x3fa16872
 8000df8:	40010c00 	.word	0x40010c00
 8000dfc:	20000238 	.word	0x20000238

08000e00 <ADC_Select_CH1>:
char msg[100]="";

char AT[20]="temp=\"Ezequiel\"\r\n";


void ADC_Select_CH1 (void){
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
	  /** Configure Regular Channel
	  */
	  ADC_ChannelConfTypeDef sConfig = {0};
 8000e06:	1d3b      	adds	r3, r7, #4
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	605a      	str	r2, [r3, #4]
 8000e0e:	609a      	str	r2, [r3, #8]
	  sConfig.Channel = ADC_CHANNEL_1;
 8000e10:	2301      	movs	r3, #1
 8000e12:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = 1;
 8000e14:	2301      	movs	r3, #1
 8000e16:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	60fb      	str	r3, [r7, #12]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e1c:	1d3b      	adds	r3, r7, #4
 8000e1e:	4619      	mov	r1, r3
 8000e20:	4805      	ldr	r0, [pc, #20]	; (8000e38 <ADC_Select_CH1+0x38>)
 8000e22:	f001 f97b 	bl	800211c <HAL_ADC_ConfigChannel>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <ADC_Select_CH1+0x30>
	  {
	    Error_Handler();
 8000e2c:	f000 fb02 	bl	8001434 <Error_Handler>
	  }
}
 8000e30:	bf00      	nop
 8000e32:	3710      	adds	r7, #16
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	20000208 	.word	0x20000208

08000e3c <ADC_Select_CH2>:

void ADC_Select_CH2 (void){
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b084      	sub	sp, #16
 8000e40:	af00      	add	r7, sp, #0
	  /** Configure Regular Channel
	  */
	  ADC_ChannelConfTypeDef sConfig = {0};
 8000e42:	1d3b      	adds	r3, r7, #4
 8000e44:	2200      	movs	r2, #0
 8000e46:	601a      	str	r2, [r3, #0]
 8000e48:	605a      	str	r2, [r3, #4]
 8000e4a:	609a      	str	r2, [r3, #8]
	  sConfig.Channel = ADC_CHANNEL_2;
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = 1;
 8000e50:	2301      	movs	r3, #1
 8000e52:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000e54:	2300      	movs	r3, #0
 8000e56:	60fb      	str	r3, [r7, #12]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e58:	1d3b      	adds	r3, r7, #4
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4805      	ldr	r0, [pc, #20]	; (8000e74 <ADC_Select_CH2+0x38>)
 8000e5e:	f001 f95d 	bl	800211c <HAL_ADC_ConfigChannel>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <ADC_Select_CH2+0x30>
	  {
	    Error_Handler();
 8000e68:	f000 fae4 	bl	8001434 <Error_Handler>
	  }
}
 8000e6c:	bf00      	nop
 8000e6e:	3710      	adds	r7, #16
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	20000208 	.word	0x20000208

08000e78 <ADC_Select_CH3>:

void ADC_Select_CH3 (void){
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
	  /** Configure Regular Channel
	  */
	  ADC_ChannelConfTypeDef sConfig = {0};
 8000e7e:	1d3b      	adds	r3, r7, #4
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	605a      	str	r2, [r3, #4]
 8000e86:	609a      	str	r2, [r3, #8]
	  sConfig.Channel = ADC_CHANNEL_3;
 8000e88:	2303      	movs	r3, #3
 8000e8a:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = 1;
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000e90:	2300      	movs	r3, #0
 8000e92:	60fb      	str	r3, [r7, #12]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e94:	1d3b      	adds	r3, r7, #4
 8000e96:	4619      	mov	r1, r3
 8000e98:	4805      	ldr	r0, [pc, #20]	; (8000eb0 <ADC_Select_CH3+0x38>)
 8000e9a:	f001 f93f 	bl	800211c <HAL_ADC_ConfigChannel>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <ADC_Select_CH3+0x30>
	  {
	    Error_Handler();
 8000ea4:	f000 fac6 	bl	8001434 <Error_Handler>
	  }
}
 8000ea8:	bf00      	nop
 8000eaa:	3710      	adds	r7, #16
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	20000208 	.word	0x20000208

08000eb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eba:	f000 fde5 	bl	8001a88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ebe:	f000 f94f 	bl	8001160 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ec2:	f000 fa53 	bl	800136c <MX_GPIO_Init>
  MX_TIM1_Init();
 8000ec6:	f000 f9d7 	bl	8001278 <MX_TIM1_Init>
  MX_ADC1_Init();
 8000eca:	f000 f9a5 	bl	8001218 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000ece:	f000 fa23 	bl	8001318 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim1);
 8000ed2:	488a      	ldr	r0, [pc, #552]	; (80010fc <main+0x248>)
 8000ed4:	f002 fb2e 	bl	8003534 <HAL_TIM_Base_Start>


  lcd_init();
 8000ed8:	f7ff feb9 	bl	8000c4e <lcd_init>
  lcd_put_cur(0, 2);
 8000edc:	2102      	movs	r1, #2
 8000ede:	2000      	movs	r0, #0
 8000ee0:	f7ff fe96 	bl	8000c10 <lcd_put_cur>
  lcd_send_string("COMPOSTARIO!");
 8000ee4:	4886      	ldr	r0, [pc, #536]	; (8001100 <main+0x24c>)
 8000ee6:	f7ff feef 	bl	8000cc8 <lcd_send_string>
  HAL_Delay(3000);
 8000eea:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000eee:	f000 fe2d 	bl	8001b4c <HAL_Delay>
  lcd_clear();
 8000ef2:	f7ff fe83 	bl	8000bfc <lcd_clear>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  //Leen los ADC
	  ADC_Select_CH1();
 8000ef6:	f7ff ff83 	bl	8000e00 <ADC_Select_CH1>
	  HAL_ADC_Start(&hadc1);
 8000efa:	4882      	ldr	r0, [pc, #520]	; (8001104 <main+0x250>)
 8000efc:	f000 ff22 	bl	8001d44 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 1000);
 8000f00:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f04:	487f      	ldr	r0, [pc, #508]	; (8001104 <main+0x250>)
 8000f06:	f000 fff7 	bl	8001ef8 <HAL_ADC_PollForConversion>
	  humidity_adc=HAL_ADC_GetValue(&hadc1);
 8000f0a:	487e      	ldr	r0, [pc, #504]	; (8001104 <main+0x250>)
 8000f0c:	f001 f8fa 	bl	8002104 <HAL_ADC_GetValue>
 8000f10:	4603      	mov	r3, r0
 8000f12:	b29a      	uxth	r2, r3
 8000f14:	4b7c      	ldr	r3, [pc, #496]	; (8001108 <main+0x254>)
 8000f16:	801a      	strh	r2, [r3, #0]
	  HAL_ADC_Stop(&hadc1);
 8000f18:	487a      	ldr	r0, [pc, #488]	; (8001104 <main+0x250>)
 8000f1a:	f000 ffc1 	bl	8001ea0 <HAL_ADC_Stop>

	  ADC_Select_CH2();
 8000f1e:	f7ff ff8d 	bl	8000e3c <ADC_Select_CH2>
	  HAL_ADC_Start(&hadc1);
 8000f22:	4878      	ldr	r0, [pc, #480]	; (8001104 <main+0x250>)
 8000f24:	f000 ff0e 	bl	8001d44 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 1000);
 8000f28:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f2c:	4875      	ldr	r0, [pc, #468]	; (8001104 <main+0x250>)
 8000f2e:	f000 ffe3 	bl	8001ef8 <HAL_ADC_PollForConversion>
	  temperature_adc=HAL_ADC_GetValue(&hadc1);
 8000f32:	4874      	ldr	r0, [pc, #464]	; (8001104 <main+0x250>)
 8000f34:	f001 f8e6 	bl	8002104 <HAL_ADC_GetValue>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	b29a      	uxth	r2, r3
 8000f3c:	4b73      	ldr	r3, [pc, #460]	; (800110c <main+0x258>)
 8000f3e:	801a      	strh	r2, [r3, #0]
	  HAL_ADC_Stop(&hadc1);
 8000f40:	4870      	ldr	r0, [pc, #448]	; (8001104 <main+0x250>)
 8000f42:	f000 ffad 	bl	8001ea0 <HAL_ADC_Stop>

	  ADC_Select_CH3();
 8000f46:	f7ff ff97 	bl	8000e78 <ADC_Select_CH3>
	  HAL_ADC_Start(&hadc1);
 8000f4a:	486e      	ldr	r0, [pc, #440]	; (8001104 <main+0x250>)
 8000f4c:	f000 fefa 	bl	8001d44 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 1000);
 8000f50:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f54:	486b      	ldr	r0, [pc, #428]	; (8001104 <main+0x250>)
 8000f56:	f000 ffcf 	bl	8001ef8 <HAL_ADC_PollForConversion>
	  sun_adc=HAL_ADC_GetValue(&hadc1);
 8000f5a:	486a      	ldr	r0, [pc, #424]	; (8001104 <main+0x250>)
 8000f5c:	f001 f8d2 	bl	8002104 <HAL_ADC_GetValue>
 8000f60:	4603      	mov	r3, r0
 8000f62:	b29a      	uxth	r2, r3
 8000f64:	4b6a      	ldr	r3, [pc, #424]	; (8001110 <main+0x25c>)
 8000f66:	801a      	strh	r2, [r3, #0]
	  HAL_ADC_Stop(&hadc1);
 8000f68:	4866      	ldr	r0, [pc, #408]	; (8001104 <main+0x250>)
 8000f6a:	f000 ff99 	bl	8001ea0 <HAL_ADC_Stop>


	  //Lee el Ultrasonido
	  distance=measure_distance();
 8000f6e:	f7ff fec3 	bl	8000cf8 <measure_distance>
 8000f72:	4603      	mov	r3, r0
 8000f74:	461a      	mov	r2, r3
 8000f76:	4b67      	ldr	r3, [pc, #412]	; (8001114 <main+0x260>)
 8000f78:	801a      	strh	r2, [r3, #0]
	  volume=calculate_volume(distance,1);
 8000f7a:	4b66      	ldr	r3, [pc, #408]	; (8001114 <main+0x260>)
 8000f7c:	881b      	ldrh	r3, [r3, #0]
 8000f7e:	2101      	movs	r1, #1
 8000f80:	4618      	mov	r0, r3
 8000f82:	f000 fc9d 	bl	80018c0 <calculate_volume>
 8000f86:	4603      	mov	r3, r0
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b63      	ldr	r3, [pc, #396]	; (8001118 <main+0x264>)
 8000f8c:	701a      	strb	r2, [r3, #0]

	  //Convertir valores de adc a porcentaje de humedad
	  humidity_value = adc_to_hum(humidity_adc);
 8000f8e:	4b5e      	ldr	r3, [pc, #376]	; (8001108 <main+0x254>)
 8000f90:	881b      	ldrh	r3, [r3, #0]
 8000f92:	4618      	mov	r0, r3
 8000f94:	f000 fc1c 	bl	80017d0 <adc_to_hum>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	4b5f      	ldr	r3, [pc, #380]	; (800111c <main+0x268>)
 8000f9e:	701a      	strb	r2, [r3, #0]

	  //Convertir valores de adc a temperatura
	  temperature_value = adc_to_temp(temperature_adc);
 8000fa0:	4b5a      	ldr	r3, [pc, #360]	; (800110c <main+0x258>)
 8000fa2:	881b      	ldrh	r3, [r3, #0]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f000 fc47 	bl	8001838 <adc_to_temp>
 8000faa:	4603      	mov	r3, r0
 8000fac:	461a      	mov	r2, r3
 8000fae:	4b5c      	ldr	r3, [pc, #368]	; (8001120 <main+0x26c>)
 8000fb0:	701a      	strb	r2, [r3, #0]

	  //valores int a string
	  sprintf(vol,"%u",volume);
 8000fb2:	4b59      	ldr	r3, [pc, #356]	; (8001118 <main+0x264>)
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	495a      	ldr	r1, [pc, #360]	; (8001124 <main+0x270>)
 8000fba:	485b      	ldr	r0, [pc, #364]	; (8001128 <main+0x274>)
 8000fbc:	f003 fa8c 	bl	80044d8 <siprintf>
	  sprintf(hum,"%u",humidity_value);
 8000fc0:	4b56      	ldr	r3, [pc, #344]	; (800111c <main+0x268>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	4957      	ldr	r1, [pc, #348]	; (8001124 <main+0x270>)
 8000fc8:	4858      	ldr	r0, [pc, #352]	; (800112c <main+0x278>)
 8000fca:	f003 fa85 	bl	80044d8 <siprintf>
	  sprintf(temp,"%u",temperature_value);
 8000fce:	4b54      	ldr	r3, [pc, #336]	; (8001120 <main+0x26c>)
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	4953      	ldr	r1, [pc, #332]	; (8001124 <main+0x270>)
 8000fd6:	4856      	ldr	r0, [pc, #344]	; (8001130 <main+0x27c>)
 8000fd8:	f003 fa7e 	bl	80044d8 <siprintf>
	  sprintf(sun_exposition, "%u",sun_adc);
 8000fdc:	4b4c      	ldr	r3, [pc, #304]	; (8001110 <main+0x25c>)
 8000fde:	881b      	ldrh	r3, [r3, #0]
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	4950      	ldr	r1, [pc, #320]	; (8001124 <main+0x270>)
 8000fe4:	4853      	ldr	r0, [pc, #332]	; (8001134 <main+0x280>)
 8000fe6:	f003 fa77 	bl	80044d8 <siprintf>
	  sprintf(msg, "Volumen:%u Humedad:%u Temperatura:%u Sol:%u \r\n",volume, humidity_value, temperature_value, sun_adc);
 8000fea:	4b4b      	ldr	r3, [pc, #300]	; (8001118 <main+0x264>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4b4a      	ldr	r3, [pc, #296]	; (800111c <main+0x268>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	4b4a      	ldr	r3, [pc, #296]	; (8001120 <main+0x26c>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	4b44      	ldr	r3, [pc, #272]	; (8001110 <main+0x25c>)
 8000ffe:	881b      	ldrh	r3, [r3, #0]
 8001000:	9301      	str	r3, [sp, #4]
 8001002:	9200      	str	r2, [sp, #0]
 8001004:	4603      	mov	r3, r0
 8001006:	460a      	mov	r2, r1
 8001008:	494b      	ldr	r1, [pc, #300]	; (8001138 <main+0x284>)
 800100a:	484c      	ldr	r0, [pc, #304]	; (800113c <main+0x288>)
 800100c:	f003 fa64 	bl	80044d8 <siprintf>



	  // Imprimo en pantalla el volumen libre ocupado de la compostera
	  lcd_put_cur(0, 0);
 8001010:	2100      	movs	r1, #0
 8001012:	2000      	movs	r0, #0
 8001014:	f7ff fdfc 	bl	8000c10 <lcd_put_cur>
	  lcd_send_string("V:");
 8001018:	4849      	ldr	r0, [pc, #292]	; (8001140 <main+0x28c>)
 800101a:	f7ff fe55 	bl	8000cc8 <lcd_send_string>
	  lcd_put_cur(0, 2);
 800101e:	2102      	movs	r1, #2
 8001020:	2000      	movs	r0, #0
 8001022:	f7ff fdf5 	bl	8000c10 <lcd_put_cur>
	  lcd_send_string(vol);
 8001026:	4840      	ldr	r0, [pc, #256]	; (8001128 <main+0x274>)
 8001028:	f7ff fe4e 	bl	8000cc8 <lcd_send_string>
	  lcd_put_cur(0,5);
 800102c:	2105      	movs	r1, #5
 800102e:	2000      	movs	r0, #0
 8001030:	f7ff fdee 	bl	8000c10 <lcd_put_cur>
	  lcd_send_string("%");
 8001034:	4843      	ldr	r0, [pc, #268]	; (8001144 <main+0x290>)
 8001036:	f7ff fe47 	bl	8000cc8 <lcd_send_string>

	  // Imprimo en pantalla la humedad  de la compostera
	  lcd_put_cur(0,8);
 800103a:	2108      	movs	r1, #8
 800103c:	2000      	movs	r0, #0
 800103e:	f7ff fde7 	bl	8000c10 <lcd_put_cur>
	  lcd_send_string("H:");
 8001042:	4841      	ldr	r0, [pc, #260]	; (8001148 <main+0x294>)
 8001044:	f7ff fe40 	bl	8000cc8 <lcd_send_string>
	  lcd_put_cur(0,10);
 8001048:	210a      	movs	r1, #10
 800104a:	2000      	movs	r0, #0
 800104c:	f7ff fde0 	bl	8000c10 <lcd_put_cur>
	  lcd_send_string(hum);
 8001050:	4836      	ldr	r0, [pc, #216]	; (800112c <main+0x278>)
 8001052:	f7ff fe39 	bl	8000cc8 <lcd_send_string>
	  lcd_put_cur(0,13);
 8001056:	210d      	movs	r1, #13
 8001058:	2000      	movs	r0, #0
 800105a:	f7ff fdd9 	bl	8000c10 <lcd_put_cur>
	  lcd_send_string("%");
 800105e:	4839      	ldr	r0, [pc, #228]	; (8001144 <main+0x290>)
 8001060:	f7ff fe32 	bl	8000cc8 <lcd_send_string>

	  // Imprimo en pantalla la temperatura  de la compostera
	  lcd_put_cur(1, 0);
 8001064:	2100      	movs	r1, #0
 8001066:	2001      	movs	r0, #1
 8001068:	f7ff fdd2 	bl	8000c10 <lcd_put_cur>
	  lcd_send_string("T:");
 800106c:	4837      	ldr	r0, [pc, #220]	; (800114c <main+0x298>)
 800106e:	f7ff fe2b 	bl	8000cc8 <lcd_send_string>
	  lcd_put_cur(1, 2);
 8001072:	2102      	movs	r1, #2
 8001074:	2001      	movs	r0, #1
 8001076:	f7ff fdcb 	bl	8000c10 <lcd_put_cur>
	  lcd_send_string(temp);
 800107a:	482d      	ldr	r0, [pc, #180]	; (8001130 <main+0x27c>)
 800107c:	f7ff fe24 	bl	8000cc8 <lcd_send_string>
	  lcd_put_cur(1, 5);
 8001080:	2105      	movs	r1, #5
 8001082:	2001      	movs	r0, #1
 8001084:	f7ff fdc4 	bl	8000c10 <lcd_put_cur>
	  lcd_send_string("C");
 8001088:	4831      	ldr	r0, [pc, #196]	; (8001150 <main+0x29c>)
 800108a:	f7ff fe1d 	bl	8000cc8 <lcd_send_string>

	  // Imprimo en pantalla la exposicion al sol de la compostera
	  lcd_put_cur(1, 8);
 800108e:	2108      	movs	r1, #8
 8001090:	2001      	movs	r0, #1
 8001092:	f7ff fdbd 	bl	8000c10 <lcd_put_cur>
	  lcd_send_string("S:");
 8001096:	482f      	ldr	r0, [pc, #188]	; (8001154 <main+0x2a0>)
 8001098:	f7ff fe16 	bl	8000cc8 <lcd_send_string>
	  lcd_put_cur(1, 10);
 800109c:	210a      	movs	r1, #10
 800109e:	2001      	movs	r0, #1
 80010a0:	f7ff fdb6 	bl	8000c10 <lcd_put_cur>
	  lcd_send_string(sun_exposition);
 80010a4:	4823      	ldr	r0, [pc, #140]	; (8001134 <main+0x280>)
 80010a6:	f7ff fe0f 	bl	8000cc8 <lcd_send_string>

	  HAL_Delay(5000);
 80010aa:	f241 3088 	movw	r0, #5000	; 0x1388
 80010ae:	f000 fd4d 	bl	8001b4c <HAL_Delay>
	  //Envo por UART
 	  //HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 300);
 	  //HAL_UART_Transmit(&huart1,(uint8_t*)AT, strlen(AT), 300);

	  //Chequeo que los valores esten dentro de los limites
	  temp_t=check_temperature(temperature_value);
 80010b2:	4b1b      	ldr	r3, [pc, #108]	; (8001120 <main+0x26c>)
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 fc2a 	bl	8001910 <check_temperature>
 80010bc:	4603      	mov	r3, r0
 80010be:	461a      	mov	r2, r3
 80010c0:	4b25      	ldr	r3, [pc, #148]	; (8001158 <main+0x2a4>)
 80010c2:	701a      	strb	r2, [r3, #0]
	  hum_t=check_humidity(humidity_value);
 80010c4:	4b15      	ldr	r3, [pc, #84]	; (800111c <main+0x268>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	4618      	mov	r0, r3
 80010ca:	f000 fc38 	bl	800193e <check_humidity>
 80010ce:	4603      	mov	r3, r0
 80010d0:	461a      	mov	r2, r3
 80010d2:	4b22      	ldr	r3, [pc, #136]	; (800115c <main+0x2a8>)
 80010d4:	701a      	strb	r2, [r3, #0]

	  //Si hay valores fuera de los limites, imprimo
	  if(temp_t !=TEMP_OK || hum_t!=HUM_OK){
 80010d6:	4b20      	ldr	r3, [pc, #128]	; (8001158 <main+0x2a4>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d103      	bne.n	80010e6 <main+0x232>
 80010de:	4b1f      	ldr	r3, [pc, #124]	; (800115c <main+0x2a8>)
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d007      	beq.n	80010f6 <main+0x242>
		  print_error_msg(temp_t,hum_t);
 80010e6:	4b1c      	ldr	r3, [pc, #112]	; (8001158 <main+0x2a4>)
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	4a1c      	ldr	r2, [pc, #112]	; (800115c <main+0x2a8>)
 80010ec:	7812      	ldrb	r2, [r2, #0]
 80010ee:	4611      	mov	r1, r2
 80010f0:	4618      	mov	r0, r3
 80010f2:	f000 fc3b 	bl	800196c <print_error_msg>
	  }
	  lcd_clear();
 80010f6:	f7ff fd81 	bl	8000bfc <lcd_clear>
	  ADC_Select_CH1();
 80010fa:	e6fc      	b.n	8000ef6 <main+0x42>
 80010fc:	20000238 	.word	0x20000238
 8001100:	080069e0 	.word	0x080069e0
 8001104:	20000208 	.word	0x20000208
 8001108:	200002cc 	.word	0x200002cc
 800110c:	200002ce 	.word	0x200002ce
 8001110:	200002d0 	.word	0x200002d0
 8001114:	200002c8 	.word	0x200002c8
 8001118:	200002ca 	.word	0x200002ca
 800111c:	200002d2 	.word	0x200002d2
 8001120:	200002d3 	.word	0x200002d3
 8001124:	080069f0 	.word	0x080069f0
 8001128:	200002d4 	.word	0x200002d4
 800112c:	200002e4 	.word	0x200002e4
 8001130:	200002dc 	.word	0x200002dc
 8001134:	200002ec 	.word	0x200002ec
 8001138:	080069f4 	.word	0x080069f4
 800113c:	200002f4 	.word	0x200002f4
 8001140:	08006a24 	.word	0x08006a24
 8001144:	08006a28 	.word	0x08006a28
 8001148:	08006a2c 	.word	0x08006a2c
 800114c:	08006a30 	.word	0x08006a30
 8001150:	08006a34 	.word	0x08006a34
 8001154:	08006a38 	.word	0x08006a38
 8001158:	20000280 	.word	0x20000280
 800115c:	20000281 	.word	0x20000281

08001160 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b094      	sub	sp, #80	; 0x50
 8001164:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001166:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800116a:	2228      	movs	r2, #40	; 0x28
 800116c:	2100      	movs	r1, #0
 800116e:	4618      	mov	r0, r3
 8001170:	f002 fd4a 	bl	8003c08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001174:	f107 0314 	add.w	r3, r7, #20
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	605a      	str	r2, [r3, #4]
 800117e:	609a      	str	r2, [r3, #8]
 8001180:	60da      	str	r2, [r3, #12]
 8001182:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001184:	1d3b      	adds	r3, r7, #4
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
 800118a:	605a      	str	r2, [r3, #4]
 800118c:	609a      	str	r2, [r3, #8]
 800118e:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001190:	2301      	movs	r3, #1
 8001192:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001194:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001198:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800119a:	2300      	movs	r3, #0
 800119c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800119e:	2301      	movs	r3, #1
 80011a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011a2:	2302      	movs	r3, #2
 80011a4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80011ac:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80011b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011b6:	4618      	mov	r0, r3
 80011b8:	f001 fbdc 	bl	8002974 <HAL_RCC_OscConfig>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80011c2:	f000 f937 	bl	8001434 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011c6:	230f      	movs	r3, #15
 80011c8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011ca:	2302      	movs	r3, #2
 80011cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011ce:	2300      	movs	r3, #0
 80011d0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011d6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011d8:	2300      	movs	r3, #0
 80011da:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011dc:	f107 0314 	add.w	r3, r7, #20
 80011e0:	2102      	movs	r1, #2
 80011e2:	4618      	mov	r0, r3
 80011e4:	f001 fe48 	bl	8002e78 <HAL_RCC_ClockConfig>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80011ee:	f000 f921 	bl	8001434 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80011f2:	2302      	movs	r3, #2
 80011f4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80011f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80011fa:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011fc:	1d3b      	adds	r3, r7, #4
 80011fe:	4618      	mov	r0, r3
 8001200:	f001 ffd2 	bl	80031a8 <HAL_RCCEx_PeriphCLKConfig>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800120a:	f000 f913 	bl	8001434 <Error_Handler>
  }
}
 800120e:	bf00      	nop
 8001210:	3750      	adds	r7, #80	; 0x50
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
	...

08001218 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800121e:	1d3b      	adds	r3, r7, #4
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
 8001226:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001228:	4b11      	ldr	r3, [pc, #68]	; (8001270 <MX_ADC1_Init+0x58>)
 800122a:	4a12      	ldr	r2, [pc, #72]	; (8001274 <MX_ADC1_Init+0x5c>)
 800122c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800122e:	4b10      	ldr	r3, [pc, #64]	; (8001270 <MX_ADC1_Init+0x58>)
 8001230:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001234:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001236:	4b0e      	ldr	r3, [pc, #56]	; (8001270 <MX_ADC1_Init+0x58>)
 8001238:	2201      	movs	r2, #1
 800123a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800123c:	4b0c      	ldr	r3, [pc, #48]	; (8001270 <MX_ADC1_Init+0x58>)
 800123e:	2200      	movs	r2, #0
 8001240:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001242:	4b0b      	ldr	r3, [pc, #44]	; (8001270 <MX_ADC1_Init+0x58>)
 8001244:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001248:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800124a:	4b09      	ldr	r3, [pc, #36]	; (8001270 <MX_ADC1_Init+0x58>)
 800124c:	2200      	movs	r2, #0
 800124e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 8001250:	4b07      	ldr	r3, [pc, #28]	; (8001270 <MX_ADC1_Init+0x58>)
 8001252:	2203      	movs	r2, #3
 8001254:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001256:	4806      	ldr	r0, [pc, #24]	; (8001270 <MX_ADC1_Init+0x58>)
 8001258:	f000 fc9c 	bl	8001b94 <HAL_ADC_Init>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001262:	f000 f8e7 	bl	8001434 <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001266:	bf00      	nop
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	20000208 	.word	0x20000208
 8001274:	40012400 	.word	0x40012400

08001278 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800127e:	f107 0308 	add.w	r3, r7, #8
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
 8001286:	605a      	str	r2, [r3, #4]
 8001288:	609a      	str	r2, [r3, #8]
 800128a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800128c:	463b      	mov	r3, r7
 800128e:	2200      	movs	r2, #0
 8001290:	601a      	str	r2, [r3, #0]
 8001292:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001294:	4b1e      	ldr	r3, [pc, #120]	; (8001310 <MX_TIM1_Init+0x98>)
 8001296:	4a1f      	ldr	r2, [pc, #124]	; (8001314 <MX_TIM1_Init+0x9c>)
 8001298:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 800129a:	4b1d      	ldr	r3, [pc, #116]	; (8001310 <MX_TIM1_Init+0x98>)
 800129c:	2247      	movs	r2, #71	; 0x47
 800129e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012a0:	4b1b      	ldr	r3, [pc, #108]	; (8001310 <MX_TIM1_Init+0x98>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 80012a6:	4b1a      	ldr	r3, [pc, #104]	; (8001310 <MX_TIM1_Init+0x98>)
 80012a8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80012ac:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012ae:	4b18      	ldr	r3, [pc, #96]	; (8001310 <MX_TIM1_Init+0x98>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012b4:	4b16      	ldr	r3, [pc, #88]	; (8001310 <MX_TIM1_Init+0x98>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012ba:	4b15      	ldr	r3, [pc, #84]	; (8001310 <MX_TIM1_Init+0x98>)
 80012bc:	2200      	movs	r2, #0
 80012be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80012c0:	4813      	ldr	r0, [pc, #76]	; (8001310 <MX_TIM1_Init+0x98>)
 80012c2:	f002 f8e7 	bl	8003494 <HAL_TIM_Base_Init>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80012cc:	f000 f8b2 	bl	8001434 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80012d6:	f107 0308 	add.w	r3, r7, #8
 80012da:	4619      	mov	r1, r3
 80012dc:	480c      	ldr	r0, [pc, #48]	; (8001310 <MX_TIM1_Init+0x98>)
 80012de:	f002 f973 	bl	80035c8 <HAL_TIM_ConfigClockSource>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80012e8:	f000 f8a4 	bl	8001434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ec:	2300      	movs	r3, #0
 80012ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012f0:	2300      	movs	r3, #0
 80012f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012f4:	463b      	mov	r3, r7
 80012f6:	4619      	mov	r1, r3
 80012f8:	4805      	ldr	r0, [pc, #20]	; (8001310 <MX_TIM1_Init+0x98>)
 80012fa:	f002 fb21 	bl	8003940 <HAL_TIMEx_MasterConfigSynchronization>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001304:	f000 f896 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001308:	bf00      	nop
 800130a:	3718      	adds	r7, #24
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	20000238 	.word	0x20000238
 8001314:	40012c00 	.word	0x40012c00

08001318 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800131c:	4b11      	ldr	r3, [pc, #68]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 800131e:	4a12      	ldr	r2, [pc, #72]	; (8001368 <MX_USART1_UART_Init+0x50>)
 8001320:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001322:	4b10      	ldr	r3, [pc, #64]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 8001324:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001328:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800132a:	4b0e      	ldr	r3, [pc, #56]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 800132c:	2200      	movs	r2, #0
 800132e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001330:	4b0c      	ldr	r3, [pc, #48]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 8001332:	2200      	movs	r2, #0
 8001334:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001336:	4b0b      	ldr	r3, [pc, #44]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 8001338:	2200      	movs	r2, #0
 800133a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800133c:	4b09      	ldr	r3, [pc, #36]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 800133e:	220c      	movs	r2, #12
 8001340:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001342:	4b08      	ldr	r3, [pc, #32]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 8001344:	2200      	movs	r2, #0
 8001346:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001348:	4b06      	ldr	r3, [pc, #24]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 800134a:	2200      	movs	r2, #0
 800134c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800134e:	4805      	ldr	r0, [pc, #20]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 8001350:	f002 fb54 	bl	80039fc <HAL_UART_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800135a:	f000 f86b 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000284 	.word	0x20000284
 8001368:	40013800 	.word	0x40013800

0800136c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b088      	sub	sp, #32
 8001370:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001372:	f107 0310 	add.w	r3, r7, #16
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	605a      	str	r2, [r3, #4]
 800137c:	609a      	str	r2, [r3, #8]
 800137e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001380:	4b2a      	ldr	r3, [pc, #168]	; (800142c <MX_GPIO_Init+0xc0>)
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	4a29      	ldr	r2, [pc, #164]	; (800142c <MX_GPIO_Init+0xc0>)
 8001386:	f043 0310 	orr.w	r3, r3, #16
 800138a:	6193      	str	r3, [r2, #24]
 800138c:	4b27      	ldr	r3, [pc, #156]	; (800142c <MX_GPIO_Init+0xc0>)
 800138e:	699b      	ldr	r3, [r3, #24]
 8001390:	f003 0310 	and.w	r3, r3, #16
 8001394:	60fb      	str	r3, [r7, #12]
 8001396:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001398:	4b24      	ldr	r3, [pc, #144]	; (800142c <MX_GPIO_Init+0xc0>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	4a23      	ldr	r2, [pc, #140]	; (800142c <MX_GPIO_Init+0xc0>)
 800139e:	f043 0320 	orr.w	r3, r3, #32
 80013a2:	6193      	str	r3, [r2, #24]
 80013a4:	4b21      	ldr	r3, [pc, #132]	; (800142c <MX_GPIO_Init+0xc0>)
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	f003 0320 	and.w	r3, r3, #32
 80013ac:	60bb      	str	r3, [r7, #8]
 80013ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b0:	4b1e      	ldr	r3, [pc, #120]	; (800142c <MX_GPIO_Init+0xc0>)
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	4a1d      	ldr	r2, [pc, #116]	; (800142c <MX_GPIO_Init+0xc0>)
 80013b6:	f043 0304 	orr.w	r3, r3, #4
 80013ba:	6193      	str	r3, [r2, #24]
 80013bc:	4b1b      	ldr	r3, [pc, #108]	; (800142c <MX_GPIO_Init+0xc0>)
 80013be:	699b      	ldr	r3, [r3, #24]
 80013c0:	f003 0304 	and.w	r3, r3, #4
 80013c4:	607b      	str	r3, [r7, #4]
 80013c6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c8:	4b18      	ldr	r3, [pc, #96]	; (800142c <MX_GPIO_Init+0xc0>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	4a17      	ldr	r2, [pc, #92]	; (800142c <MX_GPIO_Init+0xc0>)
 80013ce:	f043 0308 	orr.w	r3, r3, #8
 80013d2:	6193      	str	r3, [r2, #24]
 80013d4:	4b15      	ldr	r3, [pc, #84]	; (800142c <MX_GPIO_Init+0xc0>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	f003 0308 	and.w	r3, r3, #8
 80013dc:	603b      	str	r3, [r7, #0]
 80013de:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80013e0:	2200      	movs	r2, #0
 80013e2:	f44f 61ff 	mov.w	r1, #2040	; 0x7f8
 80013e6:	4812      	ldr	r0, [pc, #72]	; (8001430 <MX_GPIO_Init+0xc4>)
 80013e8:	f001 faab 	bl	8002942 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PB10 PB3 PB4 PB5
                           PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80013ec:	f44f 63ff 	mov.w	r3, #2040	; 0x7f8
 80013f0:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f2:	2301      	movs	r3, #1
 80013f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f6:	2300      	movs	r3, #0
 80013f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fa:	2302      	movs	r3, #2
 80013fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013fe:	f107 0310 	add.w	r3, r7, #16
 8001402:	4619      	mov	r1, r3
 8001404:	480a      	ldr	r0, [pc, #40]	; (8001430 <MX_GPIO_Init+0xc4>)
 8001406:	f001 f901 	bl	800260c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800140a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800140e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001410:	2300      	movs	r3, #0
 8001412:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001414:	2300      	movs	r3, #0
 8001416:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001418:	f107 0310 	add.w	r3, r7, #16
 800141c:	4619      	mov	r1, r3
 800141e:	4804      	ldr	r0, [pc, #16]	; (8001430 <MX_GPIO_Init+0xc4>)
 8001420:	f001 f8f4 	bl	800260c <HAL_GPIO_Init>

}
 8001424:	bf00      	nop
 8001426:	3720      	adds	r7, #32
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	40021000 	.word	0x40021000
 8001430:	40010c00 	.word	0x40010c00

08001434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	bc80      	pop	{r7}
 800143e:	4770      	bx	lr

08001440 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001440:	b480      	push	{r7}
 8001442:	b085      	sub	sp, #20
 8001444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001446:	4b15      	ldr	r3, [pc, #84]	; (800149c <HAL_MspInit+0x5c>)
 8001448:	699b      	ldr	r3, [r3, #24]
 800144a:	4a14      	ldr	r2, [pc, #80]	; (800149c <HAL_MspInit+0x5c>)
 800144c:	f043 0301 	orr.w	r3, r3, #1
 8001450:	6193      	str	r3, [r2, #24]
 8001452:	4b12      	ldr	r3, [pc, #72]	; (800149c <HAL_MspInit+0x5c>)
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	60bb      	str	r3, [r7, #8]
 800145c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800145e:	4b0f      	ldr	r3, [pc, #60]	; (800149c <HAL_MspInit+0x5c>)
 8001460:	69db      	ldr	r3, [r3, #28]
 8001462:	4a0e      	ldr	r2, [pc, #56]	; (800149c <HAL_MspInit+0x5c>)
 8001464:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001468:	61d3      	str	r3, [r2, #28]
 800146a:	4b0c      	ldr	r3, [pc, #48]	; (800149c <HAL_MspInit+0x5c>)
 800146c:	69db      	ldr	r3, [r3, #28]
 800146e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001472:	607b      	str	r3, [r7, #4]
 8001474:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001476:	4b0a      	ldr	r3, [pc, #40]	; (80014a0 <HAL_MspInit+0x60>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001482:	60fb      	str	r3, [r7, #12]
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800148a:	60fb      	str	r3, [r7, #12]
 800148c:	4a04      	ldr	r2, [pc, #16]	; (80014a0 <HAL_MspInit+0x60>)
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001492:	bf00      	nop
 8001494:	3714      	adds	r7, #20
 8001496:	46bd      	mov	sp, r7
 8001498:	bc80      	pop	{r7}
 800149a:	4770      	bx	lr
 800149c:	40021000 	.word	0x40021000
 80014a0:	40010000 	.word	0x40010000

080014a4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b088      	sub	sp, #32
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ac:	f107 0310 	add.w	r3, r7, #16
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a14      	ldr	r2, [pc, #80]	; (8001510 <HAL_ADC_MspInit+0x6c>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d121      	bne.n	8001508 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014c4:	4b13      	ldr	r3, [pc, #76]	; (8001514 <HAL_ADC_MspInit+0x70>)
 80014c6:	699b      	ldr	r3, [r3, #24]
 80014c8:	4a12      	ldr	r2, [pc, #72]	; (8001514 <HAL_ADC_MspInit+0x70>)
 80014ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014ce:	6193      	str	r3, [r2, #24]
 80014d0:	4b10      	ldr	r3, [pc, #64]	; (8001514 <HAL_ADC_MspInit+0x70>)
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014d8:	60fb      	str	r3, [r7, #12]
 80014da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014dc:	4b0d      	ldr	r3, [pc, #52]	; (8001514 <HAL_ADC_MspInit+0x70>)
 80014de:	699b      	ldr	r3, [r3, #24]
 80014e0:	4a0c      	ldr	r2, [pc, #48]	; (8001514 <HAL_ADC_MspInit+0x70>)
 80014e2:	f043 0304 	orr.w	r3, r3, #4
 80014e6:	6193      	str	r3, [r2, #24]
 80014e8:	4b0a      	ldr	r3, [pc, #40]	; (8001514 <HAL_ADC_MspInit+0x70>)
 80014ea:	699b      	ldr	r3, [r3, #24]
 80014ec:	f003 0304 	and.w	r3, r3, #4
 80014f0:	60bb      	str	r3, [r7, #8]
 80014f2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80014f4:	230e      	movs	r3, #14
 80014f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014f8:	2303      	movs	r3, #3
 80014fa:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014fc:	f107 0310 	add.w	r3, r7, #16
 8001500:	4619      	mov	r1, r3
 8001502:	4805      	ldr	r0, [pc, #20]	; (8001518 <HAL_ADC_MspInit+0x74>)
 8001504:	f001 f882 	bl	800260c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001508:	bf00      	nop
 800150a:	3720      	adds	r7, #32
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40012400 	.word	0x40012400
 8001514:	40021000 	.word	0x40021000
 8001518:	40010800 	.word	0x40010800

0800151c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800151c:	b480      	push	{r7}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a09      	ldr	r2, [pc, #36]	; (8001550 <HAL_TIM_Base_MspInit+0x34>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d10b      	bne.n	8001546 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800152e:	4b09      	ldr	r3, [pc, #36]	; (8001554 <HAL_TIM_Base_MspInit+0x38>)
 8001530:	699b      	ldr	r3, [r3, #24]
 8001532:	4a08      	ldr	r2, [pc, #32]	; (8001554 <HAL_TIM_Base_MspInit+0x38>)
 8001534:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001538:	6193      	str	r3, [r2, #24]
 800153a:	4b06      	ldr	r3, [pc, #24]	; (8001554 <HAL_TIM_Base_MspInit+0x38>)
 800153c:	699b      	ldr	r3, [r3, #24]
 800153e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001542:	60fb      	str	r3, [r7, #12]
 8001544:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001546:	bf00      	nop
 8001548:	3714      	adds	r7, #20
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr
 8001550:	40012c00 	.word	0x40012c00
 8001554:	40021000 	.word	0x40021000

08001558 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b088      	sub	sp, #32
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001560:	f107 0310 	add.w	r3, r7, #16
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]
 800156c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a1c      	ldr	r2, [pc, #112]	; (80015e4 <HAL_UART_MspInit+0x8c>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d131      	bne.n	80015dc <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001578:	4b1b      	ldr	r3, [pc, #108]	; (80015e8 <HAL_UART_MspInit+0x90>)
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	4a1a      	ldr	r2, [pc, #104]	; (80015e8 <HAL_UART_MspInit+0x90>)
 800157e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001582:	6193      	str	r3, [r2, #24]
 8001584:	4b18      	ldr	r3, [pc, #96]	; (80015e8 <HAL_UART_MspInit+0x90>)
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800158c:	60fb      	str	r3, [r7, #12]
 800158e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001590:	4b15      	ldr	r3, [pc, #84]	; (80015e8 <HAL_UART_MspInit+0x90>)
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	4a14      	ldr	r2, [pc, #80]	; (80015e8 <HAL_UART_MspInit+0x90>)
 8001596:	f043 0304 	orr.w	r3, r3, #4
 800159a:	6193      	str	r3, [r2, #24]
 800159c:	4b12      	ldr	r3, [pc, #72]	; (80015e8 <HAL_UART_MspInit+0x90>)
 800159e:	699b      	ldr	r3, [r3, #24]
 80015a0:	f003 0304 	and.w	r3, r3, #4
 80015a4:	60bb      	str	r3, [r7, #8]
 80015a6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80015a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015ac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ae:	2302      	movs	r3, #2
 80015b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015b2:	2303      	movs	r3, #3
 80015b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b6:	f107 0310 	add.w	r3, r7, #16
 80015ba:	4619      	mov	r1, r3
 80015bc:	480b      	ldr	r0, [pc, #44]	; (80015ec <HAL_UART_MspInit+0x94>)
 80015be:	f001 f825 	bl	800260c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80015c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015c8:	2300      	movs	r3, #0
 80015ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015cc:	2300      	movs	r3, #0
 80015ce:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d0:	f107 0310 	add.w	r3, r7, #16
 80015d4:	4619      	mov	r1, r3
 80015d6:	4805      	ldr	r0, [pc, #20]	; (80015ec <HAL_UART_MspInit+0x94>)
 80015d8:	f001 f818 	bl	800260c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80015dc:	bf00      	nop
 80015de:	3720      	adds	r7, #32
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	40013800 	.word	0x40013800
 80015e8:	40021000 	.word	0x40021000
 80015ec:	40010800 	.word	0x40010800

080015f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80015f4:	bf00      	nop
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr

080015fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001600:	e7fe      	b.n	8001600 <HardFault_Handler+0x4>

08001602 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001602:	b480      	push	{r7}
 8001604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001606:	e7fe      	b.n	8001606 <MemManage_Handler+0x4>

08001608 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800160c:	e7fe      	b.n	800160c <BusFault_Handler+0x4>

0800160e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800160e:	b480      	push	{r7}
 8001610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001612:	e7fe      	b.n	8001612 <UsageFault_Handler+0x4>

08001614 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001618:	bf00      	nop
 800161a:	46bd      	mov	sp, r7
 800161c:	bc80      	pop	{r7}
 800161e:	4770      	bx	lr

08001620 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001624:	bf00      	nop
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr

0800162c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	bc80      	pop	{r7}
 8001636:	4770      	bx	lr

08001638 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800163c:	f000 fa6a 	bl	8001b14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001640:	bf00      	nop
 8001642:	bd80      	pop	{r7, pc}

08001644 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
	return 1;
 8001648:	2301      	movs	r3, #1
}
 800164a:	4618      	mov	r0, r3
 800164c:	46bd      	mov	sp, r7
 800164e:	bc80      	pop	{r7}
 8001650:	4770      	bx	lr

08001652 <_kill>:

int _kill(int pid, int sig)
{
 8001652:	b580      	push	{r7, lr}
 8001654:	b082      	sub	sp, #8
 8001656:	af00      	add	r7, sp, #0
 8001658:	6078      	str	r0, [r7, #4]
 800165a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800165c:	f002 faaa 	bl	8003bb4 <__errno>
 8001660:	4603      	mov	r3, r0
 8001662:	2216      	movs	r2, #22
 8001664:	601a      	str	r2, [r3, #0]
	return -1;
 8001666:	f04f 33ff 	mov.w	r3, #4294967295
}
 800166a:	4618      	mov	r0, r3
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}

08001672 <_exit>:

void _exit (int status)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	b082      	sub	sp, #8
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800167a:	f04f 31ff 	mov.w	r1, #4294967295
 800167e:	6878      	ldr	r0, [r7, #4]
 8001680:	f7ff ffe7 	bl	8001652 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001684:	e7fe      	b.n	8001684 <_exit+0x12>

08001686 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	b086      	sub	sp, #24
 800168a:	af00      	add	r7, sp, #0
 800168c:	60f8      	str	r0, [r7, #12]
 800168e:	60b9      	str	r1, [r7, #8]
 8001690:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001692:	2300      	movs	r3, #0
 8001694:	617b      	str	r3, [r7, #20]
 8001696:	e00a      	b.n	80016ae <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001698:	f3af 8000 	nop.w
 800169c:	4601      	mov	r1, r0
 800169e:	68bb      	ldr	r3, [r7, #8]
 80016a0:	1c5a      	adds	r2, r3, #1
 80016a2:	60ba      	str	r2, [r7, #8]
 80016a4:	b2ca      	uxtb	r2, r1
 80016a6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	3301      	adds	r3, #1
 80016ac:	617b      	str	r3, [r7, #20]
 80016ae:	697a      	ldr	r2, [r7, #20]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	dbf0      	blt.n	8001698 <_read+0x12>
	}

return len;
 80016b6:	687b      	ldr	r3, [r7, #4]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3718      	adds	r7, #24
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]
 80016d0:	e009      	b.n	80016e6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	1c5a      	adds	r2, r3, #1
 80016d6:	60ba      	str	r2, [r7, #8]
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	4618      	mov	r0, r3
 80016dc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	3301      	adds	r3, #1
 80016e4:	617b      	str	r3, [r7, #20]
 80016e6:	697a      	ldr	r2, [r7, #20]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	429a      	cmp	r2, r3
 80016ec:	dbf1      	blt.n	80016d2 <_write+0x12>
	}
	return len;
 80016ee:	687b      	ldr	r3, [r7, #4]
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3718      	adds	r7, #24
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <_close>:

int _close(int file)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
	return -1;
 8001700:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001704:	4618      	mov	r0, r3
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	bc80      	pop	{r7}
 800170c:	4770      	bx	lr

0800170e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800170e:	b480      	push	{r7}
 8001710:	b083      	sub	sp, #12
 8001712:	af00      	add	r7, sp, #0
 8001714:	6078      	str	r0, [r7, #4]
 8001716:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800171e:	605a      	str	r2, [r3, #4]
	return 0;
 8001720:	2300      	movs	r3, #0
}
 8001722:	4618      	mov	r0, r3
 8001724:	370c      	adds	r7, #12
 8001726:	46bd      	mov	sp, r7
 8001728:	bc80      	pop	{r7}
 800172a:	4770      	bx	lr

0800172c <_isatty>:

int _isatty(int file)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
	return 1;
 8001734:	2301      	movs	r3, #1
}
 8001736:	4618      	mov	r0, r3
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	bc80      	pop	{r7}
 800173e:	4770      	bx	lr

08001740 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001740:	b480      	push	{r7}
 8001742:	b085      	sub	sp, #20
 8001744:	af00      	add	r7, sp, #0
 8001746:	60f8      	str	r0, [r7, #12]
 8001748:	60b9      	str	r1, [r7, #8]
 800174a:	607a      	str	r2, [r7, #4]
	return 0;
 800174c:	2300      	movs	r3, #0
}
 800174e:	4618      	mov	r0, r3
 8001750:	3714      	adds	r7, #20
 8001752:	46bd      	mov	sp, r7
 8001754:	bc80      	pop	{r7}
 8001756:	4770      	bx	lr

08001758 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b086      	sub	sp, #24
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001760:	4a14      	ldr	r2, [pc, #80]	; (80017b4 <_sbrk+0x5c>)
 8001762:	4b15      	ldr	r3, [pc, #84]	; (80017b8 <_sbrk+0x60>)
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800176c:	4b13      	ldr	r3, [pc, #76]	; (80017bc <_sbrk+0x64>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d102      	bne.n	800177a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001774:	4b11      	ldr	r3, [pc, #68]	; (80017bc <_sbrk+0x64>)
 8001776:	4a12      	ldr	r2, [pc, #72]	; (80017c0 <_sbrk+0x68>)
 8001778:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800177a:	4b10      	ldr	r3, [pc, #64]	; (80017bc <_sbrk+0x64>)
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4413      	add	r3, r2
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	429a      	cmp	r2, r3
 8001786:	d207      	bcs.n	8001798 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001788:	f002 fa14 	bl	8003bb4 <__errno>
 800178c:	4603      	mov	r3, r0
 800178e:	220c      	movs	r2, #12
 8001790:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001792:	f04f 33ff 	mov.w	r3, #4294967295
 8001796:	e009      	b.n	80017ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001798:	4b08      	ldr	r3, [pc, #32]	; (80017bc <_sbrk+0x64>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800179e:	4b07      	ldr	r3, [pc, #28]	; (80017bc <_sbrk+0x64>)
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4413      	add	r3, r2
 80017a6:	4a05      	ldr	r2, [pc, #20]	; (80017bc <_sbrk+0x64>)
 80017a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017aa:	68fb      	ldr	r3, [r7, #12]
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3718      	adds	r7, #24
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	20005000 	.word	0x20005000
 80017b8:	00000400 	.word	0x00000400
 80017bc:	20000358 	.word	0x20000358
 80017c0:	20000370 	.word	0x20000370

080017c4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017c8:	bf00      	nop
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bc80      	pop	{r7}
 80017ce:	4770      	bx	lr

080017d0 <adc_to_hum>:

uint8_t map(uint16_t au16_IN, uint16_t au16_INmin, uint16_t au16_INmax, uint16_t au16_OUTmin, uint16_t au16_OUTmax){
    return ((((au16_IN - au16_INmin)*(au16_OUTmax - au16_OUTmin))/(au16_INmax - au16_INmin)) + au16_OUTmin);
}

uint8_t adc_to_hum(uint16_t hum){
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	4603      	mov	r3, r0
 80017d8:	80fb      	strh	r3, [r7, #6]
	uint8_t var;
	var=-0.042281*hum+169.13;
 80017da:	88fb      	ldrh	r3, [r7, #6]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7fe fe11 	bl	8000404 <__aeabi_i2d>
 80017e2:	a311      	add	r3, pc, #68	; (adr r3, 8001828 <adc_to_hum+0x58>)
 80017e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017e8:	f7fe fe76 	bl	80004d8 <__aeabi_dmul>
 80017ec:	4602      	mov	r2, r0
 80017ee:	460b      	mov	r3, r1
 80017f0:	4610      	mov	r0, r2
 80017f2:	4619      	mov	r1, r3
 80017f4:	a30e      	add	r3, pc, #56	; (adr r3, 8001830 <adc_to_hum+0x60>)
 80017f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017fa:	f7fe fcb7 	bl	800016c <__adddf3>
 80017fe:	4602      	mov	r2, r0
 8001800:	460b      	mov	r3, r1
 8001802:	4610      	mov	r0, r2
 8001804:	4619      	mov	r1, r3
 8001806:	f7ff f93f 	bl	8000a88 <__aeabi_d2uiz>
 800180a:	4603      	mov	r3, r0
 800180c:	73fb      	strb	r3, [r7, #15]
	if(var>100){
 800180e:	7bfb      	ldrb	r3, [r7, #15]
 8001810:	2b64      	cmp	r3, #100	; 0x64
 8001812:	d901      	bls.n	8001818 <adc_to_hum+0x48>
		var=100.00;
 8001814:	2364      	movs	r3, #100	; 0x64
 8001816:	73fb      	strb	r3, [r7, #15]
	}
	return var;
 8001818:	7bfb      	ldrb	r3, [r7, #15]
}
 800181a:	4618      	mov	r0, r3
 800181c:	3710      	adds	r7, #16
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	f3af 8000 	nop.w
 8001828:	f07bfe7e 	.word	0xf07bfe7e
 800182c:	bfa5a5da 	.word	0xbfa5a5da
 8001830:	f5c28f5c 	.word	0xf5c28f5c
 8001834:	40652428 	.word	0x40652428

08001838 <adc_to_temp>:
uint8_t adc_to_temp(uint16_t au16_IN){
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	80fb      	strh	r3, [r7, #6]
	uint8_t temp;
	temp=(((au16_IN*3.3/4096.0)*100)-27);
 8001842:	88fb      	ldrh	r3, [r7, #6]
 8001844:	4618      	mov	r0, r3
 8001846:	f7fe fddd 	bl	8000404 <__aeabi_i2d>
 800184a:	a317      	add	r3, pc, #92	; (adr r3, 80018a8 <adc_to_temp+0x70>)
 800184c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001850:	f7fe fe42 	bl	80004d8 <__aeabi_dmul>
 8001854:	4602      	mov	r2, r0
 8001856:	460b      	mov	r3, r1
 8001858:	4610      	mov	r0, r2
 800185a:	4619      	mov	r1, r3
 800185c:	f04f 0200 	mov.w	r2, #0
 8001860:	4b13      	ldr	r3, [pc, #76]	; (80018b0 <adc_to_temp+0x78>)
 8001862:	f7fe ff63 	bl	800072c <__aeabi_ddiv>
 8001866:	4602      	mov	r2, r0
 8001868:	460b      	mov	r3, r1
 800186a:	4610      	mov	r0, r2
 800186c:	4619      	mov	r1, r3
 800186e:	f04f 0200 	mov.w	r2, #0
 8001872:	4b10      	ldr	r3, [pc, #64]	; (80018b4 <adc_to_temp+0x7c>)
 8001874:	f7fe fe30 	bl	80004d8 <__aeabi_dmul>
 8001878:	4602      	mov	r2, r0
 800187a:	460b      	mov	r3, r1
 800187c:	4610      	mov	r0, r2
 800187e:	4619      	mov	r1, r3
 8001880:	f04f 0200 	mov.w	r2, #0
 8001884:	4b0c      	ldr	r3, [pc, #48]	; (80018b8 <adc_to_temp+0x80>)
 8001886:	f7fe fc6f 	bl	8000168 <__aeabi_dsub>
 800188a:	4602      	mov	r2, r0
 800188c:	460b      	mov	r3, r1
 800188e:	4610      	mov	r0, r2
 8001890:	4619      	mov	r1, r3
 8001892:	f7ff f8f9 	bl	8000a88 <__aeabi_d2uiz>
 8001896:	4603      	mov	r3, r0
 8001898:	73fb      	strb	r3, [r7, #15]
    return temp;
 800189a:	7bfb      	ldrb	r3, [r7, #15]
}
 800189c:	4618      	mov	r0, r3
 800189e:	3710      	adds	r7, #16
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	f3af 8000 	nop.w
 80018a8:	66666666 	.word	0x66666666
 80018ac:	400a6666 	.word	0x400a6666
 80018b0:	40b00000 	.word	0x40b00000
 80018b4:	40590000 	.word	0x40590000
 80018b8:	403b0000 	.word	0x403b0000
 80018bc:	00000000 	.word	0x00000000

080018c0 <calculate_volume>:
uint8_t calculate_volume(uint16_t h, uint8_t r){
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4603      	mov	r3, r0
 80018c8:	460a      	mov	r2, r1
 80018ca:	80fb      	strh	r3, [r7, #6]
 80018cc:	4613      	mov	r3, r2
 80018ce:	717b      	strb	r3, [r7, #5]
	return (h*r*r*2.14);
 80018d0:	88fb      	ldrh	r3, [r7, #6]
 80018d2:	797a      	ldrb	r2, [r7, #5]
 80018d4:	fb02 f303 	mul.w	r3, r2, r3
 80018d8:	797a      	ldrb	r2, [r7, #5]
 80018da:	fb02 f303 	mul.w	r3, r2, r3
 80018de:	4618      	mov	r0, r3
 80018e0:	f7fe fd90 	bl	8000404 <__aeabi_i2d>
 80018e4:	a308      	add	r3, pc, #32	; (adr r3, 8001908 <calculate_volume+0x48>)
 80018e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ea:	f7fe fdf5 	bl	80004d8 <__aeabi_dmul>
 80018ee:	4602      	mov	r2, r0
 80018f0:	460b      	mov	r3, r1
 80018f2:	4610      	mov	r0, r2
 80018f4:	4619      	mov	r1, r3
 80018f6:	f7ff f8c7 	bl	8000a88 <__aeabi_d2uiz>
 80018fa:	4603      	mov	r3, r0
 80018fc:	b2db      	uxtb	r3, r3
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	51eb851f 	.word	0x51eb851f
 800190c:	40011eb8 	.word	0x40011eb8

08001910 <check_temperature>:

TempTypeDef check_temperature(uint8_t temp){
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	71fb      	strb	r3, [r7, #7]

	if(temp>TEMP_MAX){
 800191a:	2246      	movs	r2, #70	; 0x46
 800191c:	79fb      	ldrb	r3, [r7, #7]
 800191e:	4293      	cmp	r3, r2
 8001920:	d901      	bls.n	8001926 <check_temperature+0x16>
		return OVERTEMPERATURE;
 8001922:	2301      	movs	r3, #1
 8001924:	e006      	b.n	8001934 <check_temperature+0x24>
	}
	else if(temp<TEMP_MIN){
 8001926:	2214      	movs	r2, #20
 8001928:	79fb      	ldrb	r3, [r7, #7]
 800192a:	4293      	cmp	r3, r2
 800192c:	d201      	bcs.n	8001932 <check_temperature+0x22>
		return UNDERTEMPERATURE;
 800192e:	2302      	movs	r3, #2
 8001930:	e000      	b.n	8001934 <check_temperature+0x24>
	}
	else
		return TEMP_OK;
 8001932:	2300      	movs	r3, #0

}
 8001934:	4618      	mov	r0, r3
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	bc80      	pop	{r7}
 800193c:	4770      	bx	lr

0800193e <check_humidity>:

HUMTypeDef check_humidity(uint8_t hum){
 800193e:	b480      	push	{r7}
 8001940:	b083      	sub	sp, #12
 8001942:	af00      	add	r7, sp, #0
 8001944:	4603      	mov	r3, r0
 8001946:	71fb      	strb	r3, [r7, #7]

	if(hum>HUM_MAX){
 8001948:	2250      	movs	r2, #80	; 0x50
 800194a:	79fb      	ldrb	r3, [r7, #7]
 800194c:	4293      	cmp	r3, r2
 800194e:	d901      	bls.n	8001954 <check_humidity+0x16>
		return OVERHUMIDITY;
 8001950:	2301      	movs	r3, #1
 8001952:	e006      	b.n	8001962 <check_humidity+0x24>
	}
	else if(hum<HUM_MIN){
 8001954:	2228      	movs	r2, #40	; 0x28
 8001956:	79fb      	ldrb	r3, [r7, #7]
 8001958:	4293      	cmp	r3, r2
 800195a:	d201      	bcs.n	8001960 <check_humidity+0x22>
		return UNDERHUMIDITY;
 800195c:	2302      	movs	r3, #2
 800195e:	e000      	b.n	8001962 <check_humidity+0x24>
	}
	else
		return HUM_OK;
 8001960:	2300      	movs	r3, #0

}
 8001962:	4618      	mov	r0, r3
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	bc80      	pop	{r7}
 800196a:	4770      	bx	lr

0800196c <print_error_msg>:

void print_error_msg(TempTypeDef temp, HUMTypeDef hum){
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	4603      	mov	r3, r0
 8001974:	460a      	mov	r2, r1
 8001976:	71fb      	strb	r3, [r7, #7]
 8001978:	4613      	mov	r3, r2
 800197a:	71bb      	strb	r3, [r7, #6]
	switch(temp){
 800197c:	79fb      	ldrb	r3, [r7, #7]
 800197e:	2b02      	cmp	r3, #2
 8001980:	d015      	beq.n	80019ae <print_error_msg+0x42>
 8001982:	2b02      	cmp	r3, #2
 8001984:	dc24      	bgt.n	80019d0 <print_error_msg+0x64>
 8001986:	2b00      	cmp	r3, #0
 8001988:	d021      	beq.n	80019ce <print_error_msg+0x62>
 800198a:	2b01      	cmp	r3, #1
 800198c:	d120      	bne.n	80019d0 <print_error_msg+0x64>
		case OVERTEMPERATURE:
			  lcd_clear();
 800198e:	f7ff f935 	bl	8000bfc <lcd_clear>
			  lcd_put_cur(0, 0);
 8001992:	2100      	movs	r1, #0
 8001994:	2000      	movs	r0, #0
 8001996:	f7ff f93b 	bl	8000c10 <lcd_put_cur>
			  lcd_send_string(OVER_TEMP);
 800199a:	4b24      	ldr	r3, [pc, #144]	; (8001a2c <print_error_msg+0xc0>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff f992 	bl	8000cc8 <lcd_send_string>
			  HAL_Delay(3000);
 80019a4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80019a8:	f000 f8d0 	bl	8001b4c <HAL_Delay>
			break;
 80019ac:	e010      	b.n	80019d0 <print_error_msg+0x64>

		case UNDERTEMPERATURE:
			  lcd_clear();
 80019ae:	f7ff f925 	bl	8000bfc <lcd_clear>
			  lcd_put_cur(0, 0);
 80019b2:	2100      	movs	r1, #0
 80019b4:	2000      	movs	r0, #0
 80019b6:	f7ff f92b 	bl	8000c10 <lcd_put_cur>
			  lcd_send_string(UNDER_TEMP);
 80019ba:	4b1d      	ldr	r3, [pc, #116]	; (8001a30 <print_error_msg+0xc4>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4618      	mov	r0, r3
 80019c0:	f7ff f982 	bl	8000cc8 <lcd_send_string>
			  HAL_Delay(3000);
 80019c4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80019c8:	f000 f8c0 	bl	8001b4c <HAL_Delay>
			break;
 80019cc:	e000      	b.n	80019d0 <print_error_msg+0x64>

		case TEMP_OK:
			break;
 80019ce:	bf00      	nop
	}

	switch(hum){
 80019d0:	79bb      	ldrb	r3, [r7, #6]
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	d015      	beq.n	8001a02 <print_error_msg+0x96>
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	dc24      	bgt.n	8001a24 <print_error_msg+0xb8>
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d021      	beq.n	8001a22 <print_error_msg+0xb6>
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d120      	bne.n	8001a24 <print_error_msg+0xb8>
		case OVERHUMIDITY:
			  lcd_clear();
 80019e2:	f7ff f90b 	bl	8000bfc <lcd_clear>
			  lcd_put_cur(0, 0);
 80019e6:	2100      	movs	r1, #0
 80019e8:	2000      	movs	r0, #0
 80019ea:	f7ff f911 	bl	8000c10 <lcd_put_cur>
			  lcd_send_string(OVER_HUM);
 80019ee:	4b11      	ldr	r3, [pc, #68]	; (8001a34 <print_error_msg+0xc8>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff f968 	bl	8000cc8 <lcd_send_string>
			  HAL_Delay(3000);
 80019f8:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80019fc:	f000 f8a6 	bl	8001b4c <HAL_Delay>
			break;
 8001a00:	e010      	b.n	8001a24 <print_error_msg+0xb8>

		case UNDERHUMIDITY:
			  lcd_clear();
 8001a02:	f7ff f8fb 	bl	8000bfc <lcd_clear>
			  lcd_put_cur(0, 0);
 8001a06:	2100      	movs	r1, #0
 8001a08:	2000      	movs	r0, #0
 8001a0a:	f7ff f901 	bl	8000c10 <lcd_put_cur>
			  lcd_send_string(UNDER_HUM);
 8001a0e:	4b0a      	ldr	r3, [pc, #40]	; (8001a38 <print_error_msg+0xcc>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7ff f958 	bl	8000cc8 <lcd_send_string>
			  HAL_Delay(3000);
 8001a18:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001a1c:	f000 f896 	bl	8001b4c <HAL_Delay>
			break;
 8001a20:	e000      	b.n	8001a24 <print_error_msg+0xb8>

		case HUM_OK:
			break;
 8001a22:	bf00      	nop
	}
}
 8001a24:	bf00      	nop
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20000004 	.word	0x20000004
 8001a30:	20000008 	.word	0x20000008
 8001a34:	2000000c 	.word	0x2000000c
 8001a38:	20000010 	.word	0x20000010

08001a3c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a3c:	480c      	ldr	r0, [pc, #48]	; (8001a70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a3e:	490d      	ldr	r1, [pc, #52]	; (8001a74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a40:	4a0d      	ldr	r2, [pc, #52]	; (8001a78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a44:	e002      	b.n	8001a4c <LoopCopyDataInit>

08001a46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a4a:	3304      	adds	r3, #4

08001a4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a50:	d3f9      	bcc.n	8001a46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a52:	4a0a      	ldr	r2, [pc, #40]	; (8001a7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a54:	4c0a      	ldr	r4, [pc, #40]	; (8001a80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a58:	e001      	b.n	8001a5e <LoopFillZerobss>

08001a5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a5c:	3204      	adds	r2, #4

08001a5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a60:	d3fb      	bcc.n	8001a5a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001a62:	f7ff feaf 	bl	80017c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a66:	f002 f8ab 	bl	8003bc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a6a:	f7ff fa23 	bl	8000eb4 <main>
  bx lr
 8001a6e:	4770      	bx	lr
  ldr r0, =_sdata
 8001a70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a74:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001a78:	08006e9c 	.word	0x08006e9c
  ldr r2, =_sbss
 8001a7c:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001a80:	20000370 	.word	0x20000370

08001a84 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a84:	e7fe      	b.n	8001a84 <ADC1_2_IRQHandler>
	...

08001a88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a8c:	4b08      	ldr	r3, [pc, #32]	; (8001ab0 <HAL_Init+0x28>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a07      	ldr	r2, [pc, #28]	; (8001ab0 <HAL_Init+0x28>)
 8001a92:	f043 0310 	orr.w	r3, r3, #16
 8001a96:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a98:	2003      	movs	r0, #3
 8001a9a:	f000 fd83 	bl	80025a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a9e:	200f      	movs	r0, #15
 8001aa0:	f000 f808 	bl	8001ab4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001aa4:	f7ff fccc 	bl	8001440 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	40022000 	.word	0x40022000

08001ab4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001abc:	4b12      	ldr	r3, [pc, #72]	; (8001b08 <HAL_InitTick+0x54>)
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	4b12      	ldr	r3, [pc, #72]	; (8001b0c <HAL_InitTick+0x58>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001aca:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f000 fd8d 	bl	80025f2 <HAL_SYSTICK_Config>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e00e      	b.n	8001b00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2b0f      	cmp	r3, #15
 8001ae6:	d80a      	bhi.n	8001afe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ae8:	2200      	movs	r2, #0
 8001aea:	6879      	ldr	r1, [r7, #4]
 8001aec:	f04f 30ff 	mov.w	r0, #4294967295
 8001af0:	f000 fd63 	bl	80025ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001af4:	4a06      	ldr	r2, [pc, #24]	; (8001b10 <HAL_InitTick+0x5c>)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001afa:	2300      	movs	r3, #0
 8001afc:	e000      	b.n	8001b00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3708      	adds	r7, #8
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	20000000 	.word	0x20000000
 8001b0c:	20000018 	.word	0x20000018
 8001b10:	20000014 	.word	0x20000014

08001b14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b18:	4b05      	ldr	r3, [pc, #20]	; (8001b30 <HAL_IncTick+0x1c>)
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	4b05      	ldr	r3, [pc, #20]	; (8001b34 <HAL_IncTick+0x20>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4413      	add	r3, r2
 8001b24:	4a03      	ldr	r2, [pc, #12]	; (8001b34 <HAL_IncTick+0x20>)
 8001b26:	6013      	str	r3, [r2, #0]
}
 8001b28:	bf00      	nop
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bc80      	pop	{r7}
 8001b2e:	4770      	bx	lr
 8001b30:	20000018 	.word	0x20000018
 8001b34:	2000035c 	.word	0x2000035c

08001b38 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b3c:	4b02      	ldr	r3, [pc, #8]	; (8001b48 <HAL_GetTick+0x10>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bc80      	pop	{r7}
 8001b46:	4770      	bx	lr
 8001b48:	2000035c 	.word	0x2000035c

08001b4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b54:	f7ff fff0 	bl	8001b38 <HAL_GetTick>
 8001b58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b64:	d005      	beq.n	8001b72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b66:	4b0a      	ldr	r3, [pc, #40]	; (8001b90 <HAL_Delay+0x44>)
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	4413      	add	r3, r2
 8001b70:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b72:	bf00      	nop
 8001b74:	f7ff ffe0 	bl	8001b38 <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	68fa      	ldr	r2, [r7, #12]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d8f7      	bhi.n	8001b74 <HAL_Delay+0x28>
  {
  }
}
 8001b84:	bf00      	nop
 8001b86:	bf00      	nop
 8001b88:	3710      	adds	r7, #16
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	20000018 	.word	0x20000018

08001b94 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d101      	bne.n	8001bb6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e0be      	b.n	8001d34 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d109      	bne.n	8001bd8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f7ff fc66 	bl	80014a4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001bd8:	6878      	ldr	r0, [r7, #4]
 8001bda:	f000 fbf1 	bl	80023c0 <ADC_ConversionStop_Disable>
 8001bde:	4603      	mov	r3, r0
 8001be0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001be6:	f003 0310 	and.w	r3, r3, #16
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	f040 8099 	bne.w	8001d22 <HAL_ADC_Init+0x18e>
 8001bf0:	7dfb      	ldrb	r3, [r7, #23]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	f040 8095 	bne.w	8001d22 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bfc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c00:	f023 0302 	bic.w	r3, r3, #2
 8001c04:	f043 0202 	orr.w	r2, r3, #2
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c14:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	7b1b      	ldrb	r3, [r3, #12]
 8001c1a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001c1c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c1e:	68ba      	ldr	r2, [r7, #8]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c2c:	d003      	beq.n	8001c36 <HAL_ADC_Init+0xa2>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d102      	bne.n	8001c3c <HAL_ADC_Init+0xa8>
 8001c36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c3a:	e000      	b.n	8001c3e <HAL_ADC_Init+0xaa>
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	693a      	ldr	r2, [r7, #16]
 8001c40:	4313      	orrs	r3, r2
 8001c42:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	7d1b      	ldrb	r3, [r3, #20]
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d119      	bne.n	8001c80 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	7b1b      	ldrb	r3, [r3, #12]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d109      	bne.n	8001c68 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	699b      	ldr	r3, [r3, #24]
 8001c58:	3b01      	subs	r3, #1
 8001c5a:	035a      	lsls	r2, r3, #13
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c64:	613b      	str	r3, [r7, #16]
 8001c66:	e00b      	b.n	8001c80 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c6c:	f043 0220 	orr.w	r2, r3, #32
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c78:	f043 0201 	orr.w	r2, r3, #1
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	693a      	ldr	r2, [r7, #16]
 8001c90:	430a      	orrs	r2, r1
 8001c92:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	689a      	ldr	r2, [r3, #8]
 8001c9a:	4b28      	ldr	r3, [pc, #160]	; (8001d3c <HAL_ADC_Init+0x1a8>)
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	687a      	ldr	r2, [r7, #4]
 8001ca0:	6812      	ldr	r2, [r2, #0]
 8001ca2:	68b9      	ldr	r1, [r7, #8]
 8001ca4:	430b      	orrs	r3, r1
 8001ca6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cb0:	d003      	beq.n	8001cba <HAL_ADC_Init+0x126>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d104      	bne.n	8001cc4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	691b      	ldr	r3, [r3, #16]
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	051b      	lsls	r3, r3, #20
 8001cc2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cca:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	430a      	orrs	r2, r1
 8001cd6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	689a      	ldr	r2, [r3, #8]
 8001cde:	4b18      	ldr	r3, [pc, #96]	; (8001d40 <HAL_ADC_Init+0x1ac>)
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	68ba      	ldr	r2, [r7, #8]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d10b      	bne.n	8001d00 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2200      	movs	r2, #0
 8001cec:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cf2:	f023 0303 	bic.w	r3, r3, #3
 8001cf6:	f043 0201 	orr.w	r2, r3, #1
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001cfe:	e018      	b.n	8001d32 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d04:	f023 0312 	bic.w	r3, r3, #18
 8001d08:	f043 0210 	orr.w	r2, r3, #16
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d14:	f043 0201 	orr.w	r2, r3, #1
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d20:	e007      	b.n	8001d32 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d26:	f043 0210 	orr.w	r2, r3, #16
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001d32:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3718      	adds	r7, #24
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	ffe1f7fd 	.word	0xffe1f7fd
 8001d40:	ff1f0efe 	.word	0xff1f0efe

08001d44 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d101      	bne.n	8001d5e <HAL_ADC_Start+0x1a>
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	e098      	b.n	8001e90 <HAL_ADC_Start+0x14c>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2201      	movs	r2, #1
 8001d62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f000 fad0 	bl	800230c <ADC_Enable>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001d70:	7bfb      	ldrb	r3, [r7, #15]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f040 8087 	bne.w	8001e86 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d80:	f023 0301 	bic.w	r3, r3, #1
 8001d84:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a41      	ldr	r2, [pc, #260]	; (8001e98 <HAL_ADC_Start+0x154>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d105      	bne.n	8001da2 <HAL_ADC_Start+0x5e>
 8001d96:	4b41      	ldr	r3, [pc, #260]	; (8001e9c <HAL_ADC_Start+0x158>)
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d115      	bne.n	8001dce <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d026      	beq.n	8001e0a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dc0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001dc4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001dcc:	e01d      	b.n	8001e0a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dd2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a2f      	ldr	r2, [pc, #188]	; (8001e9c <HAL_ADC_Start+0x158>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d004      	beq.n	8001dee <HAL_ADC_Start+0xaa>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a2b      	ldr	r2, [pc, #172]	; (8001e98 <HAL_ADC_Start+0x154>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d10d      	bne.n	8001e0a <HAL_ADC_Start+0xc6>
 8001dee:	4b2b      	ldr	r3, [pc, #172]	; (8001e9c <HAL_ADC_Start+0x158>)
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d007      	beq.n	8001e0a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dfe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e02:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d006      	beq.n	8001e24 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e1a:	f023 0206 	bic.w	r2, r3, #6
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	62da      	str	r2, [r3, #44]	; 0x2c
 8001e22:	e002      	b.n	8001e2a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2200      	movs	r2, #0
 8001e28:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f06f 0202 	mvn.w	r2, #2
 8001e3a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001e46:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001e4a:	d113      	bne.n	8001e74 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001e50:	4a11      	ldr	r2, [pc, #68]	; (8001e98 <HAL_ADC_Start+0x154>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d105      	bne.n	8001e62 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001e56:	4b11      	ldr	r3, [pc, #68]	; (8001e9c <HAL_ADC_Start+0x158>)
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d108      	bne.n	8001e74 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	689a      	ldr	r2, [r3, #8]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001e70:	609a      	str	r2, [r3, #8]
 8001e72:	e00c      	b.n	8001e8e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	689a      	ldr	r2, [r3, #8]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	e003      	b.n	8001e8e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001e8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3710      	adds	r7, #16
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40012800 	.word	0x40012800
 8001e9c:	40012400 	.word	0x40012400

08001ea0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d101      	bne.n	8001eba <HAL_ADC_Stop+0x1a>
 8001eb6:	2302      	movs	r3, #2
 8001eb8:	e01a      	b.n	8001ef0 <HAL_ADC_Stop+0x50>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f000 fa7c 	bl	80023c0 <ADC_ConversionStop_Disable>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001ecc:	7bfb      	ldrb	r3, [r7, #15]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d109      	bne.n	8001ee6 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001eda:	f023 0301 	bic.w	r3, r3, #1
 8001ede:	f043 0201 	orr.w	r2, r3, #1
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3710      	adds	r7, #16
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001ef8:	b590      	push	{r4, r7, lr}
 8001efa:	b087      	sub	sp, #28
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001f02:	2300      	movs	r3, #0
 8001f04:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001f0e:	f7ff fe13 	bl	8001b38 <HAL_GetTick>
 8001f12:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d00b      	beq.n	8001f3a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f26:	f043 0220 	orr.w	r2, r3, #32
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2200      	movs	r2, #0
 8001f32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e0d3      	b.n	80020e2 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d131      	bne.n	8001fac <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d12a      	bne.n	8001fac <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001f56:	e021      	b.n	8001f9c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f5e:	d01d      	beq.n	8001f9c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d007      	beq.n	8001f76 <HAL_ADC_PollForConversion+0x7e>
 8001f66:	f7ff fde7 	bl	8001b38 <HAL_GetTick>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	683a      	ldr	r2, [r7, #0]
 8001f72:	429a      	cmp	r2, r3
 8001f74:	d212      	bcs.n	8001f9c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0302 	and.w	r3, r3, #2
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d10b      	bne.n	8001f9c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f88:	f043 0204 	orr.w	r2, r3, #4
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2200      	movs	r2, #0
 8001f94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e0a2      	b.n	80020e2 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f003 0302 	and.w	r3, r3, #2
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d0d6      	beq.n	8001f58 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001faa:	e070      	b.n	800208e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001fac:	4b4f      	ldr	r3, [pc, #316]	; (80020ec <HAL_ADC_PollForConversion+0x1f4>)
 8001fae:	681c      	ldr	r4, [r3, #0]
 8001fb0:	2002      	movs	r0, #2
 8001fb2:	f001 f9af 	bl	8003314 <HAL_RCCEx_GetPeriphCLKFreq>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	6919      	ldr	r1, [r3, #16]
 8001fc2:	4b4b      	ldr	r3, [pc, #300]	; (80020f0 <HAL_ADC_PollForConversion+0x1f8>)
 8001fc4:	400b      	ands	r3, r1
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d118      	bne.n	8001ffc <HAL_ADC_PollForConversion+0x104>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	68d9      	ldr	r1, [r3, #12]
 8001fd0:	4b48      	ldr	r3, [pc, #288]	; (80020f4 <HAL_ADC_PollForConversion+0x1fc>)
 8001fd2:	400b      	ands	r3, r1
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d111      	bne.n	8001ffc <HAL_ADC_PollForConversion+0x104>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	6919      	ldr	r1, [r3, #16]
 8001fde:	4b46      	ldr	r3, [pc, #280]	; (80020f8 <HAL_ADC_PollForConversion+0x200>)
 8001fe0:	400b      	ands	r3, r1
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d108      	bne.n	8001ff8 <HAL_ADC_PollForConversion+0x100>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	68d9      	ldr	r1, [r3, #12]
 8001fec:	4b43      	ldr	r3, [pc, #268]	; (80020fc <HAL_ADC_PollForConversion+0x204>)
 8001fee:	400b      	ands	r3, r1
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d101      	bne.n	8001ff8 <HAL_ADC_PollForConversion+0x100>
 8001ff4:	2314      	movs	r3, #20
 8001ff6:	e020      	b.n	800203a <HAL_ADC_PollForConversion+0x142>
 8001ff8:	2329      	movs	r3, #41	; 0x29
 8001ffa:	e01e      	b.n	800203a <HAL_ADC_PollForConversion+0x142>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	6919      	ldr	r1, [r3, #16]
 8002002:	4b3d      	ldr	r3, [pc, #244]	; (80020f8 <HAL_ADC_PollForConversion+0x200>)
 8002004:	400b      	ands	r3, r1
 8002006:	2b00      	cmp	r3, #0
 8002008:	d106      	bne.n	8002018 <HAL_ADC_PollForConversion+0x120>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	68d9      	ldr	r1, [r3, #12]
 8002010:	4b3a      	ldr	r3, [pc, #232]	; (80020fc <HAL_ADC_PollForConversion+0x204>)
 8002012:	400b      	ands	r3, r1
 8002014:	2b00      	cmp	r3, #0
 8002016:	d00d      	beq.n	8002034 <HAL_ADC_PollForConversion+0x13c>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	6919      	ldr	r1, [r3, #16]
 800201e:	4b38      	ldr	r3, [pc, #224]	; (8002100 <HAL_ADC_PollForConversion+0x208>)
 8002020:	400b      	ands	r3, r1
 8002022:	2b00      	cmp	r3, #0
 8002024:	d108      	bne.n	8002038 <HAL_ADC_PollForConversion+0x140>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	68d9      	ldr	r1, [r3, #12]
 800202c:	4b34      	ldr	r3, [pc, #208]	; (8002100 <HAL_ADC_PollForConversion+0x208>)
 800202e:	400b      	ands	r3, r1
 8002030:	2b00      	cmp	r3, #0
 8002032:	d101      	bne.n	8002038 <HAL_ADC_PollForConversion+0x140>
 8002034:	2354      	movs	r3, #84	; 0x54
 8002036:	e000      	b.n	800203a <HAL_ADC_PollForConversion+0x142>
 8002038:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800203a:	fb02 f303 	mul.w	r3, r2, r3
 800203e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002040:	e021      	b.n	8002086 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002048:	d01a      	beq.n	8002080 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d007      	beq.n	8002060 <HAL_ADC_PollForConversion+0x168>
 8002050:	f7ff fd72 	bl	8001b38 <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	683a      	ldr	r2, [r7, #0]
 800205c:	429a      	cmp	r2, r3
 800205e:	d20f      	bcs.n	8002080 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	429a      	cmp	r2, r3
 8002066:	d90b      	bls.n	8002080 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800206c:	f043 0204 	orr.w	r2, r3, #4
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 800207c:	2303      	movs	r3, #3
 800207e:	e030      	b.n	80020e2 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	3301      	adds	r3, #1
 8002084:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	693a      	ldr	r2, [r7, #16]
 800208a:	429a      	cmp	r2, r3
 800208c:	d8d9      	bhi.n	8002042 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f06f 0212 	mvn.w	r2, #18
 8002096:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800209c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80020ae:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80020b2:	d115      	bne.n	80020e0 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d111      	bne.n	80020e0 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d105      	bne.n	80020e0 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020d8:	f043 0201 	orr.w	r2, r3, #1
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	371c      	adds	r7, #28
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd90      	pop	{r4, r7, pc}
 80020ea:	bf00      	nop
 80020ec:	20000000 	.word	0x20000000
 80020f0:	24924924 	.word	0x24924924
 80020f4:	00924924 	.word	0x00924924
 80020f8:	12492492 	.word	0x12492492
 80020fc:	00492492 	.word	0x00492492
 8002100:	00249249 	.word	0x00249249

08002104 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002112:	4618      	mov	r0, r3
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	bc80      	pop	{r7}
 800211a:	4770      	bx	lr

0800211c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002126:	2300      	movs	r3, #0
 8002128:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800212a:	2300      	movs	r3, #0
 800212c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002134:	2b01      	cmp	r3, #1
 8002136:	d101      	bne.n	800213c <HAL_ADC_ConfigChannel+0x20>
 8002138:	2302      	movs	r3, #2
 800213a:	e0dc      	b.n	80022f6 <HAL_ADC_ConfigChannel+0x1da>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2201      	movs	r2, #1
 8002140:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	2b06      	cmp	r3, #6
 800214a:	d81c      	bhi.n	8002186 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	685a      	ldr	r2, [r3, #4]
 8002156:	4613      	mov	r3, r2
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	4413      	add	r3, r2
 800215c:	3b05      	subs	r3, #5
 800215e:	221f      	movs	r2, #31
 8002160:	fa02 f303 	lsl.w	r3, r2, r3
 8002164:	43db      	mvns	r3, r3
 8002166:	4019      	ands	r1, r3
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	6818      	ldr	r0, [r3, #0]
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685a      	ldr	r2, [r3, #4]
 8002170:	4613      	mov	r3, r2
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	4413      	add	r3, r2
 8002176:	3b05      	subs	r3, #5
 8002178:	fa00 f203 	lsl.w	r2, r0, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	430a      	orrs	r2, r1
 8002182:	635a      	str	r2, [r3, #52]	; 0x34
 8002184:	e03c      	b.n	8002200 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	2b0c      	cmp	r3, #12
 800218c:	d81c      	bhi.n	80021c8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685a      	ldr	r2, [r3, #4]
 8002198:	4613      	mov	r3, r2
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	4413      	add	r3, r2
 800219e:	3b23      	subs	r3, #35	; 0x23
 80021a0:	221f      	movs	r2, #31
 80021a2:	fa02 f303 	lsl.w	r3, r2, r3
 80021a6:	43db      	mvns	r3, r3
 80021a8:	4019      	ands	r1, r3
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	6818      	ldr	r0, [r3, #0]
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	685a      	ldr	r2, [r3, #4]
 80021b2:	4613      	mov	r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	4413      	add	r3, r2
 80021b8:	3b23      	subs	r3, #35	; 0x23
 80021ba:	fa00 f203 	lsl.w	r2, r0, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	430a      	orrs	r2, r1
 80021c4:	631a      	str	r2, [r3, #48]	; 0x30
 80021c6:	e01b      	b.n	8002200 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685a      	ldr	r2, [r3, #4]
 80021d2:	4613      	mov	r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4413      	add	r3, r2
 80021d8:	3b41      	subs	r3, #65	; 0x41
 80021da:	221f      	movs	r2, #31
 80021dc:	fa02 f303 	lsl.w	r3, r2, r3
 80021e0:	43db      	mvns	r3, r3
 80021e2:	4019      	ands	r1, r3
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	6818      	ldr	r0, [r3, #0]
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	685a      	ldr	r2, [r3, #4]
 80021ec:	4613      	mov	r3, r2
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	4413      	add	r3, r2
 80021f2:	3b41      	subs	r3, #65	; 0x41
 80021f4:	fa00 f203 	lsl.w	r2, r0, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	430a      	orrs	r2, r1
 80021fe:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2b09      	cmp	r3, #9
 8002206:	d91c      	bls.n	8002242 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	68d9      	ldr	r1, [r3, #12]
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	4613      	mov	r3, r2
 8002214:	005b      	lsls	r3, r3, #1
 8002216:	4413      	add	r3, r2
 8002218:	3b1e      	subs	r3, #30
 800221a:	2207      	movs	r2, #7
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	43db      	mvns	r3, r3
 8002222:	4019      	ands	r1, r3
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	6898      	ldr	r0, [r3, #8]
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	4613      	mov	r3, r2
 800222e:	005b      	lsls	r3, r3, #1
 8002230:	4413      	add	r3, r2
 8002232:	3b1e      	subs	r3, #30
 8002234:	fa00 f203 	lsl.w	r2, r0, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	430a      	orrs	r2, r1
 800223e:	60da      	str	r2, [r3, #12]
 8002240:	e019      	b.n	8002276 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	6919      	ldr	r1, [r3, #16]
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	4613      	mov	r3, r2
 800224e:	005b      	lsls	r3, r3, #1
 8002250:	4413      	add	r3, r2
 8002252:	2207      	movs	r2, #7
 8002254:	fa02 f303 	lsl.w	r3, r2, r3
 8002258:	43db      	mvns	r3, r3
 800225a:	4019      	ands	r1, r3
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	6898      	ldr	r0, [r3, #8]
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	4613      	mov	r3, r2
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	4413      	add	r3, r2
 800226a:	fa00 f203 	lsl.w	r2, r0, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	430a      	orrs	r2, r1
 8002274:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	2b10      	cmp	r3, #16
 800227c:	d003      	beq.n	8002286 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002282:	2b11      	cmp	r3, #17
 8002284:	d132      	bne.n	80022ec <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a1d      	ldr	r2, [pc, #116]	; (8002300 <HAL_ADC_ConfigChannel+0x1e4>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d125      	bne.n	80022dc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d126      	bne.n	80022ec <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	689a      	ldr	r2, [r3, #8]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80022ac:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	2b10      	cmp	r3, #16
 80022b4:	d11a      	bne.n	80022ec <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022b6:	4b13      	ldr	r3, [pc, #76]	; (8002304 <HAL_ADC_ConfigChannel+0x1e8>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a13      	ldr	r2, [pc, #76]	; (8002308 <HAL_ADC_ConfigChannel+0x1ec>)
 80022bc:	fba2 2303 	umull	r2, r3, r2, r3
 80022c0:	0c9a      	lsrs	r2, r3, #18
 80022c2:	4613      	mov	r3, r2
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	4413      	add	r3, r2
 80022c8:	005b      	lsls	r3, r3, #1
 80022ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022cc:	e002      	b.n	80022d4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	3b01      	subs	r3, #1
 80022d2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d1f9      	bne.n	80022ce <HAL_ADC_ConfigChannel+0x1b2>
 80022da:	e007      	b.n	80022ec <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e0:	f043 0220 	orr.w	r2, r3, #32
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80022f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3714      	adds	r7, #20
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bc80      	pop	{r7}
 80022fe:	4770      	bx	lr
 8002300:	40012400 	.word	0x40012400
 8002304:	20000000 	.word	0x20000000
 8002308:	431bde83 	.word	0x431bde83

0800230c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002314:	2300      	movs	r3, #0
 8002316:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002318:	2300      	movs	r3, #0
 800231a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	f003 0301 	and.w	r3, r3, #1
 8002326:	2b01      	cmp	r3, #1
 8002328:	d040      	beq.n	80023ac <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	689a      	ldr	r2, [r3, #8]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f042 0201 	orr.w	r2, r2, #1
 8002338:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800233a:	4b1f      	ldr	r3, [pc, #124]	; (80023b8 <ADC_Enable+0xac>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a1f      	ldr	r2, [pc, #124]	; (80023bc <ADC_Enable+0xb0>)
 8002340:	fba2 2303 	umull	r2, r3, r2, r3
 8002344:	0c9b      	lsrs	r3, r3, #18
 8002346:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002348:	e002      	b.n	8002350 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	3b01      	subs	r3, #1
 800234e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d1f9      	bne.n	800234a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002356:	f7ff fbef 	bl	8001b38 <HAL_GetTick>
 800235a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800235c:	e01f      	b.n	800239e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800235e:	f7ff fbeb 	bl	8001b38 <HAL_GetTick>
 8002362:	4602      	mov	r2, r0
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	2b02      	cmp	r3, #2
 800236a:	d918      	bls.n	800239e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	2b01      	cmp	r3, #1
 8002378:	d011      	beq.n	800239e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800237e:	f043 0210 	orr.w	r2, r3, #16
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800238a:	f043 0201 	orr.w	r2, r3, #1
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2200      	movs	r2, #0
 8002396:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e007      	b.n	80023ae <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	f003 0301 	and.w	r3, r3, #1
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d1d8      	bne.n	800235e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80023ac:	2300      	movs	r3, #0
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3710      	adds	r7, #16
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	20000000 	.word	0x20000000
 80023bc:	431bde83 	.word	0x431bde83

080023c0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023c8:	2300      	movs	r3, #0
 80023ca:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	f003 0301 	and.w	r3, r3, #1
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d12e      	bne.n	8002438 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	689a      	ldr	r2, [r3, #8]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f022 0201 	bic.w	r2, r2, #1
 80023e8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80023ea:	f7ff fba5 	bl	8001b38 <HAL_GetTick>
 80023ee:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80023f0:	e01b      	b.n	800242a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80023f2:	f7ff fba1 	bl	8001b38 <HAL_GetTick>
 80023f6:	4602      	mov	r2, r0
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d914      	bls.n	800242a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f003 0301 	and.w	r3, r3, #1
 800240a:	2b01      	cmp	r3, #1
 800240c:	d10d      	bne.n	800242a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002412:	f043 0210 	orr.w	r2, r3, #16
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800241e:	f043 0201 	orr.w	r2, r3, #1
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e007      	b.n	800243a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	f003 0301 	and.w	r3, r3, #1
 8002434:	2b01      	cmp	r3, #1
 8002436:	d0dc      	beq.n	80023f2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	3710      	adds	r7, #16
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
	...

08002444 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002444:	b480      	push	{r7}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f003 0307 	and.w	r3, r3, #7
 8002452:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002454:	4b0c      	ldr	r3, [pc, #48]	; (8002488 <__NVIC_SetPriorityGrouping+0x44>)
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800245a:	68ba      	ldr	r2, [r7, #8]
 800245c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002460:	4013      	ands	r3, r2
 8002462:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800246c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002470:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002474:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002476:	4a04      	ldr	r2, [pc, #16]	; (8002488 <__NVIC_SetPriorityGrouping+0x44>)
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	60d3      	str	r3, [r2, #12]
}
 800247c:	bf00      	nop
 800247e:	3714      	adds	r7, #20
 8002480:	46bd      	mov	sp, r7
 8002482:	bc80      	pop	{r7}
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	e000ed00 	.word	0xe000ed00

0800248c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002490:	4b04      	ldr	r3, [pc, #16]	; (80024a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	0a1b      	lsrs	r3, r3, #8
 8002496:	f003 0307 	and.w	r3, r3, #7
}
 800249a:	4618      	mov	r0, r3
 800249c:	46bd      	mov	sp, r7
 800249e:	bc80      	pop	{r7}
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	e000ed00 	.word	0xe000ed00

080024a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	4603      	mov	r3, r0
 80024b0:	6039      	str	r1, [r7, #0]
 80024b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	db0a      	blt.n	80024d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	b2da      	uxtb	r2, r3
 80024c0:	490c      	ldr	r1, [pc, #48]	; (80024f4 <__NVIC_SetPriority+0x4c>)
 80024c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c6:	0112      	lsls	r2, r2, #4
 80024c8:	b2d2      	uxtb	r2, r2
 80024ca:	440b      	add	r3, r1
 80024cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024d0:	e00a      	b.n	80024e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	b2da      	uxtb	r2, r3
 80024d6:	4908      	ldr	r1, [pc, #32]	; (80024f8 <__NVIC_SetPriority+0x50>)
 80024d8:	79fb      	ldrb	r3, [r7, #7]
 80024da:	f003 030f 	and.w	r3, r3, #15
 80024de:	3b04      	subs	r3, #4
 80024e0:	0112      	lsls	r2, r2, #4
 80024e2:	b2d2      	uxtb	r2, r2
 80024e4:	440b      	add	r3, r1
 80024e6:	761a      	strb	r2, [r3, #24]
}
 80024e8:	bf00      	nop
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bc80      	pop	{r7}
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	e000e100 	.word	0xe000e100
 80024f8:	e000ed00 	.word	0xe000ed00

080024fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b089      	sub	sp, #36	; 0x24
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f003 0307 	and.w	r3, r3, #7
 800250e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	f1c3 0307 	rsb	r3, r3, #7
 8002516:	2b04      	cmp	r3, #4
 8002518:	bf28      	it	cs
 800251a:	2304      	movcs	r3, #4
 800251c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	3304      	adds	r3, #4
 8002522:	2b06      	cmp	r3, #6
 8002524:	d902      	bls.n	800252c <NVIC_EncodePriority+0x30>
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	3b03      	subs	r3, #3
 800252a:	e000      	b.n	800252e <NVIC_EncodePriority+0x32>
 800252c:	2300      	movs	r3, #0
 800252e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002530:	f04f 32ff 	mov.w	r2, #4294967295
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	fa02 f303 	lsl.w	r3, r2, r3
 800253a:	43da      	mvns	r2, r3
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	401a      	ands	r2, r3
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002544:	f04f 31ff 	mov.w	r1, #4294967295
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	fa01 f303 	lsl.w	r3, r1, r3
 800254e:	43d9      	mvns	r1, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002554:	4313      	orrs	r3, r2
         );
}
 8002556:	4618      	mov	r0, r3
 8002558:	3724      	adds	r7, #36	; 0x24
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr

08002560 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	3b01      	subs	r3, #1
 800256c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002570:	d301      	bcc.n	8002576 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002572:	2301      	movs	r3, #1
 8002574:	e00f      	b.n	8002596 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002576:	4a0a      	ldr	r2, [pc, #40]	; (80025a0 <SysTick_Config+0x40>)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	3b01      	subs	r3, #1
 800257c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800257e:	210f      	movs	r1, #15
 8002580:	f04f 30ff 	mov.w	r0, #4294967295
 8002584:	f7ff ff90 	bl	80024a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002588:	4b05      	ldr	r3, [pc, #20]	; (80025a0 <SysTick_Config+0x40>)
 800258a:	2200      	movs	r2, #0
 800258c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800258e:	4b04      	ldr	r3, [pc, #16]	; (80025a0 <SysTick_Config+0x40>)
 8002590:	2207      	movs	r2, #7
 8002592:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3708      	adds	r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	e000e010 	.word	0xe000e010

080025a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	f7ff ff49 	bl	8002444 <__NVIC_SetPriorityGrouping>
}
 80025b2:	bf00      	nop
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}

080025ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025ba:	b580      	push	{r7, lr}
 80025bc:	b086      	sub	sp, #24
 80025be:	af00      	add	r7, sp, #0
 80025c0:	4603      	mov	r3, r0
 80025c2:	60b9      	str	r1, [r7, #8]
 80025c4:	607a      	str	r2, [r7, #4]
 80025c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025c8:	2300      	movs	r3, #0
 80025ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025cc:	f7ff ff5e 	bl	800248c <__NVIC_GetPriorityGrouping>
 80025d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	68b9      	ldr	r1, [r7, #8]
 80025d6:	6978      	ldr	r0, [r7, #20]
 80025d8:	f7ff ff90 	bl	80024fc <NVIC_EncodePriority>
 80025dc:	4602      	mov	r2, r0
 80025de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025e2:	4611      	mov	r1, r2
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7ff ff5f 	bl	80024a8 <__NVIC_SetPriority>
}
 80025ea:	bf00      	nop
 80025ec:	3718      	adds	r7, #24
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b082      	sub	sp, #8
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f7ff ffb0 	bl	8002560 <SysTick_Config>
 8002600:	4603      	mov	r3, r0
}
 8002602:	4618      	mov	r0, r3
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
	...

0800260c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800260c:	b480      	push	{r7}
 800260e:	b08b      	sub	sp, #44	; 0x2c
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002616:	2300      	movs	r3, #0
 8002618:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800261a:	2300      	movs	r3, #0
 800261c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800261e:	e169      	b.n	80028f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002620:	2201      	movs	r2, #1
 8002622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002624:	fa02 f303 	lsl.w	r3, r2, r3
 8002628:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	69fa      	ldr	r2, [r7, #28]
 8002630:	4013      	ands	r3, r2
 8002632:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	429a      	cmp	r2, r3
 800263a:	f040 8158 	bne.w	80028ee <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	4a9a      	ldr	r2, [pc, #616]	; (80028ac <HAL_GPIO_Init+0x2a0>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d05e      	beq.n	8002706 <HAL_GPIO_Init+0xfa>
 8002648:	4a98      	ldr	r2, [pc, #608]	; (80028ac <HAL_GPIO_Init+0x2a0>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d875      	bhi.n	800273a <HAL_GPIO_Init+0x12e>
 800264e:	4a98      	ldr	r2, [pc, #608]	; (80028b0 <HAL_GPIO_Init+0x2a4>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d058      	beq.n	8002706 <HAL_GPIO_Init+0xfa>
 8002654:	4a96      	ldr	r2, [pc, #600]	; (80028b0 <HAL_GPIO_Init+0x2a4>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d86f      	bhi.n	800273a <HAL_GPIO_Init+0x12e>
 800265a:	4a96      	ldr	r2, [pc, #600]	; (80028b4 <HAL_GPIO_Init+0x2a8>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d052      	beq.n	8002706 <HAL_GPIO_Init+0xfa>
 8002660:	4a94      	ldr	r2, [pc, #592]	; (80028b4 <HAL_GPIO_Init+0x2a8>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d869      	bhi.n	800273a <HAL_GPIO_Init+0x12e>
 8002666:	4a94      	ldr	r2, [pc, #592]	; (80028b8 <HAL_GPIO_Init+0x2ac>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d04c      	beq.n	8002706 <HAL_GPIO_Init+0xfa>
 800266c:	4a92      	ldr	r2, [pc, #584]	; (80028b8 <HAL_GPIO_Init+0x2ac>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d863      	bhi.n	800273a <HAL_GPIO_Init+0x12e>
 8002672:	4a92      	ldr	r2, [pc, #584]	; (80028bc <HAL_GPIO_Init+0x2b0>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d046      	beq.n	8002706 <HAL_GPIO_Init+0xfa>
 8002678:	4a90      	ldr	r2, [pc, #576]	; (80028bc <HAL_GPIO_Init+0x2b0>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d85d      	bhi.n	800273a <HAL_GPIO_Init+0x12e>
 800267e:	2b12      	cmp	r3, #18
 8002680:	d82a      	bhi.n	80026d8 <HAL_GPIO_Init+0xcc>
 8002682:	2b12      	cmp	r3, #18
 8002684:	d859      	bhi.n	800273a <HAL_GPIO_Init+0x12e>
 8002686:	a201      	add	r2, pc, #4	; (adr r2, 800268c <HAL_GPIO_Init+0x80>)
 8002688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800268c:	08002707 	.word	0x08002707
 8002690:	080026e1 	.word	0x080026e1
 8002694:	080026f3 	.word	0x080026f3
 8002698:	08002735 	.word	0x08002735
 800269c:	0800273b 	.word	0x0800273b
 80026a0:	0800273b 	.word	0x0800273b
 80026a4:	0800273b 	.word	0x0800273b
 80026a8:	0800273b 	.word	0x0800273b
 80026ac:	0800273b 	.word	0x0800273b
 80026b0:	0800273b 	.word	0x0800273b
 80026b4:	0800273b 	.word	0x0800273b
 80026b8:	0800273b 	.word	0x0800273b
 80026bc:	0800273b 	.word	0x0800273b
 80026c0:	0800273b 	.word	0x0800273b
 80026c4:	0800273b 	.word	0x0800273b
 80026c8:	0800273b 	.word	0x0800273b
 80026cc:	0800273b 	.word	0x0800273b
 80026d0:	080026e9 	.word	0x080026e9
 80026d4:	080026fd 	.word	0x080026fd
 80026d8:	4a79      	ldr	r2, [pc, #484]	; (80028c0 <HAL_GPIO_Init+0x2b4>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d013      	beq.n	8002706 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80026de:	e02c      	b.n	800273a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	623b      	str	r3, [r7, #32]
          break;
 80026e6:	e029      	b.n	800273c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	3304      	adds	r3, #4
 80026ee:	623b      	str	r3, [r7, #32]
          break;
 80026f0:	e024      	b.n	800273c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	3308      	adds	r3, #8
 80026f8:	623b      	str	r3, [r7, #32]
          break;
 80026fa:	e01f      	b.n	800273c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	330c      	adds	r3, #12
 8002702:	623b      	str	r3, [r7, #32]
          break;
 8002704:	e01a      	b.n	800273c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d102      	bne.n	8002714 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800270e:	2304      	movs	r3, #4
 8002710:	623b      	str	r3, [r7, #32]
          break;
 8002712:	e013      	b.n	800273c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	2b01      	cmp	r3, #1
 800271a:	d105      	bne.n	8002728 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800271c:	2308      	movs	r3, #8
 800271e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	69fa      	ldr	r2, [r7, #28]
 8002724:	611a      	str	r2, [r3, #16]
          break;
 8002726:	e009      	b.n	800273c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002728:	2308      	movs	r3, #8
 800272a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	69fa      	ldr	r2, [r7, #28]
 8002730:	615a      	str	r2, [r3, #20]
          break;
 8002732:	e003      	b.n	800273c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002734:	2300      	movs	r3, #0
 8002736:	623b      	str	r3, [r7, #32]
          break;
 8002738:	e000      	b.n	800273c <HAL_GPIO_Init+0x130>
          break;
 800273a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	2bff      	cmp	r3, #255	; 0xff
 8002740:	d801      	bhi.n	8002746 <HAL_GPIO_Init+0x13a>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	e001      	b.n	800274a <HAL_GPIO_Init+0x13e>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	3304      	adds	r3, #4
 800274a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	2bff      	cmp	r3, #255	; 0xff
 8002750:	d802      	bhi.n	8002758 <HAL_GPIO_Init+0x14c>
 8002752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	e002      	b.n	800275e <HAL_GPIO_Init+0x152>
 8002758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275a:	3b08      	subs	r3, #8
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	210f      	movs	r1, #15
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	fa01 f303 	lsl.w	r3, r1, r3
 800276c:	43db      	mvns	r3, r3
 800276e:	401a      	ands	r2, r3
 8002770:	6a39      	ldr	r1, [r7, #32]
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	fa01 f303 	lsl.w	r3, r1, r3
 8002778:	431a      	orrs	r2, r3
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002786:	2b00      	cmp	r3, #0
 8002788:	f000 80b1 	beq.w	80028ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800278c:	4b4d      	ldr	r3, [pc, #308]	; (80028c4 <HAL_GPIO_Init+0x2b8>)
 800278e:	699b      	ldr	r3, [r3, #24]
 8002790:	4a4c      	ldr	r2, [pc, #304]	; (80028c4 <HAL_GPIO_Init+0x2b8>)
 8002792:	f043 0301 	orr.w	r3, r3, #1
 8002796:	6193      	str	r3, [r2, #24]
 8002798:	4b4a      	ldr	r3, [pc, #296]	; (80028c4 <HAL_GPIO_Init+0x2b8>)
 800279a:	699b      	ldr	r3, [r3, #24]
 800279c:	f003 0301 	and.w	r3, r3, #1
 80027a0:	60bb      	str	r3, [r7, #8]
 80027a2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80027a4:	4a48      	ldr	r2, [pc, #288]	; (80028c8 <HAL_GPIO_Init+0x2bc>)
 80027a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a8:	089b      	lsrs	r3, r3, #2
 80027aa:	3302      	adds	r3, #2
 80027ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027b0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80027b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b4:	f003 0303 	and.w	r3, r3, #3
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	220f      	movs	r2, #15
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	43db      	mvns	r3, r3
 80027c2:	68fa      	ldr	r2, [r7, #12]
 80027c4:	4013      	ands	r3, r2
 80027c6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	4a40      	ldr	r2, [pc, #256]	; (80028cc <HAL_GPIO_Init+0x2c0>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d013      	beq.n	80027f8 <HAL_GPIO_Init+0x1ec>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	4a3f      	ldr	r2, [pc, #252]	; (80028d0 <HAL_GPIO_Init+0x2c4>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d00d      	beq.n	80027f4 <HAL_GPIO_Init+0x1e8>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	4a3e      	ldr	r2, [pc, #248]	; (80028d4 <HAL_GPIO_Init+0x2c8>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d007      	beq.n	80027f0 <HAL_GPIO_Init+0x1e4>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	4a3d      	ldr	r2, [pc, #244]	; (80028d8 <HAL_GPIO_Init+0x2cc>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d101      	bne.n	80027ec <HAL_GPIO_Init+0x1e0>
 80027e8:	2303      	movs	r3, #3
 80027ea:	e006      	b.n	80027fa <HAL_GPIO_Init+0x1ee>
 80027ec:	2304      	movs	r3, #4
 80027ee:	e004      	b.n	80027fa <HAL_GPIO_Init+0x1ee>
 80027f0:	2302      	movs	r3, #2
 80027f2:	e002      	b.n	80027fa <HAL_GPIO_Init+0x1ee>
 80027f4:	2301      	movs	r3, #1
 80027f6:	e000      	b.n	80027fa <HAL_GPIO_Init+0x1ee>
 80027f8:	2300      	movs	r3, #0
 80027fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027fc:	f002 0203 	and.w	r2, r2, #3
 8002800:	0092      	lsls	r2, r2, #2
 8002802:	4093      	lsls	r3, r2
 8002804:	68fa      	ldr	r2, [r7, #12]
 8002806:	4313      	orrs	r3, r2
 8002808:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800280a:	492f      	ldr	r1, [pc, #188]	; (80028c8 <HAL_GPIO_Init+0x2bc>)
 800280c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800280e:	089b      	lsrs	r3, r3, #2
 8002810:	3302      	adds	r3, #2
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d006      	beq.n	8002832 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002824:	4b2d      	ldr	r3, [pc, #180]	; (80028dc <HAL_GPIO_Init+0x2d0>)
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	492c      	ldr	r1, [pc, #176]	; (80028dc <HAL_GPIO_Init+0x2d0>)
 800282a:	69bb      	ldr	r3, [r7, #24]
 800282c:	4313      	orrs	r3, r2
 800282e:	600b      	str	r3, [r1, #0]
 8002830:	e006      	b.n	8002840 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002832:	4b2a      	ldr	r3, [pc, #168]	; (80028dc <HAL_GPIO_Init+0x2d0>)
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	43db      	mvns	r3, r3
 800283a:	4928      	ldr	r1, [pc, #160]	; (80028dc <HAL_GPIO_Init+0x2d0>)
 800283c:	4013      	ands	r3, r2
 800283e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002848:	2b00      	cmp	r3, #0
 800284a:	d006      	beq.n	800285a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800284c:	4b23      	ldr	r3, [pc, #140]	; (80028dc <HAL_GPIO_Init+0x2d0>)
 800284e:	685a      	ldr	r2, [r3, #4]
 8002850:	4922      	ldr	r1, [pc, #136]	; (80028dc <HAL_GPIO_Init+0x2d0>)
 8002852:	69bb      	ldr	r3, [r7, #24]
 8002854:	4313      	orrs	r3, r2
 8002856:	604b      	str	r3, [r1, #4]
 8002858:	e006      	b.n	8002868 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800285a:	4b20      	ldr	r3, [pc, #128]	; (80028dc <HAL_GPIO_Init+0x2d0>)
 800285c:	685a      	ldr	r2, [r3, #4]
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	43db      	mvns	r3, r3
 8002862:	491e      	ldr	r1, [pc, #120]	; (80028dc <HAL_GPIO_Init+0x2d0>)
 8002864:	4013      	ands	r3, r2
 8002866:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d006      	beq.n	8002882 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002874:	4b19      	ldr	r3, [pc, #100]	; (80028dc <HAL_GPIO_Init+0x2d0>)
 8002876:	689a      	ldr	r2, [r3, #8]
 8002878:	4918      	ldr	r1, [pc, #96]	; (80028dc <HAL_GPIO_Init+0x2d0>)
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	4313      	orrs	r3, r2
 800287e:	608b      	str	r3, [r1, #8]
 8002880:	e006      	b.n	8002890 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002882:	4b16      	ldr	r3, [pc, #88]	; (80028dc <HAL_GPIO_Init+0x2d0>)
 8002884:	689a      	ldr	r2, [r3, #8]
 8002886:	69bb      	ldr	r3, [r7, #24]
 8002888:	43db      	mvns	r3, r3
 800288a:	4914      	ldr	r1, [pc, #80]	; (80028dc <HAL_GPIO_Init+0x2d0>)
 800288c:	4013      	ands	r3, r2
 800288e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002898:	2b00      	cmp	r3, #0
 800289a:	d021      	beq.n	80028e0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800289c:	4b0f      	ldr	r3, [pc, #60]	; (80028dc <HAL_GPIO_Init+0x2d0>)
 800289e:	68da      	ldr	r2, [r3, #12]
 80028a0:	490e      	ldr	r1, [pc, #56]	; (80028dc <HAL_GPIO_Init+0x2d0>)
 80028a2:	69bb      	ldr	r3, [r7, #24]
 80028a4:	4313      	orrs	r3, r2
 80028a6:	60cb      	str	r3, [r1, #12]
 80028a8:	e021      	b.n	80028ee <HAL_GPIO_Init+0x2e2>
 80028aa:	bf00      	nop
 80028ac:	10320000 	.word	0x10320000
 80028b0:	10310000 	.word	0x10310000
 80028b4:	10220000 	.word	0x10220000
 80028b8:	10210000 	.word	0x10210000
 80028bc:	10120000 	.word	0x10120000
 80028c0:	10110000 	.word	0x10110000
 80028c4:	40021000 	.word	0x40021000
 80028c8:	40010000 	.word	0x40010000
 80028cc:	40010800 	.word	0x40010800
 80028d0:	40010c00 	.word	0x40010c00
 80028d4:	40011000 	.word	0x40011000
 80028d8:	40011400 	.word	0x40011400
 80028dc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80028e0:	4b0b      	ldr	r3, [pc, #44]	; (8002910 <HAL_GPIO_Init+0x304>)
 80028e2:	68da      	ldr	r2, [r3, #12]
 80028e4:	69bb      	ldr	r3, [r7, #24]
 80028e6:	43db      	mvns	r3, r3
 80028e8:	4909      	ldr	r1, [pc, #36]	; (8002910 <HAL_GPIO_Init+0x304>)
 80028ea:	4013      	ands	r3, r2
 80028ec:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80028ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f0:	3301      	adds	r3, #1
 80028f2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028fa:	fa22 f303 	lsr.w	r3, r2, r3
 80028fe:	2b00      	cmp	r3, #0
 8002900:	f47f ae8e 	bne.w	8002620 <HAL_GPIO_Init+0x14>
  }
}
 8002904:	bf00      	nop
 8002906:	bf00      	nop
 8002908:	372c      	adds	r7, #44	; 0x2c
 800290a:	46bd      	mov	sp, r7
 800290c:	bc80      	pop	{r7}
 800290e:	4770      	bx	lr
 8002910:	40010400 	.word	0x40010400

08002914 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002914:	b480      	push	{r7}
 8002916:	b085      	sub	sp, #20
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	460b      	mov	r3, r1
 800291e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689a      	ldr	r2, [r3, #8]
 8002924:	887b      	ldrh	r3, [r7, #2]
 8002926:	4013      	ands	r3, r2
 8002928:	2b00      	cmp	r3, #0
 800292a:	d002      	beq.n	8002932 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800292c:	2301      	movs	r3, #1
 800292e:	73fb      	strb	r3, [r7, #15]
 8002930:	e001      	b.n	8002936 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002932:	2300      	movs	r3, #0
 8002934:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002936:	7bfb      	ldrb	r3, [r7, #15]
}
 8002938:	4618      	mov	r0, r3
 800293a:	3714      	adds	r7, #20
 800293c:	46bd      	mov	sp, r7
 800293e:	bc80      	pop	{r7}
 8002940:	4770      	bx	lr

08002942 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002942:	b480      	push	{r7}
 8002944:	b083      	sub	sp, #12
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
 800294a:	460b      	mov	r3, r1
 800294c:	807b      	strh	r3, [r7, #2]
 800294e:	4613      	mov	r3, r2
 8002950:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002952:	787b      	ldrb	r3, [r7, #1]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d003      	beq.n	8002960 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002958:	887a      	ldrh	r2, [r7, #2]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800295e:	e003      	b.n	8002968 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002960:	887b      	ldrh	r3, [r7, #2]
 8002962:	041a      	lsls	r2, r3, #16
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	611a      	str	r2, [r3, #16]
}
 8002968:	bf00      	nop
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	bc80      	pop	{r7}
 8002970:	4770      	bx	lr
	...

08002974 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b086      	sub	sp, #24
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e272      	b.n	8002e6c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	2b00      	cmp	r3, #0
 8002990:	f000 8087 	beq.w	8002aa2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002994:	4b92      	ldr	r3, [pc, #584]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f003 030c 	and.w	r3, r3, #12
 800299c:	2b04      	cmp	r3, #4
 800299e:	d00c      	beq.n	80029ba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80029a0:	4b8f      	ldr	r3, [pc, #572]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f003 030c 	and.w	r3, r3, #12
 80029a8:	2b08      	cmp	r3, #8
 80029aa:	d112      	bne.n	80029d2 <HAL_RCC_OscConfig+0x5e>
 80029ac:	4b8c      	ldr	r3, [pc, #560]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029b8:	d10b      	bne.n	80029d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029ba:	4b89      	ldr	r3, [pc, #548]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d06c      	beq.n	8002aa0 <HAL_RCC_OscConfig+0x12c>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d168      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e24c      	b.n	8002e6c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029da:	d106      	bne.n	80029ea <HAL_RCC_OscConfig+0x76>
 80029dc:	4b80      	ldr	r3, [pc, #512]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a7f      	ldr	r2, [pc, #508]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 80029e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029e6:	6013      	str	r3, [r2, #0]
 80029e8:	e02e      	b.n	8002a48 <HAL_RCC_OscConfig+0xd4>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d10c      	bne.n	8002a0c <HAL_RCC_OscConfig+0x98>
 80029f2:	4b7b      	ldr	r3, [pc, #492]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a7a      	ldr	r2, [pc, #488]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 80029f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029fc:	6013      	str	r3, [r2, #0]
 80029fe:	4b78      	ldr	r3, [pc, #480]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a77      	ldr	r2, [pc, #476]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002a04:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a08:	6013      	str	r3, [r2, #0]
 8002a0a:	e01d      	b.n	8002a48 <HAL_RCC_OscConfig+0xd4>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a14:	d10c      	bne.n	8002a30 <HAL_RCC_OscConfig+0xbc>
 8002a16:	4b72      	ldr	r3, [pc, #456]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a71      	ldr	r2, [pc, #452]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002a1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a20:	6013      	str	r3, [r2, #0]
 8002a22:	4b6f      	ldr	r3, [pc, #444]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a6e      	ldr	r2, [pc, #440]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002a28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a2c:	6013      	str	r3, [r2, #0]
 8002a2e:	e00b      	b.n	8002a48 <HAL_RCC_OscConfig+0xd4>
 8002a30:	4b6b      	ldr	r3, [pc, #428]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a6a      	ldr	r2, [pc, #424]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002a36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a3a:	6013      	str	r3, [r2, #0]
 8002a3c:	4b68      	ldr	r3, [pc, #416]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a67      	ldr	r2, [pc, #412]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002a42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a46:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d013      	beq.n	8002a78 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a50:	f7ff f872 	bl	8001b38 <HAL_GetTick>
 8002a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a56:	e008      	b.n	8002a6a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a58:	f7ff f86e 	bl	8001b38 <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	2b64      	cmp	r3, #100	; 0x64
 8002a64:	d901      	bls.n	8002a6a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e200      	b.n	8002e6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a6a:	4b5d      	ldr	r3, [pc, #372]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d0f0      	beq.n	8002a58 <HAL_RCC_OscConfig+0xe4>
 8002a76:	e014      	b.n	8002aa2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a78:	f7ff f85e 	bl	8001b38 <HAL_GetTick>
 8002a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a7e:	e008      	b.n	8002a92 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a80:	f7ff f85a 	bl	8001b38 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	2b64      	cmp	r3, #100	; 0x64
 8002a8c:	d901      	bls.n	8002a92 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e1ec      	b.n	8002e6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a92:	4b53      	ldr	r3, [pc, #332]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d1f0      	bne.n	8002a80 <HAL_RCC_OscConfig+0x10c>
 8002a9e:	e000      	b.n	8002aa2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 0302 	and.w	r3, r3, #2
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d063      	beq.n	8002b76 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002aae:	4b4c      	ldr	r3, [pc, #304]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f003 030c 	and.w	r3, r3, #12
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00b      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002aba:	4b49      	ldr	r3, [pc, #292]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f003 030c 	and.w	r3, r3, #12
 8002ac2:	2b08      	cmp	r3, #8
 8002ac4:	d11c      	bne.n	8002b00 <HAL_RCC_OscConfig+0x18c>
 8002ac6:	4b46      	ldr	r3, [pc, #280]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d116      	bne.n	8002b00 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ad2:	4b43      	ldr	r3, [pc, #268]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d005      	beq.n	8002aea <HAL_RCC_OscConfig+0x176>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	691b      	ldr	r3, [r3, #16]
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d001      	beq.n	8002aea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e1c0      	b.n	8002e6c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aea:	4b3d      	ldr	r3, [pc, #244]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	695b      	ldr	r3, [r3, #20]
 8002af6:	00db      	lsls	r3, r3, #3
 8002af8:	4939      	ldr	r1, [pc, #228]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002afa:	4313      	orrs	r3, r2
 8002afc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002afe:	e03a      	b.n	8002b76 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	691b      	ldr	r3, [r3, #16]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d020      	beq.n	8002b4a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b08:	4b36      	ldr	r3, [pc, #216]	; (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b0e:	f7ff f813 	bl	8001b38 <HAL_GetTick>
 8002b12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b14:	e008      	b.n	8002b28 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b16:	f7ff f80f 	bl	8001b38 <HAL_GetTick>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	2b02      	cmp	r3, #2
 8002b22:	d901      	bls.n	8002b28 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002b24:	2303      	movs	r3, #3
 8002b26:	e1a1      	b.n	8002e6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b28:	4b2d      	ldr	r3, [pc, #180]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0302 	and.w	r3, r3, #2
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d0f0      	beq.n	8002b16 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b34:	4b2a      	ldr	r3, [pc, #168]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	695b      	ldr	r3, [r3, #20]
 8002b40:	00db      	lsls	r3, r3, #3
 8002b42:	4927      	ldr	r1, [pc, #156]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002b44:	4313      	orrs	r3, r2
 8002b46:	600b      	str	r3, [r1, #0]
 8002b48:	e015      	b.n	8002b76 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b4a:	4b26      	ldr	r3, [pc, #152]	; (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b50:	f7fe fff2 	bl	8001b38 <HAL_GetTick>
 8002b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b56:	e008      	b.n	8002b6a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b58:	f7fe ffee 	bl	8001b38 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d901      	bls.n	8002b6a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e180      	b.n	8002e6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b6a:	4b1d      	ldr	r3, [pc, #116]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d1f0      	bne.n	8002b58 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 0308 	and.w	r3, r3, #8
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d03a      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	699b      	ldr	r3, [r3, #24]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d019      	beq.n	8002bbe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b8a:	4b17      	ldr	r3, [pc, #92]	; (8002be8 <HAL_RCC_OscConfig+0x274>)
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b90:	f7fe ffd2 	bl	8001b38 <HAL_GetTick>
 8002b94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b96:	e008      	b.n	8002baa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b98:	f7fe ffce 	bl	8001b38 <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	2b02      	cmp	r3, #2
 8002ba4:	d901      	bls.n	8002baa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e160      	b.n	8002e6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002baa:	4b0d      	ldr	r3, [pc, #52]	; (8002be0 <HAL_RCC_OscConfig+0x26c>)
 8002bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d0f0      	beq.n	8002b98 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002bb6:	2001      	movs	r0, #1
 8002bb8:	f000 fad8 	bl	800316c <RCC_Delay>
 8002bbc:	e01c      	b.n	8002bf8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bbe:	4b0a      	ldr	r3, [pc, #40]	; (8002be8 <HAL_RCC_OscConfig+0x274>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bc4:	f7fe ffb8 	bl	8001b38 <HAL_GetTick>
 8002bc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bca:	e00f      	b.n	8002bec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bcc:	f7fe ffb4 	bl	8001b38 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d908      	bls.n	8002bec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e146      	b.n	8002e6c <HAL_RCC_OscConfig+0x4f8>
 8002bde:	bf00      	nop
 8002be0:	40021000 	.word	0x40021000
 8002be4:	42420000 	.word	0x42420000
 8002be8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bec:	4b92      	ldr	r3, [pc, #584]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf0:	f003 0302 	and.w	r3, r3, #2
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d1e9      	bne.n	8002bcc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 0304 	and.w	r3, r3, #4
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	f000 80a6 	beq.w	8002d52 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c06:	2300      	movs	r3, #0
 8002c08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c0a:	4b8b      	ldr	r3, [pc, #556]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002c0c:	69db      	ldr	r3, [r3, #28]
 8002c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d10d      	bne.n	8002c32 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c16:	4b88      	ldr	r3, [pc, #544]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002c18:	69db      	ldr	r3, [r3, #28]
 8002c1a:	4a87      	ldr	r2, [pc, #540]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002c1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c20:	61d3      	str	r3, [r2, #28]
 8002c22:	4b85      	ldr	r3, [pc, #532]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002c24:	69db      	ldr	r3, [r3, #28]
 8002c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c2a:	60bb      	str	r3, [r7, #8]
 8002c2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c32:	4b82      	ldr	r3, [pc, #520]	; (8002e3c <HAL_RCC_OscConfig+0x4c8>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d118      	bne.n	8002c70 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c3e:	4b7f      	ldr	r3, [pc, #508]	; (8002e3c <HAL_RCC_OscConfig+0x4c8>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a7e      	ldr	r2, [pc, #504]	; (8002e3c <HAL_RCC_OscConfig+0x4c8>)
 8002c44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c4a:	f7fe ff75 	bl	8001b38 <HAL_GetTick>
 8002c4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c50:	e008      	b.n	8002c64 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c52:	f7fe ff71 	bl	8001b38 <HAL_GetTick>
 8002c56:	4602      	mov	r2, r0
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	1ad3      	subs	r3, r2, r3
 8002c5c:	2b64      	cmp	r3, #100	; 0x64
 8002c5e:	d901      	bls.n	8002c64 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002c60:	2303      	movs	r3, #3
 8002c62:	e103      	b.n	8002e6c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c64:	4b75      	ldr	r3, [pc, #468]	; (8002e3c <HAL_RCC_OscConfig+0x4c8>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d0f0      	beq.n	8002c52 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d106      	bne.n	8002c86 <HAL_RCC_OscConfig+0x312>
 8002c78:	4b6f      	ldr	r3, [pc, #444]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002c7a:	6a1b      	ldr	r3, [r3, #32]
 8002c7c:	4a6e      	ldr	r2, [pc, #440]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002c7e:	f043 0301 	orr.w	r3, r3, #1
 8002c82:	6213      	str	r3, [r2, #32]
 8002c84:	e02d      	b.n	8002ce2 <HAL_RCC_OscConfig+0x36e>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d10c      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x334>
 8002c8e:	4b6a      	ldr	r3, [pc, #424]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002c90:	6a1b      	ldr	r3, [r3, #32]
 8002c92:	4a69      	ldr	r2, [pc, #420]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002c94:	f023 0301 	bic.w	r3, r3, #1
 8002c98:	6213      	str	r3, [r2, #32]
 8002c9a:	4b67      	ldr	r3, [pc, #412]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002c9c:	6a1b      	ldr	r3, [r3, #32]
 8002c9e:	4a66      	ldr	r2, [pc, #408]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002ca0:	f023 0304 	bic.w	r3, r3, #4
 8002ca4:	6213      	str	r3, [r2, #32]
 8002ca6:	e01c      	b.n	8002ce2 <HAL_RCC_OscConfig+0x36e>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	2b05      	cmp	r3, #5
 8002cae:	d10c      	bne.n	8002cca <HAL_RCC_OscConfig+0x356>
 8002cb0:	4b61      	ldr	r3, [pc, #388]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002cb2:	6a1b      	ldr	r3, [r3, #32]
 8002cb4:	4a60      	ldr	r2, [pc, #384]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002cb6:	f043 0304 	orr.w	r3, r3, #4
 8002cba:	6213      	str	r3, [r2, #32]
 8002cbc:	4b5e      	ldr	r3, [pc, #376]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002cbe:	6a1b      	ldr	r3, [r3, #32]
 8002cc0:	4a5d      	ldr	r2, [pc, #372]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002cc2:	f043 0301 	orr.w	r3, r3, #1
 8002cc6:	6213      	str	r3, [r2, #32]
 8002cc8:	e00b      	b.n	8002ce2 <HAL_RCC_OscConfig+0x36e>
 8002cca:	4b5b      	ldr	r3, [pc, #364]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002ccc:	6a1b      	ldr	r3, [r3, #32]
 8002cce:	4a5a      	ldr	r2, [pc, #360]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002cd0:	f023 0301 	bic.w	r3, r3, #1
 8002cd4:	6213      	str	r3, [r2, #32]
 8002cd6:	4b58      	ldr	r3, [pc, #352]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002cd8:	6a1b      	ldr	r3, [r3, #32]
 8002cda:	4a57      	ldr	r2, [pc, #348]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002cdc:	f023 0304 	bic.w	r3, r3, #4
 8002ce0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	68db      	ldr	r3, [r3, #12]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d015      	beq.n	8002d16 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cea:	f7fe ff25 	bl	8001b38 <HAL_GetTick>
 8002cee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cf0:	e00a      	b.n	8002d08 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cf2:	f7fe ff21 	bl	8001b38 <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d901      	bls.n	8002d08 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e0b1      	b.n	8002e6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d08:	4b4b      	ldr	r3, [pc, #300]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002d0a:	6a1b      	ldr	r3, [r3, #32]
 8002d0c:	f003 0302 	and.w	r3, r3, #2
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d0ee      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x37e>
 8002d14:	e014      	b.n	8002d40 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d16:	f7fe ff0f 	bl	8001b38 <HAL_GetTick>
 8002d1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d1c:	e00a      	b.n	8002d34 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d1e:	f7fe ff0b 	bl	8001b38 <HAL_GetTick>
 8002d22:	4602      	mov	r2, r0
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	1ad3      	subs	r3, r2, r3
 8002d28:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d901      	bls.n	8002d34 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002d30:	2303      	movs	r3, #3
 8002d32:	e09b      	b.n	8002e6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d34:	4b40      	ldr	r3, [pc, #256]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002d36:	6a1b      	ldr	r3, [r3, #32]
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d1ee      	bne.n	8002d1e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d40:	7dfb      	ldrb	r3, [r7, #23]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d105      	bne.n	8002d52 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d46:	4b3c      	ldr	r3, [pc, #240]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002d48:	69db      	ldr	r3, [r3, #28]
 8002d4a:	4a3b      	ldr	r2, [pc, #236]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002d4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d50:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	69db      	ldr	r3, [r3, #28]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	f000 8087 	beq.w	8002e6a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d5c:	4b36      	ldr	r3, [pc, #216]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f003 030c 	and.w	r3, r3, #12
 8002d64:	2b08      	cmp	r3, #8
 8002d66:	d061      	beq.n	8002e2c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	69db      	ldr	r3, [r3, #28]
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d146      	bne.n	8002dfe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d70:	4b33      	ldr	r3, [pc, #204]	; (8002e40 <HAL_RCC_OscConfig+0x4cc>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d76:	f7fe fedf 	bl	8001b38 <HAL_GetTick>
 8002d7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d7c:	e008      	b.n	8002d90 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d7e:	f7fe fedb 	bl	8001b38 <HAL_GetTick>
 8002d82:	4602      	mov	r2, r0
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	2b02      	cmp	r3, #2
 8002d8a:	d901      	bls.n	8002d90 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	e06d      	b.n	8002e6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d90:	4b29      	ldr	r3, [pc, #164]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d1f0      	bne.n	8002d7e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a1b      	ldr	r3, [r3, #32]
 8002da0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002da4:	d108      	bne.n	8002db8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002da6:	4b24      	ldr	r3, [pc, #144]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	4921      	ldr	r1, [pc, #132]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002db4:	4313      	orrs	r3, r2
 8002db6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002db8:	4b1f      	ldr	r3, [pc, #124]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a19      	ldr	r1, [r3, #32]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc8:	430b      	orrs	r3, r1
 8002dca:	491b      	ldr	r1, [pc, #108]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dd0:	4b1b      	ldr	r3, [pc, #108]	; (8002e40 <HAL_RCC_OscConfig+0x4cc>)
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dd6:	f7fe feaf 	bl	8001b38 <HAL_GetTick>
 8002dda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ddc:	e008      	b.n	8002df0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dde:	f7fe feab 	bl	8001b38 <HAL_GetTick>
 8002de2:	4602      	mov	r2, r0
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	1ad3      	subs	r3, r2, r3
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d901      	bls.n	8002df0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002dec:	2303      	movs	r3, #3
 8002dee:	e03d      	b.n	8002e6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002df0:	4b11      	ldr	r3, [pc, #68]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d0f0      	beq.n	8002dde <HAL_RCC_OscConfig+0x46a>
 8002dfc:	e035      	b.n	8002e6a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dfe:	4b10      	ldr	r3, [pc, #64]	; (8002e40 <HAL_RCC_OscConfig+0x4cc>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e04:	f7fe fe98 	bl	8001b38 <HAL_GetTick>
 8002e08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e0a:	e008      	b.n	8002e1e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e0c:	f7fe fe94 	bl	8001b38 <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d901      	bls.n	8002e1e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e026      	b.n	8002e6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e1e:	4b06      	ldr	r3, [pc, #24]	; (8002e38 <HAL_RCC_OscConfig+0x4c4>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d1f0      	bne.n	8002e0c <HAL_RCC_OscConfig+0x498>
 8002e2a:	e01e      	b.n	8002e6a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	69db      	ldr	r3, [r3, #28]
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d107      	bne.n	8002e44 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e019      	b.n	8002e6c <HAL_RCC_OscConfig+0x4f8>
 8002e38:	40021000 	.word	0x40021000
 8002e3c:	40007000 	.word	0x40007000
 8002e40:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e44:	4b0b      	ldr	r3, [pc, #44]	; (8002e74 <HAL_RCC_OscConfig+0x500>)
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6a1b      	ldr	r3, [r3, #32]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d106      	bne.n	8002e66 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d001      	beq.n	8002e6a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e000      	b.n	8002e6c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3718      	adds	r7, #24
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}
 8002e74:	40021000 	.word	0x40021000

08002e78 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b084      	sub	sp, #16
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d101      	bne.n	8002e8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e0d0      	b.n	800302e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e8c:	4b6a      	ldr	r3, [pc, #424]	; (8003038 <HAL_RCC_ClockConfig+0x1c0>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0307 	and.w	r3, r3, #7
 8002e94:	683a      	ldr	r2, [r7, #0]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d910      	bls.n	8002ebc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e9a:	4b67      	ldr	r3, [pc, #412]	; (8003038 <HAL_RCC_ClockConfig+0x1c0>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f023 0207 	bic.w	r2, r3, #7
 8002ea2:	4965      	ldr	r1, [pc, #404]	; (8003038 <HAL_RCC_ClockConfig+0x1c0>)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eaa:	4b63      	ldr	r3, [pc, #396]	; (8003038 <HAL_RCC_ClockConfig+0x1c0>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 0307 	and.w	r3, r3, #7
 8002eb2:	683a      	ldr	r2, [r7, #0]
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d001      	beq.n	8002ebc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e0b8      	b.n	800302e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 0302 	and.w	r3, r3, #2
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d020      	beq.n	8002f0a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f003 0304 	and.w	r3, r3, #4
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d005      	beq.n	8002ee0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ed4:	4b59      	ldr	r3, [pc, #356]	; (800303c <HAL_RCC_ClockConfig+0x1c4>)
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	4a58      	ldr	r2, [pc, #352]	; (800303c <HAL_RCC_ClockConfig+0x1c4>)
 8002eda:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002ede:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0308 	and.w	r3, r3, #8
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d005      	beq.n	8002ef8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002eec:	4b53      	ldr	r3, [pc, #332]	; (800303c <HAL_RCC_ClockConfig+0x1c4>)
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	4a52      	ldr	r2, [pc, #328]	; (800303c <HAL_RCC_ClockConfig+0x1c4>)
 8002ef2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002ef6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ef8:	4b50      	ldr	r3, [pc, #320]	; (800303c <HAL_RCC_ClockConfig+0x1c4>)
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	494d      	ldr	r1, [pc, #308]	; (800303c <HAL_RCC_ClockConfig+0x1c4>)
 8002f06:	4313      	orrs	r3, r2
 8002f08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0301 	and.w	r3, r3, #1
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d040      	beq.n	8002f98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d107      	bne.n	8002f2e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f1e:	4b47      	ldr	r3, [pc, #284]	; (800303c <HAL_RCC_ClockConfig+0x1c4>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d115      	bne.n	8002f56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e07f      	b.n	800302e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d107      	bne.n	8002f46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f36:	4b41      	ldr	r3, [pc, #260]	; (800303c <HAL_RCC_ClockConfig+0x1c4>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d109      	bne.n	8002f56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e073      	b.n	800302e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f46:	4b3d      	ldr	r3, [pc, #244]	; (800303c <HAL_RCC_ClockConfig+0x1c4>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d101      	bne.n	8002f56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e06b      	b.n	800302e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f56:	4b39      	ldr	r3, [pc, #228]	; (800303c <HAL_RCC_ClockConfig+0x1c4>)
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f023 0203 	bic.w	r2, r3, #3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	4936      	ldr	r1, [pc, #216]	; (800303c <HAL_RCC_ClockConfig+0x1c4>)
 8002f64:	4313      	orrs	r3, r2
 8002f66:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f68:	f7fe fde6 	bl	8001b38 <HAL_GetTick>
 8002f6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f6e:	e00a      	b.n	8002f86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f70:	f7fe fde2 	bl	8001b38 <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e053      	b.n	800302e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f86:	4b2d      	ldr	r3, [pc, #180]	; (800303c <HAL_RCC_ClockConfig+0x1c4>)
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f003 020c 	and.w	r2, r3, #12
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d1eb      	bne.n	8002f70 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f98:	4b27      	ldr	r3, [pc, #156]	; (8003038 <HAL_RCC_ClockConfig+0x1c0>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0307 	and.w	r3, r3, #7
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d210      	bcs.n	8002fc8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fa6:	4b24      	ldr	r3, [pc, #144]	; (8003038 <HAL_RCC_ClockConfig+0x1c0>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f023 0207 	bic.w	r2, r3, #7
 8002fae:	4922      	ldr	r1, [pc, #136]	; (8003038 <HAL_RCC_ClockConfig+0x1c0>)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fb6:	4b20      	ldr	r3, [pc, #128]	; (8003038 <HAL_RCC_ClockConfig+0x1c0>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0307 	and.w	r3, r3, #7
 8002fbe:	683a      	ldr	r2, [r7, #0]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d001      	beq.n	8002fc8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e032      	b.n	800302e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0304 	and.w	r3, r3, #4
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d008      	beq.n	8002fe6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fd4:	4b19      	ldr	r3, [pc, #100]	; (800303c <HAL_RCC_ClockConfig+0x1c4>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	4916      	ldr	r1, [pc, #88]	; (800303c <HAL_RCC_ClockConfig+0x1c4>)
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0308 	and.w	r3, r3, #8
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d009      	beq.n	8003006 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ff2:	4b12      	ldr	r3, [pc, #72]	; (800303c <HAL_RCC_ClockConfig+0x1c4>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	691b      	ldr	r3, [r3, #16]
 8002ffe:	00db      	lsls	r3, r3, #3
 8003000:	490e      	ldr	r1, [pc, #56]	; (800303c <HAL_RCC_ClockConfig+0x1c4>)
 8003002:	4313      	orrs	r3, r2
 8003004:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003006:	f000 f821 	bl	800304c <HAL_RCC_GetSysClockFreq>
 800300a:	4602      	mov	r2, r0
 800300c:	4b0b      	ldr	r3, [pc, #44]	; (800303c <HAL_RCC_ClockConfig+0x1c4>)
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	091b      	lsrs	r3, r3, #4
 8003012:	f003 030f 	and.w	r3, r3, #15
 8003016:	490a      	ldr	r1, [pc, #40]	; (8003040 <HAL_RCC_ClockConfig+0x1c8>)
 8003018:	5ccb      	ldrb	r3, [r1, r3]
 800301a:	fa22 f303 	lsr.w	r3, r2, r3
 800301e:	4a09      	ldr	r2, [pc, #36]	; (8003044 <HAL_RCC_ClockConfig+0x1cc>)
 8003020:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003022:	4b09      	ldr	r3, [pc, #36]	; (8003048 <HAL_RCC_ClockConfig+0x1d0>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4618      	mov	r0, r3
 8003028:	f7fe fd44 	bl	8001ab4 <HAL_InitTick>

  return HAL_OK;
 800302c:	2300      	movs	r3, #0
}
 800302e:	4618      	mov	r0, r3
 8003030:	3710      	adds	r7, #16
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	40022000 	.word	0x40022000
 800303c:	40021000 	.word	0x40021000
 8003040:	08006aa4 	.word	0x08006aa4
 8003044:	20000000 	.word	0x20000000
 8003048:	20000014 	.word	0x20000014

0800304c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800304c:	b490      	push	{r4, r7}
 800304e:	b08a      	sub	sp, #40	; 0x28
 8003050:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003052:	4b29      	ldr	r3, [pc, #164]	; (80030f8 <HAL_RCC_GetSysClockFreq+0xac>)
 8003054:	1d3c      	adds	r4, r7, #4
 8003056:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003058:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800305c:	f240 2301 	movw	r3, #513	; 0x201
 8003060:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003062:	2300      	movs	r3, #0
 8003064:	61fb      	str	r3, [r7, #28]
 8003066:	2300      	movs	r3, #0
 8003068:	61bb      	str	r3, [r7, #24]
 800306a:	2300      	movs	r3, #0
 800306c:	627b      	str	r3, [r7, #36]	; 0x24
 800306e:	2300      	movs	r3, #0
 8003070:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003072:	2300      	movs	r3, #0
 8003074:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003076:	4b21      	ldr	r3, [pc, #132]	; (80030fc <HAL_RCC_GetSysClockFreq+0xb0>)
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	f003 030c 	and.w	r3, r3, #12
 8003082:	2b04      	cmp	r3, #4
 8003084:	d002      	beq.n	800308c <HAL_RCC_GetSysClockFreq+0x40>
 8003086:	2b08      	cmp	r3, #8
 8003088:	d003      	beq.n	8003092 <HAL_RCC_GetSysClockFreq+0x46>
 800308a:	e02b      	b.n	80030e4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800308c:	4b1c      	ldr	r3, [pc, #112]	; (8003100 <HAL_RCC_GetSysClockFreq+0xb4>)
 800308e:	623b      	str	r3, [r7, #32]
      break;
 8003090:	e02b      	b.n	80030ea <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	0c9b      	lsrs	r3, r3, #18
 8003096:	f003 030f 	and.w	r3, r3, #15
 800309a:	3328      	adds	r3, #40	; 0x28
 800309c:	443b      	add	r3, r7
 800309e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80030a2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d012      	beq.n	80030d4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80030ae:	4b13      	ldr	r3, [pc, #76]	; (80030fc <HAL_RCC_GetSysClockFreq+0xb0>)
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	0c5b      	lsrs	r3, r3, #17
 80030b4:	f003 0301 	and.w	r3, r3, #1
 80030b8:	3328      	adds	r3, #40	; 0x28
 80030ba:	443b      	add	r3, r7
 80030bc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80030c0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	4a0e      	ldr	r2, [pc, #56]	; (8003100 <HAL_RCC_GetSysClockFreq+0xb4>)
 80030c6:	fb03 f202 	mul.w	r2, r3, r2
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80030d0:	627b      	str	r3, [r7, #36]	; 0x24
 80030d2:	e004      	b.n	80030de <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	4a0b      	ldr	r2, [pc, #44]	; (8003104 <HAL_RCC_GetSysClockFreq+0xb8>)
 80030d8:	fb02 f303 	mul.w	r3, r2, r3
 80030dc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80030de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e0:	623b      	str	r3, [r7, #32]
      break;
 80030e2:	e002      	b.n	80030ea <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80030e4:	4b06      	ldr	r3, [pc, #24]	; (8003100 <HAL_RCC_GetSysClockFreq+0xb4>)
 80030e6:	623b      	str	r3, [r7, #32]
      break;
 80030e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030ea:	6a3b      	ldr	r3, [r7, #32]
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3728      	adds	r7, #40	; 0x28
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bc90      	pop	{r4, r7}
 80030f4:	4770      	bx	lr
 80030f6:	bf00      	nop
 80030f8:	08006a84 	.word	0x08006a84
 80030fc:	40021000 	.word	0x40021000
 8003100:	007a1200 	.word	0x007a1200
 8003104:	003d0900 	.word	0x003d0900

08003108 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003108:	b480      	push	{r7}
 800310a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800310c:	4b02      	ldr	r3, [pc, #8]	; (8003118 <HAL_RCC_GetHCLKFreq+0x10>)
 800310e:	681b      	ldr	r3, [r3, #0]
}
 8003110:	4618      	mov	r0, r3
 8003112:	46bd      	mov	sp, r7
 8003114:	bc80      	pop	{r7}
 8003116:	4770      	bx	lr
 8003118:	20000000 	.word	0x20000000

0800311c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003120:	f7ff fff2 	bl	8003108 <HAL_RCC_GetHCLKFreq>
 8003124:	4602      	mov	r2, r0
 8003126:	4b05      	ldr	r3, [pc, #20]	; (800313c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	0a1b      	lsrs	r3, r3, #8
 800312c:	f003 0307 	and.w	r3, r3, #7
 8003130:	4903      	ldr	r1, [pc, #12]	; (8003140 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003132:	5ccb      	ldrb	r3, [r1, r3]
 8003134:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003138:	4618      	mov	r0, r3
 800313a:	bd80      	pop	{r7, pc}
 800313c:	40021000 	.word	0x40021000
 8003140:	08006ab4 	.word	0x08006ab4

08003144 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003148:	f7ff ffde 	bl	8003108 <HAL_RCC_GetHCLKFreq>
 800314c:	4602      	mov	r2, r0
 800314e:	4b05      	ldr	r3, [pc, #20]	; (8003164 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	0adb      	lsrs	r3, r3, #11
 8003154:	f003 0307 	and.w	r3, r3, #7
 8003158:	4903      	ldr	r1, [pc, #12]	; (8003168 <HAL_RCC_GetPCLK2Freq+0x24>)
 800315a:	5ccb      	ldrb	r3, [r1, r3]
 800315c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003160:	4618      	mov	r0, r3
 8003162:	bd80      	pop	{r7, pc}
 8003164:	40021000 	.word	0x40021000
 8003168:	08006ab4 	.word	0x08006ab4

0800316c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800316c:	b480      	push	{r7}
 800316e:	b085      	sub	sp, #20
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003174:	4b0a      	ldr	r3, [pc, #40]	; (80031a0 <RCC_Delay+0x34>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a0a      	ldr	r2, [pc, #40]	; (80031a4 <RCC_Delay+0x38>)
 800317a:	fba2 2303 	umull	r2, r3, r2, r3
 800317e:	0a5b      	lsrs	r3, r3, #9
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	fb02 f303 	mul.w	r3, r2, r3
 8003186:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003188:	bf00      	nop
  }
  while (Delay --);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	1e5a      	subs	r2, r3, #1
 800318e:	60fa      	str	r2, [r7, #12]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d1f9      	bne.n	8003188 <RCC_Delay+0x1c>
}
 8003194:	bf00      	nop
 8003196:	bf00      	nop
 8003198:	3714      	adds	r7, #20
 800319a:	46bd      	mov	sp, r7
 800319c:	bc80      	pop	{r7}
 800319e:	4770      	bx	lr
 80031a0:	20000000 	.word	0x20000000
 80031a4:	10624dd3 	.word	0x10624dd3

080031a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b086      	sub	sp, #24
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80031b0:	2300      	movs	r3, #0
 80031b2:	613b      	str	r3, [r7, #16]
 80031b4:	2300      	movs	r3, #0
 80031b6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0301 	and.w	r3, r3, #1
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d07d      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80031c4:	2300      	movs	r3, #0
 80031c6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031c8:	4b4f      	ldr	r3, [pc, #316]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031ca:	69db      	ldr	r3, [r3, #28]
 80031cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d10d      	bne.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031d4:	4b4c      	ldr	r3, [pc, #304]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031d6:	69db      	ldr	r3, [r3, #28]
 80031d8:	4a4b      	ldr	r2, [pc, #300]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031de:	61d3      	str	r3, [r2, #28]
 80031e0:	4b49      	ldr	r3, [pc, #292]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031e2:	69db      	ldr	r3, [r3, #28]
 80031e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031e8:	60bb      	str	r3, [r7, #8]
 80031ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031ec:	2301      	movs	r3, #1
 80031ee:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031f0:	4b46      	ldr	r3, [pc, #280]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d118      	bne.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031fc:	4b43      	ldr	r3, [pc, #268]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a42      	ldr	r2, [pc, #264]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003202:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003206:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003208:	f7fe fc96 	bl	8001b38 <HAL_GetTick>
 800320c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800320e:	e008      	b.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003210:	f7fe fc92 	bl	8001b38 <HAL_GetTick>
 8003214:	4602      	mov	r2, r0
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	2b64      	cmp	r3, #100	; 0x64
 800321c:	d901      	bls.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	e06d      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003222:	4b3a      	ldr	r3, [pc, #232]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800322a:	2b00      	cmp	r3, #0
 800322c:	d0f0      	beq.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800322e:	4b36      	ldr	r3, [pc, #216]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003230:	6a1b      	ldr	r3, [r3, #32]
 8003232:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003236:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d02e      	beq.n	800329c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003246:	68fa      	ldr	r2, [r7, #12]
 8003248:	429a      	cmp	r2, r3
 800324a:	d027      	beq.n	800329c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800324c:	4b2e      	ldr	r3, [pc, #184]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800324e:	6a1b      	ldr	r3, [r3, #32]
 8003250:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003254:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003256:	4b2e      	ldr	r3, [pc, #184]	; (8003310 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003258:	2201      	movs	r2, #1
 800325a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800325c:	4b2c      	ldr	r3, [pc, #176]	; (8003310 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800325e:	2200      	movs	r2, #0
 8003260:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003262:	4a29      	ldr	r2, [pc, #164]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f003 0301 	and.w	r3, r3, #1
 800326e:	2b00      	cmp	r3, #0
 8003270:	d014      	beq.n	800329c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003272:	f7fe fc61 	bl	8001b38 <HAL_GetTick>
 8003276:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003278:	e00a      	b.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800327a:	f7fe fc5d 	bl	8001b38 <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	f241 3288 	movw	r2, #5000	; 0x1388
 8003288:	4293      	cmp	r3, r2
 800328a:	d901      	bls.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800328c:	2303      	movs	r3, #3
 800328e:	e036      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003290:	4b1d      	ldr	r3, [pc, #116]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003292:	6a1b      	ldr	r3, [r3, #32]
 8003294:	f003 0302 	and.w	r3, r3, #2
 8003298:	2b00      	cmp	r3, #0
 800329a:	d0ee      	beq.n	800327a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800329c:	4b1a      	ldr	r3, [pc, #104]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800329e:	6a1b      	ldr	r3, [r3, #32]
 80032a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	4917      	ldr	r1, [pc, #92]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032ae:	7dfb      	ldrb	r3, [r7, #23]
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d105      	bne.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032b4:	4b14      	ldr	r3, [pc, #80]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032b6:	69db      	ldr	r3, [r3, #28]
 80032b8:	4a13      	ldr	r2, [pc, #76]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032be:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0302 	and.w	r3, r3, #2
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d008      	beq.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80032cc:	4b0e      	ldr	r3, [pc, #56]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	490b      	ldr	r1, [pc, #44]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032da:	4313      	orrs	r3, r2
 80032dc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0310 	and.w	r3, r3, #16
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d008      	beq.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032ea:	4b07      	ldr	r3, [pc, #28]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	4904      	ldr	r1, [pc, #16]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3718      	adds	r7, #24
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	40021000 	.word	0x40021000
 800330c:	40007000 	.word	0x40007000
 8003310:	42420440 	.word	0x42420440

08003314 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003314:	b590      	push	{r4, r7, lr}
 8003316:	b08d      	sub	sp, #52	; 0x34
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800331c:	4b58      	ldr	r3, [pc, #352]	; (8003480 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 800331e:	f107 040c 	add.w	r4, r7, #12
 8003322:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003324:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003328:	f240 2301 	movw	r3, #513	; 0x201
 800332c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800332e:	2300      	movs	r3, #0
 8003330:	627b      	str	r3, [r7, #36]	; 0x24
 8003332:	2300      	movs	r3, #0
 8003334:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003336:	2300      	movs	r3, #0
 8003338:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800333a:	2300      	movs	r3, #0
 800333c:	61fb      	str	r3, [r7, #28]
 800333e:	2300      	movs	r3, #0
 8003340:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2b10      	cmp	r3, #16
 8003346:	d00a      	beq.n	800335e <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2b10      	cmp	r3, #16
 800334c:	f200 808e 	bhi.w	800346c <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2b01      	cmp	r3, #1
 8003354:	d049      	beq.n	80033ea <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2b02      	cmp	r3, #2
 800335a:	d079      	beq.n	8003450 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800335c:	e086      	b.n	800346c <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 800335e:	4b49      	ldr	r3, [pc, #292]	; (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003364:	4b47      	ldr	r3, [pc, #284]	; (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d07f      	beq.n	8003470 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	0c9b      	lsrs	r3, r3, #18
 8003374:	f003 030f 	and.w	r3, r3, #15
 8003378:	3330      	adds	r3, #48	; 0x30
 800337a:	443b      	add	r3, r7
 800337c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003380:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d017      	beq.n	80033bc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800338c:	4b3d      	ldr	r3, [pc, #244]	; (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	0c5b      	lsrs	r3, r3, #17
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	3330      	adds	r3, #48	; 0x30
 8003398:	443b      	add	r3, r7
 800339a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800339e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d00d      	beq.n	80033c6 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80033aa:	4a37      	ldr	r2, [pc, #220]	; (8003488 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80033ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ae:	fbb2 f2f3 	udiv	r2, r2, r3
 80033b2:	6a3b      	ldr	r3, [r7, #32]
 80033b4:	fb02 f303 	mul.w	r3, r2, r3
 80033b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80033ba:	e004      	b.n	80033c6 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80033bc:	6a3b      	ldr	r3, [r7, #32]
 80033be:	4a33      	ldr	r2, [pc, #204]	; (800348c <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80033c0:	fb02 f303 	mul.w	r3, r2, r3
 80033c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80033c6:	4b2f      	ldr	r3, [pc, #188]	; (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033d2:	d102      	bne.n	80033da <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 80033d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033d6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80033d8:	e04a      	b.n	8003470 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 80033da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033dc:	005b      	lsls	r3, r3, #1
 80033de:	4a2c      	ldr	r2, [pc, #176]	; (8003490 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80033e0:	fba2 2303 	umull	r2, r3, r2, r3
 80033e4:	085b      	lsrs	r3, r3, #1
 80033e6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80033e8:	e042      	b.n	8003470 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 80033ea:	4b26      	ldr	r3, [pc, #152]	; (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80033ec:	6a1b      	ldr	r3, [r3, #32]
 80033ee:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80033f0:	69fb      	ldr	r3, [r7, #28]
 80033f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033fa:	d108      	bne.n	800340e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	f003 0302 	and.w	r3, r3, #2
 8003402:	2b00      	cmp	r3, #0
 8003404:	d003      	beq.n	800340e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8003406:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800340a:	62bb      	str	r3, [r7, #40]	; 0x28
 800340c:	e01f      	b.n	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003414:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003418:	d109      	bne.n	800342e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 800341a:	4b1a      	ldr	r3, [pc, #104]	; (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800341c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341e:	f003 0302 	and.w	r3, r3, #2
 8003422:	2b00      	cmp	r3, #0
 8003424:	d003      	beq.n	800342e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8003426:	f649 4340 	movw	r3, #40000	; 0x9c40
 800342a:	62bb      	str	r3, [r7, #40]	; 0x28
 800342c:	e00f      	b.n	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003434:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003438:	d11c      	bne.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800343a:	4b12      	ldr	r3, [pc, #72]	; (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003442:	2b00      	cmp	r3, #0
 8003444:	d016      	beq.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8003446:	f24f 4324 	movw	r3, #62500	; 0xf424
 800344a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800344c:	e012      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800344e:	e011      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003450:	f7ff fe78 	bl	8003144 <HAL_RCC_GetPCLK2Freq>
 8003454:	4602      	mov	r2, r0
 8003456:	4b0b      	ldr	r3, [pc, #44]	; (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	0b9b      	lsrs	r3, r3, #14
 800345c:	f003 0303 	and.w	r3, r3, #3
 8003460:	3301      	adds	r3, #1
 8003462:	005b      	lsls	r3, r3, #1
 8003464:	fbb2 f3f3 	udiv	r3, r2, r3
 8003468:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800346a:	e004      	b.n	8003476 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 800346c:	bf00      	nop
 800346e:	e002      	b.n	8003476 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8003470:	bf00      	nop
 8003472:	e000      	b.n	8003476 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8003474:	bf00      	nop
    }
  }
  return (frequency);
 8003476:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003478:	4618      	mov	r0, r3
 800347a:	3734      	adds	r7, #52	; 0x34
 800347c:	46bd      	mov	sp, r7
 800347e:	bd90      	pop	{r4, r7, pc}
 8003480:	08006a94 	.word	0x08006a94
 8003484:	40021000 	.word	0x40021000
 8003488:	007a1200 	.word	0x007a1200
 800348c:	003d0900 	.word	0x003d0900
 8003490:	aaaaaaab 	.word	0xaaaaaaab

08003494 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b082      	sub	sp, #8
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d101      	bne.n	80034a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e041      	b.n	800352a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d106      	bne.n	80034c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f7fe f82e 	bl	800151c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2202      	movs	r2, #2
 80034c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	3304      	adds	r3, #4
 80034d0:	4619      	mov	r1, r3
 80034d2:	4610      	mov	r0, r2
 80034d4:	f000 f93c 	bl	8003750 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2201      	movs	r2, #1
 80034dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2201      	movs	r2, #1
 80034ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2201      	movs	r2, #1
 80034fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2201      	movs	r2, #1
 800351c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003528:	2300      	movs	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	3708      	adds	r7, #8
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
	...

08003534 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003534:	b480      	push	{r7}
 8003536:	b085      	sub	sp, #20
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003542:	b2db      	uxtb	r3, r3
 8003544:	2b01      	cmp	r3, #1
 8003546:	d001      	beq.n	800354c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e032      	b.n	80035b2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2202      	movs	r2, #2
 8003550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a18      	ldr	r2, [pc, #96]	; (80035bc <HAL_TIM_Base_Start+0x88>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d00e      	beq.n	800357c <HAL_TIM_Base_Start+0x48>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003566:	d009      	beq.n	800357c <HAL_TIM_Base_Start+0x48>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a14      	ldr	r2, [pc, #80]	; (80035c0 <HAL_TIM_Base_Start+0x8c>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d004      	beq.n	800357c <HAL_TIM_Base_Start+0x48>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a13      	ldr	r2, [pc, #76]	; (80035c4 <HAL_TIM_Base_Start+0x90>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d111      	bne.n	80035a0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f003 0307 	and.w	r3, r3, #7
 8003586:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2b06      	cmp	r3, #6
 800358c:	d010      	beq.n	80035b0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f042 0201 	orr.w	r2, r2, #1
 800359c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800359e:	e007      	b.n	80035b0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f042 0201 	orr.w	r2, r2, #1
 80035ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3714      	adds	r7, #20
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bc80      	pop	{r7}
 80035ba:	4770      	bx	lr
 80035bc:	40012c00 	.word	0x40012c00
 80035c0:	40000400 	.word	0x40000400
 80035c4:	40000800 	.word	0x40000800

080035c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d101      	bne.n	80035e0 <HAL_TIM_ConfigClockSource+0x18>
 80035dc:	2302      	movs	r3, #2
 80035de:	e0b3      	b.n	8003748 <HAL_TIM_ConfigClockSource+0x180>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2202      	movs	r2, #2
 80035ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80035fe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003606:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	68fa      	ldr	r2, [r7, #12]
 800360e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003618:	d03e      	beq.n	8003698 <HAL_TIM_ConfigClockSource+0xd0>
 800361a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800361e:	f200 8087 	bhi.w	8003730 <HAL_TIM_ConfigClockSource+0x168>
 8003622:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003626:	f000 8085 	beq.w	8003734 <HAL_TIM_ConfigClockSource+0x16c>
 800362a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800362e:	d87f      	bhi.n	8003730 <HAL_TIM_ConfigClockSource+0x168>
 8003630:	2b70      	cmp	r3, #112	; 0x70
 8003632:	d01a      	beq.n	800366a <HAL_TIM_ConfigClockSource+0xa2>
 8003634:	2b70      	cmp	r3, #112	; 0x70
 8003636:	d87b      	bhi.n	8003730 <HAL_TIM_ConfigClockSource+0x168>
 8003638:	2b60      	cmp	r3, #96	; 0x60
 800363a:	d050      	beq.n	80036de <HAL_TIM_ConfigClockSource+0x116>
 800363c:	2b60      	cmp	r3, #96	; 0x60
 800363e:	d877      	bhi.n	8003730 <HAL_TIM_ConfigClockSource+0x168>
 8003640:	2b50      	cmp	r3, #80	; 0x50
 8003642:	d03c      	beq.n	80036be <HAL_TIM_ConfigClockSource+0xf6>
 8003644:	2b50      	cmp	r3, #80	; 0x50
 8003646:	d873      	bhi.n	8003730 <HAL_TIM_ConfigClockSource+0x168>
 8003648:	2b40      	cmp	r3, #64	; 0x40
 800364a:	d058      	beq.n	80036fe <HAL_TIM_ConfigClockSource+0x136>
 800364c:	2b40      	cmp	r3, #64	; 0x40
 800364e:	d86f      	bhi.n	8003730 <HAL_TIM_ConfigClockSource+0x168>
 8003650:	2b30      	cmp	r3, #48	; 0x30
 8003652:	d064      	beq.n	800371e <HAL_TIM_ConfigClockSource+0x156>
 8003654:	2b30      	cmp	r3, #48	; 0x30
 8003656:	d86b      	bhi.n	8003730 <HAL_TIM_ConfigClockSource+0x168>
 8003658:	2b20      	cmp	r3, #32
 800365a:	d060      	beq.n	800371e <HAL_TIM_ConfigClockSource+0x156>
 800365c:	2b20      	cmp	r3, #32
 800365e:	d867      	bhi.n	8003730 <HAL_TIM_ConfigClockSource+0x168>
 8003660:	2b00      	cmp	r3, #0
 8003662:	d05c      	beq.n	800371e <HAL_TIM_ConfigClockSource+0x156>
 8003664:	2b10      	cmp	r3, #16
 8003666:	d05a      	beq.n	800371e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003668:	e062      	b.n	8003730 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6818      	ldr	r0, [r3, #0]
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	6899      	ldr	r1, [r3, #8]
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685a      	ldr	r2, [r3, #4]
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	f000 f942 	bl	8003902 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800368c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	68fa      	ldr	r2, [r7, #12]
 8003694:	609a      	str	r2, [r3, #8]
      break;
 8003696:	e04e      	b.n	8003736 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6818      	ldr	r0, [r3, #0]
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	6899      	ldr	r1, [r3, #8]
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	685a      	ldr	r2, [r3, #4]
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	f000 f92b 	bl	8003902 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	689a      	ldr	r2, [r3, #8]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80036ba:	609a      	str	r2, [r3, #8]
      break;
 80036bc:	e03b      	b.n	8003736 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6818      	ldr	r0, [r3, #0]
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	6859      	ldr	r1, [r3, #4]
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	461a      	mov	r2, r3
 80036cc:	f000 f8a2 	bl	8003814 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2150      	movs	r1, #80	; 0x50
 80036d6:	4618      	mov	r0, r3
 80036d8:	f000 f8f9 	bl	80038ce <TIM_ITRx_SetConfig>
      break;
 80036dc:	e02b      	b.n	8003736 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6818      	ldr	r0, [r3, #0]
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	6859      	ldr	r1, [r3, #4]
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	68db      	ldr	r3, [r3, #12]
 80036ea:	461a      	mov	r2, r3
 80036ec:	f000 f8c0 	bl	8003870 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2160      	movs	r1, #96	; 0x60
 80036f6:	4618      	mov	r0, r3
 80036f8:	f000 f8e9 	bl	80038ce <TIM_ITRx_SetConfig>
      break;
 80036fc:	e01b      	b.n	8003736 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6818      	ldr	r0, [r3, #0]
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	6859      	ldr	r1, [r3, #4]
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	461a      	mov	r2, r3
 800370c:	f000 f882 	bl	8003814 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2140      	movs	r1, #64	; 0x40
 8003716:	4618      	mov	r0, r3
 8003718:	f000 f8d9 	bl	80038ce <TIM_ITRx_SetConfig>
      break;
 800371c:	e00b      	b.n	8003736 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4619      	mov	r1, r3
 8003728:	4610      	mov	r0, r2
 800372a:	f000 f8d0 	bl	80038ce <TIM_ITRx_SetConfig>
        break;
 800372e:	e002      	b.n	8003736 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003730:	bf00      	nop
 8003732:	e000      	b.n	8003736 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003734:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2201      	movs	r2, #1
 800373a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003746:	2300      	movs	r3, #0
}
 8003748:	4618      	mov	r0, r3
 800374a:	3710      	adds	r7, #16
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}

08003750 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	4a29      	ldr	r2, [pc, #164]	; (8003808 <TIM_Base_SetConfig+0xb8>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d00b      	beq.n	8003780 <TIM_Base_SetConfig+0x30>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800376e:	d007      	beq.n	8003780 <TIM_Base_SetConfig+0x30>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	4a26      	ldr	r2, [pc, #152]	; (800380c <TIM_Base_SetConfig+0xbc>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d003      	beq.n	8003780 <TIM_Base_SetConfig+0x30>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	4a25      	ldr	r2, [pc, #148]	; (8003810 <TIM_Base_SetConfig+0xc0>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d108      	bne.n	8003792 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003786:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	68fa      	ldr	r2, [r7, #12]
 800378e:	4313      	orrs	r3, r2
 8003790:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a1c      	ldr	r2, [pc, #112]	; (8003808 <TIM_Base_SetConfig+0xb8>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d00b      	beq.n	80037b2 <TIM_Base_SetConfig+0x62>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037a0:	d007      	beq.n	80037b2 <TIM_Base_SetConfig+0x62>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a19      	ldr	r2, [pc, #100]	; (800380c <TIM_Base_SetConfig+0xbc>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d003      	beq.n	80037b2 <TIM_Base_SetConfig+0x62>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a18      	ldr	r2, [pc, #96]	; (8003810 <TIM_Base_SetConfig+0xc0>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d108      	bne.n	80037c4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	68fa      	ldr	r2, [r7, #12]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	695b      	ldr	r3, [r3, #20]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	68fa      	ldr	r2, [r7, #12]
 80037d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	689a      	ldr	r2, [r3, #8]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a07      	ldr	r2, [pc, #28]	; (8003808 <TIM_Base_SetConfig+0xb8>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d103      	bne.n	80037f8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	691a      	ldr	r2, [r3, #16]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	615a      	str	r2, [r3, #20]
}
 80037fe:	bf00      	nop
 8003800:	3714      	adds	r7, #20
 8003802:	46bd      	mov	sp, r7
 8003804:	bc80      	pop	{r7}
 8003806:	4770      	bx	lr
 8003808:	40012c00 	.word	0x40012c00
 800380c:	40000400 	.word	0x40000400
 8003810:	40000800 	.word	0x40000800

08003814 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003814:	b480      	push	{r7}
 8003816:	b087      	sub	sp, #28
 8003818:	af00      	add	r7, sp, #0
 800381a:	60f8      	str	r0, [r7, #12]
 800381c:	60b9      	str	r1, [r7, #8]
 800381e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6a1b      	ldr	r3, [r3, #32]
 8003824:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6a1b      	ldr	r3, [r3, #32]
 800382a:	f023 0201 	bic.w	r2, r3, #1
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	699b      	ldr	r3, [r3, #24]
 8003836:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800383e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	011b      	lsls	r3, r3, #4
 8003844:	693a      	ldr	r2, [r7, #16]
 8003846:	4313      	orrs	r3, r2
 8003848:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	f023 030a 	bic.w	r3, r3, #10
 8003850:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003852:	697a      	ldr	r2, [r7, #20]
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	4313      	orrs	r3, r2
 8003858:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	693a      	ldr	r2, [r7, #16]
 800385e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	697a      	ldr	r2, [r7, #20]
 8003864:	621a      	str	r2, [r3, #32]
}
 8003866:	bf00      	nop
 8003868:	371c      	adds	r7, #28
 800386a:	46bd      	mov	sp, r7
 800386c:	bc80      	pop	{r7}
 800386e:	4770      	bx	lr

08003870 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003870:	b480      	push	{r7}
 8003872:	b087      	sub	sp, #28
 8003874:	af00      	add	r7, sp, #0
 8003876:	60f8      	str	r0, [r7, #12]
 8003878:	60b9      	str	r1, [r7, #8]
 800387a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6a1b      	ldr	r3, [r3, #32]
 8003880:	f023 0210 	bic.w	r2, r3, #16
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	699b      	ldr	r3, [r3, #24]
 800388c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6a1b      	ldr	r3, [r3, #32]
 8003892:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800389a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	031b      	lsls	r3, r3, #12
 80038a0:	697a      	ldr	r2, [r7, #20]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80038ac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	011b      	lsls	r3, r3, #4
 80038b2:	693a      	ldr	r2, [r7, #16]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	697a      	ldr	r2, [r7, #20]
 80038bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	693a      	ldr	r2, [r7, #16]
 80038c2:	621a      	str	r2, [r3, #32]
}
 80038c4:	bf00      	nop
 80038c6:	371c      	adds	r7, #28
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bc80      	pop	{r7}
 80038cc:	4770      	bx	lr

080038ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80038ce:	b480      	push	{r7}
 80038d0:	b085      	sub	sp, #20
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	6078      	str	r0, [r7, #4]
 80038d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80038e6:	683a      	ldr	r2, [r7, #0]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	f043 0307 	orr.w	r3, r3, #7
 80038f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	68fa      	ldr	r2, [r7, #12]
 80038f6:	609a      	str	r2, [r3, #8]
}
 80038f8:	bf00      	nop
 80038fa:	3714      	adds	r7, #20
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bc80      	pop	{r7}
 8003900:	4770      	bx	lr

08003902 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003902:	b480      	push	{r7}
 8003904:	b087      	sub	sp, #28
 8003906:	af00      	add	r7, sp, #0
 8003908:	60f8      	str	r0, [r7, #12]
 800390a:	60b9      	str	r1, [r7, #8]
 800390c:	607a      	str	r2, [r7, #4]
 800390e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800391c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	021a      	lsls	r2, r3, #8
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	431a      	orrs	r2, r3
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	4313      	orrs	r3, r2
 800392a:	697a      	ldr	r2, [r7, #20]
 800392c:	4313      	orrs	r3, r2
 800392e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	697a      	ldr	r2, [r7, #20]
 8003934:	609a      	str	r2, [r3, #8]
}
 8003936:	bf00      	nop
 8003938:	371c      	adds	r7, #28
 800393a:	46bd      	mov	sp, r7
 800393c:	bc80      	pop	{r7}
 800393e:	4770      	bx	lr

08003940 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003940:	b480      	push	{r7}
 8003942:	b085      	sub	sp, #20
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003950:	2b01      	cmp	r3, #1
 8003952:	d101      	bne.n	8003958 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003954:	2302      	movs	r3, #2
 8003956:	e046      	b.n	80039e6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2202      	movs	r2, #2
 8003964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800397e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68fa      	ldr	r2, [r7, #12]
 8003986:	4313      	orrs	r3, r2
 8003988:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	68fa      	ldr	r2, [r7, #12]
 8003990:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a16      	ldr	r2, [pc, #88]	; (80039f0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d00e      	beq.n	80039ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039a4:	d009      	beq.n	80039ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a12      	ldr	r2, [pc, #72]	; (80039f4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d004      	beq.n	80039ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a10      	ldr	r2, [pc, #64]	; (80039f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d10c      	bne.n	80039d4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	68ba      	ldr	r2, [r7, #8]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	68ba      	ldr	r2, [r7, #8]
 80039d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3714      	adds	r7, #20
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bc80      	pop	{r7}
 80039ee:	4770      	bx	lr
 80039f0:	40012c00 	.word	0x40012c00
 80039f4:	40000400 	.word	0x40000400
 80039f8:	40000800 	.word	0x40000800

080039fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b082      	sub	sp, #8
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d101      	bne.n	8003a0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e03f      	b.n	8003a8e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d106      	bne.n	8003a28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f7fd fd98 	bl	8001558 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2224      	movs	r2, #36	; 0x24
 8003a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	68da      	ldr	r2, [r3, #12]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a3e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f000 f829 	bl	8003a98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	691a      	ldr	r2, [r3, #16]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	695a      	ldr	r2, [r3, #20]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a64:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	68da      	ldr	r2, [r3, #12]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a74:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2220      	movs	r2, #32
 8003a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2220      	movs	r2, #32
 8003a88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003a8c:	2300      	movs	r3, #0
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3708      	adds	r7, #8
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
	...

08003a98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b084      	sub	sp, #16
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	68da      	ldr	r2, [r3, #12]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	430a      	orrs	r2, r1
 8003ab4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	689a      	ldr	r2, [r3, #8]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	691b      	ldr	r3, [r3, #16]
 8003abe:	431a      	orrs	r2, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	695b      	ldr	r3, [r3, #20]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003ad2:	f023 030c 	bic.w	r3, r3, #12
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	6812      	ldr	r2, [r2, #0]
 8003ada:	68b9      	ldr	r1, [r7, #8]
 8003adc:	430b      	orrs	r3, r1
 8003ade:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	699a      	ldr	r2, [r3, #24]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	430a      	orrs	r2, r1
 8003af4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a2c      	ldr	r2, [pc, #176]	; (8003bac <UART_SetConfig+0x114>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d103      	bne.n	8003b08 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003b00:	f7ff fb20 	bl	8003144 <HAL_RCC_GetPCLK2Freq>
 8003b04:	60f8      	str	r0, [r7, #12]
 8003b06:	e002      	b.n	8003b0e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003b08:	f7ff fb08 	bl	800311c <HAL_RCC_GetPCLK1Freq>
 8003b0c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b0e:	68fa      	ldr	r2, [r7, #12]
 8003b10:	4613      	mov	r3, r2
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	4413      	add	r3, r2
 8003b16:	009a      	lsls	r2, r3, #2
 8003b18:	441a      	add	r2, r3
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b24:	4a22      	ldr	r2, [pc, #136]	; (8003bb0 <UART_SetConfig+0x118>)
 8003b26:	fba2 2303 	umull	r2, r3, r2, r3
 8003b2a:	095b      	lsrs	r3, r3, #5
 8003b2c:	0119      	lsls	r1, r3, #4
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	4613      	mov	r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	4413      	add	r3, r2
 8003b36:	009a      	lsls	r2, r3, #2
 8003b38:	441a      	add	r2, r3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b44:	4b1a      	ldr	r3, [pc, #104]	; (8003bb0 <UART_SetConfig+0x118>)
 8003b46:	fba3 0302 	umull	r0, r3, r3, r2
 8003b4a:	095b      	lsrs	r3, r3, #5
 8003b4c:	2064      	movs	r0, #100	; 0x64
 8003b4e:	fb00 f303 	mul.w	r3, r0, r3
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	011b      	lsls	r3, r3, #4
 8003b56:	3332      	adds	r3, #50	; 0x32
 8003b58:	4a15      	ldr	r2, [pc, #84]	; (8003bb0 <UART_SetConfig+0x118>)
 8003b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b5e:	095b      	lsrs	r3, r3, #5
 8003b60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b64:	4419      	add	r1, r3
 8003b66:	68fa      	ldr	r2, [r7, #12]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	4413      	add	r3, r2
 8003b6e:	009a      	lsls	r2, r3, #2
 8003b70:	441a      	add	r2, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b7c:	4b0c      	ldr	r3, [pc, #48]	; (8003bb0 <UART_SetConfig+0x118>)
 8003b7e:	fba3 0302 	umull	r0, r3, r3, r2
 8003b82:	095b      	lsrs	r3, r3, #5
 8003b84:	2064      	movs	r0, #100	; 0x64
 8003b86:	fb00 f303 	mul.w	r3, r0, r3
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	011b      	lsls	r3, r3, #4
 8003b8e:	3332      	adds	r3, #50	; 0x32
 8003b90:	4a07      	ldr	r2, [pc, #28]	; (8003bb0 <UART_SetConfig+0x118>)
 8003b92:	fba2 2303 	umull	r2, r3, r2, r3
 8003b96:	095b      	lsrs	r3, r3, #5
 8003b98:	f003 020f 	and.w	r2, r3, #15
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	440a      	add	r2, r1
 8003ba2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003ba4:	bf00      	nop
 8003ba6:	3710      	adds	r7, #16
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	40013800 	.word	0x40013800
 8003bb0:	51eb851f 	.word	0x51eb851f

08003bb4 <__errno>:
 8003bb4:	4b01      	ldr	r3, [pc, #4]	; (8003bbc <__errno+0x8>)
 8003bb6:	6818      	ldr	r0, [r3, #0]
 8003bb8:	4770      	bx	lr
 8003bba:	bf00      	nop
 8003bbc:	2000001c 	.word	0x2000001c

08003bc0 <__libc_init_array>:
 8003bc0:	b570      	push	{r4, r5, r6, lr}
 8003bc2:	2600      	movs	r6, #0
 8003bc4:	4d0c      	ldr	r5, [pc, #48]	; (8003bf8 <__libc_init_array+0x38>)
 8003bc6:	4c0d      	ldr	r4, [pc, #52]	; (8003bfc <__libc_init_array+0x3c>)
 8003bc8:	1b64      	subs	r4, r4, r5
 8003bca:	10a4      	asrs	r4, r4, #2
 8003bcc:	42a6      	cmp	r6, r4
 8003bce:	d109      	bne.n	8003be4 <__libc_init_array+0x24>
 8003bd0:	f002 fefa 	bl	80069c8 <_init>
 8003bd4:	2600      	movs	r6, #0
 8003bd6:	4d0a      	ldr	r5, [pc, #40]	; (8003c00 <__libc_init_array+0x40>)
 8003bd8:	4c0a      	ldr	r4, [pc, #40]	; (8003c04 <__libc_init_array+0x44>)
 8003bda:	1b64      	subs	r4, r4, r5
 8003bdc:	10a4      	asrs	r4, r4, #2
 8003bde:	42a6      	cmp	r6, r4
 8003be0:	d105      	bne.n	8003bee <__libc_init_array+0x2e>
 8003be2:	bd70      	pop	{r4, r5, r6, pc}
 8003be4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003be8:	4798      	blx	r3
 8003bea:	3601      	adds	r6, #1
 8003bec:	e7ee      	b.n	8003bcc <__libc_init_array+0xc>
 8003bee:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bf2:	4798      	blx	r3
 8003bf4:	3601      	adds	r6, #1
 8003bf6:	e7f2      	b.n	8003bde <__libc_init_array+0x1e>
 8003bf8:	08006e94 	.word	0x08006e94
 8003bfc:	08006e94 	.word	0x08006e94
 8003c00:	08006e94 	.word	0x08006e94
 8003c04:	08006e98 	.word	0x08006e98

08003c08 <memset>:
 8003c08:	4603      	mov	r3, r0
 8003c0a:	4402      	add	r2, r0
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d100      	bne.n	8003c12 <memset+0xa>
 8003c10:	4770      	bx	lr
 8003c12:	f803 1b01 	strb.w	r1, [r3], #1
 8003c16:	e7f9      	b.n	8003c0c <memset+0x4>

08003c18 <__cvt>:
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c1e:	461f      	mov	r7, r3
 8003c20:	bfbb      	ittet	lt
 8003c22:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003c26:	461f      	movlt	r7, r3
 8003c28:	2300      	movge	r3, #0
 8003c2a:	232d      	movlt	r3, #45	; 0x2d
 8003c2c:	b088      	sub	sp, #32
 8003c2e:	4614      	mov	r4, r2
 8003c30:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003c32:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003c34:	7013      	strb	r3, [r2, #0]
 8003c36:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003c38:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003c3c:	f023 0820 	bic.w	r8, r3, #32
 8003c40:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003c44:	d005      	beq.n	8003c52 <__cvt+0x3a>
 8003c46:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003c4a:	d100      	bne.n	8003c4e <__cvt+0x36>
 8003c4c:	3501      	adds	r5, #1
 8003c4e:	2302      	movs	r3, #2
 8003c50:	e000      	b.n	8003c54 <__cvt+0x3c>
 8003c52:	2303      	movs	r3, #3
 8003c54:	aa07      	add	r2, sp, #28
 8003c56:	9204      	str	r2, [sp, #16]
 8003c58:	aa06      	add	r2, sp, #24
 8003c5a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003c5e:	e9cd 3500 	strd	r3, r5, [sp]
 8003c62:	4622      	mov	r2, r4
 8003c64:	463b      	mov	r3, r7
 8003c66:	f000 fce3 	bl	8004630 <_dtoa_r>
 8003c6a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003c6e:	4606      	mov	r6, r0
 8003c70:	d102      	bne.n	8003c78 <__cvt+0x60>
 8003c72:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003c74:	07db      	lsls	r3, r3, #31
 8003c76:	d522      	bpl.n	8003cbe <__cvt+0xa6>
 8003c78:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003c7c:	eb06 0905 	add.w	r9, r6, r5
 8003c80:	d110      	bne.n	8003ca4 <__cvt+0x8c>
 8003c82:	7833      	ldrb	r3, [r6, #0]
 8003c84:	2b30      	cmp	r3, #48	; 0x30
 8003c86:	d10a      	bne.n	8003c9e <__cvt+0x86>
 8003c88:	2200      	movs	r2, #0
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	4620      	mov	r0, r4
 8003c8e:	4639      	mov	r1, r7
 8003c90:	f7fc fe8a 	bl	80009a8 <__aeabi_dcmpeq>
 8003c94:	b918      	cbnz	r0, 8003c9e <__cvt+0x86>
 8003c96:	f1c5 0501 	rsb	r5, r5, #1
 8003c9a:	f8ca 5000 	str.w	r5, [sl]
 8003c9e:	f8da 3000 	ldr.w	r3, [sl]
 8003ca2:	4499      	add	r9, r3
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	4620      	mov	r0, r4
 8003caa:	4639      	mov	r1, r7
 8003cac:	f7fc fe7c 	bl	80009a8 <__aeabi_dcmpeq>
 8003cb0:	b108      	cbz	r0, 8003cb6 <__cvt+0x9e>
 8003cb2:	f8cd 901c 	str.w	r9, [sp, #28]
 8003cb6:	2230      	movs	r2, #48	; 0x30
 8003cb8:	9b07      	ldr	r3, [sp, #28]
 8003cba:	454b      	cmp	r3, r9
 8003cbc:	d307      	bcc.n	8003cce <__cvt+0xb6>
 8003cbe:	4630      	mov	r0, r6
 8003cc0:	9b07      	ldr	r3, [sp, #28]
 8003cc2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003cc4:	1b9b      	subs	r3, r3, r6
 8003cc6:	6013      	str	r3, [r2, #0]
 8003cc8:	b008      	add	sp, #32
 8003cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cce:	1c59      	adds	r1, r3, #1
 8003cd0:	9107      	str	r1, [sp, #28]
 8003cd2:	701a      	strb	r2, [r3, #0]
 8003cd4:	e7f0      	b.n	8003cb8 <__cvt+0xa0>

08003cd6 <__exponent>:
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003cda:	2900      	cmp	r1, #0
 8003cdc:	f803 2b02 	strb.w	r2, [r3], #2
 8003ce0:	bfb6      	itet	lt
 8003ce2:	222d      	movlt	r2, #45	; 0x2d
 8003ce4:	222b      	movge	r2, #43	; 0x2b
 8003ce6:	4249      	neglt	r1, r1
 8003ce8:	2909      	cmp	r1, #9
 8003cea:	7042      	strb	r2, [r0, #1]
 8003cec:	dd2b      	ble.n	8003d46 <__exponent+0x70>
 8003cee:	f10d 0407 	add.w	r4, sp, #7
 8003cf2:	46a4      	mov	ip, r4
 8003cf4:	270a      	movs	r7, #10
 8003cf6:	fb91 f6f7 	sdiv	r6, r1, r7
 8003cfa:	460a      	mov	r2, r1
 8003cfc:	46a6      	mov	lr, r4
 8003cfe:	fb07 1516 	mls	r5, r7, r6, r1
 8003d02:	2a63      	cmp	r2, #99	; 0x63
 8003d04:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003d08:	4631      	mov	r1, r6
 8003d0a:	f104 34ff 	add.w	r4, r4, #4294967295
 8003d0e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003d12:	dcf0      	bgt.n	8003cf6 <__exponent+0x20>
 8003d14:	3130      	adds	r1, #48	; 0x30
 8003d16:	f1ae 0502 	sub.w	r5, lr, #2
 8003d1a:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003d1e:	4629      	mov	r1, r5
 8003d20:	1c44      	adds	r4, r0, #1
 8003d22:	4561      	cmp	r1, ip
 8003d24:	d30a      	bcc.n	8003d3c <__exponent+0x66>
 8003d26:	f10d 0209 	add.w	r2, sp, #9
 8003d2a:	eba2 020e 	sub.w	r2, r2, lr
 8003d2e:	4565      	cmp	r5, ip
 8003d30:	bf88      	it	hi
 8003d32:	2200      	movhi	r2, #0
 8003d34:	4413      	add	r3, r2
 8003d36:	1a18      	subs	r0, r3, r0
 8003d38:	b003      	add	sp, #12
 8003d3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d3c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003d40:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003d44:	e7ed      	b.n	8003d22 <__exponent+0x4c>
 8003d46:	2330      	movs	r3, #48	; 0x30
 8003d48:	3130      	adds	r1, #48	; 0x30
 8003d4a:	7083      	strb	r3, [r0, #2]
 8003d4c:	70c1      	strb	r1, [r0, #3]
 8003d4e:	1d03      	adds	r3, r0, #4
 8003d50:	e7f1      	b.n	8003d36 <__exponent+0x60>
	...

08003d54 <_printf_float>:
 8003d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d58:	b091      	sub	sp, #68	; 0x44
 8003d5a:	460c      	mov	r4, r1
 8003d5c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003d60:	4616      	mov	r6, r2
 8003d62:	461f      	mov	r7, r3
 8003d64:	4605      	mov	r5, r0
 8003d66:	f001 fa51 	bl	800520c <_localeconv_r>
 8003d6a:	6803      	ldr	r3, [r0, #0]
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	9309      	str	r3, [sp, #36]	; 0x24
 8003d70:	f7fc f9ee 	bl	8000150 <strlen>
 8003d74:	2300      	movs	r3, #0
 8003d76:	930e      	str	r3, [sp, #56]	; 0x38
 8003d78:	f8d8 3000 	ldr.w	r3, [r8]
 8003d7c:	900a      	str	r0, [sp, #40]	; 0x28
 8003d7e:	3307      	adds	r3, #7
 8003d80:	f023 0307 	bic.w	r3, r3, #7
 8003d84:	f103 0208 	add.w	r2, r3, #8
 8003d88:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003d8c:	f8d4 b000 	ldr.w	fp, [r4]
 8003d90:	f8c8 2000 	str.w	r2, [r8]
 8003d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d98:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003d9c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003da0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003da4:	930b      	str	r3, [sp, #44]	; 0x2c
 8003da6:	f04f 32ff 	mov.w	r2, #4294967295
 8003daa:	4640      	mov	r0, r8
 8003dac:	4b9c      	ldr	r3, [pc, #624]	; (8004020 <_printf_float+0x2cc>)
 8003dae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003db0:	f7fc fe2c 	bl	8000a0c <__aeabi_dcmpun>
 8003db4:	bb70      	cbnz	r0, 8003e14 <_printf_float+0xc0>
 8003db6:	f04f 32ff 	mov.w	r2, #4294967295
 8003dba:	4640      	mov	r0, r8
 8003dbc:	4b98      	ldr	r3, [pc, #608]	; (8004020 <_printf_float+0x2cc>)
 8003dbe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003dc0:	f7fc fe06 	bl	80009d0 <__aeabi_dcmple>
 8003dc4:	bb30      	cbnz	r0, 8003e14 <_printf_float+0xc0>
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	2300      	movs	r3, #0
 8003dca:	4640      	mov	r0, r8
 8003dcc:	4651      	mov	r1, sl
 8003dce:	f7fc fdf5 	bl	80009bc <__aeabi_dcmplt>
 8003dd2:	b110      	cbz	r0, 8003dda <_printf_float+0x86>
 8003dd4:	232d      	movs	r3, #45	; 0x2d
 8003dd6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003dda:	4b92      	ldr	r3, [pc, #584]	; (8004024 <_printf_float+0x2d0>)
 8003ddc:	4892      	ldr	r0, [pc, #584]	; (8004028 <_printf_float+0x2d4>)
 8003dde:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003de2:	bf94      	ite	ls
 8003de4:	4698      	movls	r8, r3
 8003de6:	4680      	movhi	r8, r0
 8003de8:	2303      	movs	r3, #3
 8003dea:	f04f 0a00 	mov.w	sl, #0
 8003dee:	6123      	str	r3, [r4, #16]
 8003df0:	f02b 0304 	bic.w	r3, fp, #4
 8003df4:	6023      	str	r3, [r4, #0]
 8003df6:	4633      	mov	r3, r6
 8003df8:	4621      	mov	r1, r4
 8003dfa:	4628      	mov	r0, r5
 8003dfc:	9700      	str	r7, [sp, #0]
 8003dfe:	aa0f      	add	r2, sp, #60	; 0x3c
 8003e00:	f000 f9d4 	bl	80041ac <_printf_common>
 8003e04:	3001      	adds	r0, #1
 8003e06:	f040 8090 	bne.w	8003f2a <_printf_float+0x1d6>
 8003e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8003e0e:	b011      	add	sp, #68	; 0x44
 8003e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e14:	4642      	mov	r2, r8
 8003e16:	4653      	mov	r3, sl
 8003e18:	4640      	mov	r0, r8
 8003e1a:	4651      	mov	r1, sl
 8003e1c:	f7fc fdf6 	bl	8000a0c <__aeabi_dcmpun>
 8003e20:	b148      	cbz	r0, 8003e36 <_printf_float+0xe2>
 8003e22:	f1ba 0f00 	cmp.w	sl, #0
 8003e26:	bfb8      	it	lt
 8003e28:	232d      	movlt	r3, #45	; 0x2d
 8003e2a:	4880      	ldr	r0, [pc, #512]	; (800402c <_printf_float+0x2d8>)
 8003e2c:	bfb8      	it	lt
 8003e2e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003e32:	4b7f      	ldr	r3, [pc, #508]	; (8004030 <_printf_float+0x2dc>)
 8003e34:	e7d3      	b.n	8003dde <_printf_float+0x8a>
 8003e36:	6863      	ldr	r3, [r4, #4]
 8003e38:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003e3c:	1c5a      	adds	r2, r3, #1
 8003e3e:	d142      	bne.n	8003ec6 <_printf_float+0x172>
 8003e40:	2306      	movs	r3, #6
 8003e42:	6063      	str	r3, [r4, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	9206      	str	r2, [sp, #24]
 8003e48:	aa0e      	add	r2, sp, #56	; 0x38
 8003e4a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8003e4e:	aa0d      	add	r2, sp, #52	; 0x34
 8003e50:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8003e54:	9203      	str	r2, [sp, #12]
 8003e56:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8003e5a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003e5e:	6023      	str	r3, [r4, #0]
 8003e60:	6863      	ldr	r3, [r4, #4]
 8003e62:	4642      	mov	r2, r8
 8003e64:	9300      	str	r3, [sp, #0]
 8003e66:	4628      	mov	r0, r5
 8003e68:	4653      	mov	r3, sl
 8003e6a:	910b      	str	r1, [sp, #44]	; 0x2c
 8003e6c:	f7ff fed4 	bl	8003c18 <__cvt>
 8003e70:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003e72:	4680      	mov	r8, r0
 8003e74:	2947      	cmp	r1, #71	; 0x47
 8003e76:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003e78:	d108      	bne.n	8003e8c <_printf_float+0x138>
 8003e7a:	1cc8      	adds	r0, r1, #3
 8003e7c:	db02      	blt.n	8003e84 <_printf_float+0x130>
 8003e7e:	6863      	ldr	r3, [r4, #4]
 8003e80:	4299      	cmp	r1, r3
 8003e82:	dd40      	ble.n	8003f06 <_printf_float+0x1b2>
 8003e84:	f1a9 0902 	sub.w	r9, r9, #2
 8003e88:	fa5f f989 	uxtb.w	r9, r9
 8003e8c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003e90:	d81f      	bhi.n	8003ed2 <_printf_float+0x17e>
 8003e92:	464a      	mov	r2, r9
 8003e94:	3901      	subs	r1, #1
 8003e96:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003e9a:	910d      	str	r1, [sp, #52]	; 0x34
 8003e9c:	f7ff ff1b 	bl	8003cd6 <__exponent>
 8003ea0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003ea2:	4682      	mov	sl, r0
 8003ea4:	1813      	adds	r3, r2, r0
 8003ea6:	2a01      	cmp	r2, #1
 8003ea8:	6123      	str	r3, [r4, #16]
 8003eaa:	dc02      	bgt.n	8003eb2 <_printf_float+0x15e>
 8003eac:	6822      	ldr	r2, [r4, #0]
 8003eae:	07d2      	lsls	r2, r2, #31
 8003eb0:	d501      	bpl.n	8003eb6 <_printf_float+0x162>
 8003eb2:	3301      	adds	r3, #1
 8003eb4:	6123      	str	r3, [r4, #16]
 8003eb6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d09b      	beq.n	8003df6 <_printf_float+0xa2>
 8003ebe:	232d      	movs	r3, #45	; 0x2d
 8003ec0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ec4:	e797      	b.n	8003df6 <_printf_float+0xa2>
 8003ec6:	2947      	cmp	r1, #71	; 0x47
 8003ec8:	d1bc      	bne.n	8003e44 <_printf_float+0xf0>
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d1ba      	bne.n	8003e44 <_printf_float+0xf0>
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e7b7      	b.n	8003e42 <_printf_float+0xee>
 8003ed2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003ed6:	d118      	bne.n	8003f0a <_printf_float+0x1b6>
 8003ed8:	2900      	cmp	r1, #0
 8003eda:	6863      	ldr	r3, [r4, #4]
 8003edc:	dd0b      	ble.n	8003ef6 <_printf_float+0x1a2>
 8003ede:	6121      	str	r1, [r4, #16]
 8003ee0:	b913      	cbnz	r3, 8003ee8 <_printf_float+0x194>
 8003ee2:	6822      	ldr	r2, [r4, #0]
 8003ee4:	07d0      	lsls	r0, r2, #31
 8003ee6:	d502      	bpl.n	8003eee <_printf_float+0x19a>
 8003ee8:	3301      	adds	r3, #1
 8003eea:	440b      	add	r3, r1
 8003eec:	6123      	str	r3, [r4, #16]
 8003eee:	f04f 0a00 	mov.w	sl, #0
 8003ef2:	65a1      	str	r1, [r4, #88]	; 0x58
 8003ef4:	e7df      	b.n	8003eb6 <_printf_float+0x162>
 8003ef6:	b913      	cbnz	r3, 8003efe <_printf_float+0x1aa>
 8003ef8:	6822      	ldr	r2, [r4, #0]
 8003efa:	07d2      	lsls	r2, r2, #31
 8003efc:	d501      	bpl.n	8003f02 <_printf_float+0x1ae>
 8003efe:	3302      	adds	r3, #2
 8003f00:	e7f4      	b.n	8003eec <_printf_float+0x198>
 8003f02:	2301      	movs	r3, #1
 8003f04:	e7f2      	b.n	8003eec <_printf_float+0x198>
 8003f06:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003f0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f0c:	4299      	cmp	r1, r3
 8003f0e:	db05      	blt.n	8003f1c <_printf_float+0x1c8>
 8003f10:	6823      	ldr	r3, [r4, #0]
 8003f12:	6121      	str	r1, [r4, #16]
 8003f14:	07d8      	lsls	r0, r3, #31
 8003f16:	d5ea      	bpl.n	8003eee <_printf_float+0x19a>
 8003f18:	1c4b      	adds	r3, r1, #1
 8003f1a:	e7e7      	b.n	8003eec <_printf_float+0x198>
 8003f1c:	2900      	cmp	r1, #0
 8003f1e:	bfcc      	ite	gt
 8003f20:	2201      	movgt	r2, #1
 8003f22:	f1c1 0202 	rsble	r2, r1, #2
 8003f26:	4413      	add	r3, r2
 8003f28:	e7e0      	b.n	8003eec <_printf_float+0x198>
 8003f2a:	6823      	ldr	r3, [r4, #0]
 8003f2c:	055a      	lsls	r2, r3, #21
 8003f2e:	d407      	bmi.n	8003f40 <_printf_float+0x1ec>
 8003f30:	6923      	ldr	r3, [r4, #16]
 8003f32:	4642      	mov	r2, r8
 8003f34:	4631      	mov	r1, r6
 8003f36:	4628      	mov	r0, r5
 8003f38:	47b8      	blx	r7
 8003f3a:	3001      	adds	r0, #1
 8003f3c:	d12b      	bne.n	8003f96 <_printf_float+0x242>
 8003f3e:	e764      	b.n	8003e0a <_printf_float+0xb6>
 8003f40:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003f44:	f240 80dd 	bls.w	8004102 <_printf_float+0x3ae>
 8003f48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	2300      	movs	r3, #0
 8003f50:	f7fc fd2a 	bl	80009a8 <__aeabi_dcmpeq>
 8003f54:	2800      	cmp	r0, #0
 8003f56:	d033      	beq.n	8003fc0 <_printf_float+0x26c>
 8003f58:	2301      	movs	r3, #1
 8003f5a:	4631      	mov	r1, r6
 8003f5c:	4628      	mov	r0, r5
 8003f5e:	4a35      	ldr	r2, [pc, #212]	; (8004034 <_printf_float+0x2e0>)
 8003f60:	47b8      	blx	r7
 8003f62:	3001      	adds	r0, #1
 8003f64:	f43f af51 	beq.w	8003e0a <_printf_float+0xb6>
 8003f68:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	db02      	blt.n	8003f76 <_printf_float+0x222>
 8003f70:	6823      	ldr	r3, [r4, #0]
 8003f72:	07d8      	lsls	r0, r3, #31
 8003f74:	d50f      	bpl.n	8003f96 <_printf_float+0x242>
 8003f76:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f7a:	4631      	mov	r1, r6
 8003f7c:	4628      	mov	r0, r5
 8003f7e:	47b8      	blx	r7
 8003f80:	3001      	adds	r0, #1
 8003f82:	f43f af42 	beq.w	8003e0a <_printf_float+0xb6>
 8003f86:	f04f 0800 	mov.w	r8, #0
 8003f8a:	f104 091a 	add.w	r9, r4, #26
 8003f8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f90:	3b01      	subs	r3, #1
 8003f92:	4543      	cmp	r3, r8
 8003f94:	dc09      	bgt.n	8003faa <_printf_float+0x256>
 8003f96:	6823      	ldr	r3, [r4, #0]
 8003f98:	079b      	lsls	r3, r3, #30
 8003f9a:	f100 8102 	bmi.w	80041a2 <_printf_float+0x44e>
 8003f9e:	68e0      	ldr	r0, [r4, #12]
 8003fa0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003fa2:	4298      	cmp	r0, r3
 8003fa4:	bfb8      	it	lt
 8003fa6:	4618      	movlt	r0, r3
 8003fa8:	e731      	b.n	8003e0e <_printf_float+0xba>
 8003faa:	2301      	movs	r3, #1
 8003fac:	464a      	mov	r2, r9
 8003fae:	4631      	mov	r1, r6
 8003fb0:	4628      	mov	r0, r5
 8003fb2:	47b8      	blx	r7
 8003fb4:	3001      	adds	r0, #1
 8003fb6:	f43f af28 	beq.w	8003e0a <_printf_float+0xb6>
 8003fba:	f108 0801 	add.w	r8, r8, #1
 8003fbe:	e7e6      	b.n	8003f8e <_printf_float+0x23a>
 8003fc0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	dc38      	bgt.n	8004038 <_printf_float+0x2e4>
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	4631      	mov	r1, r6
 8003fca:	4628      	mov	r0, r5
 8003fcc:	4a19      	ldr	r2, [pc, #100]	; (8004034 <_printf_float+0x2e0>)
 8003fce:	47b8      	blx	r7
 8003fd0:	3001      	adds	r0, #1
 8003fd2:	f43f af1a 	beq.w	8003e0a <_printf_float+0xb6>
 8003fd6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	d102      	bne.n	8003fe4 <_printf_float+0x290>
 8003fde:	6823      	ldr	r3, [r4, #0]
 8003fe0:	07d9      	lsls	r1, r3, #31
 8003fe2:	d5d8      	bpl.n	8003f96 <_printf_float+0x242>
 8003fe4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003fe8:	4631      	mov	r1, r6
 8003fea:	4628      	mov	r0, r5
 8003fec:	47b8      	blx	r7
 8003fee:	3001      	adds	r0, #1
 8003ff0:	f43f af0b 	beq.w	8003e0a <_printf_float+0xb6>
 8003ff4:	f04f 0900 	mov.w	r9, #0
 8003ff8:	f104 0a1a 	add.w	sl, r4, #26
 8003ffc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003ffe:	425b      	negs	r3, r3
 8004000:	454b      	cmp	r3, r9
 8004002:	dc01      	bgt.n	8004008 <_printf_float+0x2b4>
 8004004:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004006:	e794      	b.n	8003f32 <_printf_float+0x1de>
 8004008:	2301      	movs	r3, #1
 800400a:	4652      	mov	r2, sl
 800400c:	4631      	mov	r1, r6
 800400e:	4628      	mov	r0, r5
 8004010:	47b8      	blx	r7
 8004012:	3001      	adds	r0, #1
 8004014:	f43f aef9 	beq.w	8003e0a <_printf_float+0xb6>
 8004018:	f109 0901 	add.w	r9, r9, #1
 800401c:	e7ee      	b.n	8003ffc <_printf_float+0x2a8>
 800401e:	bf00      	nop
 8004020:	7fefffff 	.word	0x7fefffff
 8004024:	08006ac0 	.word	0x08006ac0
 8004028:	08006ac4 	.word	0x08006ac4
 800402c:	08006acc 	.word	0x08006acc
 8004030:	08006ac8 	.word	0x08006ac8
 8004034:	08006ad0 	.word	0x08006ad0
 8004038:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800403a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800403c:	429a      	cmp	r2, r3
 800403e:	bfa8      	it	ge
 8004040:	461a      	movge	r2, r3
 8004042:	2a00      	cmp	r2, #0
 8004044:	4691      	mov	r9, r2
 8004046:	dc37      	bgt.n	80040b8 <_printf_float+0x364>
 8004048:	f04f 0b00 	mov.w	fp, #0
 800404c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004050:	f104 021a 	add.w	r2, r4, #26
 8004054:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004058:	ebaa 0309 	sub.w	r3, sl, r9
 800405c:	455b      	cmp	r3, fp
 800405e:	dc33      	bgt.n	80040c8 <_printf_float+0x374>
 8004060:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004064:	429a      	cmp	r2, r3
 8004066:	db3b      	blt.n	80040e0 <_printf_float+0x38c>
 8004068:	6823      	ldr	r3, [r4, #0]
 800406a:	07da      	lsls	r2, r3, #31
 800406c:	d438      	bmi.n	80040e0 <_printf_float+0x38c>
 800406e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004070:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004072:	eba3 020a 	sub.w	r2, r3, sl
 8004076:	eba3 0901 	sub.w	r9, r3, r1
 800407a:	4591      	cmp	r9, r2
 800407c:	bfa8      	it	ge
 800407e:	4691      	movge	r9, r2
 8004080:	f1b9 0f00 	cmp.w	r9, #0
 8004084:	dc34      	bgt.n	80040f0 <_printf_float+0x39c>
 8004086:	f04f 0800 	mov.w	r8, #0
 800408a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800408e:	f104 0a1a 	add.w	sl, r4, #26
 8004092:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004096:	1a9b      	subs	r3, r3, r2
 8004098:	eba3 0309 	sub.w	r3, r3, r9
 800409c:	4543      	cmp	r3, r8
 800409e:	f77f af7a 	ble.w	8003f96 <_printf_float+0x242>
 80040a2:	2301      	movs	r3, #1
 80040a4:	4652      	mov	r2, sl
 80040a6:	4631      	mov	r1, r6
 80040a8:	4628      	mov	r0, r5
 80040aa:	47b8      	blx	r7
 80040ac:	3001      	adds	r0, #1
 80040ae:	f43f aeac 	beq.w	8003e0a <_printf_float+0xb6>
 80040b2:	f108 0801 	add.w	r8, r8, #1
 80040b6:	e7ec      	b.n	8004092 <_printf_float+0x33e>
 80040b8:	4613      	mov	r3, r2
 80040ba:	4631      	mov	r1, r6
 80040bc:	4642      	mov	r2, r8
 80040be:	4628      	mov	r0, r5
 80040c0:	47b8      	blx	r7
 80040c2:	3001      	adds	r0, #1
 80040c4:	d1c0      	bne.n	8004048 <_printf_float+0x2f4>
 80040c6:	e6a0      	b.n	8003e0a <_printf_float+0xb6>
 80040c8:	2301      	movs	r3, #1
 80040ca:	4631      	mov	r1, r6
 80040cc:	4628      	mov	r0, r5
 80040ce:	920b      	str	r2, [sp, #44]	; 0x2c
 80040d0:	47b8      	blx	r7
 80040d2:	3001      	adds	r0, #1
 80040d4:	f43f ae99 	beq.w	8003e0a <_printf_float+0xb6>
 80040d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80040da:	f10b 0b01 	add.w	fp, fp, #1
 80040de:	e7b9      	b.n	8004054 <_printf_float+0x300>
 80040e0:	4631      	mov	r1, r6
 80040e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80040e6:	4628      	mov	r0, r5
 80040e8:	47b8      	blx	r7
 80040ea:	3001      	adds	r0, #1
 80040ec:	d1bf      	bne.n	800406e <_printf_float+0x31a>
 80040ee:	e68c      	b.n	8003e0a <_printf_float+0xb6>
 80040f0:	464b      	mov	r3, r9
 80040f2:	4631      	mov	r1, r6
 80040f4:	4628      	mov	r0, r5
 80040f6:	eb08 020a 	add.w	r2, r8, sl
 80040fa:	47b8      	blx	r7
 80040fc:	3001      	adds	r0, #1
 80040fe:	d1c2      	bne.n	8004086 <_printf_float+0x332>
 8004100:	e683      	b.n	8003e0a <_printf_float+0xb6>
 8004102:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004104:	2a01      	cmp	r2, #1
 8004106:	dc01      	bgt.n	800410c <_printf_float+0x3b8>
 8004108:	07db      	lsls	r3, r3, #31
 800410a:	d537      	bpl.n	800417c <_printf_float+0x428>
 800410c:	2301      	movs	r3, #1
 800410e:	4642      	mov	r2, r8
 8004110:	4631      	mov	r1, r6
 8004112:	4628      	mov	r0, r5
 8004114:	47b8      	blx	r7
 8004116:	3001      	adds	r0, #1
 8004118:	f43f ae77 	beq.w	8003e0a <_printf_float+0xb6>
 800411c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004120:	4631      	mov	r1, r6
 8004122:	4628      	mov	r0, r5
 8004124:	47b8      	blx	r7
 8004126:	3001      	adds	r0, #1
 8004128:	f43f ae6f 	beq.w	8003e0a <_printf_float+0xb6>
 800412c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004130:	2200      	movs	r2, #0
 8004132:	2300      	movs	r3, #0
 8004134:	f7fc fc38 	bl	80009a8 <__aeabi_dcmpeq>
 8004138:	b9d8      	cbnz	r0, 8004172 <_printf_float+0x41e>
 800413a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800413c:	f108 0201 	add.w	r2, r8, #1
 8004140:	3b01      	subs	r3, #1
 8004142:	4631      	mov	r1, r6
 8004144:	4628      	mov	r0, r5
 8004146:	47b8      	blx	r7
 8004148:	3001      	adds	r0, #1
 800414a:	d10e      	bne.n	800416a <_printf_float+0x416>
 800414c:	e65d      	b.n	8003e0a <_printf_float+0xb6>
 800414e:	2301      	movs	r3, #1
 8004150:	464a      	mov	r2, r9
 8004152:	4631      	mov	r1, r6
 8004154:	4628      	mov	r0, r5
 8004156:	47b8      	blx	r7
 8004158:	3001      	adds	r0, #1
 800415a:	f43f ae56 	beq.w	8003e0a <_printf_float+0xb6>
 800415e:	f108 0801 	add.w	r8, r8, #1
 8004162:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004164:	3b01      	subs	r3, #1
 8004166:	4543      	cmp	r3, r8
 8004168:	dcf1      	bgt.n	800414e <_printf_float+0x3fa>
 800416a:	4653      	mov	r3, sl
 800416c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004170:	e6e0      	b.n	8003f34 <_printf_float+0x1e0>
 8004172:	f04f 0800 	mov.w	r8, #0
 8004176:	f104 091a 	add.w	r9, r4, #26
 800417a:	e7f2      	b.n	8004162 <_printf_float+0x40e>
 800417c:	2301      	movs	r3, #1
 800417e:	4642      	mov	r2, r8
 8004180:	e7df      	b.n	8004142 <_printf_float+0x3ee>
 8004182:	2301      	movs	r3, #1
 8004184:	464a      	mov	r2, r9
 8004186:	4631      	mov	r1, r6
 8004188:	4628      	mov	r0, r5
 800418a:	47b8      	blx	r7
 800418c:	3001      	adds	r0, #1
 800418e:	f43f ae3c 	beq.w	8003e0a <_printf_float+0xb6>
 8004192:	f108 0801 	add.w	r8, r8, #1
 8004196:	68e3      	ldr	r3, [r4, #12]
 8004198:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800419a:	1a5b      	subs	r3, r3, r1
 800419c:	4543      	cmp	r3, r8
 800419e:	dcf0      	bgt.n	8004182 <_printf_float+0x42e>
 80041a0:	e6fd      	b.n	8003f9e <_printf_float+0x24a>
 80041a2:	f04f 0800 	mov.w	r8, #0
 80041a6:	f104 0919 	add.w	r9, r4, #25
 80041aa:	e7f4      	b.n	8004196 <_printf_float+0x442>

080041ac <_printf_common>:
 80041ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041b0:	4616      	mov	r6, r2
 80041b2:	4699      	mov	r9, r3
 80041b4:	688a      	ldr	r2, [r1, #8]
 80041b6:	690b      	ldr	r3, [r1, #16]
 80041b8:	4607      	mov	r7, r0
 80041ba:	4293      	cmp	r3, r2
 80041bc:	bfb8      	it	lt
 80041be:	4613      	movlt	r3, r2
 80041c0:	6033      	str	r3, [r6, #0]
 80041c2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80041c6:	460c      	mov	r4, r1
 80041c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80041cc:	b10a      	cbz	r2, 80041d2 <_printf_common+0x26>
 80041ce:	3301      	adds	r3, #1
 80041d0:	6033      	str	r3, [r6, #0]
 80041d2:	6823      	ldr	r3, [r4, #0]
 80041d4:	0699      	lsls	r1, r3, #26
 80041d6:	bf42      	ittt	mi
 80041d8:	6833      	ldrmi	r3, [r6, #0]
 80041da:	3302      	addmi	r3, #2
 80041dc:	6033      	strmi	r3, [r6, #0]
 80041de:	6825      	ldr	r5, [r4, #0]
 80041e0:	f015 0506 	ands.w	r5, r5, #6
 80041e4:	d106      	bne.n	80041f4 <_printf_common+0x48>
 80041e6:	f104 0a19 	add.w	sl, r4, #25
 80041ea:	68e3      	ldr	r3, [r4, #12]
 80041ec:	6832      	ldr	r2, [r6, #0]
 80041ee:	1a9b      	subs	r3, r3, r2
 80041f0:	42ab      	cmp	r3, r5
 80041f2:	dc28      	bgt.n	8004246 <_printf_common+0x9a>
 80041f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80041f8:	1e13      	subs	r3, r2, #0
 80041fa:	6822      	ldr	r2, [r4, #0]
 80041fc:	bf18      	it	ne
 80041fe:	2301      	movne	r3, #1
 8004200:	0692      	lsls	r2, r2, #26
 8004202:	d42d      	bmi.n	8004260 <_printf_common+0xb4>
 8004204:	4649      	mov	r1, r9
 8004206:	4638      	mov	r0, r7
 8004208:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800420c:	47c0      	blx	r8
 800420e:	3001      	adds	r0, #1
 8004210:	d020      	beq.n	8004254 <_printf_common+0xa8>
 8004212:	6823      	ldr	r3, [r4, #0]
 8004214:	68e5      	ldr	r5, [r4, #12]
 8004216:	f003 0306 	and.w	r3, r3, #6
 800421a:	2b04      	cmp	r3, #4
 800421c:	bf18      	it	ne
 800421e:	2500      	movne	r5, #0
 8004220:	6832      	ldr	r2, [r6, #0]
 8004222:	f04f 0600 	mov.w	r6, #0
 8004226:	68a3      	ldr	r3, [r4, #8]
 8004228:	bf08      	it	eq
 800422a:	1aad      	subeq	r5, r5, r2
 800422c:	6922      	ldr	r2, [r4, #16]
 800422e:	bf08      	it	eq
 8004230:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004234:	4293      	cmp	r3, r2
 8004236:	bfc4      	itt	gt
 8004238:	1a9b      	subgt	r3, r3, r2
 800423a:	18ed      	addgt	r5, r5, r3
 800423c:	341a      	adds	r4, #26
 800423e:	42b5      	cmp	r5, r6
 8004240:	d11a      	bne.n	8004278 <_printf_common+0xcc>
 8004242:	2000      	movs	r0, #0
 8004244:	e008      	b.n	8004258 <_printf_common+0xac>
 8004246:	2301      	movs	r3, #1
 8004248:	4652      	mov	r2, sl
 800424a:	4649      	mov	r1, r9
 800424c:	4638      	mov	r0, r7
 800424e:	47c0      	blx	r8
 8004250:	3001      	adds	r0, #1
 8004252:	d103      	bne.n	800425c <_printf_common+0xb0>
 8004254:	f04f 30ff 	mov.w	r0, #4294967295
 8004258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800425c:	3501      	adds	r5, #1
 800425e:	e7c4      	b.n	80041ea <_printf_common+0x3e>
 8004260:	2030      	movs	r0, #48	; 0x30
 8004262:	18e1      	adds	r1, r4, r3
 8004264:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004268:	1c5a      	adds	r2, r3, #1
 800426a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800426e:	4422      	add	r2, r4
 8004270:	3302      	adds	r3, #2
 8004272:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004276:	e7c5      	b.n	8004204 <_printf_common+0x58>
 8004278:	2301      	movs	r3, #1
 800427a:	4622      	mov	r2, r4
 800427c:	4649      	mov	r1, r9
 800427e:	4638      	mov	r0, r7
 8004280:	47c0      	blx	r8
 8004282:	3001      	adds	r0, #1
 8004284:	d0e6      	beq.n	8004254 <_printf_common+0xa8>
 8004286:	3601      	adds	r6, #1
 8004288:	e7d9      	b.n	800423e <_printf_common+0x92>
	...

0800428c <_printf_i>:
 800428c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004290:	7e0f      	ldrb	r7, [r1, #24]
 8004292:	4691      	mov	r9, r2
 8004294:	2f78      	cmp	r7, #120	; 0x78
 8004296:	4680      	mov	r8, r0
 8004298:	460c      	mov	r4, r1
 800429a:	469a      	mov	sl, r3
 800429c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800429e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80042a2:	d807      	bhi.n	80042b4 <_printf_i+0x28>
 80042a4:	2f62      	cmp	r7, #98	; 0x62
 80042a6:	d80a      	bhi.n	80042be <_printf_i+0x32>
 80042a8:	2f00      	cmp	r7, #0
 80042aa:	f000 80d9 	beq.w	8004460 <_printf_i+0x1d4>
 80042ae:	2f58      	cmp	r7, #88	; 0x58
 80042b0:	f000 80a4 	beq.w	80043fc <_printf_i+0x170>
 80042b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80042b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80042bc:	e03a      	b.n	8004334 <_printf_i+0xa8>
 80042be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80042c2:	2b15      	cmp	r3, #21
 80042c4:	d8f6      	bhi.n	80042b4 <_printf_i+0x28>
 80042c6:	a101      	add	r1, pc, #4	; (adr r1, 80042cc <_printf_i+0x40>)
 80042c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80042cc:	08004325 	.word	0x08004325
 80042d0:	08004339 	.word	0x08004339
 80042d4:	080042b5 	.word	0x080042b5
 80042d8:	080042b5 	.word	0x080042b5
 80042dc:	080042b5 	.word	0x080042b5
 80042e0:	080042b5 	.word	0x080042b5
 80042e4:	08004339 	.word	0x08004339
 80042e8:	080042b5 	.word	0x080042b5
 80042ec:	080042b5 	.word	0x080042b5
 80042f0:	080042b5 	.word	0x080042b5
 80042f4:	080042b5 	.word	0x080042b5
 80042f8:	08004447 	.word	0x08004447
 80042fc:	08004369 	.word	0x08004369
 8004300:	08004429 	.word	0x08004429
 8004304:	080042b5 	.word	0x080042b5
 8004308:	080042b5 	.word	0x080042b5
 800430c:	08004469 	.word	0x08004469
 8004310:	080042b5 	.word	0x080042b5
 8004314:	08004369 	.word	0x08004369
 8004318:	080042b5 	.word	0x080042b5
 800431c:	080042b5 	.word	0x080042b5
 8004320:	08004431 	.word	0x08004431
 8004324:	682b      	ldr	r3, [r5, #0]
 8004326:	1d1a      	adds	r2, r3, #4
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	602a      	str	r2, [r5, #0]
 800432c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004330:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004334:	2301      	movs	r3, #1
 8004336:	e0a4      	b.n	8004482 <_printf_i+0x1f6>
 8004338:	6820      	ldr	r0, [r4, #0]
 800433a:	6829      	ldr	r1, [r5, #0]
 800433c:	0606      	lsls	r6, r0, #24
 800433e:	f101 0304 	add.w	r3, r1, #4
 8004342:	d50a      	bpl.n	800435a <_printf_i+0xce>
 8004344:	680e      	ldr	r6, [r1, #0]
 8004346:	602b      	str	r3, [r5, #0]
 8004348:	2e00      	cmp	r6, #0
 800434a:	da03      	bge.n	8004354 <_printf_i+0xc8>
 800434c:	232d      	movs	r3, #45	; 0x2d
 800434e:	4276      	negs	r6, r6
 8004350:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004354:	230a      	movs	r3, #10
 8004356:	485e      	ldr	r0, [pc, #376]	; (80044d0 <_printf_i+0x244>)
 8004358:	e019      	b.n	800438e <_printf_i+0x102>
 800435a:	680e      	ldr	r6, [r1, #0]
 800435c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004360:	602b      	str	r3, [r5, #0]
 8004362:	bf18      	it	ne
 8004364:	b236      	sxthne	r6, r6
 8004366:	e7ef      	b.n	8004348 <_printf_i+0xbc>
 8004368:	682b      	ldr	r3, [r5, #0]
 800436a:	6820      	ldr	r0, [r4, #0]
 800436c:	1d19      	adds	r1, r3, #4
 800436e:	6029      	str	r1, [r5, #0]
 8004370:	0601      	lsls	r1, r0, #24
 8004372:	d501      	bpl.n	8004378 <_printf_i+0xec>
 8004374:	681e      	ldr	r6, [r3, #0]
 8004376:	e002      	b.n	800437e <_printf_i+0xf2>
 8004378:	0646      	lsls	r6, r0, #25
 800437a:	d5fb      	bpl.n	8004374 <_printf_i+0xe8>
 800437c:	881e      	ldrh	r6, [r3, #0]
 800437e:	2f6f      	cmp	r7, #111	; 0x6f
 8004380:	bf0c      	ite	eq
 8004382:	2308      	moveq	r3, #8
 8004384:	230a      	movne	r3, #10
 8004386:	4852      	ldr	r0, [pc, #328]	; (80044d0 <_printf_i+0x244>)
 8004388:	2100      	movs	r1, #0
 800438a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800438e:	6865      	ldr	r5, [r4, #4]
 8004390:	2d00      	cmp	r5, #0
 8004392:	bfa8      	it	ge
 8004394:	6821      	ldrge	r1, [r4, #0]
 8004396:	60a5      	str	r5, [r4, #8]
 8004398:	bfa4      	itt	ge
 800439a:	f021 0104 	bicge.w	r1, r1, #4
 800439e:	6021      	strge	r1, [r4, #0]
 80043a0:	b90e      	cbnz	r6, 80043a6 <_printf_i+0x11a>
 80043a2:	2d00      	cmp	r5, #0
 80043a4:	d04d      	beq.n	8004442 <_printf_i+0x1b6>
 80043a6:	4615      	mov	r5, r2
 80043a8:	fbb6 f1f3 	udiv	r1, r6, r3
 80043ac:	fb03 6711 	mls	r7, r3, r1, r6
 80043b0:	5dc7      	ldrb	r7, [r0, r7]
 80043b2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80043b6:	4637      	mov	r7, r6
 80043b8:	42bb      	cmp	r3, r7
 80043ba:	460e      	mov	r6, r1
 80043bc:	d9f4      	bls.n	80043a8 <_printf_i+0x11c>
 80043be:	2b08      	cmp	r3, #8
 80043c0:	d10b      	bne.n	80043da <_printf_i+0x14e>
 80043c2:	6823      	ldr	r3, [r4, #0]
 80043c4:	07de      	lsls	r6, r3, #31
 80043c6:	d508      	bpl.n	80043da <_printf_i+0x14e>
 80043c8:	6923      	ldr	r3, [r4, #16]
 80043ca:	6861      	ldr	r1, [r4, #4]
 80043cc:	4299      	cmp	r1, r3
 80043ce:	bfde      	ittt	le
 80043d0:	2330      	movle	r3, #48	; 0x30
 80043d2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80043d6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80043da:	1b52      	subs	r2, r2, r5
 80043dc:	6122      	str	r2, [r4, #16]
 80043de:	464b      	mov	r3, r9
 80043e0:	4621      	mov	r1, r4
 80043e2:	4640      	mov	r0, r8
 80043e4:	f8cd a000 	str.w	sl, [sp]
 80043e8:	aa03      	add	r2, sp, #12
 80043ea:	f7ff fedf 	bl	80041ac <_printf_common>
 80043ee:	3001      	adds	r0, #1
 80043f0:	d14c      	bne.n	800448c <_printf_i+0x200>
 80043f2:	f04f 30ff 	mov.w	r0, #4294967295
 80043f6:	b004      	add	sp, #16
 80043f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043fc:	4834      	ldr	r0, [pc, #208]	; (80044d0 <_printf_i+0x244>)
 80043fe:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004402:	6829      	ldr	r1, [r5, #0]
 8004404:	6823      	ldr	r3, [r4, #0]
 8004406:	f851 6b04 	ldr.w	r6, [r1], #4
 800440a:	6029      	str	r1, [r5, #0]
 800440c:	061d      	lsls	r5, r3, #24
 800440e:	d514      	bpl.n	800443a <_printf_i+0x1ae>
 8004410:	07df      	lsls	r7, r3, #31
 8004412:	bf44      	itt	mi
 8004414:	f043 0320 	orrmi.w	r3, r3, #32
 8004418:	6023      	strmi	r3, [r4, #0]
 800441a:	b91e      	cbnz	r6, 8004424 <_printf_i+0x198>
 800441c:	6823      	ldr	r3, [r4, #0]
 800441e:	f023 0320 	bic.w	r3, r3, #32
 8004422:	6023      	str	r3, [r4, #0]
 8004424:	2310      	movs	r3, #16
 8004426:	e7af      	b.n	8004388 <_printf_i+0xfc>
 8004428:	6823      	ldr	r3, [r4, #0]
 800442a:	f043 0320 	orr.w	r3, r3, #32
 800442e:	6023      	str	r3, [r4, #0]
 8004430:	2378      	movs	r3, #120	; 0x78
 8004432:	4828      	ldr	r0, [pc, #160]	; (80044d4 <_printf_i+0x248>)
 8004434:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004438:	e7e3      	b.n	8004402 <_printf_i+0x176>
 800443a:	0659      	lsls	r1, r3, #25
 800443c:	bf48      	it	mi
 800443e:	b2b6      	uxthmi	r6, r6
 8004440:	e7e6      	b.n	8004410 <_printf_i+0x184>
 8004442:	4615      	mov	r5, r2
 8004444:	e7bb      	b.n	80043be <_printf_i+0x132>
 8004446:	682b      	ldr	r3, [r5, #0]
 8004448:	6826      	ldr	r6, [r4, #0]
 800444a:	1d18      	adds	r0, r3, #4
 800444c:	6961      	ldr	r1, [r4, #20]
 800444e:	6028      	str	r0, [r5, #0]
 8004450:	0635      	lsls	r5, r6, #24
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	d501      	bpl.n	800445a <_printf_i+0x1ce>
 8004456:	6019      	str	r1, [r3, #0]
 8004458:	e002      	b.n	8004460 <_printf_i+0x1d4>
 800445a:	0670      	lsls	r0, r6, #25
 800445c:	d5fb      	bpl.n	8004456 <_printf_i+0x1ca>
 800445e:	8019      	strh	r1, [r3, #0]
 8004460:	2300      	movs	r3, #0
 8004462:	4615      	mov	r5, r2
 8004464:	6123      	str	r3, [r4, #16]
 8004466:	e7ba      	b.n	80043de <_printf_i+0x152>
 8004468:	682b      	ldr	r3, [r5, #0]
 800446a:	2100      	movs	r1, #0
 800446c:	1d1a      	adds	r2, r3, #4
 800446e:	602a      	str	r2, [r5, #0]
 8004470:	681d      	ldr	r5, [r3, #0]
 8004472:	6862      	ldr	r2, [r4, #4]
 8004474:	4628      	mov	r0, r5
 8004476:	f000 fed5 	bl	8005224 <memchr>
 800447a:	b108      	cbz	r0, 8004480 <_printf_i+0x1f4>
 800447c:	1b40      	subs	r0, r0, r5
 800447e:	6060      	str	r0, [r4, #4]
 8004480:	6863      	ldr	r3, [r4, #4]
 8004482:	6123      	str	r3, [r4, #16]
 8004484:	2300      	movs	r3, #0
 8004486:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800448a:	e7a8      	b.n	80043de <_printf_i+0x152>
 800448c:	462a      	mov	r2, r5
 800448e:	4649      	mov	r1, r9
 8004490:	4640      	mov	r0, r8
 8004492:	6923      	ldr	r3, [r4, #16]
 8004494:	47d0      	blx	sl
 8004496:	3001      	adds	r0, #1
 8004498:	d0ab      	beq.n	80043f2 <_printf_i+0x166>
 800449a:	6823      	ldr	r3, [r4, #0]
 800449c:	079b      	lsls	r3, r3, #30
 800449e:	d413      	bmi.n	80044c8 <_printf_i+0x23c>
 80044a0:	68e0      	ldr	r0, [r4, #12]
 80044a2:	9b03      	ldr	r3, [sp, #12]
 80044a4:	4298      	cmp	r0, r3
 80044a6:	bfb8      	it	lt
 80044a8:	4618      	movlt	r0, r3
 80044aa:	e7a4      	b.n	80043f6 <_printf_i+0x16a>
 80044ac:	2301      	movs	r3, #1
 80044ae:	4632      	mov	r2, r6
 80044b0:	4649      	mov	r1, r9
 80044b2:	4640      	mov	r0, r8
 80044b4:	47d0      	blx	sl
 80044b6:	3001      	adds	r0, #1
 80044b8:	d09b      	beq.n	80043f2 <_printf_i+0x166>
 80044ba:	3501      	adds	r5, #1
 80044bc:	68e3      	ldr	r3, [r4, #12]
 80044be:	9903      	ldr	r1, [sp, #12]
 80044c0:	1a5b      	subs	r3, r3, r1
 80044c2:	42ab      	cmp	r3, r5
 80044c4:	dcf2      	bgt.n	80044ac <_printf_i+0x220>
 80044c6:	e7eb      	b.n	80044a0 <_printf_i+0x214>
 80044c8:	2500      	movs	r5, #0
 80044ca:	f104 0619 	add.w	r6, r4, #25
 80044ce:	e7f5      	b.n	80044bc <_printf_i+0x230>
 80044d0:	08006ad2 	.word	0x08006ad2
 80044d4:	08006ae3 	.word	0x08006ae3

080044d8 <siprintf>:
 80044d8:	b40e      	push	{r1, r2, r3}
 80044da:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80044de:	b500      	push	{lr}
 80044e0:	b09c      	sub	sp, #112	; 0x70
 80044e2:	ab1d      	add	r3, sp, #116	; 0x74
 80044e4:	9002      	str	r0, [sp, #8]
 80044e6:	9006      	str	r0, [sp, #24]
 80044e8:	9107      	str	r1, [sp, #28]
 80044ea:	9104      	str	r1, [sp, #16]
 80044ec:	4808      	ldr	r0, [pc, #32]	; (8004510 <siprintf+0x38>)
 80044ee:	4909      	ldr	r1, [pc, #36]	; (8004514 <siprintf+0x3c>)
 80044f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80044f4:	9105      	str	r1, [sp, #20]
 80044f6:	6800      	ldr	r0, [r0, #0]
 80044f8:	a902      	add	r1, sp, #8
 80044fa:	9301      	str	r3, [sp, #4]
 80044fc:	f001 fb7c 	bl	8005bf8 <_svfiprintf_r>
 8004500:	2200      	movs	r2, #0
 8004502:	9b02      	ldr	r3, [sp, #8]
 8004504:	701a      	strb	r2, [r3, #0]
 8004506:	b01c      	add	sp, #112	; 0x70
 8004508:	f85d eb04 	ldr.w	lr, [sp], #4
 800450c:	b003      	add	sp, #12
 800450e:	4770      	bx	lr
 8004510:	2000001c 	.word	0x2000001c
 8004514:	ffff0208 	.word	0xffff0208

08004518 <quorem>:
 8004518:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800451c:	6903      	ldr	r3, [r0, #16]
 800451e:	690c      	ldr	r4, [r1, #16]
 8004520:	4607      	mov	r7, r0
 8004522:	42a3      	cmp	r3, r4
 8004524:	f2c0 8082 	blt.w	800462c <quorem+0x114>
 8004528:	3c01      	subs	r4, #1
 800452a:	f100 0514 	add.w	r5, r0, #20
 800452e:	f101 0814 	add.w	r8, r1, #20
 8004532:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004536:	9301      	str	r3, [sp, #4]
 8004538:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800453c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004540:	3301      	adds	r3, #1
 8004542:	429a      	cmp	r2, r3
 8004544:	fbb2 f6f3 	udiv	r6, r2, r3
 8004548:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800454c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004550:	d331      	bcc.n	80045b6 <quorem+0x9e>
 8004552:	f04f 0e00 	mov.w	lr, #0
 8004556:	4640      	mov	r0, r8
 8004558:	46ac      	mov	ip, r5
 800455a:	46f2      	mov	sl, lr
 800455c:	f850 2b04 	ldr.w	r2, [r0], #4
 8004560:	b293      	uxth	r3, r2
 8004562:	fb06 e303 	mla	r3, r6, r3, lr
 8004566:	0c12      	lsrs	r2, r2, #16
 8004568:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800456c:	b29b      	uxth	r3, r3
 800456e:	fb06 e202 	mla	r2, r6, r2, lr
 8004572:	ebaa 0303 	sub.w	r3, sl, r3
 8004576:	f8dc a000 	ldr.w	sl, [ip]
 800457a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800457e:	fa1f fa8a 	uxth.w	sl, sl
 8004582:	4453      	add	r3, sl
 8004584:	f8dc a000 	ldr.w	sl, [ip]
 8004588:	b292      	uxth	r2, r2
 800458a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800458e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004592:	b29b      	uxth	r3, r3
 8004594:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004598:	4581      	cmp	r9, r0
 800459a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800459e:	f84c 3b04 	str.w	r3, [ip], #4
 80045a2:	d2db      	bcs.n	800455c <quorem+0x44>
 80045a4:	f855 300b 	ldr.w	r3, [r5, fp]
 80045a8:	b92b      	cbnz	r3, 80045b6 <quorem+0x9e>
 80045aa:	9b01      	ldr	r3, [sp, #4]
 80045ac:	3b04      	subs	r3, #4
 80045ae:	429d      	cmp	r5, r3
 80045b0:	461a      	mov	r2, r3
 80045b2:	d32f      	bcc.n	8004614 <quorem+0xfc>
 80045b4:	613c      	str	r4, [r7, #16]
 80045b6:	4638      	mov	r0, r7
 80045b8:	f001 f8ce 	bl	8005758 <__mcmp>
 80045bc:	2800      	cmp	r0, #0
 80045be:	db25      	blt.n	800460c <quorem+0xf4>
 80045c0:	4628      	mov	r0, r5
 80045c2:	f04f 0c00 	mov.w	ip, #0
 80045c6:	3601      	adds	r6, #1
 80045c8:	f858 1b04 	ldr.w	r1, [r8], #4
 80045cc:	f8d0 e000 	ldr.w	lr, [r0]
 80045d0:	b28b      	uxth	r3, r1
 80045d2:	ebac 0303 	sub.w	r3, ip, r3
 80045d6:	fa1f f28e 	uxth.w	r2, lr
 80045da:	4413      	add	r3, r2
 80045dc:	0c0a      	lsrs	r2, r1, #16
 80045de:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80045e2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80045ec:	45c1      	cmp	r9, r8
 80045ee:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80045f2:	f840 3b04 	str.w	r3, [r0], #4
 80045f6:	d2e7      	bcs.n	80045c8 <quorem+0xb0>
 80045f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80045fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004600:	b922      	cbnz	r2, 800460c <quorem+0xf4>
 8004602:	3b04      	subs	r3, #4
 8004604:	429d      	cmp	r5, r3
 8004606:	461a      	mov	r2, r3
 8004608:	d30a      	bcc.n	8004620 <quorem+0x108>
 800460a:	613c      	str	r4, [r7, #16]
 800460c:	4630      	mov	r0, r6
 800460e:	b003      	add	sp, #12
 8004610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004614:	6812      	ldr	r2, [r2, #0]
 8004616:	3b04      	subs	r3, #4
 8004618:	2a00      	cmp	r2, #0
 800461a:	d1cb      	bne.n	80045b4 <quorem+0x9c>
 800461c:	3c01      	subs	r4, #1
 800461e:	e7c6      	b.n	80045ae <quorem+0x96>
 8004620:	6812      	ldr	r2, [r2, #0]
 8004622:	3b04      	subs	r3, #4
 8004624:	2a00      	cmp	r2, #0
 8004626:	d1f0      	bne.n	800460a <quorem+0xf2>
 8004628:	3c01      	subs	r4, #1
 800462a:	e7eb      	b.n	8004604 <quorem+0xec>
 800462c:	2000      	movs	r0, #0
 800462e:	e7ee      	b.n	800460e <quorem+0xf6>

08004630 <_dtoa_r>:
 8004630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004634:	4616      	mov	r6, r2
 8004636:	461f      	mov	r7, r3
 8004638:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800463a:	b099      	sub	sp, #100	; 0x64
 800463c:	4605      	mov	r5, r0
 800463e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004642:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8004646:	b974      	cbnz	r4, 8004666 <_dtoa_r+0x36>
 8004648:	2010      	movs	r0, #16
 800464a:	f000 fde3 	bl	8005214 <malloc>
 800464e:	4602      	mov	r2, r0
 8004650:	6268      	str	r0, [r5, #36]	; 0x24
 8004652:	b920      	cbnz	r0, 800465e <_dtoa_r+0x2e>
 8004654:	21ea      	movs	r1, #234	; 0xea
 8004656:	4ba8      	ldr	r3, [pc, #672]	; (80048f8 <_dtoa_r+0x2c8>)
 8004658:	48a8      	ldr	r0, [pc, #672]	; (80048fc <_dtoa_r+0x2cc>)
 800465a:	f001 fbdd 	bl	8005e18 <__assert_func>
 800465e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004662:	6004      	str	r4, [r0, #0]
 8004664:	60c4      	str	r4, [r0, #12]
 8004666:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004668:	6819      	ldr	r1, [r3, #0]
 800466a:	b151      	cbz	r1, 8004682 <_dtoa_r+0x52>
 800466c:	685a      	ldr	r2, [r3, #4]
 800466e:	2301      	movs	r3, #1
 8004670:	4093      	lsls	r3, r2
 8004672:	604a      	str	r2, [r1, #4]
 8004674:	608b      	str	r3, [r1, #8]
 8004676:	4628      	mov	r0, r5
 8004678:	f000 fe30 	bl	80052dc <_Bfree>
 800467c:	2200      	movs	r2, #0
 800467e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004680:	601a      	str	r2, [r3, #0]
 8004682:	1e3b      	subs	r3, r7, #0
 8004684:	bfaf      	iteee	ge
 8004686:	2300      	movge	r3, #0
 8004688:	2201      	movlt	r2, #1
 800468a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800468e:	9305      	strlt	r3, [sp, #20]
 8004690:	bfa8      	it	ge
 8004692:	f8c8 3000 	strge.w	r3, [r8]
 8004696:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800469a:	4b99      	ldr	r3, [pc, #612]	; (8004900 <_dtoa_r+0x2d0>)
 800469c:	bfb8      	it	lt
 800469e:	f8c8 2000 	strlt.w	r2, [r8]
 80046a2:	ea33 0309 	bics.w	r3, r3, r9
 80046a6:	d119      	bne.n	80046dc <_dtoa_r+0xac>
 80046a8:	f242 730f 	movw	r3, #9999	; 0x270f
 80046ac:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80046ae:	6013      	str	r3, [r2, #0]
 80046b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80046b4:	4333      	orrs	r3, r6
 80046b6:	f000 857f 	beq.w	80051b8 <_dtoa_r+0xb88>
 80046ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80046bc:	b953      	cbnz	r3, 80046d4 <_dtoa_r+0xa4>
 80046be:	4b91      	ldr	r3, [pc, #580]	; (8004904 <_dtoa_r+0x2d4>)
 80046c0:	e022      	b.n	8004708 <_dtoa_r+0xd8>
 80046c2:	4b91      	ldr	r3, [pc, #580]	; (8004908 <_dtoa_r+0x2d8>)
 80046c4:	9303      	str	r3, [sp, #12]
 80046c6:	3308      	adds	r3, #8
 80046c8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80046ca:	6013      	str	r3, [r2, #0]
 80046cc:	9803      	ldr	r0, [sp, #12]
 80046ce:	b019      	add	sp, #100	; 0x64
 80046d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046d4:	4b8b      	ldr	r3, [pc, #556]	; (8004904 <_dtoa_r+0x2d4>)
 80046d6:	9303      	str	r3, [sp, #12]
 80046d8:	3303      	adds	r3, #3
 80046da:	e7f5      	b.n	80046c8 <_dtoa_r+0x98>
 80046dc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80046e0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80046e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80046e8:	2200      	movs	r2, #0
 80046ea:	2300      	movs	r3, #0
 80046ec:	f7fc f95c 	bl	80009a8 <__aeabi_dcmpeq>
 80046f0:	4680      	mov	r8, r0
 80046f2:	b158      	cbz	r0, 800470c <_dtoa_r+0xdc>
 80046f4:	2301      	movs	r3, #1
 80046f6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80046f8:	6013      	str	r3, [r2, #0]
 80046fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	f000 8558 	beq.w	80051b2 <_dtoa_r+0xb82>
 8004702:	4882      	ldr	r0, [pc, #520]	; (800490c <_dtoa_r+0x2dc>)
 8004704:	6018      	str	r0, [r3, #0]
 8004706:	1e43      	subs	r3, r0, #1
 8004708:	9303      	str	r3, [sp, #12]
 800470a:	e7df      	b.n	80046cc <_dtoa_r+0x9c>
 800470c:	ab16      	add	r3, sp, #88	; 0x58
 800470e:	9301      	str	r3, [sp, #4]
 8004710:	ab17      	add	r3, sp, #92	; 0x5c
 8004712:	9300      	str	r3, [sp, #0]
 8004714:	4628      	mov	r0, r5
 8004716:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800471a:	f001 f8c5 	bl	80058a8 <__d2b>
 800471e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004722:	4683      	mov	fp, r0
 8004724:	2c00      	cmp	r4, #0
 8004726:	d07f      	beq.n	8004828 <_dtoa_r+0x1f8>
 8004728:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800472c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800472e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004732:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004736:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800473a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800473e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8004742:	2200      	movs	r2, #0
 8004744:	4b72      	ldr	r3, [pc, #456]	; (8004910 <_dtoa_r+0x2e0>)
 8004746:	f7fb fd0f 	bl	8000168 <__aeabi_dsub>
 800474a:	a365      	add	r3, pc, #404	; (adr r3, 80048e0 <_dtoa_r+0x2b0>)
 800474c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004750:	f7fb fec2 	bl	80004d8 <__aeabi_dmul>
 8004754:	a364      	add	r3, pc, #400	; (adr r3, 80048e8 <_dtoa_r+0x2b8>)
 8004756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800475a:	f7fb fd07 	bl	800016c <__adddf3>
 800475e:	4606      	mov	r6, r0
 8004760:	4620      	mov	r0, r4
 8004762:	460f      	mov	r7, r1
 8004764:	f7fb fe4e 	bl	8000404 <__aeabi_i2d>
 8004768:	a361      	add	r3, pc, #388	; (adr r3, 80048f0 <_dtoa_r+0x2c0>)
 800476a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800476e:	f7fb feb3 	bl	80004d8 <__aeabi_dmul>
 8004772:	4602      	mov	r2, r0
 8004774:	460b      	mov	r3, r1
 8004776:	4630      	mov	r0, r6
 8004778:	4639      	mov	r1, r7
 800477a:	f7fb fcf7 	bl	800016c <__adddf3>
 800477e:	4606      	mov	r6, r0
 8004780:	460f      	mov	r7, r1
 8004782:	f7fc f959 	bl	8000a38 <__aeabi_d2iz>
 8004786:	2200      	movs	r2, #0
 8004788:	4682      	mov	sl, r0
 800478a:	2300      	movs	r3, #0
 800478c:	4630      	mov	r0, r6
 800478e:	4639      	mov	r1, r7
 8004790:	f7fc f914 	bl	80009bc <__aeabi_dcmplt>
 8004794:	b148      	cbz	r0, 80047aa <_dtoa_r+0x17a>
 8004796:	4650      	mov	r0, sl
 8004798:	f7fb fe34 	bl	8000404 <__aeabi_i2d>
 800479c:	4632      	mov	r2, r6
 800479e:	463b      	mov	r3, r7
 80047a0:	f7fc f902 	bl	80009a8 <__aeabi_dcmpeq>
 80047a4:	b908      	cbnz	r0, 80047aa <_dtoa_r+0x17a>
 80047a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80047aa:	f1ba 0f16 	cmp.w	sl, #22
 80047ae:	d858      	bhi.n	8004862 <_dtoa_r+0x232>
 80047b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80047b4:	4b57      	ldr	r3, [pc, #348]	; (8004914 <_dtoa_r+0x2e4>)
 80047b6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80047ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047be:	f7fc f8fd 	bl	80009bc <__aeabi_dcmplt>
 80047c2:	2800      	cmp	r0, #0
 80047c4:	d04f      	beq.n	8004866 <_dtoa_r+0x236>
 80047c6:	2300      	movs	r3, #0
 80047c8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80047cc:	930f      	str	r3, [sp, #60]	; 0x3c
 80047ce:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80047d0:	1b1c      	subs	r4, r3, r4
 80047d2:	1e63      	subs	r3, r4, #1
 80047d4:	9309      	str	r3, [sp, #36]	; 0x24
 80047d6:	bf49      	itett	mi
 80047d8:	f1c4 0301 	rsbmi	r3, r4, #1
 80047dc:	2300      	movpl	r3, #0
 80047de:	9306      	strmi	r3, [sp, #24]
 80047e0:	2300      	movmi	r3, #0
 80047e2:	bf54      	ite	pl
 80047e4:	9306      	strpl	r3, [sp, #24]
 80047e6:	9309      	strmi	r3, [sp, #36]	; 0x24
 80047e8:	f1ba 0f00 	cmp.w	sl, #0
 80047ec:	db3d      	blt.n	800486a <_dtoa_r+0x23a>
 80047ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047f0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80047f4:	4453      	add	r3, sl
 80047f6:	9309      	str	r3, [sp, #36]	; 0x24
 80047f8:	2300      	movs	r3, #0
 80047fa:	930a      	str	r3, [sp, #40]	; 0x28
 80047fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80047fe:	2b09      	cmp	r3, #9
 8004800:	f200 808c 	bhi.w	800491c <_dtoa_r+0x2ec>
 8004804:	2b05      	cmp	r3, #5
 8004806:	bfc4      	itt	gt
 8004808:	3b04      	subgt	r3, #4
 800480a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800480c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800480e:	bfc8      	it	gt
 8004810:	2400      	movgt	r4, #0
 8004812:	f1a3 0302 	sub.w	r3, r3, #2
 8004816:	bfd8      	it	le
 8004818:	2401      	movle	r4, #1
 800481a:	2b03      	cmp	r3, #3
 800481c:	f200 808a 	bhi.w	8004934 <_dtoa_r+0x304>
 8004820:	e8df f003 	tbb	[pc, r3]
 8004824:	5b4d4f2d 	.word	0x5b4d4f2d
 8004828:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800482c:	441c      	add	r4, r3
 800482e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004832:	2b20      	cmp	r3, #32
 8004834:	bfc3      	ittte	gt
 8004836:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800483a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800483e:	fa09 f303 	lslgt.w	r3, r9, r3
 8004842:	f1c3 0320 	rsble	r3, r3, #32
 8004846:	bfc6      	itte	gt
 8004848:	fa26 f000 	lsrgt.w	r0, r6, r0
 800484c:	4318      	orrgt	r0, r3
 800484e:	fa06 f003 	lslle.w	r0, r6, r3
 8004852:	f7fb fdc7 	bl	80003e4 <__aeabi_ui2d>
 8004856:	2301      	movs	r3, #1
 8004858:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800485c:	3c01      	subs	r4, #1
 800485e:	9313      	str	r3, [sp, #76]	; 0x4c
 8004860:	e76f      	b.n	8004742 <_dtoa_r+0x112>
 8004862:	2301      	movs	r3, #1
 8004864:	e7b2      	b.n	80047cc <_dtoa_r+0x19c>
 8004866:	900f      	str	r0, [sp, #60]	; 0x3c
 8004868:	e7b1      	b.n	80047ce <_dtoa_r+0x19e>
 800486a:	9b06      	ldr	r3, [sp, #24]
 800486c:	eba3 030a 	sub.w	r3, r3, sl
 8004870:	9306      	str	r3, [sp, #24]
 8004872:	f1ca 0300 	rsb	r3, sl, #0
 8004876:	930a      	str	r3, [sp, #40]	; 0x28
 8004878:	2300      	movs	r3, #0
 800487a:	930e      	str	r3, [sp, #56]	; 0x38
 800487c:	e7be      	b.n	80047fc <_dtoa_r+0x1cc>
 800487e:	2300      	movs	r3, #0
 8004880:	930b      	str	r3, [sp, #44]	; 0x2c
 8004882:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004884:	2b00      	cmp	r3, #0
 8004886:	dc58      	bgt.n	800493a <_dtoa_r+0x30a>
 8004888:	f04f 0901 	mov.w	r9, #1
 800488c:	464b      	mov	r3, r9
 800488e:	f8cd 9020 	str.w	r9, [sp, #32]
 8004892:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8004896:	2200      	movs	r2, #0
 8004898:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800489a:	6042      	str	r2, [r0, #4]
 800489c:	2204      	movs	r2, #4
 800489e:	f102 0614 	add.w	r6, r2, #20
 80048a2:	429e      	cmp	r6, r3
 80048a4:	6841      	ldr	r1, [r0, #4]
 80048a6:	d94e      	bls.n	8004946 <_dtoa_r+0x316>
 80048a8:	4628      	mov	r0, r5
 80048aa:	f000 fcd7 	bl	800525c <_Balloc>
 80048ae:	9003      	str	r0, [sp, #12]
 80048b0:	2800      	cmp	r0, #0
 80048b2:	d14c      	bne.n	800494e <_dtoa_r+0x31e>
 80048b4:	4602      	mov	r2, r0
 80048b6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80048ba:	4b17      	ldr	r3, [pc, #92]	; (8004918 <_dtoa_r+0x2e8>)
 80048bc:	e6cc      	b.n	8004658 <_dtoa_r+0x28>
 80048be:	2301      	movs	r3, #1
 80048c0:	e7de      	b.n	8004880 <_dtoa_r+0x250>
 80048c2:	2300      	movs	r3, #0
 80048c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80048c6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80048c8:	eb0a 0903 	add.w	r9, sl, r3
 80048cc:	f109 0301 	add.w	r3, r9, #1
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	9308      	str	r3, [sp, #32]
 80048d4:	bfb8      	it	lt
 80048d6:	2301      	movlt	r3, #1
 80048d8:	e7dd      	b.n	8004896 <_dtoa_r+0x266>
 80048da:	2301      	movs	r3, #1
 80048dc:	e7f2      	b.n	80048c4 <_dtoa_r+0x294>
 80048de:	bf00      	nop
 80048e0:	636f4361 	.word	0x636f4361
 80048e4:	3fd287a7 	.word	0x3fd287a7
 80048e8:	8b60c8b3 	.word	0x8b60c8b3
 80048ec:	3fc68a28 	.word	0x3fc68a28
 80048f0:	509f79fb 	.word	0x509f79fb
 80048f4:	3fd34413 	.word	0x3fd34413
 80048f8:	08006b01 	.word	0x08006b01
 80048fc:	08006b18 	.word	0x08006b18
 8004900:	7ff00000 	.word	0x7ff00000
 8004904:	08006afd 	.word	0x08006afd
 8004908:	08006af4 	.word	0x08006af4
 800490c:	08006ad1 	.word	0x08006ad1
 8004910:	3ff80000 	.word	0x3ff80000
 8004914:	08006c08 	.word	0x08006c08
 8004918:	08006b73 	.word	0x08006b73
 800491c:	2401      	movs	r4, #1
 800491e:	2300      	movs	r3, #0
 8004920:	940b      	str	r4, [sp, #44]	; 0x2c
 8004922:	9322      	str	r3, [sp, #136]	; 0x88
 8004924:	f04f 39ff 	mov.w	r9, #4294967295
 8004928:	2200      	movs	r2, #0
 800492a:	2312      	movs	r3, #18
 800492c:	f8cd 9020 	str.w	r9, [sp, #32]
 8004930:	9223      	str	r2, [sp, #140]	; 0x8c
 8004932:	e7b0      	b.n	8004896 <_dtoa_r+0x266>
 8004934:	2301      	movs	r3, #1
 8004936:	930b      	str	r3, [sp, #44]	; 0x2c
 8004938:	e7f4      	b.n	8004924 <_dtoa_r+0x2f4>
 800493a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800493e:	464b      	mov	r3, r9
 8004940:	f8cd 9020 	str.w	r9, [sp, #32]
 8004944:	e7a7      	b.n	8004896 <_dtoa_r+0x266>
 8004946:	3101      	adds	r1, #1
 8004948:	6041      	str	r1, [r0, #4]
 800494a:	0052      	lsls	r2, r2, #1
 800494c:	e7a7      	b.n	800489e <_dtoa_r+0x26e>
 800494e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004950:	9a03      	ldr	r2, [sp, #12]
 8004952:	601a      	str	r2, [r3, #0]
 8004954:	9b08      	ldr	r3, [sp, #32]
 8004956:	2b0e      	cmp	r3, #14
 8004958:	f200 80a8 	bhi.w	8004aac <_dtoa_r+0x47c>
 800495c:	2c00      	cmp	r4, #0
 800495e:	f000 80a5 	beq.w	8004aac <_dtoa_r+0x47c>
 8004962:	f1ba 0f00 	cmp.w	sl, #0
 8004966:	dd34      	ble.n	80049d2 <_dtoa_r+0x3a2>
 8004968:	4a9a      	ldr	r2, [pc, #616]	; (8004bd4 <_dtoa_r+0x5a4>)
 800496a:	f00a 030f 	and.w	r3, sl, #15
 800496e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004972:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004976:	e9d3 3400 	ldrd	r3, r4, [r3]
 800497a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800497e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8004982:	d016      	beq.n	80049b2 <_dtoa_r+0x382>
 8004984:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004988:	4b93      	ldr	r3, [pc, #588]	; (8004bd8 <_dtoa_r+0x5a8>)
 800498a:	2703      	movs	r7, #3
 800498c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004990:	f7fb fecc 	bl	800072c <__aeabi_ddiv>
 8004994:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004998:	f004 040f 	and.w	r4, r4, #15
 800499c:	4e8e      	ldr	r6, [pc, #568]	; (8004bd8 <_dtoa_r+0x5a8>)
 800499e:	b954      	cbnz	r4, 80049b6 <_dtoa_r+0x386>
 80049a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80049a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049a8:	f7fb fec0 	bl	800072c <__aeabi_ddiv>
 80049ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80049b0:	e029      	b.n	8004a06 <_dtoa_r+0x3d6>
 80049b2:	2702      	movs	r7, #2
 80049b4:	e7f2      	b.n	800499c <_dtoa_r+0x36c>
 80049b6:	07e1      	lsls	r1, r4, #31
 80049b8:	d508      	bpl.n	80049cc <_dtoa_r+0x39c>
 80049ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80049be:	e9d6 2300 	ldrd	r2, r3, [r6]
 80049c2:	f7fb fd89 	bl	80004d8 <__aeabi_dmul>
 80049c6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80049ca:	3701      	adds	r7, #1
 80049cc:	1064      	asrs	r4, r4, #1
 80049ce:	3608      	adds	r6, #8
 80049d0:	e7e5      	b.n	800499e <_dtoa_r+0x36e>
 80049d2:	f000 80a5 	beq.w	8004b20 <_dtoa_r+0x4f0>
 80049d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80049da:	f1ca 0400 	rsb	r4, sl, #0
 80049de:	4b7d      	ldr	r3, [pc, #500]	; (8004bd4 <_dtoa_r+0x5a4>)
 80049e0:	f004 020f 	and.w	r2, r4, #15
 80049e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80049e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ec:	f7fb fd74 	bl	80004d8 <__aeabi_dmul>
 80049f0:	2702      	movs	r7, #2
 80049f2:	2300      	movs	r3, #0
 80049f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80049f8:	4e77      	ldr	r6, [pc, #476]	; (8004bd8 <_dtoa_r+0x5a8>)
 80049fa:	1124      	asrs	r4, r4, #4
 80049fc:	2c00      	cmp	r4, #0
 80049fe:	f040 8084 	bne.w	8004b0a <_dtoa_r+0x4da>
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d1d2      	bne.n	80049ac <_dtoa_r+0x37c>
 8004a06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	f000 808b 	beq.w	8004b24 <_dtoa_r+0x4f4>
 8004a0e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004a12:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004a16:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	4b6f      	ldr	r3, [pc, #444]	; (8004bdc <_dtoa_r+0x5ac>)
 8004a1e:	f7fb ffcd 	bl	80009bc <__aeabi_dcmplt>
 8004a22:	2800      	cmp	r0, #0
 8004a24:	d07e      	beq.n	8004b24 <_dtoa_r+0x4f4>
 8004a26:	9b08      	ldr	r3, [sp, #32]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d07b      	beq.n	8004b24 <_dtoa_r+0x4f4>
 8004a2c:	f1b9 0f00 	cmp.w	r9, #0
 8004a30:	dd38      	ble.n	8004aa4 <_dtoa_r+0x474>
 8004a32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004a36:	2200      	movs	r2, #0
 8004a38:	4b69      	ldr	r3, [pc, #420]	; (8004be0 <_dtoa_r+0x5b0>)
 8004a3a:	f7fb fd4d 	bl	80004d8 <__aeabi_dmul>
 8004a3e:	464c      	mov	r4, r9
 8004a40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a44:	f10a 38ff 	add.w	r8, sl, #4294967295
 8004a48:	3701      	adds	r7, #1
 8004a4a:	4638      	mov	r0, r7
 8004a4c:	f7fb fcda 	bl	8000404 <__aeabi_i2d>
 8004a50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a54:	f7fb fd40 	bl	80004d8 <__aeabi_dmul>
 8004a58:	2200      	movs	r2, #0
 8004a5a:	4b62      	ldr	r3, [pc, #392]	; (8004be4 <_dtoa_r+0x5b4>)
 8004a5c:	f7fb fb86 	bl	800016c <__adddf3>
 8004a60:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004a64:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004a68:	9611      	str	r6, [sp, #68]	; 0x44
 8004a6a:	2c00      	cmp	r4, #0
 8004a6c:	d15d      	bne.n	8004b2a <_dtoa_r+0x4fa>
 8004a6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a72:	2200      	movs	r2, #0
 8004a74:	4b5c      	ldr	r3, [pc, #368]	; (8004be8 <_dtoa_r+0x5b8>)
 8004a76:	f7fb fb77 	bl	8000168 <__aeabi_dsub>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004a82:	4633      	mov	r3, r6
 8004a84:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004a86:	f7fb ffb7 	bl	80009f8 <__aeabi_dcmpgt>
 8004a8a:	2800      	cmp	r0, #0
 8004a8c:	f040 829c 	bne.w	8004fc8 <_dtoa_r+0x998>
 8004a90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a94:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004a96:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004a9a:	f7fb ff8f 	bl	80009bc <__aeabi_dcmplt>
 8004a9e:	2800      	cmp	r0, #0
 8004aa0:	f040 8290 	bne.w	8004fc4 <_dtoa_r+0x994>
 8004aa4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004aa8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004aac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	f2c0 8152 	blt.w	8004d58 <_dtoa_r+0x728>
 8004ab4:	f1ba 0f0e 	cmp.w	sl, #14
 8004ab8:	f300 814e 	bgt.w	8004d58 <_dtoa_r+0x728>
 8004abc:	4b45      	ldr	r3, [pc, #276]	; (8004bd4 <_dtoa_r+0x5a4>)
 8004abe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004ac2:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004ac6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004aca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	f280 80db 	bge.w	8004c88 <_dtoa_r+0x658>
 8004ad2:	9b08      	ldr	r3, [sp, #32]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	f300 80d7 	bgt.w	8004c88 <_dtoa_r+0x658>
 8004ada:	f040 8272 	bne.w	8004fc2 <_dtoa_r+0x992>
 8004ade:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	4b40      	ldr	r3, [pc, #256]	; (8004be8 <_dtoa_r+0x5b8>)
 8004ae6:	f7fb fcf7 	bl	80004d8 <__aeabi_dmul>
 8004aea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004aee:	f7fb ff79 	bl	80009e4 <__aeabi_dcmpge>
 8004af2:	9c08      	ldr	r4, [sp, #32]
 8004af4:	4626      	mov	r6, r4
 8004af6:	2800      	cmp	r0, #0
 8004af8:	f040 8248 	bne.w	8004f8c <_dtoa_r+0x95c>
 8004afc:	2331      	movs	r3, #49	; 0x31
 8004afe:	9f03      	ldr	r7, [sp, #12]
 8004b00:	f10a 0a01 	add.w	sl, sl, #1
 8004b04:	f807 3b01 	strb.w	r3, [r7], #1
 8004b08:	e244      	b.n	8004f94 <_dtoa_r+0x964>
 8004b0a:	07e2      	lsls	r2, r4, #31
 8004b0c:	d505      	bpl.n	8004b1a <_dtoa_r+0x4ea>
 8004b0e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004b12:	f7fb fce1 	bl	80004d8 <__aeabi_dmul>
 8004b16:	2301      	movs	r3, #1
 8004b18:	3701      	adds	r7, #1
 8004b1a:	1064      	asrs	r4, r4, #1
 8004b1c:	3608      	adds	r6, #8
 8004b1e:	e76d      	b.n	80049fc <_dtoa_r+0x3cc>
 8004b20:	2702      	movs	r7, #2
 8004b22:	e770      	b.n	8004a06 <_dtoa_r+0x3d6>
 8004b24:	46d0      	mov	r8, sl
 8004b26:	9c08      	ldr	r4, [sp, #32]
 8004b28:	e78f      	b.n	8004a4a <_dtoa_r+0x41a>
 8004b2a:	9903      	ldr	r1, [sp, #12]
 8004b2c:	4b29      	ldr	r3, [pc, #164]	; (8004bd4 <_dtoa_r+0x5a4>)
 8004b2e:	4421      	add	r1, r4
 8004b30:	9112      	str	r1, [sp, #72]	; 0x48
 8004b32:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004b34:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004b38:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004b3c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004b40:	2900      	cmp	r1, #0
 8004b42:	d055      	beq.n	8004bf0 <_dtoa_r+0x5c0>
 8004b44:	2000      	movs	r0, #0
 8004b46:	4929      	ldr	r1, [pc, #164]	; (8004bec <_dtoa_r+0x5bc>)
 8004b48:	f7fb fdf0 	bl	800072c <__aeabi_ddiv>
 8004b4c:	463b      	mov	r3, r7
 8004b4e:	4632      	mov	r2, r6
 8004b50:	f7fb fb0a 	bl	8000168 <__aeabi_dsub>
 8004b54:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004b58:	9f03      	ldr	r7, [sp, #12]
 8004b5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b5e:	f7fb ff6b 	bl	8000a38 <__aeabi_d2iz>
 8004b62:	4604      	mov	r4, r0
 8004b64:	f7fb fc4e 	bl	8000404 <__aeabi_i2d>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	460b      	mov	r3, r1
 8004b6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b70:	f7fb fafa 	bl	8000168 <__aeabi_dsub>
 8004b74:	4602      	mov	r2, r0
 8004b76:	460b      	mov	r3, r1
 8004b78:	3430      	adds	r4, #48	; 0x30
 8004b7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004b7e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004b82:	f807 4b01 	strb.w	r4, [r7], #1
 8004b86:	f7fb ff19 	bl	80009bc <__aeabi_dcmplt>
 8004b8a:	2800      	cmp	r0, #0
 8004b8c:	d174      	bne.n	8004c78 <_dtoa_r+0x648>
 8004b8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b92:	2000      	movs	r0, #0
 8004b94:	4911      	ldr	r1, [pc, #68]	; (8004bdc <_dtoa_r+0x5ac>)
 8004b96:	f7fb fae7 	bl	8000168 <__aeabi_dsub>
 8004b9a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004b9e:	f7fb ff0d 	bl	80009bc <__aeabi_dcmplt>
 8004ba2:	2800      	cmp	r0, #0
 8004ba4:	f040 80b7 	bne.w	8004d16 <_dtoa_r+0x6e6>
 8004ba8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004baa:	429f      	cmp	r7, r3
 8004bac:	f43f af7a 	beq.w	8004aa4 <_dtoa_r+0x474>
 8004bb0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	4b0a      	ldr	r3, [pc, #40]	; (8004be0 <_dtoa_r+0x5b0>)
 8004bb8:	f7fb fc8e 	bl	80004d8 <__aeabi_dmul>
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004bc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004bc6:	4b06      	ldr	r3, [pc, #24]	; (8004be0 <_dtoa_r+0x5b0>)
 8004bc8:	f7fb fc86 	bl	80004d8 <__aeabi_dmul>
 8004bcc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004bd0:	e7c3      	b.n	8004b5a <_dtoa_r+0x52a>
 8004bd2:	bf00      	nop
 8004bd4:	08006c08 	.word	0x08006c08
 8004bd8:	08006be0 	.word	0x08006be0
 8004bdc:	3ff00000 	.word	0x3ff00000
 8004be0:	40240000 	.word	0x40240000
 8004be4:	401c0000 	.word	0x401c0000
 8004be8:	40140000 	.word	0x40140000
 8004bec:	3fe00000 	.word	0x3fe00000
 8004bf0:	4630      	mov	r0, r6
 8004bf2:	4639      	mov	r1, r7
 8004bf4:	f7fb fc70 	bl	80004d8 <__aeabi_dmul>
 8004bf8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004bfa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004bfe:	9c03      	ldr	r4, [sp, #12]
 8004c00:	9314      	str	r3, [sp, #80]	; 0x50
 8004c02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c06:	f7fb ff17 	bl	8000a38 <__aeabi_d2iz>
 8004c0a:	9015      	str	r0, [sp, #84]	; 0x54
 8004c0c:	f7fb fbfa 	bl	8000404 <__aeabi_i2d>
 8004c10:	4602      	mov	r2, r0
 8004c12:	460b      	mov	r3, r1
 8004c14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c18:	f7fb faa6 	bl	8000168 <__aeabi_dsub>
 8004c1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004c1e:	4606      	mov	r6, r0
 8004c20:	3330      	adds	r3, #48	; 0x30
 8004c22:	f804 3b01 	strb.w	r3, [r4], #1
 8004c26:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004c28:	460f      	mov	r7, r1
 8004c2a:	429c      	cmp	r4, r3
 8004c2c:	f04f 0200 	mov.w	r2, #0
 8004c30:	d124      	bne.n	8004c7c <_dtoa_r+0x64c>
 8004c32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004c36:	4bb0      	ldr	r3, [pc, #704]	; (8004ef8 <_dtoa_r+0x8c8>)
 8004c38:	f7fb fa98 	bl	800016c <__adddf3>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	460b      	mov	r3, r1
 8004c40:	4630      	mov	r0, r6
 8004c42:	4639      	mov	r1, r7
 8004c44:	f7fb fed8 	bl	80009f8 <__aeabi_dcmpgt>
 8004c48:	2800      	cmp	r0, #0
 8004c4a:	d163      	bne.n	8004d14 <_dtoa_r+0x6e4>
 8004c4c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004c50:	2000      	movs	r0, #0
 8004c52:	49a9      	ldr	r1, [pc, #676]	; (8004ef8 <_dtoa_r+0x8c8>)
 8004c54:	f7fb fa88 	bl	8000168 <__aeabi_dsub>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	460b      	mov	r3, r1
 8004c5c:	4630      	mov	r0, r6
 8004c5e:	4639      	mov	r1, r7
 8004c60:	f7fb feac 	bl	80009bc <__aeabi_dcmplt>
 8004c64:	2800      	cmp	r0, #0
 8004c66:	f43f af1d 	beq.w	8004aa4 <_dtoa_r+0x474>
 8004c6a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004c6c:	1e7b      	subs	r3, r7, #1
 8004c6e:	9314      	str	r3, [sp, #80]	; 0x50
 8004c70:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8004c74:	2b30      	cmp	r3, #48	; 0x30
 8004c76:	d0f8      	beq.n	8004c6a <_dtoa_r+0x63a>
 8004c78:	46c2      	mov	sl, r8
 8004c7a:	e03b      	b.n	8004cf4 <_dtoa_r+0x6c4>
 8004c7c:	4b9f      	ldr	r3, [pc, #636]	; (8004efc <_dtoa_r+0x8cc>)
 8004c7e:	f7fb fc2b 	bl	80004d8 <__aeabi_dmul>
 8004c82:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c86:	e7bc      	b.n	8004c02 <_dtoa_r+0x5d2>
 8004c88:	9f03      	ldr	r7, [sp, #12]
 8004c8a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004c8e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004c92:	4640      	mov	r0, r8
 8004c94:	4649      	mov	r1, r9
 8004c96:	f7fb fd49 	bl	800072c <__aeabi_ddiv>
 8004c9a:	f7fb fecd 	bl	8000a38 <__aeabi_d2iz>
 8004c9e:	4604      	mov	r4, r0
 8004ca0:	f7fb fbb0 	bl	8000404 <__aeabi_i2d>
 8004ca4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004ca8:	f7fb fc16 	bl	80004d8 <__aeabi_dmul>
 8004cac:	4602      	mov	r2, r0
 8004cae:	460b      	mov	r3, r1
 8004cb0:	4640      	mov	r0, r8
 8004cb2:	4649      	mov	r1, r9
 8004cb4:	f7fb fa58 	bl	8000168 <__aeabi_dsub>
 8004cb8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004cbc:	f807 6b01 	strb.w	r6, [r7], #1
 8004cc0:	9e03      	ldr	r6, [sp, #12]
 8004cc2:	f8dd c020 	ldr.w	ip, [sp, #32]
 8004cc6:	1bbe      	subs	r6, r7, r6
 8004cc8:	45b4      	cmp	ip, r6
 8004cca:	4602      	mov	r2, r0
 8004ccc:	460b      	mov	r3, r1
 8004cce:	d136      	bne.n	8004d3e <_dtoa_r+0x70e>
 8004cd0:	f7fb fa4c 	bl	800016c <__adddf3>
 8004cd4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004cd8:	4680      	mov	r8, r0
 8004cda:	4689      	mov	r9, r1
 8004cdc:	f7fb fe8c 	bl	80009f8 <__aeabi_dcmpgt>
 8004ce0:	bb58      	cbnz	r0, 8004d3a <_dtoa_r+0x70a>
 8004ce2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004ce6:	4640      	mov	r0, r8
 8004ce8:	4649      	mov	r1, r9
 8004cea:	f7fb fe5d 	bl	80009a8 <__aeabi_dcmpeq>
 8004cee:	b108      	cbz	r0, 8004cf4 <_dtoa_r+0x6c4>
 8004cf0:	07e1      	lsls	r1, r4, #31
 8004cf2:	d422      	bmi.n	8004d3a <_dtoa_r+0x70a>
 8004cf4:	4628      	mov	r0, r5
 8004cf6:	4659      	mov	r1, fp
 8004cf8:	f000 faf0 	bl	80052dc <_Bfree>
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	703b      	strb	r3, [r7, #0]
 8004d00:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004d02:	f10a 0001 	add.w	r0, sl, #1
 8004d06:	6018      	str	r0, [r3, #0]
 8004d08:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	f43f acde 	beq.w	80046cc <_dtoa_r+0x9c>
 8004d10:	601f      	str	r7, [r3, #0]
 8004d12:	e4db      	b.n	80046cc <_dtoa_r+0x9c>
 8004d14:	4627      	mov	r7, r4
 8004d16:	463b      	mov	r3, r7
 8004d18:	461f      	mov	r7, r3
 8004d1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004d1e:	2a39      	cmp	r2, #57	; 0x39
 8004d20:	d107      	bne.n	8004d32 <_dtoa_r+0x702>
 8004d22:	9a03      	ldr	r2, [sp, #12]
 8004d24:	429a      	cmp	r2, r3
 8004d26:	d1f7      	bne.n	8004d18 <_dtoa_r+0x6e8>
 8004d28:	2230      	movs	r2, #48	; 0x30
 8004d2a:	9903      	ldr	r1, [sp, #12]
 8004d2c:	f108 0801 	add.w	r8, r8, #1
 8004d30:	700a      	strb	r2, [r1, #0]
 8004d32:	781a      	ldrb	r2, [r3, #0]
 8004d34:	3201      	adds	r2, #1
 8004d36:	701a      	strb	r2, [r3, #0]
 8004d38:	e79e      	b.n	8004c78 <_dtoa_r+0x648>
 8004d3a:	46d0      	mov	r8, sl
 8004d3c:	e7eb      	b.n	8004d16 <_dtoa_r+0x6e6>
 8004d3e:	2200      	movs	r2, #0
 8004d40:	4b6e      	ldr	r3, [pc, #440]	; (8004efc <_dtoa_r+0x8cc>)
 8004d42:	f7fb fbc9 	bl	80004d8 <__aeabi_dmul>
 8004d46:	2200      	movs	r2, #0
 8004d48:	2300      	movs	r3, #0
 8004d4a:	4680      	mov	r8, r0
 8004d4c:	4689      	mov	r9, r1
 8004d4e:	f7fb fe2b 	bl	80009a8 <__aeabi_dcmpeq>
 8004d52:	2800      	cmp	r0, #0
 8004d54:	d09b      	beq.n	8004c8e <_dtoa_r+0x65e>
 8004d56:	e7cd      	b.n	8004cf4 <_dtoa_r+0x6c4>
 8004d58:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004d5a:	2a00      	cmp	r2, #0
 8004d5c:	f000 80d0 	beq.w	8004f00 <_dtoa_r+0x8d0>
 8004d60:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004d62:	2a01      	cmp	r2, #1
 8004d64:	f300 80ae 	bgt.w	8004ec4 <_dtoa_r+0x894>
 8004d68:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004d6a:	2a00      	cmp	r2, #0
 8004d6c:	f000 80a6 	beq.w	8004ebc <_dtoa_r+0x88c>
 8004d70:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004d74:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004d76:	9f06      	ldr	r7, [sp, #24]
 8004d78:	9a06      	ldr	r2, [sp, #24]
 8004d7a:	2101      	movs	r1, #1
 8004d7c:	441a      	add	r2, r3
 8004d7e:	9206      	str	r2, [sp, #24]
 8004d80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d82:	4628      	mov	r0, r5
 8004d84:	441a      	add	r2, r3
 8004d86:	9209      	str	r2, [sp, #36]	; 0x24
 8004d88:	f000 fb5e 	bl	8005448 <__i2b>
 8004d8c:	4606      	mov	r6, r0
 8004d8e:	2f00      	cmp	r7, #0
 8004d90:	dd0c      	ble.n	8004dac <_dtoa_r+0x77c>
 8004d92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	dd09      	ble.n	8004dac <_dtoa_r+0x77c>
 8004d98:	42bb      	cmp	r3, r7
 8004d9a:	bfa8      	it	ge
 8004d9c:	463b      	movge	r3, r7
 8004d9e:	9a06      	ldr	r2, [sp, #24]
 8004da0:	1aff      	subs	r7, r7, r3
 8004da2:	1ad2      	subs	r2, r2, r3
 8004da4:	9206      	str	r2, [sp, #24]
 8004da6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	9309      	str	r3, [sp, #36]	; 0x24
 8004dac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004dae:	b1f3      	cbz	r3, 8004dee <_dtoa_r+0x7be>
 8004db0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	f000 80a8 	beq.w	8004f08 <_dtoa_r+0x8d8>
 8004db8:	2c00      	cmp	r4, #0
 8004dba:	dd10      	ble.n	8004dde <_dtoa_r+0x7ae>
 8004dbc:	4631      	mov	r1, r6
 8004dbe:	4622      	mov	r2, r4
 8004dc0:	4628      	mov	r0, r5
 8004dc2:	f000 fbff 	bl	80055c4 <__pow5mult>
 8004dc6:	465a      	mov	r2, fp
 8004dc8:	4601      	mov	r1, r0
 8004dca:	4606      	mov	r6, r0
 8004dcc:	4628      	mov	r0, r5
 8004dce:	f000 fb51 	bl	8005474 <__multiply>
 8004dd2:	4680      	mov	r8, r0
 8004dd4:	4659      	mov	r1, fp
 8004dd6:	4628      	mov	r0, r5
 8004dd8:	f000 fa80 	bl	80052dc <_Bfree>
 8004ddc:	46c3      	mov	fp, r8
 8004dde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004de0:	1b1a      	subs	r2, r3, r4
 8004de2:	d004      	beq.n	8004dee <_dtoa_r+0x7be>
 8004de4:	4659      	mov	r1, fp
 8004de6:	4628      	mov	r0, r5
 8004de8:	f000 fbec 	bl	80055c4 <__pow5mult>
 8004dec:	4683      	mov	fp, r0
 8004dee:	2101      	movs	r1, #1
 8004df0:	4628      	mov	r0, r5
 8004df2:	f000 fb29 	bl	8005448 <__i2b>
 8004df6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004df8:	4604      	mov	r4, r0
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	f340 8086 	ble.w	8004f0c <_dtoa_r+0x8dc>
 8004e00:	461a      	mov	r2, r3
 8004e02:	4601      	mov	r1, r0
 8004e04:	4628      	mov	r0, r5
 8004e06:	f000 fbdd 	bl	80055c4 <__pow5mult>
 8004e0a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e0c:	4604      	mov	r4, r0
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	dd7f      	ble.n	8004f12 <_dtoa_r+0x8e2>
 8004e12:	f04f 0800 	mov.w	r8, #0
 8004e16:	6923      	ldr	r3, [r4, #16]
 8004e18:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004e1c:	6918      	ldr	r0, [r3, #16]
 8004e1e:	f000 fac5 	bl	80053ac <__hi0bits>
 8004e22:	f1c0 0020 	rsb	r0, r0, #32
 8004e26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e28:	4418      	add	r0, r3
 8004e2a:	f010 001f 	ands.w	r0, r0, #31
 8004e2e:	f000 8092 	beq.w	8004f56 <_dtoa_r+0x926>
 8004e32:	f1c0 0320 	rsb	r3, r0, #32
 8004e36:	2b04      	cmp	r3, #4
 8004e38:	f340 808a 	ble.w	8004f50 <_dtoa_r+0x920>
 8004e3c:	f1c0 001c 	rsb	r0, r0, #28
 8004e40:	9b06      	ldr	r3, [sp, #24]
 8004e42:	4407      	add	r7, r0
 8004e44:	4403      	add	r3, r0
 8004e46:	9306      	str	r3, [sp, #24]
 8004e48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e4a:	4403      	add	r3, r0
 8004e4c:	9309      	str	r3, [sp, #36]	; 0x24
 8004e4e:	9b06      	ldr	r3, [sp, #24]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	dd05      	ble.n	8004e60 <_dtoa_r+0x830>
 8004e54:	4659      	mov	r1, fp
 8004e56:	461a      	mov	r2, r3
 8004e58:	4628      	mov	r0, r5
 8004e5a:	f000 fc0d 	bl	8005678 <__lshift>
 8004e5e:	4683      	mov	fp, r0
 8004e60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	dd05      	ble.n	8004e72 <_dtoa_r+0x842>
 8004e66:	4621      	mov	r1, r4
 8004e68:	461a      	mov	r2, r3
 8004e6a:	4628      	mov	r0, r5
 8004e6c:	f000 fc04 	bl	8005678 <__lshift>
 8004e70:	4604      	mov	r4, r0
 8004e72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d070      	beq.n	8004f5a <_dtoa_r+0x92a>
 8004e78:	4621      	mov	r1, r4
 8004e7a:	4658      	mov	r0, fp
 8004e7c:	f000 fc6c 	bl	8005758 <__mcmp>
 8004e80:	2800      	cmp	r0, #0
 8004e82:	da6a      	bge.n	8004f5a <_dtoa_r+0x92a>
 8004e84:	2300      	movs	r3, #0
 8004e86:	4659      	mov	r1, fp
 8004e88:	220a      	movs	r2, #10
 8004e8a:	4628      	mov	r0, r5
 8004e8c:	f000 fa48 	bl	8005320 <__multadd>
 8004e90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e92:	4683      	mov	fp, r0
 8004e94:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	f000 8194 	beq.w	80051c6 <_dtoa_r+0xb96>
 8004e9e:	4631      	mov	r1, r6
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	220a      	movs	r2, #10
 8004ea4:	4628      	mov	r0, r5
 8004ea6:	f000 fa3b 	bl	8005320 <__multadd>
 8004eaa:	f1b9 0f00 	cmp.w	r9, #0
 8004eae:	4606      	mov	r6, r0
 8004eb0:	f300 8093 	bgt.w	8004fda <_dtoa_r+0x9aa>
 8004eb4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	dc57      	bgt.n	8004f6a <_dtoa_r+0x93a>
 8004eba:	e08e      	b.n	8004fda <_dtoa_r+0x9aa>
 8004ebc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004ebe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004ec2:	e757      	b.n	8004d74 <_dtoa_r+0x744>
 8004ec4:	9b08      	ldr	r3, [sp, #32]
 8004ec6:	1e5c      	subs	r4, r3, #1
 8004ec8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004eca:	42a3      	cmp	r3, r4
 8004ecc:	bfb7      	itett	lt
 8004ece:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004ed0:	1b1c      	subge	r4, r3, r4
 8004ed2:	1ae2      	sublt	r2, r4, r3
 8004ed4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004ed6:	bfbe      	ittt	lt
 8004ed8:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004eda:	189b      	addlt	r3, r3, r2
 8004edc:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004ede:	9b08      	ldr	r3, [sp, #32]
 8004ee0:	bfb8      	it	lt
 8004ee2:	2400      	movlt	r4, #0
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	bfbb      	ittet	lt
 8004ee8:	9b06      	ldrlt	r3, [sp, #24]
 8004eea:	9a08      	ldrlt	r2, [sp, #32]
 8004eec:	9f06      	ldrge	r7, [sp, #24]
 8004eee:	1a9f      	sublt	r7, r3, r2
 8004ef0:	bfac      	ite	ge
 8004ef2:	9b08      	ldrge	r3, [sp, #32]
 8004ef4:	2300      	movlt	r3, #0
 8004ef6:	e73f      	b.n	8004d78 <_dtoa_r+0x748>
 8004ef8:	3fe00000 	.word	0x3fe00000
 8004efc:	40240000 	.word	0x40240000
 8004f00:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004f02:	9f06      	ldr	r7, [sp, #24]
 8004f04:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004f06:	e742      	b.n	8004d8e <_dtoa_r+0x75e>
 8004f08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f0a:	e76b      	b.n	8004de4 <_dtoa_r+0x7b4>
 8004f0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	dc19      	bgt.n	8004f46 <_dtoa_r+0x916>
 8004f12:	9b04      	ldr	r3, [sp, #16]
 8004f14:	b9bb      	cbnz	r3, 8004f46 <_dtoa_r+0x916>
 8004f16:	9b05      	ldr	r3, [sp, #20]
 8004f18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f1c:	b99b      	cbnz	r3, 8004f46 <_dtoa_r+0x916>
 8004f1e:	9b05      	ldr	r3, [sp, #20]
 8004f20:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004f24:	0d1b      	lsrs	r3, r3, #20
 8004f26:	051b      	lsls	r3, r3, #20
 8004f28:	b183      	cbz	r3, 8004f4c <_dtoa_r+0x91c>
 8004f2a:	f04f 0801 	mov.w	r8, #1
 8004f2e:	9b06      	ldr	r3, [sp, #24]
 8004f30:	3301      	adds	r3, #1
 8004f32:	9306      	str	r3, [sp, #24]
 8004f34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f36:	3301      	adds	r3, #1
 8004f38:	9309      	str	r3, [sp, #36]	; 0x24
 8004f3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	f47f af6a 	bne.w	8004e16 <_dtoa_r+0x7e6>
 8004f42:	2001      	movs	r0, #1
 8004f44:	e76f      	b.n	8004e26 <_dtoa_r+0x7f6>
 8004f46:	f04f 0800 	mov.w	r8, #0
 8004f4a:	e7f6      	b.n	8004f3a <_dtoa_r+0x90a>
 8004f4c:	4698      	mov	r8, r3
 8004f4e:	e7f4      	b.n	8004f3a <_dtoa_r+0x90a>
 8004f50:	f43f af7d 	beq.w	8004e4e <_dtoa_r+0x81e>
 8004f54:	4618      	mov	r0, r3
 8004f56:	301c      	adds	r0, #28
 8004f58:	e772      	b.n	8004e40 <_dtoa_r+0x810>
 8004f5a:	9b08      	ldr	r3, [sp, #32]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	dc36      	bgt.n	8004fce <_dtoa_r+0x99e>
 8004f60:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f62:	2b02      	cmp	r3, #2
 8004f64:	dd33      	ble.n	8004fce <_dtoa_r+0x99e>
 8004f66:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004f6a:	f1b9 0f00 	cmp.w	r9, #0
 8004f6e:	d10d      	bne.n	8004f8c <_dtoa_r+0x95c>
 8004f70:	4621      	mov	r1, r4
 8004f72:	464b      	mov	r3, r9
 8004f74:	2205      	movs	r2, #5
 8004f76:	4628      	mov	r0, r5
 8004f78:	f000 f9d2 	bl	8005320 <__multadd>
 8004f7c:	4601      	mov	r1, r0
 8004f7e:	4604      	mov	r4, r0
 8004f80:	4658      	mov	r0, fp
 8004f82:	f000 fbe9 	bl	8005758 <__mcmp>
 8004f86:	2800      	cmp	r0, #0
 8004f88:	f73f adb8 	bgt.w	8004afc <_dtoa_r+0x4cc>
 8004f8c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004f8e:	9f03      	ldr	r7, [sp, #12]
 8004f90:	ea6f 0a03 	mvn.w	sl, r3
 8004f94:	f04f 0800 	mov.w	r8, #0
 8004f98:	4621      	mov	r1, r4
 8004f9a:	4628      	mov	r0, r5
 8004f9c:	f000 f99e 	bl	80052dc <_Bfree>
 8004fa0:	2e00      	cmp	r6, #0
 8004fa2:	f43f aea7 	beq.w	8004cf4 <_dtoa_r+0x6c4>
 8004fa6:	f1b8 0f00 	cmp.w	r8, #0
 8004faa:	d005      	beq.n	8004fb8 <_dtoa_r+0x988>
 8004fac:	45b0      	cmp	r8, r6
 8004fae:	d003      	beq.n	8004fb8 <_dtoa_r+0x988>
 8004fb0:	4641      	mov	r1, r8
 8004fb2:	4628      	mov	r0, r5
 8004fb4:	f000 f992 	bl	80052dc <_Bfree>
 8004fb8:	4631      	mov	r1, r6
 8004fba:	4628      	mov	r0, r5
 8004fbc:	f000 f98e 	bl	80052dc <_Bfree>
 8004fc0:	e698      	b.n	8004cf4 <_dtoa_r+0x6c4>
 8004fc2:	2400      	movs	r4, #0
 8004fc4:	4626      	mov	r6, r4
 8004fc6:	e7e1      	b.n	8004f8c <_dtoa_r+0x95c>
 8004fc8:	46c2      	mov	sl, r8
 8004fca:	4626      	mov	r6, r4
 8004fcc:	e596      	b.n	8004afc <_dtoa_r+0x4cc>
 8004fce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fd0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	f000 80fd 	beq.w	80051d4 <_dtoa_r+0xba4>
 8004fda:	2f00      	cmp	r7, #0
 8004fdc:	dd05      	ble.n	8004fea <_dtoa_r+0x9ba>
 8004fde:	4631      	mov	r1, r6
 8004fe0:	463a      	mov	r2, r7
 8004fe2:	4628      	mov	r0, r5
 8004fe4:	f000 fb48 	bl	8005678 <__lshift>
 8004fe8:	4606      	mov	r6, r0
 8004fea:	f1b8 0f00 	cmp.w	r8, #0
 8004fee:	d05c      	beq.n	80050aa <_dtoa_r+0xa7a>
 8004ff0:	4628      	mov	r0, r5
 8004ff2:	6871      	ldr	r1, [r6, #4]
 8004ff4:	f000 f932 	bl	800525c <_Balloc>
 8004ff8:	4607      	mov	r7, r0
 8004ffa:	b928      	cbnz	r0, 8005008 <_dtoa_r+0x9d8>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005002:	4b7f      	ldr	r3, [pc, #508]	; (8005200 <_dtoa_r+0xbd0>)
 8005004:	f7ff bb28 	b.w	8004658 <_dtoa_r+0x28>
 8005008:	6932      	ldr	r2, [r6, #16]
 800500a:	f106 010c 	add.w	r1, r6, #12
 800500e:	3202      	adds	r2, #2
 8005010:	0092      	lsls	r2, r2, #2
 8005012:	300c      	adds	r0, #12
 8005014:	f000 f914 	bl	8005240 <memcpy>
 8005018:	2201      	movs	r2, #1
 800501a:	4639      	mov	r1, r7
 800501c:	4628      	mov	r0, r5
 800501e:	f000 fb2b 	bl	8005678 <__lshift>
 8005022:	46b0      	mov	r8, r6
 8005024:	4606      	mov	r6, r0
 8005026:	9b03      	ldr	r3, [sp, #12]
 8005028:	3301      	adds	r3, #1
 800502a:	9308      	str	r3, [sp, #32]
 800502c:	9b03      	ldr	r3, [sp, #12]
 800502e:	444b      	add	r3, r9
 8005030:	930a      	str	r3, [sp, #40]	; 0x28
 8005032:	9b04      	ldr	r3, [sp, #16]
 8005034:	f003 0301 	and.w	r3, r3, #1
 8005038:	9309      	str	r3, [sp, #36]	; 0x24
 800503a:	9b08      	ldr	r3, [sp, #32]
 800503c:	4621      	mov	r1, r4
 800503e:	3b01      	subs	r3, #1
 8005040:	4658      	mov	r0, fp
 8005042:	9304      	str	r3, [sp, #16]
 8005044:	f7ff fa68 	bl	8004518 <quorem>
 8005048:	4603      	mov	r3, r0
 800504a:	4641      	mov	r1, r8
 800504c:	3330      	adds	r3, #48	; 0x30
 800504e:	9006      	str	r0, [sp, #24]
 8005050:	4658      	mov	r0, fp
 8005052:	930b      	str	r3, [sp, #44]	; 0x2c
 8005054:	f000 fb80 	bl	8005758 <__mcmp>
 8005058:	4632      	mov	r2, r6
 800505a:	4681      	mov	r9, r0
 800505c:	4621      	mov	r1, r4
 800505e:	4628      	mov	r0, r5
 8005060:	f000 fb96 	bl	8005790 <__mdiff>
 8005064:	68c2      	ldr	r2, [r0, #12]
 8005066:	4607      	mov	r7, r0
 8005068:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800506a:	bb02      	cbnz	r2, 80050ae <_dtoa_r+0xa7e>
 800506c:	4601      	mov	r1, r0
 800506e:	4658      	mov	r0, fp
 8005070:	f000 fb72 	bl	8005758 <__mcmp>
 8005074:	4602      	mov	r2, r0
 8005076:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005078:	4639      	mov	r1, r7
 800507a:	4628      	mov	r0, r5
 800507c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005080:	f000 f92c 	bl	80052dc <_Bfree>
 8005084:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005086:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005088:	9f08      	ldr	r7, [sp, #32]
 800508a:	ea43 0102 	orr.w	r1, r3, r2
 800508e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005090:	430b      	orrs	r3, r1
 8005092:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005094:	d10d      	bne.n	80050b2 <_dtoa_r+0xa82>
 8005096:	2b39      	cmp	r3, #57	; 0x39
 8005098:	d029      	beq.n	80050ee <_dtoa_r+0xabe>
 800509a:	f1b9 0f00 	cmp.w	r9, #0
 800509e:	dd01      	ble.n	80050a4 <_dtoa_r+0xa74>
 80050a0:	9b06      	ldr	r3, [sp, #24]
 80050a2:	3331      	adds	r3, #49	; 0x31
 80050a4:	9a04      	ldr	r2, [sp, #16]
 80050a6:	7013      	strb	r3, [r2, #0]
 80050a8:	e776      	b.n	8004f98 <_dtoa_r+0x968>
 80050aa:	4630      	mov	r0, r6
 80050ac:	e7b9      	b.n	8005022 <_dtoa_r+0x9f2>
 80050ae:	2201      	movs	r2, #1
 80050b0:	e7e2      	b.n	8005078 <_dtoa_r+0xa48>
 80050b2:	f1b9 0f00 	cmp.w	r9, #0
 80050b6:	db06      	blt.n	80050c6 <_dtoa_r+0xa96>
 80050b8:	9922      	ldr	r1, [sp, #136]	; 0x88
 80050ba:	ea41 0909 	orr.w	r9, r1, r9
 80050be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80050c0:	ea59 0101 	orrs.w	r1, r9, r1
 80050c4:	d120      	bne.n	8005108 <_dtoa_r+0xad8>
 80050c6:	2a00      	cmp	r2, #0
 80050c8:	ddec      	ble.n	80050a4 <_dtoa_r+0xa74>
 80050ca:	4659      	mov	r1, fp
 80050cc:	2201      	movs	r2, #1
 80050ce:	4628      	mov	r0, r5
 80050d0:	9308      	str	r3, [sp, #32]
 80050d2:	f000 fad1 	bl	8005678 <__lshift>
 80050d6:	4621      	mov	r1, r4
 80050d8:	4683      	mov	fp, r0
 80050da:	f000 fb3d 	bl	8005758 <__mcmp>
 80050de:	2800      	cmp	r0, #0
 80050e0:	9b08      	ldr	r3, [sp, #32]
 80050e2:	dc02      	bgt.n	80050ea <_dtoa_r+0xaba>
 80050e4:	d1de      	bne.n	80050a4 <_dtoa_r+0xa74>
 80050e6:	07da      	lsls	r2, r3, #31
 80050e8:	d5dc      	bpl.n	80050a4 <_dtoa_r+0xa74>
 80050ea:	2b39      	cmp	r3, #57	; 0x39
 80050ec:	d1d8      	bne.n	80050a0 <_dtoa_r+0xa70>
 80050ee:	2339      	movs	r3, #57	; 0x39
 80050f0:	9a04      	ldr	r2, [sp, #16]
 80050f2:	7013      	strb	r3, [r2, #0]
 80050f4:	463b      	mov	r3, r7
 80050f6:	461f      	mov	r7, r3
 80050f8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80050fc:	3b01      	subs	r3, #1
 80050fe:	2a39      	cmp	r2, #57	; 0x39
 8005100:	d050      	beq.n	80051a4 <_dtoa_r+0xb74>
 8005102:	3201      	adds	r2, #1
 8005104:	701a      	strb	r2, [r3, #0]
 8005106:	e747      	b.n	8004f98 <_dtoa_r+0x968>
 8005108:	2a00      	cmp	r2, #0
 800510a:	dd03      	ble.n	8005114 <_dtoa_r+0xae4>
 800510c:	2b39      	cmp	r3, #57	; 0x39
 800510e:	d0ee      	beq.n	80050ee <_dtoa_r+0xabe>
 8005110:	3301      	adds	r3, #1
 8005112:	e7c7      	b.n	80050a4 <_dtoa_r+0xa74>
 8005114:	9a08      	ldr	r2, [sp, #32]
 8005116:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005118:	f802 3c01 	strb.w	r3, [r2, #-1]
 800511c:	428a      	cmp	r2, r1
 800511e:	d02a      	beq.n	8005176 <_dtoa_r+0xb46>
 8005120:	4659      	mov	r1, fp
 8005122:	2300      	movs	r3, #0
 8005124:	220a      	movs	r2, #10
 8005126:	4628      	mov	r0, r5
 8005128:	f000 f8fa 	bl	8005320 <__multadd>
 800512c:	45b0      	cmp	r8, r6
 800512e:	4683      	mov	fp, r0
 8005130:	f04f 0300 	mov.w	r3, #0
 8005134:	f04f 020a 	mov.w	r2, #10
 8005138:	4641      	mov	r1, r8
 800513a:	4628      	mov	r0, r5
 800513c:	d107      	bne.n	800514e <_dtoa_r+0xb1e>
 800513e:	f000 f8ef 	bl	8005320 <__multadd>
 8005142:	4680      	mov	r8, r0
 8005144:	4606      	mov	r6, r0
 8005146:	9b08      	ldr	r3, [sp, #32]
 8005148:	3301      	adds	r3, #1
 800514a:	9308      	str	r3, [sp, #32]
 800514c:	e775      	b.n	800503a <_dtoa_r+0xa0a>
 800514e:	f000 f8e7 	bl	8005320 <__multadd>
 8005152:	4631      	mov	r1, r6
 8005154:	4680      	mov	r8, r0
 8005156:	2300      	movs	r3, #0
 8005158:	220a      	movs	r2, #10
 800515a:	4628      	mov	r0, r5
 800515c:	f000 f8e0 	bl	8005320 <__multadd>
 8005160:	4606      	mov	r6, r0
 8005162:	e7f0      	b.n	8005146 <_dtoa_r+0xb16>
 8005164:	f1b9 0f00 	cmp.w	r9, #0
 8005168:	bfcc      	ite	gt
 800516a:	464f      	movgt	r7, r9
 800516c:	2701      	movle	r7, #1
 800516e:	f04f 0800 	mov.w	r8, #0
 8005172:	9a03      	ldr	r2, [sp, #12]
 8005174:	4417      	add	r7, r2
 8005176:	4659      	mov	r1, fp
 8005178:	2201      	movs	r2, #1
 800517a:	4628      	mov	r0, r5
 800517c:	9308      	str	r3, [sp, #32]
 800517e:	f000 fa7b 	bl	8005678 <__lshift>
 8005182:	4621      	mov	r1, r4
 8005184:	4683      	mov	fp, r0
 8005186:	f000 fae7 	bl	8005758 <__mcmp>
 800518a:	2800      	cmp	r0, #0
 800518c:	dcb2      	bgt.n	80050f4 <_dtoa_r+0xac4>
 800518e:	d102      	bne.n	8005196 <_dtoa_r+0xb66>
 8005190:	9b08      	ldr	r3, [sp, #32]
 8005192:	07db      	lsls	r3, r3, #31
 8005194:	d4ae      	bmi.n	80050f4 <_dtoa_r+0xac4>
 8005196:	463b      	mov	r3, r7
 8005198:	461f      	mov	r7, r3
 800519a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800519e:	2a30      	cmp	r2, #48	; 0x30
 80051a0:	d0fa      	beq.n	8005198 <_dtoa_r+0xb68>
 80051a2:	e6f9      	b.n	8004f98 <_dtoa_r+0x968>
 80051a4:	9a03      	ldr	r2, [sp, #12]
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d1a5      	bne.n	80050f6 <_dtoa_r+0xac6>
 80051aa:	2331      	movs	r3, #49	; 0x31
 80051ac:	f10a 0a01 	add.w	sl, sl, #1
 80051b0:	e779      	b.n	80050a6 <_dtoa_r+0xa76>
 80051b2:	4b14      	ldr	r3, [pc, #80]	; (8005204 <_dtoa_r+0xbd4>)
 80051b4:	f7ff baa8 	b.w	8004708 <_dtoa_r+0xd8>
 80051b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	f47f aa81 	bne.w	80046c2 <_dtoa_r+0x92>
 80051c0:	4b11      	ldr	r3, [pc, #68]	; (8005208 <_dtoa_r+0xbd8>)
 80051c2:	f7ff baa1 	b.w	8004708 <_dtoa_r+0xd8>
 80051c6:	f1b9 0f00 	cmp.w	r9, #0
 80051ca:	dc03      	bgt.n	80051d4 <_dtoa_r+0xba4>
 80051cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80051ce:	2b02      	cmp	r3, #2
 80051d0:	f73f aecb 	bgt.w	8004f6a <_dtoa_r+0x93a>
 80051d4:	9f03      	ldr	r7, [sp, #12]
 80051d6:	4621      	mov	r1, r4
 80051d8:	4658      	mov	r0, fp
 80051da:	f7ff f99d 	bl	8004518 <quorem>
 80051de:	9a03      	ldr	r2, [sp, #12]
 80051e0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80051e4:	f807 3b01 	strb.w	r3, [r7], #1
 80051e8:	1aba      	subs	r2, r7, r2
 80051ea:	4591      	cmp	r9, r2
 80051ec:	ddba      	ble.n	8005164 <_dtoa_r+0xb34>
 80051ee:	4659      	mov	r1, fp
 80051f0:	2300      	movs	r3, #0
 80051f2:	220a      	movs	r2, #10
 80051f4:	4628      	mov	r0, r5
 80051f6:	f000 f893 	bl	8005320 <__multadd>
 80051fa:	4683      	mov	fp, r0
 80051fc:	e7eb      	b.n	80051d6 <_dtoa_r+0xba6>
 80051fe:	bf00      	nop
 8005200:	08006b73 	.word	0x08006b73
 8005204:	08006ad0 	.word	0x08006ad0
 8005208:	08006af4 	.word	0x08006af4

0800520c <_localeconv_r>:
 800520c:	4800      	ldr	r0, [pc, #0]	; (8005210 <_localeconv_r+0x4>)
 800520e:	4770      	bx	lr
 8005210:	20000170 	.word	0x20000170

08005214 <malloc>:
 8005214:	4b02      	ldr	r3, [pc, #8]	; (8005220 <malloc+0xc>)
 8005216:	4601      	mov	r1, r0
 8005218:	6818      	ldr	r0, [r3, #0]
 800521a:	f000 bc1d 	b.w	8005a58 <_malloc_r>
 800521e:	bf00      	nop
 8005220:	2000001c 	.word	0x2000001c

08005224 <memchr>:
 8005224:	4603      	mov	r3, r0
 8005226:	b510      	push	{r4, lr}
 8005228:	b2c9      	uxtb	r1, r1
 800522a:	4402      	add	r2, r0
 800522c:	4293      	cmp	r3, r2
 800522e:	4618      	mov	r0, r3
 8005230:	d101      	bne.n	8005236 <memchr+0x12>
 8005232:	2000      	movs	r0, #0
 8005234:	e003      	b.n	800523e <memchr+0x1a>
 8005236:	7804      	ldrb	r4, [r0, #0]
 8005238:	3301      	adds	r3, #1
 800523a:	428c      	cmp	r4, r1
 800523c:	d1f6      	bne.n	800522c <memchr+0x8>
 800523e:	bd10      	pop	{r4, pc}

08005240 <memcpy>:
 8005240:	440a      	add	r2, r1
 8005242:	4291      	cmp	r1, r2
 8005244:	f100 33ff 	add.w	r3, r0, #4294967295
 8005248:	d100      	bne.n	800524c <memcpy+0xc>
 800524a:	4770      	bx	lr
 800524c:	b510      	push	{r4, lr}
 800524e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005252:	4291      	cmp	r1, r2
 8005254:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005258:	d1f9      	bne.n	800524e <memcpy+0xe>
 800525a:	bd10      	pop	{r4, pc}

0800525c <_Balloc>:
 800525c:	b570      	push	{r4, r5, r6, lr}
 800525e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005260:	4604      	mov	r4, r0
 8005262:	460d      	mov	r5, r1
 8005264:	b976      	cbnz	r6, 8005284 <_Balloc+0x28>
 8005266:	2010      	movs	r0, #16
 8005268:	f7ff ffd4 	bl	8005214 <malloc>
 800526c:	4602      	mov	r2, r0
 800526e:	6260      	str	r0, [r4, #36]	; 0x24
 8005270:	b920      	cbnz	r0, 800527c <_Balloc+0x20>
 8005272:	2166      	movs	r1, #102	; 0x66
 8005274:	4b17      	ldr	r3, [pc, #92]	; (80052d4 <_Balloc+0x78>)
 8005276:	4818      	ldr	r0, [pc, #96]	; (80052d8 <_Balloc+0x7c>)
 8005278:	f000 fdce 	bl	8005e18 <__assert_func>
 800527c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005280:	6006      	str	r6, [r0, #0]
 8005282:	60c6      	str	r6, [r0, #12]
 8005284:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005286:	68f3      	ldr	r3, [r6, #12]
 8005288:	b183      	cbz	r3, 80052ac <_Balloc+0x50>
 800528a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800528c:	68db      	ldr	r3, [r3, #12]
 800528e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005292:	b9b8      	cbnz	r0, 80052c4 <_Balloc+0x68>
 8005294:	2101      	movs	r1, #1
 8005296:	fa01 f605 	lsl.w	r6, r1, r5
 800529a:	1d72      	adds	r2, r6, #5
 800529c:	4620      	mov	r0, r4
 800529e:	0092      	lsls	r2, r2, #2
 80052a0:	f000 fb5e 	bl	8005960 <_calloc_r>
 80052a4:	b160      	cbz	r0, 80052c0 <_Balloc+0x64>
 80052a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80052aa:	e00e      	b.n	80052ca <_Balloc+0x6e>
 80052ac:	2221      	movs	r2, #33	; 0x21
 80052ae:	2104      	movs	r1, #4
 80052b0:	4620      	mov	r0, r4
 80052b2:	f000 fb55 	bl	8005960 <_calloc_r>
 80052b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052b8:	60f0      	str	r0, [r6, #12]
 80052ba:	68db      	ldr	r3, [r3, #12]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d1e4      	bne.n	800528a <_Balloc+0x2e>
 80052c0:	2000      	movs	r0, #0
 80052c2:	bd70      	pop	{r4, r5, r6, pc}
 80052c4:	6802      	ldr	r2, [r0, #0]
 80052c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80052ca:	2300      	movs	r3, #0
 80052cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80052d0:	e7f7      	b.n	80052c2 <_Balloc+0x66>
 80052d2:	bf00      	nop
 80052d4:	08006b01 	.word	0x08006b01
 80052d8:	08006b84 	.word	0x08006b84

080052dc <_Bfree>:
 80052dc:	b570      	push	{r4, r5, r6, lr}
 80052de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80052e0:	4605      	mov	r5, r0
 80052e2:	460c      	mov	r4, r1
 80052e4:	b976      	cbnz	r6, 8005304 <_Bfree+0x28>
 80052e6:	2010      	movs	r0, #16
 80052e8:	f7ff ff94 	bl	8005214 <malloc>
 80052ec:	4602      	mov	r2, r0
 80052ee:	6268      	str	r0, [r5, #36]	; 0x24
 80052f0:	b920      	cbnz	r0, 80052fc <_Bfree+0x20>
 80052f2:	218a      	movs	r1, #138	; 0x8a
 80052f4:	4b08      	ldr	r3, [pc, #32]	; (8005318 <_Bfree+0x3c>)
 80052f6:	4809      	ldr	r0, [pc, #36]	; (800531c <_Bfree+0x40>)
 80052f8:	f000 fd8e 	bl	8005e18 <__assert_func>
 80052fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005300:	6006      	str	r6, [r0, #0]
 8005302:	60c6      	str	r6, [r0, #12]
 8005304:	b13c      	cbz	r4, 8005316 <_Bfree+0x3a>
 8005306:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005308:	6862      	ldr	r2, [r4, #4]
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005310:	6021      	str	r1, [r4, #0]
 8005312:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005316:	bd70      	pop	{r4, r5, r6, pc}
 8005318:	08006b01 	.word	0x08006b01
 800531c:	08006b84 	.word	0x08006b84

08005320 <__multadd>:
 8005320:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005324:	4607      	mov	r7, r0
 8005326:	460c      	mov	r4, r1
 8005328:	461e      	mov	r6, r3
 800532a:	2000      	movs	r0, #0
 800532c:	690d      	ldr	r5, [r1, #16]
 800532e:	f101 0c14 	add.w	ip, r1, #20
 8005332:	f8dc 3000 	ldr.w	r3, [ip]
 8005336:	3001      	adds	r0, #1
 8005338:	b299      	uxth	r1, r3
 800533a:	fb02 6101 	mla	r1, r2, r1, r6
 800533e:	0c1e      	lsrs	r6, r3, #16
 8005340:	0c0b      	lsrs	r3, r1, #16
 8005342:	fb02 3306 	mla	r3, r2, r6, r3
 8005346:	b289      	uxth	r1, r1
 8005348:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800534c:	4285      	cmp	r5, r0
 800534e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005352:	f84c 1b04 	str.w	r1, [ip], #4
 8005356:	dcec      	bgt.n	8005332 <__multadd+0x12>
 8005358:	b30e      	cbz	r6, 800539e <__multadd+0x7e>
 800535a:	68a3      	ldr	r3, [r4, #8]
 800535c:	42ab      	cmp	r3, r5
 800535e:	dc19      	bgt.n	8005394 <__multadd+0x74>
 8005360:	6861      	ldr	r1, [r4, #4]
 8005362:	4638      	mov	r0, r7
 8005364:	3101      	adds	r1, #1
 8005366:	f7ff ff79 	bl	800525c <_Balloc>
 800536a:	4680      	mov	r8, r0
 800536c:	b928      	cbnz	r0, 800537a <__multadd+0x5a>
 800536e:	4602      	mov	r2, r0
 8005370:	21b5      	movs	r1, #181	; 0xb5
 8005372:	4b0c      	ldr	r3, [pc, #48]	; (80053a4 <__multadd+0x84>)
 8005374:	480c      	ldr	r0, [pc, #48]	; (80053a8 <__multadd+0x88>)
 8005376:	f000 fd4f 	bl	8005e18 <__assert_func>
 800537a:	6922      	ldr	r2, [r4, #16]
 800537c:	f104 010c 	add.w	r1, r4, #12
 8005380:	3202      	adds	r2, #2
 8005382:	0092      	lsls	r2, r2, #2
 8005384:	300c      	adds	r0, #12
 8005386:	f7ff ff5b 	bl	8005240 <memcpy>
 800538a:	4621      	mov	r1, r4
 800538c:	4638      	mov	r0, r7
 800538e:	f7ff ffa5 	bl	80052dc <_Bfree>
 8005392:	4644      	mov	r4, r8
 8005394:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005398:	3501      	adds	r5, #1
 800539a:	615e      	str	r6, [r3, #20]
 800539c:	6125      	str	r5, [r4, #16]
 800539e:	4620      	mov	r0, r4
 80053a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053a4:	08006b73 	.word	0x08006b73
 80053a8:	08006b84 	.word	0x08006b84

080053ac <__hi0bits>:
 80053ac:	0c02      	lsrs	r2, r0, #16
 80053ae:	0412      	lsls	r2, r2, #16
 80053b0:	4603      	mov	r3, r0
 80053b2:	b9ca      	cbnz	r2, 80053e8 <__hi0bits+0x3c>
 80053b4:	0403      	lsls	r3, r0, #16
 80053b6:	2010      	movs	r0, #16
 80053b8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80053bc:	bf04      	itt	eq
 80053be:	021b      	lsleq	r3, r3, #8
 80053c0:	3008      	addeq	r0, #8
 80053c2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80053c6:	bf04      	itt	eq
 80053c8:	011b      	lsleq	r3, r3, #4
 80053ca:	3004      	addeq	r0, #4
 80053cc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80053d0:	bf04      	itt	eq
 80053d2:	009b      	lsleq	r3, r3, #2
 80053d4:	3002      	addeq	r0, #2
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	db05      	blt.n	80053e6 <__hi0bits+0x3a>
 80053da:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80053de:	f100 0001 	add.w	r0, r0, #1
 80053e2:	bf08      	it	eq
 80053e4:	2020      	moveq	r0, #32
 80053e6:	4770      	bx	lr
 80053e8:	2000      	movs	r0, #0
 80053ea:	e7e5      	b.n	80053b8 <__hi0bits+0xc>

080053ec <__lo0bits>:
 80053ec:	6803      	ldr	r3, [r0, #0]
 80053ee:	4602      	mov	r2, r0
 80053f0:	f013 0007 	ands.w	r0, r3, #7
 80053f4:	d00b      	beq.n	800540e <__lo0bits+0x22>
 80053f6:	07d9      	lsls	r1, r3, #31
 80053f8:	d421      	bmi.n	800543e <__lo0bits+0x52>
 80053fa:	0798      	lsls	r0, r3, #30
 80053fc:	bf49      	itett	mi
 80053fe:	085b      	lsrmi	r3, r3, #1
 8005400:	089b      	lsrpl	r3, r3, #2
 8005402:	2001      	movmi	r0, #1
 8005404:	6013      	strmi	r3, [r2, #0]
 8005406:	bf5c      	itt	pl
 8005408:	2002      	movpl	r0, #2
 800540a:	6013      	strpl	r3, [r2, #0]
 800540c:	4770      	bx	lr
 800540e:	b299      	uxth	r1, r3
 8005410:	b909      	cbnz	r1, 8005416 <__lo0bits+0x2a>
 8005412:	2010      	movs	r0, #16
 8005414:	0c1b      	lsrs	r3, r3, #16
 8005416:	b2d9      	uxtb	r1, r3
 8005418:	b909      	cbnz	r1, 800541e <__lo0bits+0x32>
 800541a:	3008      	adds	r0, #8
 800541c:	0a1b      	lsrs	r3, r3, #8
 800541e:	0719      	lsls	r1, r3, #28
 8005420:	bf04      	itt	eq
 8005422:	091b      	lsreq	r3, r3, #4
 8005424:	3004      	addeq	r0, #4
 8005426:	0799      	lsls	r1, r3, #30
 8005428:	bf04      	itt	eq
 800542a:	089b      	lsreq	r3, r3, #2
 800542c:	3002      	addeq	r0, #2
 800542e:	07d9      	lsls	r1, r3, #31
 8005430:	d403      	bmi.n	800543a <__lo0bits+0x4e>
 8005432:	085b      	lsrs	r3, r3, #1
 8005434:	f100 0001 	add.w	r0, r0, #1
 8005438:	d003      	beq.n	8005442 <__lo0bits+0x56>
 800543a:	6013      	str	r3, [r2, #0]
 800543c:	4770      	bx	lr
 800543e:	2000      	movs	r0, #0
 8005440:	4770      	bx	lr
 8005442:	2020      	movs	r0, #32
 8005444:	4770      	bx	lr
	...

08005448 <__i2b>:
 8005448:	b510      	push	{r4, lr}
 800544a:	460c      	mov	r4, r1
 800544c:	2101      	movs	r1, #1
 800544e:	f7ff ff05 	bl	800525c <_Balloc>
 8005452:	4602      	mov	r2, r0
 8005454:	b928      	cbnz	r0, 8005462 <__i2b+0x1a>
 8005456:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800545a:	4b04      	ldr	r3, [pc, #16]	; (800546c <__i2b+0x24>)
 800545c:	4804      	ldr	r0, [pc, #16]	; (8005470 <__i2b+0x28>)
 800545e:	f000 fcdb 	bl	8005e18 <__assert_func>
 8005462:	2301      	movs	r3, #1
 8005464:	6144      	str	r4, [r0, #20]
 8005466:	6103      	str	r3, [r0, #16]
 8005468:	bd10      	pop	{r4, pc}
 800546a:	bf00      	nop
 800546c:	08006b73 	.word	0x08006b73
 8005470:	08006b84 	.word	0x08006b84

08005474 <__multiply>:
 8005474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005478:	4691      	mov	r9, r2
 800547a:	690a      	ldr	r2, [r1, #16]
 800547c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005480:	460c      	mov	r4, r1
 8005482:	429a      	cmp	r2, r3
 8005484:	bfbe      	ittt	lt
 8005486:	460b      	movlt	r3, r1
 8005488:	464c      	movlt	r4, r9
 800548a:	4699      	movlt	r9, r3
 800548c:	6927      	ldr	r7, [r4, #16]
 800548e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005492:	68a3      	ldr	r3, [r4, #8]
 8005494:	6861      	ldr	r1, [r4, #4]
 8005496:	eb07 060a 	add.w	r6, r7, sl
 800549a:	42b3      	cmp	r3, r6
 800549c:	b085      	sub	sp, #20
 800549e:	bfb8      	it	lt
 80054a0:	3101      	addlt	r1, #1
 80054a2:	f7ff fedb 	bl	800525c <_Balloc>
 80054a6:	b930      	cbnz	r0, 80054b6 <__multiply+0x42>
 80054a8:	4602      	mov	r2, r0
 80054aa:	f240 115d 	movw	r1, #349	; 0x15d
 80054ae:	4b43      	ldr	r3, [pc, #268]	; (80055bc <__multiply+0x148>)
 80054b0:	4843      	ldr	r0, [pc, #268]	; (80055c0 <__multiply+0x14c>)
 80054b2:	f000 fcb1 	bl	8005e18 <__assert_func>
 80054b6:	f100 0514 	add.w	r5, r0, #20
 80054ba:	462b      	mov	r3, r5
 80054bc:	2200      	movs	r2, #0
 80054be:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80054c2:	4543      	cmp	r3, r8
 80054c4:	d321      	bcc.n	800550a <__multiply+0x96>
 80054c6:	f104 0314 	add.w	r3, r4, #20
 80054ca:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80054ce:	f109 0314 	add.w	r3, r9, #20
 80054d2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80054d6:	9202      	str	r2, [sp, #8]
 80054d8:	1b3a      	subs	r2, r7, r4
 80054da:	3a15      	subs	r2, #21
 80054dc:	f022 0203 	bic.w	r2, r2, #3
 80054e0:	3204      	adds	r2, #4
 80054e2:	f104 0115 	add.w	r1, r4, #21
 80054e6:	428f      	cmp	r7, r1
 80054e8:	bf38      	it	cc
 80054ea:	2204      	movcc	r2, #4
 80054ec:	9201      	str	r2, [sp, #4]
 80054ee:	9a02      	ldr	r2, [sp, #8]
 80054f0:	9303      	str	r3, [sp, #12]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d80c      	bhi.n	8005510 <__multiply+0x9c>
 80054f6:	2e00      	cmp	r6, #0
 80054f8:	dd03      	ble.n	8005502 <__multiply+0x8e>
 80054fa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d059      	beq.n	80055b6 <__multiply+0x142>
 8005502:	6106      	str	r6, [r0, #16]
 8005504:	b005      	add	sp, #20
 8005506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800550a:	f843 2b04 	str.w	r2, [r3], #4
 800550e:	e7d8      	b.n	80054c2 <__multiply+0x4e>
 8005510:	f8b3 a000 	ldrh.w	sl, [r3]
 8005514:	f1ba 0f00 	cmp.w	sl, #0
 8005518:	d023      	beq.n	8005562 <__multiply+0xee>
 800551a:	46a9      	mov	r9, r5
 800551c:	f04f 0c00 	mov.w	ip, #0
 8005520:	f104 0e14 	add.w	lr, r4, #20
 8005524:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005528:	f8d9 1000 	ldr.w	r1, [r9]
 800552c:	fa1f fb82 	uxth.w	fp, r2
 8005530:	b289      	uxth	r1, r1
 8005532:	fb0a 110b 	mla	r1, sl, fp, r1
 8005536:	4461      	add	r1, ip
 8005538:	f8d9 c000 	ldr.w	ip, [r9]
 800553c:	0c12      	lsrs	r2, r2, #16
 800553e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005542:	fb0a c202 	mla	r2, sl, r2, ip
 8005546:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800554a:	b289      	uxth	r1, r1
 800554c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005550:	4577      	cmp	r7, lr
 8005552:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005556:	f849 1b04 	str.w	r1, [r9], #4
 800555a:	d8e3      	bhi.n	8005524 <__multiply+0xb0>
 800555c:	9a01      	ldr	r2, [sp, #4]
 800555e:	f845 c002 	str.w	ip, [r5, r2]
 8005562:	9a03      	ldr	r2, [sp, #12]
 8005564:	3304      	adds	r3, #4
 8005566:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800556a:	f1b9 0f00 	cmp.w	r9, #0
 800556e:	d020      	beq.n	80055b2 <__multiply+0x13e>
 8005570:	46ae      	mov	lr, r5
 8005572:	f04f 0a00 	mov.w	sl, #0
 8005576:	6829      	ldr	r1, [r5, #0]
 8005578:	f104 0c14 	add.w	ip, r4, #20
 800557c:	f8bc b000 	ldrh.w	fp, [ip]
 8005580:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005584:	b289      	uxth	r1, r1
 8005586:	fb09 220b 	mla	r2, r9, fp, r2
 800558a:	4492      	add	sl, r2
 800558c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005590:	f84e 1b04 	str.w	r1, [lr], #4
 8005594:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005598:	f8be 1000 	ldrh.w	r1, [lr]
 800559c:	0c12      	lsrs	r2, r2, #16
 800559e:	fb09 1102 	mla	r1, r9, r2, r1
 80055a2:	4567      	cmp	r7, ip
 80055a4:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80055a8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80055ac:	d8e6      	bhi.n	800557c <__multiply+0x108>
 80055ae:	9a01      	ldr	r2, [sp, #4]
 80055b0:	50a9      	str	r1, [r5, r2]
 80055b2:	3504      	adds	r5, #4
 80055b4:	e79b      	b.n	80054ee <__multiply+0x7a>
 80055b6:	3e01      	subs	r6, #1
 80055b8:	e79d      	b.n	80054f6 <__multiply+0x82>
 80055ba:	bf00      	nop
 80055bc:	08006b73 	.word	0x08006b73
 80055c0:	08006b84 	.word	0x08006b84

080055c4 <__pow5mult>:
 80055c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055c8:	4615      	mov	r5, r2
 80055ca:	f012 0203 	ands.w	r2, r2, #3
 80055ce:	4606      	mov	r6, r0
 80055d0:	460f      	mov	r7, r1
 80055d2:	d007      	beq.n	80055e4 <__pow5mult+0x20>
 80055d4:	4c25      	ldr	r4, [pc, #148]	; (800566c <__pow5mult+0xa8>)
 80055d6:	3a01      	subs	r2, #1
 80055d8:	2300      	movs	r3, #0
 80055da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80055de:	f7ff fe9f 	bl	8005320 <__multadd>
 80055e2:	4607      	mov	r7, r0
 80055e4:	10ad      	asrs	r5, r5, #2
 80055e6:	d03d      	beq.n	8005664 <__pow5mult+0xa0>
 80055e8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80055ea:	b97c      	cbnz	r4, 800560c <__pow5mult+0x48>
 80055ec:	2010      	movs	r0, #16
 80055ee:	f7ff fe11 	bl	8005214 <malloc>
 80055f2:	4602      	mov	r2, r0
 80055f4:	6270      	str	r0, [r6, #36]	; 0x24
 80055f6:	b928      	cbnz	r0, 8005604 <__pow5mult+0x40>
 80055f8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80055fc:	4b1c      	ldr	r3, [pc, #112]	; (8005670 <__pow5mult+0xac>)
 80055fe:	481d      	ldr	r0, [pc, #116]	; (8005674 <__pow5mult+0xb0>)
 8005600:	f000 fc0a 	bl	8005e18 <__assert_func>
 8005604:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005608:	6004      	str	r4, [r0, #0]
 800560a:	60c4      	str	r4, [r0, #12]
 800560c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005610:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005614:	b94c      	cbnz	r4, 800562a <__pow5mult+0x66>
 8005616:	f240 2171 	movw	r1, #625	; 0x271
 800561a:	4630      	mov	r0, r6
 800561c:	f7ff ff14 	bl	8005448 <__i2b>
 8005620:	2300      	movs	r3, #0
 8005622:	4604      	mov	r4, r0
 8005624:	f8c8 0008 	str.w	r0, [r8, #8]
 8005628:	6003      	str	r3, [r0, #0]
 800562a:	f04f 0900 	mov.w	r9, #0
 800562e:	07eb      	lsls	r3, r5, #31
 8005630:	d50a      	bpl.n	8005648 <__pow5mult+0x84>
 8005632:	4639      	mov	r1, r7
 8005634:	4622      	mov	r2, r4
 8005636:	4630      	mov	r0, r6
 8005638:	f7ff ff1c 	bl	8005474 <__multiply>
 800563c:	4680      	mov	r8, r0
 800563e:	4639      	mov	r1, r7
 8005640:	4630      	mov	r0, r6
 8005642:	f7ff fe4b 	bl	80052dc <_Bfree>
 8005646:	4647      	mov	r7, r8
 8005648:	106d      	asrs	r5, r5, #1
 800564a:	d00b      	beq.n	8005664 <__pow5mult+0xa0>
 800564c:	6820      	ldr	r0, [r4, #0]
 800564e:	b938      	cbnz	r0, 8005660 <__pow5mult+0x9c>
 8005650:	4622      	mov	r2, r4
 8005652:	4621      	mov	r1, r4
 8005654:	4630      	mov	r0, r6
 8005656:	f7ff ff0d 	bl	8005474 <__multiply>
 800565a:	6020      	str	r0, [r4, #0]
 800565c:	f8c0 9000 	str.w	r9, [r0]
 8005660:	4604      	mov	r4, r0
 8005662:	e7e4      	b.n	800562e <__pow5mult+0x6a>
 8005664:	4638      	mov	r0, r7
 8005666:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800566a:	bf00      	nop
 800566c:	08006cd0 	.word	0x08006cd0
 8005670:	08006b01 	.word	0x08006b01
 8005674:	08006b84 	.word	0x08006b84

08005678 <__lshift>:
 8005678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800567c:	460c      	mov	r4, r1
 800567e:	4607      	mov	r7, r0
 8005680:	4691      	mov	r9, r2
 8005682:	6923      	ldr	r3, [r4, #16]
 8005684:	6849      	ldr	r1, [r1, #4]
 8005686:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800568a:	68a3      	ldr	r3, [r4, #8]
 800568c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005690:	f108 0601 	add.w	r6, r8, #1
 8005694:	42b3      	cmp	r3, r6
 8005696:	db0b      	blt.n	80056b0 <__lshift+0x38>
 8005698:	4638      	mov	r0, r7
 800569a:	f7ff fddf 	bl	800525c <_Balloc>
 800569e:	4605      	mov	r5, r0
 80056a0:	b948      	cbnz	r0, 80056b6 <__lshift+0x3e>
 80056a2:	4602      	mov	r2, r0
 80056a4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80056a8:	4b29      	ldr	r3, [pc, #164]	; (8005750 <__lshift+0xd8>)
 80056aa:	482a      	ldr	r0, [pc, #168]	; (8005754 <__lshift+0xdc>)
 80056ac:	f000 fbb4 	bl	8005e18 <__assert_func>
 80056b0:	3101      	adds	r1, #1
 80056b2:	005b      	lsls	r3, r3, #1
 80056b4:	e7ee      	b.n	8005694 <__lshift+0x1c>
 80056b6:	2300      	movs	r3, #0
 80056b8:	f100 0114 	add.w	r1, r0, #20
 80056bc:	f100 0210 	add.w	r2, r0, #16
 80056c0:	4618      	mov	r0, r3
 80056c2:	4553      	cmp	r3, sl
 80056c4:	db37      	blt.n	8005736 <__lshift+0xbe>
 80056c6:	6920      	ldr	r0, [r4, #16]
 80056c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80056cc:	f104 0314 	add.w	r3, r4, #20
 80056d0:	f019 091f 	ands.w	r9, r9, #31
 80056d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80056d8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80056dc:	d02f      	beq.n	800573e <__lshift+0xc6>
 80056de:	468a      	mov	sl, r1
 80056e0:	f04f 0c00 	mov.w	ip, #0
 80056e4:	f1c9 0e20 	rsb	lr, r9, #32
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	fa02 f209 	lsl.w	r2, r2, r9
 80056ee:	ea42 020c 	orr.w	r2, r2, ip
 80056f2:	f84a 2b04 	str.w	r2, [sl], #4
 80056f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80056fa:	4298      	cmp	r0, r3
 80056fc:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005700:	d8f2      	bhi.n	80056e8 <__lshift+0x70>
 8005702:	1b03      	subs	r3, r0, r4
 8005704:	3b15      	subs	r3, #21
 8005706:	f023 0303 	bic.w	r3, r3, #3
 800570a:	3304      	adds	r3, #4
 800570c:	f104 0215 	add.w	r2, r4, #21
 8005710:	4290      	cmp	r0, r2
 8005712:	bf38      	it	cc
 8005714:	2304      	movcc	r3, #4
 8005716:	f841 c003 	str.w	ip, [r1, r3]
 800571a:	f1bc 0f00 	cmp.w	ip, #0
 800571e:	d001      	beq.n	8005724 <__lshift+0xac>
 8005720:	f108 0602 	add.w	r6, r8, #2
 8005724:	3e01      	subs	r6, #1
 8005726:	4638      	mov	r0, r7
 8005728:	4621      	mov	r1, r4
 800572a:	612e      	str	r6, [r5, #16]
 800572c:	f7ff fdd6 	bl	80052dc <_Bfree>
 8005730:	4628      	mov	r0, r5
 8005732:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005736:	f842 0f04 	str.w	r0, [r2, #4]!
 800573a:	3301      	adds	r3, #1
 800573c:	e7c1      	b.n	80056c2 <__lshift+0x4a>
 800573e:	3904      	subs	r1, #4
 8005740:	f853 2b04 	ldr.w	r2, [r3], #4
 8005744:	4298      	cmp	r0, r3
 8005746:	f841 2f04 	str.w	r2, [r1, #4]!
 800574a:	d8f9      	bhi.n	8005740 <__lshift+0xc8>
 800574c:	e7ea      	b.n	8005724 <__lshift+0xac>
 800574e:	bf00      	nop
 8005750:	08006b73 	.word	0x08006b73
 8005754:	08006b84 	.word	0x08006b84

08005758 <__mcmp>:
 8005758:	4603      	mov	r3, r0
 800575a:	690a      	ldr	r2, [r1, #16]
 800575c:	6900      	ldr	r0, [r0, #16]
 800575e:	b530      	push	{r4, r5, lr}
 8005760:	1a80      	subs	r0, r0, r2
 8005762:	d10d      	bne.n	8005780 <__mcmp+0x28>
 8005764:	3314      	adds	r3, #20
 8005766:	3114      	adds	r1, #20
 8005768:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800576c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005770:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005774:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005778:	4295      	cmp	r5, r2
 800577a:	d002      	beq.n	8005782 <__mcmp+0x2a>
 800577c:	d304      	bcc.n	8005788 <__mcmp+0x30>
 800577e:	2001      	movs	r0, #1
 8005780:	bd30      	pop	{r4, r5, pc}
 8005782:	42a3      	cmp	r3, r4
 8005784:	d3f4      	bcc.n	8005770 <__mcmp+0x18>
 8005786:	e7fb      	b.n	8005780 <__mcmp+0x28>
 8005788:	f04f 30ff 	mov.w	r0, #4294967295
 800578c:	e7f8      	b.n	8005780 <__mcmp+0x28>
	...

08005790 <__mdiff>:
 8005790:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005794:	460d      	mov	r5, r1
 8005796:	4607      	mov	r7, r0
 8005798:	4611      	mov	r1, r2
 800579a:	4628      	mov	r0, r5
 800579c:	4614      	mov	r4, r2
 800579e:	f7ff ffdb 	bl	8005758 <__mcmp>
 80057a2:	1e06      	subs	r6, r0, #0
 80057a4:	d111      	bne.n	80057ca <__mdiff+0x3a>
 80057a6:	4631      	mov	r1, r6
 80057a8:	4638      	mov	r0, r7
 80057aa:	f7ff fd57 	bl	800525c <_Balloc>
 80057ae:	4602      	mov	r2, r0
 80057b0:	b928      	cbnz	r0, 80057be <__mdiff+0x2e>
 80057b2:	f240 2132 	movw	r1, #562	; 0x232
 80057b6:	4b3a      	ldr	r3, [pc, #232]	; (80058a0 <__mdiff+0x110>)
 80057b8:	483a      	ldr	r0, [pc, #232]	; (80058a4 <__mdiff+0x114>)
 80057ba:	f000 fb2d 	bl	8005e18 <__assert_func>
 80057be:	2301      	movs	r3, #1
 80057c0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80057c4:	4610      	mov	r0, r2
 80057c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057ca:	bfa4      	itt	ge
 80057cc:	4623      	movge	r3, r4
 80057ce:	462c      	movge	r4, r5
 80057d0:	4638      	mov	r0, r7
 80057d2:	6861      	ldr	r1, [r4, #4]
 80057d4:	bfa6      	itte	ge
 80057d6:	461d      	movge	r5, r3
 80057d8:	2600      	movge	r6, #0
 80057da:	2601      	movlt	r6, #1
 80057dc:	f7ff fd3e 	bl	800525c <_Balloc>
 80057e0:	4602      	mov	r2, r0
 80057e2:	b918      	cbnz	r0, 80057ec <__mdiff+0x5c>
 80057e4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80057e8:	4b2d      	ldr	r3, [pc, #180]	; (80058a0 <__mdiff+0x110>)
 80057ea:	e7e5      	b.n	80057b8 <__mdiff+0x28>
 80057ec:	f102 0814 	add.w	r8, r2, #20
 80057f0:	46c2      	mov	sl, r8
 80057f2:	f04f 0c00 	mov.w	ip, #0
 80057f6:	6927      	ldr	r7, [r4, #16]
 80057f8:	60c6      	str	r6, [r0, #12]
 80057fa:	692e      	ldr	r6, [r5, #16]
 80057fc:	f104 0014 	add.w	r0, r4, #20
 8005800:	f105 0914 	add.w	r9, r5, #20
 8005804:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005808:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800580c:	3410      	adds	r4, #16
 800580e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8005812:	f859 3b04 	ldr.w	r3, [r9], #4
 8005816:	fa1f f18b 	uxth.w	r1, fp
 800581a:	448c      	add	ip, r1
 800581c:	b299      	uxth	r1, r3
 800581e:	0c1b      	lsrs	r3, r3, #16
 8005820:	ebac 0101 	sub.w	r1, ip, r1
 8005824:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005828:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800582c:	b289      	uxth	r1, r1
 800582e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005832:	454e      	cmp	r6, r9
 8005834:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005838:	f84a 3b04 	str.w	r3, [sl], #4
 800583c:	d8e7      	bhi.n	800580e <__mdiff+0x7e>
 800583e:	1b73      	subs	r3, r6, r5
 8005840:	3b15      	subs	r3, #21
 8005842:	f023 0303 	bic.w	r3, r3, #3
 8005846:	3515      	adds	r5, #21
 8005848:	3304      	adds	r3, #4
 800584a:	42ae      	cmp	r6, r5
 800584c:	bf38      	it	cc
 800584e:	2304      	movcc	r3, #4
 8005850:	4418      	add	r0, r3
 8005852:	4443      	add	r3, r8
 8005854:	461e      	mov	r6, r3
 8005856:	4605      	mov	r5, r0
 8005858:	4575      	cmp	r5, lr
 800585a:	d30e      	bcc.n	800587a <__mdiff+0xea>
 800585c:	f10e 0103 	add.w	r1, lr, #3
 8005860:	1a09      	subs	r1, r1, r0
 8005862:	f021 0103 	bic.w	r1, r1, #3
 8005866:	3803      	subs	r0, #3
 8005868:	4586      	cmp	lr, r0
 800586a:	bf38      	it	cc
 800586c:	2100      	movcc	r1, #0
 800586e:	4419      	add	r1, r3
 8005870:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005874:	b18b      	cbz	r3, 800589a <__mdiff+0x10a>
 8005876:	6117      	str	r7, [r2, #16]
 8005878:	e7a4      	b.n	80057c4 <__mdiff+0x34>
 800587a:	f855 8b04 	ldr.w	r8, [r5], #4
 800587e:	fa1f f188 	uxth.w	r1, r8
 8005882:	4461      	add	r1, ip
 8005884:	140c      	asrs	r4, r1, #16
 8005886:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800588a:	b289      	uxth	r1, r1
 800588c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005890:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8005894:	f846 1b04 	str.w	r1, [r6], #4
 8005898:	e7de      	b.n	8005858 <__mdiff+0xc8>
 800589a:	3f01      	subs	r7, #1
 800589c:	e7e8      	b.n	8005870 <__mdiff+0xe0>
 800589e:	bf00      	nop
 80058a0:	08006b73 	.word	0x08006b73
 80058a4:	08006b84 	.word	0x08006b84

080058a8 <__d2b>:
 80058a8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80058ac:	2101      	movs	r1, #1
 80058ae:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80058b2:	4690      	mov	r8, r2
 80058b4:	461d      	mov	r5, r3
 80058b6:	f7ff fcd1 	bl	800525c <_Balloc>
 80058ba:	4604      	mov	r4, r0
 80058bc:	b930      	cbnz	r0, 80058cc <__d2b+0x24>
 80058be:	4602      	mov	r2, r0
 80058c0:	f240 310a 	movw	r1, #778	; 0x30a
 80058c4:	4b24      	ldr	r3, [pc, #144]	; (8005958 <__d2b+0xb0>)
 80058c6:	4825      	ldr	r0, [pc, #148]	; (800595c <__d2b+0xb4>)
 80058c8:	f000 faa6 	bl	8005e18 <__assert_func>
 80058cc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80058d0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80058d4:	bb2d      	cbnz	r5, 8005922 <__d2b+0x7a>
 80058d6:	9301      	str	r3, [sp, #4]
 80058d8:	f1b8 0300 	subs.w	r3, r8, #0
 80058dc:	d026      	beq.n	800592c <__d2b+0x84>
 80058de:	4668      	mov	r0, sp
 80058e0:	9300      	str	r3, [sp, #0]
 80058e2:	f7ff fd83 	bl	80053ec <__lo0bits>
 80058e6:	9900      	ldr	r1, [sp, #0]
 80058e8:	b1f0      	cbz	r0, 8005928 <__d2b+0x80>
 80058ea:	9a01      	ldr	r2, [sp, #4]
 80058ec:	f1c0 0320 	rsb	r3, r0, #32
 80058f0:	fa02 f303 	lsl.w	r3, r2, r3
 80058f4:	430b      	orrs	r3, r1
 80058f6:	40c2      	lsrs	r2, r0
 80058f8:	6163      	str	r3, [r4, #20]
 80058fa:	9201      	str	r2, [sp, #4]
 80058fc:	9b01      	ldr	r3, [sp, #4]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	bf14      	ite	ne
 8005902:	2102      	movne	r1, #2
 8005904:	2101      	moveq	r1, #1
 8005906:	61a3      	str	r3, [r4, #24]
 8005908:	6121      	str	r1, [r4, #16]
 800590a:	b1c5      	cbz	r5, 800593e <__d2b+0x96>
 800590c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005910:	4405      	add	r5, r0
 8005912:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005916:	603d      	str	r5, [r7, #0]
 8005918:	6030      	str	r0, [r6, #0]
 800591a:	4620      	mov	r0, r4
 800591c:	b002      	add	sp, #8
 800591e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005922:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005926:	e7d6      	b.n	80058d6 <__d2b+0x2e>
 8005928:	6161      	str	r1, [r4, #20]
 800592a:	e7e7      	b.n	80058fc <__d2b+0x54>
 800592c:	a801      	add	r0, sp, #4
 800592e:	f7ff fd5d 	bl	80053ec <__lo0bits>
 8005932:	2101      	movs	r1, #1
 8005934:	9b01      	ldr	r3, [sp, #4]
 8005936:	6121      	str	r1, [r4, #16]
 8005938:	6163      	str	r3, [r4, #20]
 800593a:	3020      	adds	r0, #32
 800593c:	e7e5      	b.n	800590a <__d2b+0x62>
 800593e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8005942:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005946:	6038      	str	r0, [r7, #0]
 8005948:	6918      	ldr	r0, [r3, #16]
 800594a:	f7ff fd2f 	bl	80053ac <__hi0bits>
 800594e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8005952:	6031      	str	r1, [r6, #0]
 8005954:	e7e1      	b.n	800591a <__d2b+0x72>
 8005956:	bf00      	nop
 8005958:	08006b73 	.word	0x08006b73
 800595c:	08006b84 	.word	0x08006b84

08005960 <_calloc_r>:
 8005960:	b570      	push	{r4, r5, r6, lr}
 8005962:	fba1 5402 	umull	r5, r4, r1, r2
 8005966:	b934      	cbnz	r4, 8005976 <_calloc_r+0x16>
 8005968:	4629      	mov	r1, r5
 800596a:	f000 f875 	bl	8005a58 <_malloc_r>
 800596e:	4606      	mov	r6, r0
 8005970:	b928      	cbnz	r0, 800597e <_calloc_r+0x1e>
 8005972:	4630      	mov	r0, r6
 8005974:	bd70      	pop	{r4, r5, r6, pc}
 8005976:	220c      	movs	r2, #12
 8005978:	2600      	movs	r6, #0
 800597a:	6002      	str	r2, [r0, #0]
 800597c:	e7f9      	b.n	8005972 <_calloc_r+0x12>
 800597e:	462a      	mov	r2, r5
 8005980:	4621      	mov	r1, r4
 8005982:	f7fe f941 	bl	8003c08 <memset>
 8005986:	e7f4      	b.n	8005972 <_calloc_r+0x12>

08005988 <_free_r>:
 8005988:	b538      	push	{r3, r4, r5, lr}
 800598a:	4605      	mov	r5, r0
 800598c:	2900      	cmp	r1, #0
 800598e:	d040      	beq.n	8005a12 <_free_r+0x8a>
 8005990:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005994:	1f0c      	subs	r4, r1, #4
 8005996:	2b00      	cmp	r3, #0
 8005998:	bfb8      	it	lt
 800599a:	18e4      	addlt	r4, r4, r3
 800599c:	f000 fa98 	bl	8005ed0 <__malloc_lock>
 80059a0:	4a1c      	ldr	r2, [pc, #112]	; (8005a14 <_free_r+0x8c>)
 80059a2:	6813      	ldr	r3, [r2, #0]
 80059a4:	b933      	cbnz	r3, 80059b4 <_free_r+0x2c>
 80059a6:	6063      	str	r3, [r4, #4]
 80059a8:	6014      	str	r4, [r2, #0]
 80059aa:	4628      	mov	r0, r5
 80059ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80059b0:	f000 ba94 	b.w	8005edc <__malloc_unlock>
 80059b4:	42a3      	cmp	r3, r4
 80059b6:	d908      	bls.n	80059ca <_free_r+0x42>
 80059b8:	6820      	ldr	r0, [r4, #0]
 80059ba:	1821      	adds	r1, r4, r0
 80059bc:	428b      	cmp	r3, r1
 80059be:	bf01      	itttt	eq
 80059c0:	6819      	ldreq	r1, [r3, #0]
 80059c2:	685b      	ldreq	r3, [r3, #4]
 80059c4:	1809      	addeq	r1, r1, r0
 80059c6:	6021      	streq	r1, [r4, #0]
 80059c8:	e7ed      	b.n	80059a6 <_free_r+0x1e>
 80059ca:	461a      	mov	r2, r3
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	b10b      	cbz	r3, 80059d4 <_free_r+0x4c>
 80059d0:	42a3      	cmp	r3, r4
 80059d2:	d9fa      	bls.n	80059ca <_free_r+0x42>
 80059d4:	6811      	ldr	r1, [r2, #0]
 80059d6:	1850      	adds	r0, r2, r1
 80059d8:	42a0      	cmp	r0, r4
 80059da:	d10b      	bne.n	80059f4 <_free_r+0x6c>
 80059dc:	6820      	ldr	r0, [r4, #0]
 80059de:	4401      	add	r1, r0
 80059e0:	1850      	adds	r0, r2, r1
 80059e2:	4283      	cmp	r3, r0
 80059e4:	6011      	str	r1, [r2, #0]
 80059e6:	d1e0      	bne.n	80059aa <_free_r+0x22>
 80059e8:	6818      	ldr	r0, [r3, #0]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	4401      	add	r1, r0
 80059ee:	6011      	str	r1, [r2, #0]
 80059f0:	6053      	str	r3, [r2, #4]
 80059f2:	e7da      	b.n	80059aa <_free_r+0x22>
 80059f4:	d902      	bls.n	80059fc <_free_r+0x74>
 80059f6:	230c      	movs	r3, #12
 80059f8:	602b      	str	r3, [r5, #0]
 80059fa:	e7d6      	b.n	80059aa <_free_r+0x22>
 80059fc:	6820      	ldr	r0, [r4, #0]
 80059fe:	1821      	adds	r1, r4, r0
 8005a00:	428b      	cmp	r3, r1
 8005a02:	bf01      	itttt	eq
 8005a04:	6819      	ldreq	r1, [r3, #0]
 8005a06:	685b      	ldreq	r3, [r3, #4]
 8005a08:	1809      	addeq	r1, r1, r0
 8005a0a:	6021      	streq	r1, [r4, #0]
 8005a0c:	6063      	str	r3, [r4, #4]
 8005a0e:	6054      	str	r4, [r2, #4]
 8005a10:	e7cb      	b.n	80059aa <_free_r+0x22>
 8005a12:	bd38      	pop	{r3, r4, r5, pc}
 8005a14:	20000360 	.word	0x20000360

08005a18 <sbrk_aligned>:
 8005a18:	b570      	push	{r4, r5, r6, lr}
 8005a1a:	4e0e      	ldr	r6, [pc, #56]	; (8005a54 <sbrk_aligned+0x3c>)
 8005a1c:	460c      	mov	r4, r1
 8005a1e:	6831      	ldr	r1, [r6, #0]
 8005a20:	4605      	mov	r5, r0
 8005a22:	b911      	cbnz	r1, 8005a2a <sbrk_aligned+0x12>
 8005a24:	f000 f9e8 	bl	8005df8 <_sbrk_r>
 8005a28:	6030      	str	r0, [r6, #0]
 8005a2a:	4621      	mov	r1, r4
 8005a2c:	4628      	mov	r0, r5
 8005a2e:	f000 f9e3 	bl	8005df8 <_sbrk_r>
 8005a32:	1c43      	adds	r3, r0, #1
 8005a34:	d00a      	beq.n	8005a4c <sbrk_aligned+0x34>
 8005a36:	1cc4      	adds	r4, r0, #3
 8005a38:	f024 0403 	bic.w	r4, r4, #3
 8005a3c:	42a0      	cmp	r0, r4
 8005a3e:	d007      	beq.n	8005a50 <sbrk_aligned+0x38>
 8005a40:	1a21      	subs	r1, r4, r0
 8005a42:	4628      	mov	r0, r5
 8005a44:	f000 f9d8 	bl	8005df8 <_sbrk_r>
 8005a48:	3001      	adds	r0, #1
 8005a4a:	d101      	bne.n	8005a50 <sbrk_aligned+0x38>
 8005a4c:	f04f 34ff 	mov.w	r4, #4294967295
 8005a50:	4620      	mov	r0, r4
 8005a52:	bd70      	pop	{r4, r5, r6, pc}
 8005a54:	20000364 	.word	0x20000364

08005a58 <_malloc_r>:
 8005a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a5c:	1ccd      	adds	r5, r1, #3
 8005a5e:	f025 0503 	bic.w	r5, r5, #3
 8005a62:	3508      	adds	r5, #8
 8005a64:	2d0c      	cmp	r5, #12
 8005a66:	bf38      	it	cc
 8005a68:	250c      	movcc	r5, #12
 8005a6a:	2d00      	cmp	r5, #0
 8005a6c:	4607      	mov	r7, r0
 8005a6e:	db01      	blt.n	8005a74 <_malloc_r+0x1c>
 8005a70:	42a9      	cmp	r1, r5
 8005a72:	d905      	bls.n	8005a80 <_malloc_r+0x28>
 8005a74:	230c      	movs	r3, #12
 8005a76:	2600      	movs	r6, #0
 8005a78:	603b      	str	r3, [r7, #0]
 8005a7a:	4630      	mov	r0, r6
 8005a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a80:	4e2e      	ldr	r6, [pc, #184]	; (8005b3c <_malloc_r+0xe4>)
 8005a82:	f000 fa25 	bl	8005ed0 <__malloc_lock>
 8005a86:	6833      	ldr	r3, [r6, #0]
 8005a88:	461c      	mov	r4, r3
 8005a8a:	bb34      	cbnz	r4, 8005ada <_malloc_r+0x82>
 8005a8c:	4629      	mov	r1, r5
 8005a8e:	4638      	mov	r0, r7
 8005a90:	f7ff ffc2 	bl	8005a18 <sbrk_aligned>
 8005a94:	1c43      	adds	r3, r0, #1
 8005a96:	4604      	mov	r4, r0
 8005a98:	d14d      	bne.n	8005b36 <_malloc_r+0xde>
 8005a9a:	6834      	ldr	r4, [r6, #0]
 8005a9c:	4626      	mov	r6, r4
 8005a9e:	2e00      	cmp	r6, #0
 8005aa0:	d140      	bne.n	8005b24 <_malloc_r+0xcc>
 8005aa2:	6823      	ldr	r3, [r4, #0]
 8005aa4:	4631      	mov	r1, r6
 8005aa6:	4638      	mov	r0, r7
 8005aa8:	eb04 0803 	add.w	r8, r4, r3
 8005aac:	f000 f9a4 	bl	8005df8 <_sbrk_r>
 8005ab0:	4580      	cmp	r8, r0
 8005ab2:	d13a      	bne.n	8005b2a <_malloc_r+0xd2>
 8005ab4:	6821      	ldr	r1, [r4, #0]
 8005ab6:	3503      	adds	r5, #3
 8005ab8:	1a6d      	subs	r5, r5, r1
 8005aba:	f025 0503 	bic.w	r5, r5, #3
 8005abe:	3508      	adds	r5, #8
 8005ac0:	2d0c      	cmp	r5, #12
 8005ac2:	bf38      	it	cc
 8005ac4:	250c      	movcc	r5, #12
 8005ac6:	4638      	mov	r0, r7
 8005ac8:	4629      	mov	r1, r5
 8005aca:	f7ff ffa5 	bl	8005a18 <sbrk_aligned>
 8005ace:	3001      	adds	r0, #1
 8005ad0:	d02b      	beq.n	8005b2a <_malloc_r+0xd2>
 8005ad2:	6823      	ldr	r3, [r4, #0]
 8005ad4:	442b      	add	r3, r5
 8005ad6:	6023      	str	r3, [r4, #0]
 8005ad8:	e00e      	b.n	8005af8 <_malloc_r+0xa0>
 8005ada:	6822      	ldr	r2, [r4, #0]
 8005adc:	1b52      	subs	r2, r2, r5
 8005ade:	d41e      	bmi.n	8005b1e <_malloc_r+0xc6>
 8005ae0:	2a0b      	cmp	r2, #11
 8005ae2:	d916      	bls.n	8005b12 <_malloc_r+0xba>
 8005ae4:	1961      	adds	r1, r4, r5
 8005ae6:	42a3      	cmp	r3, r4
 8005ae8:	6025      	str	r5, [r4, #0]
 8005aea:	bf18      	it	ne
 8005aec:	6059      	strne	r1, [r3, #4]
 8005aee:	6863      	ldr	r3, [r4, #4]
 8005af0:	bf08      	it	eq
 8005af2:	6031      	streq	r1, [r6, #0]
 8005af4:	5162      	str	r2, [r4, r5]
 8005af6:	604b      	str	r3, [r1, #4]
 8005af8:	4638      	mov	r0, r7
 8005afa:	f104 060b 	add.w	r6, r4, #11
 8005afe:	f000 f9ed 	bl	8005edc <__malloc_unlock>
 8005b02:	f026 0607 	bic.w	r6, r6, #7
 8005b06:	1d23      	adds	r3, r4, #4
 8005b08:	1af2      	subs	r2, r6, r3
 8005b0a:	d0b6      	beq.n	8005a7a <_malloc_r+0x22>
 8005b0c:	1b9b      	subs	r3, r3, r6
 8005b0e:	50a3      	str	r3, [r4, r2]
 8005b10:	e7b3      	b.n	8005a7a <_malloc_r+0x22>
 8005b12:	6862      	ldr	r2, [r4, #4]
 8005b14:	42a3      	cmp	r3, r4
 8005b16:	bf0c      	ite	eq
 8005b18:	6032      	streq	r2, [r6, #0]
 8005b1a:	605a      	strne	r2, [r3, #4]
 8005b1c:	e7ec      	b.n	8005af8 <_malloc_r+0xa0>
 8005b1e:	4623      	mov	r3, r4
 8005b20:	6864      	ldr	r4, [r4, #4]
 8005b22:	e7b2      	b.n	8005a8a <_malloc_r+0x32>
 8005b24:	4634      	mov	r4, r6
 8005b26:	6876      	ldr	r6, [r6, #4]
 8005b28:	e7b9      	b.n	8005a9e <_malloc_r+0x46>
 8005b2a:	230c      	movs	r3, #12
 8005b2c:	4638      	mov	r0, r7
 8005b2e:	603b      	str	r3, [r7, #0]
 8005b30:	f000 f9d4 	bl	8005edc <__malloc_unlock>
 8005b34:	e7a1      	b.n	8005a7a <_malloc_r+0x22>
 8005b36:	6025      	str	r5, [r4, #0]
 8005b38:	e7de      	b.n	8005af8 <_malloc_r+0xa0>
 8005b3a:	bf00      	nop
 8005b3c:	20000360 	.word	0x20000360

08005b40 <__ssputs_r>:
 8005b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b44:	688e      	ldr	r6, [r1, #8]
 8005b46:	4682      	mov	sl, r0
 8005b48:	429e      	cmp	r6, r3
 8005b4a:	460c      	mov	r4, r1
 8005b4c:	4690      	mov	r8, r2
 8005b4e:	461f      	mov	r7, r3
 8005b50:	d838      	bhi.n	8005bc4 <__ssputs_r+0x84>
 8005b52:	898a      	ldrh	r2, [r1, #12]
 8005b54:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005b58:	d032      	beq.n	8005bc0 <__ssputs_r+0x80>
 8005b5a:	6825      	ldr	r5, [r4, #0]
 8005b5c:	6909      	ldr	r1, [r1, #16]
 8005b5e:	3301      	adds	r3, #1
 8005b60:	eba5 0901 	sub.w	r9, r5, r1
 8005b64:	6965      	ldr	r5, [r4, #20]
 8005b66:	444b      	add	r3, r9
 8005b68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005b6c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005b70:	106d      	asrs	r5, r5, #1
 8005b72:	429d      	cmp	r5, r3
 8005b74:	bf38      	it	cc
 8005b76:	461d      	movcc	r5, r3
 8005b78:	0553      	lsls	r3, r2, #21
 8005b7a:	d531      	bpl.n	8005be0 <__ssputs_r+0xa0>
 8005b7c:	4629      	mov	r1, r5
 8005b7e:	f7ff ff6b 	bl	8005a58 <_malloc_r>
 8005b82:	4606      	mov	r6, r0
 8005b84:	b950      	cbnz	r0, 8005b9c <__ssputs_r+0x5c>
 8005b86:	230c      	movs	r3, #12
 8005b88:	f04f 30ff 	mov.w	r0, #4294967295
 8005b8c:	f8ca 3000 	str.w	r3, [sl]
 8005b90:	89a3      	ldrh	r3, [r4, #12]
 8005b92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b96:	81a3      	strh	r3, [r4, #12]
 8005b98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b9c:	464a      	mov	r2, r9
 8005b9e:	6921      	ldr	r1, [r4, #16]
 8005ba0:	f7ff fb4e 	bl	8005240 <memcpy>
 8005ba4:	89a3      	ldrh	r3, [r4, #12]
 8005ba6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005baa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bae:	81a3      	strh	r3, [r4, #12]
 8005bb0:	6126      	str	r6, [r4, #16]
 8005bb2:	444e      	add	r6, r9
 8005bb4:	6026      	str	r6, [r4, #0]
 8005bb6:	463e      	mov	r6, r7
 8005bb8:	6165      	str	r5, [r4, #20]
 8005bba:	eba5 0509 	sub.w	r5, r5, r9
 8005bbe:	60a5      	str	r5, [r4, #8]
 8005bc0:	42be      	cmp	r6, r7
 8005bc2:	d900      	bls.n	8005bc6 <__ssputs_r+0x86>
 8005bc4:	463e      	mov	r6, r7
 8005bc6:	4632      	mov	r2, r6
 8005bc8:	4641      	mov	r1, r8
 8005bca:	6820      	ldr	r0, [r4, #0]
 8005bcc:	f000 f966 	bl	8005e9c <memmove>
 8005bd0:	68a3      	ldr	r3, [r4, #8]
 8005bd2:	2000      	movs	r0, #0
 8005bd4:	1b9b      	subs	r3, r3, r6
 8005bd6:	60a3      	str	r3, [r4, #8]
 8005bd8:	6823      	ldr	r3, [r4, #0]
 8005bda:	4433      	add	r3, r6
 8005bdc:	6023      	str	r3, [r4, #0]
 8005bde:	e7db      	b.n	8005b98 <__ssputs_r+0x58>
 8005be0:	462a      	mov	r2, r5
 8005be2:	f000 f981 	bl	8005ee8 <_realloc_r>
 8005be6:	4606      	mov	r6, r0
 8005be8:	2800      	cmp	r0, #0
 8005bea:	d1e1      	bne.n	8005bb0 <__ssputs_r+0x70>
 8005bec:	4650      	mov	r0, sl
 8005bee:	6921      	ldr	r1, [r4, #16]
 8005bf0:	f7ff feca 	bl	8005988 <_free_r>
 8005bf4:	e7c7      	b.n	8005b86 <__ssputs_r+0x46>
	...

08005bf8 <_svfiprintf_r>:
 8005bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bfc:	4698      	mov	r8, r3
 8005bfe:	898b      	ldrh	r3, [r1, #12]
 8005c00:	4607      	mov	r7, r0
 8005c02:	061b      	lsls	r3, r3, #24
 8005c04:	460d      	mov	r5, r1
 8005c06:	4614      	mov	r4, r2
 8005c08:	b09d      	sub	sp, #116	; 0x74
 8005c0a:	d50e      	bpl.n	8005c2a <_svfiprintf_r+0x32>
 8005c0c:	690b      	ldr	r3, [r1, #16]
 8005c0e:	b963      	cbnz	r3, 8005c2a <_svfiprintf_r+0x32>
 8005c10:	2140      	movs	r1, #64	; 0x40
 8005c12:	f7ff ff21 	bl	8005a58 <_malloc_r>
 8005c16:	6028      	str	r0, [r5, #0]
 8005c18:	6128      	str	r0, [r5, #16]
 8005c1a:	b920      	cbnz	r0, 8005c26 <_svfiprintf_r+0x2e>
 8005c1c:	230c      	movs	r3, #12
 8005c1e:	603b      	str	r3, [r7, #0]
 8005c20:	f04f 30ff 	mov.w	r0, #4294967295
 8005c24:	e0d1      	b.n	8005dca <_svfiprintf_r+0x1d2>
 8005c26:	2340      	movs	r3, #64	; 0x40
 8005c28:	616b      	str	r3, [r5, #20]
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	9309      	str	r3, [sp, #36]	; 0x24
 8005c2e:	2320      	movs	r3, #32
 8005c30:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005c34:	2330      	movs	r3, #48	; 0x30
 8005c36:	f04f 0901 	mov.w	r9, #1
 8005c3a:	f8cd 800c 	str.w	r8, [sp, #12]
 8005c3e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005de4 <_svfiprintf_r+0x1ec>
 8005c42:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005c46:	4623      	mov	r3, r4
 8005c48:	469a      	mov	sl, r3
 8005c4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c4e:	b10a      	cbz	r2, 8005c54 <_svfiprintf_r+0x5c>
 8005c50:	2a25      	cmp	r2, #37	; 0x25
 8005c52:	d1f9      	bne.n	8005c48 <_svfiprintf_r+0x50>
 8005c54:	ebba 0b04 	subs.w	fp, sl, r4
 8005c58:	d00b      	beq.n	8005c72 <_svfiprintf_r+0x7a>
 8005c5a:	465b      	mov	r3, fp
 8005c5c:	4622      	mov	r2, r4
 8005c5e:	4629      	mov	r1, r5
 8005c60:	4638      	mov	r0, r7
 8005c62:	f7ff ff6d 	bl	8005b40 <__ssputs_r>
 8005c66:	3001      	adds	r0, #1
 8005c68:	f000 80aa 	beq.w	8005dc0 <_svfiprintf_r+0x1c8>
 8005c6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c6e:	445a      	add	r2, fp
 8005c70:	9209      	str	r2, [sp, #36]	; 0x24
 8005c72:	f89a 3000 	ldrb.w	r3, [sl]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	f000 80a2 	beq.w	8005dc0 <_svfiprintf_r+0x1c8>
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	f04f 32ff 	mov.w	r2, #4294967295
 8005c82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c86:	f10a 0a01 	add.w	sl, sl, #1
 8005c8a:	9304      	str	r3, [sp, #16]
 8005c8c:	9307      	str	r3, [sp, #28]
 8005c8e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005c92:	931a      	str	r3, [sp, #104]	; 0x68
 8005c94:	4654      	mov	r4, sl
 8005c96:	2205      	movs	r2, #5
 8005c98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c9c:	4851      	ldr	r0, [pc, #324]	; (8005de4 <_svfiprintf_r+0x1ec>)
 8005c9e:	f7ff fac1 	bl	8005224 <memchr>
 8005ca2:	9a04      	ldr	r2, [sp, #16]
 8005ca4:	b9d8      	cbnz	r0, 8005cde <_svfiprintf_r+0xe6>
 8005ca6:	06d0      	lsls	r0, r2, #27
 8005ca8:	bf44      	itt	mi
 8005caa:	2320      	movmi	r3, #32
 8005cac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005cb0:	0711      	lsls	r1, r2, #28
 8005cb2:	bf44      	itt	mi
 8005cb4:	232b      	movmi	r3, #43	; 0x2b
 8005cb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005cba:	f89a 3000 	ldrb.w	r3, [sl]
 8005cbe:	2b2a      	cmp	r3, #42	; 0x2a
 8005cc0:	d015      	beq.n	8005cee <_svfiprintf_r+0xf6>
 8005cc2:	4654      	mov	r4, sl
 8005cc4:	2000      	movs	r0, #0
 8005cc6:	f04f 0c0a 	mov.w	ip, #10
 8005cca:	9a07      	ldr	r2, [sp, #28]
 8005ccc:	4621      	mov	r1, r4
 8005cce:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005cd2:	3b30      	subs	r3, #48	; 0x30
 8005cd4:	2b09      	cmp	r3, #9
 8005cd6:	d94e      	bls.n	8005d76 <_svfiprintf_r+0x17e>
 8005cd8:	b1b0      	cbz	r0, 8005d08 <_svfiprintf_r+0x110>
 8005cda:	9207      	str	r2, [sp, #28]
 8005cdc:	e014      	b.n	8005d08 <_svfiprintf_r+0x110>
 8005cde:	eba0 0308 	sub.w	r3, r0, r8
 8005ce2:	fa09 f303 	lsl.w	r3, r9, r3
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	46a2      	mov	sl, r4
 8005cea:	9304      	str	r3, [sp, #16]
 8005cec:	e7d2      	b.n	8005c94 <_svfiprintf_r+0x9c>
 8005cee:	9b03      	ldr	r3, [sp, #12]
 8005cf0:	1d19      	adds	r1, r3, #4
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	9103      	str	r1, [sp, #12]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	bfbb      	ittet	lt
 8005cfa:	425b      	neglt	r3, r3
 8005cfc:	f042 0202 	orrlt.w	r2, r2, #2
 8005d00:	9307      	strge	r3, [sp, #28]
 8005d02:	9307      	strlt	r3, [sp, #28]
 8005d04:	bfb8      	it	lt
 8005d06:	9204      	strlt	r2, [sp, #16]
 8005d08:	7823      	ldrb	r3, [r4, #0]
 8005d0a:	2b2e      	cmp	r3, #46	; 0x2e
 8005d0c:	d10c      	bne.n	8005d28 <_svfiprintf_r+0x130>
 8005d0e:	7863      	ldrb	r3, [r4, #1]
 8005d10:	2b2a      	cmp	r3, #42	; 0x2a
 8005d12:	d135      	bne.n	8005d80 <_svfiprintf_r+0x188>
 8005d14:	9b03      	ldr	r3, [sp, #12]
 8005d16:	3402      	adds	r4, #2
 8005d18:	1d1a      	adds	r2, r3, #4
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	9203      	str	r2, [sp, #12]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	bfb8      	it	lt
 8005d22:	f04f 33ff 	movlt.w	r3, #4294967295
 8005d26:	9305      	str	r3, [sp, #20]
 8005d28:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005de8 <_svfiprintf_r+0x1f0>
 8005d2c:	2203      	movs	r2, #3
 8005d2e:	4650      	mov	r0, sl
 8005d30:	7821      	ldrb	r1, [r4, #0]
 8005d32:	f7ff fa77 	bl	8005224 <memchr>
 8005d36:	b140      	cbz	r0, 8005d4a <_svfiprintf_r+0x152>
 8005d38:	2340      	movs	r3, #64	; 0x40
 8005d3a:	eba0 000a 	sub.w	r0, r0, sl
 8005d3e:	fa03 f000 	lsl.w	r0, r3, r0
 8005d42:	9b04      	ldr	r3, [sp, #16]
 8005d44:	3401      	adds	r4, #1
 8005d46:	4303      	orrs	r3, r0
 8005d48:	9304      	str	r3, [sp, #16]
 8005d4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d4e:	2206      	movs	r2, #6
 8005d50:	4826      	ldr	r0, [pc, #152]	; (8005dec <_svfiprintf_r+0x1f4>)
 8005d52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005d56:	f7ff fa65 	bl	8005224 <memchr>
 8005d5a:	2800      	cmp	r0, #0
 8005d5c:	d038      	beq.n	8005dd0 <_svfiprintf_r+0x1d8>
 8005d5e:	4b24      	ldr	r3, [pc, #144]	; (8005df0 <_svfiprintf_r+0x1f8>)
 8005d60:	bb1b      	cbnz	r3, 8005daa <_svfiprintf_r+0x1b2>
 8005d62:	9b03      	ldr	r3, [sp, #12]
 8005d64:	3307      	adds	r3, #7
 8005d66:	f023 0307 	bic.w	r3, r3, #7
 8005d6a:	3308      	adds	r3, #8
 8005d6c:	9303      	str	r3, [sp, #12]
 8005d6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d70:	4433      	add	r3, r6
 8005d72:	9309      	str	r3, [sp, #36]	; 0x24
 8005d74:	e767      	b.n	8005c46 <_svfiprintf_r+0x4e>
 8005d76:	460c      	mov	r4, r1
 8005d78:	2001      	movs	r0, #1
 8005d7a:	fb0c 3202 	mla	r2, ip, r2, r3
 8005d7e:	e7a5      	b.n	8005ccc <_svfiprintf_r+0xd4>
 8005d80:	2300      	movs	r3, #0
 8005d82:	f04f 0c0a 	mov.w	ip, #10
 8005d86:	4619      	mov	r1, r3
 8005d88:	3401      	adds	r4, #1
 8005d8a:	9305      	str	r3, [sp, #20]
 8005d8c:	4620      	mov	r0, r4
 8005d8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d92:	3a30      	subs	r2, #48	; 0x30
 8005d94:	2a09      	cmp	r2, #9
 8005d96:	d903      	bls.n	8005da0 <_svfiprintf_r+0x1a8>
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d0c5      	beq.n	8005d28 <_svfiprintf_r+0x130>
 8005d9c:	9105      	str	r1, [sp, #20]
 8005d9e:	e7c3      	b.n	8005d28 <_svfiprintf_r+0x130>
 8005da0:	4604      	mov	r4, r0
 8005da2:	2301      	movs	r3, #1
 8005da4:	fb0c 2101 	mla	r1, ip, r1, r2
 8005da8:	e7f0      	b.n	8005d8c <_svfiprintf_r+0x194>
 8005daa:	ab03      	add	r3, sp, #12
 8005dac:	9300      	str	r3, [sp, #0]
 8005dae:	462a      	mov	r2, r5
 8005db0:	4638      	mov	r0, r7
 8005db2:	4b10      	ldr	r3, [pc, #64]	; (8005df4 <_svfiprintf_r+0x1fc>)
 8005db4:	a904      	add	r1, sp, #16
 8005db6:	f7fd ffcd 	bl	8003d54 <_printf_float>
 8005dba:	1c42      	adds	r2, r0, #1
 8005dbc:	4606      	mov	r6, r0
 8005dbe:	d1d6      	bne.n	8005d6e <_svfiprintf_r+0x176>
 8005dc0:	89ab      	ldrh	r3, [r5, #12]
 8005dc2:	065b      	lsls	r3, r3, #25
 8005dc4:	f53f af2c 	bmi.w	8005c20 <_svfiprintf_r+0x28>
 8005dc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005dca:	b01d      	add	sp, #116	; 0x74
 8005dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dd0:	ab03      	add	r3, sp, #12
 8005dd2:	9300      	str	r3, [sp, #0]
 8005dd4:	462a      	mov	r2, r5
 8005dd6:	4638      	mov	r0, r7
 8005dd8:	4b06      	ldr	r3, [pc, #24]	; (8005df4 <_svfiprintf_r+0x1fc>)
 8005dda:	a904      	add	r1, sp, #16
 8005ddc:	f7fe fa56 	bl	800428c <_printf_i>
 8005de0:	e7eb      	b.n	8005dba <_svfiprintf_r+0x1c2>
 8005de2:	bf00      	nop
 8005de4:	08006cdc 	.word	0x08006cdc
 8005de8:	08006ce2 	.word	0x08006ce2
 8005dec:	08006ce6 	.word	0x08006ce6
 8005df0:	08003d55 	.word	0x08003d55
 8005df4:	08005b41 	.word	0x08005b41

08005df8 <_sbrk_r>:
 8005df8:	b538      	push	{r3, r4, r5, lr}
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	4d05      	ldr	r5, [pc, #20]	; (8005e14 <_sbrk_r+0x1c>)
 8005dfe:	4604      	mov	r4, r0
 8005e00:	4608      	mov	r0, r1
 8005e02:	602b      	str	r3, [r5, #0]
 8005e04:	f7fb fca8 	bl	8001758 <_sbrk>
 8005e08:	1c43      	adds	r3, r0, #1
 8005e0a:	d102      	bne.n	8005e12 <_sbrk_r+0x1a>
 8005e0c:	682b      	ldr	r3, [r5, #0]
 8005e0e:	b103      	cbz	r3, 8005e12 <_sbrk_r+0x1a>
 8005e10:	6023      	str	r3, [r4, #0]
 8005e12:	bd38      	pop	{r3, r4, r5, pc}
 8005e14:	20000368 	.word	0x20000368

08005e18 <__assert_func>:
 8005e18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005e1a:	4614      	mov	r4, r2
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	4b09      	ldr	r3, [pc, #36]	; (8005e44 <__assert_func+0x2c>)
 8005e20:	4605      	mov	r5, r0
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68d8      	ldr	r0, [r3, #12]
 8005e26:	b14c      	cbz	r4, 8005e3c <__assert_func+0x24>
 8005e28:	4b07      	ldr	r3, [pc, #28]	; (8005e48 <__assert_func+0x30>)
 8005e2a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005e2e:	9100      	str	r1, [sp, #0]
 8005e30:	462b      	mov	r3, r5
 8005e32:	4906      	ldr	r1, [pc, #24]	; (8005e4c <__assert_func+0x34>)
 8005e34:	f000 f80e 	bl	8005e54 <fiprintf>
 8005e38:	f000 faaa 	bl	8006390 <abort>
 8005e3c:	4b04      	ldr	r3, [pc, #16]	; (8005e50 <__assert_func+0x38>)
 8005e3e:	461c      	mov	r4, r3
 8005e40:	e7f3      	b.n	8005e2a <__assert_func+0x12>
 8005e42:	bf00      	nop
 8005e44:	2000001c 	.word	0x2000001c
 8005e48:	08006ced 	.word	0x08006ced
 8005e4c:	08006cfa 	.word	0x08006cfa
 8005e50:	08006d28 	.word	0x08006d28

08005e54 <fiprintf>:
 8005e54:	b40e      	push	{r1, r2, r3}
 8005e56:	b503      	push	{r0, r1, lr}
 8005e58:	4601      	mov	r1, r0
 8005e5a:	ab03      	add	r3, sp, #12
 8005e5c:	4805      	ldr	r0, [pc, #20]	; (8005e74 <fiprintf+0x20>)
 8005e5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e62:	6800      	ldr	r0, [r0, #0]
 8005e64:	9301      	str	r3, [sp, #4]
 8005e66:	f000 f895 	bl	8005f94 <_vfiprintf_r>
 8005e6a:	b002      	add	sp, #8
 8005e6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e70:	b003      	add	sp, #12
 8005e72:	4770      	bx	lr
 8005e74:	2000001c 	.word	0x2000001c

08005e78 <__ascii_mbtowc>:
 8005e78:	b082      	sub	sp, #8
 8005e7a:	b901      	cbnz	r1, 8005e7e <__ascii_mbtowc+0x6>
 8005e7c:	a901      	add	r1, sp, #4
 8005e7e:	b142      	cbz	r2, 8005e92 <__ascii_mbtowc+0x1a>
 8005e80:	b14b      	cbz	r3, 8005e96 <__ascii_mbtowc+0x1e>
 8005e82:	7813      	ldrb	r3, [r2, #0]
 8005e84:	600b      	str	r3, [r1, #0]
 8005e86:	7812      	ldrb	r2, [r2, #0]
 8005e88:	1e10      	subs	r0, r2, #0
 8005e8a:	bf18      	it	ne
 8005e8c:	2001      	movne	r0, #1
 8005e8e:	b002      	add	sp, #8
 8005e90:	4770      	bx	lr
 8005e92:	4610      	mov	r0, r2
 8005e94:	e7fb      	b.n	8005e8e <__ascii_mbtowc+0x16>
 8005e96:	f06f 0001 	mvn.w	r0, #1
 8005e9a:	e7f8      	b.n	8005e8e <__ascii_mbtowc+0x16>

08005e9c <memmove>:
 8005e9c:	4288      	cmp	r0, r1
 8005e9e:	b510      	push	{r4, lr}
 8005ea0:	eb01 0402 	add.w	r4, r1, r2
 8005ea4:	d902      	bls.n	8005eac <memmove+0x10>
 8005ea6:	4284      	cmp	r4, r0
 8005ea8:	4623      	mov	r3, r4
 8005eaa:	d807      	bhi.n	8005ebc <memmove+0x20>
 8005eac:	1e43      	subs	r3, r0, #1
 8005eae:	42a1      	cmp	r1, r4
 8005eb0:	d008      	beq.n	8005ec4 <memmove+0x28>
 8005eb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005eb6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005eba:	e7f8      	b.n	8005eae <memmove+0x12>
 8005ebc:	4601      	mov	r1, r0
 8005ebe:	4402      	add	r2, r0
 8005ec0:	428a      	cmp	r2, r1
 8005ec2:	d100      	bne.n	8005ec6 <memmove+0x2a>
 8005ec4:	bd10      	pop	{r4, pc}
 8005ec6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005eca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005ece:	e7f7      	b.n	8005ec0 <memmove+0x24>

08005ed0 <__malloc_lock>:
 8005ed0:	4801      	ldr	r0, [pc, #4]	; (8005ed8 <__malloc_lock+0x8>)
 8005ed2:	f000 bc19 	b.w	8006708 <__retarget_lock_acquire_recursive>
 8005ed6:	bf00      	nop
 8005ed8:	2000036c 	.word	0x2000036c

08005edc <__malloc_unlock>:
 8005edc:	4801      	ldr	r0, [pc, #4]	; (8005ee4 <__malloc_unlock+0x8>)
 8005ede:	f000 bc14 	b.w	800670a <__retarget_lock_release_recursive>
 8005ee2:	bf00      	nop
 8005ee4:	2000036c 	.word	0x2000036c

08005ee8 <_realloc_r>:
 8005ee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005eec:	4680      	mov	r8, r0
 8005eee:	4614      	mov	r4, r2
 8005ef0:	460e      	mov	r6, r1
 8005ef2:	b921      	cbnz	r1, 8005efe <_realloc_r+0x16>
 8005ef4:	4611      	mov	r1, r2
 8005ef6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005efa:	f7ff bdad 	b.w	8005a58 <_malloc_r>
 8005efe:	b92a      	cbnz	r2, 8005f0c <_realloc_r+0x24>
 8005f00:	f7ff fd42 	bl	8005988 <_free_r>
 8005f04:	4625      	mov	r5, r4
 8005f06:	4628      	mov	r0, r5
 8005f08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f0c:	f000 fc64 	bl	80067d8 <_malloc_usable_size_r>
 8005f10:	4284      	cmp	r4, r0
 8005f12:	4607      	mov	r7, r0
 8005f14:	d802      	bhi.n	8005f1c <_realloc_r+0x34>
 8005f16:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005f1a:	d812      	bhi.n	8005f42 <_realloc_r+0x5a>
 8005f1c:	4621      	mov	r1, r4
 8005f1e:	4640      	mov	r0, r8
 8005f20:	f7ff fd9a 	bl	8005a58 <_malloc_r>
 8005f24:	4605      	mov	r5, r0
 8005f26:	2800      	cmp	r0, #0
 8005f28:	d0ed      	beq.n	8005f06 <_realloc_r+0x1e>
 8005f2a:	42bc      	cmp	r4, r7
 8005f2c:	4622      	mov	r2, r4
 8005f2e:	4631      	mov	r1, r6
 8005f30:	bf28      	it	cs
 8005f32:	463a      	movcs	r2, r7
 8005f34:	f7ff f984 	bl	8005240 <memcpy>
 8005f38:	4631      	mov	r1, r6
 8005f3a:	4640      	mov	r0, r8
 8005f3c:	f7ff fd24 	bl	8005988 <_free_r>
 8005f40:	e7e1      	b.n	8005f06 <_realloc_r+0x1e>
 8005f42:	4635      	mov	r5, r6
 8005f44:	e7df      	b.n	8005f06 <_realloc_r+0x1e>

08005f46 <__sfputc_r>:
 8005f46:	6893      	ldr	r3, [r2, #8]
 8005f48:	b410      	push	{r4}
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	6093      	str	r3, [r2, #8]
 8005f50:	da07      	bge.n	8005f62 <__sfputc_r+0x1c>
 8005f52:	6994      	ldr	r4, [r2, #24]
 8005f54:	42a3      	cmp	r3, r4
 8005f56:	db01      	blt.n	8005f5c <__sfputc_r+0x16>
 8005f58:	290a      	cmp	r1, #10
 8005f5a:	d102      	bne.n	8005f62 <__sfputc_r+0x1c>
 8005f5c:	bc10      	pop	{r4}
 8005f5e:	f000 b949 	b.w	80061f4 <__swbuf_r>
 8005f62:	6813      	ldr	r3, [r2, #0]
 8005f64:	1c58      	adds	r0, r3, #1
 8005f66:	6010      	str	r0, [r2, #0]
 8005f68:	7019      	strb	r1, [r3, #0]
 8005f6a:	4608      	mov	r0, r1
 8005f6c:	bc10      	pop	{r4}
 8005f6e:	4770      	bx	lr

08005f70 <__sfputs_r>:
 8005f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f72:	4606      	mov	r6, r0
 8005f74:	460f      	mov	r7, r1
 8005f76:	4614      	mov	r4, r2
 8005f78:	18d5      	adds	r5, r2, r3
 8005f7a:	42ac      	cmp	r4, r5
 8005f7c:	d101      	bne.n	8005f82 <__sfputs_r+0x12>
 8005f7e:	2000      	movs	r0, #0
 8005f80:	e007      	b.n	8005f92 <__sfputs_r+0x22>
 8005f82:	463a      	mov	r2, r7
 8005f84:	4630      	mov	r0, r6
 8005f86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f8a:	f7ff ffdc 	bl	8005f46 <__sfputc_r>
 8005f8e:	1c43      	adds	r3, r0, #1
 8005f90:	d1f3      	bne.n	8005f7a <__sfputs_r+0xa>
 8005f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005f94 <_vfiprintf_r>:
 8005f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f98:	460d      	mov	r5, r1
 8005f9a:	4614      	mov	r4, r2
 8005f9c:	4698      	mov	r8, r3
 8005f9e:	4606      	mov	r6, r0
 8005fa0:	b09d      	sub	sp, #116	; 0x74
 8005fa2:	b118      	cbz	r0, 8005fac <_vfiprintf_r+0x18>
 8005fa4:	6983      	ldr	r3, [r0, #24]
 8005fa6:	b90b      	cbnz	r3, 8005fac <_vfiprintf_r+0x18>
 8005fa8:	f000 fb10 	bl	80065cc <__sinit>
 8005fac:	4b89      	ldr	r3, [pc, #548]	; (80061d4 <_vfiprintf_r+0x240>)
 8005fae:	429d      	cmp	r5, r3
 8005fb0:	d11b      	bne.n	8005fea <_vfiprintf_r+0x56>
 8005fb2:	6875      	ldr	r5, [r6, #4]
 8005fb4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fb6:	07d9      	lsls	r1, r3, #31
 8005fb8:	d405      	bmi.n	8005fc6 <_vfiprintf_r+0x32>
 8005fba:	89ab      	ldrh	r3, [r5, #12]
 8005fbc:	059a      	lsls	r2, r3, #22
 8005fbe:	d402      	bmi.n	8005fc6 <_vfiprintf_r+0x32>
 8005fc0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005fc2:	f000 fba1 	bl	8006708 <__retarget_lock_acquire_recursive>
 8005fc6:	89ab      	ldrh	r3, [r5, #12]
 8005fc8:	071b      	lsls	r3, r3, #28
 8005fca:	d501      	bpl.n	8005fd0 <_vfiprintf_r+0x3c>
 8005fcc:	692b      	ldr	r3, [r5, #16]
 8005fce:	b9eb      	cbnz	r3, 800600c <_vfiprintf_r+0x78>
 8005fd0:	4629      	mov	r1, r5
 8005fd2:	4630      	mov	r0, r6
 8005fd4:	f000 f96e 	bl	80062b4 <__swsetup_r>
 8005fd8:	b1c0      	cbz	r0, 800600c <_vfiprintf_r+0x78>
 8005fda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fdc:	07dc      	lsls	r4, r3, #31
 8005fde:	d50e      	bpl.n	8005ffe <_vfiprintf_r+0x6a>
 8005fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8005fe4:	b01d      	add	sp, #116	; 0x74
 8005fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fea:	4b7b      	ldr	r3, [pc, #492]	; (80061d8 <_vfiprintf_r+0x244>)
 8005fec:	429d      	cmp	r5, r3
 8005fee:	d101      	bne.n	8005ff4 <_vfiprintf_r+0x60>
 8005ff0:	68b5      	ldr	r5, [r6, #8]
 8005ff2:	e7df      	b.n	8005fb4 <_vfiprintf_r+0x20>
 8005ff4:	4b79      	ldr	r3, [pc, #484]	; (80061dc <_vfiprintf_r+0x248>)
 8005ff6:	429d      	cmp	r5, r3
 8005ff8:	bf08      	it	eq
 8005ffa:	68f5      	ldreq	r5, [r6, #12]
 8005ffc:	e7da      	b.n	8005fb4 <_vfiprintf_r+0x20>
 8005ffe:	89ab      	ldrh	r3, [r5, #12]
 8006000:	0598      	lsls	r0, r3, #22
 8006002:	d4ed      	bmi.n	8005fe0 <_vfiprintf_r+0x4c>
 8006004:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006006:	f000 fb80 	bl	800670a <__retarget_lock_release_recursive>
 800600a:	e7e9      	b.n	8005fe0 <_vfiprintf_r+0x4c>
 800600c:	2300      	movs	r3, #0
 800600e:	9309      	str	r3, [sp, #36]	; 0x24
 8006010:	2320      	movs	r3, #32
 8006012:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006016:	2330      	movs	r3, #48	; 0x30
 8006018:	f04f 0901 	mov.w	r9, #1
 800601c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006020:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80061e0 <_vfiprintf_r+0x24c>
 8006024:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006028:	4623      	mov	r3, r4
 800602a:	469a      	mov	sl, r3
 800602c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006030:	b10a      	cbz	r2, 8006036 <_vfiprintf_r+0xa2>
 8006032:	2a25      	cmp	r2, #37	; 0x25
 8006034:	d1f9      	bne.n	800602a <_vfiprintf_r+0x96>
 8006036:	ebba 0b04 	subs.w	fp, sl, r4
 800603a:	d00b      	beq.n	8006054 <_vfiprintf_r+0xc0>
 800603c:	465b      	mov	r3, fp
 800603e:	4622      	mov	r2, r4
 8006040:	4629      	mov	r1, r5
 8006042:	4630      	mov	r0, r6
 8006044:	f7ff ff94 	bl	8005f70 <__sfputs_r>
 8006048:	3001      	adds	r0, #1
 800604a:	f000 80aa 	beq.w	80061a2 <_vfiprintf_r+0x20e>
 800604e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006050:	445a      	add	r2, fp
 8006052:	9209      	str	r2, [sp, #36]	; 0x24
 8006054:	f89a 3000 	ldrb.w	r3, [sl]
 8006058:	2b00      	cmp	r3, #0
 800605a:	f000 80a2 	beq.w	80061a2 <_vfiprintf_r+0x20e>
 800605e:	2300      	movs	r3, #0
 8006060:	f04f 32ff 	mov.w	r2, #4294967295
 8006064:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006068:	f10a 0a01 	add.w	sl, sl, #1
 800606c:	9304      	str	r3, [sp, #16]
 800606e:	9307      	str	r3, [sp, #28]
 8006070:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006074:	931a      	str	r3, [sp, #104]	; 0x68
 8006076:	4654      	mov	r4, sl
 8006078:	2205      	movs	r2, #5
 800607a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800607e:	4858      	ldr	r0, [pc, #352]	; (80061e0 <_vfiprintf_r+0x24c>)
 8006080:	f7ff f8d0 	bl	8005224 <memchr>
 8006084:	9a04      	ldr	r2, [sp, #16]
 8006086:	b9d8      	cbnz	r0, 80060c0 <_vfiprintf_r+0x12c>
 8006088:	06d1      	lsls	r1, r2, #27
 800608a:	bf44      	itt	mi
 800608c:	2320      	movmi	r3, #32
 800608e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006092:	0713      	lsls	r3, r2, #28
 8006094:	bf44      	itt	mi
 8006096:	232b      	movmi	r3, #43	; 0x2b
 8006098:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800609c:	f89a 3000 	ldrb.w	r3, [sl]
 80060a0:	2b2a      	cmp	r3, #42	; 0x2a
 80060a2:	d015      	beq.n	80060d0 <_vfiprintf_r+0x13c>
 80060a4:	4654      	mov	r4, sl
 80060a6:	2000      	movs	r0, #0
 80060a8:	f04f 0c0a 	mov.w	ip, #10
 80060ac:	9a07      	ldr	r2, [sp, #28]
 80060ae:	4621      	mov	r1, r4
 80060b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060b4:	3b30      	subs	r3, #48	; 0x30
 80060b6:	2b09      	cmp	r3, #9
 80060b8:	d94e      	bls.n	8006158 <_vfiprintf_r+0x1c4>
 80060ba:	b1b0      	cbz	r0, 80060ea <_vfiprintf_r+0x156>
 80060bc:	9207      	str	r2, [sp, #28]
 80060be:	e014      	b.n	80060ea <_vfiprintf_r+0x156>
 80060c0:	eba0 0308 	sub.w	r3, r0, r8
 80060c4:	fa09 f303 	lsl.w	r3, r9, r3
 80060c8:	4313      	orrs	r3, r2
 80060ca:	46a2      	mov	sl, r4
 80060cc:	9304      	str	r3, [sp, #16]
 80060ce:	e7d2      	b.n	8006076 <_vfiprintf_r+0xe2>
 80060d0:	9b03      	ldr	r3, [sp, #12]
 80060d2:	1d19      	adds	r1, r3, #4
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	9103      	str	r1, [sp, #12]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	bfbb      	ittet	lt
 80060dc:	425b      	neglt	r3, r3
 80060de:	f042 0202 	orrlt.w	r2, r2, #2
 80060e2:	9307      	strge	r3, [sp, #28]
 80060e4:	9307      	strlt	r3, [sp, #28]
 80060e6:	bfb8      	it	lt
 80060e8:	9204      	strlt	r2, [sp, #16]
 80060ea:	7823      	ldrb	r3, [r4, #0]
 80060ec:	2b2e      	cmp	r3, #46	; 0x2e
 80060ee:	d10c      	bne.n	800610a <_vfiprintf_r+0x176>
 80060f0:	7863      	ldrb	r3, [r4, #1]
 80060f2:	2b2a      	cmp	r3, #42	; 0x2a
 80060f4:	d135      	bne.n	8006162 <_vfiprintf_r+0x1ce>
 80060f6:	9b03      	ldr	r3, [sp, #12]
 80060f8:	3402      	adds	r4, #2
 80060fa:	1d1a      	adds	r2, r3, #4
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	9203      	str	r2, [sp, #12]
 8006100:	2b00      	cmp	r3, #0
 8006102:	bfb8      	it	lt
 8006104:	f04f 33ff 	movlt.w	r3, #4294967295
 8006108:	9305      	str	r3, [sp, #20]
 800610a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80061e4 <_vfiprintf_r+0x250>
 800610e:	2203      	movs	r2, #3
 8006110:	4650      	mov	r0, sl
 8006112:	7821      	ldrb	r1, [r4, #0]
 8006114:	f7ff f886 	bl	8005224 <memchr>
 8006118:	b140      	cbz	r0, 800612c <_vfiprintf_r+0x198>
 800611a:	2340      	movs	r3, #64	; 0x40
 800611c:	eba0 000a 	sub.w	r0, r0, sl
 8006120:	fa03 f000 	lsl.w	r0, r3, r0
 8006124:	9b04      	ldr	r3, [sp, #16]
 8006126:	3401      	adds	r4, #1
 8006128:	4303      	orrs	r3, r0
 800612a:	9304      	str	r3, [sp, #16]
 800612c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006130:	2206      	movs	r2, #6
 8006132:	482d      	ldr	r0, [pc, #180]	; (80061e8 <_vfiprintf_r+0x254>)
 8006134:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006138:	f7ff f874 	bl	8005224 <memchr>
 800613c:	2800      	cmp	r0, #0
 800613e:	d03f      	beq.n	80061c0 <_vfiprintf_r+0x22c>
 8006140:	4b2a      	ldr	r3, [pc, #168]	; (80061ec <_vfiprintf_r+0x258>)
 8006142:	bb1b      	cbnz	r3, 800618c <_vfiprintf_r+0x1f8>
 8006144:	9b03      	ldr	r3, [sp, #12]
 8006146:	3307      	adds	r3, #7
 8006148:	f023 0307 	bic.w	r3, r3, #7
 800614c:	3308      	adds	r3, #8
 800614e:	9303      	str	r3, [sp, #12]
 8006150:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006152:	443b      	add	r3, r7
 8006154:	9309      	str	r3, [sp, #36]	; 0x24
 8006156:	e767      	b.n	8006028 <_vfiprintf_r+0x94>
 8006158:	460c      	mov	r4, r1
 800615a:	2001      	movs	r0, #1
 800615c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006160:	e7a5      	b.n	80060ae <_vfiprintf_r+0x11a>
 8006162:	2300      	movs	r3, #0
 8006164:	f04f 0c0a 	mov.w	ip, #10
 8006168:	4619      	mov	r1, r3
 800616a:	3401      	adds	r4, #1
 800616c:	9305      	str	r3, [sp, #20]
 800616e:	4620      	mov	r0, r4
 8006170:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006174:	3a30      	subs	r2, #48	; 0x30
 8006176:	2a09      	cmp	r2, #9
 8006178:	d903      	bls.n	8006182 <_vfiprintf_r+0x1ee>
 800617a:	2b00      	cmp	r3, #0
 800617c:	d0c5      	beq.n	800610a <_vfiprintf_r+0x176>
 800617e:	9105      	str	r1, [sp, #20]
 8006180:	e7c3      	b.n	800610a <_vfiprintf_r+0x176>
 8006182:	4604      	mov	r4, r0
 8006184:	2301      	movs	r3, #1
 8006186:	fb0c 2101 	mla	r1, ip, r1, r2
 800618a:	e7f0      	b.n	800616e <_vfiprintf_r+0x1da>
 800618c:	ab03      	add	r3, sp, #12
 800618e:	9300      	str	r3, [sp, #0]
 8006190:	462a      	mov	r2, r5
 8006192:	4630      	mov	r0, r6
 8006194:	4b16      	ldr	r3, [pc, #88]	; (80061f0 <_vfiprintf_r+0x25c>)
 8006196:	a904      	add	r1, sp, #16
 8006198:	f7fd fddc 	bl	8003d54 <_printf_float>
 800619c:	4607      	mov	r7, r0
 800619e:	1c78      	adds	r0, r7, #1
 80061a0:	d1d6      	bne.n	8006150 <_vfiprintf_r+0x1bc>
 80061a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80061a4:	07d9      	lsls	r1, r3, #31
 80061a6:	d405      	bmi.n	80061b4 <_vfiprintf_r+0x220>
 80061a8:	89ab      	ldrh	r3, [r5, #12]
 80061aa:	059a      	lsls	r2, r3, #22
 80061ac:	d402      	bmi.n	80061b4 <_vfiprintf_r+0x220>
 80061ae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80061b0:	f000 faab 	bl	800670a <__retarget_lock_release_recursive>
 80061b4:	89ab      	ldrh	r3, [r5, #12]
 80061b6:	065b      	lsls	r3, r3, #25
 80061b8:	f53f af12 	bmi.w	8005fe0 <_vfiprintf_r+0x4c>
 80061bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80061be:	e711      	b.n	8005fe4 <_vfiprintf_r+0x50>
 80061c0:	ab03      	add	r3, sp, #12
 80061c2:	9300      	str	r3, [sp, #0]
 80061c4:	462a      	mov	r2, r5
 80061c6:	4630      	mov	r0, r6
 80061c8:	4b09      	ldr	r3, [pc, #36]	; (80061f0 <_vfiprintf_r+0x25c>)
 80061ca:	a904      	add	r1, sp, #16
 80061cc:	f7fe f85e 	bl	800428c <_printf_i>
 80061d0:	e7e4      	b.n	800619c <_vfiprintf_r+0x208>
 80061d2:	bf00      	nop
 80061d4:	08006e54 	.word	0x08006e54
 80061d8:	08006e74 	.word	0x08006e74
 80061dc:	08006e34 	.word	0x08006e34
 80061e0:	08006cdc 	.word	0x08006cdc
 80061e4:	08006ce2 	.word	0x08006ce2
 80061e8:	08006ce6 	.word	0x08006ce6
 80061ec:	08003d55 	.word	0x08003d55
 80061f0:	08005f71 	.word	0x08005f71

080061f4 <__swbuf_r>:
 80061f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061f6:	460e      	mov	r6, r1
 80061f8:	4614      	mov	r4, r2
 80061fa:	4605      	mov	r5, r0
 80061fc:	b118      	cbz	r0, 8006206 <__swbuf_r+0x12>
 80061fe:	6983      	ldr	r3, [r0, #24]
 8006200:	b90b      	cbnz	r3, 8006206 <__swbuf_r+0x12>
 8006202:	f000 f9e3 	bl	80065cc <__sinit>
 8006206:	4b21      	ldr	r3, [pc, #132]	; (800628c <__swbuf_r+0x98>)
 8006208:	429c      	cmp	r4, r3
 800620a:	d12b      	bne.n	8006264 <__swbuf_r+0x70>
 800620c:	686c      	ldr	r4, [r5, #4]
 800620e:	69a3      	ldr	r3, [r4, #24]
 8006210:	60a3      	str	r3, [r4, #8]
 8006212:	89a3      	ldrh	r3, [r4, #12]
 8006214:	071a      	lsls	r2, r3, #28
 8006216:	d52f      	bpl.n	8006278 <__swbuf_r+0x84>
 8006218:	6923      	ldr	r3, [r4, #16]
 800621a:	b36b      	cbz	r3, 8006278 <__swbuf_r+0x84>
 800621c:	6923      	ldr	r3, [r4, #16]
 800621e:	6820      	ldr	r0, [r4, #0]
 8006220:	b2f6      	uxtb	r6, r6
 8006222:	1ac0      	subs	r0, r0, r3
 8006224:	6963      	ldr	r3, [r4, #20]
 8006226:	4637      	mov	r7, r6
 8006228:	4283      	cmp	r3, r0
 800622a:	dc04      	bgt.n	8006236 <__swbuf_r+0x42>
 800622c:	4621      	mov	r1, r4
 800622e:	4628      	mov	r0, r5
 8006230:	f000 f938 	bl	80064a4 <_fflush_r>
 8006234:	bb30      	cbnz	r0, 8006284 <__swbuf_r+0x90>
 8006236:	68a3      	ldr	r3, [r4, #8]
 8006238:	3001      	adds	r0, #1
 800623a:	3b01      	subs	r3, #1
 800623c:	60a3      	str	r3, [r4, #8]
 800623e:	6823      	ldr	r3, [r4, #0]
 8006240:	1c5a      	adds	r2, r3, #1
 8006242:	6022      	str	r2, [r4, #0]
 8006244:	701e      	strb	r6, [r3, #0]
 8006246:	6963      	ldr	r3, [r4, #20]
 8006248:	4283      	cmp	r3, r0
 800624a:	d004      	beq.n	8006256 <__swbuf_r+0x62>
 800624c:	89a3      	ldrh	r3, [r4, #12]
 800624e:	07db      	lsls	r3, r3, #31
 8006250:	d506      	bpl.n	8006260 <__swbuf_r+0x6c>
 8006252:	2e0a      	cmp	r6, #10
 8006254:	d104      	bne.n	8006260 <__swbuf_r+0x6c>
 8006256:	4621      	mov	r1, r4
 8006258:	4628      	mov	r0, r5
 800625a:	f000 f923 	bl	80064a4 <_fflush_r>
 800625e:	b988      	cbnz	r0, 8006284 <__swbuf_r+0x90>
 8006260:	4638      	mov	r0, r7
 8006262:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006264:	4b0a      	ldr	r3, [pc, #40]	; (8006290 <__swbuf_r+0x9c>)
 8006266:	429c      	cmp	r4, r3
 8006268:	d101      	bne.n	800626e <__swbuf_r+0x7a>
 800626a:	68ac      	ldr	r4, [r5, #8]
 800626c:	e7cf      	b.n	800620e <__swbuf_r+0x1a>
 800626e:	4b09      	ldr	r3, [pc, #36]	; (8006294 <__swbuf_r+0xa0>)
 8006270:	429c      	cmp	r4, r3
 8006272:	bf08      	it	eq
 8006274:	68ec      	ldreq	r4, [r5, #12]
 8006276:	e7ca      	b.n	800620e <__swbuf_r+0x1a>
 8006278:	4621      	mov	r1, r4
 800627a:	4628      	mov	r0, r5
 800627c:	f000 f81a 	bl	80062b4 <__swsetup_r>
 8006280:	2800      	cmp	r0, #0
 8006282:	d0cb      	beq.n	800621c <__swbuf_r+0x28>
 8006284:	f04f 37ff 	mov.w	r7, #4294967295
 8006288:	e7ea      	b.n	8006260 <__swbuf_r+0x6c>
 800628a:	bf00      	nop
 800628c:	08006e54 	.word	0x08006e54
 8006290:	08006e74 	.word	0x08006e74
 8006294:	08006e34 	.word	0x08006e34

08006298 <__ascii_wctomb>:
 8006298:	4603      	mov	r3, r0
 800629a:	4608      	mov	r0, r1
 800629c:	b141      	cbz	r1, 80062b0 <__ascii_wctomb+0x18>
 800629e:	2aff      	cmp	r2, #255	; 0xff
 80062a0:	d904      	bls.n	80062ac <__ascii_wctomb+0x14>
 80062a2:	228a      	movs	r2, #138	; 0x8a
 80062a4:	f04f 30ff 	mov.w	r0, #4294967295
 80062a8:	601a      	str	r2, [r3, #0]
 80062aa:	4770      	bx	lr
 80062ac:	2001      	movs	r0, #1
 80062ae:	700a      	strb	r2, [r1, #0]
 80062b0:	4770      	bx	lr
	...

080062b4 <__swsetup_r>:
 80062b4:	4b32      	ldr	r3, [pc, #200]	; (8006380 <__swsetup_r+0xcc>)
 80062b6:	b570      	push	{r4, r5, r6, lr}
 80062b8:	681d      	ldr	r5, [r3, #0]
 80062ba:	4606      	mov	r6, r0
 80062bc:	460c      	mov	r4, r1
 80062be:	b125      	cbz	r5, 80062ca <__swsetup_r+0x16>
 80062c0:	69ab      	ldr	r3, [r5, #24]
 80062c2:	b913      	cbnz	r3, 80062ca <__swsetup_r+0x16>
 80062c4:	4628      	mov	r0, r5
 80062c6:	f000 f981 	bl	80065cc <__sinit>
 80062ca:	4b2e      	ldr	r3, [pc, #184]	; (8006384 <__swsetup_r+0xd0>)
 80062cc:	429c      	cmp	r4, r3
 80062ce:	d10f      	bne.n	80062f0 <__swsetup_r+0x3c>
 80062d0:	686c      	ldr	r4, [r5, #4]
 80062d2:	89a3      	ldrh	r3, [r4, #12]
 80062d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80062d8:	0719      	lsls	r1, r3, #28
 80062da:	d42c      	bmi.n	8006336 <__swsetup_r+0x82>
 80062dc:	06dd      	lsls	r5, r3, #27
 80062de:	d411      	bmi.n	8006304 <__swsetup_r+0x50>
 80062e0:	2309      	movs	r3, #9
 80062e2:	6033      	str	r3, [r6, #0]
 80062e4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80062e8:	f04f 30ff 	mov.w	r0, #4294967295
 80062ec:	81a3      	strh	r3, [r4, #12]
 80062ee:	e03e      	b.n	800636e <__swsetup_r+0xba>
 80062f0:	4b25      	ldr	r3, [pc, #148]	; (8006388 <__swsetup_r+0xd4>)
 80062f2:	429c      	cmp	r4, r3
 80062f4:	d101      	bne.n	80062fa <__swsetup_r+0x46>
 80062f6:	68ac      	ldr	r4, [r5, #8]
 80062f8:	e7eb      	b.n	80062d2 <__swsetup_r+0x1e>
 80062fa:	4b24      	ldr	r3, [pc, #144]	; (800638c <__swsetup_r+0xd8>)
 80062fc:	429c      	cmp	r4, r3
 80062fe:	bf08      	it	eq
 8006300:	68ec      	ldreq	r4, [r5, #12]
 8006302:	e7e6      	b.n	80062d2 <__swsetup_r+0x1e>
 8006304:	0758      	lsls	r0, r3, #29
 8006306:	d512      	bpl.n	800632e <__swsetup_r+0x7a>
 8006308:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800630a:	b141      	cbz	r1, 800631e <__swsetup_r+0x6a>
 800630c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006310:	4299      	cmp	r1, r3
 8006312:	d002      	beq.n	800631a <__swsetup_r+0x66>
 8006314:	4630      	mov	r0, r6
 8006316:	f7ff fb37 	bl	8005988 <_free_r>
 800631a:	2300      	movs	r3, #0
 800631c:	6363      	str	r3, [r4, #52]	; 0x34
 800631e:	89a3      	ldrh	r3, [r4, #12]
 8006320:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006324:	81a3      	strh	r3, [r4, #12]
 8006326:	2300      	movs	r3, #0
 8006328:	6063      	str	r3, [r4, #4]
 800632a:	6923      	ldr	r3, [r4, #16]
 800632c:	6023      	str	r3, [r4, #0]
 800632e:	89a3      	ldrh	r3, [r4, #12]
 8006330:	f043 0308 	orr.w	r3, r3, #8
 8006334:	81a3      	strh	r3, [r4, #12]
 8006336:	6923      	ldr	r3, [r4, #16]
 8006338:	b94b      	cbnz	r3, 800634e <__swsetup_r+0x9a>
 800633a:	89a3      	ldrh	r3, [r4, #12]
 800633c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006340:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006344:	d003      	beq.n	800634e <__swsetup_r+0x9a>
 8006346:	4621      	mov	r1, r4
 8006348:	4630      	mov	r0, r6
 800634a:	f000 fa05 	bl	8006758 <__smakebuf_r>
 800634e:	89a0      	ldrh	r0, [r4, #12]
 8006350:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006354:	f010 0301 	ands.w	r3, r0, #1
 8006358:	d00a      	beq.n	8006370 <__swsetup_r+0xbc>
 800635a:	2300      	movs	r3, #0
 800635c:	60a3      	str	r3, [r4, #8]
 800635e:	6963      	ldr	r3, [r4, #20]
 8006360:	425b      	negs	r3, r3
 8006362:	61a3      	str	r3, [r4, #24]
 8006364:	6923      	ldr	r3, [r4, #16]
 8006366:	b943      	cbnz	r3, 800637a <__swsetup_r+0xc6>
 8006368:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800636c:	d1ba      	bne.n	80062e4 <__swsetup_r+0x30>
 800636e:	bd70      	pop	{r4, r5, r6, pc}
 8006370:	0781      	lsls	r1, r0, #30
 8006372:	bf58      	it	pl
 8006374:	6963      	ldrpl	r3, [r4, #20]
 8006376:	60a3      	str	r3, [r4, #8]
 8006378:	e7f4      	b.n	8006364 <__swsetup_r+0xb0>
 800637a:	2000      	movs	r0, #0
 800637c:	e7f7      	b.n	800636e <__swsetup_r+0xba>
 800637e:	bf00      	nop
 8006380:	2000001c 	.word	0x2000001c
 8006384:	08006e54 	.word	0x08006e54
 8006388:	08006e74 	.word	0x08006e74
 800638c:	08006e34 	.word	0x08006e34

08006390 <abort>:
 8006390:	2006      	movs	r0, #6
 8006392:	b508      	push	{r3, lr}
 8006394:	f000 fa50 	bl	8006838 <raise>
 8006398:	2001      	movs	r0, #1
 800639a:	f7fb f96a 	bl	8001672 <_exit>
	...

080063a0 <__sflush_r>:
 80063a0:	898a      	ldrh	r2, [r1, #12]
 80063a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063a4:	4605      	mov	r5, r0
 80063a6:	0710      	lsls	r0, r2, #28
 80063a8:	460c      	mov	r4, r1
 80063aa:	d457      	bmi.n	800645c <__sflush_r+0xbc>
 80063ac:	684b      	ldr	r3, [r1, #4]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	dc04      	bgt.n	80063bc <__sflush_r+0x1c>
 80063b2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	dc01      	bgt.n	80063bc <__sflush_r+0x1c>
 80063b8:	2000      	movs	r0, #0
 80063ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063be:	2e00      	cmp	r6, #0
 80063c0:	d0fa      	beq.n	80063b8 <__sflush_r+0x18>
 80063c2:	2300      	movs	r3, #0
 80063c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80063c8:	682f      	ldr	r7, [r5, #0]
 80063ca:	602b      	str	r3, [r5, #0]
 80063cc:	d032      	beq.n	8006434 <__sflush_r+0x94>
 80063ce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80063d0:	89a3      	ldrh	r3, [r4, #12]
 80063d2:	075a      	lsls	r2, r3, #29
 80063d4:	d505      	bpl.n	80063e2 <__sflush_r+0x42>
 80063d6:	6863      	ldr	r3, [r4, #4]
 80063d8:	1ac0      	subs	r0, r0, r3
 80063da:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80063dc:	b10b      	cbz	r3, 80063e2 <__sflush_r+0x42>
 80063de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80063e0:	1ac0      	subs	r0, r0, r3
 80063e2:	2300      	movs	r3, #0
 80063e4:	4602      	mov	r2, r0
 80063e6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063e8:	4628      	mov	r0, r5
 80063ea:	6a21      	ldr	r1, [r4, #32]
 80063ec:	47b0      	blx	r6
 80063ee:	1c43      	adds	r3, r0, #1
 80063f0:	89a3      	ldrh	r3, [r4, #12]
 80063f2:	d106      	bne.n	8006402 <__sflush_r+0x62>
 80063f4:	6829      	ldr	r1, [r5, #0]
 80063f6:	291d      	cmp	r1, #29
 80063f8:	d82c      	bhi.n	8006454 <__sflush_r+0xb4>
 80063fa:	4a29      	ldr	r2, [pc, #164]	; (80064a0 <__sflush_r+0x100>)
 80063fc:	40ca      	lsrs	r2, r1
 80063fe:	07d6      	lsls	r6, r2, #31
 8006400:	d528      	bpl.n	8006454 <__sflush_r+0xb4>
 8006402:	2200      	movs	r2, #0
 8006404:	6062      	str	r2, [r4, #4]
 8006406:	6922      	ldr	r2, [r4, #16]
 8006408:	04d9      	lsls	r1, r3, #19
 800640a:	6022      	str	r2, [r4, #0]
 800640c:	d504      	bpl.n	8006418 <__sflush_r+0x78>
 800640e:	1c42      	adds	r2, r0, #1
 8006410:	d101      	bne.n	8006416 <__sflush_r+0x76>
 8006412:	682b      	ldr	r3, [r5, #0]
 8006414:	b903      	cbnz	r3, 8006418 <__sflush_r+0x78>
 8006416:	6560      	str	r0, [r4, #84]	; 0x54
 8006418:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800641a:	602f      	str	r7, [r5, #0]
 800641c:	2900      	cmp	r1, #0
 800641e:	d0cb      	beq.n	80063b8 <__sflush_r+0x18>
 8006420:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006424:	4299      	cmp	r1, r3
 8006426:	d002      	beq.n	800642e <__sflush_r+0x8e>
 8006428:	4628      	mov	r0, r5
 800642a:	f7ff faad 	bl	8005988 <_free_r>
 800642e:	2000      	movs	r0, #0
 8006430:	6360      	str	r0, [r4, #52]	; 0x34
 8006432:	e7c2      	b.n	80063ba <__sflush_r+0x1a>
 8006434:	6a21      	ldr	r1, [r4, #32]
 8006436:	2301      	movs	r3, #1
 8006438:	4628      	mov	r0, r5
 800643a:	47b0      	blx	r6
 800643c:	1c41      	adds	r1, r0, #1
 800643e:	d1c7      	bne.n	80063d0 <__sflush_r+0x30>
 8006440:	682b      	ldr	r3, [r5, #0]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d0c4      	beq.n	80063d0 <__sflush_r+0x30>
 8006446:	2b1d      	cmp	r3, #29
 8006448:	d001      	beq.n	800644e <__sflush_r+0xae>
 800644a:	2b16      	cmp	r3, #22
 800644c:	d101      	bne.n	8006452 <__sflush_r+0xb2>
 800644e:	602f      	str	r7, [r5, #0]
 8006450:	e7b2      	b.n	80063b8 <__sflush_r+0x18>
 8006452:	89a3      	ldrh	r3, [r4, #12]
 8006454:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006458:	81a3      	strh	r3, [r4, #12]
 800645a:	e7ae      	b.n	80063ba <__sflush_r+0x1a>
 800645c:	690f      	ldr	r7, [r1, #16]
 800645e:	2f00      	cmp	r7, #0
 8006460:	d0aa      	beq.n	80063b8 <__sflush_r+0x18>
 8006462:	0793      	lsls	r3, r2, #30
 8006464:	bf18      	it	ne
 8006466:	2300      	movne	r3, #0
 8006468:	680e      	ldr	r6, [r1, #0]
 800646a:	bf08      	it	eq
 800646c:	694b      	ldreq	r3, [r1, #20]
 800646e:	1bf6      	subs	r6, r6, r7
 8006470:	600f      	str	r7, [r1, #0]
 8006472:	608b      	str	r3, [r1, #8]
 8006474:	2e00      	cmp	r6, #0
 8006476:	dd9f      	ble.n	80063b8 <__sflush_r+0x18>
 8006478:	4633      	mov	r3, r6
 800647a:	463a      	mov	r2, r7
 800647c:	4628      	mov	r0, r5
 800647e:	6a21      	ldr	r1, [r4, #32]
 8006480:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006484:	47e0      	blx	ip
 8006486:	2800      	cmp	r0, #0
 8006488:	dc06      	bgt.n	8006498 <__sflush_r+0xf8>
 800648a:	89a3      	ldrh	r3, [r4, #12]
 800648c:	f04f 30ff 	mov.w	r0, #4294967295
 8006490:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006494:	81a3      	strh	r3, [r4, #12]
 8006496:	e790      	b.n	80063ba <__sflush_r+0x1a>
 8006498:	4407      	add	r7, r0
 800649a:	1a36      	subs	r6, r6, r0
 800649c:	e7ea      	b.n	8006474 <__sflush_r+0xd4>
 800649e:	bf00      	nop
 80064a0:	20400001 	.word	0x20400001

080064a4 <_fflush_r>:
 80064a4:	b538      	push	{r3, r4, r5, lr}
 80064a6:	690b      	ldr	r3, [r1, #16]
 80064a8:	4605      	mov	r5, r0
 80064aa:	460c      	mov	r4, r1
 80064ac:	b913      	cbnz	r3, 80064b4 <_fflush_r+0x10>
 80064ae:	2500      	movs	r5, #0
 80064b0:	4628      	mov	r0, r5
 80064b2:	bd38      	pop	{r3, r4, r5, pc}
 80064b4:	b118      	cbz	r0, 80064be <_fflush_r+0x1a>
 80064b6:	6983      	ldr	r3, [r0, #24]
 80064b8:	b90b      	cbnz	r3, 80064be <_fflush_r+0x1a>
 80064ba:	f000 f887 	bl	80065cc <__sinit>
 80064be:	4b14      	ldr	r3, [pc, #80]	; (8006510 <_fflush_r+0x6c>)
 80064c0:	429c      	cmp	r4, r3
 80064c2:	d11b      	bne.n	80064fc <_fflush_r+0x58>
 80064c4:	686c      	ldr	r4, [r5, #4]
 80064c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d0ef      	beq.n	80064ae <_fflush_r+0xa>
 80064ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80064d0:	07d0      	lsls	r0, r2, #31
 80064d2:	d404      	bmi.n	80064de <_fflush_r+0x3a>
 80064d4:	0599      	lsls	r1, r3, #22
 80064d6:	d402      	bmi.n	80064de <_fflush_r+0x3a>
 80064d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064da:	f000 f915 	bl	8006708 <__retarget_lock_acquire_recursive>
 80064de:	4628      	mov	r0, r5
 80064e0:	4621      	mov	r1, r4
 80064e2:	f7ff ff5d 	bl	80063a0 <__sflush_r>
 80064e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80064e8:	4605      	mov	r5, r0
 80064ea:	07da      	lsls	r2, r3, #31
 80064ec:	d4e0      	bmi.n	80064b0 <_fflush_r+0xc>
 80064ee:	89a3      	ldrh	r3, [r4, #12]
 80064f0:	059b      	lsls	r3, r3, #22
 80064f2:	d4dd      	bmi.n	80064b0 <_fflush_r+0xc>
 80064f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064f6:	f000 f908 	bl	800670a <__retarget_lock_release_recursive>
 80064fa:	e7d9      	b.n	80064b0 <_fflush_r+0xc>
 80064fc:	4b05      	ldr	r3, [pc, #20]	; (8006514 <_fflush_r+0x70>)
 80064fe:	429c      	cmp	r4, r3
 8006500:	d101      	bne.n	8006506 <_fflush_r+0x62>
 8006502:	68ac      	ldr	r4, [r5, #8]
 8006504:	e7df      	b.n	80064c6 <_fflush_r+0x22>
 8006506:	4b04      	ldr	r3, [pc, #16]	; (8006518 <_fflush_r+0x74>)
 8006508:	429c      	cmp	r4, r3
 800650a:	bf08      	it	eq
 800650c:	68ec      	ldreq	r4, [r5, #12]
 800650e:	e7da      	b.n	80064c6 <_fflush_r+0x22>
 8006510:	08006e54 	.word	0x08006e54
 8006514:	08006e74 	.word	0x08006e74
 8006518:	08006e34 	.word	0x08006e34

0800651c <std>:
 800651c:	2300      	movs	r3, #0
 800651e:	b510      	push	{r4, lr}
 8006520:	4604      	mov	r4, r0
 8006522:	e9c0 3300 	strd	r3, r3, [r0]
 8006526:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800652a:	6083      	str	r3, [r0, #8]
 800652c:	8181      	strh	r1, [r0, #12]
 800652e:	6643      	str	r3, [r0, #100]	; 0x64
 8006530:	81c2      	strh	r2, [r0, #14]
 8006532:	6183      	str	r3, [r0, #24]
 8006534:	4619      	mov	r1, r3
 8006536:	2208      	movs	r2, #8
 8006538:	305c      	adds	r0, #92	; 0x5c
 800653a:	f7fd fb65 	bl	8003c08 <memset>
 800653e:	4b05      	ldr	r3, [pc, #20]	; (8006554 <std+0x38>)
 8006540:	6224      	str	r4, [r4, #32]
 8006542:	6263      	str	r3, [r4, #36]	; 0x24
 8006544:	4b04      	ldr	r3, [pc, #16]	; (8006558 <std+0x3c>)
 8006546:	62a3      	str	r3, [r4, #40]	; 0x28
 8006548:	4b04      	ldr	r3, [pc, #16]	; (800655c <std+0x40>)
 800654a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800654c:	4b04      	ldr	r3, [pc, #16]	; (8006560 <std+0x44>)
 800654e:	6323      	str	r3, [r4, #48]	; 0x30
 8006550:	bd10      	pop	{r4, pc}
 8006552:	bf00      	nop
 8006554:	08006871 	.word	0x08006871
 8006558:	08006893 	.word	0x08006893
 800655c:	080068cb 	.word	0x080068cb
 8006560:	080068ef 	.word	0x080068ef

08006564 <_cleanup_r>:
 8006564:	4901      	ldr	r1, [pc, #4]	; (800656c <_cleanup_r+0x8>)
 8006566:	f000 b8af 	b.w	80066c8 <_fwalk_reent>
 800656a:	bf00      	nop
 800656c:	080064a5 	.word	0x080064a5

08006570 <__sfmoreglue>:
 8006570:	2268      	movs	r2, #104	; 0x68
 8006572:	b570      	push	{r4, r5, r6, lr}
 8006574:	1e4d      	subs	r5, r1, #1
 8006576:	4355      	muls	r5, r2
 8006578:	460e      	mov	r6, r1
 800657a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800657e:	f7ff fa6b 	bl	8005a58 <_malloc_r>
 8006582:	4604      	mov	r4, r0
 8006584:	b140      	cbz	r0, 8006598 <__sfmoreglue+0x28>
 8006586:	2100      	movs	r1, #0
 8006588:	e9c0 1600 	strd	r1, r6, [r0]
 800658c:	300c      	adds	r0, #12
 800658e:	60a0      	str	r0, [r4, #8]
 8006590:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006594:	f7fd fb38 	bl	8003c08 <memset>
 8006598:	4620      	mov	r0, r4
 800659a:	bd70      	pop	{r4, r5, r6, pc}

0800659c <__sfp_lock_acquire>:
 800659c:	4801      	ldr	r0, [pc, #4]	; (80065a4 <__sfp_lock_acquire+0x8>)
 800659e:	f000 b8b3 	b.w	8006708 <__retarget_lock_acquire_recursive>
 80065a2:	bf00      	nop
 80065a4:	2000036d 	.word	0x2000036d

080065a8 <__sfp_lock_release>:
 80065a8:	4801      	ldr	r0, [pc, #4]	; (80065b0 <__sfp_lock_release+0x8>)
 80065aa:	f000 b8ae 	b.w	800670a <__retarget_lock_release_recursive>
 80065ae:	bf00      	nop
 80065b0:	2000036d 	.word	0x2000036d

080065b4 <__sinit_lock_acquire>:
 80065b4:	4801      	ldr	r0, [pc, #4]	; (80065bc <__sinit_lock_acquire+0x8>)
 80065b6:	f000 b8a7 	b.w	8006708 <__retarget_lock_acquire_recursive>
 80065ba:	bf00      	nop
 80065bc:	2000036e 	.word	0x2000036e

080065c0 <__sinit_lock_release>:
 80065c0:	4801      	ldr	r0, [pc, #4]	; (80065c8 <__sinit_lock_release+0x8>)
 80065c2:	f000 b8a2 	b.w	800670a <__retarget_lock_release_recursive>
 80065c6:	bf00      	nop
 80065c8:	2000036e 	.word	0x2000036e

080065cc <__sinit>:
 80065cc:	b510      	push	{r4, lr}
 80065ce:	4604      	mov	r4, r0
 80065d0:	f7ff fff0 	bl	80065b4 <__sinit_lock_acquire>
 80065d4:	69a3      	ldr	r3, [r4, #24]
 80065d6:	b11b      	cbz	r3, 80065e0 <__sinit+0x14>
 80065d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065dc:	f7ff bff0 	b.w	80065c0 <__sinit_lock_release>
 80065e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80065e4:	6523      	str	r3, [r4, #80]	; 0x50
 80065e6:	4b13      	ldr	r3, [pc, #76]	; (8006634 <__sinit+0x68>)
 80065e8:	4a13      	ldr	r2, [pc, #76]	; (8006638 <__sinit+0x6c>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	62a2      	str	r2, [r4, #40]	; 0x28
 80065ee:	42a3      	cmp	r3, r4
 80065f0:	bf08      	it	eq
 80065f2:	2301      	moveq	r3, #1
 80065f4:	4620      	mov	r0, r4
 80065f6:	bf08      	it	eq
 80065f8:	61a3      	streq	r3, [r4, #24]
 80065fa:	f000 f81f 	bl	800663c <__sfp>
 80065fe:	6060      	str	r0, [r4, #4]
 8006600:	4620      	mov	r0, r4
 8006602:	f000 f81b 	bl	800663c <__sfp>
 8006606:	60a0      	str	r0, [r4, #8]
 8006608:	4620      	mov	r0, r4
 800660a:	f000 f817 	bl	800663c <__sfp>
 800660e:	2200      	movs	r2, #0
 8006610:	2104      	movs	r1, #4
 8006612:	60e0      	str	r0, [r4, #12]
 8006614:	6860      	ldr	r0, [r4, #4]
 8006616:	f7ff ff81 	bl	800651c <std>
 800661a:	2201      	movs	r2, #1
 800661c:	2109      	movs	r1, #9
 800661e:	68a0      	ldr	r0, [r4, #8]
 8006620:	f7ff ff7c 	bl	800651c <std>
 8006624:	2202      	movs	r2, #2
 8006626:	2112      	movs	r1, #18
 8006628:	68e0      	ldr	r0, [r4, #12]
 800662a:	f7ff ff77 	bl	800651c <std>
 800662e:	2301      	movs	r3, #1
 8006630:	61a3      	str	r3, [r4, #24]
 8006632:	e7d1      	b.n	80065d8 <__sinit+0xc>
 8006634:	08006abc 	.word	0x08006abc
 8006638:	08006565 	.word	0x08006565

0800663c <__sfp>:
 800663c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800663e:	4607      	mov	r7, r0
 8006640:	f7ff ffac 	bl	800659c <__sfp_lock_acquire>
 8006644:	4b1e      	ldr	r3, [pc, #120]	; (80066c0 <__sfp+0x84>)
 8006646:	681e      	ldr	r6, [r3, #0]
 8006648:	69b3      	ldr	r3, [r6, #24]
 800664a:	b913      	cbnz	r3, 8006652 <__sfp+0x16>
 800664c:	4630      	mov	r0, r6
 800664e:	f7ff ffbd 	bl	80065cc <__sinit>
 8006652:	3648      	adds	r6, #72	; 0x48
 8006654:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006658:	3b01      	subs	r3, #1
 800665a:	d503      	bpl.n	8006664 <__sfp+0x28>
 800665c:	6833      	ldr	r3, [r6, #0]
 800665e:	b30b      	cbz	r3, 80066a4 <__sfp+0x68>
 8006660:	6836      	ldr	r6, [r6, #0]
 8006662:	e7f7      	b.n	8006654 <__sfp+0x18>
 8006664:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006668:	b9d5      	cbnz	r5, 80066a0 <__sfp+0x64>
 800666a:	4b16      	ldr	r3, [pc, #88]	; (80066c4 <__sfp+0x88>)
 800666c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006670:	60e3      	str	r3, [r4, #12]
 8006672:	6665      	str	r5, [r4, #100]	; 0x64
 8006674:	f000 f847 	bl	8006706 <__retarget_lock_init_recursive>
 8006678:	f7ff ff96 	bl	80065a8 <__sfp_lock_release>
 800667c:	2208      	movs	r2, #8
 800667e:	4629      	mov	r1, r5
 8006680:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006684:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006688:	6025      	str	r5, [r4, #0]
 800668a:	61a5      	str	r5, [r4, #24]
 800668c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006690:	f7fd faba 	bl	8003c08 <memset>
 8006694:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006698:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800669c:	4620      	mov	r0, r4
 800669e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066a0:	3468      	adds	r4, #104	; 0x68
 80066a2:	e7d9      	b.n	8006658 <__sfp+0x1c>
 80066a4:	2104      	movs	r1, #4
 80066a6:	4638      	mov	r0, r7
 80066a8:	f7ff ff62 	bl	8006570 <__sfmoreglue>
 80066ac:	4604      	mov	r4, r0
 80066ae:	6030      	str	r0, [r6, #0]
 80066b0:	2800      	cmp	r0, #0
 80066b2:	d1d5      	bne.n	8006660 <__sfp+0x24>
 80066b4:	f7ff ff78 	bl	80065a8 <__sfp_lock_release>
 80066b8:	230c      	movs	r3, #12
 80066ba:	603b      	str	r3, [r7, #0]
 80066bc:	e7ee      	b.n	800669c <__sfp+0x60>
 80066be:	bf00      	nop
 80066c0:	08006abc 	.word	0x08006abc
 80066c4:	ffff0001 	.word	0xffff0001

080066c8 <_fwalk_reent>:
 80066c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066cc:	4606      	mov	r6, r0
 80066ce:	4688      	mov	r8, r1
 80066d0:	2700      	movs	r7, #0
 80066d2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80066d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80066da:	f1b9 0901 	subs.w	r9, r9, #1
 80066de:	d505      	bpl.n	80066ec <_fwalk_reent+0x24>
 80066e0:	6824      	ldr	r4, [r4, #0]
 80066e2:	2c00      	cmp	r4, #0
 80066e4:	d1f7      	bne.n	80066d6 <_fwalk_reent+0xe>
 80066e6:	4638      	mov	r0, r7
 80066e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066ec:	89ab      	ldrh	r3, [r5, #12]
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d907      	bls.n	8006702 <_fwalk_reent+0x3a>
 80066f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80066f6:	3301      	adds	r3, #1
 80066f8:	d003      	beq.n	8006702 <_fwalk_reent+0x3a>
 80066fa:	4629      	mov	r1, r5
 80066fc:	4630      	mov	r0, r6
 80066fe:	47c0      	blx	r8
 8006700:	4307      	orrs	r7, r0
 8006702:	3568      	adds	r5, #104	; 0x68
 8006704:	e7e9      	b.n	80066da <_fwalk_reent+0x12>

08006706 <__retarget_lock_init_recursive>:
 8006706:	4770      	bx	lr

08006708 <__retarget_lock_acquire_recursive>:
 8006708:	4770      	bx	lr

0800670a <__retarget_lock_release_recursive>:
 800670a:	4770      	bx	lr

0800670c <__swhatbuf_r>:
 800670c:	b570      	push	{r4, r5, r6, lr}
 800670e:	460e      	mov	r6, r1
 8006710:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006714:	4614      	mov	r4, r2
 8006716:	2900      	cmp	r1, #0
 8006718:	461d      	mov	r5, r3
 800671a:	b096      	sub	sp, #88	; 0x58
 800671c:	da08      	bge.n	8006730 <__swhatbuf_r+0x24>
 800671e:	2200      	movs	r2, #0
 8006720:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006724:	602a      	str	r2, [r5, #0]
 8006726:	061a      	lsls	r2, r3, #24
 8006728:	d410      	bmi.n	800674c <__swhatbuf_r+0x40>
 800672a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800672e:	e00e      	b.n	800674e <__swhatbuf_r+0x42>
 8006730:	466a      	mov	r2, sp
 8006732:	f000 f903 	bl	800693c <_fstat_r>
 8006736:	2800      	cmp	r0, #0
 8006738:	dbf1      	blt.n	800671e <__swhatbuf_r+0x12>
 800673a:	9a01      	ldr	r2, [sp, #4]
 800673c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006740:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006744:	425a      	negs	r2, r3
 8006746:	415a      	adcs	r2, r3
 8006748:	602a      	str	r2, [r5, #0]
 800674a:	e7ee      	b.n	800672a <__swhatbuf_r+0x1e>
 800674c:	2340      	movs	r3, #64	; 0x40
 800674e:	2000      	movs	r0, #0
 8006750:	6023      	str	r3, [r4, #0]
 8006752:	b016      	add	sp, #88	; 0x58
 8006754:	bd70      	pop	{r4, r5, r6, pc}
	...

08006758 <__smakebuf_r>:
 8006758:	898b      	ldrh	r3, [r1, #12]
 800675a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800675c:	079d      	lsls	r5, r3, #30
 800675e:	4606      	mov	r6, r0
 8006760:	460c      	mov	r4, r1
 8006762:	d507      	bpl.n	8006774 <__smakebuf_r+0x1c>
 8006764:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006768:	6023      	str	r3, [r4, #0]
 800676a:	6123      	str	r3, [r4, #16]
 800676c:	2301      	movs	r3, #1
 800676e:	6163      	str	r3, [r4, #20]
 8006770:	b002      	add	sp, #8
 8006772:	bd70      	pop	{r4, r5, r6, pc}
 8006774:	466a      	mov	r2, sp
 8006776:	ab01      	add	r3, sp, #4
 8006778:	f7ff ffc8 	bl	800670c <__swhatbuf_r>
 800677c:	9900      	ldr	r1, [sp, #0]
 800677e:	4605      	mov	r5, r0
 8006780:	4630      	mov	r0, r6
 8006782:	f7ff f969 	bl	8005a58 <_malloc_r>
 8006786:	b948      	cbnz	r0, 800679c <__smakebuf_r+0x44>
 8006788:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800678c:	059a      	lsls	r2, r3, #22
 800678e:	d4ef      	bmi.n	8006770 <__smakebuf_r+0x18>
 8006790:	f023 0303 	bic.w	r3, r3, #3
 8006794:	f043 0302 	orr.w	r3, r3, #2
 8006798:	81a3      	strh	r3, [r4, #12]
 800679a:	e7e3      	b.n	8006764 <__smakebuf_r+0xc>
 800679c:	4b0d      	ldr	r3, [pc, #52]	; (80067d4 <__smakebuf_r+0x7c>)
 800679e:	62b3      	str	r3, [r6, #40]	; 0x28
 80067a0:	89a3      	ldrh	r3, [r4, #12]
 80067a2:	6020      	str	r0, [r4, #0]
 80067a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067a8:	81a3      	strh	r3, [r4, #12]
 80067aa:	9b00      	ldr	r3, [sp, #0]
 80067ac:	6120      	str	r0, [r4, #16]
 80067ae:	6163      	str	r3, [r4, #20]
 80067b0:	9b01      	ldr	r3, [sp, #4]
 80067b2:	b15b      	cbz	r3, 80067cc <__smakebuf_r+0x74>
 80067b4:	4630      	mov	r0, r6
 80067b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067ba:	f000 f8d1 	bl	8006960 <_isatty_r>
 80067be:	b128      	cbz	r0, 80067cc <__smakebuf_r+0x74>
 80067c0:	89a3      	ldrh	r3, [r4, #12]
 80067c2:	f023 0303 	bic.w	r3, r3, #3
 80067c6:	f043 0301 	orr.w	r3, r3, #1
 80067ca:	81a3      	strh	r3, [r4, #12]
 80067cc:	89a0      	ldrh	r0, [r4, #12]
 80067ce:	4305      	orrs	r5, r0
 80067d0:	81a5      	strh	r5, [r4, #12]
 80067d2:	e7cd      	b.n	8006770 <__smakebuf_r+0x18>
 80067d4:	08006565 	.word	0x08006565

080067d8 <_malloc_usable_size_r>:
 80067d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067dc:	1f18      	subs	r0, r3, #4
 80067de:	2b00      	cmp	r3, #0
 80067e0:	bfbc      	itt	lt
 80067e2:	580b      	ldrlt	r3, [r1, r0]
 80067e4:	18c0      	addlt	r0, r0, r3
 80067e6:	4770      	bx	lr

080067e8 <_raise_r>:
 80067e8:	291f      	cmp	r1, #31
 80067ea:	b538      	push	{r3, r4, r5, lr}
 80067ec:	4604      	mov	r4, r0
 80067ee:	460d      	mov	r5, r1
 80067f0:	d904      	bls.n	80067fc <_raise_r+0x14>
 80067f2:	2316      	movs	r3, #22
 80067f4:	6003      	str	r3, [r0, #0]
 80067f6:	f04f 30ff 	mov.w	r0, #4294967295
 80067fa:	bd38      	pop	{r3, r4, r5, pc}
 80067fc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80067fe:	b112      	cbz	r2, 8006806 <_raise_r+0x1e>
 8006800:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006804:	b94b      	cbnz	r3, 800681a <_raise_r+0x32>
 8006806:	4620      	mov	r0, r4
 8006808:	f000 f830 	bl	800686c <_getpid_r>
 800680c:	462a      	mov	r2, r5
 800680e:	4601      	mov	r1, r0
 8006810:	4620      	mov	r0, r4
 8006812:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006816:	f000 b817 	b.w	8006848 <_kill_r>
 800681a:	2b01      	cmp	r3, #1
 800681c:	d00a      	beq.n	8006834 <_raise_r+0x4c>
 800681e:	1c59      	adds	r1, r3, #1
 8006820:	d103      	bne.n	800682a <_raise_r+0x42>
 8006822:	2316      	movs	r3, #22
 8006824:	6003      	str	r3, [r0, #0]
 8006826:	2001      	movs	r0, #1
 8006828:	e7e7      	b.n	80067fa <_raise_r+0x12>
 800682a:	2400      	movs	r4, #0
 800682c:	4628      	mov	r0, r5
 800682e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006832:	4798      	blx	r3
 8006834:	2000      	movs	r0, #0
 8006836:	e7e0      	b.n	80067fa <_raise_r+0x12>

08006838 <raise>:
 8006838:	4b02      	ldr	r3, [pc, #8]	; (8006844 <raise+0xc>)
 800683a:	4601      	mov	r1, r0
 800683c:	6818      	ldr	r0, [r3, #0]
 800683e:	f7ff bfd3 	b.w	80067e8 <_raise_r>
 8006842:	bf00      	nop
 8006844:	2000001c 	.word	0x2000001c

08006848 <_kill_r>:
 8006848:	b538      	push	{r3, r4, r5, lr}
 800684a:	2300      	movs	r3, #0
 800684c:	4d06      	ldr	r5, [pc, #24]	; (8006868 <_kill_r+0x20>)
 800684e:	4604      	mov	r4, r0
 8006850:	4608      	mov	r0, r1
 8006852:	4611      	mov	r1, r2
 8006854:	602b      	str	r3, [r5, #0]
 8006856:	f7fa fefc 	bl	8001652 <_kill>
 800685a:	1c43      	adds	r3, r0, #1
 800685c:	d102      	bne.n	8006864 <_kill_r+0x1c>
 800685e:	682b      	ldr	r3, [r5, #0]
 8006860:	b103      	cbz	r3, 8006864 <_kill_r+0x1c>
 8006862:	6023      	str	r3, [r4, #0]
 8006864:	bd38      	pop	{r3, r4, r5, pc}
 8006866:	bf00      	nop
 8006868:	20000368 	.word	0x20000368

0800686c <_getpid_r>:
 800686c:	f7fa beea 	b.w	8001644 <_getpid>

08006870 <__sread>:
 8006870:	b510      	push	{r4, lr}
 8006872:	460c      	mov	r4, r1
 8006874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006878:	f000 f894 	bl	80069a4 <_read_r>
 800687c:	2800      	cmp	r0, #0
 800687e:	bfab      	itete	ge
 8006880:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006882:	89a3      	ldrhlt	r3, [r4, #12]
 8006884:	181b      	addge	r3, r3, r0
 8006886:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800688a:	bfac      	ite	ge
 800688c:	6563      	strge	r3, [r4, #84]	; 0x54
 800688e:	81a3      	strhlt	r3, [r4, #12]
 8006890:	bd10      	pop	{r4, pc}

08006892 <__swrite>:
 8006892:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006896:	461f      	mov	r7, r3
 8006898:	898b      	ldrh	r3, [r1, #12]
 800689a:	4605      	mov	r5, r0
 800689c:	05db      	lsls	r3, r3, #23
 800689e:	460c      	mov	r4, r1
 80068a0:	4616      	mov	r6, r2
 80068a2:	d505      	bpl.n	80068b0 <__swrite+0x1e>
 80068a4:	2302      	movs	r3, #2
 80068a6:	2200      	movs	r2, #0
 80068a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068ac:	f000 f868 	bl	8006980 <_lseek_r>
 80068b0:	89a3      	ldrh	r3, [r4, #12]
 80068b2:	4632      	mov	r2, r6
 80068b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80068b8:	81a3      	strh	r3, [r4, #12]
 80068ba:	4628      	mov	r0, r5
 80068bc:	463b      	mov	r3, r7
 80068be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068c6:	f000 b817 	b.w	80068f8 <_write_r>

080068ca <__sseek>:
 80068ca:	b510      	push	{r4, lr}
 80068cc:	460c      	mov	r4, r1
 80068ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068d2:	f000 f855 	bl	8006980 <_lseek_r>
 80068d6:	1c43      	adds	r3, r0, #1
 80068d8:	89a3      	ldrh	r3, [r4, #12]
 80068da:	bf15      	itete	ne
 80068dc:	6560      	strne	r0, [r4, #84]	; 0x54
 80068de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80068e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80068e6:	81a3      	strheq	r3, [r4, #12]
 80068e8:	bf18      	it	ne
 80068ea:	81a3      	strhne	r3, [r4, #12]
 80068ec:	bd10      	pop	{r4, pc}

080068ee <__sclose>:
 80068ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068f2:	f000 b813 	b.w	800691c <_close_r>
	...

080068f8 <_write_r>:
 80068f8:	b538      	push	{r3, r4, r5, lr}
 80068fa:	4604      	mov	r4, r0
 80068fc:	4608      	mov	r0, r1
 80068fe:	4611      	mov	r1, r2
 8006900:	2200      	movs	r2, #0
 8006902:	4d05      	ldr	r5, [pc, #20]	; (8006918 <_write_r+0x20>)
 8006904:	602a      	str	r2, [r5, #0]
 8006906:	461a      	mov	r2, r3
 8006908:	f7fa feda 	bl	80016c0 <_write>
 800690c:	1c43      	adds	r3, r0, #1
 800690e:	d102      	bne.n	8006916 <_write_r+0x1e>
 8006910:	682b      	ldr	r3, [r5, #0]
 8006912:	b103      	cbz	r3, 8006916 <_write_r+0x1e>
 8006914:	6023      	str	r3, [r4, #0]
 8006916:	bd38      	pop	{r3, r4, r5, pc}
 8006918:	20000368 	.word	0x20000368

0800691c <_close_r>:
 800691c:	b538      	push	{r3, r4, r5, lr}
 800691e:	2300      	movs	r3, #0
 8006920:	4d05      	ldr	r5, [pc, #20]	; (8006938 <_close_r+0x1c>)
 8006922:	4604      	mov	r4, r0
 8006924:	4608      	mov	r0, r1
 8006926:	602b      	str	r3, [r5, #0]
 8006928:	f7fa fee6 	bl	80016f8 <_close>
 800692c:	1c43      	adds	r3, r0, #1
 800692e:	d102      	bne.n	8006936 <_close_r+0x1a>
 8006930:	682b      	ldr	r3, [r5, #0]
 8006932:	b103      	cbz	r3, 8006936 <_close_r+0x1a>
 8006934:	6023      	str	r3, [r4, #0]
 8006936:	bd38      	pop	{r3, r4, r5, pc}
 8006938:	20000368 	.word	0x20000368

0800693c <_fstat_r>:
 800693c:	b538      	push	{r3, r4, r5, lr}
 800693e:	2300      	movs	r3, #0
 8006940:	4d06      	ldr	r5, [pc, #24]	; (800695c <_fstat_r+0x20>)
 8006942:	4604      	mov	r4, r0
 8006944:	4608      	mov	r0, r1
 8006946:	4611      	mov	r1, r2
 8006948:	602b      	str	r3, [r5, #0]
 800694a:	f7fa fee0 	bl	800170e <_fstat>
 800694e:	1c43      	adds	r3, r0, #1
 8006950:	d102      	bne.n	8006958 <_fstat_r+0x1c>
 8006952:	682b      	ldr	r3, [r5, #0]
 8006954:	b103      	cbz	r3, 8006958 <_fstat_r+0x1c>
 8006956:	6023      	str	r3, [r4, #0]
 8006958:	bd38      	pop	{r3, r4, r5, pc}
 800695a:	bf00      	nop
 800695c:	20000368 	.word	0x20000368

08006960 <_isatty_r>:
 8006960:	b538      	push	{r3, r4, r5, lr}
 8006962:	2300      	movs	r3, #0
 8006964:	4d05      	ldr	r5, [pc, #20]	; (800697c <_isatty_r+0x1c>)
 8006966:	4604      	mov	r4, r0
 8006968:	4608      	mov	r0, r1
 800696a:	602b      	str	r3, [r5, #0]
 800696c:	f7fa fede 	bl	800172c <_isatty>
 8006970:	1c43      	adds	r3, r0, #1
 8006972:	d102      	bne.n	800697a <_isatty_r+0x1a>
 8006974:	682b      	ldr	r3, [r5, #0]
 8006976:	b103      	cbz	r3, 800697a <_isatty_r+0x1a>
 8006978:	6023      	str	r3, [r4, #0]
 800697a:	bd38      	pop	{r3, r4, r5, pc}
 800697c:	20000368 	.word	0x20000368

08006980 <_lseek_r>:
 8006980:	b538      	push	{r3, r4, r5, lr}
 8006982:	4604      	mov	r4, r0
 8006984:	4608      	mov	r0, r1
 8006986:	4611      	mov	r1, r2
 8006988:	2200      	movs	r2, #0
 800698a:	4d05      	ldr	r5, [pc, #20]	; (80069a0 <_lseek_r+0x20>)
 800698c:	602a      	str	r2, [r5, #0]
 800698e:	461a      	mov	r2, r3
 8006990:	f7fa fed6 	bl	8001740 <_lseek>
 8006994:	1c43      	adds	r3, r0, #1
 8006996:	d102      	bne.n	800699e <_lseek_r+0x1e>
 8006998:	682b      	ldr	r3, [r5, #0]
 800699a:	b103      	cbz	r3, 800699e <_lseek_r+0x1e>
 800699c:	6023      	str	r3, [r4, #0]
 800699e:	bd38      	pop	{r3, r4, r5, pc}
 80069a0:	20000368 	.word	0x20000368

080069a4 <_read_r>:
 80069a4:	b538      	push	{r3, r4, r5, lr}
 80069a6:	4604      	mov	r4, r0
 80069a8:	4608      	mov	r0, r1
 80069aa:	4611      	mov	r1, r2
 80069ac:	2200      	movs	r2, #0
 80069ae:	4d05      	ldr	r5, [pc, #20]	; (80069c4 <_read_r+0x20>)
 80069b0:	602a      	str	r2, [r5, #0]
 80069b2:	461a      	mov	r2, r3
 80069b4:	f7fa fe67 	bl	8001686 <_read>
 80069b8:	1c43      	adds	r3, r0, #1
 80069ba:	d102      	bne.n	80069c2 <_read_r+0x1e>
 80069bc:	682b      	ldr	r3, [r5, #0]
 80069be:	b103      	cbz	r3, 80069c2 <_read_r+0x1e>
 80069c0:	6023      	str	r3, [r4, #0]
 80069c2:	bd38      	pop	{r3, r4, r5, pc}
 80069c4:	20000368 	.word	0x20000368

080069c8 <_init>:
 80069c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069ca:	bf00      	nop
 80069cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069ce:	bc08      	pop	{r3}
 80069d0:	469e      	mov	lr, r3
 80069d2:	4770      	bx	lr

080069d4 <_fini>:
 80069d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069d6:	bf00      	nop
 80069d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069da:	bc08      	pop	{r3}
 80069dc:	469e      	mov	lr, r3
 80069de:	4770      	bx	lr
