
///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 10:52:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4436)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4794)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4795)
[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:184)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:557)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3653)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:258)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5722)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011001111)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4871)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011010000)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4613)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4563)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011010000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:467)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:482)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5523)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5524)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5734)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:482)
[EFX-0200 WARNING] Removing redundant signal : din[207]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4626)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4905)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4906)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1090)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1092)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1093)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1097)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1108)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[19]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[18]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[17]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[16]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[15]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[14]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011010000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011010000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001111)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1906, ed: 6025, lv: 7, pw: 3541.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	2096
[EFX-0000 INFO] EFX_FF          : 	1690
[EFX-0000 INFO] EFX_SRL8        : 	207
[EFX-0000 INFO] EFX_RAM10       : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 10:53:12
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "video_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "video_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=150)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=150)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=100,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=100,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=100,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=100,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=100,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=100,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3798, ed: 11785, lv: 21, pw: 11380.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1586
[EFX-0000 INFO] EFX_LUT4        : 	5839
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	5042
[EFX-0000 INFO] EFX_SRL8        : 	714
[EFX-0000 INFO] EFX_RAM10       : 	92
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 12:29:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4436)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4794)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4795)
[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:184)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:557)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3653)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:258)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5722)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011001111)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4871)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011010000)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4613)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4563)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011010000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:467)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:482)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5523)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5524)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5734)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:482)
[EFX-0200 WARNING] Removing redundant signal : din[207]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4626)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4905)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4906)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1090)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1092)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1093)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1097)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1108)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[19]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[18]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[17]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[16]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[15]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[14]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011010000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011010000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001111)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1905, ed: 6051, lv: 7, pw: 3571.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	2097
[EFX-0000 INFO] EFX_FF          : 	1690
[EFX-0000 INFO] EFX_SRL8        : 	207
[EFX-0000 INFO] EFX_RAM10       : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 12:30:11
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=150)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=150)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=100,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=100,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=100,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=100,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=100,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=100,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3281, ed: 10155, lv: 8, pw: 9941.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1072
[EFX-0000 INFO] EFX_LUT4        : 	5302
[EFX-0000 INFO] EFX_DSP48       : 	3
[EFX-0000 INFO] EFX_FF          : 	4672
[EFX-0000 INFO] EFX_SRL8        : 	714
[EFX-0000 INFO] EFX_RAM10       : 	92
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 13:29:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4436)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4794)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4795)
[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:184)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:557)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3653)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:258)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5722)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011001111)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4871)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011010000)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4613)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4563)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011010000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:467)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:482)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5523)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5524)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5734)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:482)
[EFX-0200 WARNING] Removing redundant signal : din[207]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4626)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4905)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4906)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1090)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1092)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1093)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1097)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1108)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[19]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[18]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[17]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[16]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[15]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[14]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011010000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011010000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001111)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1889, ed: 5974, lv: 7, pw: 3526.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	2081
[EFX-0000 INFO] EFX_FF          : 	1690
[EFX-0000 INFO] EFX_SRL8        : 	207
[EFX-0000 INFO] EFX_RAM10       : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 13:29:39
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=150)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=150)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=100,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=100,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=100,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=100,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=100,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=100,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3266, ed: 10077, lv: 8, pw: 9903.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1072
[EFX-0000 INFO] EFX_LUT4        : 	5270
[EFX-0000 INFO] EFX_DSP48       : 	3
[EFX-0000 INFO] EFX_FF          : 	4672
[EFX-0000 INFO] EFX_SRL8        : 	714
[EFX-0000 INFO] EFX_RAM10       : 	92
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 13:50:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4436)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4794)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4795)
[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:184)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:557)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3653)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:258)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5722)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011001111)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4871)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011010000)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4613)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4563)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011010000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:467)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:482)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5523)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5524)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5734)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:482)
[EFX-0200 WARNING] Removing redundant signal : din[207]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4626)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4905)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4906)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1090)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1092)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1093)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1097)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1108)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[19]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[18]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[17]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[16]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[15]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[14]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011010000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011010000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001111)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1913, ed: 6008, lv: 7, pw: 3546.80
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	2106
[EFX-0000 INFO] EFX_FF          : 	1690
[EFX-0000 INFO] EFX_SRL8        : 	207
[EFX-0000 INFO] EFX_RAM10       : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 13:50:40
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=150)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=150)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=100,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=100,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=100,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=100,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=100,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=100,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3293, ed: 10157, lv: 8, pw: 9955.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1072
[EFX-0000 INFO] EFX_LUT4        : 	5322
[EFX-0000 INFO] EFX_DSP48       : 	3
[EFX-0000 INFO] EFX_FF          : 	4672
[EFX-0000 INFO] EFX_SRL8        : 	714
[EFX-0000 INFO] EFX_RAM10       : 	92
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 14:26:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4436)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4794)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4795)
[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:184)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:557)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3653)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:258)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5722)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011001111)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4871)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011010000)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4613)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4563)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011010000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:467)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:482)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5523)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5524)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5734)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:482)
[EFX-0200 WARNING] Removing redundant signal : din[207]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4626)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4905)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4906)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1090)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1092)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1093)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1097)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1108)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[19]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[18]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[17]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[16]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[15]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[14]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011010000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011010000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001111)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1884, ed: 6017, lv: 7, pw: 3535.75
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	2077
[EFX-0000 INFO] EFX_FF          : 	1690
[EFX-0000 INFO] EFX_SRL8        : 	207
[EFX-0000 INFO] EFX_RAM10       : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 14:27:04
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=150)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=150)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=100,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=100,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=100,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=100,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=100,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=100,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3379, ed: 10479, lv: 7, pw: 10003.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1072
[EFX-0000 INFO] EFX_LUT4        : 	5382
[EFX-0000 INFO] EFX_DSP48       : 	3
[EFX-0000 INFO] EFX_FF          : 	4672
[EFX-0000 INFO] EFX_SRL8        : 	714
[EFX-0000 INFO] EFX_RAM10       : 	92
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 14:34:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4436)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4794)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4795)
[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:184)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:557)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3653)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:258)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5517)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5722)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011001111)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4871)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011010000)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4613)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4563)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011010000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:467)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:482)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5523)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5524)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5734)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:482)
[EFX-0200 WARNING] Removing redundant signal : din[207]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4626)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4905)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4906)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1090)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1092)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1093)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1097)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1108)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[19]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[18]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[17]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[16]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[15]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[14]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3514)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011010000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011010000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011001111)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1883, ed: 6016, lv: 7, pw: 3529.60
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	2075
[EFX-0000 INFO] EFX_FF          : 	1690
[EFX-0000 INFO] EFX_SRL8        : 	207
[EFX-0000 INFO] EFX_RAM10       : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 14:34:30
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=150)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=150)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=100,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=100,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=100,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=100,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=100,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=100,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3314, ed: 10264, lv: 8, pw: 9933.17
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1072
[EFX-0000 INFO] EFX_LUT4        : 	5317
[EFX-0000 INFO] EFX_DSP48       : 	3
[EFX-0000 INFO] EFX_FF          : 	4672
[EFX-0000 INFO] EFX_SRL8        : 	714
[EFX-0000 INFO] EFX_RAM10       : 	92
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 14:53:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5072)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5430)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5431)
[EFX-0011 VERI-WARNING] port 'probe179' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:820)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1193)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4289)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:894)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6153)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6153)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6153)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6153)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6153)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6153)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6153)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6153)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6153)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01111,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6153)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6153)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6153)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6153)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6153)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6153)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6153)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010110011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6358)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010100101101)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5507)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010100101110)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5249)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5199)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010100101110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1103)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1118)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:972)
[EFX-0011 VERI-WARNING] input port 'probe179[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:621)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6159)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6160)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6370)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1118)
[EFX-0200 WARNING] Removing redundant signal : din[1325]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5262)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5541)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5542)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1726)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1728)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1729)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1733)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1744)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[178]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4150)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[177]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4150)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[176]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4150)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[175]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4150)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[174]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4150)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[173]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4150)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[172]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4150)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[171]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4150)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[170]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4150)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe179[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:621)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe180[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:621)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe181[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:621)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe182[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:621)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe183[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:621)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe184[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:621)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe185[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:621)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe186[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:621)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe187[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:621)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe188[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:621)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010100101110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010100101110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010100101110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010100101110)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010100101101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010100101101)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 12s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4929, ed: 15976, lv: 7, pw: 10923.16
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	6232
[EFX-0000 INFO] EFX_FF          : 	4006
[EFX-0000 INFO] EFX_SRL8        : 	1325
[EFX-0000 INFO] EFX_RAM10       : 	133
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 14:53:59
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3272, ed: 10125, lv: 8, pw: 14444.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1126
[EFX-0000 INFO] EFX_LUT4        : 	9406
[EFX-0000 INFO] EFX_DSP48       : 	3
[EFX-0000 INFO] EFX_FF          : 	6740
[EFX-0000 INFO] EFX_SRL8        : 	1832
[EFX-0000 INFO] EFX_RAM10       : 	212
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:11:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5104)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5462)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5463)
[EFX-0011 VERI-WARNING] port 'probe187' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:852)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1225)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4321)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:926)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6185)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6185)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6185)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6185)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6185)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6185)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6185)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6185)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6185)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01111,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6185)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6185)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6185)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6185)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6185)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6185)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6185)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010111011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6390)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010101001101)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5539)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010101001110)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5281)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5231)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010101001110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1135)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1150)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1004)
[EFX-0011 VERI-WARNING] input port 'probe187[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:645)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6191)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6192)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:6402)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : din[1357]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5294)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5573)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5574)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1758)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1760)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1761)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1765)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1776)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[186]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4182)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[185]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4182)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[184]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4182)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[183]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4182)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[182]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4182)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[181]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4182)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[180]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4182)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[179]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4182)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[178]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4182)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe187[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:645)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe188[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:645)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe189[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:645)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe190[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:645)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe191[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:645)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe192[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:645)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe193[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:645)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe194[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:645)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe195[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:645)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe196[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:645)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010111011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010111011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010101001110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010101001110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010101001110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010101001110)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010101001101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010101001101)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 12s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5067, ed: 16317, lv: 7, pw: 11207.99
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	6409
[EFX-0000 INFO] EFX_FF          : 	4006
[EFX-0000 INFO] EFX_SRL8        : 	1357
[EFX-0000 INFO] EFX_RAM10       : 	136
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:12:29
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3275, ed: 10114, lv: 8, pw: 14563.50
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1172
[EFX-0000 INFO] EFX_LUT4        : 	9606
[EFX-0000 INFO] EFX_DSP48       : 	3
[EFX-0000 INFO] EFX_FF          : 	6794
[EFX-0000 INFO] EFX_SRL8        : 	1864
[EFX-0000 INFO] EFX_RAM10       : 	215
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:40:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4396)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4754)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4755)
[EFX-0011 VERI-WARNING] port 'probe10' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:517)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3613)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:218)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5682)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110110)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4831)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110111)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4573)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4523)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:427)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:442)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:296)
[EFX-0011 VERI-WARNING] input port 'probe10[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5483)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5484)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5694)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:442)
[EFX-0200 WARNING] Removing redundant signal : din[54]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4586)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4865)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4866)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1050)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1052)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1053)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1057)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1068)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110111)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110110)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1006, ed: 3189, lv: 7, pw: 1722.12
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	1026
[EFX-0000 INFO] EFX_FF          : 	854
[EFX-0000 INFO] EFX_SRL8        : 	54
[EFX-0000 INFO] EFX_RAM10       : 	6
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:40:31
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3284, ed: 10128, lv: 8, pw: 8814.71
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1120
[EFX-0000 INFO] EFX_LUT4        : 	4245
[EFX-0000 INFO] EFX_DSP48       : 	3
[EFX-0000 INFO] EFX_FF          : 	3992
[EFX-0000 INFO] EFX_SRL8        : 	549
[EFX-0000 INFO] EFX_RAM10       : 	77
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:50:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4396)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4754)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4755)
[EFX-0011 VERI-WARNING] port 'probe10' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:517)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3613)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:218)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5682)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110110)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4831)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110111)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4573)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4523)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:427)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:442)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:296)
[EFX-0011 VERI-WARNING] input port 'probe10[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5483)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5484)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5694)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:442)
[EFX-0200 WARNING] Removing redundant signal : din[54]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4586)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4865)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4866)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1050)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1052)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1053)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1057)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1068)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110111)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110110)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1003, ed: 3209, lv: 7, pw: 1732.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	1030
[EFX-0000 INFO] EFX_FF          : 	854
[EFX-0000 INFO] EFX_SRL8        : 	54
[EFX-0000 INFO] EFX_RAM10       : 	6
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:50:54
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3755, ed: 11615, lv: 22, pw: 10186.92
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1588
[EFX-0000 INFO] EFX_LUT4        : 	4733
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	4339
[EFX-0000 INFO] EFX_SRL8        : 	549
[EFX-0000 INFO] EFX_RAM10       : 	77
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:58:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4396)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4754)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4755)
[EFX-0011 VERI-WARNING] port 'probe10' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:517)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3613)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:218)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5682)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110110)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4831)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110111)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4573)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4523)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:427)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:442)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:296)
[EFX-0011 VERI-WARNING] input port 'probe10[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5483)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5484)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5694)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:442)
[EFX-0200 WARNING] Removing redundant signal : din[54]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4586)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4865)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4866)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1050)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1052)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1053)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1057)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1068)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110111)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110110)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 981, ed: 3115, lv: 7, pw: 1733.34
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	1021
[EFX-0000 INFO] EFX_FF          : 	854
[EFX-0000 INFO] EFX_SRL8        : 	54
[EFX-0000 INFO] EFX_RAM10       : 	6
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:58:49
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3819, ed: 11852, lv: 21, pw: 10271.97
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1588
[EFX-0000 INFO] EFX_LUT4        : 	4785
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	4340
[EFX-0000 INFO] EFX_SRL8        : 	549
[EFX-0000 INFO] EFX_RAM10       : 	77
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 16:19:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4396)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4754)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4755)
[EFX-0011 VERI-WARNING] port 'probe10' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:517)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3613)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:218)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5682)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110110)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4831)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110111)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4573)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4523)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:427)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:442)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:296)
[EFX-0011 VERI-WARNING] input port 'probe10[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5483)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5484)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5694)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:442)
[EFX-0200 WARNING] Removing redundant signal : din[54]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4586)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4865)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4866)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1050)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1052)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1053)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1057)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1068)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110111)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110110)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 979, ed: 3142, lv: 7, pw: 1713.30
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	1018
[EFX-0000 INFO] EFX_FF          : 	854
[EFX-0000 INFO] EFX_SRL8        : 	54
[EFX-0000 INFO] EFX_RAM10       : 	6
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 16:20:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4396)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4754)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4755)
[EFX-0011 VERI-WARNING] port 'probe10' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:517)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3613)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:218)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5682)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110110)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4831)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110111)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4573)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4523)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:427)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:442)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:296)
[EFX-0011 VERI-WARNING] input port 'probe10[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5483)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5484)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5694)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:442)
[EFX-0200 WARNING] Removing redundant signal : din[54]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4586)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4865)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4866)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1050)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1052)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1053)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1057)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1068)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110111)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110110)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 990, ed: 3207, lv: 7, pw: 1743.79
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	1029
[EFX-0000 INFO] EFX_FF          : 	854
[EFX-0000 INFO] EFX_SRL8        : 	54
[EFX-0000 INFO] EFX_RAM10       : 	6
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 16:20:39
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3834, ed: 11888, lv: 22, pw: 10293.12
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1588
[EFX-0000 INFO] EFX_LUT4        : 	4811
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	4340
[EFX-0000 INFO] EFX_SRL8        : 	549
[EFX-0000 INFO] EFX_RAM10       : 	77
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 16:29:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4396)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4754)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4755)
[EFX-0011 VERI-WARNING] port 'probe10' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:517)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3613)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:218)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5682)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110110)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4831)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110111)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4573)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4523)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:427)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:442)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:296)
[EFX-0011 VERI-WARNING] input port 'probe10[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5483)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5484)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5694)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:442)
[EFX-0200 WARNING] Removing redundant signal : din[54]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4586)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4865)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4866)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1050)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1052)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1053)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1057)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1068)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110111)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110110)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 986, ed: 3156, lv: 7, pw: 1714.52
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	1025
[EFX-0000 INFO] EFX_FF          : 	854
[EFX-0000 INFO] EFX_SRL8        : 	54
[EFX-0000 INFO] EFX_RAM10       : 	6
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 16:29:58
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3815, ed: 11837, lv: 23, pw: 10253.53
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1588
[EFX-0000 INFO] EFX_LUT4        : 	4788
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	4340
[EFX-0000 INFO] EFX_SRL8        : 	549
[EFX-0000 INFO] EFX_RAM10       : 	77
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 16:40:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4396)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4754)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4755)
[EFX-0011 VERI-WARNING] port 'probe10' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:144)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:517)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3613)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:218)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5477)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5682)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110110)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4831)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110111)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4573)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4523)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:427)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:442)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:296)
[EFX-0011 VERI-WARNING] input port 'probe10[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5483)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5484)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5694)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:442)
[EFX-0200 WARNING] Removing redundant signal : din[54]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4586)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4865)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4866)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1050)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1052)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1053)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1057)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1068)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3474)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:114)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110111)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110110)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 984, ed: 3175, lv: 7, pw: 1730.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	1023
[EFX-0000 INFO] EFX_FF          : 	854
[EFX-0000 INFO] EFX_SRL8        : 	54
[EFX-0000 INFO] EFX_RAM10       : 	6
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 16:40:59
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 959 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3752, ed: 11649, lv: 18, pw: 10185.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1563
[EFX-0000 INFO] EFX_LUT4        : 	4719
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	4337
[EFX-0000 INFO] EFX_SRL8        : 	549
[EFX-0000 INFO] EFX_RAM10       : 	77
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 16:53:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4408)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4766)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4767)
[EFX-0011 VERI-WARNING] port 'probe13' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:156)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:529)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3625)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:230)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5489)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5489)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5489)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5489)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5694)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01110011)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4843)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01110100)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4585)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4535)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01110100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:439)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:454)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:308)
[EFX-0011 VERI-WARNING] input port 'probe13[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5496)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5706)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:454)
[EFX-0200 WARNING] Removing redundant signal : din[115]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4598)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4878)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3486)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3486)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3486)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3486)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3486)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3486)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3486)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3486)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3486)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110100)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01110011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01110011)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1387, ed: 4321, lv: 7, pw: 2445.19
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	1488
[EFX-0000 INFO] EFX_FF          : 	1187
[EFX-0000 INFO] EFX_SRL8        : 	115
[EFX-0000 INFO] EFX_RAM10       : 	12
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 16:53:21
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 959 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3769, ed: 11664, lv: 18, pw: 10696.47
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1563
[EFX-0000 INFO] EFX_LUT4        : 	5205
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	4667
[EFX-0000 INFO] EFX_SRL8        : 	610
[EFX-0000 INFO] EFX_RAM10       : 	83
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 17:05:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4408)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4766)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4767)
[EFX-0011 VERI-WARNING] port 'probe13' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:156)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:529)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3625)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:230)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5489)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5489)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5489)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5489)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5694)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01110011)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4843)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01110100)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4585)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4535)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01110100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:439)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:454)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:308)
[EFX-0011 VERI-WARNING] input port 'probe13[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5496)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5706)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:454)
[EFX-0200 WARNING] Removing redundant signal : din[115]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4598)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4878)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3486)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3486)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3486)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3486)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3486)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3486)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3486)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3486)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3486)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:123)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110100)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01110011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01110011)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1362, ed: 4255, lv: 7, pw: 2402.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	1462
[EFX-0000 INFO] EFX_FF          : 	1187
[EFX-0000 INFO] EFX_SRL8        : 	115
[EFX-0000 INFO] EFX_RAM10       : 	12
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 17:06:06
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 959 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3765, ed: 11662, lv: 20, pw: 10692.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1563
[EFX-0000 INFO] EFX_LUT4        : 	5175
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	4667
[EFX-0000 INFO] EFX_SRL8        : 	610
[EFX-0000 INFO] EFX_RAM10       : 	83
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 17:20:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4508)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4866)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4867)
[EFX-0011 VERI-WARNING] port 'probe38' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:256)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:629)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3725)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:330)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100110,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5794)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110011010)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4943)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110011011)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4685)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4635)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:554)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:408)
[EFX-0011 VERI-WARNING] input port 'probe38[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5596)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5806)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:554)
[EFX-0200 WARNING] Removing redundant signal : din[410]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4698)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4978)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1162)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1164)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1169)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1180)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[37]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[36]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[35]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[34]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[33]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[32]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe46[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe47[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110011011)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110011010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110011010)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3091, ed: 9741, lv: 7, pw: 5923.46
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	3485
[EFX-0000 INFO] EFX_FF          : 	2814
[EFX-0000 INFO] EFX_SRL8        : 	410
[EFX-0000 INFO] EFX_RAM10       : 	42
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 17:20:47
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3844, ed: 11932, lv: 22, pw: 12875.58
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1579
[EFX-0000 INFO] EFX_LUT4        : 	7275
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	6350
[EFX-0000 INFO] EFX_SRL8        : 	905
[EFX-0000 INFO] EFX_RAM10       : 	113
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 17:42:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4508)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4866)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4867)
[EFX-0011 VERI-WARNING] port 'probe38' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:256)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:629)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3725)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:330)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100110,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5794)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110011010)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4943)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110011011)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4685)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4635)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:554)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:408)
[EFX-0011 VERI-WARNING] input port 'probe38[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5596)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5806)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:554)
[EFX-0200 WARNING] Removing redundant signal : din[410]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4698)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4978)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1162)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1164)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1169)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1180)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[37]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[36]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[35]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[34]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[33]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[32]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe46[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe47[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110011011)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110011010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110011010)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3102, ed: 9776, lv: 7, pw: 5936.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	3489
[EFX-0000 INFO] EFX_FF          : 	2814
[EFX-0000 INFO] EFX_SRL8        : 	410
[EFX-0000 INFO] EFX_RAM10       : 	42
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 17:43:13
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=148,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=148,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3799, ed: 11815, lv: 21, pw: 12842.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1579
[EFX-0000 INFO] EFX_LUT4        : 	7237
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	6350
[EFX-0000 INFO] EFX_SRL8        : 	905
[EFX-0000 INFO] EFX_RAM10       : 	113
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 18:00:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4508)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4866)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4867)
[EFX-0011 VERI-WARNING] port 'probe38' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:256)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:629)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3725)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:330)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100110,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5794)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110011010)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4943)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110011011)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4685)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4635)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:554)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:408)
[EFX-0011 VERI-WARNING] input port 'probe38[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5596)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5806)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:554)
[EFX-0200 WARNING] Removing redundant signal : din[410]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4698)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4978)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1162)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1164)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1169)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1180)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[37]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[36]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[35]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[34]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[33]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[32]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe46[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe47[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110011011)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110011010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110011010)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3102, ed: 9772, lv: 7, pw: 5947.31
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	3498
[EFX-0000 INFO] EFX_FF          : 	2814
[EFX-0000 INFO] EFX_SRL8        : 	410
[EFX-0000 INFO] EFX_RAM10       : 	42
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 18:00:25
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 962 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3776, ed: 11735, lv: 20, pw: 12812.19
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1579
[EFX-0000 INFO] EFX_LUT4        : 	7222
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	6350
[EFX-0000 INFO] EFX_SRL8        : 	905
[EFX-0000 INFO] EFX_RAM10       : 	113
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 18:17:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4508)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4866)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4867)
[EFX-0011 VERI-WARNING] port 'probe38' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:256)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:629)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3725)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:330)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100110,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5794)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110011010)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4943)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110011011)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4685)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4635)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:554)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:408)
[EFX-0011 VERI-WARNING] input port 'probe38[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5596)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5806)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:554)
[EFX-0200 WARNING] Removing redundant signal : din[410]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4698)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4978)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1162)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1164)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1169)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1180)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[37]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[36]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[35]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[34]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[33]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[32]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe46[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe47[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110011011)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110011010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110011010)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3108, ed: 9803, lv: 7, pw: 5943.11
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	3504
[EFX-0000 INFO] EFX_FF          : 	2814
[EFX-0000 INFO] EFX_SRL8        : 	410
[EFX-0000 INFO] EFX_RAM10       : 	42
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 18:17:21
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 962 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3764, ed: 11682, lv: 23, pw: 12816.17
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1579
[EFX-0000 INFO] EFX_LUT4        : 	7217
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	6350
[EFX-0000 INFO] EFX_SRL8        : 	905
[EFX-0000 INFO] EFX_RAM10       : 	113
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 18:43:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4508)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4866)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4867)
[EFX-0011 VERI-WARNING] port 'probe38' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:256)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:629)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3725)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:330)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100110,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5794)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110011010)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4943)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110011011)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4685)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4635)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:554)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:408)
[EFX-0011 VERI-WARNING] input port 'probe38[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5596)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5806)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:554)
[EFX-0200 WARNING] Removing redundant signal : din[410]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4698)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4978)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1162)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1164)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1169)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1180)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[37]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[36]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[35]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[34]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[33]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[32]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe46[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe47[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110011011)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110011010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110011010)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3103, ed: 9812, lv: 7, pw: 5960.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	3499
[EFX-0000 INFO] EFX_FF          : 	2814
[EFX-0000 INFO] EFX_SRL8        : 	410
[EFX-0000 INFO] EFX_RAM10       : 	42
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 18:43:36
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 962 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3800, ed: 11807, lv: 19, pw: 12876.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1579
[EFX-0000 INFO] EFX_LUT4        : 	7245
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	6350
[EFX-0000 INFO] EFX_SRL8        : 	905
[EFX-0000 INFO] EFX_RAM10       : 	113
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 18:52:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4508)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4866)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4867)
[EFX-0011 VERI-WARNING] port 'probe38' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:256)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:629)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3725)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:330)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100110,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5794)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110011010)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4943)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110011011)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4685)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4635)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:554)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:408)
[EFX-0011 VERI-WARNING] input port 'probe38[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5596)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5806)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:554)
[EFX-0200 WARNING] Removing redundant signal : din[410]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4698)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4978)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1162)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1164)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1169)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1180)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[37]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[36]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[35]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[34]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[33]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[32]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe46[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe47[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110011011)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110011010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110011010)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3079, ed: 9743, lv: 7, pw: 5943.30
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	3464
[EFX-0000 INFO] EFX_FF          : 	2814
[EFX-0000 INFO] EFX_SRL8        : 	410
[EFX-0000 INFO] EFX_RAM10       : 	42
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 18:53:06
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_d2c712b806494e28af9f71597918a616(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_d2c712b806494e28af9f71597918a616(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d2c712b806494e28af9f71597918a616(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d2c712b806494e28af9f71597918a616(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d2c712b806494e28af9f71597918a616_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3793, ed: 11757, lv: 24, pw: 12844.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1579
[EFX-0000 INFO] EFX_LUT4        : 	7205
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	6350
[EFX-0000 INFO] EFX_SRL8        : 	905
[EFX-0000 INFO] EFX_RAM10       : 	113
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 19:00:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4508)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4866)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4867)
[EFX-0011 VERI-WARNING] port 'probe38' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:256)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:629)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3725)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:330)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100110,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5794)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110011010)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4943)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110011011)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4685)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4635)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:554)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:408)
[EFX-0011 VERI-WARNING] input port 'probe38[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5596)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5806)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:554)
[EFX-0200 WARNING] Removing redundant signal : din[410]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4698)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4978)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1162)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1164)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1169)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1180)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[37]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[36]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[35]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[34]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[33]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[32]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe46[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe47[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110011011)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110011010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110011010)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3112, ed: 9859, lv: 7, pw: 6000.13
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	3507
[EFX-0000 INFO] EFX_FF          : 	2814
[EFX-0000 INFO] EFX_SRL8        : 	410
[EFX-0000 INFO] EFX_RAM10       : 	42
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 19:00:34
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_a5d7883f5e9c40b6920062c29c341603(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_a5d7883f5e9c40b6920062c29c341603(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_a5d7883f5e9c40b6920062c29c341603(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_a5d7883f5e9c40b6920062c29c341603(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a5d7883f5e9c40b6920062c29c341603(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a5d7883f5e9c40b6920062c29c341603(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a5d7883f5e9c40b6920062c29c341603(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a5d7883f5e9c40b6920062c29c341603(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a5d7883f5e9c40b6920062c29c341603_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a5d7883f5e9c40b6920062c29c341603_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_5af2f091158d4aef9be2d636e638713f(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5af2f091158d4aef9be2d636e638713f(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_5af2f091158d4aef9be2d636e638713f(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5af2f091158d4aef9be2d636e638713f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5af2f091158d4aef9be2d636e638713f(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5af2f091158d4aef9be2d636e638713f_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3804, ed: 11789, lv: 23, pw: 12847.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1579
[EFX-0000 INFO] EFX_LUT4        : 	7258
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	6350
[EFX-0000 INFO] EFX_SRL8        : 	905
[EFX-0000 INFO] EFX_RAM10       : 	113
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 19:13:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4508)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4866)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4867)
[EFX-0011 VERI-WARNING] port 'probe38' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:256)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:629)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3725)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:330)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5589)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100110,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5794)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110011010)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4943)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110011011)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4685)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4635)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:554)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:408)
[EFX-0011 VERI-WARNING] input port 'probe38[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5596)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5806)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:554)
[EFX-0200 WARNING] Removing redundant signal : din[410]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4698)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4978)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1162)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1164)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1169)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1180)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[37]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[36]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[35]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[34]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[33]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[32]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3586)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe46[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe47[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:198)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110011011,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110011011)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110011010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110011010)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3099, ed: 9768, lv: 7, pw: 5926.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	3495
[EFX-0000 INFO] EFX_FF          : 	2814
[EFX-0000 INFO] EFX_SRL8        : 	410
[EFX-0000 INFO] EFX_RAM10       : 	42
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 19:13:25
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3863, ed: 11970, lv: 19, pw: 12923.60
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1579
[EFX-0000 INFO] EFX_LUT4        : 	7308
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	6367
[EFX-0000 INFO] EFX_SRL8        : 	905
[EFX-0000 INFO] EFX_RAM10       : 	114
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 19:32:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4564)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4922)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4923)
[EFX-0011 VERI-WARNING] port 'probe52' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:312)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:685)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3781)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:386)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5645)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5645)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5645)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5645)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5645)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5645)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5645)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5645)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5645)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5645)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5645)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5645)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5645)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5850)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001111111)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4999)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010000000)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4741)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4691)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010000000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:595)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:610)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:464)
[EFX-0011 VERI-WARNING] input port 'probe52[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:240)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5651)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5652)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5862)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:610)
[EFX-0200 WARNING] Removing redundant signal : din[639]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4754)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5033)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5034)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1218)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1220)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1221)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1225)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1236)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[51]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3642)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[50]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3642)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[49]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3642)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[48]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3642)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[47]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3642)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[46]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3642)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[45]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3642)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[44]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3642)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[43]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3642)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:240)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:240)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe54[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:240)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe55[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:240)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe56[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:240)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe57[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:240)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe58[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:240)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe59[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:240)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe60[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:240)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe61[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:240)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010000000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010000000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010000000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010000000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001111111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001111111)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4494, ed: 13868, lv: 7, pw: 8612.39
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	5119
[EFX-0000 INFO] EFX_FF          : 	4044
[EFX-0000 INFO] EFX_SRL8        : 	639
[EFX-0000 INFO] EFX_RAM10       : 	64
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 19:32:55
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3889, ed: 12023, lv: 21, pw: 14551.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1579
[EFX-0000 INFO] EFX_LUT4        : 	8958
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	7477
[EFX-0000 INFO] EFX_SRL8        : 	1134
[EFX-0000 INFO] EFX_RAM10       : 	136
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 19:48:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4412)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4770)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4771)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:160)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:533)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3629)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:234)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5698)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01110101)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4847)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01110110)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4589)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4539)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01110110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:443)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:458)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:312)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5499)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5500)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5710)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:458)
[EFX-0200 WARNING] Removing redundant signal : din[117]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4602)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4881)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4882)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1066)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1068)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1073)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1084)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110110)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01110101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01110101)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1402, ed: 4387, lv: 7, pw: 2479.17
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	1502
[EFX-0000 INFO] EFX_FF          : 	1203
[EFX-0000 INFO] EFX_SRL8        : 	117
[EFX-0000 INFO] EFX_RAM10       : 	12
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 19:48:35
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3862, ed: 11995, lv: 20, pw: 10806.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1579
[EFX-0000 INFO] EFX_LUT4        : 	5313
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	4675
[EFX-0000 INFO] EFX_SRL8        : 	612
[EFX-0000 INFO] EFX_RAM10       : 	84
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 19:55:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4412)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4770)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4771)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:160)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:533)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3629)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:234)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5698)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01110101)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4847)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01110110)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4589)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4539)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01110110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:443)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:458)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:312)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5499)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5500)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5710)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:458)
[EFX-0200 WARNING] Removing redundant signal : din[117]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4602)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4881)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4882)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1066)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1068)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1073)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1084)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110110)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01110101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01110101)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1364, ed: 4285, lv: 7, pw: 2453.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	1467
[EFX-0000 INFO] EFX_FF          : 	1203
[EFX-0000 INFO] EFX_SRL8        : 	117
[EFX-0000 INFO] EFX_RAM10       : 	12
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 19:55:50
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3863, ed: 12001, lv: 23, pw: 10777.31
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1579
[EFX-0000 INFO] EFX_LUT4        : 	5283
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	4699
[EFX-0000 INFO] EFX_SRL8        : 	612
[EFX-0000 INFO] EFX_RAM10       : 	84
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 20:05:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4412)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4770)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4771)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:160)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:533)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3629)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:234)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5698)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01110101)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4847)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01110110)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4589)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4539)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01110110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:443)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:458)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:312)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5499)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5500)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5710)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:458)
[EFX-0200 WARNING] Removing redundant signal : din[117]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4602)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4881)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4882)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1066)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1068)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1073)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1084)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110110)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01110101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01110101)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1408, ed: 4387, lv: 7, pw: 2466.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	1504
[EFX-0000 INFO] EFX_FF          : 	1203
[EFX-0000 INFO] EFX_SRL8        : 	117
[EFX-0000 INFO] EFX_RAM10       : 	12
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 20:05:12
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3815, ed: 11804, lv: 24, pw: 10753.54
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1579
[EFX-0000 INFO] EFX_LUT4        : 	5272
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	4699
[EFX-0000 INFO] EFX_SRL8        : 	612
[EFX-0000 INFO] EFX_RAM10       : 	84
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 20:12:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4412)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4770)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4771)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:160)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:533)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3629)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:234)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5698)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01110101)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4847)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01110110)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4589)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4539)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01110110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:443)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:458)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:312)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5499)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5500)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5710)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:458)
[EFX-0200 WARNING] Removing redundant signal : din[117]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4602)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4881)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4882)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1066)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1068)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1073)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1084)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110110)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01110101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01110101)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1382, ed: 4366, lv: 7, pw: 2470.50
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	1484
[EFX-0000 INFO] EFX_FF          : 	1203
[EFX-0000 INFO] EFX_SRL8        : 	117
[EFX-0000 INFO] EFX_RAM10       : 	12
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 20:12:55
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3872, ed: 12018, lv: 21, pw: 10809.13
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1579
[EFX-0000 INFO] EFX_LUT4        : 	5306
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	4699
[EFX-0000 INFO] EFX_SRL8        : 	612
[EFX-0000 INFO] EFX_RAM10       : 	84
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 20:54:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4412)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4770)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4771)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:160)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:533)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3629)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:234)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5698)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01110101)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4847)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01110110)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4589)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4539)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01110110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:443)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:458)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:312)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5499)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5500)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5710)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:458)
[EFX-0200 WARNING] Removing redundant signal : din[117]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4602)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4881)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4882)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1066)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1068)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1073)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1084)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3490)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:126)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110110)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01110101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01110101)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1366, ed: 4296, lv: 7, pw: 2434.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	1468
[EFX-0000 INFO] EFX_FF          : 	1203
[EFX-0000 INFO] EFX_SRL8        : 	117
[EFX-0000 INFO] EFX_RAM10       : 	12
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 20:54:23
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3883, ed: 12105, lv: 20, pw: 10838.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1579
[EFX-0000 INFO] EFX_LUT4        : 	5301
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	4699
[EFX-0000 INFO] EFX_SRL8        : 	612
[EFX-0000 INFO] EFX_RAM10       : 	84
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 06:55:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4692)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5050)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5051)
[EFX-0011 VERI-WARNING] port 'probe84' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:440)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:813)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3909)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01111,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01010100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5978)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01000111001)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5127)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01000111010)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4869)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4819)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000111010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:723)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:738)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:592)
[EFX-0011 VERI-WARNING] input port 'probe84[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5779)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5780)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5990)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:738)
[EFX-0200 WARNING] Removing redundant signal : din[569]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4882)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5161)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5162)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1346)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1348)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1349)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1353)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1364)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[83]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[82]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[81]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[80]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[79]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[78]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[77]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[76]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[75]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe84[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe85[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe86[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe87[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe88[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe89[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe90[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe91[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe92[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe93[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000111010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000111010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000111010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000111010)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000111001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000111001)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3268, ed: 10288, lv: 7, pw: 6522.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	3822
[EFX-0000 INFO] EFX_FF          : 	2875
[EFX-0000 INFO] EFX_SRL8        : 	569
[EFX-0000 INFO] EFX_RAM10       : 	57
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 06:55:35
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3879, ed: 12043, lv: 21, pw: 13404.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1628
[EFX-0000 INFO] EFX_LUT4        : 	7666
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	6495
[EFX-0000 INFO] EFX_SRL8        : 	1064
[EFX-0000 INFO] EFX_RAM10       : 	137
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 07:02:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4688)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5046)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5047)
[EFX-0011 VERI-WARNING] port 'probe83' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:436)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:809)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3905)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:510)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5769)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5769)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5769)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5769)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01111,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5769)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5769)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5769)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5769)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5769)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5769)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5769)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5769)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5769)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5769)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01010011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5974)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01000111000)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5123)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01000111001)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4865)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4815)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000111001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:719)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:734)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:588)
[EFX-0011 VERI-WARNING] input port 'probe83[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:333)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5775)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5776)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5986)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:734)
[EFX-0200 WARNING] Removing redundant signal : din[568]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4878)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5157)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5158)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1342)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1344)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1345)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1349)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1360)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[82]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3766)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[81]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3766)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[80]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3766)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[79]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3766)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[78]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3766)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[77]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3766)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[76]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3766)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[75]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3766)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[74]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3766)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe83[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:333)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe84[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:333)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe85[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:333)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe86[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:333)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe87[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:333)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe88[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:333)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe89[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:333)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe90[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:333)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe91[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:333)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe92[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:333)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000111001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000111001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000111001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000111001)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000111000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000111000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 5s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3681, ed: 11394, lv: 7, pw: 7160.97
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	4235
[EFX-0000 INFO] EFX_FF          : 	3360
[EFX-0000 INFO] EFX_SRL8        : 	568
[EFX-0000 INFO] EFX_RAM10       : 	57
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 07:03:26
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3831, ed: 11892, lv: 24, pw: 13797.62
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1628
[EFX-0000 INFO] EFX_LUT4        : 	8033
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	6947
[EFX-0000 INFO] EFX_SRL8        : 	1063
[EFX-0000 INFO] EFX_RAM10       : 	137
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 07:09:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4692)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5050)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5051)
[EFX-0011 VERI-WARNING] port 'probe84' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:440)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:813)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3909)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01111,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01010100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5978)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001000011)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5127)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01001000100)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4869)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4819)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:723)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:738)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:592)
[EFX-0011 VERI-WARNING] input port 'probe84[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5779)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5780)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5990)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:738)
[EFX-0200 WARNING] Removing redundant signal : din[579]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4882)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5161)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5162)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1346)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1348)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1349)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1353)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1364)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[83]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[82]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[81]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[80]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[79]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[78]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[77]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[76]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[75]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe84[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe85[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe86[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe87[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe88[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe89[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe90[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe91[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe92[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe93[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000100)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000011)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3712, ed: 11449, lv: 7, pw: 7166.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	4267
[EFX-0000 INFO] EFX_FF          : 	3360
[EFX-0000 INFO] EFX_SRL8        : 	579
[EFX-0000 INFO] EFX_RAM10       : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 07:09:49
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3898, ed: 12052, lv: 19, pw: 13853.25
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1628
[EFX-0000 INFO] EFX_LUT4        : 	8129
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	6947
[EFX-0000 INFO] EFX_SRL8        : 	1074
[EFX-0000 INFO] EFX_RAM10       : 	138
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 08:09:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4692)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5050)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5051)
[EFX-0011 VERI-WARNING] port 'probe84' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:440)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:813)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3909)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01111,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01010100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5978)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001000011)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5127)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01001000100)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4869)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4819)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:723)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:738)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:592)
[EFX-0011 VERI-WARNING] input port 'probe84[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5779)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5780)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5990)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:738)
[EFX-0200 WARNING] Removing redundant signal : din[579]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4882)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5161)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5162)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1346)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1348)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1349)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1353)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1364)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[83]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[82]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[81]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[80]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[79]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[78]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[77]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[76]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[75]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe84[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe85[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe86[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe87[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe88[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe89[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe90[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe91[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe92[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe93[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000100)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000011)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3738, ed: 11887, lv: 7, pw: 7368.60
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	4294
[EFX-0000 INFO] EFX_FF          : 	3360
[EFX-0000 INFO] EFX_SRL8        : 	579
[EFX-0000 INFO] EFX_RAM10       : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 08:09:24
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3901, ed: 12129, lv: 20, pw: 13931.20
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1628
[EFX-0000 INFO] EFX_LUT4        : 	8159
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	6948
[EFX-0000 INFO] EFX_SRL8        : 	1074
[EFX-0000 INFO] EFX_RAM10       : 	138
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 08:21:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4692)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5050)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5051)
[EFX-0011 VERI-WARNING] port 'probe84' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:440)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:813)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3909)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01111,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01010100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5978)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001000011)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5127)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01001000100)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4869)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4819)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:723)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:738)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:592)
[EFX-0011 VERI-WARNING] input port 'probe84[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5779)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5780)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5990)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:738)
[EFX-0200 WARNING] Removing redundant signal : din[579]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4882)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5161)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5162)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1346)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1348)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1349)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1353)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1364)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[83]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[82]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[81]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[80]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[79]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[78]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[77]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[76]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[75]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe84[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe85[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe86[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe87[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe88[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe89[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe90[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe91[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe92[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe93[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000100)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000011)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3739, ed: 11995, lv: 7, pw: 7367.13
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	4302
[EFX-0000 INFO] EFX_FF          : 	3360
[EFX-0000 INFO] EFX_SRL8        : 	579
[EFX-0000 INFO] EFX_RAM10       : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 08:21:33
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3816, ed: 11810, lv: 22, pw: 13798.83
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1628
[EFX-0000 INFO] EFX_LUT4        : 	8086
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	6948
[EFX-0000 INFO] EFX_SRL8        : 	1074
[EFX-0000 INFO] EFX_RAM10       : 	138
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 08:43:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4692)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5050)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5051)
[EFX-0011 VERI-WARNING] port 'probe84' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:440)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:813)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3909)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01111,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01010100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5978)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001000011)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5127)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01001000100)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4869)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4819)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:723)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:738)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:592)
[EFX-0011 VERI-WARNING] input port 'probe84[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5779)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5780)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5990)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:738)
[EFX-0200 WARNING] Removing redundant signal : din[579]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4882)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5161)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5162)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1346)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1348)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1349)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1353)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1364)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[83]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[82]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[81]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[80]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[79]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[78]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[77]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[76]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[75]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe84[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe85[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe86[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe87[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe88[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe89[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe90[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe91[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe92[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe93[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000100)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000011)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3730, ed: 11886, lv: 7, pw: 7340.56
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	4279
[EFX-0000 INFO] EFX_FF          : 	3360
[EFX-0000 INFO] EFX_SRL8        : 	579
[EFX-0000 INFO] EFX_RAM10       : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 08:44:00
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3880, ed: 12063, lv: 21, pw: 13877.70
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1628
[EFX-0000 INFO] EFX_LUT4        : 	8124
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	6948
[EFX-0000 INFO] EFX_SRL8        : 	1074
[EFX-0000 INFO] EFX_RAM10       : 	138
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 09:06:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4692)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5050)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5051)
[EFX-0011 VERI-WARNING] port 'probe84' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:440)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:813)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3909)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01111,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01010100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5978)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001000011)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5127)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01001000100)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4869)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4819)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:723)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:738)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:592)
[EFX-0011 VERI-WARNING] input port 'probe84[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5779)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5780)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5990)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:738)
[EFX-0200 WARNING] Removing redundant signal : din[579]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4882)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5161)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5162)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1346)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1348)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1349)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1353)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1364)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[83]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[82]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[81]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[80]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[79]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[78]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[77]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[76]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[75]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe84[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe85[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe86[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe87[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe88[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe89[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe90[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe91[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe92[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe93[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000100)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000011)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3803, ed: 11744, lv: 7, pw: 7286.25
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	4367
[EFX-0000 INFO] EFX_FF          : 	3360
[EFX-0000 INFO] EFX_SRL8        : 	579
[EFX-0000 INFO] EFX_RAM10       : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 09:06:25
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 959 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3751, ed: 11603, lv: 18, pw: 13779.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1615
[EFX-0000 INFO] EFX_LUT4        : 	8086
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	6944
[EFX-0000 INFO] EFX_SRL8        : 	1074
[EFX-0000 INFO] EFX_RAM10       : 	138
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 09:24:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4692)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5050)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5051)
[EFX-0011 VERI-WARNING] port 'probe84' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:440)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:813)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3909)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01111,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01010100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5978)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001000011)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5127)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01001000100)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4869)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4819)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:723)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:738)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:592)
[EFX-0011 VERI-WARNING] input port 'probe84[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5779)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5780)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5990)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:738)
[EFX-0200 WARNING] Removing redundant signal : din[579]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4882)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5161)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5162)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1346)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1348)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1349)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1353)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1364)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[83]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[82]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[81]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[80]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[79]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[78]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[77]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[76]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[75]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe84[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe85[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe86[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe87[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe88[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe89[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe90[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe91[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe92[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe93[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000100)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000011)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3749, ed: 11984, lv: 7, pw: 7402.17
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	4313
[EFX-0000 INFO] EFX_FF          : 	3360
[EFX-0000 INFO] EFX_SRL8        : 	579
[EFX-0000 INFO] EFX_RAM10       : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 09:24:44
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 959 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3777, ed: 11669, lv: 19, pw: 13729.33
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1615
[EFX-0000 INFO] EFX_LUT4        : 	8057
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	6944
[EFX-0000 INFO] EFX_SRL8        : 	1074
[EFX-0000 INFO] EFX_RAM10       : 	138
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 10:01:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4692)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5050)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5051)
[EFX-0011 VERI-WARNING] port 'probe84' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:440)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:813)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3909)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01111,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01010100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5978)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001000011)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5127)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01001000100)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4869)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4819)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:723)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:738)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:592)
[EFX-0011 VERI-WARNING] input port 'probe84[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5779)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5780)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5990)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:738)
[EFX-0200 WARNING] Removing redundant signal : din[579]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4882)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5161)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5162)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1346)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1348)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1349)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1353)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1364)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[83]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[82]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[81]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[80]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[79]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[78]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[77]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[76]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[75]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe84[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe85[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe86[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe87[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe88[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe89[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe90[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe91[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe92[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe93[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000100)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000011)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3720, ed: 11500, lv: 7, pw: 7182.61
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	4284
[EFX-0000 INFO] EFX_FF          : 	3360
[EFX-0000 INFO] EFX_SRL8        : 	579
[EFX-0000 INFO] EFX_RAM10       : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 10:01:55
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3893, ed: 12056, lv: 21, pw: 13889.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1628
[EFX-0000 INFO] EFX_LUT4        : 	8142
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	6948
[EFX-0000 INFO] EFX_SRL8        : 	1074
[EFX-0000 INFO] EFX_RAM10       : 	138
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 10:09:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4692)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5050)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5051)
[EFX-0011 VERI-WARNING] port 'probe84' remains unconnected for this instance (VERI-1927) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:440)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:813)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3909)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01111,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01010,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5773)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01010100,PIPE=1)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5978)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001000011)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5127)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01001000100)' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4869)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4819)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:723)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:738)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:592)
[EFX-0011 VERI-WARNING] input port 'probe84[0]' remains unconnected for this instance (VDB-1053) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5779)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5780)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5990)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:738)
[EFX-0200 WARNING] Removing redundant signal : din[579]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:4882)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5161)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:5162)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1346)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1348)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1349)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1353)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:1364)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[83]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[82]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[81]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[80]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[79]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[78]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[77]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[76]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[75]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:3770)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe84[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe85[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe86[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe87[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe88[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe89[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe90[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe91[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe92[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe93[0]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:336)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01111,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000100)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000011)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3752, ed: 12012, lv: 7, pw: 7386.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_dbg/debug_top.v:20)
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	86
[EFX-0000 INFO] EFX_LUT4        : 	4316
[EFX-0000 INFO] EFX_FF          : 	3360
[EFX-0000 INFO] EFX_SRL8        : 	579
[EFX-0000 INFO] EFX_RAM10       : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 10:10:00
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:2611)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1599)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:3652)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rst_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:4813)
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u2' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u1' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'wr_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'bram_u0' input pin 'rd_en_i' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wclk' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[67]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[68]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[69]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[70]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'wdata[71]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'waddr[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 'we' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'map_ram' input pin 're' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[31]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[30]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[29]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[28]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[27]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[26]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[25]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'r_rd_fifo_wr_en_p[24]'. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460)
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_push_payload[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_rdpush' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'fifo_ack' input pin 'io_pop_ready' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'mux0' input pin 'b_rd_en' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'phase_u0' input pin 'pll_sel[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'inst_arburst_fifo' input pin 'I_Wr_Data[2]' is tied to constant (=0).
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_BBUF_32x256_128x64\SYNC_BBUF_32x256_128x64.v:657)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/SYNC_DBUF_16x32_16x32\SYNC_DBUF_16x32_16x32.v:655)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/ASYNC_BBUF_16x1024_16x1024\ASYNC_BBUF_16x1024_16x1024.v:659)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bc08b398162e498eaa40980c1f3d5cf6(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1,OVERFLOW_PROTECT=1,UNDERFLOW_PROTECT=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bc08b398162e498eaa40980c1f3d5cf6(FAMILY="TITANIUM",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=1,RDATA_WIDTH=1,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bc08b398162e498eaa40980c1f3d5cf6_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_fifo_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_bc08b398162e498eaa40980c1f3d5cf6(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_bc08b398162e498eaa40980c1f3d5cf6(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_bc08b398162e498eaa40980c1f3d5cf6(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_bc08b398162e498eaa40980c1f3d5cf6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "KEY_CHECK(CLK_FRAC=148)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX(CLK_FRAC=1488,BAUD=500000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_IF(CLK_FRAC=1488,BAUD=500000,CHECK_BIT="none")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_2c19a540c4674c5eb55c8246f0c3a2ee(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_2c19a540c4674c5eb55c8246f0c3a2ee(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c19a540c4674c5eb55c8246f0c3a2ee(FAMILY="TITANIUM",WR_DEPTH=256,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=6,OUTPUT_REG=0,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c19a540c4674c5eb55c8246f0c3a2ee(MODE="FWFT",WR_DEPTH=256,WADDR_WIDTH=8,RADDR_WIDTH=6,ASYM_WIDTH_RATIO=6,RAM_MUX_RATIO=4,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c19a540c4674c5eb55c8246f0c3a2ee_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_BBUF_32x256_128x64" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_DATA_WCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_c6ad06d4bb2e4a35bdb0888be3176e40(WRITE_WIDTH=5,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=5,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_c6ad06d4bb2e4a35bdb0888be3176e40_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_16x2048" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_H_RAM" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_70ac10c417bf46339876e239e3725f87(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_70ac10c417bf46339876e239e3725f87(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_70ac10c417bf46339876e239e3725f87(FAMILY="TITANIUM",WR_DEPTH=32,RD_DEPTH=32,WDATA_WIDTH=16,RDATA_WIDTH=16,WADDR_WIDTH=5,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_70ac10c417bf46339876e239e3725f87(MODE="FWFT",WR_DEPTH=32,WADDR_WIDTH=5,RADDR_WIDTH=5,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_70ac10c417bf46339876e239e3725f87_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SYNC_DBUF_16x32_16x32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RCTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXIR_BRAMW" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_primitive_4454c84705f94a83848d912ff260a3e7(WRITE_WIDTH=8,WCLK_POLARITY=1,WCLKE_POLARITY=1,WE_POLARITY=1,READ_WIDTH=2,RCLK_POLARITY=1,RE_POLARITY=1,OUTPUT_REG=0,RST_POLARITY=1,WADDREN_POLARITY=1,RADDREN_POLARITY=1,ini_index=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram_wrapper_mwm_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_simple_dual_port_ram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_4454c84705f94a83848d912ff260a3e7_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_128x1024_32x4096" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BRAM_RW_CTL" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "IMG_RAM_TOP" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "INTERPOLATION" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=1,ACTIVE_LOW=0,RST_VALUE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_resetsync_c0f2f336ff974fc2938197d36c688ddb(ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c0f2f336ff974fc2938197d36c688ddb(FAMILY="TITANIUM",WR_DEPTH=1024,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=10,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_asyncreg_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11,ACTIVE_LOW=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c0f2f336ff974fc2938197d36c688ddb(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c0f2f336ff974fc2938197d36c688ddb(SYNC_CLK=0,MODE="FWFT",WR_DEPTH=1024,WADDR_WIDTH=10,RADDR_WIDTH=10,ALMOST_FLAG=0,PROG_FULL_ASSERT=4,PROG_FULL_NEGATE=4,PROG_EMPTY_NEGATE=2,HANDSHAKE_FLAG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c0f2f336ff974fc2938197d36c688ddb_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ASYNC_BBUF_16x1024_16x1024" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "HDMI_IMG_GEN" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 961 flops.
[EFX-0688 INFO] Cannot infer shift registers from 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[0]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460) to 'u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[17]' (E:/Gitea/OD/02-1_Ti60_OV5640_LCD-HDMI_1080P60/02-1_Ti60_OV5640_LCD-HDMI_1080P60\ip/DdrCtrl\DdrCtrl.v:1460). Shift registers with both dynamic address and reset not supported.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3899, ed: 12089, lv: 22, pw: 13904.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1628
[EFX-0000 INFO] EFX_LUT4        : 	8180
[EFX-0000 INFO] EFX_DSP48       : 	6
[EFX-0000 INFO] EFX_DSP24       : 	6
[EFX-0000 INFO] EFX_FF          : 	6948
[EFX-0000 INFO] EFX_SRL8        : 	1074
[EFX-0000 INFO] EFX_RAM10       : 	138
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
