\doxysubsubsubsection{APB1 Peripheral Clock Enabled or Disabled Status}
\hypertarget{group__RCC__APB1__Clock__Enable__Disable__Status}{}\label{group__RCC__APB1__Clock__Enable__Disable__Status}\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}


Check whether the APB1 peripheral clock is enabled or not.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_gadee5016adb1c8b62a5bb05f055859de0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_ga64f92ab0c50168d2a218774cab279a4c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RTCAPB)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_ga282522dda9557cf715be3ee13c031a5b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SPI2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_gad3bbe0639658ed2cc56f8328b26373ea}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+USART2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_ga7570e5654fd61b44dabe0546e524c906}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_ga2ae540056d72f4230da38c082b6c34c1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_gae291bd8b020dff7ea7f52fec61aa3f9d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C3)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_ga22c9af6855a6f9f9c947497908adcc9f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DAC)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_ga9c3c0f83528521d1122fe9436271ec70}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+LPTIM1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_gabafe8b8e253039c455ecd51bfbd60423}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_ga4d833e230faab6ea739dc136a0e875c7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM3)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_ga1085236bff0042ce9f1c879f16ba27fb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPUART1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable__Status_ga9b26aff2638d1e0613b0ce0530f0cd48}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+WWDG)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Check whether the APB1 peripheral clock is enabled or not. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__APB1__Clock__Enable__Disable__Status_ga22c9af6855a6f9f9c947497908adcc9f}\label{group__RCC__APB1__Clock__Enable__Disable__Status_ga22c9af6855a6f9f9c947497908adcc9f} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DAC)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01114}{1114}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable__Status_ga7570e5654fd61b44dabe0546e524c906}\label{group__RCC__APB1__Clock__Enable__Disable__Status_ga7570e5654fd61b44dabe0546e524c906} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01111}{1111}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable__Status_ga2ae540056d72f4230da38c082b6c34c1}\label{group__RCC__APB1__Clock__Enable__Disable__Status_ga2ae540056d72f4230da38c082b6c34c1} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01112}{1112}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable__Status_gae291bd8b020dff7ea7f52fec61aa3f9d}\label{group__RCC__APB1__Clock__Enable__Disable__Status_gae291bd8b020dff7ea7f52fec61aa3f9d} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C3)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01113}{1113}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable__Status_ga9c3c0f83528521d1122fe9436271ec70}\label{group__RCC__APB1__Clock__Enable__Disable__Status_ga9c3c0f83528521d1122fe9436271ec70} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+LPTIM1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01115}{1115}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable__Status_gabafe8b8e253039c455ecd51bfbd60423}\label{group__RCC__APB1__Clock__Enable__Disable__Status_gabafe8b8e253039c455ecd51bfbd60423} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01117}{1117}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable__Status_ga4d833e230faab6ea739dc136a0e875c7}\label{group__RCC__APB1__Clock__Enable__Disable__Status_ga4d833e230faab6ea739dc136a0e875c7} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM3)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01118}{1118}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable__Status_ga1085236bff0042ce9f1c879f16ba27fb}\label{group__RCC__APB1__Clock__Enable__Disable__Status_ga1085236bff0042ce9f1c879f16ba27fb} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_LPUART1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_LPUART1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_LPUART1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_LPUART1\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPUART1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_LPUART1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPUART1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01119}{1119}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable__Status_ga64f92ab0c50168d2a218774cab279a4c}\label{group__RCC__APB1__Clock__Enable__Disable__Status_ga64f92ab0c50168d2a218774cab279a4c} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RTCAPB)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01108}{1108}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable__Status_ga282522dda9557cf715be3ee13c031a5b}\label{group__RCC__APB1__Clock__Enable__Disable__Status_ga282522dda9557cf715be3ee13c031a5b} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SPI2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01109}{1109}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable__Status_gadee5016adb1c8b62a5bb05f055859de0}\label{group__RCC__APB1__Clock__Enable__Disable__Status_gadee5016adb1c8b62a5bb05f055859de0} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01107}{1107}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable__Status_gad3bbe0639658ed2cc56f8328b26373ea}\label{group__RCC__APB1__Clock__Enable__Disable__Status_gad3bbe0639658ed2cc56f8328b26373ea} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+USART2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01110}{1110}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable__Status_ga9b26aff2638d1e0613b0ce0530f0cd48}\label{group__RCC__APB1__Clock__Enable__Disable__Status_ga9b26aff2638d1e0613b0ce0530f0cd48} 
\index{APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enabled or Disabled Status@{APB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+WWDG)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01122}{1122}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

