#include "../cmucal.h"
#include "cmucal-sfr.h"

unsigned int cmucal_sfr_block_size = 34;
struct sfr_block cmucal_sfr_block_list[] __initdata = {
	SFR_BLOCK(CMU_AUD, 0x18c00000, 0x8000),
	SFR_BLOCK(CMU_CMU, 0x1a240000, 0x8000),
	SFR_BLOCK(CMU_CPUCL0, 0x1d020000, 0x8000),
	SFR_BLOCK(CMU_CPUCL1, 0x1d030000, 0x8000),
	SFR_BLOCK(CMU_CPUCL2, 0x1d120000, 0x8000),
	SFR_BLOCK(CMU_FSYS1, 0x13c00000, 0x8000),
	SFR_BLOCK(CMU_MIF, 0x1bc00000, 0x8000),
	SFR_BLOCK(CMU_MIF1, 0x1bd00000, 0x8000),
	SFR_BLOCK(CMU_MIF2, 0x1be00000, 0x8000),
	SFR_BLOCK(CMU_MIF3, 0x1bf00000, 0x8000),
	SFR_BLOCK(CMU_S2D, 0x14400000, 0x8000),
	SFR_BLOCK(CMU_APM, 0x15800000, 0x8000),
	SFR_BLOCK(CMU_BUSC, 0x1a200000, 0x8000),
	SFR_BLOCK(CMU_CMGP, 0x15c00000, 0x8000),
	SFR_BLOCK(CMU_CORE, 0x1a030000, 0x8000),
	SFR_BLOCK(CMU_DSPS, 0x17f00000, 0x8000),
	SFR_BLOCK(CMU_G3D, 0x18400000, 0x8000),
	SFR_BLOCK(CMU_VTS, 0x15500000, 0x8000),
	SFR_BLOCK(CMU_DPU, 0x19000000, 0x8000),
	SFR_BLOCK(CMU_DSPM, 0x17c00000, 0x8000),
	SFR_BLOCK(CMU_FSYS0, 0x13000000, 0x8000),
	SFR_BLOCK(CMU_FSYS0A, 0x10a00000, 0x8000),
	SFR_BLOCK(CMU_G2D, 0x18a00000, 0x8000),
	SFR_BLOCK(CMU_ISPHQ, 0x17700000, 0x8000),
	SFR_BLOCK(CMU_ISPLP, 0x17400000, 0x8000),
	SFR_BLOCK(CMU_ISPPRE, 0x17000000, 0x8000),
	SFR_BLOCK(CMU_IVA, 0x18000000, 0x8000),
	SFR_BLOCK(CMU_MFC, 0x18800000, 0x8000),
	SFR_BLOCK(CMU_NPU0, 0x17900000, 0x8000),
	SFR_BLOCK(CMU_NPU1, 0x17a00000, 0x8000),
	SFR_BLOCK(CMU_PERIC0, 0x10400000, 0x8000),
	SFR_BLOCK(CMU_PERIC1, 0x10800000, 0x8000),
	SFR_BLOCK(CMU_PERIS, 0x10020000, 0x8000),
	SFR_BLOCK(CMU_VRA2, 0x17600000, 0x8000),
};

unsigned int dbg_offset = 0x4000;
unsigned int cmucal_sfr_size = 2661;
struct sfr cmucal_sfr_list[] __initdata = {
	SFR(PLL_LOCKTIME_PLL_AUD0, 0x0, CMU_AUD),
	SFR(PLL_CON0_PLL_AUD0, 0x120, CMU_AUD),
	SFR(PLL_CON3_PLL_AUD0, 0x12c, CMU_AUD),
	SFR(PLL_LOCKTIME_PLL_AUD1, 0x4, CMU_AUD),
	SFR(PLL_CON0_PLL_AUD1, 0x140, CMU_AUD),
	SFR(PLL_CON3_PLL_AUD1, 0x14c, CMU_AUD),
	SFR(PLL_LOCKTIME_PLL_SHARED1, 0x10, CMU_CMU),
	SFR(PLL_CON0_PLL_SHARED1, 0x180, CMU_CMU),
	SFR(PLL_LOCKTIME_PLL_SHARED4, 0x1c, CMU_CMU),
	SFR(PLL_CON0_PLL_SHARED4, 0x1e0, CMU_CMU),
	SFR(PLL_LOCKTIME_PLL_SHARED3, 0x18, CMU_CMU),
	SFR(PLL_CON0_PLL_SHARED3, 0x1c0, CMU_CMU),
	SFR(PLL_LOCKTIME_PLL_SHARED2, 0x14, CMU_CMU),
	SFR(PLL_CON0_PLL_SHARED2, 0x1a0, CMU_CMU),
	SFR(PLL_LOCKTIME_PLL_SHARED0, 0xc, CMU_CMU),
	SFR(PLL_CON0_PLL_SHARED0, 0x160, CMU_CMU),
	SFR(PLL_LOCKTIME_APLL_SHARED1, 0x4, CMU_CMU),
	SFR(PLL_CON0_APLL_SHARED1, 0x120, CMU_CMU),
	SFR(PLL_LOCKTIME_PLL_G3D, 0x8, CMU_CMU),
	SFR(PLL_CON0_PLL_G3D, 0x140, CMU_CMU),
	SFR(PLL_LOCKTIME_APLL_SHARED0, 0x0, CMU_CMU),
	SFR(PLL_CON0_APLL_SHARED0, 0x100, CMU_CMU),
	SFR(PLL_LOCKTIME_PLL_CPUCL0, 0x4, CMU_CPUCL0),
	SFR(PLL_CON0_PLL_CPUCL0, 0x160, CMU_CPUCL0),
	SFR(PLL_LOCKTIME_APLL_CPUCL0, 0x0, CMU_CPUCL0),
	SFR(PLL_CON0_APLL_CPUCL0, 0x100, CMU_CPUCL0),
	SFR(PLL_LOCKTIME_PLL_CPUCL1, 0x0, CMU_CPUCL1),
	SFR(PLL_CON0_PLL_CPUCL1, 0x120, CMU_CPUCL1),
	SFR(PLL_LOCKTIME_PLL_CPUCL2, 0x0, CMU_CPUCL2),
	SFR(PLL_CON0_PLL_CPUCL2, 0x120, CMU_CPUCL2),
	SFR(PLL_LOCKTIME_PLL_MMC, 0x0, CMU_FSYS1),
	SFR(PLL_CON0_PLL_MMC, 0x1a0, CMU_FSYS1),
	SFR(PLL_CON3_PLL_MMC, 0x1ac, CMU_FSYS1),
	SFR(PLL_LOCKTIME_PLL_MIF, 0x0, CMU_MIF),
	SFR(PLL_CON0_PLL_MIF, 0x140, CMU_MIF),
	SFR(PLL_LOCKTIME_PLL_MIF1, 0x0, CMU_MIF1),
	SFR(PLL_CON0_PLL_MIF1, 0x140, CMU_MIF1),
	SFR(PLL_LOCKTIME_PLL_MIF2, 0x0, CMU_MIF2),
	SFR(PLL_CON0_PLL_MIF2, 0x140, CMU_MIF2),
	SFR(PLL_LOCKTIME_PLL_MIF3, 0x0, CMU_MIF3),
	SFR(PLL_CON0_PLL_MIF3, 0x140, CMU_MIF3),
	SFR(PLL_LOCKTIME_PLL_MIF_S2D, 0x0, CMU_S2D),
	SFR(PLL_CON0_PLL_MIF_S2D, 0x100, CMU_S2D),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS, 0x1004, CMU_APM),
	SFR(CLK_CON_MUX_MUX_CLK_APM_BUS, 0x100c, CMU_APM),
	SFR(CLK_CON_MUX_MUX_CLKCMU_VTS_BUS, 0x1008, CMU_APM),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF3, 0x1018, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF2, 0x1014, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF1, 0x1010, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF0, 0x100c, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_CPU, 0x1000, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_DSIF, 0x1004, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_BUC_CMUREF, 0x1000, CMU_BUSC),
	SFR(CLK_CON_MUX_MUX_CLK_I2C_CMGP0, 0x1004, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_USI_CMGP0, 0x1014, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_USI_CMGP1, 0x1018, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_USI_CMGP2, 0x101c, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_USI_CMGP3, 0x1020, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_ADC, 0x1000, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_I2C_CMGP1, 0x1008, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_I2C_CMGP2, 0x100c, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_I2C_CMGP3, 0x1010, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MFC_MFC, 0x109c, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS0A_USB31DRD, 0x1054, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS1_UFS_EMBD, 0x1078, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS, 0x100c, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D, 0x107c, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DSPM_BUS, 0x1044, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH, 0x1030, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS, 0x1028, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH, 0x10a8, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_ISPPRE_BUS, 0x1094, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_ISPLP_BUS, 0x108c, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_ISPHQ_BUS, 0x1088, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_AUD_CPU, 0x1008, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL, 0x1080, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HPM, 0x1084, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS, 0x102c, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS, 0x105c, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0, 0x1010, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1, 0x1014, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2, 0x1018, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3, 0x101c, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_IVA_BUS, 0x1098, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS1_UFS_CARD, 0x1074, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CMU_CMUREF, 0x10d8, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS, 0x10b8, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS, 0x10c0, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS, 0x10c8, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS0_DPGTC, 0x1060, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS1_PCIE, 0x1070, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_NPU0_BUS, 0x10ac, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_APM_BUS, 0x1004, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS, 0x1068, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH, 0x1038, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MFC_WFD, 0x10a0, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP, 0x10a4, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP, 0x10bc, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP, 0x10c4, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_NPU1_BUS, 0x10b4, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS0A_USBDP_DEBUG, 0x1058, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_ISPLP_GDC, 0x1090, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DSPS_AUD, 0x104c, CMU_CMU),
	SFR(CLK_CON_MUX_CLKCMU_DPU_BUS, 0x1000, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DPU_BUS, 0x1040, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH, 0x1034, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE, 0x1064, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS0A_BUS, 0x1050, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_PLL_SHARED1, 0x10e0, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DSPM_BUS_OTF, 0x1048, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLK_CMU_CMUREF, 0x10d4, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_VRA2_BUS, 0x10cc, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4, 0x1020, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DPU, 0x103c, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD, 0x106c, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_NPU0_CPU, 0x10b0, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST, 0x1024, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_PLL_SHARED0, 0x10dc, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_VRA2_STR, 0x10d0, CMU_CMU),
	SFR(CLK_CON_MUX_MUX_CORE_CMUREF, 0x1000, CMU_CORE),
	SFR(CLK_CON_MUX_MUX_CLK_CPUCL0_PLL, 0x1000, CMU_CPUCL0),
	SFR(CLK_CON_MUX_MUX_CPUCL0_CMUREF, 0x1004, CMU_CPUCL0),
	SFR(CLK_CON_MUX_MUX_PLL_CPUCL0, 0x1008, CMU_CPUCL0),
	SFR(CLK_CON_MUX_MUX_CLK_CPUCL1_PLL, 0x1000, CMU_CPUCL1),
	SFR(CLK_CON_MUX_MUX_CPUCL1_CMUREF, 0x1004, CMU_CPUCL1),
	SFR(CLK_CON_MUX_MUX_CLK_CPUCL2_PLL, 0x1000, CMU_CPUCL2),
	SFR(CLK_CON_MUX_MUX_CPUCL2_CMUREF, 0x1004, CMU_CPUCL2),
	SFR(CLK_CON_MUX_MUX_CLK_DSPS_BUS, 0x1000, CMU_DSPS),
	SFR(CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD, 0x1004, CMU_FSYS1),
	SFR(CLK_CON_MUX_MUX_CLK_FSYS1_BUS, 0x1000, CMU_FSYS1),
	SFR(CLK_CON_MUX_MUX_CLK_G3D_BUSD, 0x1000, CMU_G3D),
	SFR(CLK_CON_MUX_MUX_MIF_CMUREF, 0x1008, CMU_MIF),
	SFR(CLK_CON_MUX_CLKMUX_MIF_DDRPHY2X, 0x1000, CMU_MIF),
	SFR(CLK_CON_MUX_MUX_MIF1_CMUREF, 0x1008, CMU_MIF1),
	SFR(CLK_CON_MUX_CLKMUX_MIF1_DDRPHY2X, 0x1000, CMU_MIF1),
	SFR(CLK_CON_MUX_MUX_MIF2_CMUREF, 0x1008, CMU_MIF2),
	SFR(CLK_CON_MUX_CLKMUX_MIF2_DDRPHY2X, 0x1000, CMU_MIF2),
	SFR(CLK_CON_MUX_MUX_MIF3_CMUREF, 0x1008, CMU_MIF3),
	SFR(CLK_CON_MUX_CLKMUX_MIF3_DDRPHY2X, 0x1000, CMU_MIF3),
	SFR(CLK_CON_MUX_CLKCMU_MIF_DDRPHY2X_S2D, 0x1000, CMU_S2D),
	SFR(CLK_CON_MUX_MUX_CLK_S2D_CORE, 0x1004, CMU_S2D),
	SFR(CLK_CON_MUX_MUX_CLK_VTS_BUS, 0x1000, CMU_VTS),
	SFR(PLL_CON0_MUX_CLKCMU_APM_BUS_USER, 0x100, CMU_APM),
	SFR(PLL_CON2_MUX_CLKCMU_APM_BUS_USER, 0x108, CMU_APM),
	SFR(PLL_CON0_MUX_DLL_USER, 0x140, CMU_APM),
	SFR(PLL_CON2_MUX_DLL_USER, 0x148, CMU_APM),
	SFR(PLL_CON0_MUX_CLKMUX_APM_RCO_USER, 0x120, CMU_APM),
	SFR(PLL_CON2_MUX_CLKMUX_APM_RCO_USER, 0x128, CMU_APM),
	SFR(PLL_CON0_MUX_CLKCMU_AUD_CPU_USER, 0x100, CMU_AUD),
	SFR(PLL_CON2_MUX_CLKCMU_AUD_CPU_USER, 0x108, CMU_AUD),
	SFR(PLL_CON0_MUX_CLKCMU_BUSC_BUS_USER, 0x140, CMU_BUSC),
	SFR(PLL_CON2_MUX_CLKCMU_BUSC_BUS_USER, 0x148, CMU_BUSC),
	SFR(PLL_CON0_MUX_CLKCMU_CMGP_BUS_USER, 0x100, CMU_CMGP),
	SFR(PLL_CON2_MUX_CLKCMU_CMGP_BUS_USER, 0x108, CMU_CMGP),
	SFR(PLL_CON0_MUX_CLKCMU_CORE_BUS_USER, 0x100, CMU_CORE),
	SFR(PLL_CON2_MUX_CLKCMU_CORE_BUS_USER, 0x108, CMU_CORE),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER, 0x140, CMU_CPUCL0),
	SFR(PLL_CON2_MUX_CLKCMU_CPUCL0_SWITCH_USER, 0x148, CMU_CPUCL0),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER, 0x120, CMU_CPUCL0),
	SFR(PLL_CON2_MUX_CLKCMU_CPUCL0_DBG_BUS_USER, 0x128, CMU_CPUCL0),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER, 0x100, CMU_CPUCL1),
	SFR(PLL_CON2_MUX_CLKCMU_CPUCL1_SWITCH_USER, 0x108, CMU_CPUCL1),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER, 0x100, CMU_CPUCL2),
	SFR(PLL_CON2_MUX_CLKCMU_CPUCL2_SWITCH_USER, 0x108, CMU_CPUCL2),
	SFR(PLL_CON0_MUX_CLKCMU_DPU_BUS_USER, 0x100, CMU_DPU),
	SFR(PLL_CON2_MUX_CLKCMU_DPU_BUS_USER, 0x108, CMU_DPU),
	SFR(PLL_CON0_MUX_CLKCMU_DSPM_BUS_USER, 0x120, CMU_DSPM),
	SFR(PLL_CON2_MUX_CLKCMU_DSPM_BUS_USER, 0x128, CMU_DSPM),
	SFR(PLL_CON0_MUX_CLKCMU_DSPM_BUS_OTF_USER, 0x100, CMU_DSPM),
	SFR(PLL_CON2_MUX_CLKCMU_DSPM_BUS_OTF_USER, 0x108, CMU_DSPM),
	SFR(PLL_CON0_MUX_CLKCMU_DSPS_BUS_USER, 0x120, CMU_DSPS),
	SFR(PLL_CON2_MUX_CLKCMU_DSPS_BUS_USER, 0x128, CMU_DSPS),
	SFR(PLL_CON0_MUX_CLKCMU_DSPS_AUD_USER, 0x100, CMU_DSPS),
	SFR(PLL_CON2_MUX_CLKCMU_DSPS_AUD_USER, 0x108, CMU_DSPS),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER, 0x120, CMU_FSYS0),
	SFR(PLL_CON2_MUX_CLKCMU_FSYS0_BUS_USER, 0x128, CMU_FSYS0),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS0_DPGTC_USER, 0x140, CMU_FSYS0),
	SFR(PLL_CON2_MUX_CLKCMU_FSYS0_DPGTC_USER, 0x148, CMU_FSYS0),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER, 0x160, CMU_FSYS0),
	SFR(PLL_CON2_MUX_CLKCMU_FSYS0_PCIE_USER, 0x168, CMU_FSYS0),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS0A_BUS_USER, 0x100, CMU_FSYS0A),
	SFR(PLL_CON2_MUX_CLKCMU_FSYS0A_BUS_USER, 0x108, CMU_FSYS0A),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS0A_USB31DRD_USER, 0x120, CMU_FSYS0A),
	SFR(PLL_CON2_MUX_CLKCMU_FSYS0A_USB31DRD_USER, 0x128, CMU_FSYS0A),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS0A_USBDP_DEBUG_USER, 0x140, CMU_FSYS0A),
	SFR(PLL_CON2_MUX_CLKCMU_FSYS0A_USBDP_DEBUG_USER, 0x148, CMU_FSYS0A),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER, 0x100, CMU_FSYS1),
	SFR(PLL_CON2_MUX_CLKCMU_FSYS1_BUS_USER, 0x108, CMU_FSYS1),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS1_MMC_CARD_USER, 0x120, CMU_FSYS1),
	SFR(PLL_CON2_MUX_CLKCMU_FSYS1_MMC_CARD_USER, 0x128, CMU_FSYS1),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS1_PCIE_USER, 0x140, CMU_FSYS1),
	SFR(PLL_CON2_MUX_CLKCMU_FSYS1_PCIE_USER, 0x148, CMU_FSYS1),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS1_UFS_CARD_USER, 0x160, CMU_FSYS1),
	SFR(PLL_CON2_MUX_CLKCMU_FSYS1_UFS_CARD_USER, 0x168, CMU_FSYS1),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS1_UFS_EMBD_USER, 0x180, CMU_FSYS1),
	SFR(PLL_CON2_MUX_CLKCMU_FSYS1_UFS_EMBD_USER, 0x188, CMU_FSYS1),
	SFR(PLL_CON0_MUX_CLKCMU_G2D_G2D_USER, 0x100, CMU_G2D),
	SFR(PLL_CON2_MUX_CLKCMU_G2D_G2D_USER, 0x108, CMU_G2D),
	SFR(PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER, 0x120, CMU_G2D),
	SFR(PLL_CON2_MUX_CLKCMU_G2D_MSCL_USER, 0x128, CMU_G2D),
	SFR(PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER, 0x140, CMU_G3D),
	SFR(PLL_CON2_MUX_CLKCMU_G3D_SWITCH_USER, 0x148, CMU_G3D),
	SFR(PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_USER, 0x100, CMU_G3D),
	SFR(PLL_CON2_MUX_CLKCMU_EMBEDDED_G3D_USER, 0x108, CMU_G3D),
	SFR(PLL_CON0_MUX_CLKCMU_G3D_BUS_USER, 0x120, CMU_G3D),
	SFR(PLL_CON2_MUX_CLKCMU_G3D_BUS_USER, 0x128, CMU_G3D),
	SFR(PLL_CON0_MUX_CLKCMU_ISPHQ_BUS_USER, 0x100, CMU_ISPHQ),
	SFR(PLL_CON2_MUX_CLKCMU_ISPHQ_BUS_USER, 0x108, CMU_ISPHQ),
	SFR(PLL_CON0_MUX_CLKCMU_ISPLP_BUS_USER, 0x100, CMU_ISPLP),
	SFR(PLL_CON2_MUX_CLKCMU_ISPLP_BUS_USER, 0x108, CMU_ISPLP),
	SFR(PLL_CON0_MUX_CLKCMU_ISPLP_GDC_USER, 0x120, CMU_ISPLP),
	SFR(PLL_CON2_MUX_CLKCMU_ISPLP_GDC_USER, 0x128, CMU_ISPLP),
	SFR(PLL_CON0_MUX_CLKCMU_ISPPRE_BUS_USER, 0x100, CMU_ISPPRE),
	SFR(PLL_CON2_MUX_CLKCMU_ISPPRE_BUS_USER, 0x108, CMU_ISPPRE),
	SFR(PLL_CON0_MUX_CLKCMU_IVA_BUS_USER, 0x100, CMU_IVA),
	SFR(PLL_CON2_MUX_CLKCMU_IVA_BUS_USER, 0x108, CMU_IVA),
	SFR(PLL_CON0_MUX_CLKCMU_MFC_MFC_USER, 0x100, CMU_MFC),
	SFR(PLL_CON2_MUX_CLKCMU_MFC_MFC_USER, 0x108, CMU_MFC),
	SFR(PLL_CON0_MUX_CLKCMU_MFC_WFD_USER, 0x120, CMU_MFC),
	SFR(PLL_CON2_MUX_CLKCMU_MFC_WFD_USER, 0x128, CMU_MFC),
	SFR(PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER, 0x100, CMU_MIF),
	SFR(PLL_CON2_MUX_CLKCMU_MIF_BUSP_USER, 0x108, CMU_MIF),
	SFR(PLL_CON0_MUX_CLKCMU_MIF1_BUSP_USER, 0x100, CMU_MIF1),
	SFR(PLL_CON2_MUX_CLKCMU_MIF1_BUSP_USER, 0x108, CMU_MIF1),
	SFR(PLL_CON0_MUX_CLKCMU_MIF2_BUSP_USER, 0x100, CMU_MIF2),
	SFR(PLL_CON2_MUX_CLKCMU_MIF2_BUSP_USER, 0x108, CMU_MIF2),
	SFR(PLL_CON0_MUX_CLKCMU_MIF3_BUSP_USER, 0x100, CMU_MIF3),
	SFR(PLL_CON2_MUX_CLKCMU_MIF3_BUSP_USER, 0x108, CMU_MIF3),
	SFR(PLL_CON0_MUX_CLKCMU_NPU0_BUS_USER, 0x100, CMU_NPU0),
	SFR(PLL_CON2_MUX_CLKCMU_NPU0_BUS_USER, 0x108, CMU_NPU0),
	SFR(PLL_CON0_MUX_CLKCMU_NPU0_CPU_USER, 0x120, CMU_NPU0),
	SFR(PLL_CON2_MUX_CLKCMU_NPU0_CPU_USER, 0x128, CMU_NPU0),
	SFR(PLL_CON0_MUX_CLKCMU_NPU1_BUS_USER, 0x100, CMU_NPU1),
	SFR(PLL_CON2_MUX_CLKCMU_NPU1_BUS_USER, 0x108, CMU_NPU1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER, 0x100, CMU_PERIC0),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC0_BUS_USER, 0x108, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI00_USI_USER, 0x180, CMU_PERIC0),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC0_USI00_USI_USER, 0x188, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI01_USI_USER, 0x1a0, CMU_PERIC0),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC0_USI01_USI_USER, 0x1a8, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI02_USI_USER, 0x1c0, CMU_PERIC0),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC0_USI02_USI_USER, 0x1c8, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI03_USI_USER, 0x1e0, CMU_PERIC0),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC0_USI03_USI_USER, 0x1e8, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI04_USI_USER, 0x160, CMU_PERIC0),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC0_USI04_USI_USER, 0x168, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI05_USI_USER, 0x200, CMU_PERIC0),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC0_USI05_USI_USER, 0x208, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI_I2C_USER, 0x280, CMU_PERIC0),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC0_USI_I2C_USER, 0x288, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_UART_DBG, 0x120, CMU_PERIC0),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC0_UART_DBG, 0x128, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI12_USI_USER, 0x220, CMU_PERIC0),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC0_USI12_USI_USER, 0x228, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USE13_USI_USER, 0x140, CMU_PERIC0),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC0_USE13_USI_USER, 0x148, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER, 0x240, CMU_PERIC0),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC0_USI14_USI_USER, 0x248, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI15_USI_USER, 0x260, CMU_PERIC0),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC0_USI15_USI_USER, 0x268, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER, 0x100, CMU_PERIC1),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC1_BUS_USER, 0x108, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_UART_BT_USER, 0x1c0, CMU_PERIC1),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC1_UART_BT_USER, 0x1c8, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI_I2C_USER, 0x2e0, CMU_PERIC1),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC1_USI_I2C_USER, 0x2e8, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI06_USI_USER, 0x1e0, CMU_PERIC1),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC1_USI06_USI_USER, 0x1e8, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI07_USI_USER, 0x200, CMU_PERIC1),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC1_USI07_USI_USER, 0x208, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI08_USI_USER, 0x220, CMU_PERIC1),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC1_USI08_USI_USER, 0x228, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI09_USI_USER, 0x240, CMU_PERIC1),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC1_USI09_USI_USER, 0x248, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER, 0x260, CMU_PERIC1),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC1_USI10_USI_USER, 0x268, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER, 0x280, CMU_PERIC1),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC1_USI11_USI_USER, 0x288, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_SPI_CAM0_USER, 0x1a0, CMU_PERIC1),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC1_SPI_CAM0_USER, 0x1a8, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM0_USER, 0x120, CMU_PERIC1),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC1_I2C_CAM0_USER, 0x128, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM1_USER, 0x140, CMU_PERIC1),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC1_I2C_CAM1_USER, 0x148, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM2_USER, 0x160, CMU_PERIC1),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC1_I2C_CAM2_USER, 0x168, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM3_USER, 0x180, CMU_PERIC1),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC1_I2C_CAM3_USER, 0x188, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER, 0x2a0, CMU_PERIC1),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC1_USI16_USI_USER, 0x2a8, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI17_USI_USER, 0x2c0, CMU_PERIC1),
	SFR(PLL_CON2_MUX_CLKCMU_PERIC1_USI17_USI_USER, 0x2c8, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER, 0x100, CMU_PERIS),
	SFR(PLL_CON2_MUX_CLKCMU_PERIS_BUS_USER, 0x108, CMU_PERIS),
	SFR(PLL_CON0_MUX_CLKCMU_VRA2_BUS_USER, 0x100, CMU_VRA2),
	SFR(PLL_CON2_MUX_CLKCMU_VRA2_BUS_USER, 0x108, CMU_VRA2),
	SFR(PLL_CON0_MUX_CLKCMU_VRA2_STR_USER, 0x120, CMU_VRA2),
	SFR(PLL_CON2_MUX_CLKCMU_VRA2_STR_USER, 0x128, CMU_VRA2),
	SFR(PLL_CON0_MUX_CLKCMU_VTS_BUS_USER, 0x100, CMU_VTS),
	SFR(PLL_CON2_MUX_CLKCMU_VTS_BUS_USER, 0x108, CMU_VTS),
	SFR(PLL_CON0_MUX_CLKCMU_VTS_RCO_USER, 0x120, CMU_VTS),
	SFR(PLL_CON2_MUX_CLKCMU_VTS_RCO_USER, 0x128, CMU_VTS),
	SFR(CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU, 0x101c, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_PERIS_GIC, 0x1000, CMU_PERIS),
	SFR(CLK_CON_DIV_CLKCMU_VTS_BUS, 0x1808, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_APM_BUS, 0x180c, CMU_APM),
	SFR(CLK_CON_DIV_CLKCMU_CMGP_BUS, 0x1804, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_PLL, 0x1828, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_AUDIF, 0x1800, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_CPU_ATCLK, 0x1814, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG, 0x1818, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_DSIF, 0x1820, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF0, 0x182c, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF1, 0x1830, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF2, 0x1834, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF3, 0x1838, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK, 0x1810, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_BUS, 0x1804, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_BUSP, 0x1808, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_DMIC, 0x181c, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_CNT, 0x180c, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_MCLK, 0x1824, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_BUSC_BUSP, 0x1800, CMU_BUSC),
	SFR(CLK_CON_DIV_DIV_CLK_I2C_CMGP0, 0x1808, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_USI_CMGP1, 0x181c, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_USI_CMGP0, 0x1818, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_USI_CMGP2, 0x1820, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_USI_CMGP3, 0x1824, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_ADC, 0x1800, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_I2C_CMGP1, 0x180c, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_I2C_CMGP2, 0x1810, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_I2C_CMGP3, 0x1814, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_BUS, 0x1804, CMU_CMGP),
	SFR(CLK_CON_DIV_CLKCMU_APM_BUS, 0x1800, CMU_CMU),
	SFR(CLK_CON_DIV_PLL_SHARED0_DIV2, 0x18cc, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_G3D_SWITCH, 0x1870, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_PERIC0_BUS, 0x18a4, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_PERIS_BUS, 0x18b4, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_FSYS0_BUS, 0x1850, CMU_CMU),
	SFR(CLK_CON_DIV_DIV_CLKCMU_DPU_BUS, 0x18c4, CMU_CMU),
	SFR(CLK_CON_DIV_PLL_SHARED1_DIV2, 0x18d8, CMU_CMU),
	SFR(CLK_CON_DIV_PLL_SHARED2_DIV2, 0x18e4, CMU_CMU),
	SFR(CLK_CON_DIV_PLL_SHARED3_DIV2, 0x18e8, CMU_CMU),
	SFR(CLK_CON_DIV_PLL_SHARED4_DIV2, 0x18ec, CMU_CMU),
	SFR(CLK_CON_DIV_PLL_SHARED0_DIV4, 0x18d4, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_MFC_MFC, 0x188c, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_G2D_G2D, 0x1868, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_FSYS0A_USB31DRD, 0x1848, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_FSYS1_UFS_EMBD, 0x1864, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_DSPM_BUS, 0x1838, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_PERIC1_BUS, 0x18ac, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_BUSC_BUS, 0x1808, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH, 0x1834, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH, 0x182c, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_CORE_BUS, 0x1824, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_ISPPRE_BUS, 0x1884, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_ISPLP_BUS, 0x187c, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_ISPHQ_BUS, 0x1878, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_AUD_CPU, 0x1804, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_G2D_MSCL, 0x186c, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_HPM, 0x1874, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS, 0x1828, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK0, 0x180c, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK1, 0x1810, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK2, 0x1814, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK3, 0x1818, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_IVA_BUS, 0x1888, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_FSYS1_UFS_CARD, 0x1860, CMU_CMU),
	SFR(CLK_CON_DIV_PLL_SHARED1_DIV4, 0x18e0, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_FSYS0_DPGTC, 0x1854, CMU_CMU),
	SFR(CLK_CON_DIV_DIV_CLK_CMU_CMUREF, 0x18c8, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_NPU0_BUS, 0x1898, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_MFC_WFD, 0x1890, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_MIF_BUSP, 0x1894, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_PERIC0_IP, 0x18a8, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_PERIC1_IP, 0x18b0, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_NPU1_BUS, 0x189c, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_ISPLP_GDC, 0x1880, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_DSPS_AUD, 0x1840, CMU_CMU),
	SFR(CLK_CON_DIV_PLL_SHARED1_DIV3, 0x18dc, CMU_CMU),
	SFR(CLK_CON_DIV_PLL_SHARED0_DIV3, 0x18d0, CMU_CMU),
	SFR(CLK_CON_DIV_DIV_CLKCMU_DPU, 0x18c0, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH, 0x1830, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_FSYS0A_BUS, 0x1844, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_DSPM_BUS_OTF, 0x183c, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_VRA2_BUS, 0x18b8, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK4, 0x181c, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_CMU_BOOST, 0x1820, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_VRA2_STR, 0x18bc, CMU_CMU),
	SFR(CLK_CON_DIV_DIV_CLK_CORE_BUSP, 0x1800, CMU_CORE),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF, 0x1814, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK, 0x1800, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK, 0x1808, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG, 0x180c, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK, 0x1810, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG, 0x1820, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK, 0x1824, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS, 0x181c, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF, 0x1800, CMU_CPUCL1),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF, 0x180c, CMU_CPUCL2),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL2_PCLK, 0x1814, CMU_CPUCL2),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK, 0x1800, CMU_CPUCL2),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK, 0x1808, CMU_CPUCL2),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL2_PCLKDBG, 0x1818, CMU_CPUCL2),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER2_AMCLK, 0x1804, CMU_CPUCL2),
	SFR(CLK_CON_DIV_DIV_CLK_DPU_BUSP, 0x1800, CMU_DPU),
	SFR(CLK_CON_DIV_DIV_CLK_DSPM_BUSP, 0x1800, CMU_DSPM),
	SFR(CLK_CON_DIV_DIV_CLK_DSPS_BUSP, 0x1800, CMU_DSPS),
	SFR(CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD, 0x1804, CMU_FSYS1),
	SFR(CLK_CON_DIV_DIV_CLK_FSYS1_BUS, 0x1800, CMU_FSYS1),
	SFR(CLK_CON_DIV_DIV_CLK_G2D_BUSP, 0x1804, CMU_G2D),
	SFR(CLK_CON_DIV_DIV_CLK_G3D_BUSP, 0x1804, CMU_G3D),
	SFR(CLK_CON_DIV_DIV_CLK_ISPHQ_BUSP, 0x1800, CMU_ISPHQ),
	SFR(CLK_CON_DIV_DIV_CLK_ISPLP_BUSP, 0x1800, CMU_ISPLP),
	SFR(CLK_CON_DIV_DIV_CLK_ISPPRE_BUSP, 0x1804, CMU_ISPPRE),
	SFR(CLK_CON_DIV_DIV_CLK_IVA_BUSP, 0x1800, CMU_IVA),
	SFR(CLK_CON_DIV_DIV_CLK_IVA_DEBUG, 0x1804, CMU_IVA),
	SFR(CLK_CON_DIV_DIV_CLK_MFC_BUSP, 0x1804, CMU_MFC),
	SFR(CLK_CON_DIV_DIV_CLK_MIF_PRE, 0x1804, CMU_MIF),
	SFR(CLK_CON_DIV_DIV_CLK_MIF1_PRE, 0x1804, CMU_MIF1),
	SFR(CLK_CON_DIV_DIV_CLK_MIF2_PRE, 0x1804, CMU_MIF2),
	SFR(CLK_CON_DIV_DIV_CLK_MIF3_PRE, 0x1804, CMU_MIF3),
	SFR(CLK_CON_DIV_DIV_CLK_NPU0_BUSP, 0x1800, CMU_NPU0),
	SFR(CLK_CON_DIV_DIV_CLK_NPU0_CPU, 0x1804, CMU_NPU0),
	SFR(CLK_CON_DIV_DIV_CLK_NPU1_BUSP, 0x1800, CMU_NPU1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI, 0x1804, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI, 0x1808, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI, 0x180c, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI, 0x1810, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI, 0x1814, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI, 0x1818, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C, 0x182c, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG, 0x1800, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI12_USI, 0x181c, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI, 0x1820, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI, 0x1824, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI, 0x1828, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT, 0x1814, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C, 0x1838, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI, 0x1818, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI, 0x181c, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI, 0x1820, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM0, 0x1800, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM1, 0x1804, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM2, 0x1808, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM3, 0x180c, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_SPI_CAM0, 0x1810, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI, 0x1824, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI, 0x1828, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI, 0x182c, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI, 0x1830, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI, 0x1834, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_VRA2_BUSP, 0x1800, CMU_VRA2),
	SFR(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF, 0x180c, CMU_VTS),
	SFR(CLK_CON_DIV_DIV_CLK_VTS_DMIC, 0x1804, CMU_VTS),
	SFR(CLK_CON_DIV_DIV_CLK_VTS_DMIC_DIV2, 0x1808, CMU_VTS),
	SFR(CLK_CON_DIV_DIV_CLK_VTS_BUS, 0x1800, CMU_VTS),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_CPU, 0x1818, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL1_CPU, 0x1804, CMU_CPUCL1),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL2_CPU, 0x1810, CMU_CPUCL2),
	SFR(CLK_CON_DIV_DIV_CLK_G3D_BUSD, 0x1800, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK, 0x204c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK, 0x2044, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK, 0x2008, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK, 0x207c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK, 0x2090, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK, 0x2088, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK, 0x205c, CMU_APM),
	SFR(CLK_CON_GAT_GATE_CLKCMU_VTS_BUS, 0x2010, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK, 0x2018, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK, 0x2034, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK, 0x2038, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK, 0x203c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK, 0x2054, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK, 0x2078, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK, 0x2074, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK, 0x2080, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK, 0x2094, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK, 0x2000, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK, 0x208c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK, 0x2030, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK, 0x2014, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK, 0x2020, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK, 0x2068, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK, 0x206c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK, 0x202c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK, 0x2028, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK, 0x2040, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK, 0x2064, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK, 0x2070, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK, 0x2058, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK, 0x2060, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK, 0x2050, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK, 0x201c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK, 0x2048, CMU_APM),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS, 0x200c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK, 0x2084, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK, 0x2000, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK, 0x206c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK, 0x207c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK, 0x2080, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK, 0x20b8, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0, 0x2020, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1, 0x2024, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3, 0x202c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF, 0x201c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_ATB_T0_AUD_IPCLKPORT_I_CLK, 0x2064, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK, 0x205c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK, 0x2050, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK, 0x2088, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ATCLK_IPCLKPORT_CLK, 0x2094, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK, 0x209c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK, 0x20a0, CMU_AUD),
	SFR(CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK, 0x200c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK, 0x20a4, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK, 0x20a8, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK, 0x20ac, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK, 0x20b0, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_AUD_IPCLKPORT_I_ACLK, 0x2054, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_AUD_IPCLKPORT_I_PCLK, 0x2058, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB, 0x2030, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK, 0x2090, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM, 0x2070, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2, 0x2028, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK, 0x2060, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS, 0x2074, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK, 0x2084, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK, 0x2078, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK, 0x20c4, CMU_AUD),
	SFR(CLK_CON_GAT_CLK_BLK_AUD_UID_DMIC_IPCLKPORT_CLK, 0x2008, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_TREX_AUD_IPCLKPORT_CLK, 0x20bc, CMU_AUD),
	SFR(CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK, 0x2004, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK, 0x20b4, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_WRAP2_CONV_AUD_IPCLKPORT_I_CLK, 0x20c8, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK, 0x2098, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_XIU_P_AUD_IPCLKPORT_ACLK, 0x20cc, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKS, 0x2040, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM, 0x203c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI2APB_AUD_IPCLKPORT_ACLK, 0x204c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK, 0x2010, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32, 0x2034, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKS, 0x2048, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM, 0x2044, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP, 0x2038, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_ATB_T1_AUD_IPCLKPORT_I_CLK, 0x2068, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK, 0x20c0, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ, 0x2014, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT, 0x2018, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK, 0x208c, CMU_AUD),
	SFR(CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK, 0x2000, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSCP0_IPCLKPORT_ACLK, 0x2014, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSC_TDP_IPCLKPORT_ACLK, 0x201c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK, 0x2130, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK, 0x202c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D0_BUSC_IPCLKPORT_PCLK, 0x2138, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_PCLK, 0x2148, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK, 0x20c4, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK, 0x20c8, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK, 0x20cc, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK, 0x20d0, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK, 0x20e0, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK, 0x20d8, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK, 0x20dc, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_ASYNCSFR_WR_SMC_IPCLKPORT_I_PCLK, 0x2010, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK, 0x2114, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK, 0x2118, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_IVASC_IPCLKPORT_I_CLK, 0x2094, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK, 0x2040, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK, 0x2048, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK, 0x204c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS0_IPCLKPORT_I_CLK, 0x2050, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_IVA_IPCLKPORT_I_CLK, 0x2058, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_NPU_IPCLKPORT_I_CLK, 0x205c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK, 0x2060, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK, 0x2068, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPPRE_IPCLKPORT_I_CLK, 0x2088, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK, 0x206c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK, 0x2074, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK, 0x2078, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ISPLP_IPCLKPORT_I_CLK, 0x2064, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK, 0x209c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPPRE_IPCLKPORT_I_CLK, 0x20b8, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DSPM_IPCLKPORT_I_CLK, 0x20a0, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK, 0x20a4, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK, 0x20ac, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPHQ_IPCLKPORT_I_CLK, 0x20b0, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPLP_IPCLKPORT_I_CLK, 0x20b4, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_IVA_IPCLKPORT_I_CLK, 0x20bc, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK, 0x20c0, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK, 0x2054, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK, 0x207c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ISPLP_IPCLKPORT_I_CLK, 0x2070, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK, 0x20a8, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK, 0x2128, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_DSPM_IPCLKPORT_I_CLK, 0x203c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_DSPM_IPCLKPORT_I_CLK, 0x2044, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPHQ_IPCLKPORT_I_CLK, 0x2084, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_RB_BUSC_IPCLKPORT_CLK, 0x2150, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_RB_BUSC_IPCLKPORT_PCLK, 0x2154, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_PPFW_IPCLKPORT_CLK, 0x2100, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_WRAP2_CONV_BUSC_IPCLKPORT_I_CLK, 0x2160, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_PDMA0_IPCLKPORT_CLK, 0x215c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK, 0x2158, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D0_BUSC_IPCLKPORT_ACLK, 0x2134, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_ACLK_BUSC, 0x2144, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_PCLK_BUSC, 0x214c, CMU_BUSC),
	SFR(CLK_CON_GAT_CLK_BLK_BUSC_UID_HPM_BUSC_IPCLKPORT_HPM_TARGETCLK_C, 0x2004, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BUSIF_HPMBUSC_IPCLKPORT_PCLK, 0x2030, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK, 0x211c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_PDMA0_IPCLKPORT_ACLK, 0x20fc, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SBIC_IPCLKPORT_I_CLK, 0x2120, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SPDMA_IPCLKPORT_ACLK, 0x212c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK, 0x2124, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_DIT_IPCLKPORT_PCLKM, 0x2008, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_DIT_IPCLKPORT_PCLKS, 0x200c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_DIT_IPCLKPORT_ICLKL2A, 0x2034, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK, 0x2038, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU_IPCLKPORT_I_CLK, 0x20d4, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_ACLK, 0x20ec, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK, 0x20f0, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK_SECURE, 0x20f8, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK_PPFW, 0x20f4, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D1_BUSC_IPCLKPORT_ACLK, 0x213c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D1_BUSC_IPCLKPORT_PCLK, 0x2140, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSCP1_IPCLKPORT_ACLK, 0x2018, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK, 0x2080, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK, 0x2098, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK, 0x20e8, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK, 0x2090, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK, 0x20e4, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SPDMA_IPCLKPORT_ACLK, 0x210c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SPDMA_IPCLKPORT_PCLK, 0x2110, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_PDMA0_IPCLKPORT_ACLK, 0x2104, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_PDMA0_IPCLKPORT_PCLK, 0x2108, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK, 0x2164, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK, 0x2028, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI_US_64TO128_IPCLKPORT_ACLK, 0x2020, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_NPU_IPCLKPORT_I_PCLK, 0x2024, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_VRA2_IPCLKPORT_I_CLK, 0x208c, CMU_BUSC),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK, 0x2000, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0, 0x2004, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1, 0x2008, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK, 0x2010, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK, 0x2018, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK, 0x2020, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK, 0x2028, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK, 0x2030, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK, 0x206c, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK, 0x2074, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK, 0x207c, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK, 0x2084, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK, 0x208c, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK, 0x204c, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK, 0x203c, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK, 0x2038, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK, 0x2050, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK, 0x2054, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK, 0x2058, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK, 0x205c, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK, 0x2064, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK, 0x2014, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK, 0x2070, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK, 0x2080, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK, 0x2088, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK, 0x2078, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK, 0x2068, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_DTZPC_CMGP_IPCLKPORT_PCLK, 0x200c, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK, 0x2034, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK, 0x201c, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK, 0x202c, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK, 0x2024, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK, 0x2040, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK, 0x2044, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK, 0x2048, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK, 0x2060, CMU_CMGP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_APM_BUS, 0x2018, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS, 0x206c, CMU_CMU),
	SFR(CLK_CON_GAT_CLKCMU_MIF_SWITCH, 0x2008, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MFC_MFC, 0x20a8, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D, 0x2084, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS0A_USB31DRD, 0x2064, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS1_UFS_EMBD, 0x2080, CMU_CMU),
	SFR(CLK_CON_GAT_CLKCMU_FSYS1_BUS, 0x2000, CMU_CMU),
	SFR(CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD, 0x2004, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DPU_BUS, 0x2054, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH, 0x208c, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS, 0x20cc, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DSPM_BUS, 0x2058, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS, 0x20bc, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS, 0x20c4, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS, 0x2020, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH, 0x204c, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH, 0x2044, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS, 0x203c, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_ISPPRE_BUS, 0x20a0, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_ISPLP_BUS, 0x2098, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_ISPHQ_BUS, 0x2094, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_AUD_CPU, 0x201c, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL, 0x2088, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HPM, 0x2090, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS1_PCIE, 0x2078, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS, 0x2040, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0, 0x2028, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1, 0x202c, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3, 0x2034, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2, 0x2030, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_IVA_BUS, 0x20a4, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS1_UFS_CARD, 0x207c, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS0_DPGTC, 0x2070, CMU_CMU),
	SFR(CLK_CON_GAT_CLKCMU_MODEM_SHARED0, 0x200c, CMU_CMU),
	SFR(CLK_CON_GAT_CLKCMU_MODEM_SHARED1, 0x2010, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_NPU0_BUS, 0x20b4, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MFC_WFD, 0x20ac, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP, 0x20b0, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP, 0x20c0, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP, 0x20c8, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_NPU1_BUS, 0x20b8, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS0A_USBDP_DEBUG, 0x2068, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_ISPLP_GDC, 0x209c, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DSPS_AUD, 0x205c, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DPU, 0x2050, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH, 0x2048, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE, 0x2074, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS0A_BUS, 0x2060, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_BUS_OTF, 0x2024, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_VRA2_BUS, 0x20d0, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4, 0x2038, CMU_CMU),
	SFR(CLK_CON_GAT_CLKCMU_NPU0_CPU, 0x2014, CMU_CMU),
	SFR(CLK_CON_GAT_GATE_CLKCMU_VRA2_STR, 0x20d4, CMU_CMU),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK, 0x2008, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK, 0x216c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_0_IPCLKPORT_ACLK, 0x2024, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK, 0x20c0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK, 0x20c4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK, 0x2100, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK, 0x2104, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE, 0x2178, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK, 0x217c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK, 0x214c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK, 0x2150, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK, 0x2160, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK, 0x2168, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK, 0x2010, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC_IPCLKPORT_I_CLK, 0x2090, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC_IPCLKPORT_I_CLK, 0x2094, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G2_DMC_IPCLKPORT_I_CLK, 0x2098, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G3_DMC_IPCLKPORT_I_CLK, 0x209c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK, 0x20a4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM, 0x2018, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK, 0x2044, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK, 0x2048, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK, 0x2184, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_TP_IPCLKPORT_ACLK, 0x2030, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPFW_G3D_IPCLKPORT_CLK, 0x2138, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK, 0x20bc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK, 0x20b0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK, 0x20b4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_CP_IPCLKPORT_I_CLK, 0x2080, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK, 0x206c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK, 0x2074, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK, 0x2078, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK, 0x207c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK, 0x2174, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_HPM_CORE_IPCLKPORT_HPM_TARGETCLK_C, 0x200c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BUSIF_HPMCORE_IPCLKPORT_PCLK, 0x2060, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D0_G3D_IPCLKPORT_I_CLK, 0x204c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D1_G3D_IPCLKPORT_I_CLK, 0x2050, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D2_G3D_IPCLKPORT_I_CLK, 0x2054, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D3_G3D_IPCLKPORT_I_CLK, 0x2058, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK, 0x20d8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK, 0x20dc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CP_IPCLKPORT_I_CLK, 0x20b8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_PPFW_G3D_IPCLKPORT_PCLKS, 0x2020, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_PPFW_G3D_IPCLKPORT_PCLKM, 0x201c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_CP_IPCLKPORT_I_PCLK, 0x2040, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE, 0x2180, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE, 0x2188, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_P_G3D_IPCLKPORT_I_CLK, 0x205c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK, 0x20ac, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK, 0x2154, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK, 0x2158, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK, 0x2170, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK, 0x2064, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_1_IPCLKPORT_ACLK, 0x2028, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_P_CORE_IPCLKPORT_ACLK, 0x218c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK, 0x20f0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK, 0x20f4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK, 0x20f8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK, 0x20fc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK, 0x2108, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK, 0x210c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK, 0x2110, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK, 0x2114, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK, 0x2118, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK, 0x211c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK, 0x2120, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK, 0x2124, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK, 0x2128, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK, 0x212c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK, 0x2130, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK, 0x2134, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_CP_IPCLKPORT_I_CLK, 0x2084, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK, 0x20a8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK, 0x215c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK, 0x2164, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_2_IPCLKPORT_ACLK, 0x202c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK, 0x208c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK, 0x2068, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK, 0x2070, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK, 0x20e0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK, 0x20e4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK, 0x20e8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK, 0x20ec, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK, 0x213c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK, 0x2140, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK, 0x2144, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK, 0x2148, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK, 0x20a0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK, 0x20c8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK, 0x20cc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK, 0x20d0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK, 0x20d4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK, 0x203c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK, 0x2088, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM, 0x2034, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS, 0x2038, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK, 0x2004, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK, 0x2000, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_CPUCL0_IPCLKPORT_ACLK, 0x2040, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, 0x20e8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BUSIF_HPMCPUCL0_IPCLKPORT_PCLK, 0x2050, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GATE_CLK_CPUCL0_CPU, 0x2030, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, 0x2024, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK, 0x20e0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG, 0x2058, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_AUD_IPCLKPORT_I_CLK, 0x2060, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK, 0x2088, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK, 0x2064, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK, 0x2068, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK, 0x2070, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK, 0x2074, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK, 0x2078, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK, 0x207c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK, 0x20e4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK, 0x209c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, 0x2020, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, 0x201c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK, 0x20a0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK, 0x20a8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK, 0x20ac, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK, 0x20b0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK, 0x20b4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM, 0x2034, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK, 0x20d0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK, 0x20d4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK, 0x20d8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK, 0x2000, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK, 0x200c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK, 0x2054, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK, 0x2010, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK, 0x2080, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK, 0x2084, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK, 0x20a4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK, 0x20b8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK, 0x20bc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK, 0x205c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_AUD_IPCLKPORT_I_CLK, 0x206c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK, 0x20c4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK, 0x2090, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK, 0x20c8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK, 0x2094, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK, 0x20f8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK, 0x20f4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK, 0x20ec, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK, 0x2048, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK, 0x20c0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK, 0x20dc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK, 0x20f0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C, 0x2018, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C, 0x2014, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKS, 0x203c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM, 0x2038, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK, 0x20cc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK, 0x208c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK, 0x2098, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_P_CSSYS_IPCLKPORT_ACLK, 0x2044, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK, 0x204c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK, 0x2008, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK, 0x2004, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GATE_CLK_CPUCL1_CPU, 0x200c, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK, 0x2000, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK, 0x2004, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK, 0x2004, CMU_CPUCL2),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK, 0x2038, CMU_CPUCL2),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_BUSIF_HPMCPUCL2_IPCLKPORT_PCLK, 0x2024, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_0_IPCLKPORT_HPM_TARGETCLK_C, 0x2008, CMU_CPUCL2),
	SFR(CLK_CON_GAT_GATE_CLK_CPUCL2_CPU, 0x201c, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK, 0x2014, CMU_CPUCL2),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK, 0x2034, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLKDBG, 0x2000, CMU_CPUCL2),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_AXI2APB_CPUCL2_IPCLKPORT_ACLK, 0x2020, CMU_CPUCL2),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK, 0x2030, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_1_IPCLKPORT_HPM_TARGETCLK_C, 0x200c, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_2_IPCLKPORT_HPM_TARGETCLK_C, 0x2010, CMU_CPUCL2),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK, 0x202c, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK, 0x2000, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD0_IPCLKPORT_I_ACLK, 0x2088, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD0_IPCLKPORT_I_PCLK, 0x208c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD1_IPCLKPORT_I_ACLK, 0x2090, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD1_IPCLKPORT_I_PCLK, 0x2094, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK, 0x20f0, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AXI2APB_DPUP1_IPCLKPORT_ACLK, 0x2084, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AXI2APB_DPUP0_IPCLKPORT_ACLK, 0x2080, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK, 0x20e4, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK, 0x20b4, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK, 0x20bc, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_XIU_P_DPU_IPCLKPORT_ACLK, 0x20f8, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKS, 0x200c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM, 0x2008, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON1_IPCLKPORT_PCLKS, 0x2014, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON1_IPCLKPORT_PCLKM, 0x2010, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MIPI_DSIM1_IPCLKPORT_PCLKS, 0x204c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPP_IPCLKPORT_PCLKS, 0x2024, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPP_IPCLKPORT_PCLKM, 0x2020, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK, 0x20c0, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD2_IPCLKPORT_I_ACLK, 0x2098, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD2_IPCLKPORT_I_PCLK, 0x209c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK, 0x20ec, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM, 0x2028, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKS, 0x202c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_WB_MUX_IPCLKPORT_PCLKM, 0x2038, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_WB_MUX_IPCLKPORT_PCLKS, 0x203c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK, 0x20e8, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK, 0x20c4, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK, 0x20c8, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK, 0x20cc, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK, 0x20d0, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK, 0x20d4, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK, 0x20d8, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK, 0x20dc, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK, 0x20e0, CMU_DPU),
	SFR(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MIPI_DSIM0_IPCLKPORT_PCLKS, 0x2048, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON2_IPCLKPORT_PCLKS, 0x201c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON2_IPCLKPORT_PCLKM, 0x2018, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_IPCLKPORT_PCLKM, 0x2050, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_IPCLKPORT_PCLKS, 0x2054, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_S_IPCLKPORT_PCLKM, 0x2058, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_S_IPCLKPORT_PCLKS, 0x205c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_IPCLKPORT_PCLKS, 0x2064, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_IPCLKPORT_PCLKM, 0x2060, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_S_IPCLKPORT_PCLKM, 0x2068, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_S_IPCLKPORT_PCLKS, 0x206c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_IPCLKPORT_PCLKM, 0x2070, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_IPCLKPORT_PCLKS, 0x2074, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_S_IPCLKPORT_PCLKS, 0x207c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_S_IPCLKPORT_PCLKM, 0x2078, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX, 0x20ac, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_WRAPPER_FOR_S5I6280_HSI_DCPHY_COMBO_TOP_IPCLKPORT_PCLK, 0x20f4, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_PGEN_IPCLKPORT_PCLKS, 0x2034, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_PGEN_IPCLKPORT_PCLKM, 0x2030, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK, 0x20b8, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON, 0x20a0, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA, 0x20a4, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP, 0x20a8, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK, 0x20b0, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MCD_IPCLKPORT_PCLKS, 0x2044, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MCD_IPCLKPORT_PCLKM, 0x2040, CMU_DPU),
	SFR(CLK_CON_GAT_CLK_BLK_DSPM_UID_DSPM_CMU_DSPM_IPCLKPORT_PCLK, 0x2004, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSREG_DSPM_IPCLKPORT_PCLK, 0x20ac, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AXI2APB_DSPM_IPCLKPORT_ACLK, 0x2034, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM0_IPCLKPORT_ACLK, 0x2084, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM0_IPCLKPORT_PCLK, 0x2088, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSMMU_DSPM0_IPCLKPORT_CLK, 0x20a4, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM0_IPCLKPORT_I_ACLK, 0x203c, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_P_DSPM_IPCLKPORT_I_CLK, 0x2060, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM0_IPCLKPORT_I_PCLK, 0x2040, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_ACEL_D0_DSPM_IPCLKPORT_I_CLK, 0x2068, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSD_IPCLKPORT_CLK, 0x2094, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSP_IPCLKPORT_CLK, 0x209c, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_P_IVADSPM_IPCLKPORT_I_CLK, 0x2064, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_P_DSPMIVA_IPCLKPORT_I_CLK, 0x2080, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_WRAP2_CONV_DSPM_IPCLKPORT_I_CLK, 0x20b4, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM0_IPCLKPORT_PCLKM, 0x200c, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM0_IPCLKPORT_PCLKS, 0x2010, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM1_IPCLKPORT_PCLKM, 0x2014, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM1_IPCLKPORT_PCLKS, 0x2018, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM3_IPCLKPORT_PCLKS, 0x2028, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM3_IPCLKPORT_PCLKM, 0x2024, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_AXI_DSPM0_IPCLKPORT_ACLKS, 0x2030, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_AXI_DSPM0_IPCLKPORT_ACLKM, 0x202c, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM1_IPCLKPORT_I_ACLK, 0x2044, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM1_IPCLKPORT_I_PCLK, 0x2048, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_ACEL_D1_DSPM_IPCLKPORT_I_CLK, 0x206c, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_P_DSPMDSPS_IPCLKPORT_I_CLK, 0x207c, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM1_IPCLKPORT_ACLK, 0x208c, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM1_IPCLKPORT_PCLK, 0x2090, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSMMU_DSPM1_IPCLKPORT_CLK, 0x20a8, CMU_DSPM),
	SFR(CLK_CON_GAT_CLKCMU_DSPS_BUS, 0x2000, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_ADM_APB_DSPM_IPCLKPORT_PCLKM, 0x2008, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_D0_DSPSDSPM_IPCLKPORT_I_CLK, 0x205c, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_XIU_P_DSPM_IPCLKPORT_ACLK, 0x20bc, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_VGEN_LITE_DSPM_IPCLKPORT_CLK, 0x20b0, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM2_IPCLKPORT_PCLKM, 0x201c, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM2_IPCLKPORT_PCLKS, 0x2020, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_SCORE_TS_II_IPCLKPORT_I_CLK, 0x20a0, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_D_TZPC_DSPM_IPCLKPORT_PCLK, 0x204c, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPPREDSPM_IPCLKPORT_I_CLK, 0x2058, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPLPDSPM_IPCLKPORT_I_CLK, 0x2054, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPHQDSPM_IPCLKPORT_I_CLK, 0x2050, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AST_DSPMISPPRE_IPCLKPORT_I_CLK, 0x2074, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AST_DSPMISPLP_IPCLKPORT_I_CLK, 0x2070, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSD_OTF_IPCLKPORT_CLK, 0x2098, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_XIU_D_DSPM_IPCLKPORT_ACLK, 0x20b8, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BAAW_DSPM_IPCLKPORT_I_PCLK, 0x2038, CMU_DSPM),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_D_DSPMNPU0_IPCLKPORT_I_CLK, 0x2078, CMU_DSPM),
	SFR(CLK_CON_GAT_CLK_BLK_DSPS_UID_DSPS_CMU_DSPS_IPCLKPORT_PCLK, 0x2000, CMU_DSPS),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPS_UID_AXI2APB_DSPS_IPCLKPORT_ACLK, 0x2004, CMU_DSPS),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHM_AXI_P_DSPMDSPS_IPCLKPORT_I_CLK, 0x2010, CMU_DSPS),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPS_UID_SYSREG_DSPS_IPCLKPORT_PCLK, 0x2028, CMU_DSPS),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPS_UID_RSTNSYNC_CLK_DSPS_BUSD_IPCLKPORT_CLK, 0x201c, CMU_DSPS),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPS_UID_RSTNSYNC_CLK_DSPS_BUSP_IPCLKPORT_CLK, 0x2020, CMU_DSPS),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHS_AXI_D_DSPSIVA_IPCLKPORT_I_CLK, 0x2018, CMU_DSPS),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHS_AXI_D0_DSPSDSPM_IPCLKPORT_I_CLK, 0x2014, CMU_DSPS),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPS_UID_SCORE_BARON_IPCLKPORT_I_CLK, 0x2024, CMU_DSPS),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHM_AXI_D_IVADSPS_IPCLKPORT_I_CLK, 0x200c, CMU_DSPS),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPS_UID_D_TZPC_DSPS_IPCLKPORT_PCLK, 0x2008, CMU_DSPS),
	SFR(CLK_CON_GAT_GOUT_BLK_DSPS_UID_VGEN_LITE_DSPS_IPCLKPORT_CLK, 0x202c, CMU_DSPS),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK, 0x2000, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D_FSYS0_IPCLKPORT_I_CLK, 0x2028, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK, 0x2024, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK, 0x201c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK, 0x2088, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK, 0x2090, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_FSYS0_IPCLKPORT_I_ACLK, 0x2008, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_FSYS0_IPCLKPORT_I_PCLK, 0x200c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK, 0x207c, CMU_FSYS0),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_DP_LINK_IPCLKPORT_I_PCLK, 0x2014, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_LITE_FSYS0_IPCLKPORT_CLK, 0x208c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK, 0x2010, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_USB_IPCLKPORT_I_CLK, 0x2020, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_USB_IPCLKPORT_I_CLK, 0x202c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_FSYS0_IPCLKPORT_ACLK, 0x2074, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_FSYS0_IPCLKPORT_PCLK, 0x2078, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSMMU_PCIE_GEN3A_IPCLKPORT_CLK, 0x2080, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSMMU_PCIE_GEN3B_IPCLKPORT_CLK, 0x2084, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P0_FSYS0_IPCLKPORT_ACLK, 0x2094, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_PIPE_PAL_PCIE_INST_0_I_APB_PCLK, 0x2068, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG, 0x204c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG, 0x2050, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_1_I_DRIVER_APB_CLK, 0x2060, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_PLL_REF_CLK_IN_SYSPLL, 0x203c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_1_PHY_REFCLK_IN, 0x2064, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG, 0x2054, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG, 0x2040, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG, 0x2044, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, 0x2058, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, 0x205c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG, 0x2048, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_IPCLKPORT_I_CLK, 0x206c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_IPCLKPORT_I_CLK, 0x2070, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_IPCLKPORT_PCLK, 0x2018, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_APB_PCLK_0, 0x2030, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_LN0_APB_PCLK_0, 0x2034, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_LN1_APB_PCLK_0, 0x2038, CMU_FSYS0),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS0A_UID_FSYS0A_CMU_FSYS0A_IPCLKPORT_PCLK, 0x2000, CMU_FSYS0A),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL, 0x2028, CMU_FSYS0A),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_BUS, 0x2014, CMU_FSYS0A),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_BUS_PHYCTRL, 0x2018, CMU_FSYS0A),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL, 0x201c, CMU_FSYS0A),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY, 0x2020, CMU_FSYS0A),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40, 0x2024, CMU_FSYS0A),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK, 0x202c, CMU_FSYS0A),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK, 0x2030, CMU_FSYS0A),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_LHM_AXI_P_USB_IPCLKPORT_I_CLK, 0x2008, CMU_FSYS0A),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_LHS_AXI_D_USB_IPCLKPORT_I_CLK, 0x200c, CMU_FSYS0A),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_RSTNSYNC_CLK_FSYS0A_BUS_IPCLKPORT_CLK, 0x2010, CMU_FSYS0A),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK, 0x2018, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN, 0x202c, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK, 0x2034, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SSS_IPCLKPORT_I_PCLK, 0x207c, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RTIC_IPCLKPORT_I_PCLK, 0x2074, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK, 0x2084, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK, 0x201c, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK, 0x2024, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK, 0x2020, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK, 0x20a4, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK, 0x20a8, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK, 0x204c, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK, 0x2050, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK, 0x200c, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK, 0x2010, CMU_FSYS1),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN, 0x2000, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK, 0x2044, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK, 0x2030, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, 0x203c, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL, 0x2040, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK, 0x2068, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK, 0x206c, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO, 0x208c, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM, 0x2004, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSMMU_FSYS1_IPCLKPORT_CLK, 0x2080, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK, 0x20a0, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK, 0x2038, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK, 0x2028, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RTIC_IPCLKPORT_I_ACLK, 0x2070, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_ACLK, 0x2088, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK, 0x2090, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK, 0x2048, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK, 0x2014, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_ACLK, 0x2094, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK, 0x209c, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO, 0x2098, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PUF_IPCLKPORT_I_CLK, 0x2054, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_RTIC_IPCLKPORT_ACLK, 0x2058, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_RTIC_IPCLKPORT_PCLK, 0x205c, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_SSS_IPCLKPORT_ACLK, 0x2060, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_SSS_IPCLKPORT_PCLK, 0x2064, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BAAW_SSS_IPCLKPORT_I_PCLK, 0x2008, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SSS_IPCLKPORT_I_ACLK, 0x2078, CMU_FSYS1),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK, 0x2000, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK, 0x20a4, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK, 0x20a8, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK, 0x20ac, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK, 0x20b0, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK, 0x20e8, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK, 0x20f4, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK, 0x2094, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK, 0x2098, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK, 0x2090, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM, 0x2010, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKS, 0x2014, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AXI2APB_G2DP0_IPCLKPORT_ACLK, 0x2060, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK, 0x2068, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK, 0x2070, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_P_G2D_IPCLKPORT_ACLK, 0x2100, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AXI2APB_G2DP1_IPCLKPORT_ACLK, 0x2064, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK, 0x206c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK, 0x2074, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK, 0x2078, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK, 0x207c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK, 0x20c4, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK, 0x20c8, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK, 0x20d4, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK, 0x20d8, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK, 0x20f0, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK, 0x20b4, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK, 0x20b8, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK, 0x209c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JPEG_IPCLKPORT_PCLKM, 0x2018, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JPEG_IPCLKPORT_PCLKS, 0x201c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK, 0x20fc, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKS, 0x202c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM, 0x2028, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK, 0x20dc, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK, 0x20e4, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK, 0x20e0, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_ASTC_IPCLKPORT_PCLKM, 0x2008, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_ASTC_IPCLKPORT_PCLKS, 0x200c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD0_IPCLKPORT_PCLKS, 0x2034, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD0_IPCLKPORT_PCLKM, 0x2030, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD2_IPCLKPORT_PCLKS, 0x2044, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD2_IPCLKPORT_PCLKM, 0x2040, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD0_IPCLKPORT_PCLKM, 0x2048, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD0_IPCLKPORT_PCLKS, 0x204c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD2_IPCLKPORT_PCLKS, 0x205c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD2_IPCLKPORT_PCLKM, 0x2058, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK, 0x20bc, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK, 0x20c0, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK, 0x20f8, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK, 0x2084, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD1_IPCLKPORT_PCLKS, 0x203c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD1_IPCLKPORT_PCLKM, 0x2038, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD1_IPCLKPORT_PCLKS, 0x2054, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD1_IPCLKPORT_PCLKM, 0x2050, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK, 0x20ec, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK, 0x2088, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK, 0x20a0, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK, 0x2004, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JSQZ_IPCLKPORT_PCLKM, 0x2020, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JSQZ_IPCLKPORT_PCLKS, 0x2024, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK, 0x20cc, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK, 0x20d0, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK, 0x2080, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK, 0x208c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK, 0x205c, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK, 0x2048, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK, 0x2038, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D0_IPCLKPORT_HPM_TARGETCLK_C, 0x2008, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, 0x2054, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK, 0x2050, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK, 0x200c, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK, 0x2000, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_G3DSFR_IPCLKPORT_I_CLK, 0x204c, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK, 0x2058, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK, 0x2004, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_AXI2APB_G3D_IPCLKPORT_ACLK, 0x2034, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_G3DSFR_IPCLKPORT_I_CLK, 0x2044, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK, 0x2040, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK, 0x203c, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D0_PCLK, 0x2014, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D1_PCLK, 0x2018, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D2_PCLK, 0x201c, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D3_PCLK, 0x2020, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D0_PCLK, 0x2024, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D1_PCLK, 0x2028, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D2_PCLK, 0x202c, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D3_PCLK, 0x2030, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_AXI_P_ISPHQ_IPCLKPORT_I_CLK, 0x2054, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AXI_D_ISPHQ_IPCLKPORT_I_CLK, 0x2064, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_AXI2APB_BRIDGE_ISPHQ_ACLK, 0x2030, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_ISPHQ_PCLKM, 0x2018, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_ISPHQ_PCLKS, 0x201c, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_SYSREG_ISPHQ_IPCLKPORT_PCLK, 0x2068, CMU_ISPHQ),
	SFR(CLK_CON_GAT_CLK_BLK_ISPHQ_UID_ISPHQ_CMU_ISPHQ_IPCLKPORT_PCLK, 0x2000, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_ATB_ISPPREISPHQ_IPCLKPORT_I_CLK, 0x204c, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_ATB_ISPHQISPLP_IPCLKPORT_I_CLK, 0x2060, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_BTM_ISPHQ_IPCLKPORT_I_ACLK, 0x200c, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_BTM_ISPHQ_IPCLKPORT_I_PCLK, 0x2010, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKM_NONSECURE, 0x2020, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKM_SECURE, 0x2024, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKS_NONSECURE, 0x2028, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKS_SECURE, 0x202c, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_SYSMMU_ISPHQ_ACLK, 0x2044, CMU_ISPHQ),
	SFR(CLK_CON_GAT_CLK_BLK_ISPHQ_UID_RSTNSYNC_CLK_ISPHQ_BUSD_IPCLKPORT_CLK, 0x2004, CMU_ISPHQ),
	SFR(CLK_CON_GAT_CLK_BLK_ISPHQ_UID_RSTNSYNC_CLK_ISPHQ_BUSP_IPCLKPORT_CLK, 0x2008, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_PPMU_ISPHQ_ACLK, 0x203c, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_PPMU_ISPHQ_PCLK, 0x2040, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_VGEN_LITE_ISPHQ_PCLK, 0x2048, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_ATB_VO_ISPLPISPHQ_IPCLKPORT_I_CLK, 0x2050, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AST_VO_ISPHQISPPRE_IPCLKPORT_I_CLK, 0x205c, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_ISPHQ_ACLK, 0x2034, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_ISPHQ_C2COM_ACLK, 0x2038, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_D_TZPC_ISPHQ_IPCLKPORT_PCLK, 0x2014, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AST_ISPHQDSPM_IPCLKPORT_I_CLK, 0x2058, CMU_ISPHQ),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AXI_P_ISPLP_IPCLKPORT_I_CLK, 0x2088, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_D0_ISPLP_IPCLKPORT_I_CLK, 0x2094, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP0_IPCLKPORT_I_ACLK, 0x2004, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_D_ISPLP_ACLK, 0x206c, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_SYSMMU_ISPLP0_ACLK, 0x2058, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP0_ACLK, 0x2038, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_BUSD_IPCLKPORT_CLK, 0x20a0, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_BUSP_IPCLKPORT_CLK, 0x20a4, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP0_IPCLKPORT_I_PCLK, 0x2008, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_ISPLP_PCLKS, 0x2024, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP0_PCLK, 0x203c, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_ISPLP_PCLK, 0x2054, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_SYSREG_ISPLP_IPCLKPORT_PCLK, 0x20ac, CMU_ISPLP),
	SFR(CLK_CON_GAT_CLK_BLK_ISPLP_UID_ISPLP_CMU_ISPLP_IPCLKPORT_PCLK, 0x2000, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_ISPLP_ACLK, 0x2050, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP1_IPCLKPORT_I_ACLK, 0x200c, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP1_IPCLKPORT_I_PCLK, 0x2010, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_D1_ISPLP_IPCLKPORT_I_CLK, 0x2098, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_ATB_ISPHQISPLP_IPCLKPORT_I_CLK, 0x207c, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AST_VO_ISPPREISPLP_IPCLKPORT_I_CLK, 0x2078, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_ATB_ISPPREISPLP_IPCLKPORT_I_CLK, 0x2080, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP1_ACLK, 0x2040, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP1_PCLK, 0x2044, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_SYSMMU_ISPLP1_ACLK, 0x205c, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_ISPLP_PCLKM, 0x2020, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_P_ISPLP_ACLK, 0x2070, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_VGEN_LITE_ISPLP_PCLK, 0x2060, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_GDC_ACLK, 0x2048, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_GDC_PCLK, 0x204c, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_ATB_VO_ISPLPISPHQ_IPCLKPORT_I_CLK, 0x2090, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_ISPLP_ACLK, 0x202c, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_ISPLP_C2CLK, 0x2030, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_MC_SCALER_ACLK, 0x2034, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_GDC_ACLK, 0x2028, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_ASYNCM_GDC_ACLK, 0x2064, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_ASYNCS_GDC_ACLK, 0x2068, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_GDC_IPCLKPORT_CLK, 0x20a8, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_D_TZPC_ISPLP_IPCLKPORT_PCLK, 0x2014, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AST_ISPLPDSPM_IPCLKPORT_I_CLK, 0x208c, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AST_DSPMISPLP_IPCLKPORT_I_CLK, 0x2074, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_P_ISPLPVRA2_IPCLKPORT_I_CLK, 0x209c, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AXI_D_VRA2ISPLP_IPCLKPORT_I_CLK, 0x2084, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_GDC_PCLKM, 0x2018, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_GDC_PCLKS, 0x201c, CMU_ISPLP),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_APB_ASYNC_TOP_3AA0_PCLKS, 0x2074, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_PPMU_ISPPRE, 0x2088, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_PDP_TOP, 0x2098, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_3AA0, 0x208c, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AXI_D_ISPPRE_IPCLKPORT_I_CLK, 0x20c8, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK, 0x2008, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_PDP_TOP, 0x2058, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_3AA0, 0x204c, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AXI_P_ISPPRE_IPCLKPORT_I_CLK, 0x20b4, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_SYSMMU_ISPPRE, 0x2060, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_XIU_D_ISPPRE, 0x2068, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_SYSREG_ISPPRE_IPCLKPORT_PCLK, 0x20d8, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_BUSD_IPCLKPORT_CLK, 0x20cc, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_BUSP_IPCLKPORT_CLK, 0x20d0, CMU_ISPPRE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPPRE_UID_ISPPRE_CMU_ISPPRE_IPCLKPORT_PCLK, 0x2004, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_3AA1, 0x2050, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_3AA1, 0x2090, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK, 0x200c, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_ATB_ISPPREISPLP_IPCLKPORT_I_CLK, 0x20c4, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_ATB_ISPPREISPHQ_IPCLKPORT_I_CLK, 0x20c0, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_APB_ASYNC_TOP_3AA0_PCLKM, 0x2070, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE, 0x20a0, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_3AA0, 0x201c, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_3AA1, 0x2020, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_CORE_TOP, 0x203c, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_DMA, 0x2040, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_CSISX4_PDP, 0x2054, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE1, 0x20a4, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_CSISX4_PDP, 0x2094, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS0, 0x2024, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS1, 0x2028, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS2, 0x202c, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS3, 0x2030, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_D_TZPC_ISPPRE_IPCLKPORT_PCLK, 0x2018, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS3_1, 0x2034, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSISX4_PDP_DMA, 0x2038, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_XIU_P_ISPPRE, 0x206c, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AST_ISPPREDSPM_IPCLKPORT_I_CLK, 0x20b8, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AST_DSPMISPPRE_IPCLKPORT_I_CLK, 0x20ac, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PPMU_ISPPRE, 0x2048, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BUSIF_HPMISPPRE_IPCLKPORT_PCLK, 0x2010, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_OSCCLK_IPCLKPORT_CLK, 0x20d4, CMU_ISPPRE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPPRE_UID_HPM_ISPPRE_IPCLKPORT_HPM_TARGETCLK_C, 0x2000, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_D_TZPC_ISPPRE1_IPCLKPORT_PCLK, 0x2014, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE2, 0x20a8, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_VPP, 0x2064, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_CSISX4_PDP, 0x2084, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_3AA0, 0x2078, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_3AA1, 0x207c, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_AGENT, 0x2080, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_VPP, 0x205c, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_VPP, 0x209c, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AST_VO_ISPPREISPLP_IPCLKPORT_I_CLK, 0x20bc, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AST_VO_ISPHQISPPRE_IPCLKPORT_I_CLK, 0x20b0, CMU_ISPPRE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_RDMA, 0x2044, CMU_ISPPRE),
	SFR(CLK_CON_GAT_CLK_BLK_IVA_UID_IVA_CMU_IVA_IPCLKPORT_PCLK, 0x2000, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_ACEL_D_IVA_IPCLKPORT_I_CLK, 0x2050, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_AXI_D_IVADSPS_IPCLKPORT_I_CLK, 0x2054, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_AXI_P_IVADSPM_IPCLKPORT_I_CLK, 0x2058, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_P_DSPMIVA_IPCLKPORT_I_CLK, 0x2048, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_P_IVA_IPCLKPORT_I_CLK, 0x204c, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_BTM_IVA_IPCLKPORT_I_ACLK, 0x2028, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_BTM_IVA_IPCLKPORT_I_PCLK, 0x202c, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_PPMU_IVA_IPCLKPORT_ACLK, 0x205c, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_PPMU_IVA_IPCLKPORT_PCLK, 0x2060, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_SYSMMU_IVA_IPCLKPORT_CLK, 0x2078, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_P_IVA_IPCLKPORT_ACLK, 0x209c, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA0_IPCLKPORT_PCLKS, 0x200c, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA0_IPCLKPORT_PCLKM, 0x2008, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_AXI2APB_2M_IVA_IPCLKPORT_ACLK, 0x2020, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_AXI2APB_IVA_IPCLKPORT_ACLK, 0x2024, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_SYSREG_IVA_IPCLKPORT_PCLK, 0x207c, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_BUSD_IPCLKPORT_CLK, 0x206c, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_BUSP_IPCLKPORT_CLK, 0x2070, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_D_IVASC_IPCLKPORT_I_CLK, 0x2044, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_ADM_DAP_IVA_IPCLKPORT_DAPCLKM, 0x2004, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_D_DSPSIVA_IPCLKPORT_I_CLK, 0x2040, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_DEBUG_IPCLKPORT_CLK, 0x2074, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA1_IPCLKPORT_PCLKS, 0x2014, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA1_IPCLKPORT_PCLKM, 0x2010, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA2_IPCLKPORT_PCLKM, 0x2018, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA2_IPCLKPORT_PCLKS, 0x201c, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_VGEN_LITE_IVA_IPCLKPORT_CLK, 0x2088, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_IPCLKPORT_CLK_A, 0x2038, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_INTMEM_IPCLKPORT_ACLK, 0x2034, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D0_IVA_IPCLKPORT_ACLK, 0x2090, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D1_IVA_IPCLKPORT_ACLK, 0x2094, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_IPCLKPORT_DAP_CLK, 0x203c, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_D_TZPC_IVA_IPCLKPORT_PCLK, 0x2030, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D2_IVA_IPCLKPORT_ACLK, 0x2098, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_TREX_RB1_IVA_IPCLKPORT_CLK, 0x2080, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_TREX_RB1_IVA_IPCLKPORT_PCLK, 0x2084, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_QE_IVA_IPCLKPORT_ACLK, 0x2064, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_QE_IVA_IPCLKPORT_PCLK, 0x2068, CMU_IVA),
	SFR(CLK_CON_GAT_GOUT_BLK_IVA_UID_WRAP2_CONV_IVA_IPCLKPORT_I_CLK, 0x208c, CMU_IVA),
	SFR(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK, 0x2000, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKS, 0x2008, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM, 0x2004, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AXI2APB_MFC_IPCLKPORT_ACLK, 0x2044, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK, 0x20b0, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK, 0x2060, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK, 0x2064, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK, 0x205c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFCD0_IPCLKPORT_CLK, 0x20a8, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFCD1_IPCLKPORT_CLK, 0x20ac, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD0_IPCLKPORT_ACLK, 0x2074, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD0_IPCLKPORT_PCLK, 0x2078, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD1_IPCLKPORT_ACLK, 0x207c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD1_IPCLKPORT_PCLK, 0x2080, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD0_IPCLKPORT_I_ACLK, 0x2048, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD1_IPCLKPORT_I_ACLK, 0x2050, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD0_IPCLKPORT_I_PCLK, 0x204c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD1_IPCLKPORT_I_PCLK, 0x2054, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK, 0x2094, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK, 0x20a4, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD0_IPCLKPORT_PCLKM, 0x200c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD0_IPCLKPORT_PCLKS, 0x2010, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD1_IPCLKPORT_PCLKM, 0x2014, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD1_IPCLKPORT_PCLKS, 0x2018, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD0_IPCLKPORT_PCLKS, 0x2020, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD0_IPCLKPORT_PCLKM, 0x201c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD1_IPCLKPORT_PCLKM, 0x2024, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD1_IPCLKPORT_PCLKS, 0x2028, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKS, 0x2030, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS, 0x2040, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM, 0x203c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD2_IPCLKPORT_PCLK, 0x2088, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK, 0x209c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK, 0x20bc, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKS, 0x2038, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM, 0x202c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM, 0x2034, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_MFC_IPCLKPORT_CLK, 0x20b4, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK, 0x2070, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK, 0x20b8, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK, 0x2098, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK, 0x2090, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK, 0x208c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK, 0x20a0, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD2_IPCLKPORT_ACLK, 0x2084, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI, 0x2068, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI, 0x206c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK, 0x2058, CMU_MFC),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK, 0x200c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK, 0x2038, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x2060, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_BUSIF_HPMMIF_IPCLKPORT_PCLK, 0x2034, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK, 0x2048, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK, 0x2030, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_PCLK, 0x2050, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_PCLK, 0x204c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK, 0x2024, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK, 0x202c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ_IPCLKPORT_PCLK, 0x2028, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_HPM_MIF_IPCLKPORT_HPM_TARGETCLK_C, 0x2008, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK1, 0x203c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK2, 0x2040, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK, 0x205c, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, 0x201c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, 0x2054, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK, 0x2058, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x2044, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_SOC_CLK, 0x2000, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK, 0x2010, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK, 0x2014, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK, 0x2018, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF1_UID_HPM_MIF1_IPCLKPORT_HPM_TARGETCLK_C, 0x2008, CMU_MIF1),
	SFR(CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK, 0x200c, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK, 0x2024, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK, 0x2028, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK, 0x202c, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK, 0x2030, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_BUSIF_HPMMIF1_IPCLKPORT_PCLK, 0x2034, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK, 0x2038, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1, 0x203c, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2, 0x2040, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK, 0x2044, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK, 0x2048, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK, 0x204c, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK, 0x205c, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK, 0x2058, CMU_MIF1),
	SFR(CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK, 0x201c, CMU_MIF1),
	SFR(CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK, 0x2014, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK, 0x2050, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK, 0x2054, CMU_MIF1),
	SFR(CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK, 0x2000, CMU_MIF1),
	SFR(CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK, 0x2010, CMU_MIF1),
	SFR(CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK, 0x2018, CMU_MIF1),
	SFR(CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_MPACE_CLK, 0x2004, CMU_MIF1),
	SFR(CLK_CON_GAT_CLK_BLK_MIF2_UID_HPM_MIF2_IPCLKPORT_HPM_TARGETCLK_C, 0x2008, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK, 0x2024, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK, 0x2028, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK, 0x202c, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK, 0x2030, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_BUSIF_HPMMIF2_IPCLKPORT_PCLK, 0x2034, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK, 0x2038, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1, 0x203c, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2, 0x2040, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK, 0x2044, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK, 0x2048, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK, 0x204c, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK, 0x2058, CMU_MIF2),
	SFR(CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK, 0x201c, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK, 0x205c, CMU_MIF2),
	SFR(CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK, 0x2010, CMU_MIF2),
	SFR(CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK, 0x2014, CMU_MIF2),
	SFR(CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK, 0x2018, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK, 0x2050, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK, 0x2054, CMU_MIF2),
	SFR(CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK, 0x200c, CMU_MIF2),
	SFR(CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK, 0x2000, CMU_MIF2),
	SFR(CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_MPACE_CLK, 0x2004, CMU_MIF2),
	SFR(CLK_CON_GAT_CLK_BLK_MIF3_UID_HPM_MIF3_IPCLKPORT_HPM_TARGETCLK_C, 0x2008, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK, 0x2024, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK, 0x2028, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK, 0x202c, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK, 0x2030, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_BUSIF_HPMMIF3_IPCLKPORT_PCLK, 0x2034, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK, 0x2038, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1, 0x203c, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK, 0x2044, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK, 0x2048, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK, 0x204c, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK, 0x2058, CMU_MIF3),
	SFR(CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK, 0x201c, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK, 0x205c, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2, 0x2040, CMU_MIF3),
	SFR(CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK, 0x200c, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK, 0x2050, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK, 0x2054, CMU_MIF3),
	SFR(CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK, 0x2000, CMU_MIF3),
	SFR(CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK, 0x2010, CMU_MIF3),
	SFR(CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK, 0x2014, CMU_MIF3),
	SFR(CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK, 0x2018, CMU_MIF3),
	SFR(CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_MPACE_CLK, 0x2004, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_ACEL_D_NPU_IPCLKPORT_I_CLK, 0x2054, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_P_NPU1_IPCLKPORT_I_CLK, 0x2084, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_BUSD_IPCLKPORT_CLK, 0x20c8, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_BUSP_IPCLKPORT_CLK, 0x20cc, CMU_NPU0),
	SFR(CLK_CON_GAT_CLK_BLK_NPU0_UID_NPU0_CMU_NPU0_IPCLKPORT_PCLK, 0x2000, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SI0_IPCLKPORT_PCLKS, 0x2004, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_NS_IPCLKPORT_PCLKS, 0x200c, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_NS_IPCLKPORT_PCLKM, 0x2008, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_AXI2APB_NPU0_IPCLKPORT_ACLK, 0x2018, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_BTM_NPU0_IPCLKPORT_I_ACLK, 0x201c, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_BTM_NPU0_IPCLKPORT_I_PCLK, 0x2020, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_D_TZPC_NPU0_IPCLKPORT_PCLK, 0x2024, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_0_IPCLKPORT_I_CLK, 0x2028, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_1_IPCLKPORT_I_CLK, 0x202c, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_2_IPCLKPORT_I_CLK, 0x2030, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_3_IPCLKPORT_I_CLK, 0x2034, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_4_IPCLKPORT_I_CLK, 0x2038, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_5_IPCLKPORT_I_CLK, 0x203c, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_6_IPCLKPORT_I_CLK, 0x2040, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_7_IPCLKPORT_I_CLK, 0x2044, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_P_NPU1_DONE_IPCLKPORT_I_CLK, 0x2048, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AXI_D_DSPMNPU0_IPCLKPORT_I_CLK, 0x204c, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK, 0x2050, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_0_IPCLKPORT_I_CLK, 0x2058, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_1_IPCLKPORT_I_CLK, 0x205c, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_2_IPCLKPORT_I_CLK, 0x2060, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_3_IPCLKPORT_I_CLK, 0x2064, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_4_IPCLKPORT_I_CLK, 0x2068, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_5_IPCLKPORT_I_CLK, 0x206c, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_6_IPCLKPORT_I_CLK, 0x2070, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_7_IPCLKPORT_I_CLK, 0x2074, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_P_NPUD1_SETREG_IPCLKPORT_I_CLK, 0x2078, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_D_IDPSRAM1_IPCLKPORT_I_CLK, 0x207c, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_D_IDPSRAM3_IPCLKPORT_I_CLK, 0x2080, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_PCLK, 0x2098, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUD_UNIT0_IPCLKPORT_I_CLK, 0x209c, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_CPUDMA_IPCLKPORT_ACLK, 0x20a0, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_CPUDMA_IPCLKPORT_PCLK, 0x20a4, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_RFM_IPCLKPORT_ACLK, 0x20b0, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_RFM_IPCLKPORT_PCLK, 0x20b4, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_CPUDMA_IPCLKPORT_ACLK, 0x20b8, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_CPUDMA_IPCLKPORT_PCLK, 0x20bc, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_RFM_IPCLKPORT_ACLK, 0x20c0, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_RFM_IPCLKPORT_PCLK, 0x20c4, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_SMMU_NPU0_IPCLKPORT_CLK, 0x20d4, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_SYSREG_NPU0_IPCLKPORT_PCLK, 0x20d8, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_XIU_D_NPU0_IPCLKPORT_ACLK, 0x20e0, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_OSCCLK_IPCLKPORT_CLK, 0x20d0, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_CM7_CLKIN, 0x2094, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_ACLK, 0x2090, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_S_IPCLKPORT_PCLKM, 0x2010, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_S_IPCLKPORT_PCLKS, 0x2014, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_VGEN_LITE_NPU0_IPCLKPORT_CLK, 0x20dc, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_NPU0_IPCLKPORT_ACLK, 0x20a8, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_NPU0_IPCLKPORT_PCLK, 0x20ac, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPU0_PPC_WRAPPER_IPCLKPORT_ACLK, 0x2088, CMU_NPU0),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPU0_PPC_WRAPPER_IPCLKPORT_PCLK, 0x208c, CMU_NPU0),
	SFR(CLK_CON_GAT_CLK_BLK_NPU1_UID_NPU1_CMU_NPU1_IPCLKPORT_PCLK, 0x2000, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_0_IPCLKPORT_I_CLK, 0x2010, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSD_IPCLKPORT_CLK, 0x2078, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSP_IPCLKPORT_CLK, 0x207c, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_P_NPU1_IPCLKPORT_I_CLK, 0x203c, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_APB_ASYNC_SI1_IPCLKPORT_PCLKS, 0x2004, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_AXI2APB_NPU1_IPCLKPORT_ACLK, 0x2008, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_D_TZPC_NPU1_IPCLKPORT_PCLK, 0x200c, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_1_IPCLKPORT_I_CLK, 0x2014, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_2_IPCLKPORT_I_CLK, 0x2018, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_3_IPCLKPORT_I_CLK, 0x201c, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_4_IPCLKPORT_I_CLK, 0x2020, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_5_IPCLKPORT_I_CLK, 0x2024, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_6_IPCLKPORT_I_CLK, 0x2028, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_7_IPCLKPORT_I_CLK, 0x202c, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_P_NPUD1_SETREG_IPCLKPORT_I_CLK, 0x2030, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM1_IPCLKPORT_I_CLK, 0x2034, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM3_IPCLKPORT_I_CLK, 0x2038, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_0_IPCLKPORT_I_CLK, 0x2040, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_1_IPCLKPORT_I_CLK, 0x2044, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_2_IPCLKPORT_I_CLK, 0x2048, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_3_IPCLKPORT_I_CLK, 0x204c, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_4_IPCLKPORT_I_CLK, 0x2050, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_5_IPCLKPORT_I_CLK, 0x2054, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_6_IPCLKPORT_I_CLK, 0x2058, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_7_IPCLKPORT_I_CLK, 0x205c, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_SYSREG_NPU1_IPCLKPORT_PCLK, 0x2080, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_P_NPU1_DONE_IPCLKPORT_I_CLK, 0x2060, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPUD_UNIT1_IPCLKPORT_I_CLK, 0x206c, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_ACLK, 0x2070, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_PCLK, 0x2074, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_ACLK, 0x2064, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_PCLK, 0x2068, CMU_NPU1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK, 0x2018, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0, 0x2020, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK, 0x2058, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK, 0x2070, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK, 0x2080, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK, 0x2090, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK, 0x20a0, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_AXI2APB_PERIC0P0_IPCLKPORT_ACLK, 0x200c, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK, 0x2004, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK, 0x2024, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK, 0x2008, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK, 0x20b0, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_AXI2APB_PERIC0P1_IPCLKPORT_ACLK, 0x2010, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_PCLK, 0x20c0, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK, 0x2068, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK, 0x2078, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK, 0x2088, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK, 0x2098, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK, 0x20a8, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_PCLK, 0x20b8, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK, 0x202c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK, 0x2054, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK, 0x2030, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK, 0x2034, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK, 0x2038, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK, 0x203c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK, 0x2040, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_UART_DBG_IPCLKPORT_PCLK, 0x2060, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK, 0x2028, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_XIU_P_PERIC0_IPCLKPORT_ACLK, 0x2104, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_UART_DBG_IPCLKPORT_IPCLK, 0x205c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK, 0x206c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK, 0x2074, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK, 0x207c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK, 0x2084, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK, 0x208c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK, 0x2094, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK, 0x209c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK, 0x20a4, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK, 0x20ac, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_IPCLK, 0x20b4, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_IPCLK, 0x20bc, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK, 0x201c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK, 0x2064, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI12_USI_IPCLKPORT_CLK, 0x2044, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK, 0x2048, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK, 0x204c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_USI_IPCLKPORT_PCLK, 0x20d0, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_USI_IPCLKPORT_IPCLK, 0x20cc, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK, 0x20c8, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK, 0x20c4, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK, 0x20d8, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK, 0x20d4, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_USI_IPCLKPORT_PCLK, 0x20e0, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_USI_IPCLKPORT_IPCLK, 0x20dc, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK, 0x20f0, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK, 0x20ec, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_I2C_IPCLKPORT_PCLK, 0x20e8, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_I2C_IPCLKPORT_IPCLK, 0x20e4, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK, 0x2014, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_I2C_IPCLKPORT_IPCLK, 0x20f4, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_I2C_IPCLKPORT_PCLK, 0x20f8, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_USI_IPCLKPORT_IPCLK, 0x20fc, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_USI_IPCLKPORT_PCLK, 0x2100, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK, 0x2050, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_AXI2APB_PERIC1P1_IPCLKPORT_ACLK, 0x2028, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK, 0x2030, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK, 0x2094, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_UART_BT_IPCLKPORT_PCLK, 0x209c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM1_IPCLKPORT_PCLK, 0x2040, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM2_IPCLKPORT_PCLK, 0x2048, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM3_IPCLKPORT_PCLK, 0x2050, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_USI_IPCLKPORT_PCLK, 0x20ac, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK, 0x20bc, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK, 0x20cc, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM0_IPCLKPORT_PCLK, 0x2038, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK, 0x2120, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_AXI2APB_PERIC1P0_IPCLKPORT_ACLK, 0x2024, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK, 0x2004, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SPI_CAM0_IPCLKPORT_PCLK, 0x2090, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK, 0x20dc, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_I2C_IPCLKPORT_PCLK, 0x20a4, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK, 0x2060, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK, 0x2018, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK, 0x20ec, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_I2C_IPCLKPORT_PCLK, 0x20b4, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_I2C_IPCLKPORT_PCLK, 0x20c4, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK, 0x20d4, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK, 0x20e4, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK, 0x2068, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK, 0x206c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK, 0x2070, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK, 0x2074, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK, 0x2078, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK, 0x2088, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK, 0x2020, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_SPI_CAM0_IPCLKPORT_CLK, 0x201c, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM0_IPCLKPORT_CLK, 0x2008, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM1_IPCLKPORT_CLK, 0x200c, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM2_IPCLKPORT_CLK, 0x2010, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM3_IPCLKPORT_CLK, 0x2014, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM0_IPCLKPORT_IPCLK, 0x2034, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM1_IPCLKPORT_IPCLK, 0x203c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM2_IPCLKPORT_IPCLK, 0x2044, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM3_IPCLKPORT_IPCLK, 0x204c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK, 0x205c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SPI_CAM0_IPCLKPORT_IPCLK, 0x208c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_UART_BT_IPCLKPORT_IPCLK, 0x2098, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_I2C_IPCLKPORT_IPCLK, 0x20a0, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_USI_IPCLKPORT_IPCLK, 0x20a8, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_I2C_IPCLKPORT_IPCLK, 0x20b0, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK, 0x20b8, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_I2C_IPCLKPORT_IPCLK, 0x20c0, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK, 0x20c8, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK, 0x20d0, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK, 0x20d8, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK, 0x20e0, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK, 0x20e8, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK, 0x20fc, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK, 0x20f8, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK, 0x20f4, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK, 0x20f0, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK, 0x207c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK, 0x202c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I3C_IPCLKPORT_I_PCLK, 0x2054, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I3C_IPCLKPORT_I_SCLK, 0x2058, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK, 0x2064, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK, 0x2080, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK, 0x2084, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK, 0x2108, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK, 0x210c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK, 0x2118, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK, 0x211c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK, 0x2104, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK, 0x2100, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK, 0x2110, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK, 0x2114, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AXI2APB_PERISP_IPCLKPORT_ACLK, 0x201c, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_XIU_P_PERIS_IPCLKPORT_ACLK, 0x2058, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK, 0x2044, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK, 0x2054, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK, 0x2050, CMU_PERIS),
	SFR(CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK, 0x200c, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK, 0x203c, CMU_PERIS),
	SFR(CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK, 0x2010, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK, 0x2040, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKS, 0x2018, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM, 0x2014, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK, 0x2030, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK, 0x2024, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK, 0x2028, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK, 0x202c, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK, 0x2038, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK, 0x2020, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK, 0x2048, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK, 0x204c, CMU_PERIS),
	SFR(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK, 0x2000, CMU_PERIS),
	SFR(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK, 0x2004, CMU_PERIS),
	SFR(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, 0x2008, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK, 0x2034, CMU_PERIS),
	SFR(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK, 0x2004, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK, 0x200c, CMU_S2D),
	SFR(CLK_CON_GAT_CLK_BLK_VRA2_UID_VRA2_CMU_VRA2_IPCLKPORT_PCLK, 0x2000, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_VRA2_IPCLKPORT_PCLKS, 0x2010, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_VRA2_IPCLKPORT_PCLKM, 0x200c, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AXI2APB_VRA2_IPCLKPORT_ACLK, 0x2014, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_D_TZPC_VRA2_IPCLKPORT_PCLK, 0x2020, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHM_AXI_P_ISPLPVRA2_IPCLKPORT_I_CLK, 0x2024, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHS_AXI_D_VRA2ISPLP_IPCLKPORT_I_CLK, 0x2028, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_QE_VRA2_IPCLKPORT_ACLK, 0x2038, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_SYSREG_VRA2_IPCLKPORT_PCLK, 0x2054, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_VGEN_LITE_VRA2_IPCLKPORT_CLK, 0x2058, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_VRA2_IPCLKPORT_CLK, 0x205c, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_BUSD_IPCLKPORT_CLK, 0x2040, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_BUSP_IPCLKPORT_CLK, 0x2044, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_STR_IPCLKPORT_PCLKS, 0x2008, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_STR_IPCLKPORT_PCLKM, 0x2004, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_BTM_VRA2_IPCLKPORT_I_ACLK, 0x2018, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_BTM_VRA2_IPCLKPORT_I_PCLK, 0x201c, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_PPMU_VRA2_IPCLKPORT_ACLK, 0x2030, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_PPMU_VRA2_IPCLKPORT_PCLK, 0x2034, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_SYSMMU_VRA2_IPCLKPORT_CLK, 0x2050, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_STR_IPCLKPORT_I_STR_CLK, 0x204c, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHS_AXI_D_VRA2_IPCLKPORT_I_CLK, 0x202c, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_STR_IPCLKPORT_CLK, 0x2048, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA2_UID_QE_VRA2_IPCLKPORT_PCLK, 0x203c, CMU_VRA2),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK, 0x20a4, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK, 0x2004, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK, 0x2058, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK, 0x2000, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK, 0x20b8, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK, 0x200c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK, 0x2010, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK, 0x208c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK, 0x2064, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK, 0x20c4, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK, 0x202c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK, 0x2030, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK, 0x2034, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK, 0x2038, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK, 0x205c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK, 0x2090, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK, 0x2014, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS, 0x206c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS, 0x2074, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU, 0x20ac, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK, 0x2028, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0, 0x2008, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK, 0x2068, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK, 0x2070, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK, 0x2088, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK, 0x2094, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK, 0x2018, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK, 0x2060, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK, 0x20a0, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IPCLKPORT_CLK, 0x20a8, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK, 0x20c0, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK, 0x2020, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK, 0x2024, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_LP_VTS_IPCLKPORT_CLK, 0x20c8, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_P_VTS_IPCLKPORT_CLK, 0x20cc, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK, 0x20b0, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK, 0x20b4, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK, 0x201c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK, 0x2098, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK, 0x2040, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK, 0x203c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK, 0x2048, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK, 0x2044, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK, 0x2078, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS, 0x207c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK, 0x2080, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS, 0x2084, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_PCLK, 0x2054, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_DMIC_IF_CLK, 0x204c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_DMIC_IF_DIV2_CLK, 0x2050, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK, 0x209c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK, 0x20bc, CMU_VTS),
	SFR(CLK_CON_DIV_CLKCMU_FSYS1_PCIE, 0x185c, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_OTP, 0x18a0, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_FSYS0A_USBDP_DEBUG, 0x184c, CMU_CMU),
	SFR(CLK_CON_DIV_CLKCMU_FSYS0_PCIE, 0x1858, CMU_CMU),
	SFR(CLK_CON_DIV_CLK_MIF_BUSD, 0x1800, CMU_MIF),
	SFR(CLK_CON_DIV_CLK_MIF1_BUSD, 0x1800, CMU_MIF1),
	SFR(CLK_CON_DIV_CLK_MIF2_BUSD, 0x1800, CMU_MIF2),
	SFR(CLK_CON_DIV_CLK_MIF3_BUSD, 0x1800, CMU_MIF3),
	SFR(CLK_CON_DIV_CLK_MIF_BUSD_S2D, 0x1800, CMU_S2D),
	SFR(QCH_CON_APBIF_GPIO_ALIVE_QCH, 0x3020, CMU_APM),
	SFR(QCH_CON_APBIF_PMU_ALIVE_QCH, 0x3024, CMU_APM),
	SFR(QCH_CON_APBIF_RTC_QCH, 0x3028, CMU_APM),
	SFR(QCH_CON_APBIF_TOP_RTC_QCH, 0x302c, CMU_APM),
	SFR(QCH_CON_APM_CMU_APM_QCH, 0x3030, CMU_APM),
	SFR(QCH_CON_DTZPC_APM_QCH, 0x3034, CMU_APM),
	SFR(QCH_CON_GREBEINTEGRATION_QCH_GREBE, 0x3044, CMU_APM),
	SFR(QCH_CON_GREBEINTEGRATION_QCH_DBG, 0x3040, CMU_APM),
	SFR(QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE, 0x303c, CMU_APM),
	SFR(QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG, 0x3038, CMU_APM),
	SFR(QCH_CON_INTMEM_QCH, 0x3048, CMU_APM),
	SFR(QCH_CON_LHM_AXI_C_MODEM_QCH, 0x304c, CMU_APM),
	SFR(QCH_CON_LHM_AXI_C_VTS_QCH, 0x3050, CMU_APM),
	SFR(QCH_CON_LHM_AXI_P_APM_QCH, 0x3054, CMU_APM),
	SFR(QCH_CON_LHS_AXI_C_CMGP_QCH, 0x3058, CMU_APM),
	SFR(QCH_CON_LHS_AXI_D_APM_QCH, 0x305c, CMU_APM),
	SFR(QCH_CON_LHS_AXI_G_DBGCORE_QCH, 0x3060, CMU_APM),
	SFR(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH, 0x3064, CMU_APM),
	SFR(QCH_CON_LHS_AXI_LP_VTS_QCH, 0x3068, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_AP_QCH, 0x306c, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_CP_QCH, 0x3070, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_VTS_QCH, 0x3074, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_CP_QCH, 0x3078, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_CP_S_QCH, 0x307c, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_DBGCORE_QCH, 0x3080, CMU_APM),
	SFR(QCH_CON_PEM_QCH, 0x3084, CMU_APM),
	SFR(QCH_CON_PMU_INTR_GEN_QCH, 0x3088, CMU_APM),
	SFR(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE, 0x308c, CMU_APM),
	SFR(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG, 0x3090, CMU_APM),
	SFR(QCH_CON_SPEEDY_APM_QCH, 0x3094, CMU_APM),
	SFR(QCH_CON_SPEEDY_SUB_APM_QCH, 0x3098, CMU_APM),
	SFR(QCH_CON_SYSREG_APM_QCH, 0x309c, CMU_APM),
	SFR(QCH_CON_VGEN_LITE_APM_QCH, 0x30a0, CMU_APM),
	SFR(QCH_CON_WDT_APM_QCH, 0x30a4, CMU_APM),
	SFR(QCH_CON_ABOX_QCH_ACLK, 0x3020, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK_DSIF, 0x3034, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK0, 0x3024, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK1, 0x3028, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK2, 0x302c, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK3, 0x3030, CMU_AUD),
	SFR(DMYQCH_CON_ABOX_DMY_QCH_CPU, 0x3000, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_CCLK_ASB, 0x3038, CMU_AUD),
	SFR(DMYQCH_CON_ABOX_DMY_QCH_IRQ, 0x3004, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_CNT, 0x3040, CMU_AUD),
	SFR(QCH_CON_AUD_CMU_AUD_QCH, 0x3044, CMU_AUD),
	SFR(QCH_CON_BTM_AUD_QCH, 0x3048, CMU_AUD),
	SFR(DMYQCH_CON_DFTMUX_AUD_QCH, 0x3008, CMU_AUD),
	SFR(DMYQCH_CON_DMIC_QCH, 0x300c, CMU_AUD),
	SFR(QCH_CON_GPIO_AUD_QCH, 0x304c, CMU_AUD),
	SFR(QCH_CON_LHM_AXI_P_AUD_QCH, 0x3050, CMU_AUD),
	SFR(QCH_CON_LHS_ATB_T0_AUD_QCH, 0x3054, CMU_AUD),
	SFR(QCH_CON_LHS_ATB_T1_AUD_QCH, 0x3058, CMU_AUD),
	SFR(QCH_CON_LHS_AXI_D_AUD_QCH, 0x305c, CMU_AUD),
	SFR(QCH_CON_PPMU_AUD_QCH, 0x3060, CMU_AUD),
	SFR(QCH_CON_SMMU_AUD_QCH, 0x3064, CMU_AUD),
	SFR(QCH_CON_SYSREG_AUD_QCH, 0x3068, CMU_AUD),
	SFR(QCH_CON_TREX_AUD_QCH, 0x306c, CMU_AUD),
	SFR(QCH_CON_VGEN_LITE_AUD_QCH, 0x3070, CMU_AUD),
	SFR(QCH_CON_WDT_AUD_QCH, 0x3074, CMU_AUD),
	SFR(QCH_CON_BAAW_P_NPU_QCH, 0x30bc, CMU_BUSC),
	SFR(QCH_CON_BAAW_P_VTS_QCH, 0x30c0, CMU_BUSC),
	SFR(QCH_CON_BUSC_CMU_BUSC_QCH, 0x30c4, CMU_BUSC),
	SFR(QCH_CON_BUSIF_CMUTOPC_QCH, 0x30c8, CMU_BUSC),
	SFR(QCH_CON_BUSIF_HPMBUSC_QCH, 0x30cc, CMU_BUSC),
	SFR(DMYQCH_CON_CMU_BUSC_CMUREF_QCH, 0x3000, CMU_BUSC),
	SFR(QCH_CON_DIT_QCH, 0x30d0, CMU_BUSC),
	SFR(QCH_CON_D_TZPC_BUSC_QCH, 0x30d4, CMU_BUSC),
	SFR(QCH_CON_LHM_ACEL_D0_DSPM_QCH, 0x30d8, CMU_BUSC),
	SFR(QCH_CON_LHM_ACEL_D0_G2D_QCH, 0x30dc, CMU_BUSC),
	SFR(QCH_CON_LHM_ACEL_D1_DSPM_QCH, 0x30e0, CMU_BUSC),
	SFR(QCH_CON_LHM_ACEL_D1_G2D_QCH, 0x30e4, CMU_BUSC),
	SFR(QCH_CON_LHM_ACEL_D2_G2D_QCH, 0x30e8, CMU_BUSC),
	SFR(QCH_CON_LHM_ACEL_D_FSYS0_QCH, 0x30ec, CMU_BUSC),
	SFR(QCH_CON_LHM_ACEL_D_FSYS1_QCH, 0x30f0, CMU_BUSC),
	SFR(QCH_CON_LHM_ACEL_D_IVA_QCH, 0x30f4, CMU_BUSC),
	SFR(QCH_CON_LHM_ACEL_D_NPU_QCH, 0x30f8, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D0_DPU_QCH, 0x30fc, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D0_ISPLP_QCH, 0x3100, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D0_MFC_QCH, 0x3104, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D1_DPU_QCH, 0x3108, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D1_ISPLP_QCH, 0x310c, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D1_MFC_QCH, 0x3110, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D2_DPU_QCH, 0x3114, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D_APM_QCH, 0x3118, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D_AUD_QCH, 0x311c, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D_ISPHQ_QCH, 0x3120, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D_ISPPRE_QCH, 0x3124, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D_VRA2_QCH, 0x3128, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D_VTS_QCH, 0x312c, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_D_IVASC_QCH, 0x3130, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_AUD_QCH, 0x3134, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_DPU_QCH, 0x3138, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_DSPM_QCH, 0x313c, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_FSYS0_QCH, 0x3140, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_FSYS1_QCH, 0x3144, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_G2D_QCH, 0x3148, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_ISPHQ_QCH, 0x314c, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_ISPLP_QCH, 0x3150, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_ISPPRE_QCH, 0x3154, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_IVA_QCH, 0x3158, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_MFC_QCH, 0x315c, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_MIF0_QCH, 0x3160, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_MIF1_QCH, 0x3164, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_MIF2_QCH, 0x3168, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_MIF3_QCH, 0x316c, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_NPU_QCH, 0x3170, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_PERIC0_QCH, 0x3174, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_PERIC1_QCH, 0x3178, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_PERIS_QCH, 0x317c, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_VTS_QCH, 0x3180, CMU_BUSC),
	SFR(DMYQCH_CON_LHS_DBG_G_BUSC_QCH, 0x3004, CMU_BUSC),
	SFR(QCH_CON_MMCACHE_QCH, 0x3184, CMU_BUSC),
	SFR(QCH_CON_PDMA0_QCH, 0x3188, CMU_BUSC),
	SFR(QCH_CON_PPFW_QCH, 0x318c, CMU_BUSC),
	SFR(QCH_CON_QE_PDMA0_QCH, 0x3190, CMU_BUSC),
	SFR(QCH_CON_QE_SPDMA_QCH, 0x3194, CMU_BUSC),
	SFR(QCH_CON_SBIC_QCH, 0x3198, CMU_BUSC),
	SFR(QCH_CON_SIREX_QCH, 0x319c, CMU_BUSC),
	SFR(QCH_CON_SPDMA_QCH, 0x31a0, CMU_BUSC),
	SFR(QCH_CON_SYSREG_BUSC_QCH, 0x31a4, CMU_BUSC),
	SFR(QCH_CON_TREX_D0_BUSC_QCH, 0x31a8, CMU_BUSC),
	SFR(QCH_CON_TREX_D1_BUSC_QCH, 0x31ac, CMU_BUSC),
	SFR(QCH_CON_TREX_P_BUSC_QCH, 0x31b0, CMU_BUSC),
	SFR(QCH_CON_TREX_RB_BUSC_QCH, 0x31b4, CMU_BUSC),
	SFR(QCH_CON_VGEN_LITE_BUSC_QCH, 0x31b8, CMU_BUSC),
	SFR(QCH_CON_VGEN_PDMA0_QCH, 0x31bc, CMU_BUSC),
	SFR(QCH_CON_ADC_CMGP_QCH_S0, 0x3008, CMU_CMGP),
	SFR(QCH_CON_ADC_CMGP_QCH_S1, 0x300c, CMU_CMGP),
	SFR(DMYQCH_CON_ADC_CMGP_QCH_DMY, 0x3000, CMU_CMGP),
	SFR(QCH_CON_CMGP_CMU_CMGP_QCH, 0x3010, CMU_CMGP),
	SFR(QCH_CON_DTZPC_CMGP_QCH, 0x3014, CMU_CMGP),
	SFR(QCH_CON_GPIO_CMGP_QCH, 0x3018, CMU_CMGP),
	SFR(QCH_CON_I2C_CMGP0_QCH, 0x301c, CMU_CMGP),
	SFR(QCH_CON_I2C_CMGP1_QCH, 0x3020, CMU_CMGP),
	SFR(QCH_CON_I2C_CMGP2_QCH, 0x3024, CMU_CMGP),
	SFR(QCH_CON_I2C_CMGP3_QCH, 0x3028, CMU_CMGP),
	SFR(QCH_CON_LHM_AXI_C_CMGP_QCH, 0x302c, CMU_CMGP),
	SFR(QCH_CON_SYSREG_CMGP_QCH, 0x303c, CMU_CMGP),
	SFR(QCH_CON_SYSREG_CMGP2APM_QCH, 0x3030, CMU_CMGP),
	SFR(QCH_CON_SYSREG_CMGP2CP_QCH, 0x3034, CMU_CMGP),
	SFR(QCH_CON_SYSREG_CMGP2PMU_AP_QCH, 0x3038, CMU_CMGP),
	SFR(QCH_CON_USI_CMGP0_QCH, 0x3040, CMU_CMGP),
	SFR(QCH_CON_USI_CMGP1_QCH, 0x3044, CMU_CMGP),
	SFR(QCH_CON_USI_CMGP2_QCH, 0x3048, CMU_CMGP),
	SFR(QCH_CON_USI_CMGP3_QCH, 0x304c, CMU_CMGP),
	SFR(DMYQCH_CON_CMU_CMU_CMUREF_QCH, 0x3004, CMU_CMU),
	SFR(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0, 0x3008, CMU_CMU),
	SFR(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1, 0x300c, CMU_CMU),
	SFR(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2, 0x3010, CMU_CMU),
	SFR(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3, 0x3014, CMU_CMU),
	SFR(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4, 0x3018, CMU_CMU),
	SFR(DMYQCH_CON_OTP_QCH, 0x301c, CMU_CMU),
	SFR(QCH_CON_BAAW_CP_QCH, 0x3058, CMU_CORE),
	SFR(QCH_CON_BDU_QCH, 0x305c, CMU_CORE),
	SFR(QCH_CON_BUSIF_HPMCORE_QCH, 0x3060, CMU_CORE),
	SFR(DMYQCH_CON_CCI_QCH, 0x3000, CMU_CORE),
	SFR(DMYQCH_CON_CMU_CORE_CMUREF_QCH, 0x3004, CMU_CORE),
	SFR(QCH_CON_CORE_CMU_CORE_QCH, 0x3064, CMU_CORE),
	SFR(QCH_CON_D_TZPC_CORE_QCH, 0x3068, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH, 0x306c, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D0_G3D_QCH, 0x3070, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH, 0x3074, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D1_G3D_QCH, 0x3078, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D2_G3D_QCH, 0x307c, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D3_G3D_QCH, 0x3080, CMU_CORE),
	SFR(QCH_CON_LHM_AXI_D0_CP_QCH, 0x3084, CMU_CORE),
	SFR(QCH_CON_LHM_AXI_D1_CP_QCH, 0x3088, CMU_CORE),
	SFR(QCH_CON_LHM_AXI_G_CSSYS_QCH, 0x308c, CMU_CORE),
	SFR(QCH_CON_LHM_AXI_L_CORE_QCH, 0x3090, CMU_CORE),
	SFR(QCH_CON_LHS_ATB_T_BDU_QCH, 0x3094, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_L_CORE_QCH, 0x3098, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_APM_QCH, 0x309c, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_CP_QCH, 0x30a8, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_CPUCL0_QCH, 0x30a0, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_CPUCL2_QCH, 0x30a4, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_G3D_QCH, 0x30ac, CMU_CORE),
	SFR(QCH_CON_PPCFW_G3D_QCH, 0x30b0, CMU_CORE),
	SFR(QCH_CON_PPC_CPUCL0_0_QCH, 0x30b4, CMU_CORE),
	SFR(QCH_CON_PPC_CPUCL0_1_QCH, 0x30b8, CMU_CORE),
	SFR(QCH_CON_PPC_CPUCL2_0_QCH, 0x30bc, CMU_CORE),
	SFR(QCH_CON_PPC_CPUCL2_1_QCH, 0x30c0, CMU_CORE),
	SFR(QCH_CON_PPC_G3D0_QCH, 0x30c4, CMU_CORE),
	SFR(QCH_CON_PPC_G3D1_QCH, 0x30c8, CMU_CORE),
	SFR(QCH_CON_PPC_G3D2_QCH, 0x30cc, CMU_CORE),
	SFR(QCH_CON_PPC_G3D3_QCH, 0x30d0, CMU_CORE),
	SFR(QCH_CON_PPC_IRPS0_QCH, 0x30d4, CMU_CORE),
	SFR(QCH_CON_PPC_IRPS1_QCH, 0x30d8, CMU_CORE),
	SFR(QCH_CON_PPFW_G3D_QCH, 0x30dc, CMU_CORE),
	SFR(QCH_CON_PPMU_CPUCL0_0_QCH, 0x30e0, CMU_CORE),
	SFR(QCH_CON_PPMU_CPUCL0_1_QCH, 0x30e4, CMU_CORE),
	SFR(QCH_CON_PPMU_CPUCL2_0_QCH, 0x30e8, CMU_CORE),
	SFR(QCH_CON_PPMU_CPUCL2_1_QCH, 0x30ec, CMU_CORE),
	SFR(QCH_CON_SYSREG_CORE_QCH, 0x30f0, CMU_CORE),
	SFR(QCH_CON_TREX_D_CORE_QCH, 0x30f4, CMU_CORE),
	SFR(QCH_CON_TREX_P0_CORE_QCH, 0x30f8, CMU_CORE),
	SFR(QCH_CON_TREX_P1_CORE_QCH, 0x30fc, CMU_CORE),
	SFR(DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH, 0x3000, CMU_CPUCL0),
	SFR(QCH_CON_BPS_CPUCL0_QCH, 0x3090, CMU_CPUCL0),
	SFR(QCH_CON_BUSIF_HPMCPUCL0_QCH, 0x3094, CMU_CPUCL0),
	SFR(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH, 0x3004, CMU_CPUCL0),
	SFR(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH, 0x3098, CMU_CPUCL0),
	SFR(QCH_CON_CPUCL0_QCH_SCLK, 0x30b4, CMU_CPUCL0),
	SFR(QCH_CON_CPUCL0_QCH_ATCLK, 0x30a0, CMU_CPUCL0),
	SFR(QCH_CON_CPUCL0_QCH_PDBGCLK, 0x30b0, CMU_CPUCL0),
	SFR(QCH_CON_CPUCL0_QCH_GIC, 0x30a8, CMU_CPUCL0),
	SFR(QCH_CON_CPUCL0_QCH_DBG_PD, 0x30a4, CMU_CPUCL0),
	SFR(QCH_CON_CPUCL0_QCH_PCLK, 0x30ac, CMU_CPUCL0),
	SFR(DMYQCH_CON_CPUCL0_QCH_PERIPHCLK, 0x3008, CMU_CPUCL0),
	SFR(QCH_CON_CPUCL0_CMU_CPUCL0_QCH, 0x309c, CMU_CPUCL0),
	SFR(QCH_CON_CSSYS_QCH, 0x30b8, CMU_CPUCL0),
	SFR(QCH_CON_D_TZPC_CPUCL0_QCH, 0x30bc, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T0_AUD_QCH, 0x30c0, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH, 0x30c4, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T0_CLUSTER2_QCH, 0x30c8, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T1_AUD_QCH, 0x30cc, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH, 0x30d0, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T1_CLUSTER2_QCH, 0x30d4, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH, 0x30d8, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH, 0x30dc, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T4_CLUSTER0_QCH, 0x30e0, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T5_CLUSTER0_QCH, 0x30e4, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T_BDU_QCH, 0x30e8, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_G_DBGCORE_QCH, 0x30ec, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH, 0x30f0, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH, 0x30f4, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_G_INT_ETR_QCH, 0x30f8, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_P_CPUCL0_QCH, 0x30fc, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH, 0x3100, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH, 0x3104, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH, 0x3108, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH, 0x310c, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH, 0x3110, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH, 0x3114, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T4_CLUSTER0_QCH, 0x3118, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T5_CLUSTER0_QCH, 0x311c, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_CSSYS_QCH, 0x3120, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH, 0x3124, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH, 0x3128, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_INT_ETR_QCH, 0x312c, CMU_CPUCL0),
	SFR(QCH_CON_SECJTAG_QCH, 0x3130, CMU_CPUCL0),
	SFR(QCH_CON_SYSREG_CPUCL0_QCH, 0x3134, CMU_CPUCL0),
	SFR(QCH_CON_TREX_CPUCL0_QCH, 0x3138, CMU_CPUCL0),
	SFR(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH, 0x3000, CMU_CPUCL1),
	SFR(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH, 0x3010, CMU_CPUCL1),
	SFR(DMYQCH_CON_CPUCL1_QCH_MID, 0x3004, CMU_CPUCL1),
	SFR(QCH_CON_CPUCL1_CMU_CPUCL1_QCH, 0x3014, CMU_CPUCL1),
	SFR(QCH_CON_BUSIF_HPMCPUCL2_QCH, 0x3018, CMU_CPUCL2),
	SFR(DMYQCH_CON_CLUSTER2_QCH_CPU, 0x3000, CMU_CPUCL2),
	SFR(QCH_CON_CLUSTER2_QCH_LHS_ATB_T0_CLUSTER2, 0x301c, CMU_CPUCL2),
	SFR(QCH_CON_CLUSTER2_QCH_LHS_ATB_T1_CLUSTER2, 0x3020, CMU_CPUCL2),
	SFR(DMYQCH_CON_CLUSTER2_QCH_PCLKDBG, 0x3004, CMU_CPUCL2),
	SFR(DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH, 0x3008, CMU_CPUCL2),
	SFR(QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH, 0x3024, CMU_CPUCL2),
	SFR(QCH_CON_CPUCL2_CMU_CPUCL2_QCH, 0x3028, CMU_CPUCL2),
	SFR(QCH_CON_D_TZPC_CPUCL2_QCH, 0x302c, CMU_CPUCL2),
	SFR(QCH_CON_LHM_AXI_P_CPUCL2_QCH, 0x3030, CMU_CPUCL2),
	SFR(QCH_CON_SYSREG_CPUCL2_QCH, 0x3034, CMU_CPUCL2),
	SFR(QCH_CON_BTM_DPUD0_QCH, 0x3010, CMU_DPU),
	SFR(QCH_CON_BTM_DPUD1_QCH, 0x3014, CMU_DPU),
	SFR(QCH_CON_BTM_DPUD2_QCH, 0x3018, CMU_DPU),
	SFR(QCH_CON_DPU_QCH_DPU, 0x3020, CMU_DPU),
	SFR(QCH_CON_DPU_QCH_DPU_DMA, 0x3024, CMU_DPU),
	SFR(QCH_CON_DPU_QCH_DPU_DPP, 0x3028, CMU_DPU),
	SFR(QCH_CON_DPU_QCH_DPU_WB_MUX, 0x302c, CMU_DPU),
	SFR(QCH_CON_DPU_CMU_DPU_QCH, 0x301c, CMU_DPU),
	SFR(QCH_CON_D_TZPC_DPU_QCH, 0x3030, CMU_DPU),
	SFR(QCH_CON_LHM_AXI_P_DPU_QCH, 0x3034, CMU_DPU),
	SFR(QCH_CON_LHS_AXI_D0_DPU_QCH, 0x3038, CMU_DPU),
	SFR(QCH_CON_LHS_AXI_D1_DPU_QCH, 0x303c, CMU_DPU),
	SFR(QCH_CON_LHS_AXI_D2_DPU_QCH, 0x3040, CMU_DPU),
	SFR(QCH_CON_PPMU_DPUD0_QCH, 0x3044, CMU_DPU),
	SFR(QCH_CON_PPMU_DPUD1_QCH, 0x3048, CMU_DPU),
	SFR(QCH_CON_PPMU_DPUD2_QCH, 0x304c, CMU_DPU),
	SFR(QCH_CON_SYSMMU_DPUD0_QCH, 0x3050, CMU_DPU),
	SFR(QCH_CON_SYSMMU_DPUD1_QCH, 0x3054, CMU_DPU),
	SFR(QCH_CON_SYSMMU_DPUD2_QCH, 0x3058, CMU_DPU),
	SFR(QCH_CON_SYSREG_DPU_QCH, 0x305c, CMU_DPU),
	SFR(DMYQCH_CON_ADM_APB_DSPM_QCH, 0x3000, CMU_DSPM),
	SFR(QCH_CON_BAAW_DSPM_QCH, 0x3038, CMU_DSPM),
	SFR(QCH_CON_BTM_DSPM0_QCH, 0x303c, CMU_DSPM),
	SFR(QCH_CON_BTM_DSPM1_QCH, 0x3040, CMU_DSPM),
	SFR(QCH_CON_DSPM_CMU_DSPM_QCH, 0x3044, CMU_DSPM),
	SFR(QCH_CON_D_TZPC_DSPM_QCH, 0x3048, CMU_DSPM),
	SFR(QCH_CON_LHM_AST_ISPHQDSPM_QCH, 0x304c, CMU_DSPM),
	SFR(QCH_CON_LHM_AST_ISPLPDSPM_QCH, 0x3050, CMU_DSPM),
	SFR(QCH_CON_LHM_AST_ISPPREDSPM_QCH, 0x3054, CMU_DSPM),
	SFR(QCH_CON_LHM_AXI_D0_DSPSDSPM_QCH, 0x3058, CMU_DSPM),
	SFR(QCH_CON_LHM_AXI_P_DSPM_QCH, 0x305c, CMU_DSPM),
	SFR(QCH_CON_LHM_AXI_P_IVADSPM_QCH, 0x3060, CMU_DSPM),
	SFR(QCH_CON_LHS_ACEL_D0_DSPM_QCH, 0x3064, CMU_DSPM),
	SFR(QCH_CON_LHS_ACEL_D1_DSPM_QCH, 0x3068, CMU_DSPM),
	SFR(QCH_CON_LHS_AST_DSPMISPLP_QCH, 0x306c, CMU_DSPM),
	SFR(QCH_CON_LHS_AST_DSPMISPPRE_QCH, 0x3070, CMU_DSPM),
	SFR(QCH_CON_LHS_AXI_D_DSPMNPU0_QCH, 0x3074, CMU_DSPM),
	SFR(QCH_CON_LHS_AXI_P_DSPMDSPS_QCH, 0x3078, CMU_DSPM),
	SFR(QCH_CON_LHS_AXI_P_DSPMIVA_QCH, 0x307c, CMU_DSPM),
	SFR(QCH_CON_PPMU_DSPM0_QCH, 0x3080, CMU_DSPM),
	SFR(QCH_CON_PPMU_DSPM1_QCH, 0x3084, CMU_DSPM),
	SFR(QCH_CON_SCORE_TS_II_QCH, 0x3088, CMU_DSPM),
	SFR(QCH_CON_SYSMMU_DSPM0_QCH, 0x308c, CMU_DSPM),
	SFR(QCH_CON_SYSMMU_DSPM1_QCH, 0x3090, CMU_DSPM),
	SFR(QCH_CON_SYSREG_DSPM_QCH, 0x3094, CMU_DSPM),
	SFR(QCH_CON_VGEN_LITE_DSPM_QCH, 0x3098, CMU_DSPM),
	SFR(QCH_CON_DSPS_CMU_DSPS_QCH, 0x3010, CMU_DSPS),
	SFR(QCH_CON_D_TZPC_DSPS_QCH, 0x3014, CMU_DSPS),
	SFR(QCH_CON_LHM_AXI_D_IVADSPS_QCH, 0x3018, CMU_DSPS),
	SFR(QCH_CON_LHM_AXI_P_DSPMDSPS_QCH, 0x301c, CMU_DSPS),
	SFR(QCH_CON_LHS_AXI_D0_DSPSDSPM_QCH, 0x3020, CMU_DSPS),
	SFR(QCH_CON_LHS_AXI_D_DSPSIVA_QCH, 0x3024, CMU_DSPS),
	SFR(QCH_CON_SCORE_BARON_QCH, 0x3028, CMU_DSPS),
	SFR(QCH_CON_SYSREG_DSPS_QCH, 0x302c, CMU_DSPS),
	SFR(QCH_CON_VGEN_LITE_DSPS_QCH, 0x3030, CMU_DSPS),
	SFR(QCH_CON_BTM_FSYS0_QCH, 0x3014, CMU_FSYS0),
	SFR(QCH_CON_DP_LINK_QCH, 0x3018, CMU_FSYS0),
	SFR(QCH_CON_DP_LINK_QCH_GTC, 0x301c, CMU_FSYS0),
	SFR(QCH_CON_D_TZPC_FSYS0_QCH, 0x3020, CMU_FSYS0),
	SFR(QCH_CON_FSYS0_CMU_FSYS0_QCH, 0x3024, CMU_FSYS0),
	SFR(QCH_CON_GPIO_FSYS0_QCH, 0x3028, CMU_FSYS0),
	SFR(QCH_CON_LHM_AXI_D_USB_QCH, 0x302c, CMU_FSYS0),
	SFR(QCH_CON_LHM_AXI_P_FSYS0_QCH, 0x3030, CMU_FSYS0),
	SFR(QCH_CON_LHS_ACEL_D_FSYS0_QCH, 0x3034, CMU_FSYS0),
	SFR(QCH_CON_LHS_AXI_P_USB_QCH, 0x3038, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_QCH_DBI_A, 0x3044, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_QCH_MSTR_SLV_A, 0x3058, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_QCH_APB_A, 0x303c, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_QCH_DBI_B, 0x3048, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_QCH_MSTR_SLV_B, 0x305c, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_QCH_APB_B, 0x3040, CMU_FSYS0),
	SFR(DMYQCH_CON_PCIE_GEN3_QCH_SCLK, 0x3000, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_QCH_PCS_APB, 0x3060, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_QCH_IF_CMN, 0x304c, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_QCH_IF_LN0, 0x3050, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_QCH_IF_LN1, 0x3054, CMU_FSYS0),
	SFR(QCH_CON_PCIE_IA_GEN3A_QCH, 0x3064, CMU_FSYS0),
	SFR(QCH_CON_PCIE_IA_GEN3B_QCH, 0x3068, CMU_FSYS0),
	SFR(QCH_CON_PPMU_FSYS0_QCH, 0x306c, CMU_FSYS0),
	SFR(QCH_CON_SYSMMU_PCIE_GEN3A_QCH, 0x3070, CMU_FSYS0),
	SFR(QCH_CON_SYSMMU_PCIE_GEN3B_QCH, 0x3074, CMU_FSYS0),
	SFR(QCH_CON_SYSREG_FSYS0_QCH, 0x3078, CMU_FSYS0),
	SFR(QCH_CON_VGEN_LITE_FSYS0_QCH, 0x307c, CMU_FSYS0),
	SFR(QCH_CON_FSYS0A_CMU_FSYS0A_QCH, 0x3010, CMU_FSYS0A),
	SFR(QCH_CON_LHM_AXI_P_USB_QCH, 0x3014, CMU_FSYS0A),
	SFR(QCH_CON_LHS_AXI_D_USB_QCH, 0x3018, CMU_FSYS0A),
	SFR(DMYQCH_CON_USB31DRD_QCH_REF, 0x3000, CMU_FSYS0A),
	SFR(QCH_CON_USB31DRD_QCH_SLV_CTRL, 0x302c, CMU_FSYS0A),
	SFR(QCH_CON_USB31DRD_QCH_SLV_LINK, 0x3030, CMU_FSYS0A),
	SFR(QCH_CON_USB31DRD_QCH_APB, 0x3020, CMU_FSYS0A),
	SFR(QCH_CON_USB31DRD_QCH_PCS, 0x3028, CMU_FSYS0A),
	SFR(QCH_CON_ADM_AHB_SSS_QCH, 0x3010, CMU_FSYS1),
	SFR(QCH_CON_BAAW_SSS_QCH, 0x3014, CMU_FSYS1),
	SFR(QCH_CON_BTM_FSYS1_QCH, 0x3018, CMU_FSYS1),
	SFR(QCH_CON_D_TZPC_FSYS1_QCH, 0x301c, CMU_FSYS1),
	SFR(QCH_CON_FSYS1_CMU_FSYS1_QCH, 0x3020, CMU_FSYS1),
	SFR(QCH_CON_GPIO_FSYS1_QCH, 0x3024, CMU_FSYS1),
	SFR(QCH_CON_LHM_AXI_P_FSYS1_QCH, 0x3028, CMU_FSYS1),
	SFR(QCH_CON_LHS_ACEL_D_FSYS1_QCH, 0x302c, CMU_FSYS1),
	SFR(QCH_CON_MMC_CARD_QCH, 0x3030, CMU_FSYS1),
	SFR(QCH_CON_PCIE_GEN2_QCH_MSTR, 0x303c, CMU_FSYS1),
	SFR(QCH_CON_PCIE_GEN2_QCH_PCS, 0x3040, CMU_FSYS1),
	SFR(QCH_CON_PCIE_GEN2_QCH_PHY, 0x3044, CMU_FSYS1),
	SFR(QCH_CON_PCIE_GEN2_QCH_DBI, 0x3038, CMU_FSYS1),
	SFR(QCH_CON_PCIE_GEN2_QCH_APB, 0x3034, CMU_FSYS1),
	SFR(DMYQCH_CON_PCIE_GEN2_QCH_SOCPLL, 0x3000, CMU_FSYS1),
	SFR(QCH_CON_PCIE_IA_GEN2_QCH, 0x3048, CMU_FSYS1),
	SFR(QCH_CON_PPMU_FSYS1_QCH, 0x304c, CMU_FSYS1),
	SFR(DMYQCH_CON_PUF_QCH, 0x3004, CMU_FSYS1),
	SFR(QCH_CON_QE_RTIC_QCH, 0x3050, CMU_FSYS1),
	SFR(QCH_CON_QE_SSS_QCH, 0x3054, CMU_FSYS1),
	SFR(QCH_CON_RTIC_QCH, 0x3058, CMU_FSYS1),
	SFR(QCH_CON_SSS_QCH, 0x305c, CMU_FSYS1),
	SFR(QCH_CON_SYSMMU_FSYS1_QCH, 0x3060, CMU_FSYS1),
	SFR(QCH_CON_SYSREG_FSYS1_QCH, 0x3064, CMU_FSYS1),
	SFR(QCH_CON_UFS_CARD_QCH, 0x3068, CMU_FSYS1),
	SFR(QCH_CON_UFS_CARD_QCH_FMP, 0x306c, CMU_FSYS1),
	SFR(QCH_CON_UFS_EMBD_QCH, 0x3070, CMU_FSYS1),
	SFR(QCH_CON_UFS_EMBD_QCH_FMP, 0x3074, CMU_FSYS1),
	SFR(QCH_CON_VGEN_LITE_FSYS1_QCH, 0x3078, CMU_FSYS1),
	SFR(QCH_CON_ASTC_QCH, 0x3010, CMU_G2D),
	SFR(QCH_CON_BTM_G2DD0_QCH, 0x3014, CMU_G2D),
	SFR(QCH_CON_BTM_G2DD1_QCH, 0x3018, CMU_G2D),
	SFR(QCH_CON_BTM_G2DD2_QCH, 0x301c, CMU_G2D),
	SFR(QCH_CON_D_TZPC_G2D_QCH, 0x3020, CMU_G2D),
	SFR(QCH_CON_G2D_QCH, 0x3028, CMU_G2D),
	SFR(QCH_CON_G2D_CMU_G2D_QCH, 0x3024, CMU_G2D),
	SFR(QCH_CON_JPEG_QCH, 0x302c, CMU_G2D),
	SFR(QCH_CON_JSQZ_QCH, 0x3030, CMU_G2D),
	SFR(QCH_CON_LHM_AXI_P_G2D_QCH, 0x3034, CMU_G2D),
	SFR(QCH_CON_LHS_ACEL_D0_G2D_QCH, 0x3038, CMU_G2D),
	SFR(QCH_CON_LHS_ACEL_D1_G2D_QCH, 0x303c, CMU_G2D),
	SFR(QCH_CON_LHS_ACEL_D2_G2D_QCH, 0x3040, CMU_G2D),
	SFR(QCH_CON_MSCL_QCH, 0x3044, CMU_G2D),
	SFR(QCH_CON_PPMU_G2DD0_QCH, 0x3048, CMU_G2D),
	SFR(QCH_CON_PPMU_G2DD1_QCH, 0x304c, CMU_G2D),
	SFR(QCH_CON_PPMU_G2DD2_QCH, 0x3050, CMU_G2D),
	SFR(QCH_CON_QE_ASTC_QCH, 0x3054, CMU_G2D),
	SFR(QCH_CON_QE_JPEG_QCH, 0x3058, CMU_G2D),
	SFR(QCH_CON_QE_JSQZ_QCH, 0x305c, CMU_G2D),
	SFR(QCH_CON_QE_MSCL_QCH, 0x3060, CMU_G2D),
	SFR(QCH_CON_SYSMMU_G2DD0_QCH, 0x3064, CMU_G2D),
	SFR(QCH_CON_SYSMMU_G2DD1_QCH, 0x3068, CMU_G2D),
	SFR(QCH_CON_SYSMMU_G2DD2_QCH, 0x306c, CMU_G2D),
	SFR(QCH_CON_SYSREG_G2D_QCH, 0x3070, CMU_G2D),
	SFR(QCH_CON_VGEN_LITE_G2D_QCH, 0x3074, CMU_G2D),
	SFR(QCH_CON_ASB_G3D_QCH_PPMU_G3D0, 0x301c, CMU_G3D),
	SFR(QCH_CON_ASB_G3D_QCH_PPMU_G3D1, 0x3020, CMU_G3D),
	SFR(QCH_CON_ASB_G3D_QCH_PPMU_G3D2, 0x3024, CMU_G3D),
	SFR(QCH_CON_ASB_G3D_QCH_PPMU_G3D3, 0x3028, CMU_G3D),
	SFR(QCH_CON_ASB_G3D_QCH_QE_G3D0, 0x302c, CMU_G3D),
	SFR(QCH_CON_ASB_G3D_QCH_QE_G3D1, 0x3030, CMU_G3D),
	SFR(QCH_CON_ASB_G3D_QCH_QE_G3D2, 0x3034, CMU_G3D),
	SFR(QCH_CON_ASB_G3D_QCH_QE_G3D3, 0x3038, CMU_G3D),
	SFR(QCH_CON_BUSIF_HPMG3D_QCH, 0x303c, CMU_G3D),
	SFR(QCH_CON_D_TZPC_G3D_QCH, 0x3040, CMU_G3D),
	SFR(QCH_CON_G3D_CMU_G3D_QCH, 0x3044, CMU_G3D),
	SFR(QCH_CON_GPU_QCH, 0x3048, CMU_G3D),
	SFR(QCH_CON_LHM_AXI_G3DSFR_QCH, 0x304c, CMU_G3D),
	SFR(QCH_CON_LHM_AXI_P_G3D_QCH, 0x3050, CMU_G3D),
	SFR(QCH_CON_LHS_ACE_D0_G3D_QCH, 0x3054, CMU_G3D),
	SFR(QCH_CON_LHS_ACE_D1_G3D_QCH, 0x3058, CMU_G3D),
	SFR(QCH_CON_LHS_ACE_D2_G3D_QCH, 0x305c, CMU_G3D),
	SFR(QCH_CON_LHS_ACE_D3_G3D_QCH, 0x3060, CMU_G3D),
	SFR(QCH_CON_LHS_AXI_G3DSFR_QCH, 0x3064, CMU_G3D),
	SFR(QCH_CON_SYSREG_G3D_QCH, 0x3068, CMU_G3D),
	SFR(QCH_CON_VGEN_LITE_G3D_QCH, 0x306c, CMU_G3D),
	SFR(QCH_CON_BTM_ISPHQ_QCH, 0x301c, CMU_ISPHQ),
	SFR(QCH_CON_D_TZPC_ISPHQ_QCH, 0x3020, CMU_ISPHQ),
	SFR(QCH_CON_ISPHQ_CMU_ISPHQ_QCH, 0x3024, CMU_ISPHQ),
	SFR(QCH_CON_IS_ISPHQ_QCH_ISPHQ, 0x3028, CMU_ISPHQ),
	SFR(QCH_CON_IS_ISPHQ_QCH_SYSMMU_ISPHQ, 0x3034, CMU_ISPHQ),
	SFR(QCH_CON_IS_ISPHQ_QCH_PPMU_ISPHQ, 0x3030, CMU_ISPHQ),
	SFR(QCH_CON_IS_ISPHQ_QCH_VGEN_LITE_ISPHQ, 0x3038, CMU_ISPHQ),
	SFR(QCH_CON_IS_ISPHQ_QCH_ISPHQ_C2COM, 0x302c, CMU_ISPHQ),
	SFR(QCH_CON_LHM_ATB_ISPPREISPHQ_QCH, 0x303c, CMU_ISPHQ),
	SFR(QCH_CON_LHM_ATB_VO_ISPLPISPHQ_QCH, 0x3040, CMU_ISPHQ),
	SFR(QCH_CON_LHM_AXI_P_ISPHQ_QCH, 0x3044, CMU_ISPHQ),
	SFR(QCH_CON_LHS_AST_ISPHQDSPM_QCH, 0x3048, CMU_ISPHQ),
	SFR(QCH_CON_LHS_AST_VO_ISPHQISPPRE_QCH, 0x304c, CMU_ISPHQ),
	SFR(QCH_CON_LHS_ATB_ISPHQISPLP_QCH, 0x3050, CMU_ISPHQ),
	SFR(QCH_CON_LHS_AXI_D_ISPHQ_QCH, 0x3054, CMU_ISPHQ),
	SFR(QCH_CON_SYSREG_ISPHQ_QCH, 0x3058, CMU_ISPHQ),
	SFR(QCH_CON_BTM_ISPLP0_QCH, 0x302c, CMU_ISPLP),
	SFR(QCH_CON_BTM_ISPLP1_QCH, 0x3030, CMU_ISPLP),
	SFR(QCH_CON_D_TZPC_ISPLP_QCH, 0x3034, CMU_ISPLP),
	SFR(QCH_CON_ISPLP_CMU_ISPLP_QCH, 0x3038, CMU_ISPLP),
	SFR(QCH_CON_IS_ISPLP_QCH_MC_SCALER, 0x3048, CMU_ISPLP),
	SFR(QCH_CON_IS_ISPLP_QCH_ISPLP, 0x3040, CMU_ISPLP),
	SFR(QCH_CON_IS_ISPLP_QCH_QE_ISPLP, 0x3058, CMU_ISPLP),
	SFR(QCH_CON_IS_ISPLP_QCH_SYSMMU_ISPLP0, 0x305c, CMU_ISPLP),
	SFR(QCH_CON_IS_ISPLP_QCH_PPMU_ISPLP0, 0x304c, CMU_ISPLP),
	SFR(QCH_CON_IS_ISPLP_QCH_SYSMMU_ISPLP1, 0x3060, CMU_ISPLP),
	SFR(QCH_CON_IS_ISPLP_QCH_PPMU_ISPLP1, 0x3050, CMU_ISPLP),
	SFR(QCH_CON_IS_ISPLP_QCH_GDC, 0x303c, CMU_ISPLP),
	SFR(QCH_CON_IS_ISPLP_QCH_VGEN_LITE, 0x3064, CMU_ISPLP),
	SFR(QCH_CON_IS_ISPLP_QCH_QE_GDC, 0x3054, CMU_ISPLP),
	SFR(QCH_CON_IS_ISPLP_QCH_ISPLP_C2, 0x3044, CMU_ISPLP),
	SFR(QCH_CON_LHM_AST_DSPMISPLP_QCH, 0x3068, CMU_ISPLP),
	SFR(QCH_CON_LHM_AST_VO_ISPPREISPLP_QCH, 0x306c, CMU_ISPLP),
	SFR(QCH_CON_LHM_ATB_ISPHQISPLP_QCH, 0x3070, CMU_ISPLP),
	SFR(QCH_CON_LHM_ATB_ISPPREISPLP_QCH, 0x3074, CMU_ISPLP),
	SFR(QCH_CON_LHM_AXI_D_VRA2ISPLP_QCH, 0x3078, CMU_ISPLP),
	SFR(QCH_CON_LHM_AXI_P_ISPLP_QCH, 0x307c, CMU_ISPLP),
	SFR(QCH_CON_LHS_AST_ISPLPDSPM_QCH, 0x3080, CMU_ISPLP),
	SFR(QCH_CON_LHS_ATB_VO_ISPLPISPHQ_QCH, 0x3084, CMU_ISPLP),
	SFR(QCH_CON_LHS_AXI_D0_ISPLP_QCH, 0x3088, CMU_ISPLP),
	SFR(QCH_CON_LHS_AXI_D1_ISPLP_QCH, 0x308c, CMU_ISPLP),
	SFR(QCH_CON_LHS_AXI_P_ISPLPVRA2_QCH, 0x3090, CMU_ISPLP),
	SFR(QCH_CON_SYSREG_ISPLP_QCH, 0x3094, CMU_ISPLP),
	SFR(QCH_CON_BTM_ISPPRE_QCH, 0x3020, CMU_ISPPRE),
	SFR(QCH_CON_BUSIF_HPMISPPRE_QCH, 0x3024, CMU_ISPPRE),
	SFR(QCH_CON_D_TZPC_ISPPRE_QCH, 0x302c, CMU_ISPPRE),
	SFR(QCH_CON_D_TZPC_ISPPRE1_QCH, 0x3028, CMU_ISPPRE),
	SFR(QCH_CON_ISPPRE_CMU_ISPPRE_QCH, 0x3030, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_CSIS0, 0x304c, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_CSIS1, 0x3050, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_CSIS2, 0x3054, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_CSIS3, 0x3058, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_PPMU_ISPPRE, 0x306c, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_PDP_TOP_DMA, 0x3064, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_SYSMMU_ISPPRE, 0x3088, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_QE_PDP_TOP, 0x307c, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_QE_3AA0, 0x3070, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_QE_3AA1, 0x3074, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_3AA0, 0x3034, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_3AA1, 0x3038, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_PDP_TOP_CORE_TOP, 0x3060, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_VGEN_LITE, 0x308c, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_QE_CSISX4_PDP, 0x3078, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_VGEN_LITE1, 0x3090, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_QSIS3_1, 0x3084, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_CSISX4_PDP_DMA, 0x305c, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_VGEN_LITE2, 0x3094, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_VPP, 0x3098, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_C2_CSISX4_PDP, 0x3048, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_C2_3AA0, 0x303c, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_C2_3AA1, 0x3040, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_C2_AGENT, 0x3044, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_QE_VPP, 0x3080, CMU_ISPPRE),
	SFR(QCH_CON_IS_ISPPRE_QCH_PDP_TOP_RDMA, 0x3068, CMU_ISPPRE),
	SFR(QCH_CON_LHM_AST_DSPMISPPRE_QCH, 0x309c, CMU_ISPPRE),
	SFR(QCH_CON_LHM_AST_VO_ISPHQISPPRE_QCH, 0x30a0, CMU_ISPPRE),
	SFR(QCH_CON_LHM_AXI_P_ISPPRE_QCH, 0x30a4, CMU_ISPPRE),
	SFR(QCH_CON_LHS_AST_ISPPREDSPM_QCH, 0x30a8, CMU_ISPPRE),
	SFR(QCH_CON_LHS_AST_VO_ISPPREISPLP_QCH, 0x30ac, CMU_ISPPRE),
	SFR(QCH_CON_LHS_ATB_ISPPREISPHQ_QCH, 0x30b0, CMU_ISPPRE),
	SFR(QCH_CON_LHS_ATB_ISPPREISPLP_QCH, 0x30b4, CMU_ISPPRE),
	SFR(QCH_CON_LHS_AXI_D_ISPPRE_QCH, 0x30b8, CMU_ISPPRE),
	SFR(QCH_CON_SYSREG_ISPPRE_QCH_SYSREG, 0x30bc, CMU_ISPPRE),
	SFR(DMYQCH_CON_ADM_DAP_IVA_QCH, 0x3000, CMU_IVA),
	SFR(QCH_CON_BTM_IVA_QCH, 0x3020, CMU_IVA),
	SFR(QCH_CON_D_TZPC_IVA_QCH, 0x3024, CMU_IVA),
	SFR(QCH_CON_IVA_QCH_IVA, 0x3030, CMU_IVA),
	SFR(QCH_CON_IVA_QCH_IVA_DEBUG, 0x3034, CMU_IVA),
	SFR(QCH_CON_IVA_CMU_IVA_QCH, 0x3028, CMU_IVA),
	SFR(QCH_CON_IVA_INTMEM_QCH, 0x302c, CMU_IVA),
	SFR(QCH_CON_LHM_AXI_D_DSPSIVA_QCH, 0x3038, CMU_IVA),
	SFR(QCH_CON_LHM_AXI_D_IVASC_QCH, 0x303c, CMU_IVA),
	SFR(QCH_CON_LHM_AXI_P_DSPMIVA_QCH, 0x3040, CMU_IVA),
	SFR(QCH_CON_LHM_AXI_P_IVA_QCH, 0x3044, CMU_IVA),
	SFR(QCH_CON_LHS_ACEL_D_IVA_QCH, 0x3048, CMU_IVA),
	SFR(QCH_CON_LHS_AXI_D_IVADSPS_QCH, 0x304c, CMU_IVA),
	SFR(QCH_CON_LHS_AXI_P_IVADSPM_QCH, 0x3050, CMU_IVA),
	SFR(QCH_CON_PPMU_IVA_QCH, 0x3054, CMU_IVA),
	SFR(QCH_CON_QE_IVA_QCH, 0x3058, CMU_IVA),
	SFR(QCH_CON_SYSMMU_IVA_QCH, 0x305c, CMU_IVA),
	SFR(QCH_CON_SYSREG_IVA_QCH, 0x3060, CMU_IVA),
	SFR(QCH_CON_TREX_RB1_IVA_QCH, 0x3068, CMU_IVA),
	SFR(QCH_CON_VGEN_LITE_IVA_QCH, 0x306c, CMU_IVA),
	SFR(QCH_CON_BTM_MFCD0_QCH, 0x300c, CMU_MFC),
	SFR(QCH_CON_BTM_MFCD1_QCH, 0x3010, CMU_MFC),
	SFR(QCH_CON_D_TZPC_MFC_QCH, 0x3014, CMU_MFC),
	SFR(QCH_CON_LHM_AXI_P_MFC_QCH, 0x3018, CMU_MFC),
	SFR(QCH_CON_LHS_AXI_D0_MFC_QCH, 0x301c, CMU_MFC),
	SFR(QCH_CON_LHS_AXI_D1_MFC_QCH, 0x3020, CMU_MFC),
	SFR(QCH_CON_LH_ATB_MFC_QCH_MI, 0x3024, CMU_MFC),
	SFR(QCH_CON_LH_ATB_MFC_QCH_SI, 0x3028, CMU_MFC),
	SFR(QCH_CON_MFC_QCH, 0x3030, CMU_MFC),
	SFR(QCH_CON_MFC_CMU_MFC_QCH, 0x302c, CMU_MFC),
	SFR(QCH_CON_PPMU_MFCD0_QCH, 0x3034, CMU_MFC),
	SFR(QCH_CON_PPMU_MFCD1_QCH, 0x3038, CMU_MFC),
	SFR(QCH_CON_PPMU_MFCD2_QCH, 0x303c, CMU_MFC),
	SFR(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH, 0x3040, CMU_MFC),
	SFR(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH, 0x3044, CMU_MFC),
	SFR(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH, 0x3048, CMU_MFC),
	SFR(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH, 0x304c, CMU_MFC),
	SFR(QCH_CON_SYSMMU_MFCD0_QCH, 0x3050, CMU_MFC),
	SFR(QCH_CON_SYSMMU_MFCD1_QCH, 0x3054, CMU_MFC),
	SFR(QCH_CON_SYSREG_MFC_QCH, 0x3058, CMU_MFC),
	SFR(QCH_CON_VGEN_MFC_QCH, 0x305c, CMU_MFC),
	SFR(QCH_CON_WFD_QCH, 0x3060, CMU_MFC),
	SFR(QCH_CON_APBBR_DDRPHY_QCH, 0x3008, CMU_MIF),
	SFR(QCH_CON_APBBR_DMC_QCH, 0x3010, CMU_MIF),
	SFR(QCH_CON_APBBR_DMCTZ_QCH, 0x300c, CMU_MIF),
	SFR(QCH_CON_BUSIF_HPMMIF_QCH, 0x3014, CMU_MIF),
	SFR(DMYQCH_CON_CMU_MIF_CMUREF_QCH, 0x3000, CMU_MIF),
	SFR(QCH_CON_DMC_QCH, 0x3018, CMU_MIF),
	SFR(QCH_CON_D_TZPC_MIF_QCH, 0x301c, CMU_MIF),
	SFR(QCH_CON_LHM_AXI_P_MIF_QCH, 0x3020, CMU_MIF),
	SFR(QCH_CON_MIF_CMU_MIF_QCH, 0x3024, CMU_MIF),
	SFR(QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH, 0x3028, CMU_MIF),
	SFR(QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH, 0x302c, CMU_MIF),
	SFR(QCH_CON_SYSREG_MIF_QCH, 0x3030, CMU_MIF),
	SFR(QCH_CON_APBBR_DDRPHY1_QCH, 0x3008, CMU_MIF1),
	SFR(QCH_CON_APBBR_DMC1_QCH, 0x300c, CMU_MIF1),
	SFR(QCH_CON_APBBR_DMCTZ1_QCH, 0x3010, CMU_MIF1),
	SFR(QCH_CON_BUSIF_HPMMIF1_QCH, 0x3014, CMU_MIF1),
	SFR(DMYQCH_CON_CMU_MIF1_CMUREF_QCH, 0x3000, CMU_MIF1),
	SFR(QCH_CON_DMC1_QCH, 0x3018, CMU_MIF1),
	SFR(QCH_CON_LHM_AXI_P_MIF1_QCH, 0x301c, CMU_MIF1),
	SFR(QCH_CON_MIF1_CMU_MIF1_QCH, 0x3020, CMU_MIF1),
	SFR(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH, 0x3024, CMU_MIF1),
	SFR(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH, 0x3028, CMU_MIF1),
	SFR(QCH_CON_SYSREG_MIF1_QCH, 0x302c, CMU_MIF1),
	SFR(QCH_CON_APBBR_DDRPHY2_QCH, 0x3008, CMU_MIF2),
	SFR(QCH_CON_APBBR_DMC2_QCH, 0x300c, CMU_MIF2),
	SFR(QCH_CON_APBBR_DMCTZ2_QCH, 0x3010, CMU_MIF2),
	SFR(QCH_CON_BUSIF_HPMMIF2_QCH, 0x3014, CMU_MIF2),
	SFR(DMYQCH_CON_CMU_MIF2_CMUREF_QCH, 0x3000, CMU_MIF2),
	SFR(QCH_CON_DMC2_QCH, 0x3018, CMU_MIF2),
	SFR(QCH_CON_LHM_AXI_P_MIF2_QCH, 0x301c, CMU_MIF2),
	SFR(QCH_CON_MIF2_CMU_MIF2_QCH, 0x3020, CMU_MIF2),
	SFR(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH, 0x3024, CMU_MIF2),
	SFR(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH, 0x3028, CMU_MIF2),
	SFR(QCH_CON_SYSREG_MIF2_QCH, 0x302c, CMU_MIF2),
	SFR(QCH_CON_APBBR_DDRPHY3_QCH, 0x3008, CMU_MIF3),
	SFR(QCH_CON_APBBR_DMC3_QCH, 0x300c, CMU_MIF3),
	SFR(QCH_CON_APBBR_DMCTZ3_QCH, 0x3010, CMU_MIF3),
	SFR(QCH_CON_BUSIF_HPMMIF3_QCH, 0x3014, CMU_MIF3),
	SFR(DMYQCH_CON_CMU_MIF3_CMUREF_QCH, 0x3000, CMU_MIF3),
	SFR(QCH_CON_DMC3_QCH, 0x3018, CMU_MIF3),
	SFR(QCH_CON_LHM_AXI_P_MIF3_QCH, 0x301c, CMU_MIF3),
	SFR(QCH_CON_MIF3_CMU_MIF3_QCH, 0x3020, CMU_MIF3),
	SFR(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH, 0x3024, CMU_MIF3),
	SFR(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH, 0x3028, CMU_MIF3),
	SFR(QCH_CON_SYSREG_MIF3_QCH, 0x302c, CMU_MIF3),
	SFR(QCH_CON_BTM_NPU0_QCH, 0x3068, CMU_NPU0),
	SFR(QCH_CON_D_TZPC_NPU0_QCH, 0x306c, CMU_NPU0),
	SFR(QCH_CON_LHM_AST_D_NPUD1_D1_0_QCH, 0x3070, CMU_NPU0),
	SFR(QCH_CON_LHM_AST_D_NPUD1_D1_1_QCH, 0x3074, CMU_NPU0),
	SFR(QCH_CON_LHM_AST_D_NPUD1_D1_2_QCH, 0x3078, CMU_NPU0),
	SFR(QCH_CON_LHM_AST_D_NPUD1_D1_3_QCH, 0x307c, CMU_NPU0),
	SFR(QCH_CON_LHM_AST_D_NPUD1_D1_4_QCH, 0x3080, CMU_NPU0),
	SFR(QCH_CON_LHM_AST_D_NPUD1_D1_5_QCH, 0x3084, CMU_NPU0),
	SFR(QCH_CON_LHM_AST_D_NPUD1_D1_6_QCH, 0x3088, CMU_NPU0),
	SFR(QCH_CON_LHM_AST_D_NPUD1_D1_7_QCH, 0x308c, CMU_NPU0),
	SFR(QCH_CON_LHM_AST_P_NPU1_DONE_QCH, 0x3090, CMU_NPU0),
	SFR(QCH_CON_LHM_AXI_D_DSPMNPU0_QCH, 0x3094, CMU_NPU0),
	SFR(QCH_CON_LHM_AXI_P_NPU_QCH, 0x3098, CMU_NPU0),
	SFR(QCH_CON_LHS_ACEL_D_NPU_QCH, 0x309c, CMU_NPU0),
	SFR(QCH_CON_LHS_AST_D_NPUD0_D1_0_QCH, 0x30a0, CMU_NPU0),
	SFR(QCH_CON_LHS_AST_D_NPUD0_D1_1_QCH, 0x30a4, CMU_NPU0),
	SFR(QCH_CON_LHS_AST_D_NPUD0_D1_2_QCH, 0x30a8, CMU_NPU0),
	SFR(QCH_CON_LHS_AST_D_NPUD0_D1_3_QCH, 0x30ac, CMU_NPU0),
	SFR(QCH_CON_LHS_AST_D_NPUD0_D1_4_QCH, 0x30b0, CMU_NPU0),
	SFR(QCH_CON_LHS_AST_D_NPUD0_D1_5_QCH, 0x30b4, CMU_NPU0),
	SFR(QCH_CON_LHS_AST_D_NPUD0_D1_6_QCH, 0x30b8, CMU_NPU0),
	SFR(QCH_CON_LHS_AST_D_NPUD0_D1_7_QCH, 0x30bc, CMU_NPU0),
	SFR(QCH_CON_LHS_AST_P_NPUD1_SETREG_QCH, 0x30c0, CMU_NPU0),
	SFR(QCH_CON_LHS_AXI_D_IDPSRAM1_QCH, 0x30c4, CMU_NPU0),
	SFR(QCH_CON_LHS_AXI_D_IDPSRAM3_QCH, 0x30c8, CMU_NPU0),
	SFR(QCH_CON_LHS_AXI_P_NPU1_QCH, 0x30cc, CMU_NPU0),
	SFR(QCH_CON_NPU0_CMU_NPU0_QCH, 0x30d0, CMU_NPU0),
	SFR(DMYQCH_CON_NPUC_QCH, 0x3000, CMU_NPU0),
	SFR(DMYQCH_CON_NPUD_UNIT0_QCH, 0x3004, CMU_NPU0),
	SFR(QCH_CON_PPMU_CPUDMA_QCH, 0x30d4, CMU_NPU0),
	SFR(QCH_CON_PPMU_NPU0_QCH, 0x30d8, CMU_NPU0),
	SFR(QCH_CON_PPMU_RFM_QCH, 0x30dc, CMU_NPU0),
	SFR(QCH_CON_QE_CPUDMA_QCH, 0x30e0, CMU_NPU0),
	SFR(QCH_CON_QE_RFM_QCH, 0x30e4, CMU_NPU0),
	SFR(QCH_CON_SMMU_NPU0_QCH, 0x30e8, CMU_NPU0),
	SFR(QCH_CON_SYSREG_NPU0_QCH, 0x30ec, CMU_NPU0),
	SFR(QCH_CON_VGEN_LITE_NPU0_QCH, 0x30f0, CMU_NPU0),
	SFR(QCH_CON_D_TZPC_NPU1_QCH, 0x3058, CMU_NPU1),
	SFR(QCH_CON_LHM_AST_D_NPUD0_D1_0_QCH, 0x305c, CMU_NPU1),
	SFR(QCH_CON_LHM_AST_D_NPUD0_D1_1_QCH, 0x3060, CMU_NPU1),
	SFR(QCH_CON_LHM_AST_D_NPUD0_D1_2_QCH, 0x3064, CMU_NPU1),
	SFR(QCH_CON_LHM_AST_D_NPUD0_D1_3_QCH, 0x3068, CMU_NPU1),
	SFR(QCH_CON_LHM_AST_D_NPUD0_D1_4_QCH, 0x306c, CMU_NPU1),
	SFR(QCH_CON_LHM_AST_D_NPUD0_D1_5_QCH, 0x3070, CMU_NPU1),
	SFR(QCH_CON_LHM_AST_D_NPUD0_D1_6_QCH, 0x3074, CMU_NPU1),
	SFR(QCH_CON_LHM_AST_D_NPUD0_D1_7_QCH, 0x3078, CMU_NPU1),
	SFR(QCH_CON_LHM_AST_P_NPUD1_SETREG_QCH, 0x307c, CMU_NPU1),
	SFR(QCH_CON_LHM_AXI_D_IDPSRAM1_QCH, 0x3080, CMU_NPU1),
	SFR(QCH_CON_LHM_AXI_D_IDPSRAM3_QCH, 0x3084, CMU_NPU1),
	SFR(QCH_CON_LHM_AXI_P_NPU1_QCH, 0x3088, CMU_NPU1),
	SFR(QCH_CON_LHS_AST_D_NPUD1_D1_0_QCH, 0x308c, CMU_NPU1),
	SFR(QCH_CON_LHS_AST_D_NPUD1_D1_1_QCH, 0x3090, CMU_NPU1),
	SFR(QCH_CON_LHS_AST_D_NPUD1_D1_2_QCH, 0x3094, CMU_NPU1),
	SFR(QCH_CON_LHS_AST_D_NPUD1_D1_3_QCH, 0x3098, CMU_NPU1),
	SFR(QCH_CON_LHS_AST_D_NPUD1_D1_4_QCH, 0x309c, CMU_NPU1),
	SFR(QCH_CON_LHS_AST_D_NPUD1_D1_5_QCH, 0x30a0, CMU_NPU1),
	SFR(QCH_CON_LHS_AST_D_NPUD1_D1_6_QCH, 0x30a4, CMU_NPU1),
	SFR(QCH_CON_LHS_AST_D_NPUD1_D1_7_QCH, 0x30a8, CMU_NPU1),
	SFR(QCH_CON_LHS_AST_P_NPU1_DONE_QCH, 0x30ac, CMU_NPU1),
	SFR(QCH_CON_NPU1_CMU_NPU1_QCH, 0x30b0, CMU_NPU1),
	SFR(DMYQCH_CON_NPUD_UNIT1_QCH, 0x3000, CMU_NPU1),
	SFR(QCH_CON_PPMU_NPU1_QCH, 0x30b4, CMU_NPU1),
	SFR(QCH_CON_SYSREG_NPU1_QCH, 0x30b8, CMU_NPU1),
	SFR(QCH_CON_D_TZPC_PERIC0_QCH, 0x3004, CMU_PERIC0),
	SFR(QCH_CON_GPIO_PERIC0_QCH, 0x3008, CMU_PERIC0),
	SFR(QCH_CON_LHM_AXI_P_PERIC0_QCH, 0x300c, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_CMU_PERIC0_QCH, 0x3010, CMU_PERIC0),
	SFR(QCH_CON_PWM_QCH, 0x3014, CMU_PERIC0),
	SFR(QCH_CON_SYSREG_PERIC0_QCH, 0x3018, CMU_PERIC0),
	SFR(QCH_CON_UART_DBG_QCH, 0x301c, CMU_PERIC0),
	SFR(QCH_CON_USI00_I2C_QCH, 0x3020, CMU_PERIC0),
	SFR(QCH_CON_USI00_USI_QCH, 0x3024, CMU_PERIC0),
	SFR(QCH_CON_USI01_I2C_QCH, 0x3028, CMU_PERIC0),
	SFR(QCH_CON_USI01_USI_QCH, 0x302c, CMU_PERIC0),
	SFR(QCH_CON_USI02_I2C_QCH, 0x3030, CMU_PERIC0),
	SFR(QCH_CON_USI02_USI_QCH, 0x3034, CMU_PERIC0),
	SFR(QCH_CON_USI03_I2C_QCH, 0x3038, CMU_PERIC0),
	SFR(QCH_CON_USI03_USI_QCH, 0x303c, CMU_PERIC0),
	SFR(QCH_CON_USI04_I2C_QCH, 0x3040, CMU_PERIC0),
	SFR(QCH_CON_USI04_USI_QCH, 0x3044, CMU_PERIC0),
	SFR(QCH_CON_USI05_I2C_QCH, 0x3048, CMU_PERIC0),
	SFR(QCH_CON_USI05_USI_QCH, 0x304c, CMU_PERIC0),
	SFR(QCH_CON_USI12_I2C_QCH, 0x3050, CMU_PERIC0),
	SFR(QCH_CON_USI12_USI_QCH, 0x3054, CMU_PERIC0),
	SFR(QCH_CON_USI13_I2C_QCH, 0x3058, CMU_PERIC0),
	SFR(QCH_CON_USI13_USI_QCH, 0x305c, CMU_PERIC0),
	SFR(QCH_CON_USI14_I2C_QCH, 0x3060, CMU_PERIC0),
	SFR(QCH_CON_USI14_USI_QCH, 0x3064, CMU_PERIC0),
	SFR(QCH_CON_USI15_I2C_QCH, 0x3068, CMU_PERIC0),
	SFR(QCH_CON_USI15_USI_QCH, 0x306c, CMU_PERIC0),
	SFR(QCH_CON_D_TZPC_PERIC1_QCH, 0x300c, CMU_PERIC1),
	SFR(QCH_CON_GPIO_PERIC1_QCH, 0x3010, CMU_PERIC1),
	SFR(QCH_CON_I2C_CAM0_QCH, 0x3014, CMU_PERIC1),
	SFR(QCH_CON_I2C_CAM1_QCH, 0x3018, CMU_PERIC1),
	SFR(QCH_CON_I2C_CAM2_QCH, 0x301c, CMU_PERIC1),
	SFR(QCH_CON_I2C_CAM3_QCH, 0x3020, CMU_PERIC1),
	SFR(QCH_CON_I3C_QCH_I3C, 0x3024, CMU_PERIC1),
	SFR(DMYQCH_CON_I3C_QCH_DMY, 0x3000, CMU_PERIC1),
	SFR(QCH_CON_LHM_AXI_P_PERIC1_QCH, 0x3028, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_CMU_PERIC1_QCH, 0x302c, CMU_PERIC1),
	SFR(QCH_CON_SPI_CAM0_QCH, 0x3030, CMU_PERIC1),
	SFR(QCH_CON_SYSREG_PERIC1_QCH, 0x3034, CMU_PERIC1),
	SFR(QCH_CON_UART_BT_QCH, 0x3038, CMU_PERIC1),
	SFR(QCH_CON_USI06_I2C_QCH, 0x303c, CMU_PERIC1),
	SFR(QCH_CON_USI06_USI_QCH, 0x3040, CMU_PERIC1),
	SFR(QCH_CON_USI07_I2C_QCH, 0x3044, CMU_PERIC1),
	SFR(QCH_CON_USI07_USI_QCH, 0x3048, CMU_PERIC1),
	SFR(QCH_CON_USI08_I2C_QCH, 0x304c, CMU_PERIC1),
	SFR(QCH_CON_USI08_USI_QCH, 0x3050, CMU_PERIC1),
	SFR(QCH_CON_USI09_I2C_QCH, 0x3054, CMU_PERIC1),
	SFR(QCH_CON_USI09_USI_QCH, 0x3058, CMU_PERIC1),
	SFR(QCH_CON_USI10_I2C_QCH, 0x305c, CMU_PERIC1),
	SFR(QCH_CON_USI10_USI_QCH, 0x3060, CMU_PERIC1),
	SFR(QCH_CON_USI11_I2C_QCH, 0x3064, CMU_PERIC1),
	SFR(QCH_CON_USI11_USI_QCH, 0x3068, CMU_PERIC1),
	SFR(DMYQCH_CON_USI16_I3C_QCH_DMY, 0x3004, CMU_PERIC1),
	SFR(QCH_CON_USI16_I3C_QCH_I3C, 0x306c, CMU_PERIC1),
	SFR(QCH_CON_USI16_USI_QCH, 0x3070, CMU_PERIC1),
	SFR(QCH_CON_USI17_I2C_QCH, 0x3074, CMU_PERIC1),
	SFR(QCH_CON_USI17_USI_QCH, 0x3078, CMU_PERIC1),
	SFR(QCH_CON_D_TZPC_PERIS_QCH, 0x3004, CMU_PERIS),
	SFR(QCH_CON_GIC_QCH, 0x3008, CMU_PERIS),
	SFR(QCH_CON_LHM_AXI_P_PERIS_QCH, 0x300c, CMU_PERIS),
	SFR(QCH_CON_MCT_QCH, 0x3010, CMU_PERIS),
	SFR(QCH_CON_OTP_CON_BIRA_QCH, 0x3014, CMU_PERIS),
	SFR(QCH_CON_OTP_CON_BISR_QCH, 0x3018, CMU_PERIS),
	SFR(QCH_CON_OTP_CON_TOP_QCH, 0x301c, CMU_PERIS),
	SFR(QCH_CON_PERIS_CMU_PERIS_QCH, 0x3020, CMU_PERIS),
	SFR(QCH_CON_SYSREG_PERIS_QCH, 0x3024, CMU_PERIS),
	SFR(QCH_CON_TMU_SUB_QCH, 0x3028, CMU_PERIS),
	SFR(QCH_CON_TMU_TOP_QCH, 0x302c, CMU_PERIS),
	SFR(QCH_CON_WDT_CLUSTER0_QCH, 0x3030, CMU_PERIS),
	SFR(QCH_CON_WDT_CLUSTER2_QCH, 0x3034, CMU_PERIS),
	SFR(QCH_CON_S2D_CMU_S2D_QCH, 0x3004, CMU_S2D),
	SFR(QCH_CON_BTM_VRA2_QCH, 0x300c, CMU_VRA2),
	SFR(QCH_CON_D_TZPC_VRA2_QCH, 0x3010, CMU_VRA2),
	SFR(QCH_CON_LHM_AXI_P_ISPLPVRA2_QCH, 0x3014, CMU_VRA2),
	SFR(QCH_CON_LHS_AXI_D_VRA2_QCH, 0x301c, CMU_VRA2),
	SFR(QCH_CON_LHS_AXI_D_VRA2ISPLP_QCH, 0x3018, CMU_VRA2),
	SFR(QCH_CON_PPMU_VRA2_QCH, 0x3020, CMU_VRA2),
	SFR(QCH_CON_QE_VRA2_QCH, 0x3024, CMU_VRA2),
	SFR(QCH_CON_STR_QCH, 0x3028, CMU_VRA2),
	SFR(QCH_CON_SYSMMU_VRA2_QCH, 0x302c, CMU_VRA2),
	SFR(QCH_CON_SYSREG_VRA2_QCH, 0x3030, CMU_VRA2),
	SFR(QCH_CON_VGEN_LITE_VRA2_QCH, 0x3034, CMU_VRA2),
	SFR(QCH_CON_VRA2_QCH, 0x303c, CMU_VRA2),
	SFR(QCH_CON_VRA2_CMU_VRA2_QCH, 0x3038, CMU_VRA2),
	SFR(QCH_CON_BAAW_C_VTS_QCH, 0x301c, CMU_VTS),
	SFR(QCH_CON_BAAW_D_VTS_QCH, 0x3020, CMU_VTS),
	SFR(QCH_CON_CORTEXM4INTEGRATION_QCH_CPU, 0x302c, CMU_VTS),
	SFR(QCH_CON_DMIC_AHB0_QCH_PCLK, 0x3030, CMU_VTS),
	SFR(QCH_CON_DMIC_AHB1_QCH_PCLK, 0x3034, CMU_VTS),
	SFR(QCH_CON_DMIC_AHB2_QCH_PCLK, 0x3038, CMU_VTS),
	SFR(QCH_CON_DMIC_AHB3_QCH_PCLK, 0x303c, CMU_VTS),
	SFR(QCH_CON_DMIC_IF_QCH_PCLK, 0x3044, CMU_VTS),
	SFR(DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK, 0x3004, CMU_VTS),
	SFR(QCH_CON_DMIC_IF_3RD_QCH_PCLK, 0x3040, CMU_VTS),
	SFR(DMYQCH_CON_DMIC_IF_3RD_QCH_DMIC_CLK, 0x3000, CMU_VTS),
	SFR(QCH_CON_D_TZPC_VTS_QCH, 0x3048, CMU_VTS),
	SFR(QCH_CON_GPIO_VTS_QCH, 0x304c, CMU_VTS),
	SFR(QCH_CON_HWACG_SYS_DMIC0_QCH, 0x3050, CMU_VTS),
	SFR(QCH_CON_HWACG_SYS_DMIC1_QCH, 0x3054, CMU_VTS),
	SFR(QCH_CON_HWACG_SYS_DMIC2_QCH, 0x3058, CMU_VTS),
	SFR(QCH_CON_HWACG_SYS_DMIC3_QCH, 0x305c, CMU_VTS),
	SFR(QCH_CON_LHM_AXI_LP_VTS_QCH, 0x3060, CMU_VTS),
	SFR(QCH_CON_LHM_AXI_P_VTS_QCH, 0x3064, CMU_VTS),
	SFR(QCH_CON_LHS_AXI_C_VTS_QCH, 0x3068, CMU_VTS),
	SFR(QCH_CON_LHS_AXI_D_VTS_QCH, 0x306c, CMU_VTS),
	SFR(QCH_CON_MAILBOX_ABOX_VTS_QCH, 0x3070, CMU_VTS),
	SFR(QCH_CON_MAILBOX_AP_VTS_QCH, 0x3074, CMU_VTS),
	SFR(QCH_CON_SWEEPER_C_VTS_QCH, 0x3078, CMU_VTS),
	SFR(QCH_CON_SYSREG_VTS_QCH, 0x3080, CMU_VTS),
	SFR(QCH_CON_TIMER_QCH, 0x3084, CMU_VTS),
	SFR(QCH_CON_VGEN_LITE_QCH, 0x3088, CMU_VTS),
	SFR(QCH_CON_VTS_CMU_VTS_QCH, 0x308c, CMU_VTS),
	SFR(QCH_CON_WDT_VTS_QCH, 0x3090, CMU_VTS),
	SFR(DMYQCH_CON_U_DMIC_CLK_MUX_QCH, 0x3008, CMU_VTS),
	SFR(APM_CMU_APM_CONTROLLER_OPTION, 0x800, CMU_APM),
	SFR(AUD_CMU_AUD_CONTROLLER_OPTION, 0x800, CMU_AUD),
	SFR(BUSC_CMU_BUSC_CONTROLLER_OPTION, 0x800, CMU_BUSC),
	SFR(CMGP_CMU_CMGP_CONTROLLER_OPTION, 0x800, CMU_CMGP),
	SFR(CMU_CMU_CMU_CONTROLLER_OPTION, 0x800, CMU_CMU),
	SFR(CORE_CMU_CORE_CONTROLLER_OPTION, 0x800, CMU_CORE),
	SFR(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION, 0x800, CMU_CPUCL0),
	SFR(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION, 0x804, CMU_CPUCL0),
	SFR(CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION, 0x800, CMU_CPUCL1),
	SFR(CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION, 0x800, CMU_CPUCL2),
	SFR(CPUCL2_EMBEDDED_CMU_CPUCL2_CONTROLLER_OPTION, 0x804, CMU_CPUCL2),
	SFR(DPU_CMU_DPU_CONTROLLER_OPTION, 0x800, CMU_DPU),
	SFR(DSPM_CMU_DSPM_CONTROLLER_OPTION, 0x800, CMU_DSPM),
	SFR(DSPS_CMU_DSPS_CONTROLLER_OPTION, 0x800, CMU_DSPS),
	SFR(FSYS0_CMU_FSYS0_CONTROLLER_OPTION, 0x800, CMU_FSYS0),
	SFR(FSYS0A_CMU_FSYS0A_CONTROLLER_OPTION, 0x800, CMU_FSYS0A),
	SFR(FSYS1_CMU_FSYS1_CONTROLLER_OPTION, 0x800, CMU_FSYS1),
	SFR(G2D_CMU_G2D_CONTROLLER_OPTION, 0x800, CMU_G2D),
	SFR(G3D_CMU_G3D_CONTROLLER_OPTION, 0x800, CMU_G3D),
	SFR(G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION, 0x804, CMU_G3D),
	SFR(ISPHQ_CMU_ISPHQ_CONTROLLER_OPTION, 0x800, CMU_ISPHQ),
	SFR(ISPLP_CMU_ISPLP_CONTROLLER_OPTION, 0x800, CMU_ISPLP),
	SFR(ISPPRE_CMU_ISPPRE_CONTROLLER_OPTION, 0x800, CMU_ISPPRE),
	SFR(IVA_CMU_IVA_CONTROLLER_OPTION, 0x800, CMU_IVA),
	SFR(MFC_CMU_MFC_CONTROLLER_OPTION, 0x800, CMU_MFC),
	SFR(MIF_CMU_MIF_CONTROLLER_OPTION, 0x800, CMU_MIF),
	SFR(MIF1_CMU_MIF1_CONTROLLER_OPTION, 0x800, CMU_MIF1),
	SFR(MIF2_CMU_MIF2_CONTROLLER_OPTION, 0x800, CMU_MIF2),
	SFR(MIF3_CMU_MIF3_CONTROLLER_OPTION, 0x800, CMU_MIF3),
	SFR(NPU0_CMU_NPU0_CONTROLLER_OPTION, 0x800, CMU_NPU0),
	SFR(NPU1_CMU_NPU1_CONTROLLER_OPTION, 0x800, CMU_NPU1),
	SFR(PERIC0_CMU_PERIC0_CONTROLLER_OPTION, 0x800, CMU_PERIC0),
	SFR(PERIC1_CMU_PERIC1_CONTROLLER_OPTION, 0x800, CMU_PERIC1),
	SFR(PERIS_CMU_PERIS_CONTROLLER_OPTION, 0x800, CMU_PERIS),
	SFR(S2D_CMU_S2D_CONTROLLER_OPTION, 0x800, CMU_S2D),
	SFR(VRA2_CMU_VRA2_CONTROLLER_OPTION, 0x800, CMU_VRA2),
	SFR(VTS_CMU_VTS_CONTROLLER_OPTION, 0x800, CMU_VTS),
};

unsigned int cmucal_sfr_access_size = 8405;
struct sfr_access cmucal_sfr_access_list[] __initdata = {
	SFR_ACCESS(PLL_LOCKTIME_PLL_AUD0_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_AUD0),
	SFR_ACCESS(PLL_CON0_PLL_AUD0_ENABLE, 31, 1, PLL_CON0_PLL_AUD0),
	SFR_ACCESS(PLL_CON0_PLL_AUD0_STABLE, 29, 1, PLL_CON0_PLL_AUD0),
	SFR_ACCESS(PLL_CON0_PLL_AUD0_DIV_P, 8, 6, PLL_CON0_PLL_AUD0),
	SFR_ACCESS(PLL_CON0_PLL_AUD0_DIV_M, 16, 10, PLL_CON0_PLL_AUD0),
	SFR_ACCESS(PLL_CON0_PLL_AUD0_DIV_S, 0, 3, PLL_CON0_PLL_AUD0),
	SFR_ACCESS(PLL_CON3_PLL_AUD0_DIV_K, 0, 16, PLL_CON3_PLL_AUD0),
	SFR_ACCESS(PLL_LOCKTIME_PLL_AUD1_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_AUD1),
	SFR_ACCESS(PLL_CON0_PLL_AUD1_ENABLE, 31, 1, PLL_CON0_PLL_AUD1),
	SFR_ACCESS(PLL_CON0_PLL_AUD1_STABLE, 29, 1, PLL_CON0_PLL_AUD1),
	SFR_ACCESS(PLL_CON0_PLL_AUD1_DIV_P, 8, 6, PLL_CON0_PLL_AUD1),
	SFR_ACCESS(PLL_CON0_PLL_AUD1_DIV_M, 16, 10, PLL_CON0_PLL_AUD1),
	SFR_ACCESS(PLL_CON0_PLL_AUD1_DIV_S, 0, 3, PLL_CON0_PLL_AUD1),
	SFR_ACCESS(PLL_CON3_PLL_AUD1_DIV_K, 0, 16, PLL_CON3_PLL_AUD1),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED1),
	SFR_ACCESS(PLL_CON0_PLL_SHARED1_ENABLE, 31, 1, PLL_CON0_PLL_SHARED1),
	SFR_ACCESS(PLL_CON0_PLL_SHARED1_STABLE, 29, 1, PLL_CON0_PLL_SHARED1),
	SFR_ACCESS(PLL_CON0_PLL_SHARED1_DIV_P, 8, 6, PLL_CON0_PLL_SHARED1),
	SFR_ACCESS(PLL_CON0_PLL_SHARED1_DIV_M, 16, 10, PLL_CON0_PLL_SHARED1),
	SFR_ACCESS(PLL_CON0_PLL_SHARED1_DIV_S, 0, 3, PLL_CON0_PLL_SHARED1),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED4_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED4),
	SFR_ACCESS(PLL_CON0_PLL_SHARED4_ENABLE, 31, 1, PLL_CON0_PLL_SHARED4),
	SFR_ACCESS(PLL_CON0_PLL_SHARED4_STABLE, 29, 1, PLL_CON0_PLL_SHARED4),
	SFR_ACCESS(PLL_CON0_PLL_SHARED4_DIV_P, 8, 6, PLL_CON0_PLL_SHARED4),
	SFR_ACCESS(PLL_CON0_PLL_SHARED4_DIV_M, 16, 10, PLL_CON0_PLL_SHARED4),
	SFR_ACCESS(PLL_CON0_PLL_SHARED4_DIV_S, 0, 3, PLL_CON0_PLL_SHARED4),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED3_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED3),
	SFR_ACCESS(PLL_CON0_PLL_SHARED3_ENABLE, 31, 1, PLL_CON0_PLL_SHARED3),
	SFR_ACCESS(PLL_CON0_PLL_SHARED3_STABLE, 29, 1, PLL_CON0_PLL_SHARED3),
	SFR_ACCESS(PLL_CON0_PLL_SHARED3_DIV_P, 8, 6, PLL_CON0_PLL_SHARED3),
	SFR_ACCESS(PLL_CON0_PLL_SHARED3_DIV_M, 16, 10, PLL_CON0_PLL_SHARED3),
	SFR_ACCESS(PLL_CON0_PLL_SHARED3_DIV_S, 0, 3, PLL_CON0_PLL_SHARED3),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED2_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED2),
	SFR_ACCESS(PLL_CON0_PLL_SHARED2_ENABLE, 31, 1, PLL_CON0_PLL_SHARED2),
	SFR_ACCESS(PLL_CON0_PLL_SHARED2_STABLE, 29, 1, PLL_CON0_PLL_SHARED2),
	SFR_ACCESS(PLL_CON0_PLL_SHARED2_DIV_P, 8, 6, PLL_CON0_PLL_SHARED2),
	SFR_ACCESS(PLL_CON0_PLL_SHARED2_DIV_M, 16, 10, PLL_CON0_PLL_SHARED2),
	SFR_ACCESS(PLL_CON0_PLL_SHARED2_DIV_S, 0, 3, PLL_CON0_PLL_SHARED2),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED0),
	SFR_ACCESS(PLL_CON0_PLL_SHARED0_ENABLE, 31, 1, PLL_CON0_PLL_SHARED0),
	SFR_ACCESS(PLL_CON0_PLL_SHARED0_STABLE, 29, 1, PLL_CON0_PLL_SHARED0),
	SFR_ACCESS(PLL_CON0_PLL_SHARED0_DIV_P, 8, 6, PLL_CON0_PLL_SHARED0),
	SFR_ACCESS(PLL_CON0_PLL_SHARED0_DIV_M, 16, 10, PLL_CON0_PLL_SHARED0),
	SFR_ACCESS(PLL_CON0_PLL_SHARED0_DIV_S, 0, 3, PLL_CON0_PLL_SHARED0),
	SFR_ACCESS(PLL_LOCKTIME_APLL_SHARED1_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_APLL_SHARED1),
	SFR_ACCESS(PLL_CON0_APLL_SHARED1_ENABLE, 31, 1, PLL_CON0_APLL_SHARED1),
	SFR_ACCESS(PLL_CON0_APLL_SHARED1_STABLE, 29, 1, PLL_CON0_APLL_SHARED1),
	SFR_ACCESS(PLL_CON0_APLL_SHARED1_DIV_P, 8, 6, PLL_CON0_APLL_SHARED1),
	SFR_ACCESS(PLL_CON0_APLL_SHARED1_DIV_M, 16, 10, PLL_CON0_APLL_SHARED1),
	SFR_ACCESS(PLL_CON0_APLL_SHARED1_DIV_S, 0, 3, PLL_CON0_APLL_SHARED1),
	SFR_ACCESS(PLL_LOCKTIME_PLL_G3D_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_G3D),
	SFR_ACCESS(PLL_CON0_PLL_G3D_ENABLE, 31, 1, PLL_CON0_PLL_G3D),
	SFR_ACCESS(PLL_CON0_PLL_G3D_STABLE, 29, 1, PLL_CON0_PLL_G3D),
	SFR_ACCESS(PLL_CON0_PLL_G3D_DIV_P, 8, 6, PLL_CON0_PLL_G3D),
	SFR_ACCESS(PLL_CON0_PLL_G3D_DIV_M, 16, 10, PLL_CON0_PLL_G3D),
	SFR_ACCESS(PLL_CON0_PLL_G3D_DIV_S, 0, 3, PLL_CON0_PLL_G3D),
	SFR_ACCESS(PLL_LOCKTIME_APLL_SHARED0_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_APLL_SHARED0),
	SFR_ACCESS(PLL_CON0_APLL_SHARED0_ENABLE, 31, 1, PLL_CON0_APLL_SHARED0),
	SFR_ACCESS(PLL_CON0_APLL_SHARED0_STABLE, 29, 1, PLL_CON0_APLL_SHARED0),
	SFR_ACCESS(PLL_CON0_APLL_SHARED0_DIV_P, 8, 6, PLL_CON0_APLL_SHARED0),
	SFR_ACCESS(PLL_CON0_APLL_SHARED0_DIV_M, 16, 10, PLL_CON0_APLL_SHARED0),
	SFR_ACCESS(PLL_CON0_APLL_SHARED0_DIV_S, 0, 3, PLL_CON0_APLL_SHARED0),
	SFR_ACCESS(PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL0_ENABLE, 31, 1, PLL_CON0_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL0_STABLE, 29, 1, PLL_CON0_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL0_DIV_P, 8, 6, PLL_CON0_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL0_DIV_M, 16, 10, PLL_CON0_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL0_DIV_S, 0, 3, PLL_CON0_PLL_CPUCL0),
	SFR_ACCESS(PLL_LOCKTIME_APLL_CPUCL0_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_APLL_CPUCL0),
	SFR_ACCESS(PLL_CON0_APLL_CPUCL0_ENABLE, 31, 1, PLL_CON0_APLL_CPUCL0),
	SFR_ACCESS(PLL_CON0_APLL_CPUCL0_STABLE, 29, 1, PLL_CON0_APLL_CPUCL0),
	SFR_ACCESS(PLL_CON0_APLL_CPUCL0_DIV_P, 8, 6, PLL_CON0_APLL_CPUCL0),
	SFR_ACCESS(PLL_CON0_APLL_CPUCL0_DIV_M, 16, 10, PLL_CON0_APLL_CPUCL0),
	SFR_ACCESS(PLL_CON0_APLL_CPUCL0_DIV_S, 0, 3, PLL_CON0_APLL_CPUCL0),
	SFR_ACCESS(PLL_LOCKTIME_PLL_CPUCL1_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL1_ENABLE, 31, 1, PLL_CON0_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL1_STABLE, 29, 1, PLL_CON0_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL1_DIV_P, 8, 6, PLL_CON0_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL1_DIV_M, 16, 10, PLL_CON0_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL1_DIV_S, 0, 3, PLL_CON0_PLL_CPUCL1),
	SFR_ACCESS(PLL_LOCKTIME_PLL_CPUCL2_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_CPUCL2),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL2_ENABLE, 31, 1, PLL_CON0_PLL_CPUCL2),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL2_STABLE, 29, 1, PLL_CON0_PLL_CPUCL2),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL2_DIV_P, 8, 6, PLL_CON0_PLL_CPUCL2),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL2_DIV_M, 16, 10, PLL_CON0_PLL_CPUCL2),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL2_DIV_S, 0, 3, PLL_CON0_PLL_CPUCL2),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MMC_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MMC),
	SFR_ACCESS(PLL_CON0_PLL_MMC_ENABLE, 31, 1, PLL_CON0_PLL_MMC),
	SFR_ACCESS(PLL_CON0_PLL_MMC_STABLE, 29, 1, PLL_CON0_PLL_MMC),
	SFR_ACCESS(PLL_CON0_PLL_MMC_DIV_P, 8, 6, PLL_CON0_PLL_MMC),
	SFR_ACCESS(PLL_CON0_PLL_MMC_DIV_M, 16, 10, PLL_CON0_PLL_MMC),
	SFR_ACCESS(PLL_CON0_PLL_MMC_DIV_S, 0, 3, PLL_CON0_PLL_MMC),
	SFR_ACCESS(PLL_CON3_PLL_MMC_DIV_K, 0, 16, PLL_CON3_PLL_MMC),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF),
	SFR_ACCESS(PLL_CON0_PLL_MIF_ENABLE, 31, 1, PLL_CON0_PLL_MIF),
	SFR_ACCESS(PLL_CON0_PLL_MIF_STABLE, 29, 1, PLL_CON0_PLL_MIF),
	SFR_ACCESS(PLL_CON0_PLL_MIF_DIV_P, 8, 6, PLL_CON0_PLL_MIF),
	SFR_ACCESS(PLL_CON0_PLL_MIF_DIV_M, 16, 10, PLL_CON0_PLL_MIF),
	SFR_ACCESS(PLL_CON0_PLL_MIF_DIV_S, 0, 3, PLL_CON0_PLL_MIF),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF1_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF1),
	SFR_ACCESS(PLL_CON0_PLL_MIF1_ENABLE, 31, 1, PLL_CON0_PLL_MIF1),
	SFR_ACCESS(PLL_CON0_PLL_MIF1_STABLE, 29, 1, PLL_CON0_PLL_MIF1),
	SFR_ACCESS(PLL_CON0_PLL_MIF1_DIV_P, 8, 6, PLL_CON0_PLL_MIF1),
	SFR_ACCESS(PLL_CON0_PLL_MIF1_DIV_M, 16, 10, PLL_CON0_PLL_MIF1),
	SFR_ACCESS(PLL_CON0_PLL_MIF1_DIV_S, 0, 3, PLL_CON0_PLL_MIF1),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF2_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF2),
	SFR_ACCESS(PLL_CON0_PLL_MIF2_ENABLE, 31, 1, PLL_CON0_PLL_MIF2),
	SFR_ACCESS(PLL_CON0_PLL_MIF2_STABLE, 29, 1, PLL_CON0_PLL_MIF2),
	SFR_ACCESS(PLL_CON0_PLL_MIF2_DIV_P, 8, 6, PLL_CON0_PLL_MIF2),
	SFR_ACCESS(PLL_CON0_PLL_MIF2_DIV_M, 16, 10, PLL_CON0_PLL_MIF2),
	SFR_ACCESS(PLL_CON0_PLL_MIF2_DIV_S, 0, 3, PLL_CON0_PLL_MIF2),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF3_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF3),
	SFR_ACCESS(PLL_CON0_PLL_MIF3_ENABLE, 31, 1, PLL_CON0_PLL_MIF3),
	SFR_ACCESS(PLL_CON0_PLL_MIF3_STABLE, 29, 1, PLL_CON0_PLL_MIF3),
	SFR_ACCESS(PLL_CON0_PLL_MIF3_DIV_P, 8, 6, PLL_CON0_PLL_MIF3),
	SFR_ACCESS(PLL_CON0_PLL_MIF3_DIV_M, 16, 10, PLL_CON0_PLL_MIF3),
	SFR_ACCESS(PLL_CON0_PLL_MIF3_DIV_S, 0, 3, PLL_CON0_PLL_MIF3),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF_S2D_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON0_PLL_MIF_S2D_ENABLE, 31, 1, PLL_CON0_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON0_PLL_MIF_S2D_STABLE, 29, 1, PLL_CON0_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON0_PLL_MIF_S2D_DIV_P, 8, 6, PLL_CON0_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON0_PLL_MIF_S2D_DIV_M, 16, 10, PLL_CON0_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON0_PLL_MIF_S2D_DIV_S, 0, 3, PLL_CON0_PLL_MIF_S2D),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF3_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF3_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF2_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF2_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_CPU_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_DSIF_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_DSIF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_DSIF_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_DSIF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_DSIF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_DSIF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUC_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_BUC_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUC_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_BUC_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUC_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_BUC_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP2_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP2_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP3_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP3_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_ADC_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_ADC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_ADC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP2_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP2_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP3_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP3_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0A_USB31DRD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_FSYS0A_USB31DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0A_USB31DRD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS0A_USB31DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0A_USB31DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS0A_USB31DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_UFS_EMBD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_FSYS1_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_UFS_EMBD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS1_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS1_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DSPM_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_DSPM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DSPM_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DSPM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DSPM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DSPM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ISPPRE_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_ISPPRE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ISPPRE_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_ISPPRE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ISPPRE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_ISPPRE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ISPLP_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_ISPLP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ISPLP_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_ISPLP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ISPLP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_ISPLP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ISPHQ_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_ISPHQ_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ISPHQ_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_ISPHQ_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ISPHQ_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_ISPHQ_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HPM_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HPM_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_IVA_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_IVA_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_IVA_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_IVA_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_IVA_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_IVA_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_UFS_CARD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_FSYS1_UFS_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_UFS_CARD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS1_UFS_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_UFS_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS1_UFS_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0_DPGTC_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_FSYS0_DPGTC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0_DPGTC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS0_DPGTC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0_DPGTC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS0_DPGTC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_PCIE_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS1_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_PCIE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS1_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS1_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NPU0_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_NPU0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NPU0_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_NPU0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NPU0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_NPU0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_MFC_WFD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MFC_WFD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MFC_WFD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NPU1_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_NPU1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NPU1_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_NPU1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NPU1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_NPU1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0A_USBDP_DEBUG_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS0A_USBDP_DEBUG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0A_USBDP_DEBUG_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS0A_USBDP_DEBUG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0A_USBDP_DEBUG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS0A_USBDP_DEBUG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ISPLP_GDC_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_ISPLP_GDC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ISPLP_GDC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_ISPLP_GDC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ISPLP_GDC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_ISPLP_GDC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DSPS_AUD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_DSPS_AUD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DSPS_AUD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DSPS_AUD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DSPS_AUD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DSPS_AUD),
	SFR_ACCESS(CLK_CON_MUX_CLKCMU_DPU_BUS_SELECT, 0, 1, CLK_CON_MUX_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_CLKCMU_DPU_BUS_BUSY, 16, 1, CLK_CON_MUX_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0A_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_FSYS0A_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0A_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS0A_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0A_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS0A_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_PLL_SHARED1_SELECT, 0, 1, CLK_CON_MUX_MUX_PLL_SHARED1),
	SFR_ACCESS(CLK_CON_MUX_MUX_PLL_SHARED1_BUSY, 16, 1, CLK_CON_MUX_MUX_PLL_SHARED1),
	SFR_ACCESS(CLK_CON_MUX_MUX_PLL_SHARED1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_PLL_SHARED1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DSPM_BUS_OTF_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_DSPM_BUS_OTF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DSPM_BUS_OTF_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DSPM_BUS_OTF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DSPM_BUS_OTF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DSPM_BUS_OTF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMU_CMUREF_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMU_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VRA2_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_VRA2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VRA2_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_VRA2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VRA2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_VRA2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_DPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NPU0_CPU_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_NPU0_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NPU0_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_NPU0_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NPU0_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_NPU0_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_MUX_MUX_PLL_SHARED0_SELECT, 0, 1, CLK_CON_MUX_MUX_PLL_SHARED0),
	SFR_ACCESS(CLK_CON_MUX_MUX_PLL_SHARED0_BUSY, 16, 1, CLK_CON_MUX_MUX_PLL_SHARED0),
	SFR_ACCESS(CLK_CON_MUX_MUX_PLL_SHARED0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_PLL_SHARED0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VRA2_STR_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_VRA2_STR),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VRA2_STR_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_VRA2_STR),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VRA2_STR_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_VRA2_STR),
	SFR_ACCESS(CLK_CON_MUX_MUX_CORE_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CORE_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CORE_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CORE_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CORE_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CORE_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL0_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL0_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_PLL_CPUCL0_SELECT, 0, 1, CLK_CON_MUX_MUX_PLL_CPUCL0),
	SFR_ACCESS(CLK_CON_MUX_MUX_PLL_CPUCL0_BUSY, 16, 1, CLK_CON_MUX_MUX_PLL_CPUCL0),
	SFR_ACCESS(CLK_CON_MUX_MUX_PLL_CPUCL0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_PLL_CPUCL0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CPUCL1_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CPUCL1_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CPUCL1_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL1_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL1_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL2_PLL_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CPUCL2_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL2_PLL_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CPUCL2_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL2_PLL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CPUCL2_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL2_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL2_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_DSPS_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_DSPS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_DSPS_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_DSPS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_DSPS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_DSPS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS1_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS1_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_BUSD_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_G3D_BUSD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_BUSD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_G3D_BUSD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_G3D_BUSD),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_CLKMUX_MIF_DDRPHY2X_SELECT, 0, 1, CLK_CON_MUX_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(CLK_CON_MUX_CLKMUX_MIF_DDRPHY2X_BUSY, 16, 1, CLK_CON_MUX_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(CLK_CON_MUX_CLKMUX_MIF_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF1_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_MIF1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF1_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_MIF1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF1_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_MIF1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_CLKMUX_MIF1_DDRPHY2X_SELECT, 0, 1, CLK_CON_MUX_CLKMUX_MIF1_DDRPHY2X),
	SFR_ACCESS(CLK_CON_MUX_CLKMUX_MIF1_DDRPHY2X_BUSY, 16, 1, CLK_CON_MUX_CLKMUX_MIF1_DDRPHY2X),
	SFR_ACCESS(CLK_CON_MUX_CLKMUX_MIF1_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_CLKMUX_MIF1_DDRPHY2X),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF2_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_MIF2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF2_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_MIF2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF2_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_MIF2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_CLKMUX_MIF2_DDRPHY2X_SELECT, 0, 1, CLK_CON_MUX_CLKMUX_MIF2_DDRPHY2X),
	SFR_ACCESS(CLK_CON_MUX_CLKMUX_MIF2_DDRPHY2X_BUSY, 16, 1, CLK_CON_MUX_CLKMUX_MIF2_DDRPHY2X),
	SFR_ACCESS(CLK_CON_MUX_CLKMUX_MIF2_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_CLKMUX_MIF2_DDRPHY2X),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF3_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_MIF3_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF3_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_MIF3_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF3_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_MIF3_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_CLKMUX_MIF3_DDRPHY2X_SELECT, 0, 1, CLK_CON_MUX_CLKMUX_MIF3_DDRPHY2X),
	SFR_ACCESS(CLK_CON_MUX_CLKMUX_MIF3_DDRPHY2X_BUSY, 16, 1, CLK_CON_MUX_CLKMUX_MIF3_DDRPHY2X),
	SFR_ACCESS(CLK_CON_MUX_CLKMUX_MIF3_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_CLKMUX_MIF3_DDRPHY2X),
	SFR_ACCESS(CLK_CON_MUX_CLKCMU_MIF_DDRPHY2X_S2D_SELECT, 0, 1, CLK_CON_MUX_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(CLK_CON_MUX_CLKCMU_MIF_DDRPHY2X_S2D_BUSY, 16, 1, CLK_CON_MUX_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(CLK_CON_MUX_CLKCMU_MIF_DDRPHY2X_S2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_S2D_CORE_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_S2D_CORE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_S2D_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_VTS_BUS),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_APM_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_APM_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_APM_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_APM_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_APM_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_APM_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_DLL_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_DLL_USER),
	SFR_ACCESS(PLL_CON0_MUX_DLL_USER_BUSY, 7, 1, PLL_CON0_MUX_DLL_USER),
	SFR_ACCESS(PLL_CON2_MUX_DLL_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_DLL_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKMUX_APM_RCO_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKMUX_APM_RCO_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKMUX_APM_RCO_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKMUX_APM_RCO_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKMUX_APM_RCO_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKMUX_APM_RCO_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_AUD_CPU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_AUD_CPU_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_AUD_CPU_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_AUD_CPU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUSC_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_BUSC_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUSC_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_BUSC_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_BUSC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_BUSC_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CMGP_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CMGP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CMGP_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_CMGP_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_CMGP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_CMGP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CORE_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_CORE_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_CORE_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_CORE_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_CPUCL0_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_CPUCL0_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_CPUCL0_DBG_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_CPUCL0_DBG_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_CPUCL1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_CPUCL1_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_CPUCL2_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_CPUCL2_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPU_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DPU_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPU_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_DPU_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_DPU_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_DPU_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DSPM_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DSPM_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DSPM_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_DSPM_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_DSPM_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_DSPM_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DSPM_BUS_OTF_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DSPM_BUS_OTF_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DSPM_BUS_OTF_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_DSPM_BUS_OTF_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_DSPM_BUS_OTF_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_DSPM_BUS_OTF_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DSPS_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DSPS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DSPS_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_DSPS_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_DSPS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_DSPS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DSPS_AUD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DSPS_AUD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DSPS_AUD_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_DSPS_AUD_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_DSPS_AUD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_DSPS_AUD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_FSYS0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_FSYS0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS0_DPGTC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS0_DPGTC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS0_DPGTC_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_FSYS0_DPGTC_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_FSYS0_DPGTC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_FSYS0_DPGTC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_FSYS0_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_FSYS0_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS0A_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS0A_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS0A_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_FSYS0A_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_FSYS0A_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_FSYS0A_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS0A_USB31DRD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS0A_USB31DRD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS0A_USB31DRD_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_FSYS0A_USB31DRD_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_FSYS0A_USB31DRD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_FSYS0A_USB31DRD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS0A_USBDP_DEBUG_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS0A_USBDP_DEBUG_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS0A_USBDP_DEBUG_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_FSYS0A_USBDP_DEBUG_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_FSYS0A_USBDP_DEBUG_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_FSYS0A_USBDP_DEBUG_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_FSYS1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_FSYS1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS1_MMC_CARD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS1_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS1_MMC_CARD_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_FSYS1_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_FSYS1_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_FSYS1_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS1_PCIE_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS1_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS1_PCIE_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_FSYS1_PCIE_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_FSYS1_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_FSYS1_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS1_UFS_CARD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS1_UFS_CARD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS1_UFS_CARD_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_FSYS1_UFS_CARD_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_FSYS1_UFS_CARD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_FSYS1_UFS_CARD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS1_UFS_EMBD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS1_UFS_EMBD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS1_UFS_EMBD_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_FSYS1_UFS_EMBD_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_FSYS1_UFS_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_FSYS1_UFS_EMBD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G2D_G2D_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_G2D_G2D_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_G2D_G2D_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_G2D_G2D_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_G2D_MSCL_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_G2D_MSCL_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_G3D_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_G3D_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_EMBEDDED_G3D_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_EMBEDDED_G3D_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G3D_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_G3D_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_G3D_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_G3D_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_ISPHQ_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_ISPHQ_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_ISPHQ_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_ISPHQ_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_ISPHQ_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_ISPHQ_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_ISPLP_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_ISPLP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_ISPLP_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_ISPLP_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_ISPLP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_ISPLP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_ISPLP_GDC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_ISPLP_GDC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_ISPLP_GDC_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_ISPLP_GDC_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_ISPLP_GDC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_ISPLP_GDC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_ISPPRE_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_ISPPRE_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_ISPPRE_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_ISPPRE_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_ISPPRE_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_ISPPRE_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_IVA_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_IVA_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_IVA_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_IVA_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_IVA_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_IVA_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MFC_MFC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_MFC_MFC_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_MFC_MFC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_MFC_MFC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFC_WFD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MFC_WFD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFC_WFD_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_MFC_WFD_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_MFC_WFD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_MFC_WFD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_MIF_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_MIF_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF1_BUSP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MIF1_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF1_BUSP_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_MIF1_BUSP_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_MIF1_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_MIF1_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF2_BUSP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MIF2_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF2_BUSP_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_MIF2_BUSP_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_MIF2_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_MIF2_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF3_BUSP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MIF3_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF3_BUSP_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_MIF3_BUSP_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_MIF3_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_MIF3_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NPU0_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_NPU0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NPU0_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_NPU0_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_NPU0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_NPU0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NPU0_CPU_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_NPU0_CPU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NPU0_CPU_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_NPU0_CPU_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_NPU0_CPU_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_NPU0_CPU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NPU1_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_NPU1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NPU1_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_NPU1_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_NPU1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_NPU1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI00_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI00_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI00_USI_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI00_USI_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC0_USI00_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC0_USI00_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI01_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI01_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI01_USI_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI01_USI_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC0_USI01_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC0_USI01_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI02_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI02_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI02_USI_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI02_USI_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC0_USI02_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC0_USI02_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI03_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI03_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI03_USI_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI03_USI_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC0_USI03_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC0_USI03_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI04_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI04_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI04_USI_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI04_USI_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC0_USI04_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC0_USI04_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI05_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI05_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI05_USI_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI05_USI_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC0_USI05_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC0_USI05_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI_I2C_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI_I2C_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI_I2C_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI_I2C_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC0_USI_I2C_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC0_USI_I2C_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_UART_DBG_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_UART_DBG),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_UART_DBG_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC0_UART_DBG),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC0_UART_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC0_UART_DBG),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI12_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI12_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI12_USI_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI12_USI_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC0_USI12_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC0_USI12_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USE13_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USE13_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USE13_USI_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USE13_USI_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC0_USE13_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC0_USE13_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC0_USI14_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC0_USI14_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI15_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI15_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI15_USI_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI15_USI_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC0_USI15_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC0_USI15_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_UART_BT_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_UART_BT_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_UART_BT_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC1_UART_BT_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC1_UART_BT_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC1_UART_BT_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI_I2C_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI_I2C_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI_I2C_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI_I2C_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC1_USI_I2C_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC1_USI_I2C_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI06_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI06_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI06_USI_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI06_USI_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC1_USI06_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC1_USI06_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI07_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI07_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI07_USI_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI07_USI_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC1_USI07_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC1_USI07_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI08_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI08_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI08_USI_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI08_USI_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC1_USI08_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC1_USI08_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI09_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI09_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI09_USI_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI09_USI_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC1_USI09_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC1_USI09_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC1_USI10_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC1_USI10_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC1_USI11_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC1_USI11_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_SPI_CAM0_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_SPI_CAM0_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_SPI_CAM0_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC1_SPI_CAM0_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC1_SPI_CAM0_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC1_SPI_CAM0_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM0_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM0_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM0_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM0_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC1_I2C_CAM0_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC1_I2C_CAM0_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM1_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM1_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM1_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM1_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC1_I2C_CAM1_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC1_I2C_CAM1_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM2_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM2_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM2_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM2_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC1_I2C_CAM2_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC1_I2C_CAM2_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM3_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM3_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM3_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC1_I2C_CAM3_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC1_I2C_CAM3_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC1_I2C_CAM3_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC1_USI16_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC1_USI16_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI17_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI17_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI17_USI_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI17_USI_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIC1_USI17_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIC1_USI17_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERIS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERIS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VRA2_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_VRA2_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VRA2_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_VRA2_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_VRA2_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_VRA2_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VRA2_STR_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_VRA2_STR_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VRA2_STR_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_VRA2_STR_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_VRA2_STR_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_VRA2_STR_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VTS_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_VTS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VTS_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_VTS_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_VTS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_VTS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VTS_RCO_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_VTS_RCO_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VTS_RCO_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_VTS_RCO_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_VTS_RCO_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_VTS_RCO_USER),
	SFR_ACCESS(CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIS_GIC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERIS_GIC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIS_GIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERIS_GIC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VTS_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VTS_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMGP_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMGP_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_PLL_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_AUD_PLL),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_PLL_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_PLL),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_PLL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_PLL),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_AUDIF_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_AUDIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_AUDIF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_AUDIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_AUDIF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_AUDIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_ATCLK_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_AUD_CPU_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_ATCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_CPU_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_CPU_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DSIF_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_DSIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DSIF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_DSIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DSIF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_DSIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF0_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF1_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF2_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF3_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_UAIF3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF3_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_AUD_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUSP_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_AUD_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DMIC_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_AUD_DMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DMIC_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_DMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DMIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_DMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CNT_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_CNT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CNT_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_CNT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CNT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_CNT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_MCLK_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_AUD_MCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_MCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_MCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_MCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_MCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUSC_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_BUSC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUSC_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_BUSC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUSC_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_BUSC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP0_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_I2C_CMGP0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_I2C_CMGP0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_I2C_CMGP0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP1_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_USI_CMGP1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_USI_CMGP1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_USI_CMGP1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP0_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_USI_CMGP0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_USI_CMGP0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_USI_CMGP0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP2_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_USI_CMGP2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_USI_CMGP2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_USI_CMGP2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP3_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_USI_CMGP3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP3_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_USI_CMGP3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_USI_CMGP3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_ADC_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_ADC_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_ADC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP1_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_I2C_CMGP1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_I2C_CMGP1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_I2C_CMGP1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP2_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_I2C_CMGP2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_I2C_CMGP2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_I2C_CMGP2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP3_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_I2C_CMGP3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP3_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_I2C_CMGP3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_I2C_CMGP3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CMGP_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_APM_BUS_DIVRATIO, 0, 2, CLK_CON_DIV_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_APM_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED0_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV2_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED0_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED0_DIV2),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIS_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIS_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS0_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS0_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_DPU_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_DPU_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED1_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV2_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED1_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED1_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED2_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED2_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED2_DIV2_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED2_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED2_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED2_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED3_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED3_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED3_DIV2_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED3_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED3_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED3_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED4_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED4_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED4_DIV2_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED4_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED4_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED4_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV4_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED0_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV4_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED0_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED0_DIV4),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_MFC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_MFC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_G2D_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_G2D_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS0A_USB31DRD_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_FSYS0A_USB31DRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS0A_USB31DRD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS0A_USB31DRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS0A_USB31DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS0A_USB31DRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS1_UFS_EMBD_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_FSYS1_UFS_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS1_UFS_EMBD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS1_UFS_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS1_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS1_UFS_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DSPM_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DSPM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DSPM_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DSPM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DSPM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DSPM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUSC_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_BUSC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUSC_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_BUSC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUSC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_BUSC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ISPPRE_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_ISPPRE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ISPPRE_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_ISPPRE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ISPPRE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_ISPPRE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ISPLP_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_ISPLP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ISPLP_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_ISPLP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ISPLP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_ISPLP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ISPHQ_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_ISPHQ_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ISPHQ_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_ISPHQ_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ISPHQ_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_ISPHQ_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUD_CPU_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUD_CPU_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_MSCL_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_MSCL_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HPM_DIVRATIO, 0, 2, CLK_CON_DIV_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HPM_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK0_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK0_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK1_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK1_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK2_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK2_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK3_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK3_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_IVA_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_IVA_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_IVA_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_IVA_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_IVA_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_IVA_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS1_UFS_CARD_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_FSYS1_UFS_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS1_UFS_CARD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS1_UFS_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS1_UFS_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS1_UFS_CARD),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV4_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED1_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV4_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED1_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED1_DIV4),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS0_DPGTC_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_FSYS0_DPGTC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS0_DPGTC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS0_DPGTC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS0_DPGTC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS0_DPGTC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMU_CMUREF_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMU_CMUREF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NPU0_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_NPU0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NPU0_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_NPU0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NPU0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_NPU0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_WFD_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MFC_WFD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_WFD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MFC_WFD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MFC_WFD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_BUSP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_BUSP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_IP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_IP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_IP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_IP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NPU1_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_NPU1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NPU1_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_NPU1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NPU1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_NPU1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ISPLP_GDC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_ISPLP_GDC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ISPLP_GDC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_ISPLP_GDC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ISPLP_GDC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_ISPLP_GDC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DSPS_AUD_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DSPS_AUD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DSPS_AUD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DSPS_AUD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DSPS_AUD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DSPS_AUD),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV3_DIVRATIO, 0, 2, CLK_CON_DIV_PLL_SHARED1_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV3_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED1_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED1_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV3_DIVRATIO, 0, 2, CLK_CON_DIV_PLL_SHARED0_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV3_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED0_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED0_DIV3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_DPU_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLKCMU_DPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_DPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLKCMU_DPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_DPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLKCMU_DPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS0A_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_FSYS0A_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS0A_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS0A_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS0A_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS0A_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DSPM_BUS_OTF_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DSPM_BUS_OTF),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DSPM_BUS_OTF_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DSPM_BUS_OTF),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DSPM_BUS_OTF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DSPM_BUS_OTF),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VRA2_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_VRA2_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VRA2_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_VRA2_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VRA2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_VRA2_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK4_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK4_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMU_BOOST_DIVRATIO, 0, 2, CLK_CON_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMU_BOOST_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VRA2_STR_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_VRA2_STR),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VRA2_STR_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_VRA2_STR),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VRA2_STR_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_VRA2_STR),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CORE_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CORE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CORE_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CORE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CORE_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CORE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_PCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CPUCL2_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_PCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL2_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL2_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_PCLKDBG_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CPUCL2_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_PCLKDBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL2_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL2_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER2_AMCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER2_AMCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER2_AMCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER2_AMCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER2_AMCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER2_AMCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSPM_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DSPM_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSPM_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DSPM_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSPM_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DSPM_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSPS_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DSPS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSPS_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DSPS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSPS_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DSPS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_FSYS1_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_FSYS1_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_FSYS1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G2D_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_G2D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G2D_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G2D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G2D_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G2D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_G3D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ISPHQ_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_ISPHQ_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ISPHQ_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_ISPHQ_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ISPHQ_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_ISPHQ_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ISPLP_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_ISPLP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ISPLP_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_ISPLP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ISPLP_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_ISPLP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ISPPRE_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_ISPPRE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ISPPRE_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_ISPPRE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ISPPRE_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_ISPPRE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_IVA_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_IVA_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_IVA_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_IVA_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_IVA_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_IVA_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_IVA_DEBUG_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_IVA_DEBUG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_IVA_DEBUG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_IVA_DEBUG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_IVA_DEBUG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_IVA_DEBUG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFC_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MFC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFC_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MFC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFC_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MFC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MIF_PRE_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MIF_PRE),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MIF_PRE_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MIF_PRE),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MIF_PRE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MIF_PRE),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MIF1_PRE_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MIF1_PRE),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MIF1_PRE_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MIF1_PRE),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MIF1_PRE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MIF1_PRE),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MIF2_PRE_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MIF2_PRE),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MIF2_PRE_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MIF2_PRE),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MIF2_PRE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MIF2_PRE),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MIF3_PRE_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MIF3_PRE),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MIF3_PRE_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MIF3_PRE),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MIF3_PRE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MIF3_PRE),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU0_BUSP_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_NPU0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU0_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NPU0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU0_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NPU0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU0_CPU_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_NPU0_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU0_CPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NPU0_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU0_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NPU0_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU1_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_NPU1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU1_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NPU1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU1_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NPU1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI12_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI12_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI12_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI12_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI12_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI12_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM0_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM1_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM2_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM3_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM3_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_I2C_CAM3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_SPI_CAM0_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_SPI_CAM0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_SPI_CAM0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_SPI_CAM0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_SPI_CAM0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_SPI_CAM0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VRA2_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_VRA2_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VRA2_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VRA2_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VRA2_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VRA2_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIVRATIO, 0, 6, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_DIVRATIO, 0, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_DIV2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_DIV2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_DIV2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_DIV2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_CPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL2_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL2_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_BUSD_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D_BUSD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D_BUSD),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_ATB_T0_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_ATB_T0_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_ATB_T0_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_ATB_T0_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_ATB_T0_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_ATB_T0_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_AUD_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_AUD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_AUD_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_AUD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_AUD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_AUD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_AUD_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_AUD_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_AUD_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_AUD_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_AUD_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_AUD_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_DMIC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_DMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_DMIC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_DMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_DMIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_DMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_TREX_AUD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_TREX_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_TREX_AUD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_TREX_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_TREX_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_TREX_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WRAP2_CONV_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WRAP2_CONV_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WRAP2_CONV_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WRAP2_CONV_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WRAP2_CONV_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WRAP2_CONV_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_XIU_P_AUD_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_XIU_P_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_XIU_P_AUD_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_XIU_P_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_XIU_P_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_XIU_P_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI2APB_AUD_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI2APB_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI2APB_AUD_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI2APB_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI2APB_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI2APB_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_ATB_T1_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_ATB_T1_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_ATB_T1_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_ATB_T1_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_ATB_T1_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_ATB_T1_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSCP0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSCP0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSCP0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSCP0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSCP0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSCP0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSC_TDP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSC_TDP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSC_TDP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSC_TDP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSC_TDP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSC_TDP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D0_BUSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D0_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D0_BUSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D0_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D0_BUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D0_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_ASYNCSFR_WR_SMC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_ASYNCSFR_WR_SMC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_ASYNCSFR_WR_SMC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_ASYNCSFR_WR_SMC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_ASYNCSFR_WR_SMC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_ASYNCSFR_WR_SMC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_IVASC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_IVASC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_IVASC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_IVASC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_IVASC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_IVASC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_IVA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_IVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_IVA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_IVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_IVA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_IVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPPRE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPPRE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPPRE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ISPLP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ISPLP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ISPLP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPPRE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPPRE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPPRE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DSPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DSPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DSPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPHQ_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPHQ_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPHQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPLP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPLP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPLP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_IVA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_IVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_IVA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_IVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_IVA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_IVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ISPLP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ISPLP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ISPLP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_DSPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_DSPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_DSPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_DSPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_DSPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_DSPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPHQ_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPHQ_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPHQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_RB_BUSC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_RB_BUSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_RB_BUSC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_RB_BUSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_RB_BUSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_RB_BUSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_RB_BUSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_RB_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_RB_BUSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_RB_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_RB_BUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_RB_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_PPFW_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_PPFW_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_PPFW_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_PPFW_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_PPFW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_PPFW_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_WRAP2_CONV_BUSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_WRAP2_CONV_BUSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_WRAP2_CONV_BUSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_WRAP2_CONV_BUSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_WRAP2_CONV_BUSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_WRAP2_CONV_BUSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_PDMA0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_PDMA0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_PDMA0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_PDMA0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_PDMA0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_PDMA0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D0_BUSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D0_BUSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D0_BUSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D0_BUSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D0_BUSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D0_BUSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_ACLK_BUSC_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_ACLK_BUSC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_ACLK_BUSC_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_ACLK_BUSC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_ACLK_BUSC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_ACLK_BUSC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_PCLK_BUSC_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_PCLK_BUSC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_PCLK_BUSC_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_PCLK_BUSC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_PCLK_BUSC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSC_IPCLKPORT_PCLK_BUSC),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUSC_UID_HPM_BUSC_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BUSC_UID_HPM_BUSC_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUSC_UID_HPM_BUSC_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BUSC_UID_HPM_BUSC_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUSC_UID_HPM_BUSC_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BUSC_UID_HPM_BUSC_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BUSIF_HPMBUSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BUSIF_HPMBUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BUSIF_HPMBUSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BUSIF_HPMBUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BUSIF_HPMBUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BUSIF_HPMBUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_PDMA0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_PDMA0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SBIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SBIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SBIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SBIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SBIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SBIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SPDMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SPDMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_DIT_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_DIT_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_DIT_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_DIT_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_DIT_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_DIT_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_DIT_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_DIT_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_DIT_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_DIT_IPCLKPORT_ICLKL2A_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_DIT_IPCLKPORT_ICLKL2A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_DIT_IPCLKPORT_ICLKL2A_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_DIT_IPCLKPORT_ICLKL2A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_DIT_IPCLKPORT_ICLKL2A_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_DIT_IPCLKPORT_ICLKL2A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK_SECURE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK_SECURE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK_SECURE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK_PPFW_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK_PPFW),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK_PPFW_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK_PPFW),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK_PPFW_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_MMCACHE_IPCLKPORT_PCLK_PPFW),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D1_BUSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D1_BUSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D1_BUSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D1_BUSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D1_BUSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D1_BUSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D1_BUSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D1_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D1_BUSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D1_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D1_BUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D1_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSCP1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSCP1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSCP1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSCP1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSCP1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI2APB_BUSCP1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SPDMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SPDMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SPDMA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SPDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SPDMA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SPDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SPDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SPDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_PDMA0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_PDMA0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_PDMA0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_PDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_PDMA0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_PDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_PDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_PDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI_US_64TO128_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI_US_64TO128_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI_US_64TO128_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI_US_64TO128_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI_US_64TO128_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AXI_US_64TO128_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_NPU_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_NPU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_NPU_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_NPU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_NPU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_NPU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_VRA2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_VRA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_VRA2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_VRA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_VRA2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_VRA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_DTZPC_CMGP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_DTZPC_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_DTZPC_CMGP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_DTZPC_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_DTZPC_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_DTZPC_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0A_USB31DRD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0A_USB31DRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0A_USB31DRD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0A_USB31DRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0A_USB31DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0A_USB31DRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS1_UFS_EMBD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS1_UFS_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS1_UFS_EMBD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS1_UFS_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS1_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS1_UFS_EMBD),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_FSYS1_BUS_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_FSYS1_BUS_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_FSYS1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DSPM_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DSPM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DSPM_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DSPM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DSPM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DSPM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ISPPRE_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_ISPPRE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ISPPRE_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_ISPPRE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ISPPRE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_ISPPRE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ISPLP_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_ISPLP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ISPLP_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_ISPLP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ISPLP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_ISPLP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ISPHQ_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_ISPHQ_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ISPHQ_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_ISPHQ_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ISPHQ_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_ISPHQ_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HPM_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HPM_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS1_PCIE_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS1_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS1_PCIE_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS1_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS1_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS1_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_IVA_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_IVA_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_IVA_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_IVA_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_IVA_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_IVA_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS1_UFS_CARD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS1_UFS_CARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS1_UFS_CARD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS1_UFS_CARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS1_UFS_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS1_UFS_CARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0_DPGTC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0_DPGTC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0_DPGTC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0_DPGTC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0_DPGTC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0_DPGTC),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MODEM_SHARED0_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_MODEM_SHARED0),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MODEM_SHARED0_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_MODEM_SHARED0),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MODEM_SHARED0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_MODEM_SHARED0),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MODEM_SHARED1_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_MODEM_SHARED1),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MODEM_SHARED1_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_MODEM_SHARED1),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MODEM_SHARED1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_MODEM_SHARED1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NPU0_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_NPU0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NPU0_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_NPU0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NPU0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_NPU0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_WFD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_WFD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_WFD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NPU1_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_NPU1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NPU1_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_NPU1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NPU1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_NPU1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0A_USBDP_DEBUG_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0A_USBDP_DEBUG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0A_USBDP_DEBUG_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0A_USBDP_DEBUG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0A_USBDP_DEBUG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0A_USBDP_DEBUG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ISPLP_GDC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_ISPLP_GDC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ISPLP_GDC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_ISPLP_GDC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ISPLP_GDC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_ISPLP_GDC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DSPS_AUD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DSPS_AUD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DSPS_AUD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DSPS_AUD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DSPS_AUD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DSPS_AUD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0A_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0A_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0A_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0A_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0A_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0A_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS_OTF_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_BUS_OTF),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS_OTF_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_BUS_OTF),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS_OTF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_BUS_OTF),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VRA2_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_VRA2_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VRA2_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_VRA2_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VRA2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_VRA2_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_NPU0_CPU_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_NPU0_CPU),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_NPU0_CPU_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_NPU0_CPU),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_NPU0_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_NPU0_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VRA2_STR_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_VRA2_STR),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VRA2_STR_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_VRA2_STR),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VRA2_STR_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_VRA2_STR),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G2_DMC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G2_DMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G2_DMC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G2_DMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G2_DMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G2_DMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G3_DMC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G3_DMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G3_DMC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G3_DMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G3_DMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G3_DMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_TP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_TP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_TP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_TP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_TP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_TP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPFW_G3D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPFW_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPFW_G3D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPFW_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPFW_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPFW_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_CP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_CP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_CP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_CP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_CP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_CP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_HPM_CORE_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_HPM_CORE_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_HPM_CORE_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_HPM_CORE_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_HPM_CORE_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_HPM_CORE_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BUSIF_HPMCORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BUSIF_HPMCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BUSIF_HPMCORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BUSIF_HPMCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BUSIF_HPMCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BUSIF_HPMCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D0_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D0_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D0_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D1_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D1_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D1_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D2_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D2_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D2_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D3_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D3_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D3_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_PPFW_G3D_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_PPFW_G3D_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_PPFW_G3D_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_PPFW_G3D_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_PPFW_G3D_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_PPFW_G3D_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_PPFW_G3D_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_PPFW_G3D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_PPFW_G3D_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_PPFW_G3D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_PPFW_G3D_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_PPFW_G3D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_CP_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_CP_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_CP_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_CP_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_CP_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_CP_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_P_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_P_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BPS_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_P_CORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_P_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_P_CORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_P_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_P_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_P_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_CP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_CP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_CP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_CP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_CP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_CP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_CORE_2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_CPUCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_CPUCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BUSIF_HPMCPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BUSIF_HPMCPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BUSIF_HPMCPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BUSIF_HPMCPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BUSIF_HPMCPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BUSIF_HPMCPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_P_CSSYS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_P_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_P_CSSYS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_P_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_P_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_P_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_BUSIF_HPMCPUCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_BUSIF_HPMCPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_BUSIF_HPMCPUCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_BUSIF_HPMCPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_BUSIF_HPMCPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_BUSIF_HPMCPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_0_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_0_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_0_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_0_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_0_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_0_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL2_CPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CPUCL2_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL2_CPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CPUCL2_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL2_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CPUCL2_CPU),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLKDBG_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLKDBG_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_AXI2APB_CPUCL2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_AXI2APB_CPUCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_AXI2APB_CPUCL2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_AXI2APB_CPUCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_AXI2APB_CPUCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_AXI2APB_CPUCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_1_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_1_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_1_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_1_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_1_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_1_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_2_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_2_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_2_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_2_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_2_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_2_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD0_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD0_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD0_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD0_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD1_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD1_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD1_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD1_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AXI2APB_DPUP1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AXI2APB_DPUP1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AXI2APB_DPUP1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AXI2APB_DPUP1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AXI2APB_DPUP1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AXI2APB_DPUP1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AXI2APB_DPUP0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AXI2APB_DPUP0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AXI2APB_DPUP0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AXI2APB_DPUP0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AXI2APB_DPUP0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AXI2APB_DPUP0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_XIU_P_DPU_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_XIU_P_DPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_XIU_P_DPU_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_XIU_P_DPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_XIU_P_DPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_XIU_P_DPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON1_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON1_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON1_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MIPI_DSIM1_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MIPI_DSIM1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MIPI_DSIM1_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MIPI_DSIM1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MIPI_DSIM1_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MIPI_DSIM1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPP_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPP_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPP_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPP_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPP_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPP_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPP_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPP_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD2_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD2_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD2_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD2_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD2_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD2_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_BTM_DPUD2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_WB_MUX_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_WB_MUX_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_WB_MUX_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_WB_MUX_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_WB_MUX_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_WB_MUX_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_WB_MUX_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_WB_MUX_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_WB_MUX_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_WB_MUX_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_WB_MUX_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_WB_MUX_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MIPI_DSIM0_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MIPI_DSIM0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MIPI_DSIM0_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MIPI_DSIM0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MIPI_DSIM0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MIPI_DSIM0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON2_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON2_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON2_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON2_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON2_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_S_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_S_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_S_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_S_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_S_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD0_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_S_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_S_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_S_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_S_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_S_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD1_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_S_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_S_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_S_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_S_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_S_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SYSMMU_DPUD2_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_WRAPPER_FOR_S5I6280_HSI_DCPHY_COMBO_TOP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_WRAPPER_FOR_S5I6280_HSI_DCPHY_COMBO_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_WRAPPER_FOR_S5I6280_HSI_DCPHY_COMBO_TOP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_WRAPPER_FOR_S5I6280_HSI_DCPHY_COMBO_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_WRAPPER_FOR_S5I6280_HSI_DCPHY_COMBO_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_WRAPPER_FOR_S5I6280_HSI_DCPHY_COMBO_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_PGEN_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_PGEN_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_PGEN_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_PGEN_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_PGEN_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_PGEN_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_PGEN_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_PGEN_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_PGEN_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_PGEN_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_PGEN_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_PGEN_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MCD_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MCD_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MCD_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MCD_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MCD_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MCD_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MCD_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MCD_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MCD_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MCD_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MCD_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_MCD_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DSPM_UID_DSPM_CMU_DSPM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DSPM_UID_DSPM_CMU_DSPM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DSPM_UID_DSPM_CMU_DSPM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DSPM_UID_DSPM_CMU_DSPM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DSPM_UID_DSPM_CMU_DSPM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DSPM_UID_DSPM_CMU_DSPM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSREG_DSPM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSREG_DSPM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSREG_DSPM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSREG_DSPM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSREG_DSPM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSREG_DSPM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AXI2APB_DSPM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AXI2APB_DSPM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AXI2APB_DSPM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AXI2APB_DSPM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AXI2APB_DSPM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AXI2APB_DSPM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSMMU_DSPM0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSMMU_DSPM0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSMMU_DSPM0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSMMU_DSPM0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSMMU_DSPM0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSMMU_DSPM0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM0_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM0_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_P_DSPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_P_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_P_DSPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_P_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_P_DSPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_P_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM0_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM0_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_ACEL_D0_DSPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_ACEL_D0_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_ACEL_D0_DSPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_ACEL_D0_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_ACEL_D0_DSPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_ACEL_D0_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_P_IVADSPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_P_IVADSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_P_IVADSPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_P_IVADSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_P_IVADSPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_P_IVADSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_P_DSPMIVA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_P_DSPMIVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_P_DSPMIVA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_P_DSPMIVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_P_DSPMIVA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_P_DSPMIVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_WRAP2_CONV_DSPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_WRAP2_CONV_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_WRAP2_CONV_DSPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_WRAP2_CONV_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_WRAP2_CONV_DSPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_WRAP2_CONV_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM0_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM0_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM1_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM1_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM1_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM3_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM3_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM3_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM3_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM3_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM3_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM3_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM3_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM3_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM3_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM3_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM3_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_AXI_DSPM0_IPCLKPORT_ACLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_AXI_DSPM0_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_AXI_DSPM0_IPCLKPORT_ACLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_AXI_DSPM0_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_AXI_DSPM0_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_AXI_DSPM0_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_AXI_DSPM0_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_AXI_DSPM0_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_AXI_DSPM0_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_AXI_DSPM0_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_AXI_DSPM0_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_AXI_DSPM0_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM1_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM1_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM1_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM1_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_BTM_DSPM1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_ACEL_D1_DSPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_ACEL_D1_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_ACEL_D1_DSPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_ACEL_D1_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_ACEL_D1_DSPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_ACEL_D1_DSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_P_DSPMDSPS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_P_DSPMDSPS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_P_DSPMDSPS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_P_DSPMDSPS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_P_DSPMDSPS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_P_DSPMDSPS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_PPMU_DSPM1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSMMU_DSPM1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSMMU_DSPM1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSMMU_DSPM1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSMMU_DSPM1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSMMU_DSPM1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_SYSMMU_DSPM1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_DSPS_BUS_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_DSPS_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_DSPS_BUS_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_DSPS_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_DSPS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_DSPS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_ADM_APB_DSPM_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_ADM_APB_DSPM_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_ADM_APB_DSPM_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_ADM_APB_DSPM_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_ADM_APB_DSPM_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_ADM_APB_DSPM_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_D0_DSPSDSPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_D0_DSPSDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_D0_DSPSDSPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_D0_DSPSDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_D0_DSPSDSPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AXI_D0_DSPSDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_XIU_P_DSPM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_XIU_P_DSPM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_XIU_P_DSPM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_XIU_P_DSPM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_XIU_P_DSPM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_XIU_P_DSPM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_VGEN_LITE_DSPM_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_VGEN_LITE_DSPM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_VGEN_LITE_DSPM_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_VGEN_LITE_DSPM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_VGEN_LITE_DSPM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_VGEN_LITE_DSPM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM2_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM2_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM2_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM2_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM2_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_AD_APB_DSPM2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_SCORE_TS_II_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_SCORE_TS_II_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_SCORE_TS_II_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_SCORE_TS_II_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_SCORE_TS_II_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_SCORE_TS_II_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_D_TZPC_DSPM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_D_TZPC_DSPM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_D_TZPC_DSPM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_D_TZPC_DSPM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_D_TZPC_DSPM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_D_TZPC_DSPM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPPREDSPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPPREDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPPREDSPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPPREDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPPREDSPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPPREDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPLPDSPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPLPDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPLPDSPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPLPDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPLPDSPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPLPDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPHQDSPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPHQDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPHQDSPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPHQDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPHQDSPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHM_AST_ISPHQDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AST_DSPMISPPRE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AST_DSPMISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AST_DSPMISPPRE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AST_DSPMISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AST_DSPMISPPRE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AST_DSPMISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AST_DSPMISPLP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AST_DSPMISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AST_DSPMISPLP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AST_DSPMISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AST_DSPMISPLP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AST_DSPMISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSD_OTF_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSD_OTF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSD_OTF_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSD_OTF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSD_OTF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_RSTNSYNC_CLK_DSPM_BUSD_OTF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_XIU_D_DSPM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_XIU_D_DSPM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_XIU_D_DSPM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_XIU_D_DSPM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_XIU_D_DSPM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_XIU_D_DSPM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BAAW_DSPM_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_BAAW_DSPM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BAAW_DSPM_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_BAAW_DSPM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_BAAW_DSPM_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_BAAW_DSPM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_D_DSPMNPU0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_D_DSPMNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_D_DSPMNPU0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_D_DSPMNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_D_DSPMNPU0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPM_UID_LHS_AXI_D_DSPMNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DSPS_UID_DSPS_CMU_DSPS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DSPS_UID_DSPS_CMU_DSPS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DSPS_UID_DSPS_CMU_DSPS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DSPS_UID_DSPS_CMU_DSPS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DSPS_UID_DSPS_CMU_DSPS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DSPS_UID_DSPS_CMU_DSPS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_AXI2APB_DSPS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_AXI2APB_DSPS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_AXI2APB_DSPS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_AXI2APB_DSPS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_AXI2APB_DSPS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_AXI2APB_DSPS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHM_AXI_P_DSPMDSPS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHM_AXI_P_DSPMDSPS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHM_AXI_P_DSPMDSPS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHM_AXI_P_DSPMDSPS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHM_AXI_P_DSPMDSPS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHM_AXI_P_DSPMDSPS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_SYSREG_DSPS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_SYSREG_DSPS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_SYSREG_DSPS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_SYSREG_DSPS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_SYSREG_DSPS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_SYSREG_DSPS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_RSTNSYNC_CLK_DSPS_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_RSTNSYNC_CLK_DSPS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_RSTNSYNC_CLK_DSPS_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_RSTNSYNC_CLK_DSPS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_RSTNSYNC_CLK_DSPS_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_RSTNSYNC_CLK_DSPS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_RSTNSYNC_CLK_DSPS_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_RSTNSYNC_CLK_DSPS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_RSTNSYNC_CLK_DSPS_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_RSTNSYNC_CLK_DSPS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_RSTNSYNC_CLK_DSPS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_RSTNSYNC_CLK_DSPS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHS_AXI_D_DSPSIVA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHS_AXI_D_DSPSIVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHS_AXI_D_DSPSIVA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHS_AXI_D_DSPSIVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHS_AXI_D_DSPSIVA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHS_AXI_D_DSPSIVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHS_AXI_D0_DSPSDSPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHS_AXI_D0_DSPSDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHS_AXI_D0_DSPSDSPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHS_AXI_D0_DSPSDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHS_AXI_D0_DSPSDSPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHS_AXI_D0_DSPSDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_SCORE_BARON_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_SCORE_BARON_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_SCORE_BARON_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_SCORE_BARON_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_SCORE_BARON_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_SCORE_BARON_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHM_AXI_D_IVADSPS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHM_AXI_D_IVADSPS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHM_AXI_D_IVADSPS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHM_AXI_D_IVADSPS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHM_AXI_D_IVADSPS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_LHM_AXI_D_IVADSPS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_D_TZPC_DSPS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_D_TZPC_DSPS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_D_TZPC_DSPS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_D_TZPC_DSPS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_D_TZPC_DSPS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_D_TZPC_DSPS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_VGEN_LITE_DSPS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_VGEN_LITE_DSPS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_VGEN_LITE_DSPS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_VGEN_LITE_DSPS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSPS_UID_VGEN_LITE_DSPS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSPS_UID_VGEN_LITE_DSPS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D_FSYS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D_FSYS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_FSYS0_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_FSYS0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_FSYS0_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_FSYS0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_FSYS0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_FSYS0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_FSYS0_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_FSYS0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_FSYS0_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_FSYS0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_FSYS0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_FSYS0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_DP_LINK_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_DP_LINK_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_DP_LINK_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_DP_LINK_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_DP_LINK_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_DP_LINK_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_LITE_FSYS0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_LITE_FSYS0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_LITE_FSYS0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_LITE_FSYS0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_LITE_FSYS0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_LITE_FSYS0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_USB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_USB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_USB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_USB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_USB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_USB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_USB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_USB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_USB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_USB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_USB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_USB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_FSYS0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_FSYS0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_FSYS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_FSYS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_FSYS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSMMU_PCIE_GEN3A_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSMMU_PCIE_GEN3A_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSMMU_PCIE_GEN3A_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSMMU_PCIE_GEN3A_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSMMU_PCIE_GEN3A_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSMMU_PCIE_GEN3A_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSMMU_PCIE_GEN3B_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSMMU_PCIE_GEN3B_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSMMU_PCIE_GEN3B_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSMMU_PCIE_GEN3B_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSMMU_PCIE_GEN3B_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSMMU_PCIE_GEN3B_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P0_FSYS0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P0_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P0_FSYS0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P0_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P0_FSYS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P0_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_PIPE_PAL_PCIE_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_PIPE_PAL_PCIE_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_PIPE_PAL_PCIE_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_1_I_DRIVER_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_1_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_1_I_DRIVER_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_1_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_1_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_1_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_PLL_REF_CLK_IN_SYSPLL_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_PLL_REF_CLK_IN_SYSPLL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_PLL_REF_CLK_IN_SYSPLL_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_PLL_REF_CLK_IN_SYSPLL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_PLL_REF_CLK_IN_SYSPLL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_PLL_REF_CLK_IN_SYSPLL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_1_PHY_REFCLK_IN_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_1_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_1_PHY_REFCLK_IN_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_1_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_1_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_1_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_MK_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_APB_PCLK_0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_APB_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_APB_PCLK_0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_APB_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_APB_PCLK_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_APB_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_LN0_APB_PCLK_0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_LN0_APB_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_LN0_APB_PCLK_0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_LN0_APB_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_LN0_APB_PCLK_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_LN0_APB_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_LN1_APB_PCLK_0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_LN1_APB_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_LN1_APB_PCLK_0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_LN1_APB_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_LN1_APB_PCLK_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_IPCLKPORT_IEEE1500_WRAPPER_FOR_QCHANNEL_WRAPPER_FOR_PCIE_PHY_TOP_X2_INST_0_I_LN1_APB_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0A_UID_FSYS0A_CMU_FSYS0A_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS0A_UID_FSYS0A_CMU_FSYS0A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0A_UID_FSYS0A_CMU_FSYS0A_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS0A_UID_FSYS0A_CMU_FSYS0A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0A_UID_FSYS0A_CMU_FSYS0A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS0A_UID_FSYS0A_CMU_FSYS0A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_BUS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_BUS_PHYCTRL_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_BUS_PHYCTRL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_BUS_PHYCTRL_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_BUS_PHYCTRL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_BUS_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_BUS_PHYCTRL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_LHM_AXI_P_USB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_LHM_AXI_P_USB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_LHM_AXI_P_USB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_LHM_AXI_P_USB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_LHM_AXI_P_USB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_LHM_AXI_P_USB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_LHS_AXI_D_USB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_LHS_AXI_D_USB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_LHS_AXI_D_USB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_LHS_AXI_D_USB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_LHS_AXI_D_USB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_LHS_AXI_D_USB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_RSTNSYNC_CLK_FSYS0A_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_RSTNSYNC_CLK_FSYS0A_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_RSTNSYNC_CLK_FSYS0A_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_RSTNSYNC_CLK_FSYS0A_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_RSTNSYNC_CLK_FSYS0A_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0A_UID_RSTNSYNC_CLK_FSYS0A_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SSS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SSS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSMMU_FSYS1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSMMU_FSYS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSMMU_FSYS1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSMMU_FSYS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSMMU_FSYS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSMMU_FSYS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PUF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PUF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_RTIC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_RTIC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_RTIC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_RTIC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_SSS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_SSS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_SSS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_SSS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_SSS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_SSS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_SSS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_SSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_SSS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_SSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_SSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_QE_SSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BAAW_SSS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BAAW_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BAAW_SSS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BAAW_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BAAW_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BAAW_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SSS_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SSS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SSS_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SSS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SSS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SSS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AXI2APB_G2DP0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AXI2APB_G2DP0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AXI2APB_G2DP0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AXI2APB_G2DP0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AXI2APB_G2DP0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AXI2APB_G2DP0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_P_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_P_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_P_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_P_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_P_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_P_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AXI2APB_G2DP1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AXI2APB_G2DP1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AXI2APB_G2DP1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AXI2APB_G2DP1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AXI2APB_G2DP1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AXI2APB_G2DP1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JPEG_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JPEG_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JPEG_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JPEG_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JPEG_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JPEG_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JPEG_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JPEG_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JPEG_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JPEG_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JPEG_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JPEG_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_ASTC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_ASTC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_ASTC_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_ASTC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_ASTC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_ASTC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_ASTC_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_ASTC_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_ASTC_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_ASTC_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_ASTC_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_ASTC_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD0_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD0_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD2_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD2_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD2_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD2_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD2_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD0_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD0_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD2_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD2_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD2_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD2_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD2_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD1_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD1_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD1_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_NS_G2DD1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD1_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD1_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD1_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_SYSMMU_S_G2DD1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JSQZ_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JSQZ_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JSQZ_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JSQZ_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JSQZ_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JSQZ_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JSQZ_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JSQZ_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JSQZ_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JSQZ_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JSQZ_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_JSQZ_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D0_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D0_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D0_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D0_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D0_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D0_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_G3DSFR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_G3DSFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_G3DSFR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_G3DSFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_G3DSFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_G3DSFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_AXI2APB_G3D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_AXI2APB_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_AXI2APB_G3D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_AXI2APB_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_AXI2APB_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_AXI2APB_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_G3DSFR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_G3DSFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_G3DSFR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_G3DSFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_G3DSFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_G3DSFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D0_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D0_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D0_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D0_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D0_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D0_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D1_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D1_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D1_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D1_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D1_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D1_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D2_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D2_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D2_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D2_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D2_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D2_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D3_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D3_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D3_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D3_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D3_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PPMU_G3D3_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D0_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D0_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D0_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D0_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D0_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D0_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D1_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D1_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D1_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D1_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D1_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D1_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D2_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D2_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D2_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D2_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D2_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D2_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D3_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D3_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D3_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D3_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D3_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASB_G3D_IPCLKPORT_QE_G3D3_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_AXI_P_ISPHQ_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_AXI_P_ISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_AXI_P_ISPHQ_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_AXI_P_ISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_AXI_P_ISPHQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_AXI_P_ISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AXI_D_ISPHQ_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AXI_D_ISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AXI_D_ISPHQ_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AXI_D_ISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AXI_D_ISPHQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AXI_D_ISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_AXI2APB_BRIDGE_ISPHQ_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_AXI2APB_BRIDGE_ISPHQ_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_AXI2APB_BRIDGE_ISPHQ_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_AXI2APB_BRIDGE_ISPHQ_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_AXI2APB_BRIDGE_ISPHQ_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_AXI2APB_BRIDGE_ISPHQ_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_ISPHQ_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_ISPHQ_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_ISPHQ_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_ISPHQ_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_ISPHQ_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_ISPHQ_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_ISPHQ_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_ISPHQ_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_ISPHQ_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_ISPHQ_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_ISPHQ_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_ISPHQ_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_SYSREG_ISPHQ_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_SYSREG_ISPHQ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_SYSREG_ISPHQ_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_SYSREG_ISPHQ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_SYSREG_ISPHQ_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_SYSREG_ISPHQ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPHQ_UID_ISPHQ_CMU_ISPHQ_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPHQ_UID_ISPHQ_CMU_ISPHQ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPHQ_UID_ISPHQ_CMU_ISPHQ_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPHQ_UID_ISPHQ_CMU_ISPHQ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPHQ_UID_ISPHQ_CMU_ISPHQ_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPHQ_UID_ISPHQ_CMU_ISPHQ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_ATB_ISPPREISPHQ_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_ATB_ISPPREISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_ATB_ISPPREISPHQ_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_ATB_ISPPREISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_ATB_ISPPREISPHQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_ATB_ISPPREISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_ATB_ISPHQISPLP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_ATB_ISPHQISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_ATB_ISPHQISPLP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_ATB_ISPHQISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_ATB_ISPHQISPLP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_ATB_ISPHQISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_BTM_ISPHQ_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_BTM_ISPHQ_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_BTM_ISPHQ_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_BTM_ISPHQ_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_BTM_ISPHQ_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_BTM_ISPHQ_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_BTM_ISPHQ_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_BTM_ISPHQ_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_BTM_ISPHQ_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_BTM_ISPHQ_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_BTM_ISPHQ_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_BTM_ISPHQ_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKM_NONSECURE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKM_NONSECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKM_NONSECURE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKM_NONSECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKM_NONSECURE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKM_NONSECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKM_SECURE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKM_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKM_SECURE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKM_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKM_SECURE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKM_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKS_NONSECURE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKS_NONSECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKS_NONSECURE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKS_NONSECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKS_NONSECURE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKS_NONSECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKS_SECURE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKS_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKS_SECURE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKS_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKS_SECURE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_APB_ASYNC_TOP_SYSMMU_PCLKS_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_SYSMMU_ISPHQ_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_SYSMMU_ISPHQ_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_SYSMMU_ISPHQ_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_SYSMMU_ISPHQ_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_SYSMMU_ISPHQ_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_SYSMMU_ISPHQ_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPHQ_UID_RSTNSYNC_CLK_ISPHQ_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPHQ_UID_RSTNSYNC_CLK_ISPHQ_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPHQ_UID_RSTNSYNC_CLK_ISPHQ_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPHQ_UID_RSTNSYNC_CLK_ISPHQ_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPHQ_UID_RSTNSYNC_CLK_ISPHQ_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPHQ_UID_RSTNSYNC_CLK_ISPHQ_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPHQ_UID_RSTNSYNC_CLK_ISPHQ_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPHQ_UID_RSTNSYNC_CLK_ISPHQ_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPHQ_UID_RSTNSYNC_CLK_ISPHQ_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPHQ_UID_RSTNSYNC_CLK_ISPHQ_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPHQ_UID_RSTNSYNC_CLK_ISPHQ_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPHQ_UID_RSTNSYNC_CLK_ISPHQ_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_PPMU_ISPHQ_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_PPMU_ISPHQ_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_PPMU_ISPHQ_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_PPMU_ISPHQ_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_PPMU_ISPHQ_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_PPMU_ISPHQ_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_PPMU_ISPHQ_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_PPMU_ISPHQ_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_PPMU_ISPHQ_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_PPMU_ISPHQ_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_PPMU_ISPHQ_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_PPMU_ISPHQ_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_VGEN_LITE_ISPHQ_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_VGEN_LITE_ISPHQ_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_VGEN_LITE_ISPHQ_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_VGEN_LITE_ISPHQ_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_VGEN_LITE_ISPHQ_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_VGEN_LITE_ISPHQ_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_ATB_VO_ISPLPISPHQ_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_ATB_VO_ISPLPISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_ATB_VO_ISPLPISPHQ_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_ATB_VO_ISPLPISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_ATB_VO_ISPLPISPHQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHM_ATB_VO_ISPLPISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AST_VO_ISPHQISPPRE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AST_VO_ISPHQISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AST_VO_ISPHQISPPRE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AST_VO_ISPHQISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AST_VO_ISPHQISPPRE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AST_VO_ISPHQISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_ISPHQ_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_ISPHQ_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_ISPHQ_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_ISPHQ_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_ISPHQ_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_ISPHQ_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_ISPHQ_C2COM_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_ISPHQ_C2COM_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_ISPHQ_C2COM_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_ISPHQ_C2COM_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_ISPHQ_C2COM_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_IS_ISPHQ_IPCLKPORT_ISPHQ_C2COM_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_D_TZPC_ISPHQ_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_D_TZPC_ISPHQ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_D_TZPC_ISPHQ_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_D_TZPC_ISPHQ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_D_TZPC_ISPHQ_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_D_TZPC_ISPHQ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AST_ISPHQDSPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AST_ISPHQDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AST_ISPHQDSPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AST_ISPHQDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AST_ISPHQDSPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPHQ_UID_LHS_AST_ISPHQDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AXI_P_ISPLP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AXI_P_ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AXI_P_ISPLP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AXI_P_ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AXI_P_ISPLP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AXI_P_ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_D0_ISPLP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_D0_ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_D0_ISPLP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_D0_ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_D0_ISPLP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_D0_ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP0_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP0_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_D_ISPLP_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_D_ISPLP_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_D_ISPLP_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_D_ISPLP_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_D_ISPLP_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_D_ISPLP_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_SYSMMU_ISPLP0_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_SYSMMU_ISPLP0_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_SYSMMU_ISPLP0_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_SYSMMU_ISPLP0_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_SYSMMU_ISPLP0_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_SYSMMU_ISPLP0_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP0_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP0_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP0_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP0_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP0_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP0_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP0_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP0_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_ISPLP_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_ISPLP_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_ISPLP_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_ISPLP_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_ISPLP_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_ISPLP_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP0_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP0_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP0_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP0_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP0_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP0_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_ISPLP_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_ISPLP_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_ISPLP_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_ISPLP_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_ISPLP_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_ISPLP_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_SYSREG_ISPLP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_SYSREG_ISPLP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_SYSREG_ISPLP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_SYSREG_ISPLP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_SYSREG_ISPLP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_SYSREG_ISPLP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPLP_UID_ISPLP_CMU_ISPLP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPLP_UID_ISPLP_CMU_ISPLP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPLP_UID_ISPLP_CMU_ISPLP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPLP_UID_ISPLP_CMU_ISPLP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPLP_UID_ISPLP_CMU_ISPLP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPLP_UID_ISPLP_CMU_ISPLP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_ISPLP_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_ISPLP_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_ISPLP_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_ISPLP_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_ISPLP_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_ISPLP_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP1_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP1_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP1_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP1_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_BTM_ISPLP1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_D1_ISPLP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_D1_ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_D1_ISPLP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_D1_ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_D1_ISPLP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_D1_ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_ATB_ISPHQISPLP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_ATB_ISPHQISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_ATB_ISPHQISPLP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_ATB_ISPHQISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_ATB_ISPHQISPLP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_ATB_ISPHQISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AST_VO_ISPPREISPLP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AST_VO_ISPPREISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AST_VO_ISPPREISPLP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AST_VO_ISPPREISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AST_VO_ISPPREISPLP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AST_VO_ISPPREISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_ATB_ISPPREISPLP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_ATB_ISPPREISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_ATB_ISPPREISPLP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_ATB_ISPPREISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_ATB_ISPPREISPLP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_ATB_ISPPREISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP1_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP1_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP1_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP1_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP1_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP1_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP1_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP1_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP1_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP1_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP1_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_PPMU_ISPLP1_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_SYSMMU_ISPLP1_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_SYSMMU_ISPLP1_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_SYSMMU_ISPLP1_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_SYSMMU_ISPLP1_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_SYSMMU_ISPLP1_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_SYSMMU_ISPLP1_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_ISPLP_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_ISPLP_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_ISPLP_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_ISPLP_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_ISPLP_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_ISPLP_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_P_ISPLP_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_P_ISPLP_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_P_ISPLP_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_P_ISPLP_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_P_ISPLP_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_P_ISPLP_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_VGEN_LITE_ISPLP_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_VGEN_LITE_ISPLP_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_VGEN_LITE_ISPLP_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_VGEN_LITE_ISPLP_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_VGEN_LITE_ISPLP_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_VGEN_LITE_ISPLP_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_GDC_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_GDC_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_GDC_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_GDC_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_GDC_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_GDC_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_GDC_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_GDC_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_GDC_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_GDC_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_GDC_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_QE_GDC_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_ATB_VO_ISPLPISPHQ_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_ATB_VO_ISPLPISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_ATB_VO_ISPLPISPHQ_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_ATB_VO_ISPLPISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_ATB_VO_ISPLPISPHQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_ATB_VO_ISPLPISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_ISPLP_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_ISPLP_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_ISPLP_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_ISPLP_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_ISPLP_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_ISPLP_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_ISPLP_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_ISPLP_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_ISPLP_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_ISPLP_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_ISPLP_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_ISPLP_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_MC_SCALER_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_MC_SCALER_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_MC_SCALER_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_MC_SCALER_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_MC_SCALER_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_MC_SCALER_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_GDC_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_GDC_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_GDC_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_GDC_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_GDC_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_GDC_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_ASYNCM_GDC_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_ASYNCM_GDC_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_ASYNCM_GDC_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_ASYNCM_GDC_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_ASYNCM_GDC_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_ASYNCM_GDC_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_ASYNCS_GDC_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_ASYNCS_GDC_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_ASYNCS_GDC_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_ASYNCS_GDC_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_ASYNCS_GDC_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_XIU_ASYNCS_GDC_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_GDC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_GDC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_GDC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_RSTNSYNC_CLK_ISPLP_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_D_TZPC_ISPLP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_D_TZPC_ISPLP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_D_TZPC_ISPLP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_D_TZPC_ISPLP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_D_TZPC_ISPLP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_D_TZPC_ISPLP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AST_ISPLPDSPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AST_ISPLPDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AST_ISPLPDSPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AST_ISPLPDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AST_ISPLPDSPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AST_ISPLPDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AST_DSPMISPLP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AST_DSPMISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AST_DSPMISPLP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AST_DSPMISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AST_DSPMISPLP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AST_DSPMISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_P_ISPLPVRA2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_P_ISPLPVRA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_P_ISPLPVRA2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_P_ISPLPVRA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_P_ISPLPVRA2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHS_AXI_P_ISPLPVRA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AXI_D_VRA2ISPLP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AXI_D_VRA2ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AXI_D_VRA2ISPLP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AXI_D_VRA2ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AXI_D_VRA2ISPLP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_LHM_AXI_D_VRA2ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_GDC_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_GDC_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_GDC_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_GDC_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_GDC_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_GDC_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_GDC_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_GDC_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_GDC_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_GDC_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_GDC_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPLP_UID_IS_ISPLP_IPCLKPORT_APB_ASYNC_TOP_GDC_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_APB_ASYNC_TOP_3AA0_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_APB_ASYNC_TOP_3AA0_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_APB_ASYNC_TOP_3AA0_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_APB_ASYNC_TOP_3AA0_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_APB_ASYNC_TOP_3AA0_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_APB_ASYNC_TOP_3AA0_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_PPMU_ISPPRE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_PPMU_ISPPRE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_PPMU_ISPPRE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_PPMU_ISPPRE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_PPMU_ISPPRE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_PPMU_ISPPRE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_PDP_TOP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_PDP_TOP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_PDP_TOP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_PDP_TOP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_PDP_TOP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_PDP_TOP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_3AA0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_3AA0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_3AA0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_3AA0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_3AA0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_3AA0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AXI_D_ISPPRE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AXI_D_ISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AXI_D_ISPPRE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AXI_D_ISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AXI_D_ISPPRE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AXI_D_ISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_PDP_TOP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_PDP_TOP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_PDP_TOP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_PDP_TOP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_PDP_TOP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_PDP_TOP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_3AA0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_3AA0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_3AA0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_3AA0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_3AA0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_3AA0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AXI_P_ISPPRE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AXI_P_ISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AXI_P_ISPPRE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AXI_P_ISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AXI_P_ISPPRE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AXI_P_ISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_SYSMMU_ISPPRE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_SYSMMU_ISPPRE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_SYSMMU_ISPPRE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_SYSMMU_ISPPRE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_SYSMMU_ISPPRE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_SYSMMU_ISPPRE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_XIU_D_ISPPRE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_XIU_D_ISPPRE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_XIU_D_ISPPRE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_XIU_D_ISPPRE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_XIU_D_ISPPRE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_XIU_D_ISPPRE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_SYSREG_ISPPRE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_SYSREG_ISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_SYSREG_ISPPRE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_SYSREG_ISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_SYSREG_ISPPRE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_SYSREG_ISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPPRE_UID_ISPPRE_CMU_ISPPRE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPPRE_UID_ISPPRE_CMU_ISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPPRE_UID_ISPPRE_CMU_ISPPRE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPPRE_UID_ISPPRE_CMU_ISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPPRE_UID_ISPPRE_CMU_ISPPRE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPPRE_UID_ISPPRE_CMU_ISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_3AA1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_3AA1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_3AA1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_3AA1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_3AA1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_3AA1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_3AA1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_3AA1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_3AA1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_3AA1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_3AA1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_3AA1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_ATB_ISPPREISPLP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_ATB_ISPPREISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_ATB_ISPPREISPLP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_ATB_ISPPREISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_ATB_ISPPREISPLP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_ATB_ISPPREISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_ATB_ISPPREISPHQ_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_ATB_ISPPREISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_ATB_ISPPREISPHQ_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_ATB_ISPPREISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_ATB_ISPPREISPHQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_ATB_ISPPREISPHQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_APB_ASYNC_TOP_3AA0_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_APB_ASYNC_TOP_3AA0_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_APB_ASYNC_TOP_3AA0_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_APB_ASYNC_TOP_3AA0_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_APB_ASYNC_TOP_3AA0_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_APB_ASYNC_TOP_3AA0_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_3AA0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_3AA0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_3AA0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_3AA0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_3AA0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_3AA0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_3AA1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_3AA1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_3AA1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_3AA1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_3AA1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_3AA1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_CORE_TOP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_CORE_TOP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_CORE_TOP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_CORE_TOP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_CORE_TOP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_CORE_TOP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_DMA_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_DMA_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_DMA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_CSISX4_PDP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_CSISX4_PDP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_CSISX4_PDP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_CSISX4_PDP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_CSISX4_PDP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_CSISX4_PDP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_CSISX4_PDP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_CSISX4_PDP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_CSISX4_PDP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_CSISX4_PDP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_CSISX4_PDP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_CSISX4_PDP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_D_TZPC_ISPPRE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_D_TZPC_ISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_D_TZPC_ISPPRE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_D_TZPC_ISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_D_TZPC_ISPPRE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_D_TZPC_ISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS3_1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS3_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS3_1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS3_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS3_1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSIS3_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSISX4_PDP_DMA_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSISX4_PDP_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSISX4_PDP_DMA_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSISX4_PDP_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSISX4_PDP_DMA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_CSISX4_PDP_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_XIU_P_ISPPRE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_XIU_P_ISPPRE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_XIU_P_ISPPRE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_XIU_P_ISPPRE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_XIU_P_ISPPRE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_XIU_P_ISPPRE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AST_ISPPREDSPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AST_ISPPREDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AST_ISPPREDSPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AST_ISPPREDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AST_ISPPREDSPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AST_ISPPREDSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AST_DSPMISPPRE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AST_DSPMISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AST_DSPMISPPRE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AST_DSPMISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AST_DSPMISPPRE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AST_DSPMISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PPMU_ISPPRE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PPMU_ISPPRE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PPMU_ISPPRE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PPMU_ISPPRE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PPMU_ISPPRE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PPMU_ISPPRE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BUSIF_HPMISPPRE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BUSIF_HPMISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BUSIF_HPMISPPRE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BUSIF_HPMISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BUSIF_HPMISPPRE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_BUSIF_HPMISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_RSTNSYNC_CLK_ISPPRE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPPRE_UID_HPM_ISPPRE_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPPRE_UID_HPM_ISPPRE_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPPRE_UID_HPM_ISPPRE_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPPRE_UID_HPM_ISPPRE_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPPRE_UID_HPM_ISPPRE_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPPRE_UID_HPM_ISPPRE_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_D_TZPC_ISPPRE1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_D_TZPC_ISPPRE1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_D_TZPC_ISPPRE1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_D_TZPC_ISPPRE1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_D_TZPC_ISPPRE1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_D_TZPC_ISPPRE1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_VGEN_LITE_ISPPRE2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_VPP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_VPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_VPP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_VPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_VPP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_VPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_CSISX4_PDP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_CSISX4_PDP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_CSISX4_PDP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_CSISX4_PDP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_CSISX4_PDP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_CSISX4_PDP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_3AA0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_3AA0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_3AA0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_3AA0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_3AA0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_3AA0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_3AA1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_3AA1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_3AA1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_3AA1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_3AA1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_3AA1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_AGENT_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_AGENT),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_AGENT_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_AGENT),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_AGENT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_C2CLK_AGENT),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_VPP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_VPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_VPP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_VPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_VPP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_QE_VPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_VPP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_VPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_VPP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_VPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_VPP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_PCLK_QE_VPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AST_VO_ISPPREISPLP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AST_VO_ISPPREISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AST_VO_ISPPREISPLP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AST_VO_ISPPREISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AST_VO_ISPPREISPLP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHS_AST_VO_ISPPREISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AST_VO_ISPHQISPPRE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AST_VO_ISPHQISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AST_VO_ISPHQISPPRE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AST_VO_ISPHQISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AST_VO_ISPHQISPPRE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_LHM_AST_VO_ISPHQISPPRE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_RDMA_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_RDMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_RDMA_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_RDMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_RDMA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPPRE_UID_IS_ISPPRE_IPCLKPORT_ACLK_PDP_TOP_RDMA),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_IVA_UID_IVA_CMU_IVA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_IVA_UID_IVA_CMU_IVA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_IVA_UID_IVA_CMU_IVA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_IVA_UID_IVA_CMU_IVA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_IVA_UID_IVA_CMU_IVA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_IVA_UID_IVA_CMU_IVA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_ACEL_D_IVA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_ACEL_D_IVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_ACEL_D_IVA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_ACEL_D_IVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_ACEL_D_IVA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_ACEL_D_IVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_AXI_D_IVADSPS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_AXI_D_IVADSPS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_AXI_D_IVADSPS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_AXI_D_IVADSPS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_AXI_D_IVADSPS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_AXI_D_IVADSPS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_AXI_P_IVADSPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_AXI_P_IVADSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_AXI_P_IVADSPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_AXI_P_IVADSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_AXI_P_IVADSPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHS_AXI_P_IVADSPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_P_DSPMIVA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_P_DSPMIVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_P_DSPMIVA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_P_DSPMIVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_P_DSPMIVA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_P_DSPMIVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_P_IVA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_P_IVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_P_IVA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_P_IVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_P_IVA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_P_IVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_BTM_IVA_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_BTM_IVA_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_BTM_IVA_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_BTM_IVA_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_BTM_IVA_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_BTM_IVA_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_BTM_IVA_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_BTM_IVA_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_BTM_IVA_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_BTM_IVA_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_BTM_IVA_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_BTM_IVA_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_PPMU_IVA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_PPMU_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_PPMU_IVA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_PPMU_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_PPMU_IVA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_PPMU_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_PPMU_IVA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_PPMU_IVA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_PPMU_IVA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_PPMU_IVA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_PPMU_IVA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_PPMU_IVA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_SYSMMU_IVA_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_SYSMMU_IVA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_SYSMMU_IVA_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_SYSMMU_IVA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_SYSMMU_IVA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_SYSMMU_IVA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_P_IVA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_P_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_P_IVA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_P_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_P_IVA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_P_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA0_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA0_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AXI2APB_2M_IVA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AXI2APB_2M_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AXI2APB_2M_IVA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AXI2APB_2M_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AXI2APB_2M_IVA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AXI2APB_2M_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AXI2APB_IVA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AXI2APB_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AXI2APB_IVA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AXI2APB_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AXI2APB_IVA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AXI2APB_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_SYSREG_IVA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_SYSREG_IVA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_SYSREG_IVA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_SYSREG_IVA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_SYSREG_IVA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_SYSREG_IVA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_D_IVASC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_D_IVASC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_D_IVASC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_D_IVASC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_D_IVASC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_D_IVASC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_ADM_DAP_IVA_IPCLKPORT_DAPCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_ADM_DAP_IVA_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_ADM_DAP_IVA_IPCLKPORT_DAPCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_ADM_DAP_IVA_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_ADM_DAP_IVA_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_ADM_DAP_IVA_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_D_DSPSIVA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_D_DSPSIVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_D_DSPSIVA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_D_DSPSIVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_D_DSPSIVA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_LHM_AXI_D_DSPSIVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_DEBUG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_DEBUG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_DEBUG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_DEBUG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_DEBUG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_RSTNSYNC_CLK_IVA_DEBUG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA1_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA1_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA1_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA2_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA2_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA2_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA2_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA2_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_AD_APB_IVA2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_VGEN_LITE_IVA_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_VGEN_LITE_IVA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_VGEN_LITE_IVA_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_VGEN_LITE_IVA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_VGEN_LITE_IVA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_VGEN_LITE_IVA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_IPCLKPORT_CLK_A_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_IPCLKPORT_CLK_A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_IPCLKPORT_CLK_A_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_IPCLKPORT_CLK_A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_IPCLKPORT_CLK_A_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_IPCLKPORT_CLK_A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_INTMEM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_INTMEM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_INTMEM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D0_IVA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D0_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D0_IVA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D0_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D0_IVA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D0_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D1_IVA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D1_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D1_IVA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D1_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D1_IVA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D1_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_IPCLKPORT_DAP_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_IPCLKPORT_DAP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_IPCLKPORT_DAP_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_IPCLKPORT_DAP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_IPCLKPORT_DAP_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_IVA_IPCLKPORT_DAP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_D_TZPC_IVA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_D_TZPC_IVA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_D_TZPC_IVA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_D_TZPC_IVA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_D_TZPC_IVA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_D_TZPC_IVA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D2_IVA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D2_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D2_IVA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D2_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D2_IVA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_XIU_D2_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_TREX_RB1_IVA_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_TREX_RB1_IVA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_TREX_RB1_IVA_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_TREX_RB1_IVA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_TREX_RB1_IVA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_TREX_RB1_IVA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_TREX_RB1_IVA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_TREX_RB1_IVA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_TREX_RB1_IVA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_TREX_RB1_IVA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_TREX_RB1_IVA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_TREX_RB1_IVA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_QE_IVA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_QE_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_QE_IVA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_QE_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_QE_IVA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_QE_IVA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_QE_IVA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_QE_IVA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_QE_IVA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_QE_IVA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_QE_IVA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_QE_IVA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_WRAP2_CONV_IVA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_WRAP2_CONV_IVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_WRAP2_CONV_IVA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_WRAP2_CONV_IVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IVA_UID_WRAP2_CONV_IVA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IVA_UID_WRAP2_CONV_IVA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AXI2APB_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AXI2APB_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AXI2APB_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AXI2APB_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AXI2APB_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AXI2APB_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFCD0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFCD0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFCD0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFCD0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFCD0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFCD0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFCD1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFCD1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFCD1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFCD1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFCD1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFCD1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD0_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD0_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD1_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD1_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD0_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD0_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD1_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD1_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_MFCD1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD0_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD0_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD1_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD1_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD1_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFCD1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD0_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD0_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD1_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD1_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD1_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFCD1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_MFC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_MFC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFCD2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_BUSIF_HPMMIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_BUSIF_HPMMIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_BUSIF_HPMMIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_BUSIF_HPMMIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_BUSIF_HPMMIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_BUSIF_HPMMIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_HPM_MIF_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_HPM_MIF_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_HPM_MIF_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_HPM_MIF_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_HPM_MIF_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_HPM_MIF_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_SOC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_SOC_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_SOC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_HPM_MIF1_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_HPM_MIF1_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_HPM_MIF1_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_HPM_MIF1_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_HPM_MIF1_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_HPM_MIF1_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_BUSIF_HPMMIF1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_BUSIF_HPMMIF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_BUSIF_HPMMIF1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_BUSIF_HPMMIF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_BUSIF_HPMMIF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_BUSIF_HPMMIF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_MPACE_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_MPACE_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_MPACE_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_MPACE_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_MPACE_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_MPACE_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_HPM_MIF2_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_HPM_MIF2_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_HPM_MIF2_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_HPM_MIF2_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_HPM_MIF2_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_HPM_MIF2_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_BUSIF_HPMMIF2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_BUSIF_HPMMIF2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_BUSIF_HPMMIF2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_BUSIF_HPMMIF2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_BUSIF_HPMMIF2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_BUSIF_HPMMIF2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_MPACE_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_MPACE_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_MPACE_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_MPACE_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_MPACE_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_MPACE_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_HPM_MIF3_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_HPM_MIF3_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_HPM_MIF3_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_HPM_MIF3_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_HPM_MIF3_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_HPM_MIF3_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_BUSIF_HPMMIF3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_BUSIF_HPMMIF3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_BUSIF_HPMMIF3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_BUSIF_HPMMIF3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_BUSIF_HPMMIF3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_BUSIF_HPMMIF3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_MPACE_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_MPACE_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_MPACE_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_MPACE_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_MPACE_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_MPACE_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_ACEL_D_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_ACEL_D_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_ACEL_D_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_ACEL_D_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_ACEL_D_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_ACEL_D_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_P_NPU1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_P_NPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_P_NPU1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_P_NPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_P_NPU1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_P_NPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPU0_UID_NPU0_CMU_NPU0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NPU0_UID_NPU0_CMU_NPU0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPU0_UID_NPU0_CMU_NPU0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NPU0_UID_NPU0_CMU_NPU0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPU0_UID_NPU0_CMU_NPU0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NPU0_UID_NPU0_CMU_NPU0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SI0_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SI0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SI0_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SI0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SI0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SI0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_NS_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_NS_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_NS_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_NS_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_NS_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_NS_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_NS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_NS_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_AXI2APB_NPU0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_AXI2APB_NPU0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_AXI2APB_NPU0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_AXI2APB_NPU0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_AXI2APB_NPU0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_AXI2APB_NPU0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_BTM_NPU0_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_BTM_NPU0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_BTM_NPU0_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_BTM_NPU0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_BTM_NPU0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_BTM_NPU0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_BTM_NPU0_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_BTM_NPU0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_BTM_NPU0_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_BTM_NPU0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_BTM_NPU0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_BTM_NPU0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_D_TZPC_NPU0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_D_TZPC_NPU0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_D_TZPC_NPU0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_D_TZPC_NPU0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_D_TZPC_NPU0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_D_TZPC_NPU0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_3_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_3_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_4_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_4_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_4_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_4_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_4_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_4_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_5_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_5_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_5_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_5_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_5_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_5_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_6_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_6_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_6_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_6_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_6_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_6_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_7_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_7_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_7_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_7_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_7_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_D_NPUD1_D1_7_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_P_NPU1_DONE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_P_NPU1_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_P_NPU1_DONE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_P_NPU1_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_P_NPU1_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AST_P_NPU1_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AXI_D_DSPMNPU0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AXI_D_DSPMNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AXI_D_DSPMNPU0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AXI_D_DSPMNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AXI_D_DSPMNPU0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AXI_D_DSPMNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_3_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_3_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_4_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_4_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_4_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_4_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_4_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_4_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_5_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_5_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_5_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_5_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_5_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_5_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_6_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_6_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_6_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_6_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_6_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_6_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_7_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_7_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_7_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_7_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_7_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_D_NPUD0_D1_7_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_P_NPUD1_SETREG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_P_NPUD1_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_P_NPUD1_SETREG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_P_NPUD1_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_P_NPUD1_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AST_P_NPUD1_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_D_IDPSRAM1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_D_IDPSRAM1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_D_IDPSRAM1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_D_IDPSRAM1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_D_IDPSRAM1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_D_IDPSRAM1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_D_IDPSRAM3_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_D_IDPSRAM3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_D_IDPSRAM3_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_D_IDPSRAM3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_D_IDPSRAM3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_LHS_AXI_D_IDPSRAM3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUD_UNIT0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUD_UNIT0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUD_UNIT0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUD_UNIT0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUD_UNIT0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUD_UNIT0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_CPUDMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_CPUDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_CPUDMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_CPUDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_CPUDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_CPUDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_CPUDMA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_CPUDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_CPUDMA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_CPUDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_CPUDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_CPUDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_RFM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_RFM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_RFM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_RFM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_RFM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_RFM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_RFM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_RFM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_RFM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_RFM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_RFM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_RFM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_CPUDMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_CPUDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_CPUDMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_CPUDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_CPUDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_CPUDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_CPUDMA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_CPUDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_CPUDMA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_CPUDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_CPUDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_CPUDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_RFM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_RFM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_RFM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_RFM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_RFM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_RFM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_RFM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_RFM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_RFM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_RFM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_RFM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_QE_RFM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_SMMU_NPU0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_SMMU_NPU0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_SMMU_NPU0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_SMMU_NPU0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_SMMU_NPU0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_SMMU_NPU0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_SYSREG_NPU0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_SYSREG_NPU0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_SYSREG_NPU0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_SYSREG_NPU0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_SYSREG_NPU0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_SYSREG_NPU0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_XIU_D_NPU0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_XIU_D_NPU0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_XIU_D_NPU0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_XIU_D_NPU0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_XIU_D_NPU0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_XIU_D_NPU0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_CM7_CLKIN_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_CM7_CLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_CM7_CLKIN_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_CM7_CLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_CM7_CLKIN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_CM7_CLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPUC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_S_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_S_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_S_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_S_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_S_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_APB_ASYNC_SMMU_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_VGEN_LITE_NPU0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_VGEN_LITE_NPU0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_VGEN_LITE_NPU0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_VGEN_LITE_NPU0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_VGEN_LITE_NPU0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_VGEN_LITE_NPU0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_NPU0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_NPU0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_NPU0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_NPU0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_NPU0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_NPU0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_NPU0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_NPU0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_NPU0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_NPU0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_NPU0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_PPMU_NPU0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPU0_PPC_WRAPPER_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPU0_PPC_WRAPPER_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPU0_PPC_WRAPPER_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPU0_PPC_WRAPPER_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPU0_PPC_WRAPPER_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPU0_PPC_WRAPPER_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPU0_PPC_WRAPPER_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPU0_PPC_WRAPPER_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPU0_PPC_WRAPPER_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPU0_PPC_WRAPPER_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPU0_PPC_WRAPPER_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU0_UID_NPU0_PPC_WRAPPER_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPU1_UID_NPU1_CMU_NPU1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NPU1_UID_NPU1_CMU_NPU1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPU1_UID_NPU1_CMU_NPU1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NPU1_UID_NPU1_CMU_NPU1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPU1_UID_NPU1_CMU_NPU1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NPU1_UID_NPU1_CMU_NPU1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_P_NPU1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_P_NPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_P_NPU1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_P_NPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_P_NPU1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_P_NPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_APB_ASYNC_SI1_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_APB_ASYNC_SI1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_APB_ASYNC_SI1_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_APB_ASYNC_SI1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_APB_ASYNC_SI1_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_APB_ASYNC_SI1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_AXI2APB_NPU1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_AXI2APB_NPU1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_AXI2APB_NPU1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_AXI2APB_NPU1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_AXI2APB_NPU1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_AXI2APB_NPU1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_D_TZPC_NPU1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_D_TZPC_NPU1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_D_TZPC_NPU1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_D_TZPC_NPU1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_D_TZPC_NPU1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_D_TZPC_NPU1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_3_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_3_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_4_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_4_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_4_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_4_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_4_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_4_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_5_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_5_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_5_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_5_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_5_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_5_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_6_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_6_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_6_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_6_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_6_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_6_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_7_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_7_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_7_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_7_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_7_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_7_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_P_NPUD1_SETREG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_P_NPUD1_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_P_NPUD1_SETREG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_P_NPUD1_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_P_NPUD1_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_P_NPUD1_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM3_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM3_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_3_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_3_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_4_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_4_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_4_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_4_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_4_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_4_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_5_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_5_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_5_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_5_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_5_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_5_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_6_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_6_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_6_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_6_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_6_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_6_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_7_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_7_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_7_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_7_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_7_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_7_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_SYSREG_NPU1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_SYSREG_NPU1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_SYSREG_NPU1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_SYSREG_NPU1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_SYSREG_NPU1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_SYSREG_NPU1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_P_NPU1_DONE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_P_NPU1_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_P_NPU1_DONE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_P_NPU1_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_P_NPU1_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_P_NPU1_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPUD_UNIT1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPUD_UNIT1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPUD_UNIT1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPUD_UNIT1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPUD_UNIT1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPUD_UNIT1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_AXI2APB_PERIC0P0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_AXI2APB_PERIC0P0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_AXI2APB_PERIC0P0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_AXI2APB_PERIC0P0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_AXI2APB_PERIC0P0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_AXI2APB_PERIC0P0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_AXI2APB_PERIC0P1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_AXI2APB_PERIC0P1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_AXI2APB_PERIC0P1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_AXI2APB_PERIC0P1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_AXI2APB_PERIC0P1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_AXI2APB_PERIC0P1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_UART_DBG_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_UART_DBG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_UART_DBG_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_UART_DBG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_UART_DBG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_UART_DBG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_XIU_P_PERIC0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_XIU_P_PERIC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_XIU_P_PERIC0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_XIU_P_PERIC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_XIU_P_PERIC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_XIU_P_PERIC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_UART_DBG_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_UART_DBG_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_UART_DBG_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_UART_DBG_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_UART_DBG_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_UART_DBG_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI12_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI12_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI12_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI12_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI12_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI12_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI13_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI14_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_USI15_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_AXI2APB_PERIC1P1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_AXI2APB_PERIC1P1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_AXI2APB_PERIC1P1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_AXI2APB_PERIC1P1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_AXI2APB_PERIC1P1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_AXI2APB_PERIC1P1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_UART_BT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_UART_BT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_UART_BT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_UART_BT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_UART_BT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_UART_BT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_AXI2APB_PERIC1P0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_AXI2APB_PERIC1P0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_AXI2APB_PERIC1P0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_AXI2APB_PERIC1P0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_AXI2APB_PERIC1P0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_AXI2APB_PERIC1P0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SPI_CAM0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SPI_CAM0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SPI_CAM0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SPI_CAM0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SPI_CAM0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SPI_CAM0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_SPI_CAM0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_SPI_CAM0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_SPI_CAM0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_SPI_CAM0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_SPI_CAM0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_SPI_CAM0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_CAM3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM0_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM0_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM1_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM1_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM2_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM2_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM3_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM3_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM3_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I2C_CAM3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SPI_CAM0_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SPI_CAM0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SPI_CAM0_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SPI_CAM0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SPI_CAM0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SPI_CAM0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_UART_BT_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_UART_BT_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_UART_BT_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_UART_BT_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_UART_BT_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_UART_BT_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI06_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I3C_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I3C_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I3C_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I3C_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I3C_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I3C_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I3C_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I3C_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I3C_IPCLKPORT_I_SCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I3C_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I3C_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_I3C_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AXI2APB_PERISP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AXI2APB_PERISP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AXI2APB_PERISP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AXI2APB_PERISP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AXI2APB_PERISP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AXI2APB_PERISP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_XIU_P_PERIS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_XIU_P_PERIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_XIU_P_PERIS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_XIU_P_PERIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_XIU_P_PERIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_XIU_P_PERIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VRA2_UID_VRA2_CMU_VRA2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VRA2_UID_VRA2_CMU_VRA2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VRA2_UID_VRA2_CMU_VRA2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VRA2_UID_VRA2_CMU_VRA2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VRA2_UID_VRA2_CMU_VRA2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VRA2_UID_VRA2_CMU_VRA2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_VRA2_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_VRA2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_VRA2_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_VRA2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_VRA2_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_VRA2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_VRA2_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_VRA2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_VRA2_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_VRA2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_VRA2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_VRA2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AXI2APB_VRA2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_AXI2APB_VRA2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AXI2APB_VRA2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_AXI2APB_VRA2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AXI2APB_VRA2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_AXI2APB_VRA2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_D_TZPC_VRA2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_D_TZPC_VRA2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_D_TZPC_VRA2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_D_TZPC_VRA2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_D_TZPC_VRA2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_D_TZPC_VRA2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHM_AXI_P_ISPLPVRA2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHM_AXI_P_ISPLPVRA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHM_AXI_P_ISPLPVRA2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHM_AXI_P_ISPLPVRA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHM_AXI_P_ISPLPVRA2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHM_AXI_P_ISPLPVRA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHS_AXI_D_VRA2ISPLP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHS_AXI_D_VRA2ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHS_AXI_D_VRA2ISPLP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHS_AXI_D_VRA2ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHS_AXI_D_VRA2ISPLP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHS_AXI_D_VRA2ISPLP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_QE_VRA2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_QE_VRA2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_QE_VRA2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_QE_VRA2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_QE_VRA2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_QE_VRA2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_SYSREG_VRA2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_SYSREG_VRA2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_SYSREG_VRA2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_SYSREG_VRA2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_SYSREG_VRA2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_SYSREG_VRA2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_VGEN_LITE_VRA2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_VGEN_LITE_VRA2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_VGEN_LITE_VRA2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_VGEN_LITE_VRA2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_VGEN_LITE_VRA2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_VGEN_LITE_VRA2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_VRA2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_VRA2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_VRA2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_VRA2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_VRA2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_VRA2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_STR_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_STR_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_STR_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_STR_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_STR_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_STR_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_STR_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_STR_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_STR_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_STR_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_STR_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_AS_APB_STR_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_BTM_VRA2_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_BTM_VRA2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_BTM_VRA2_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_BTM_VRA2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_BTM_VRA2_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_BTM_VRA2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_BTM_VRA2_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_BTM_VRA2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_BTM_VRA2_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_BTM_VRA2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_BTM_VRA2_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_BTM_VRA2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_PPMU_VRA2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_PPMU_VRA2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_PPMU_VRA2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_PPMU_VRA2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_PPMU_VRA2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_PPMU_VRA2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_PPMU_VRA2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_PPMU_VRA2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_PPMU_VRA2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_PPMU_VRA2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_PPMU_VRA2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_PPMU_VRA2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_SYSMMU_VRA2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_SYSMMU_VRA2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_SYSMMU_VRA2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_SYSMMU_VRA2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_SYSMMU_VRA2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_SYSMMU_VRA2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_STR_IPCLKPORT_I_STR_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_STR_IPCLKPORT_I_STR_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_STR_IPCLKPORT_I_STR_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_STR_IPCLKPORT_I_STR_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_STR_IPCLKPORT_I_STR_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_STR_IPCLKPORT_I_STR_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHS_AXI_D_VRA2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHS_AXI_D_VRA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHS_AXI_D_VRA2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHS_AXI_D_VRA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHS_AXI_D_VRA2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_LHS_AXI_D_VRA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_STR_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_STR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_STR_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_STR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_STR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_RSTNSYNC_CLK_VRA2_STR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_QE_VRA2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_QE_VRA2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_QE_VRA2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_QE_VRA2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA2_UID_QE_VRA2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA2_UID_QE_VRA2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_LP_VTS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_LP_VTS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_LP_VTS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_LP_VTS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_LP_VTS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_LP_VTS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_P_VTS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_P_VTS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_P_VTS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_P_VTS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_P_VTS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_P_VTS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_DMIC_IF_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_DMIC_IF_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_DMIC_IF_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_DMIC_IF_DIV2_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_DMIC_IF_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_DMIC_IF_DIV2_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_DMIC_IF_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_DMIC_IF_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_DMIC_IF_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS1_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS1_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_OTP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS0A_USBDP_DEBUG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS0A_USBDP_DEBUG),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLK_MIF_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_MIF_BUSD),
	SFR_ACCESS(CLK_CON_DIV_CLK_MIF1_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_MIF1_BUSD),
	SFR_ACCESS(CLK_CON_DIV_CLK_MIF2_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_MIF2_BUSD),
	SFR_ACCESS(CLK_CON_DIV_CLK_MIF3_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_MIF3_BUSD),
	SFR_ACCESS(CLK_CON_DIV_CLK_MIF_BUSD_S2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_MIF_BUSD_S2D),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_ENABLE, 0, 1, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TOP_RTC_QCH_ENABLE, 0, 1, QCH_CON_APBIF_TOP_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TOP_RTC_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_TOP_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TOP_RTC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_TOP_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TOP_RTC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_TOP_RTC_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_ENABLE, 0, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_APM_QCH_ENABLE, 0, 1, QCH_CON_DTZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_DTZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DTZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DTZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_ENABLE, 0, 1, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_CLOCK_REQ, 1, 1, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_EXPIRE_VAL, 16, 10, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_ENABLE, 0, 1, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_CLOCK_REQ, 1, 1, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_EXPIRE_VAL, 16, 10, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE_ENABLE, 0, 1, QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE_CLOCK_REQ, 1, 1, QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE_EXPIRE_VAL, 16, 10, QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG_ENABLE, 0, 1, QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG_CLOCK_REQ, 1, 1, QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG_EXPIRE_VAL, 16, 10, QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_ENABLE, 0, 1, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_MODEM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_C_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_MODEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_C_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_MODEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_C_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_MODEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_C_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_CMGP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_C_CMGP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_C_CMGP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_C_CMGP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_C_CMGP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_LP_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_LP_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_LP_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_LP_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CP_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CP_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_VTS_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_S_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_CP_S_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_S_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_CP_S_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_S_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_CP_S_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_S_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_CP_S_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_PEM_QCH_ENABLE, 0, 1, QCH_CON_PEM_QCH),
	SFR_ACCESS(QCH_CON_PEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_PEM_QCH),
	SFR_ACCESS(QCH_CON_PEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PEM_QCH),
	SFR_ACCESS(QCH_CON_PEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PEM_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_ENABLE, 0, 1, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ, 1, 1, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_ENABLE, 0, 1, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_SUB_APM_QCH_ENABLE, 0, 1, QCH_CON_SPEEDY_SUB_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_SUB_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPEEDY_SUB_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_SUB_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SPEEDY_SUB_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_SUB_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPEEDY_SUB_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_APM_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_APM_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_APM_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_APM_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_ENABLE, 0, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_ABOX_QCH_ACLK_ENABLE, 0, 1, QCH_CON_ABOX_QCH_ACLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_ACLK_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_ACLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_ACLK_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_ACLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_ACLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_ACLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK_DSIF_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK_DSIF),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK_DSIF_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK_DSIF),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK_DSIF_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK_DSIF),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK_DSIF_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK_DSIF),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK0_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK0_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK0_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK1_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK1_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK1_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK2_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK2),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK2_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK2),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK2_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK2),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK2),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK3_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK3),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK3_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK3),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK3_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK3),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK3_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK3),
	SFR_ACCESS(DMYQCH_CON_ABOX_DMY_QCH_CPU_ENABLE, 0, 1, DMYQCH_CON_ABOX_DMY_QCH_CPU),
	SFR_ACCESS(DMYQCH_CON_ABOX_DMY_QCH_CPU_CLOCK_REQ, 1, 1, DMYQCH_CON_ABOX_DMY_QCH_CPU),
	SFR_ACCESS(DMYQCH_CON_ABOX_DMY_QCH_CPU_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ABOX_DMY_QCH_CPU),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CCLK_ASB_ENABLE, 0, 1, QCH_CON_ABOX_QCH_CCLK_ASB),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CCLK_ASB_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_CCLK_ASB),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CCLK_ASB_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_CCLK_ASB),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CCLK_ASB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_CCLK_ASB),
	SFR_ACCESS(DMYQCH_CON_ABOX_DMY_QCH_IRQ_ENABLE, 0, 1, DMYQCH_CON_ABOX_DMY_QCH_IRQ),
	SFR_ACCESS(DMYQCH_CON_ABOX_DMY_QCH_IRQ_CLOCK_REQ, 1, 1, DMYQCH_CON_ABOX_DMY_QCH_IRQ),
	SFR_ACCESS(DMYQCH_CON_ABOX_DMY_QCH_IRQ_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ABOX_DMY_QCH_IRQ),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CNT_ENABLE, 0, 1, QCH_CON_ABOX_QCH_CNT),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CNT_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_CNT),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CNT_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_CNT),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CNT_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_CNT),
	SFR_ACCESS(QCH_CON_AUD_CMU_AUD_QCH_ENABLE, 0, 1, QCH_CON_AUD_CMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_AUD_CMU_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_AUD_CMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_AUD_CMU_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_AUD_CMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_AUD_CMU_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_AUD_CMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_BTM_AUD_QCH_ENABLE, 0, 1, QCH_CON_BTM_AUD_QCH),
	SFR_ACCESS(QCH_CON_BTM_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_AUD_QCH),
	SFR_ACCESS(QCH_CON_BTM_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_AUD_QCH),
	SFR_ACCESS(QCH_CON_BTM_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_AUD_QCH),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_AUD_QCH_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_AUD_QCH),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_AUD_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_AUD_QCH),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_AUD_QCH),
	SFR_ACCESS(DMYQCH_CON_DMIC_QCH_ENABLE, 0, 1, DMYQCH_CON_DMIC_QCH),
	SFR_ACCESS(DMYQCH_CON_DMIC_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_DMIC_QCH),
	SFR_ACCESS(DMYQCH_CON_DMIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DMIC_QCH),
	SFR_ACCESS(QCH_CON_GPIO_AUD_QCH_ENABLE, 0, 1, QCH_CON_GPIO_AUD_QCH),
	SFR_ACCESS(QCH_CON_GPIO_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_AUD_QCH),
	SFR_ACCESS(QCH_CON_GPIO_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_AUD_QCH),
	SFR_ACCESS(QCH_CON_GPIO_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AUD_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_AUD_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T0_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T0_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T0_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T0_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_AUD_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T1_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T1_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T1_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T1_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_AUD_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_AUD_QCH_ENABLE, 0, 1, QCH_CON_PPMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_SMMU_AUD_QCH_ENABLE, 0, 1, QCH_CON_SMMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_SMMU_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_SMMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_SMMU_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SMMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_SMMU_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SMMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_AUD_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_AUD_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_AUD_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_AUD_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_AUD_QCH),
	SFR_ACCESS(QCH_CON_TREX_AUD_QCH_ENABLE, 0, 1, QCH_CON_TREX_AUD_QCH),
	SFR_ACCESS(QCH_CON_TREX_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_AUD_QCH),
	SFR_ACCESS(QCH_CON_TREX_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_AUD_QCH),
	SFR_ACCESS(QCH_CON_TREX_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_AUD_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_AUD_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_AUD_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_AUD_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_AUD_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_AUD_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD_QCH_ENABLE, 0, 1, QCH_CON_WDT_AUD_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_AUD_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_AUD_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_AUD_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_NPU_QCH_ENABLE, 0, 1, QCH_CON_BAAW_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_VTS_QCH_ENABLE, 0, 1, QCH_CON_BAAW_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_BUSC_CMU_BUSC_QCH_ENABLE, 0, 1, QCH_CON_BUSC_CMU_BUSC_QCH),
	SFR_ACCESS(QCH_CON_BUSC_CMU_BUSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSC_CMU_BUSC_QCH),
	SFR_ACCESS(QCH_CON_BUSC_CMU_BUSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSC_CMU_BUSC_QCH),
	SFR_ACCESS(QCH_CON_BUSC_CMU_BUSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSC_CMU_BUSC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_CMUTOPC_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_CMUTOPC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_CMUTOPC_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_CMUTOPC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_CMUTOPC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_CMUTOPC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_CMUTOPC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_CMUTOPC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMBUSC_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_HPMBUSC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMBUSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_HPMBUSC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMBUSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_HPMBUSC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMBUSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_HPMBUSC_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUSC_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_BUSC_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUSC_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_BUSC_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUSC_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_BUSC_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_DIT_QCH_ENABLE, 0, 1, QCH_CON_DIT_QCH),
	SFR_ACCESS(QCH_CON_DIT_QCH_CLOCK_REQ, 1, 1, QCH_CON_DIT_QCH),
	SFR_ACCESS(QCH_CON_DIT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DIT_QCH),
	SFR_ACCESS(QCH_CON_DIT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DIT_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUSC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_BUSC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_BUSC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_BUSC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_BUSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_DSPM_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D0_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_DSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D0_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_DSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D0_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_DSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D0_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_DSPM_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D1_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_DSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D1_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_DSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D1_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_DSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D1_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_IVA_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D_IVA_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_IVA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D_IVA_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_IVA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D_IVA_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_IVA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D_IVA_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_ISPLP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_ISPLP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_ISPLP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_ISPLP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MFC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_ISPLP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_ISPLP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_ISPLP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_ISPLP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MFC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_AUD_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ISPHQ_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ISPHQ_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ISPHQ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ISPHQ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ISPPRE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ISPPRE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ISPPRE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ISPPRE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VRA2_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_VRA2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VRA2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_VRA2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VRA2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_VRA2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VRA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_VRA2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IVASC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_IVASC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IVASC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_IVASC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IVASC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_IVASC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IVASC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_IVASC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AUD_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DSPM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPHQ_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPHQ_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPHQ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPHQ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPLP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPLP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPLP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPLP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPPRE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPPRE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPPRE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPPRE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IVA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_IVA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IVA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_IVA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IVA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_IVA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IVA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_IVA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MIF0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MIF0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MIF0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MIF0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF2_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF3_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF3_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_VTS_QCH),
	SFR_ACCESS(DMYQCH_CON_LHS_DBG_G_BUSC_QCH_ENABLE, 0, 1, DMYQCH_CON_LHS_DBG_G_BUSC_QCH),
	SFR_ACCESS(DMYQCH_CON_LHS_DBG_G_BUSC_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_LHS_DBG_G_BUSC_QCH),
	SFR_ACCESS(DMYQCH_CON_LHS_DBG_G_BUSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_LHS_DBG_G_BUSC_QCH),
	SFR_ACCESS(QCH_CON_MMCACHE_QCH_ENABLE, 0, 1, QCH_CON_MMCACHE_QCH),
	SFR_ACCESS(QCH_CON_MMCACHE_QCH_CLOCK_REQ, 1, 1, QCH_CON_MMCACHE_QCH),
	SFR_ACCESS(QCH_CON_MMCACHE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MMCACHE_QCH),
	SFR_ACCESS(QCH_CON_MMCACHE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MMCACHE_QCH),
	SFR_ACCESS(QCH_CON_PDMA0_QCH_ENABLE, 0, 1, QCH_CON_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_PDMA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_PDMA0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_PDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_PPFW_QCH_ENABLE, 0, 1, QCH_CON_PPFW_QCH),
	SFR_ACCESS(QCH_CON_PPFW_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPFW_QCH),
	SFR_ACCESS(QCH_CON_PPFW_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPFW_QCH),
	SFR_ACCESS(QCH_CON_PPFW_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPFW_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA0_QCH_ENABLE, 0, 1, QCH_CON_QE_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA_QCH_ENABLE, 0, 1, QCH_CON_QE_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SBIC_QCH_ENABLE, 0, 1, QCH_CON_SBIC_QCH),
	SFR_ACCESS(QCH_CON_SBIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SBIC_QCH),
	SFR_ACCESS(QCH_CON_SBIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SBIC_QCH),
	SFR_ACCESS(QCH_CON_SBIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SBIC_QCH),
	SFR_ACCESS(QCH_CON_SIREX_QCH_ENABLE, 0, 1, QCH_CON_SIREX_QCH),
	SFR_ACCESS(QCH_CON_SIREX_QCH_CLOCK_REQ, 1, 1, QCH_CON_SIREX_QCH),
	SFR_ACCESS(QCH_CON_SIREX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SIREX_QCH),
	SFR_ACCESS(QCH_CON_SIREX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SIREX_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_QCH_ENABLE, 0, 1, QCH_CON_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUSC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_BUSC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_BUSC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_BUSC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D0_BUSC_QCH_ENABLE, 0, 1, QCH_CON_TREX_D0_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D0_BUSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D0_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D0_BUSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D0_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D0_BUSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D0_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D1_BUSC_QCH_ENABLE, 0, 1, QCH_CON_TREX_D1_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D1_BUSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D1_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D1_BUSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D1_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D1_BUSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D1_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUSC_QCH_ENABLE, 0, 1, QCH_CON_TREX_P_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_P_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_RB_BUSC_QCH_ENABLE, 0, 1, QCH_CON_TREX_RB_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_RB_BUSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_RB_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_RB_BUSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_RB_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_RB_BUSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_RB_BUSC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_BUSC_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_BUSC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_BUSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_BUSC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_BUSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_BUSC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_BUSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_BUSC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PDMA0_QCH_ENABLE, 0, 1, QCH_CON_VGEN_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PDMA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PDMA0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S0_ENABLE, 0, 1, QCH_CON_ADC_CMGP_QCH_S0),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_ADC_CMGP_QCH_S0),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_ADC_CMGP_QCH_S0),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADC_CMGP_QCH_S0),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S1_ENABLE, 0, 1, QCH_CON_ADC_CMGP_QCH_S1),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_ADC_CMGP_QCH_S1),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_ADC_CMGP_QCH_S1),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADC_CMGP_QCH_S1),
	SFR_ACCESS(DMYQCH_CON_ADC_CMGP_QCH_DMY_ENABLE, 0, 1, DMYQCH_CON_ADC_CMGP_QCH_DMY),
	SFR_ACCESS(DMYQCH_CON_ADC_CMGP_QCH_DMY_CLOCK_REQ, 1, 1, DMYQCH_CON_ADC_CMGP_QCH_DMY),
	SFR_ACCESS(DMYQCH_CON_ADC_CMGP_QCH_DMY_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADC_CMGP_QCH_DMY),
	SFR_ACCESS(QCH_CON_CMGP_CMU_CMGP_QCH_ENABLE, 0, 1, QCH_CON_CMGP_CMU_CMGP_QCH),
	SFR_ACCESS(QCH_CON_CMGP_CMU_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_CMGP_CMU_CMGP_QCH),
	SFR_ACCESS(QCH_CON_CMGP_CMU_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CMGP_CMU_CMGP_QCH),
	SFR_ACCESS(QCH_CON_CMGP_CMU_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CMGP_CMU_CMGP_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_CMGP_QCH_ENABLE, 0, 1, QCH_CON_DTZPC_CMGP_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_DTZPC_CMGP_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DTZPC_CMGP_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DTZPC_CMGP_QCH),
	SFR_ACCESS(QCH_CON_GPIO_CMGP_QCH_ENABLE, 0, 1, QCH_CON_GPIO_CMGP_QCH),
	SFR_ACCESS(QCH_CON_GPIO_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_CMGP_QCH),
	SFR_ACCESS(QCH_CON_GPIO_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_CMGP_QCH),
	SFR_ACCESS(QCH_CON_GPIO_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_CMGP_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP0_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP0_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP1_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP1_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP2_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP2_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP3_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP3_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_CMGP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_C_CMGP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_C_CMGP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_C_CMGP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_C_CMGP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CMGP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CMGP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CMGP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CMGP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2APM_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CMGP2APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CMGP2APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CMGP2APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CMGP2APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2CP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CMGP2CP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2CP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CMGP2CP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2CP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CMGP2CP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2CP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CMGP2CP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2PMU_AP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CMGP2PMU_AP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2PMU_AP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CMGP2PMU_AP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2PMU_AP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CMGP2PMU_AP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2PMU_AP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CMGP2PMU_AP_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP0_QCH_ENABLE, 0, 1, QCH_CON_USI_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP0_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP1_QCH_ENABLE, 0, 1, QCH_CON_USI_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP1_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP2_QCH_ENABLE, 0, 1, QCH_CON_USI_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP2_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP3_QCH_ENABLE, 0, 1, QCH_CON_USI_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP3_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_CMGP3_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CMU_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CMU_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CMU_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CMU_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CMU_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CMU_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4),
	SFR_ACCESS(DMYQCH_CON_OTP_QCH_ENABLE, 0, 1, DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(DMYQCH_CON_OTP_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(QCH_CON_BAAW_CP_QCH_ENABLE, 0, 1, QCH_CON_BAAW_CP_QCH),
	SFR_ACCESS(QCH_CON_BAAW_CP_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_CP_QCH),
	SFR_ACCESS(QCH_CON_BAAW_CP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_CP_QCH),
	SFR_ACCESS(QCH_CON_BAAW_CP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_CP_QCH),
	SFR_ACCESS(QCH_CON_BDU_QCH_ENABLE, 0, 1, QCH_CON_BDU_QCH),
	SFR_ACCESS(QCH_CON_BDU_QCH_CLOCK_REQ, 1, 1, QCH_CON_BDU_QCH),
	SFR_ACCESS(QCH_CON_BDU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BDU_QCH),
	SFR_ACCESS(QCH_CON_BDU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BDU_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMCORE_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_HPMCORE_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_HPMCORE_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_HPMCORE_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_HPMCORE_QCH),
	SFR_ACCESS(DMYQCH_CON_CCI_QCH_ENABLE, 0, 1, DMYQCH_CON_CCI_QCH),
	SFR_ACCESS(DMYQCH_CON_CCI_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CCI_QCH),
	SFR_ACCESS(DMYQCH_CON_CCI_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CCI_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CORE_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CORE_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CORE_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CORE_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CORE_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CORE_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_ENABLE, 0, 1, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D2_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D2_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D2_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D2_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D3_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D3_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D3_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D3_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_CP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_CP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_CP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_CP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_CP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_CP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_CP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_CP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_CP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_CP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_CP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_CP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_CP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_CP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_CP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_CP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_L_CORE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_L_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_L_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_L_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_L_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_L_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_L_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_L_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_BDU_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_BDU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_BDU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_L_CORE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_L_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_L_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_L_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_L_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_L_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_L_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_L_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_CP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_CP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_CP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_CP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL2_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D_QCH_ENABLE, 0, 1, QCH_CON_PPCFW_G3D_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPCFW_G3D_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPCFW_G3D_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPCFW_G3D_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_0_QCH_ENABLE, 0, 1, QCH_CON_PPC_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_1_QCH_ENABLE, 0, 1, QCH_CON_PPC_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL2_0_QCH_ENABLE, 0, 1, QCH_CON_PPC_CPUCL2_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL2_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_CPUCL2_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL2_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_CPUCL2_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL2_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_CPUCL2_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL2_1_QCH_ENABLE, 0, 1, QCH_CON_PPC_CPUCL2_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL2_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_CPUCL2_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL2_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_CPUCL2_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL2_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_CPUCL2_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D0_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3D0_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3D0_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_G3D0_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3D0_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D2_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3D2_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3D2_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_G3D2_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3D2_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D3_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3D3_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D3_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3D3_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_G3D3_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3D3_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS0_QCH_ENABLE, 0, 1, QCH_CON_PPC_IRPS0_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_IRPS0_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_IRPS0_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_IRPS0_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS1_QCH_ENABLE, 0, 1, QCH_CON_PPC_IRPS1_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_IRPS1_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_IRPS1_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_IRPS1_QCH),
	SFR_ACCESS(QCH_CON_PPFW_G3D_QCH_ENABLE, 0, 1, QCH_CON_PPFW_G3D_QCH),
	SFR_ACCESS(QCH_CON_PPFW_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPFW_G3D_QCH),
	SFR_ACCESS(QCH_CON_PPFW_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPFW_G3D_QCH),
	SFR_ACCESS(QCH_CON_PPFW_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPFW_G3D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL2_0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CPUCL2_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL2_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CPUCL2_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL2_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_CPUCL2_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL2_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CPUCL2_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL2_1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CPUCL2_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL2_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CPUCL2_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL2_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_CPUCL2_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL2_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CPUCL2_1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_ENABLE, 0, 1, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P0_CORE_QCH_ENABLE, 0, 1, QCH_CON_TREX_P0_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P0_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P0_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P0_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_P0_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P0_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P0_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P1_CORE_QCH_ENABLE, 0, 1, QCH_CON_TREX_P1_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P1_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P1_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P1_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_P1_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P1_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P1_CORE_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_ENABLE, 0, 1, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_BPS_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_BPS_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_BPS_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_BPS_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMCPUCL0_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_HPMCPUCL0_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMCPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_HPMCPUCL0_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMCPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_HPMCPUCL0_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMCPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_HPMCPUCL0_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE, 0, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_SCLK_ENABLE, 0, 1, QCH_CON_CPUCL0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_SCLK_CLOCK_REQ, 1, 1, QCH_CON_CPUCL0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_SCLK_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_ATCLK_ENABLE, 0, 1, QCH_CON_CPUCL0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_ATCLK_CLOCK_REQ, 1, 1, QCH_CON_CPUCL0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_ATCLK_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_ATCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_PDBGCLK_ENABLE, 0, 1, QCH_CON_CPUCL0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_PDBGCLK_CLOCK_REQ, 1, 1, QCH_CON_CPUCL0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_PDBGCLK_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_GIC_ENABLE, 0, 1, QCH_CON_CPUCL0_QCH_GIC),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_GIC_CLOCK_REQ, 1, 1, QCH_CON_CPUCL0_QCH_GIC),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_GIC_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL0_QCH_GIC),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_GIC_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL0_QCH_GIC),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_DBG_PD_ENABLE, 0, 1, QCH_CON_CPUCL0_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_DBG_PD_CLOCK_REQ, 1, 1, QCH_CON_CPUCL0_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_DBG_PD_EXPIRE_VAL, 16, 4, QCH_CON_CPUCL0_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_DBG_PD_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL0_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_PCLK_ENABLE, 0, 1, QCH_CON_CPUCL0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_CPUCL0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL0_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_CPUCL0_QCH_PERIPHCLK_ENABLE, 0, 1, DMYQCH_CON_CPUCL0_QCH_PERIPHCLK),
	SFR_ACCESS(DMYQCH_CON_CPUCL0_QCH_PERIPHCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_CPUCL0_QCH_PERIPHCLK),
	SFR_ACCESS(DMYQCH_CON_CPUCL0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CPUCL0_QCH_PERIPHCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_AUD_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T0_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T0_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T0_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T0_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER2_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T0_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T0_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T0_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T0_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_AUD_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T1_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T1_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T1_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T1_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER2_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T1_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T1_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T1_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T1_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_BDU_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_BDU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_BDU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_ETR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_ETR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_ETR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_ETR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_ETR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_ETR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_ETR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_ETR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_ENABLE, 0, 1, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_CLOCK_REQ, 1, 1, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_TREX_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_CPUCL0_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_ENABLE, 0, 1, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(DMYQCH_CON_CPUCL1_QCH_MID_ENABLE, 0, 1, DMYQCH_CON_CPUCL1_QCH_MID),
	SFR_ACCESS(DMYQCH_CON_CPUCL1_QCH_MID_CLOCK_REQ, 1, 1, DMYQCH_CON_CPUCL1_QCH_MID),
	SFR_ACCESS(DMYQCH_CON_CPUCL1_QCH_MID_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CPUCL1_QCH_MID),
	SFR_ACCESS(QCH_CON_CPUCL1_CMU_CPUCL1_QCH_ENABLE, 0, 1, QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_CPUCL1_CMU_CPUCL1_QCH_CLOCK_REQ, 1, 1, QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_CPUCL1_CMU_CPUCL1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_CPUCL1_CMU_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMCPUCL2_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_HPMCPUCL2_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMCPUCL2_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_HPMCPUCL2_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMCPUCL2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_HPMCPUCL2_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMCPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_HPMCPUCL2_QCH),
	SFR_ACCESS(DMYQCH_CON_CLUSTER2_QCH_CPU_ENABLE, 0, 1, DMYQCH_CON_CLUSTER2_QCH_CPU),
	SFR_ACCESS(DMYQCH_CON_CLUSTER2_QCH_CPU_CLOCK_REQ, 1, 1, DMYQCH_CON_CLUSTER2_QCH_CPU),
	SFR_ACCESS(DMYQCH_CON_CLUSTER2_QCH_CPU_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CLUSTER2_QCH_CPU),
	SFR_ACCESS(QCH_CON_CLUSTER2_QCH_LHS_ATB_T0_CLUSTER2_ENABLE, 0, 1, QCH_CON_CLUSTER2_QCH_LHS_ATB_T0_CLUSTER2),
	SFR_ACCESS(QCH_CON_CLUSTER2_QCH_LHS_ATB_T0_CLUSTER2_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER2_QCH_LHS_ATB_T0_CLUSTER2),
	SFR_ACCESS(QCH_CON_CLUSTER2_QCH_LHS_ATB_T0_CLUSTER2_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER2_QCH_LHS_ATB_T0_CLUSTER2),
	SFR_ACCESS(QCH_CON_CLUSTER2_QCH_LHS_ATB_T0_CLUSTER2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER2_QCH_LHS_ATB_T0_CLUSTER2),
	SFR_ACCESS(QCH_CON_CLUSTER2_QCH_LHS_ATB_T1_CLUSTER2_ENABLE, 0, 1, QCH_CON_CLUSTER2_QCH_LHS_ATB_T1_CLUSTER2),
	SFR_ACCESS(QCH_CON_CLUSTER2_QCH_LHS_ATB_T1_CLUSTER2_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER2_QCH_LHS_ATB_T1_CLUSTER2),
	SFR_ACCESS(QCH_CON_CLUSTER2_QCH_LHS_ATB_T1_CLUSTER2_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER2_QCH_LHS_ATB_T1_CLUSTER2),
	SFR_ACCESS(QCH_CON_CLUSTER2_QCH_LHS_ATB_T1_CLUSTER2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER2_QCH_LHS_ATB_T1_CLUSTER2),
	SFR_ACCESS(DMYQCH_CON_CLUSTER2_QCH_PCLKDBG_ENABLE, 0, 1, DMYQCH_CON_CLUSTER2_QCH_PCLKDBG),
	SFR_ACCESS(DMYQCH_CON_CLUSTER2_QCH_PCLKDBG_CLOCK_REQ, 1, 1, DMYQCH_CON_CLUSTER2_QCH_PCLKDBG),
	SFR_ACCESS(DMYQCH_CON_CLUSTER2_QCH_PCLKDBG_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CLUSTER2_QCH_PCLKDBG),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_ENABLE, 0, 1, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CPUCL2_CMU_CPUCL2_QCH_ENABLE, 0, 1, QCH_CON_CPUCL2_CMU_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_CPUCL2_CMU_CPUCL2_QCH_CLOCK_REQ, 1, 1, QCH_CON_CPUCL2_CMU_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_CPUCL2_CMU_CPUCL2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL2_CMU_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_CPUCL2_CMU_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL2_CMU_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL2_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL2_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL2_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL2_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_BTM_DPUD0_QCH_ENABLE, 0, 1, QCH_CON_BTM_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_BTM_DPUD0_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_BTM_DPUD0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_BTM_DPUD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_BTM_DPUD1_QCH_ENABLE, 0, 1, QCH_CON_BTM_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_BTM_DPUD1_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_BTM_DPUD1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_BTM_DPUD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_BTM_DPUD2_QCH_ENABLE, 0, 1, QCH_CON_BTM_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_BTM_DPUD2_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_BTM_DPUD2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_BTM_DPUD2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_ENABLE, 0, 1, QCH_CON_DPU_QCH_DPU),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_CLOCK_REQ, 1, 1, QCH_CON_DPU_QCH_DPU),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_EXPIRE_VAL, 16, 10, QCH_CON_DPU_QCH_DPU),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPU_QCH_DPU),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_DMA_ENABLE, 0, 1, QCH_CON_DPU_QCH_DPU_DMA),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_DMA_CLOCK_REQ, 1, 1, QCH_CON_DPU_QCH_DPU_DMA),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_DMA_EXPIRE_VAL, 16, 10, QCH_CON_DPU_QCH_DPU_DMA),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_DMA_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPU_QCH_DPU_DMA),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_DPP_ENABLE, 0, 1, QCH_CON_DPU_QCH_DPU_DPP),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_DPP_CLOCK_REQ, 1, 1, QCH_CON_DPU_QCH_DPU_DPP),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_DPP_EXPIRE_VAL, 16, 10, QCH_CON_DPU_QCH_DPU_DPP),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_DPP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPU_QCH_DPU_DPP),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_WB_MUX_ENABLE, 0, 1, QCH_CON_DPU_QCH_DPU_WB_MUX),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_WB_MUX_CLOCK_REQ, 1, 1, QCH_CON_DPU_QCH_DPU_WB_MUX),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_WB_MUX_EXPIRE_VAL, 16, 10, QCH_CON_DPU_QCH_DPU_WB_MUX),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_WB_MUX_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPU_QCH_DPU_WB_MUX),
	SFR_ACCESS(QCH_CON_DPU_CMU_DPU_QCH_ENABLE, 0, 1, QCH_CON_DPU_CMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_DPU_CMU_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_DPU_CMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_DPU_CMU_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DPU_CMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_DPU_CMU_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPU_CMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPU_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD2_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPU_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_DPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DPU_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_DSPM_QCH_ENABLE, 0, 1, DMYQCH_CON_ADM_APB_DSPM_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_DSPM_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADM_APB_DSPM_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_DSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADM_APB_DSPM_QCH),
	SFR_ACCESS(QCH_CON_BAAW_DSPM_QCH_ENABLE, 0, 1, QCH_CON_BAAW_DSPM_QCH),
	SFR_ACCESS(QCH_CON_BAAW_DSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_DSPM_QCH),
	SFR_ACCESS(QCH_CON_BAAW_DSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_DSPM_QCH),
	SFR_ACCESS(QCH_CON_BAAW_DSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_DSPM_QCH),
	SFR_ACCESS(QCH_CON_BTM_DSPM0_QCH_ENABLE, 0, 1, QCH_CON_BTM_DSPM0_QCH),
	SFR_ACCESS(QCH_CON_BTM_DSPM0_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_DSPM0_QCH),
	SFR_ACCESS(QCH_CON_BTM_DSPM0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_DSPM0_QCH),
	SFR_ACCESS(QCH_CON_BTM_DSPM0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_DSPM0_QCH),
	SFR_ACCESS(QCH_CON_BTM_DSPM1_QCH_ENABLE, 0, 1, QCH_CON_BTM_DSPM1_QCH),
	SFR_ACCESS(QCH_CON_BTM_DSPM1_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_DSPM1_QCH),
	SFR_ACCESS(QCH_CON_BTM_DSPM1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_DSPM1_QCH),
	SFR_ACCESS(QCH_CON_BTM_DSPM1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_DSPM1_QCH),
	SFR_ACCESS(QCH_CON_DSPM_CMU_DSPM_QCH_ENABLE, 0, 1, QCH_CON_DSPM_CMU_DSPM_QCH),
	SFR_ACCESS(QCH_CON_DSPM_CMU_DSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_DSPM_CMU_DSPM_QCH),
	SFR_ACCESS(QCH_CON_DSPM_CMU_DSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DSPM_CMU_DSPM_QCH),
	SFR_ACCESS(QCH_CON_DSPM_CMU_DSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DSPM_CMU_DSPM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DSPM_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DSPM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DSPM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_DSPM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ISPHQDSPM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_ISPHQDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ISPHQDSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_ISPHQDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ISPHQDSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_ISPHQDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ISPHQDSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_ISPHQDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ISPLPDSPM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_ISPLPDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ISPLPDSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_ISPLPDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ISPLPDSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_ISPLPDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ISPLPDSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_ISPLPDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ISPPREDSPM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_ISPPREDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ISPPREDSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_ISPPREDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ISPPREDSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_ISPPREDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ISPPREDSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_ISPPREDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DSPSDSPM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_DSPSDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DSPSDSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_DSPSDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DSPSDSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_DSPSDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DSPSDSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_DSPSDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DSPM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IVADSPM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_IVADSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IVADSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_IVADSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IVADSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_IVADSPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IVADSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_IVADSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_DSPM_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D0_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_DSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D0_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_DSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D0_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_DSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D0_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_DSPM_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D1_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_DSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D1_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_DSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D1_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_DSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D1_DSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_DSPMISPLP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_DSPMISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_DSPMISPLP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_DSPMISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_DSPMISPLP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_DSPMISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_DSPMISPLP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_DSPMISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_DSPMISPPRE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_DSPMISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_DSPMISPPRE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_DSPMISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_DSPMISPPRE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_DSPMISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_DSPMISPPRE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_DSPMISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DSPMNPU0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DSPMNPU0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DSPMNPU0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DSPMNPU0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DSPMNPU0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DSPMNPU0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DSPMNPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DSPMNPU0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DSPMDSPS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_DSPMDSPS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DSPMDSPS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_DSPMDSPS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DSPMDSPS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_DSPMDSPS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DSPMDSPS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_DSPMDSPS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DSPMIVA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_DSPMIVA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DSPMIVA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_DSPMIVA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DSPMIVA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_DSPMIVA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DSPMIVA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_DSPMIVA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DSPM0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DSPM0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DSPM0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DSPM0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DSPM0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DSPM0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DSPM0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DSPM0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DSPM1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DSPM1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DSPM1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DSPM1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DSPM1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DSPM1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DSPM1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DSPM1_QCH),
	SFR_ACCESS(QCH_CON_SCORE_TS_II_QCH_ENABLE, 0, 1, QCH_CON_SCORE_TS_II_QCH),
	SFR_ACCESS(QCH_CON_SCORE_TS_II_QCH_CLOCK_REQ, 1, 1, QCH_CON_SCORE_TS_II_QCH),
	SFR_ACCESS(QCH_CON_SCORE_TS_II_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SCORE_TS_II_QCH),
	SFR_ACCESS(QCH_CON_SCORE_TS_II_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SCORE_TS_II_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DSPM0_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_DSPM0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DSPM0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DSPM0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DSPM0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DSPM0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DSPM0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DSPM0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DSPM1_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_DSPM1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DSPM1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DSPM1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DSPM1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DSPM1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DSPM1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DSPM1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DSPM_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DSPM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DSPM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_DSPM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DSPM_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DSPM_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_DSPM_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_DSPM_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_DSPM_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_DSPM_QCH),
	SFR_ACCESS(QCH_CON_DSPS_CMU_DSPS_QCH_ENABLE, 0, 1, QCH_CON_DSPS_CMU_DSPS_QCH),
	SFR_ACCESS(QCH_CON_DSPS_CMU_DSPS_QCH_CLOCK_REQ, 1, 1, QCH_CON_DSPS_CMU_DSPS_QCH),
	SFR_ACCESS(QCH_CON_DSPS_CMU_DSPS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DSPS_CMU_DSPS_QCH),
	SFR_ACCESS(QCH_CON_DSPS_CMU_DSPS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DSPS_CMU_DSPS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DSPS_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DSPS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DSPS_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DSPS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DSPS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_DSPS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DSPS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DSPS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IVADSPS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_IVADSPS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IVADSPS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_IVADSPS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IVADSPS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_IVADSPS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IVADSPS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_IVADSPS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DSPMDSPS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_DSPMDSPS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DSPMDSPS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_DSPMDSPS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DSPMDSPS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_DSPMDSPS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DSPMDSPS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_DSPMDSPS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DSPSDSPM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_DSPSDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DSPSDSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_DSPSDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DSPSDSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_DSPSDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DSPSDSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_DSPSDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DSPSIVA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DSPSIVA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DSPSIVA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DSPSIVA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DSPSIVA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DSPSIVA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DSPSIVA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DSPSIVA_QCH),
	SFR_ACCESS(QCH_CON_SCORE_BARON_QCH_ENABLE, 0, 1, QCH_CON_SCORE_BARON_QCH),
	SFR_ACCESS(QCH_CON_SCORE_BARON_QCH_CLOCK_REQ, 1, 1, QCH_CON_SCORE_BARON_QCH),
	SFR_ACCESS(QCH_CON_SCORE_BARON_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SCORE_BARON_QCH),
	SFR_ACCESS(QCH_CON_SCORE_BARON_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SCORE_BARON_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DSPS_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DSPS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DSPS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DSPS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DSPS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_DSPS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DSPS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DSPS_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DSPS_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_DSPS_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DSPS_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_DSPS_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DSPS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_DSPS_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DSPS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_DSPS_QCH),
	SFR_ACCESS(QCH_CON_BTM_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_BTM_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_BTM_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_BTM_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_BTM_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_ENABLE, 0, 1, QCH_CON_DP_LINK_QCH),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_CLOCK_REQ, 1, 1, QCH_CON_DP_LINK_QCH),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DP_LINK_QCH),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DP_LINK_QCH),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_GTC_ENABLE, 0, 1, QCH_CON_DP_LINK_QCH_GTC),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_GTC_CLOCK_REQ, 1, 1, QCH_CON_DP_LINK_QCH_GTC),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_GTC_EXPIRE_VAL, 16, 10, QCH_CON_DP_LINK_QCH_GTC),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_GTC_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DP_LINK_QCH_GTC),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_FSYS0_CMU_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_FSYS0_CMU_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_FSYS0_CMU_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_FSYS0_CMU_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_FSYS0_CMU_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_FSYS0_CMU_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_FSYS0_CMU_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_FSYS0_CMU_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_GPIO_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_USB_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_USB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_USB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_USB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_USB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_USB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_USB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_USB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_USB_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_USB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_USB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_USB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_USB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_USB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_USB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_USB_QCH),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_DBI_A_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_QCH_DBI_A),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_DBI_A_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_QCH_DBI_A),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_DBI_A_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_QCH_DBI_A),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_DBI_A_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_QCH_DBI_A),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_MSTR_SLV_A_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_QCH_MSTR_SLV_A),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_MSTR_SLV_A_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_QCH_MSTR_SLV_A),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_MSTR_SLV_A_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_QCH_MSTR_SLV_A),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_MSTR_SLV_A_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_QCH_MSTR_SLV_A),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_APB_A_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_QCH_APB_A),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_APB_A_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_QCH_APB_A),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_APB_A_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_QCH_APB_A),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_APB_A_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_QCH_APB_A),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_DBI_B_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_QCH_DBI_B),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_DBI_B_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_QCH_DBI_B),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_DBI_B_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_QCH_DBI_B),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_DBI_B_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_QCH_DBI_B),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_MSTR_SLV_B_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_QCH_MSTR_SLV_B),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_MSTR_SLV_B_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_QCH_MSTR_SLV_B),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_MSTR_SLV_B_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_QCH_MSTR_SLV_B),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_MSTR_SLV_B_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_QCH_MSTR_SLV_B),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_APB_B_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_QCH_APB_B),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_APB_B_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_QCH_APB_B),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_APB_B_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_QCH_APB_B),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_APB_B_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_QCH_APB_B),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3_QCH_SCLK_ENABLE, 0, 1, DMYQCH_CON_PCIE_GEN3_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3_QCH_SCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_PCIE_GEN3_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PCIE_GEN3_QCH_SCLK),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_PCS_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_PCS_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_PCS_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_PCS_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_IF_CMN_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_QCH_IF_CMN),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_IF_CMN_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_QCH_IF_CMN),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_IF_CMN_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_QCH_IF_CMN),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_IF_CMN_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_QCH_IF_CMN),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_IF_LN0_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_QCH_IF_LN0),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_IF_LN0_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_QCH_IF_LN0),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_IF_LN0_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_QCH_IF_LN0),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_IF_LN0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_QCH_IF_LN0),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_IF_LN1_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_QCH_IF_LN1),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_IF_LN1_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_QCH_IF_LN1),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_IF_LN1_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_QCH_IF_LN1),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_QCH_IF_LN1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_QCH_IF_LN1),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_QCH_ENABLE, 0, 1, QCH_CON_PCIE_IA_GEN3A_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_QCH_CLOCK_REQ, 1, 1, QCH_CON_PCIE_IA_GEN3A_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_IA_GEN3A_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_IA_GEN3A_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3B_QCH_ENABLE, 0, 1, QCH_CON_PCIE_IA_GEN3B_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3B_QCH_CLOCK_REQ, 1, 1, QCH_CON_PCIE_IA_GEN3B_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3B_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_IA_GEN3B_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3B_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_IA_GEN3B_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_PCIE_GEN3A_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_PCIE_GEN3A_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_PCIE_GEN3A_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_PCIE_GEN3A_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_PCIE_GEN3A_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_PCIE_GEN3A_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_PCIE_GEN3A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_PCIE_GEN3A_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_PCIE_GEN3B_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_PCIE_GEN3B_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_PCIE_GEN3B_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_PCIE_GEN3B_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_PCIE_GEN3B_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_PCIE_GEN3B_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_PCIE_GEN3B_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_PCIE_GEN3B_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_FSYS0A_CMU_FSYS0A_QCH_ENABLE, 0, 1, QCH_CON_FSYS0A_CMU_FSYS0A_QCH),
	SFR_ACCESS(QCH_CON_FSYS0A_CMU_FSYS0A_QCH_CLOCK_REQ, 1, 1, QCH_CON_FSYS0A_CMU_FSYS0A_QCH),
	SFR_ACCESS(QCH_CON_FSYS0A_CMU_FSYS0A_QCH_EXPIRE_VAL, 16, 10, QCH_CON_FSYS0A_CMU_FSYS0A_QCH),
	SFR_ACCESS(QCH_CON_FSYS0A_CMU_FSYS0A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_FSYS0A_CMU_FSYS0A_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_USB_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_USB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_USB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_USB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_USB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_USB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_USB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_USB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_USB_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_USB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_USB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_USB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_USB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_USB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_USB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_USB_QCH),
	SFR_ACCESS(DMYQCH_CON_USB31DRD_QCH_REF_ENABLE, 0, 1, DMYQCH_CON_USB31DRD_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_USB31DRD_QCH_REF_CLOCK_REQ, 1, 1, DMYQCH_CON_USB31DRD_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_USB31DRD_QCH_REF_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_USB31DRD_QCH_REF),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_CTRL_ENABLE, 0, 1, QCH_CON_USB31DRD_QCH_SLV_CTRL),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_CTRL_CLOCK_REQ, 1, 1, QCH_CON_USB31DRD_QCH_SLV_CTRL),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_CTRL_EXPIRE_VAL, 16, 10, QCH_CON_USB31DRD_QCH_SLV_CTRL),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_CTRL_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB31DRD_QCH_SLV_CTRL),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_LINK_ENABLE, 0, 1, QCH_CON_USB31DRD_QCH_SLV_LINK),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_LINK_CLOCK_REQ, 1, 1, QCH_CON_USB31DRD_QCH_SLV_LINK),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_LINK_EXPIRE_VAL, 16, 10, QCH_CON_USB31DRD_QCH_SLV_LINK),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_LINK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB31DRD_QCH_SLV_LINK),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_APB_ENABLE, 0, 1, QCH_CON_USB31DRD_QCH_APB),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_APB_CLOCK_REQ, 1, 1, QCH_CON_USB31DRD_QCH_APB),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_APB_EXPIRE_VAL, 16, 10, QCH_CON_USB31DRD_QCH_APB),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB31DRD_QCH_APB),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_PCS_ENABLE, 0, 1, QCH_CON_USB31DRD_QCH_PCS),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_PCS_CLOCK_REQ, 1, 1, QCH_CON_USB31DRD_QCH_PCS),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_PCS_EXPIRE_VAL, 16, 10, QCH_CON_USB31DRD_QCH_PCS),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_PCS_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB31DRD_QCH_PCS),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_ENABLE, 0, 1, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_SSS_QCH_ENABLE, 0, 1, QCH_CON_BAAW_SSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_SSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_SSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_SSS_QCH),
	SFR_ACCESS(QCH_CON_BTM_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_BTM_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_FSYS1_CMU_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_FSYS1_CMU_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_FSYS1_CMU_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_FSYS1_CMU_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_FSYS1_CMU_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_FSYS1_CMU_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_FSYS1_CMU_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_FSYS1_CMU_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_GPIO_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_ENABLE, 0, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_CLOCK_REQ, 1, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_MSTR_ENABLE, 0, 1, QCH_CON_PCIE_GEN2_QCH_MSTR),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_MSTR_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN2_QCH_MSTR),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_MSTR_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN2_QCH_MSTR),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_MSTR_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN2_QCH_MSTR),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_PCS_ENABLE, 0, 1, QCH_CON_PCIE_GEN2_QCH_PCS),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_PCS_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN2_QCH_PCS),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_PCS_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN2_QCH_PCS),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_PCS_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN2_QCH_PCS),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_PHY_ENABLE, 0, 1, QCH_CON_PCIE_GEN2_QCH_PHY),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_PHY_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN2_QCH_PHY),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_PHY_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN2_QCH_PHY),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_PHY_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN2_QCH_PHY),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_DBI_ENABLE, 0, 1, QCH_CON_PCIE_GEN2_QCH_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_DBI_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN2_QCH_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_DBI_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN2_QCH_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_DBI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN2_QCH_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN2_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN2_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN2_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN2_QCH_APB),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN2_QCH_SOCPLL_ENABLE, 0, 1, DMYQCH_CON_PCIE_GEN2_QCH_SOCPLL),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN2_QCH_SOCPLL_CLOCK_REQ, 1, 1, DMYQCH_CON_PCIE_GEN2_QCH_SOCPLL),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN2_QCH_SOCPLL_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PCIE_GEN2_QCH_SOCPLL),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN2_QCH_ENABLE, 0, 1, QCH_CON_PCIE_IA_GEN2_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PCIE_IA_GEN2_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_IA_GEN2_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_IA_GEN2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_FSYS1_QCH),
	SFR_ACCESS(DMYQCH_CON_PUF_QCH_ENABLE, 0, 1, DMYQCH_CON_PUF_QCH),
	SFR_ACCESS(DMYQCH_CON_PUF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PUF_QCH),
	SFR_ACCESS(DMYQCH_CON_PUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PUF_QCH),
	SFR_ACCESS(QCH_CON_QE_RTIC_QCH_ENABLE, 0, 1, QCH_CON_QE_RTIC_QCH),
	SFR_ACCESS(QCH_CON_QE_RTIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_RTIC_QCH),
	SFR_ACCESS(QCH_CON_QE_RTIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_RTIC_QCH),
	SFR_ACCESS(QCH_CON_QE_RTIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_RTIC_QCH),
	SFR_ACCESS(QCH_CON_QE_SSS_QCH_ENABLE, 0, 1, QCH_CON_QE_SSS_QCH),
	SFR_ACCESS(QCH_CON_QE_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_SSS_QCH),
	SFR_ACCESS(QCH_CON_QE_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_SSS_QCH),
	SFR_ACCESS(QCH_CON_QE_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_SSS_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_ENABLE, 0, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_ENABLE, 0, 1, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_UFS_CARD_QCH_ENABLE, 0, 1, QCH_CON_UFS_CARD_QCH),
	SFR_ACCESS(QCH_CON_UFS_CARD_QCH_CLOCK_REQ, 1, 1, QCH_CON_UFS_CARD_QCH),
	SFR_ACCESS(QCH_CON_UFS_CARD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UFS_CARD_QCH),
	SFR_ACCESS(QCH_CON_UFS_CARD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UFS_CARD_QCH),
	SFR_ACCESS(QCH_CON_UFS_CARD_QCH_FMP_ENABLE, 0, 1, QCH_CON_UFS_CARD_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_CARD_QCH_FMP_CLOCK_REQ, 1, 1, QCH_CON_UFS_CARD_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_CARD_QCH_FMP_EXPIRE_VAL, 16, 10, QCH_CON_UFS_CARD_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_CARD_QCH_FMP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UFS_CARD_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_ENABLE, 0, 1, QCH_CON_UFS_EMBD_QCH),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_CLOCK_REQ, 1, 1, QCH_CON_UFS_EMBD_QCH),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UFS_EMBD_QCH),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UFS_EMBD_QCH),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_FMP_ENABLE, 0, 1, QCH_CON_UFS_EMBD_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_FMP_CLOCK_REQ, 1, 1, QCH_CON_UFS_EMBD_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_FMP_EXPIRE_VAL, 16, 10, QCH_CON_UFS_EMBD_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_FMP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UFS_EMBD_QCH_FMP),
	SFR_ACCESS(QCH_CON_VGEN_LITE_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_ASTC_QCH_ENABLE, 0, 1, QCH_CON_ASTC_QCH),
	SFR_ACCESS(QCH_CON_ASTC_QCH_CLOCK_REQ, 1, 1, QCH_CON_ASTC_QCH),
	SFR_ACCESS(QCH_CON_ASTC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ASTC_QCH),
	SFR_ACCESS(QCH_CON_ASTC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASTC_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD0_QCH_ENABLE, 0, 1, QCH_CON_BTM_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD0_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD1_QCH_ENABLE, 0, 1, QCH_CON_BTM_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD1_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD2_QCH_ENABLE, 0, 1, QCH_CON_BTM_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD2_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G2D_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_QCH_ENABLE, 0, 1, QCH_CON_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_CMU_G2D_QCH_ENABLE, 0, 1, QCH_CON_G2D_CMU_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_CMU_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_G2D_CMU_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_CMU_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_G2D_CMU_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_CMU_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G2D_CMU_G2D_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_ENABLE, 0, 1, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_CLOCK_REQ, 1, 1, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_JSQZ_QCH_ENABLE, 0, 1, QCH_CON_JSQZ_QCH),
	SFR_ACCESS(QCH_CON_JSQZ_QCH_CLOCK_REQ, 1, 1, QCH_CON_JSQZ_QCH),
	SFR_ACCESS(QCH_CON_JSQZ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_JSQZ_QCH),
	SFR_ACCESS(QCH_CON_JSQZ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_JSQZ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_MSCL_QCH_ENABLE, 0, 1, QCH_CON_MSCL_QCH),
	SFR_ACCESS(QCH_CON_MSCL_QCH_CLOCK_REQ, 1, 1, QCH_CON_MSCL_QCH),
	SFR_ACCESS(QCH_CON_MSCL_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MSCL_QCH),
	SFR_ACCESS(QCH_CON_MSCL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MSCL_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD2_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_QE_ASTC_QCH_ENABLE, 0, 1, QCH_CON_QE_ASTC_QCH),
	SFR_ACCESS(QCH_CON_QE_ASTC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_ASTC_QCH),
	SFR_ACCESS(QCH_CON_QE_ASTC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_ASTC_QCH),
	SFR_ACCESS(QCH_CON_QE_ASTC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_ASTC_QCH),
	SFR_ACCESS(QCH_CON_QE_JPEG_QCH_ENABLE, 0, 1, QCH_CON_QE_JPEG_QCH),
	SFR_ACCESS(QCH_CON_QE_JPEG_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_JPEG_QCH),
	SFR_ACCESS(QCH_CON_QE_JPEG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_JPEG_QCH),
	SFR_ACCESS(QCH_CON_QE_JPEG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_JPEG_QCH),
	SFR_ACCESS(QCH_CON_QE_JSQZ_QCH_ENABLE, 0, 1, QCH_CON_QE_JSQZ_QCH),
	SFR_ACCESS(QCH_CON_QE_JSQZ_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_JSQZ_QCH),
	SFR_ACCESS(QCH_CON_QE_JSQZ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_JSQZ_QCH),
	SFR_ACCESS(QCH_CON_QE_JSQZ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_JSQZ_QCH),
	SFR_ACCESS(QCH_CON_QE_MSCL_QCH_ENABLE, 0, 1, QCH_CON_QE_MSCL_QCH),
	SFR_ACCESS(QCH_CON_QE_MSCL_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_MSCL_QCH),
	SFR_ACCESS(QCH_CON_QE_MSCL_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_MSCL_QCH),
	SFR_ACCESS(QCH_CON_QE_MSCL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_MSCL_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD0_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD1_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD2_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G2D_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_G2D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G2D_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_G2D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_G2D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_G2D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_G2D_QCH),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_PPMU_G3D0_ENABLE, 0, 1, QCH_CON_ASB_G3D_QCH_PPMU_G3D0),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_PPMU_G3D0_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D_QCH_PPMU_G3D0),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_PPMU_G3D0_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D_QCH_PPMU_G3D0),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_PPMU_G3D0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D_QCH_PPMU_G3D0),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_PPMU_G3D1_ENABLE, 0, 1, QCH_CON_ASB_G3D_QCH_PPMU_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_PPMU_G3D1_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D_QCH_PPMU_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_PPMU_G3D1_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D_QCH_PPMU_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_PPMU_G3D1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D_QCH_PPMU_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_PPMU_G3D2_ENABLE, 0, 1, QCH_CON_ASB_G3D_QCH_PPMU_G3D2),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_PPMU_G3D2_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D_QCH_PPMU_G3D2),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_PPMU_G3D2_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D_QCH_PPMU_G3D2),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_PPMU_G3D2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D_QCH_PPMU_G3D2),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_PPMU_G3D3_ENABLE, 0, 1, QCH_CON_ASB_G3D_QCH_PPMU_G3D3),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_PPMU_G3D3_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D_QCH_PPMU_G3D3),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_PPMU_G3D3_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D_QCH_PPMU_G3D3),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_PPMU_G3D3_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D_QCH_PPMU_G3D3),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_QE_G3D0_ENABLE, 0, 1, QCH_CON_ASB_G3D_QCH_QE_G3D0),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_QE_G3D0_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D_QCH_QE_G3D0),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_QE_G3D0_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D_QCH_QE_G3D0),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_QE_G3D0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D_QCH_QE_G3D0),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_QE_G3D1_ENABLE, 0, 1, QCH_CON_ASB_G3D_QCH_QE_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_QE_G3D1_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D_QCH_QE_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_QE_G3D1_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D_QCH_QE_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_QE_G3D1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D_QCH_QE_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_QE_G3D2_ENABLE, 0, 1, QCH_CON_ASB_G3D_QCH_QE_G3D2),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_QE_G3D2_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D_QCH_QE_G3D2),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_QE_G3D2_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D_QCH_QE_G3D2),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_QE_G3D2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D_QCH_QE_G3D2),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_QE_G3D3_ENABLE, 0, 1, QCH_CON_ASB_G3D_QCH_QE_G3D3),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_QE_G3D3_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D_QCH_QE_G3D3),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_QE_G3D3_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D_QCH_QE_G3D3),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_QE_G3D3_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D_QCH_QE_G3D3),
	SFR_ACCESS(QCH_CON_BUSIF_HPMG3D_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_HPMG3D_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMG3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_HPMG3D_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMG3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_HPMG3D_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMG3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_HPMG3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_ENABLE, 0, 1, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_GPU_QCH_ENABLE, 0, 1, QCH_CON_GPU_QCH),
	SFR_ACCESS(QCH_CON_GPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPU_QCH),
	SFR_ACCESS(QCH_CON_GPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPU_QCH),
	SFR_ACCESS(QCH_CON_GPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G3DSFR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G3DSFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G3DSFR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G3DSFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G3DSFR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G3DSFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G3DSFR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G3DSFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACE_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACE_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACE_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACE_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACE_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACE_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACE_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACE_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D2_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACE_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D2_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACE_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D2_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACE_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D2_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACE_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D3_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACE_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D3_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACE_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D3_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACE_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D3_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACE_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G3DSFR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G3DSFR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G3DSFR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G3DSFR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G3DSFR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G3DSFR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G3DSFR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G3DSFR_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_G3D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_G3D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_G3D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_G3D_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPHQ_QCH_ENABLE, 0, 1, QCH_CON_BTM_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPHQ_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPHQ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPHQ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPHQ_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPHQ_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPHQ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPHQ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_ISPHQ_CMU_ISPHQ_QCH_ENABLE, 0, 1, QCH_CON_ISPHQ_CMU_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_ISPHQ_CMU_ISPHQ_QCH_CLOCK_REQ, 1, 1, QCH_CON_ISPHQ_CMU_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_ISPHQ_CMU_ISPHQ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ISPHQ_CMU_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_ISPHQ_CMU_ISPHQ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ISPHQ_CMU_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_ISPHQ_ENABLE, 0, 1, QCH_CON_IS_ISPHQ_QCH_ISPHQ),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_ISPHQ_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPHQ_QCH_ISPHQ),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_ISPHQ_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPHQ_QCH_ISPHQ),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_ISPHQ_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPHQ_QCH_ISPHQ),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_SYSMMU_ISPHQ_ENABLE, 0, 1, QCH_CON_IS_ISPHQ_QCH_SYSMMU_ISPHQ),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_SYSMMU_ISPHQ_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPHQ_QCH_SYSMMU_ISPHQ),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_SYSMMU_ISPHQ_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPHQ_QCH_SYSMMU_ISPHQ),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_SYSMMU_ISPHQ_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPHQ_QCH_SYSMMU_ISPHQ),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_PPMU_ISPHQ_ENABLE, 0, 1, QCH_CON_IS_ISPHQ_QCH_PPMU_ISPHQ),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_PPMU_ISPHQ_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPHQ_QCH_PPMU_ISPHQ),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_PPMU_ISPHQ_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPHQ_QCH_PPMU_ISPHQ),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_PPMU_ISPHQ_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPHQ_QCH_PPMU_ISPHQ),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_VGEN_LITE_ISPHQ_ENABLE, 0, 1, QCH_CON_IS_ISPHQ_QCH_VGEN_LITE_ISPHQ),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_VGEN_LITE_ISPHQ_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPHQ_QCH_VGEN_LITE_ISPHQ),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_VGEN_LITE_ISPHQ_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPHQ_QCH_VGEN_LITE_ISPHQ),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_VGEN_LITE_ISPHQ_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPHQ_QCH_VGEN_LITE_ISPHQ),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_ISPHQ_C2COM_ENABLE, 0, 1, QCH_CON_IS_ISPHQ_QCH_ISPHQ_C2COM),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_ISPHQ_C2COM_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPHQ_QCH_ISPHQ_C2COM),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_ISPHQ_C2COM_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPHQ_QCH_ISPHQ_C2COM),
	SFR_ACCESS(QCH_CON_IS_ISPHQ_QCH_ISPHQ_C2COM_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPHQ_QCH_ISPHQ_C2COM),
	SFR_ACCESS(QCH_CON_LHM_ATB_ISPPREISPHQ_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_ISPPREISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_ISPPREISPHQ_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_ISPPREISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_ISPPREISPHQ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_ISPPREISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_ISPPREISPHQ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_ISPPREISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_VO_ISPLPISPHQ_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_VO_ISPLPISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_VO_ISPLPISPHQ_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_VO_ISPLPISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_VO_ISPLPISPHQ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_VO_ISPLPISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_VO_ISPLPISPHQ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_VO_ISPLPISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPHQ_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPHQ_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPHQ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPHQ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ISPHQDSPM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_ISPHQDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ISPHQDSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_ISPHQDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ISPHQDSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_ISPHQDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ISPHQDSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_ISPHQDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_ISPHQISPPRE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_VO_ISPHQISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_ISPHQISPPRE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_VO_ISPHQISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_ISPHQISPPRE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_VO_ISPHQISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_ISPHQISPPRE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_VO_ISPHQISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_ISPHQISPLP_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_ISPHQISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_ISPHQISPLP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_ISPHQISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_ISPHQISPLP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_ISPHQISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_ISPHQISPLP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_ISPHQISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_ISPHQ_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_ISPHQ_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_ISPHQ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_ISPHQ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ISPHQ_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ISPHQ_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ISPHQ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ISPHQ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_ISPHQ_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPLP0_QCH_ENABLE, 0, 1, QCH_CON_BTM_ISPLP0_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPLP0_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_ISPLP0_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPLP0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_ISPLP0_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPLP0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_ISPLP0_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPLP1_QCH_ENABLE, 0, 1, QCH_CON_BTM_ISPLP1_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPLP1_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_ISPLP1_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPLP1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_ISPLP1_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPLP1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_ISPLP1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPLP_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPLP_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPLP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPLP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_ISPLP_CMU_ISPLP_QCH_ENABLE, 0, 1, QCH_CON_ISPLP_CMU_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_ISPLP_CMU_ISPLP_QCH_CLOCK_REQ, 1, 1, QCH_CON_ISPLP_CMU_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_ISPLP_CMU_ISPLP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ISPLP_CMU_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_ISPLP_CMU_ISPLP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ISPLP_CMU_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_MC_SCALER_ENABLE, 0, 1, QCH_CON_IS_ISPLP_QCH_MC_SCALER),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_MC_SCALER_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPLP_QCH_MC_SCALER),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_MC_SCALER_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPLP_QCH_MC_SCALER),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_MC_SCALER_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPLP_QCH_MC_SCALER),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_ISPLP_ENABLE, 0, 1, QCH_CON_IS_ISPLP_QCH_ISPLP),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_ISPLP_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPLP_QCH_ISPLP),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_ISPLP_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPLP_QCH_ISPLP),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_ISPLP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPLP_QCH_ISPLP),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_QE_ISPLP_ENABLE, 0, 1, QCH_CON_IS_ISPLP_QCH_QE_ISPLP),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_QE_ISPLP_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPLP_QCH_QE_ISPLP),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_QE_ISPLP_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPLP_QCH_QE_ISPLP),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_QE_ISPLP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPLP_QCH_QE_ISPLP),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_SYSMMU_ISPLP0_ENABLE, 0, 1, QCH_CON_IS_ISPLP_QCH_SYSMMU_ISPLP0),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_SYSMMU_ISPLP0_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPLP_QCH_SYSMMU_ISPLP0),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_SYSMMU_ISPLP0_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPLP_QCH_SYSMMU_ISPLP0),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_SYSMMU_ISPLP0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPLP_QCH_SYSMMU_ISPLP0),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_PPMU_ISPLP0_ENABLE, 0, 1, QCH_CON_IS_ISPLP_QCH_PPMU_ISPLP0),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_PPMU_ISPLP0_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPLP_QCH_PPMU_ISPLP0),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_PPMU_ISPLP0_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPLP_QCH_PPMU_ISPLP0),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_PPMU_ISPLP0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPLP_QCH_PPMU_ISPLP0),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_SYSMMU_ISPLP1_ENABLE, 0, 1, QCH_CON_IS_ISPLP_QCH_SYSMMU_ISPLP1),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_SYSMMU_ISPLP1_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPLP_QCH_SYSMMU_ISPLP1),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_SYSMMU_ISPLP1_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPLP_QCH_SYSMMU_ISPLP1),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_SYSMMU_ISPLP1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPLP_QCH_SYSMMU_ISPLP1),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_PPMU_ISPLP1_ENABLE, 0, 1, QCH_CON_IS_ISPLP_QCH_PPMU_ISPLP1),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_PPMU_ISPLP1_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPLP_QCH_PPMU_ISPLP1),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_PPMU_ISPLP1_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPLP_QCH_PPMU_ISPLP1),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_PPMU_ISPLP1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPLP_QCH_PPMU_ISPLP1),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_GDC_ENABLE, 0, 1, QCH_CON_IS_ISPLP_QCH_GDC),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_GDC_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPLP_QCH_GDC),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_GDC_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPLP_QCH_GDC),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_GDC_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPLP_QCH_GDC),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_VGEN_LITE_ENABLE, 0, 1, QCH_CON_IS_ISPLP_QCH_VGEN_LITE),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_VGEN_LITE_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPLP_QCH_VGEN_LITE),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_VGEN_LITE_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPLP_QCH_VGEN_LITE),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_VGEN_LITE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPLP_QCH_VGEN_LITE),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_QE_GDC_ENABLE, 0, 1, QCH_CON_IS_ISPLP_QCH_QE_GDC),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_QE_GDC_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPLP_QCH_QE_GDC),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_QE_GDC_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPLP_QCH_QE_GDC),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_QE_GDC_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPLP_QCH_QE_GDC),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_ISPLP_C2_ENABLE, 0, 1, QCH_CON_IS_ISPLP_QCH_ISPLP_C2),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_ISPLP_C2_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPLP_QCH_ISPLP_C2),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_ISPLP_C2_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPLP_QCH_ISPLP_C2),
	SFR_ACCESS(QCH_CON_IS_ISPLP_QCH_ISPLP_C2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPLP_QCH_ISPLP_C2),
	SFR_ACCESS(QCH_CON_LHM_AST_DSPMISPLP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_DSPMISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_DSPMISPLP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_DSPMISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_DSPMISPLP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_DSPMISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_DSPMISPLP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_DSPMISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_ISPPREISPLP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_VO_ISPPREISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_ISPPREISPLP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_VO_ISPPREISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_ISPPREISPLP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_VO_ISPPREISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_ISPPREISPLP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_VO_ISPPREISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_ISPHQISPLP_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_ISPHQISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_ISPHQISPLP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_ISPHQISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_ISPHQISPLP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_ISPHQISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_ISPHQISPLP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_ISPHQISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_ISPPREISPLP_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_ISPPREISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_ISPPREISPLP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_ISPPREISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_ISPPREISPLP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_ISPPREISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_ISPPREISPLP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_ISPPREISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VRA2ISPLP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_VRA2ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VRA2ISPLP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_VRA2ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VRA2ISPLP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_VRA2ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VRA2ISPLP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_VRA2ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPLP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPLP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPLP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPLP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ISPLPDSPM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_ISPLPDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ISPLPDSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_ISPLPDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ISPLPDSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_ISPLPDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ISPLPDSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_ISPLPDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_VO_ISPLPISPHQ_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_VO_ISPLPISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_VO_ISPLPISPHQ_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_VO_ISPLPISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_VO_ISPLPISPHQ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_VO_ISPLPISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_VO_ISPLPISPHQ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_VO_ISPLPISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_ISPLP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_ISPLP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_ISPLP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_ISPLP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_ISPLP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_ISPLP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_ISPLP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_ISPLP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPLPVRA2_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_ISPLPVRA2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPLPVRA2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_ISPLPVRA2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPLPVRA2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_ISPLPVRA2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPLPVRA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_ISPLPVRA2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ISPLP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ISPLP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ISPLP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ISPLP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_ISPLP_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPPRE_QCH_ENABLE, 0, 1, QCH_CON_BTM_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPPRE_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPPRE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPPRE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMISPPRE_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_HPMISPPRE_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMISPPRE_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_HPMISPPRE_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMISPPRE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_HPMISPPRE_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMISPPRE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_HPMISPPRE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPPRE_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPPRE_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPPRE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPPRE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPPRE1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_ISPPRE1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPPRE1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_ISPPRE1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPPRE1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_ISPPRE1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPPRE1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_ISPPRE1_QCH),
	SFR_ACCESS(QCH_CON_ISPPRE_CMU_ISPPRE_QCH_ENABLE, 0, 1, QCH_CON_ISPPRE_CMU_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_ISPPRE_CMU_ISPPRE_QCH_CLOCK_REQ, 1, 1, QCH_CON_ISPPRE_CMU_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_ISPPRE_CMU_ISPPRE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ISPPRE_CMU_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_ISPPRE_CMU_ISPPRE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ISPPRE_CMU_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSIS0_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_CSIS0),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSIS0_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_CSIS0),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSIS0_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_CSIS0),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSIS0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_CSIS0),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSIS1_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_CSIS1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSIS1_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_CSIS1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSIS1_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_CSIS1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSIS1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_CSIS1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSIS2_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_CSIS2),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSIS2_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_CSIS2),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSIS2_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_CSIS2),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSIS2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_CSIS2),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSIS3_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_CSIS3),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSIS3_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_CSIS3),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSIS3_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_CSIS3),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSIS3_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_CSIS3),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_PPMU_ISPPRE_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_PPMU_ISPPRE),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_PPMU_ISPPRE_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_PPMU_ISPPRE),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_PPMU_ISPPRE_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_PPMU_ISPPRE),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_PPMU_ISPPRE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_PPMU_ISPPRE),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_PDP_TOP_DMA_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_PDP_TOP_DMA),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_PDP_TOP_DMA_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_PDP_TOP_DMA),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_PDP_TOP_DMA_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_PDP_TOP_DMA),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_PDP_TOP_DMA_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_PDP_TOP_DMA),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_SYSMMU_ISPPRE_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_SYSMMU_ISPPRE),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_SYSMMU_ISPPRE_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_SYSMMU_ISPPRE),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_SYSMMU_ISPPRE_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_SYSMMU_ISPPRE),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_SYSMMU_ISPPRE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_SYSMMU_ISPPRE),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_PDP_TOP_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_QE_PDP_TOP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_PDP_TOP_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_QE_PDP_TOP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_PDP_TOP_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_QE_PDP_TOP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_PDP_TOP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_QE_PDP_TOP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_3AA0_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_QE_3AA0),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_3AA0_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_QE_3AA0),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_3AA0_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_QE_3AA0),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_3AA0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_QE_3AA0),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_3AA1_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_QE_3AA1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_3AA1_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_QE_3AA1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_3AA1_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_QE_3AA1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_3AA1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_QE_3AA1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_3AA0_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_3AA0),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_3AA0_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_3AA0),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_3AA0_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_3AA0),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_3AA0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_3AA0),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_3AA1_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_3AA1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_3AA1_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_3AA1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_3AA1_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_3AA1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_3AA1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_3AA1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_PDP_TOP_CORE_TOP_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_PDP_TOP_CORE_TOP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_PDP_TOP_CORE_TOP_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_PDP_TOP_CORE_TOP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_PDP_TOP_CORE_TOP_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_PDP_TOP_CORE_TOP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_PDP_TOP_CORE_TOP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_PDP_TOP_CORE_TOP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_VGEN_LITE_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_VGEN_LITE),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_VGEN_LITE_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_VGEN_LITE),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_VGEN_LITE_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_VGEN_LITE),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_VGEN_LITE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_VGEN_LITE),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_CSISX4_PDP_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_QE_CSISX4_PDP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_CSISX4_PDP_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_QE_CSISX4_PDP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_CSISX4_PDP_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_QE_CSISX4_PDP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_CSISX4_PDP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_QE_CSISX4_PDP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_VGEN_LITE1_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_VGEN_LITE1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_VGEN_LITE1_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_VGEN_LITE1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_VGEN_LITE1_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_VGEN_LITE1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_VGEN_LITE1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_VGEN_LITE1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QSIS3_1_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_QSIS3_1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QSIS3_1_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_QSIS3_1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QSIS3_1_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_QSIS3_1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QSIS3_1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_QSIS3_1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSISX4_PDP_DMA_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_CSISX4_PDP_DMA),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSISX4_PDP_DMA_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_CSISX4_PDP_DMA),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSISX4_PDP_DMA_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_CSISX4_PDP_DMA),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_CSISX4_PDP_DMA_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_CSISX4_PDP_DMA),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_VGEN_LITE2_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_VGEN_LITE2),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_VGEN_LITE2_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_VGEN_LITE2),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_VGEN_LITE2_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_VGEN_LITE2),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_VGEN_LITE2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_VGEN_LITE2),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_VPP_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_VPP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_VPP_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_VPP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_VPP_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_VPP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_VPP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_VPP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_C2_CSISX4_PDP_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_C2_CSISX4_PDP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_C2_CSISX4_PDP_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_C2_CSISX4_PDP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_C2_CSISX4_PDP_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_C2_CSISX4_PDP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_C2_CSISX4_PDP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_C2_CSISX4_PDP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_C2_3AA0_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_C2_3AA0),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_C2_3AA0_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_C2_3AA0),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_C2_3AA0_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_C2_3AA0),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_C2_3AA0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_C2_3AA0),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_C2_3AA1_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_C2_3AA1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_C2_3AA1_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_C2_3AA1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_C2_3AA1_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_C2_3AA1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_C2_3AA1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_C2_3AA1),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_C2_AGENT_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_C2_AGENT),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_C2_AGENT_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_C2_AGENT),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_C2_AGENT_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_C2_AGENT),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_C2_AGENT_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_C2_AGENT),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_VPP_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_QE_VPP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_VPP_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_QE_VPP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_VPP_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_QE_VPP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_QE_VPP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_QE_VPP),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_PDP_TOP_RDMA_ENABLE, 0, 1, QCH_CON_IS_ISPPRE_QCH_PDP_TOP_RDMA),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_PDP_TOP_RDMA_CLOCK_REQ, 1, 1, QCH_CON_IS_ISPPRE_QCH_PDP_TOP_RDMA),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_PDP_TOP_RDMA_EXPIRE_VAL, 16, 10, QCH_CON_IS_ISPPRE_QCH_PDP_TOP_RDMA),
	SFR_ACCESS(QCH_CON_IS_ISPPRE_QCH_PDP_TOP_RDMA_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_ISPPRE_QCH_PDP_TOP_RDMA),
	SFR_ACCESS(QCH_CON_LHM_AST_DSPMISPPRE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_DSPMISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_DSPMISPPRE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_DSPMISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_DSPMISPPRE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_DSPMISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_DSPMISPPRE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_DSPMISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_ISPHQISPPRE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_VO_ISPHQISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_ISPHQISPPRE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_VO_ISPHQISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_ISPHQISPPRE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_VO_ISPHQISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_ISPHQISPPRE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_VO_ISPHQISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPPRE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPPRE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPPRE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPPRE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ISPPREDSPM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_ISPPREDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ISPPREDSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_ISPPREDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ISPPREDSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_ISPPREDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ISPPREDSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_ISPPREDSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_ISPPREISPLP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_VO_ISPPREISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_ISPPREISPLP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_VO_ISPPREISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_ISPPREISPLP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_VO_ISPPREISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_ISPPREISPLP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_VO_ISPPREISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_ISPPREISPHQ_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_ISPPREISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_ISPPREISPHQ_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_ISPPREISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_ISPPREISPHQ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_ISPPREISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_ISPPREISPHQ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_ISPPREISPHQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_ISPPREISPLP_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_ISPPREISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_ISPPREISPLP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_ISPPREISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_ISPPREISPLP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_ISPPREISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_ISPPREISPLP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_ISPPREISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_ISPPRE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_ISPPRE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_ISPPRE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_ISPPRE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ISPPRE_QCH_SYSREG_ENABLE, 0, 1, QCH_CON_SYSREG_ISPPRE_QCH_SYSREG),
	SFR_ACCESS(QCH_CON_SYSREG_ISPPRE_QCH_SYSREG_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_ISPPRE_QCH_SYSREG),
	SFR_ACCESS(QCH_CON_SYSREG_ISPPRE_QCH_SYSREG_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_ISPPRE_QCH_SYSREG),
	SFR_ACCESS(QCH_CON_SYSREG_ISPPRE_QCH_SYSREG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_ISPPRE_QCH_SYSREG),
	SFR_ACCESS(DMYQCH_CON_ADM_DAP_IVA_QCH_ENABLE, 0, 1, DMYQCH_CON_ADM_DAP_IVA_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_DAP_IVA_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADM_DAP_IVA_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_DAP_IVA_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADM_DAP_IVA_QCH),
	SFR_ACCESS(QCH_CON_BTM_IVA_QCH_ENABLE, 0, 1, QCH_CON_BTM_IVA_QCH),
	SFR_ACCESS(QCH_CON_BTM_IVA_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_IVA_QCH),
	SFR_ACCESS(QCH_CON_BTM_IVA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_IVA_QCH),
	SFR_ACCESS(QCH_CON_BTM_IVA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_IVA_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_IVA_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_IVA_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_IVA_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_IVA_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_IVA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_IVA_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_IVA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_IVA_QCH),
	SFR_ACCESS(QCH_CON_IVA_QCH_IVA_ENABLE, 0, 1, QCH_CON_IVA_QCH_IVA),
	SFR_ACCESS(QCH_CON_IVA_QCH_IVA_CLOCK_REQ, 1, 1, QCH_CON_IVA_QCH_IVA),
	SFR_ACCESS(QCH_CON_IVA_QCH_IVA_EXPIRE_VAL, 16, 10, QCH_CON_IVA_QCH_IVA),
	SFR_ACCESS(QCH_CON_IVA_QCH_IVA_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IVA_QCH_IVA),
	SFR_ACCESS(QCH_CON_IVA_QCH_IVA_DEBUG_ENABLE, 0, 1, QCH_CON_IVA_QCH_IVA_DEBUG),
	SFR_ACCESS(QCH_CON_IVA_QCH_IVA_DEBUG_CLOCK_REQ, 1, 1, QCH_CON_IVA_QCH_IVA_DEBUG),
	SFR_ACCESS(QCH_CON_IVA_QCH_IVA_DEBUG_EXPIRE_VAL, 16, 10, QCH_CON_IVA_QCH_IVA_DEBUG),
	SFR_ACCESS(QCH_CON_IVA_QCH_IVA_DEBUG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IVA_QCH_IVA_DEBUG),
	SFR_ACCESS(QCH_CON_IVA_CMU_IVA_QCH_ENABLE, 0, 1, QCH_CON_IVA_CMU_IVA_QCH),
	SFR_ACCESS(QCH_CON_IVA_CMU_IVA_QCH_CLOCK_REQ, 1, 1, QCH_CON_IVA_CMU_IVA_QCH),
	SFR_ACCESS(QCH_CON_IVA_CMU_IVA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_IVA_CMU_IVA_QCH),
	SFR_ACCESS(QCH_CON_IVA_CMU_IVA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IVA_CMU_IVA_QCH),
	SFR_ACCESS(QCH_CON_IVA_INTMEM_QCH_ENABLE, 0, 1, QCH_CON_IVA_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_IVA_INTMEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_IVA_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_IVA_INTMEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_IVA_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_IVA_INTMEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IVA_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSPSIVA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_DSPSIVA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSPSIVA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_DSPSIVA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSPSIVA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_DSPSIVA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSPSIVA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_DSPSIVA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IVASC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_IVASC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IVASC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_IVASC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IVASC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_IVASC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IVASC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_IVASC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DSPMIVA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_DSPMIVA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DSPMIVA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_DSPMIVA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DSPMIVA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_DSPMIVA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DSPMIVA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_DSPMIVA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IVA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_IVA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IVA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_IVA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IVA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_IVA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IVA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_IVA_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_IVA_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D_IVA_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_IVA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D_IVA_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_IVA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D_IVA_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_IVA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D_IVA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IVADSPS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_IVADSPS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IVADSPS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_IVADSPS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IVADSPS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_IVADSPS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IVADSPS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_IVADSPS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IVADSPM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_IVADSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IVADSPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_IVADSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IVADSPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_IVADSPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IVADSPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_IVADSPM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_IVA_QCH_ENABLE, 0, 1, QCH_CON_PPMU_IVA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_IVA_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_IVA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_IVA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_IVA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_IVA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_IVA_QCH),
	SFR_ACCESS(QCH_CON_QE_IVA_QCH_ENABLE, 0, 1, QCH_CON_QE_IVA_QCH),
	SFR_ACCESS(QCH_CON_QE_IVA_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_IVA_QCH),
	SFR_ACCESS(QCH_CON_QE_IVA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_IVA_QCH),
	SFR_ACCESS(QCH_CON_QE_IVA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_IVA_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_IVA_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_IVA_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_IVA_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_IVA_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_IVA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_IVA_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_IVA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_IVA_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_IVA_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_IVA_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_IVA_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_IVA_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_IVA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_IVA_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_IVA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_IVA_QCH),
	SFR_ACCESS(QCH_CON_TREX_RB1_IVA_QCH_ENABLE, 0, 1, QCH_CON_TREX_RB1_IVA_QCH),
	SFR_ACCESS(QCH_CON_TREX_RB1_IVA_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_RB1_IVA_QCH),
	SFR_ACCESS(QCH_CON_TREX_RB1_IVA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_RB1_IVA_QCH),
	SFR_ACCESS(QCH_CON_TREX_RB1_IVA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_RB1_IVA_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_IVA_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_IVA_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_IVA_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_IVA_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_IVA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_IVA_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_IVA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_IVA_QCH),
	SFR_ACCESS(QCH_CON_BTM_MFCD0_QCH_ENABLE, 0, 1, QCH_CON_BTM_MFCD0_QCH),
	SFR_ACCESS(QCH_CON_BTM_MFCD0_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_MFCD0_QCH),
	SFR_ACCESS(QCH_CON_BTM_MFCD0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_MFCD0_QCH),
	SFR_ACCESS(QCH_CON_BTM_MFCD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_MFCD0_QCH),
	SFR_ACCESS(QCH_CON_BTM_MFCD1_QCH_ENABLE, 0, 1, QCH_CON_BTM_MFCD1_QCH),
	SFR_ACCESS(QCH_CON_BTM_MFCD1_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_MFCD1_QCH),
	SFR_ACCESS(QCH_CON_BTM_MFCD1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_MFCD1_QCH),
	SFR_ACCESS(QCH_CON_BTM_MFCD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_MFCD1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MFC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MFC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC_QCH_MI_ENABLE, 0, 1, QCH_CON_LH_ATB_MFC_QCH_MI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC_QCH_MI_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MFC_QCH_MI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC_QCH_MI_EXPIRE_VAL, 16, 10, QCH_CON_LH_ATB_MFC_QCH_MI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC_QCH_MI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MFC_QCH_MI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC_QCH_SI_ENABLE, 0, 1, QCH_CON_LH_ATB_MFC_QCH_SI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC_QCH_SI_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MFC_QCH_SI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC_QCH_SI_EXPIRE_VAL, 16, 10, QCH_CON_LH_ATB_MFC_QCH_SI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC_QCH_SI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MFC_QCH_SI),
	SFR_ACCESS(QCH_CON_MFC_QCH_ENABLE, 0, 1, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_CMU_MFC_QCH_ENABLE, 0, 1, QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_CMU_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_CMU_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_CMU_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFCD0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_MFCD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFCD0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_MFCD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFCD0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_MFCD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFCD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_MFCD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFCD1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_MFCD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFCD1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_MFCD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFCD1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_MFCD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFCD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_MFCD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFCD2_QCH_ENABLE, 0, 1, QCH_CON_PPMU_MFCD2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFCD2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_MFCD2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFCD2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_MFCD2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFCD2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_MFCD2_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MFCD0_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_MFCD0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MFCD0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_MFCD0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MFCD0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_MFCD0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MFCD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_MFCD0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MFCD1_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_MFCD1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MFCD1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_MFCD1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MFCD1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_MFCD1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MFCD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_MFCD1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_MFC_QCH_ENABLE, 0, 1, QCH_CON_VGEN_MFC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_MFC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_MFC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_MFC_QCH),
	SFR_ACCESS(QCH_CON_WFD_QCH_ENABLE, 0, 1, QCH_CON_WFD_QCH),
	SFR_ACCESS(QCH_CON_WFD_QCH_CLOCK_REQ, 1, 1, QCH_CON_WFD_QCH),
	SFR_ACCESS(QCH_CON_WFD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WFD_QCH),
	SFR_ACCESS(QCH_CON_WFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WFD_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DDRPHY_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DDRPHY_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DDRPHY_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DDRPHY_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMC_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMC_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMC_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMC_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMCTZ_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMCTZ_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMCTZ_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMCTZ_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMMIF_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_HPMMIF_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMMIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_HPMMIF_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMMIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_HPMMIF_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMMIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_HPMMIF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_ENABLE, 0, 1, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_ENABLE, 0, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY1_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DDRPHY1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY1_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DDRPHY1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DDRPHY1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DDRPHY1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC1_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMC1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMC1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMC1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMC1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ1_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMCTZ1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ1_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMCTZ1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMCTZ1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMCTZ1_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMMIF1_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_HPMMIF1_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMMIF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_HPMMIF1_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMMIF1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_HPMMIF1_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMMIF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_HPMMIF1_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF1_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_MIF1_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF1_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_MIF1_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF1_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_MIF1_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_DMC1_QCH_ENABLE, 0, 1, QCH_CON_DMC1_QCH),
	SFR_ACCESS(QCH_CON_DMC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_DMC1_QCH),
	SFR_ACCESS(QCH_CON_DMC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DMC1_QCH),
	SFR_ACCESS(QCH_CON_DMC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_MIF1_CMU_MIF1_QCH_ENABLE, 0, 1, QCH_CON_MIF1_CMU_MIF1_QCH),
	SFR_ACCESS(QCH_CON_MIF1_CMU_MIF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_MIF1_CMU_MIF1_QCH),
	SFR_ACCESS(QCH_CON_MIF1_CMU_MIF1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MIF1_CMU_MIF1_QCH),
	SFR_ACCESS(QCH_CON_MIF1_CMU_MIF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIF1_CMU_MIF1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MIF1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MIF1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MIF1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MIF1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY2_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DDRPHY2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY2_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DDRPHY2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DDRPHY2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DDRPHY2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC2_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMC2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC2_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMC2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMC2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMC2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ2_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMCTZ2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ2_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMCTZ2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMCTZ2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMCTZ2_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMMIF2_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_HPMMIF2_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMMIF2_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_HPMMIF2_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMMIF2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_HPMMIF2_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMMIF2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_HPMMIF2_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF2_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_MIF2_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF2_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_MIF2_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF2_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_MIF2_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_DMC2_QCH_ENABLE, 0, 1, QCH_CON_DMC2_QCH),
	SFR_ACCESS(QCH_CON_DMC2_QCH_CLOCK_REQ, 1, 1, QCH_CON_DMC2_QCH),
	SFR_ACCESS(QCH_CON_DMC2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DMC2_QCH),
	SFR_ACCESS(QCH_CON_DMC2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMC2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF2_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_MIF2_CMU_MIF2_QCH_ENABLE, 0, 1, QCH_CON_MIF2_CMU_MIF2_QCH),
	SFR_ACCESS(QCH_CON_MIF2_CMU_MIF2_QCH_CLOCK_REQ, 1, 1, QCH_CON_MIF2_CMU_MIF2_QCH),
	SFR_ACCESS(QCH_CON_MIF2_CMU_MIF2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MIF2_CMU_MIF2_QCH),
	SFR_ACCESS(QCH_CON_MIF2_CMU_MIF2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIF2_CMU_MIF2_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF2_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MIF2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MIF2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MIF2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MIF2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY3_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DDRPHY3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY3_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DDRPHY3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DDRPHY3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DDRPHY3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC3_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMC3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC3_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMC3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMC3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMC3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ3_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMCTZ3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ3_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMCTZ3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMCTZ3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMCTZ3_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMMIF3_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_HPMMIF3_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMMIF3_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_HPMMIF3_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMMIF3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_HPMMIF3_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMMIF3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_HPMMIF3_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF3_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_MIF3_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF3_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_MIF3_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF3_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_MIF3_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_DMC3_QCH_ENABLE, 0, 1, QCH_CON_DMC3_QCH),
	SFR_ACCESS(QCH_CON_DMC3_QCH_CLOCK_REQ, 1, 1, QCH_CON_DMC3_QCH),
	SFR_ACCESS(QCH_CON_DMC3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DMC3_QCH),
	SFR_ACCESS(QCH_CON_DMC3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMC3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF3_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF3_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_MIF3_CMU_MIF3_QCH_ENABLE, 0, 1, QCH_CON_MIF3_CMU_MIF3_QCH),
	SFR_ACCESS(QCH_CON_MIF3_CMU_MIF3_QCH_CLOCK_REQ, 1, 1, QCH_CON_MIF3_CMU_MIF3_QCH),
	SFR_ACCESS(QCH_CON_MIF3_CMU_MIF3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MIF3_CMU_MIF3_QCH),
	SFR_ACCESS(QCH_CON_MIF3_CMU_MIF3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIF3_CMU_MIF3_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF3_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MIF3_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF3_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MIF3_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MIF3_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MIF3_QCH),
	SFR_ACCESS(QCH_CON_BTM_NPU0_QCH_ENABLE, 0, 1, QCH_CON_BTM_NPU0_QCH),
	SFR_ACCESS(QCH_CON_BTM_NPU0_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_NPU0_QCH),
	SFR_ACCESS(QCH_CON_BTM_NPU0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_NPU0_QCH),
	SFR_ACCESS(QCH_CON_BTM_NPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_NPU0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPU0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_NPU0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPU0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_NPU0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPU0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_NPU0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_NPU0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPUD1_D1_0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPUD1_D1_0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPUD1_D1_0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPUD1_D1_0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPUD1_D1_1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPUD1_D1_1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPUD1_D1_1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPUD1_D1_1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_2_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPUD1_D1_2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPUD1_D1_2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPUD1_D1_2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPUD1_D1_2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_3_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPUD1_D1_3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_3_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPUD1_D1_3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPUD1_D1_3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPUD1_D1_3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_4_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPUD1_D1_4_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_4_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPUD1_D1_4_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_4_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPUD1_D1_4_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_4_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPUD1_D1_4_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_5_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPUD1_D1_5_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_5_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPUD1_D1_5_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_5_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPUD1_D1_5_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_5_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPUD1_D1_5_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_6_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPUD1_D1_6_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_6_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPUD1_D1_6_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_6_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPUD1_D1_6_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_6_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPUD1_D1_6_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_7_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPUD1_D1_7_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_7_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPUD1_D1_7_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_7_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPUD1_D1_7_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD1_D1_7_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPUD1_D1_7_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_P_NPU1_DONE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_P_NPU1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_P_NPU1_DONE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_P_NPU1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_P_NPU1_DONE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_P_NPU1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_P_NPU1_DONE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_P_NPU1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSPMNPU0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_DSPMNPU0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSPMNPU0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_DSPMNPU0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSPMNPU0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_DSPMNPU0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSPMNPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_DSPMNPU0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPUD0_D1_0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPUD0_D1_0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPUD0_D1_0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPUD0_D1_0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPUD0_D1_1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPUD0_D1_1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPUD0_D1_1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPUD0_D1_1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_2_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPUD0_D1_2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPUD0_D1_2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPUD0_D1_2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPUD0_D1_2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_3_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPUD0_D1_3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_3_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPUD0_D1_3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPUD0_D1_3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPUD0_D1_3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_4_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPUD0_D1_4_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_4_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPUD0_D1_4_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_4_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPUD0_D1_4_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_4_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPUD0_D1_4_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_5_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPUD0_D1_5_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_5_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPUD0_D1_5_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_5_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPUD0_D1_5_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_5_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPUD0_D1_5_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_6_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPUD0_D1_6_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_6_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPUD0_D1_6_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_6_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPUD0_D1_6_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_6_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPUD0_D1_6_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_7_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPUD0_D1_7_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_7_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPUD0_D1_7_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_7_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPUD0_D1_7_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD0_D1_7_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPUD0_D1_7_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_P_NPUD1_SETREG_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_P_NPUD1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_P_NPUD1_SETREG_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_P_NPUD1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_P_NPUD1_SETREG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_P_NPUD1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_P_NPUD1_SETREG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_P_NPUD1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IDPSRAM1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_IDPSRAM1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IDPSRAM1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_IDPSRAM1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IDPSRAM1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_IDPSRAM1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IDPSRAM1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_IDPSRAM1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IDPSRAM3_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_IDPSRAM3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IDPSRAM3_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_IDPSRAM3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IDPSRAM3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_IDPSRAM3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IDPSRAM3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_IDPSRAM3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_NPU1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_NPU1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_NPU1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_NPU1_QCH),
	SFR_ACCESS(QCH_CON_NPU0_CMU_NPU0_QCH_ENABLE, 0, 1, QCH_CON_NPU0_CMU_NPU0_QCH),
	SFR_ACCESS(QCH_CON_NPU0_CMU_NPU0_QCH_CLOCK_REQ, 1, 1, QCH_CON_NPU0_CMU_NPU0_QCH),
	SFR_ACCESS(QCH_CON_NPU0_CMU_NPU0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_NPU0_CMU_NPU0_QCH),
	SFR_ACCESS(QCH_CON_NPU0_CMU_NPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_NPU0_CMU_NPU0_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUC_QCH_ENABLE, 0, 1, DMYQCH_CON_NPUC_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUC_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_NPUC_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_NPUC_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUD_UNIT0_QCH_ENABLE, 0, 1, DMYQCH_CON_NPUD_UNIT0_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUD_UNIT0_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_NPUD_UNIT0_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUD_UNIT0_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_NPUD_UNIT0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUDMA_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CPUDMA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUDMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CPUDMA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUDMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_CPUDMA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CPUDMA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NPU0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NPU0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NPU0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NPU0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NPU0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_NPU0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NPU0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_RFM_QCH_ENABLE, 0, 1, QCH_CON_PPMU_RFM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_RFM_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_RFM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_RFM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_RFM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_RFM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_RFM_QCH),
	SFR_ACCESS(QCH_CON_QE_CPUDMA_QCH_ENABLE, 0, 1, QCH_CON_QE_CPUDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_CPUDMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_CPUDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_CPUDMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_CPUDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_CPUDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_CPUDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_RFM_QCH_ENABLE, 0, 1, QCH_CON_QE_RFM_QCH),
	SFR_ACCESS(QCH_CON_QE_RFM_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_RFM_QCH),
	SFR_ACCESS(QCH_CON_QE_RFM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_RFM_QCH),
	SFR_ACCESS(QCH_CON_QE_RFM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_RFM_QCH),
	SFR_ACCESS(QCH_CON_SMMU_NPU0_QCH_ENABLE, 0, 1, QCH_CON_SMMU_NPU0_QCH),
	SFR_ACCESS(QCH_CON_SMMU_NPU0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SMMU_NPU0_QCH),
	SFR_ACCESS(QCH_CON_SMMU_NPU0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SMMU_NPU0_QCH),
	SFR_ACCESS(QCH_CON_SMMU_NPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SMMU_NPU0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPU0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_NPU0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPU0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_NPU0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPU0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_NPU0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_NPU0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_NPU0_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_NPU0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_NPU0_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_NPU0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_NPU0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_NPU0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_NPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_NPU0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPU1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_NPU1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPU1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_NPU1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPU1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_NPU1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPU1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_NPU1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPUD0_D1_0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPUD0_D1_0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPUD0_D1_0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPUD0_D1_0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPUD0_D1_1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPUD0_D1_1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPUD0_D1_1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPUD0_D1_1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_2_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPUD0_D1_2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPUD0_D1_2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPUD0_D1_2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPUD0_D1_2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_3_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPUD0_D1_3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_3_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPUD0_D1_3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPUD0_D1_3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPUD0_D1_3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_4_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPUD0_D1_4_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_4_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPUD0_D1_4_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_4_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPUD0_D1_4_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_4_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPUD0_D1_4_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_5_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPUD0_D1_5_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_5_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPUD0_D1_5_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_5_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPUD0_D1_5_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_5_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPUD0_D1_5_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_6_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPUD0_D1_6_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_6_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPUD0_D1_6_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_6_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPUD0_D1_6_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_6_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPUD0_D1_6_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_7_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPUD0_D1_7_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_7_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPUD0_D1_7_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_7_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPUD0_D1_7_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUD0_D1_7_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPUD0_D1_7_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_P_NPUD1_SETREG_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_P_NPUD1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_P_NPUD1_SETREG_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_P_NPUD1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_P_NPUD1_SETREG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_P_NPUD1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_P_NPUD1_SETREG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_P_NPUD1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IDPSRAM1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_IDPSRAM1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IDPSRAM1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_IDPSRAM1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IDPSRAM1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_IDPSRAM1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IDPSRAM1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_IDPSRAM1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IDPSRAM3_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_IDPSRAM3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IDPSRAM3_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_IDPSRAM3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IDPSRAM3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_IDPSRAM3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IDPSRAM3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_IDPSRAM3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPU1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_NPU1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPU1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_NPU1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPU1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_NPU1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPU1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_NPU1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPUD1_D1_0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPUD1_D1_0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPUD1_D1_0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPUD1_D1_0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPUD1_D1_1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPUD1_D1_1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPUD1_D1_1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPUD1_D1_1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_2_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPUD1_D1_2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPUD1_D1_2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPUD1_D1_2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPUD1_D1_2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_3_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPUD1_D1_3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_3_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPUD1_D1_3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPUD1_D1_3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPUD1_D1_3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_4_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPUD1_D1_4_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_4_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPUD1_D1_4_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_4_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPUD1_D1_4_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_4_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPUD1_D1_4_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_5_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPUD1_D1_5_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_5_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPUD1_D1_5_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_5_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPUD1_D1_5_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_5_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPUD1_D1_5_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_6_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPUD1_D1_6_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_6_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPUD1_D1_6_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_6_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPUD1_D1_6_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_6_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPUD1_D1_6_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_7_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPUD1_D1_7_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_7_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPUD1_D1_7_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_7_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPUD1_D1_7_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUD1_D1_7_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPUD1_D1_7_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_P_NPU1_DONE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_P_NPU1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_P_NPU1_DONE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_P_NPU1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_P_NPU1_DONE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_P_NPU1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_P_NPU1_DONE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_P_NPU1_DONE_QCH),
	SFR_ACCESS(QCH_CON_NPU1_CMU_NPU1_QCH_ENABLE, 0, 1, QCH_CON_NPU1_CMU_NPU1_QCH),
	SFR_ACCESS(QCH_CON_NPU1_CMU_NPU1_QCH_CLOCK_REQ, 1, 1, QCH_CON_NPU1_CMU_NPU1_QCH),
	SFR_ACCESS(QCH_CON_NPU1_CMU_NPU1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_NPU1_CMU_NPU1_QCH),
	SFR_ACCESS(QCH_CON_NPU1_CMU_NPU1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_NPU1_CMU_NPU1_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUD_UNIT1_QCH_ENABLE, 0, 1, DMYQCH_CON_NPUD_UNIT1_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUD_UNIT1_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_NPUD_UNIT1_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUD_UNIT1_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_NPUD_UNIT1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NPU1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NPU1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NPU1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NPU1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NPU1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_NPU1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NPU1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NPU1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPU1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_NPU1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPU1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_NPU1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPU1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_NPU1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPU1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_NPU1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_CMU_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_CMU_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_CMU_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_CMU_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PWM_QCH_ENABLE, 0, 1, QCH_CON_PWM_QCH),
	SFR_ACCESS(QCH_CON_PWM_QCH_CLOCK_REQ, 1, 1, QCH_CON_PWM_QCH),
	SFR_ACCESS(QCH_CON_PWM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PWM_QCH),
	SFR_ACCESS(QCH_CON_PWM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PWM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_UART_DBG_QCH_ENABLE, 0, 1, QCH_CON_UART_DBG_QCH),
	SFR_ACCESS(QCH_CON_UART_DBG_QCH_CLOCK_REQ, 1, 1, QCH_CON_UART_DBG_QCH),
	SFR_ACCESS(QCH_CON_UART_DBG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UART_DBG_QCH),
	SFR_ACCESS(QCH_CON_UART_DBG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UART_DBG_QCH),
	SFR_ACCESS(QCH_CON_USI00_I2C_QCH_ENABLE, 0, 1, QCH_CON_USI00_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI00_I2C_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI00_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI00_I2C_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI00_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI00_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI00_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI00_USI_QCH_ENABLE, 0, 1, QCH_CON_USI00_USI_QCH),
	SFR_ACCESS(QCH_CON_USI00_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI00_USI_QCH),
	SFR_ACCESS(QCH_CON_USI00_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI00_USI_QCH),
	SFR_ACCESS(QCH_CON_USI00_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI00_USI_QCH),
	SFR_ACCESS(QCH_CON_USI01_I2C_QCH_ENABLE, 0, 1, QCH_CON_USI01_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI01_I2C_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI01_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI01_I2C_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI01_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI01_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI01_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI01_USI_QCH_ENABLE, 0, 1, QCH_CON_USI01_USI_QCH),
	SFR_ACCESS(QCH_CON_USI01_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI01_USI_QCH),
	SFR_ACCESS(QCH_CON_USI01_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI01_USI_QCH),
	SFR_ACCESS(QCH_CON_USI01_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI01_USI_QCH),
	SFR_ACCESS(QCH_CON_USI02_I2C_QCH_ENABLE, 0, 1, QCH_CON_USI02_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI02_I2C_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI02_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI02_I2C_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI02_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI02_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI02_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI02_USI_QCH_ENABLE, 0, 1, QCH_CON_USI02_USI_QCH),
	SFR_ACCESS(QCH_CON_USI02_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI02_USI_QCH),
	SFR_ACCESS(QCH_CON_USI02_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI02_USI_QCH),
	SFR_ACCESS(QCH_CON_USI02_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI02_USI_QCH),
	SFR_ACCESS(QCH_CON_USI03_I2C_QCH_ENABLE, 0, 1, QCH_CON_USI03_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI03_I2C_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI03_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI03_I2C_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI03_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI03_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI03_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI03_USI_QCH_ENABLE, 0, 1, QCH_CON_USI03_USI_QCH),
	SFR_ACCESS(QCH_CON_USI03_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI03_USI_QCH),
	SFR_ACCESS(QCH_CON_USI03_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI03_USI_QCH),
	SFR_ACCESS(QCH_CON_USI03_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI03_USI_QCH),
	SFR_ACCESS(QCH_CON_USI04_I2C_QCH_ENABLE, 0, 1, QCH_CON_USI04_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI04_I2C_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI04_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI04_I2C_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI04_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI04_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI04_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI04_USI_QCH_ENABLE, 0, 1, QCH_CON_USI04_USI_QCH),
	SFR_ACCESS(QCH_CON_USI04_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI04_USI_QCH),
	SFR_ACCESS(QCH_CON_USI04_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI04_USI_QCH),
	SFR_ACCESS(QCH_CON_USI04_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI04_USI_QCH),
	SFR_ACCESS(QCH_CON_USI05_I2C_QCH_ENABLE, 0, 1, QCH_CON_USI05_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI05_I2C_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI05_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI05_I2C_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI05_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI05_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI05_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI05_USI_QCH_ENABLE, 0, 1, QCH_CON_USI05_USI_QCH),
	SFR_ACCESS(QCH_CON_USI05_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI05_USI_QCH),
	SFR_ACCESS(QCH_CON_USI05_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI05_USI_QCH),
	SFR_ACCESS(QCH_CON_USI05_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI05_USI_QCH),
	SFR_ACCESS(QCH_CON_USI12_I2C_QCH_ENABLE, 0, 1, QCH_CON_USI12_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI12_I2C_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI12_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI12_I2C_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI12_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI12_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI12_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI12_USI_QCH_ENABLE, 0, 1, QCH_CON_USI12_USI_QCH),
	SFR_ACCESS(QCH_CON_USI12_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI12_USI_QCH),
	SFR_ACCESS(QCH_CON_USI12_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI12_USI_QCH),
	SFR_ACCESS(QCH_CON_USI12_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI12_USI_QCH),
	SFR_ACCESS(QCH_CON_USI13_I2C_QCH_ENABLE, 0, 1, QCH_CON_USI13_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI13_I2C_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI13_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI13_I2C_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI13_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI13_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI13_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI13_USI_QCH_ENABLE, 0, 1, QCH_CON_USI13_USI_QCH),
	SFR_ACCESS(QCH_CON_USI13_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI13_USI_QCH),
	SFR_ACCESS(QCH_CON_USI13_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI13_USI_QCH),
	SFR_ACCESS(QCH_CON_USI13_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI13_USI_QCH),
	SFR_ACCESS(QCH_CON_USI14_I2C_QCH_ENABLE, 0, 1, QCH_CON_USI14_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI14_I2C_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI14_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI14_I2C_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI14_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI14_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI14_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI14_USI_QCH_ENABLE, 0, 1, QCH_CON_USI14_USI_QCH),
	SFR_ACCESS(QCH_CON_USI14_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI14_USI_QCH),
	SFR_ACCESS(QCH_CON_USI14_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI14_USI_QCH),
	SFR_ACCESS(QCH_CON_USI14_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI14_USI_QCH),
	SFR_ACCESS(QCH_CON_USI15_I2C_QCH_ENABLE, 0, 1, QCH_CON_USI15_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI15_I2C_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI15_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI15_I2C_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI15_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI15_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI15_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI15_USI_QCH_ENABLE, 0, 1, QCH_CON_USI15_USI_QCH),
	SFR_ACCESS(QCH_CON_USI15_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI15_USI_QCH),
	SFR_ACCESS(QCH_CON_USI15_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI15_USI_QCH),
	SFR_ACCESS(QCH_CON_USI15_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI15_USI_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CAM0_QCH_ENABLE, 0, 1, QCH_CON_I2C_CAM0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CAM0_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CAM0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CAM0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CAM0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CAM0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CAM0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CAM1_QCH_ENABLE, 0, 1, QCH_CON_I2C_CAM1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CAM1_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CAM1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CAM1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CAM1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CAM1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CAM1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CAM2_QCH_ENABLE, 0, 1, QCH_CON_I2C_CAM2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CAM2_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CAM2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CAM2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CAM2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CAM2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CAM2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CAM3_QCH_ENABLE, 0, 1, QCH_CON_I2C_CAM3_QCH),
	SFR_ACCESS(QCH_CON_I2C_CAM3_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CAM3_QCH),
	SFR_ACCESS(QCH_CON_I2C_CAM3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CAM3_QCH),
	SFR_ACCESS(QCH_CON_I2C_CAM3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CAM3_QCH),
	SFR_ACCESS(QCH_CON_I3C_QCH_I3C_ENABLE, 0, 1, QCH_CON_I3C_QCH_I3C),
	SFR_ACCESS(QCH_CON_I3C_QCH_I3C_CLOCK_REQ, 1, 1, QCH_CON_I3C_QCH_I3C),
	SFR_ACCESS(QCH_CON_I3C_QCH_I3C_EXPIRE_VAL, 16, 10, QCH_CON_I3C_QCH_I3C),
	SFR_ACCESS(QCH_CON_I3C_QCH_I3C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I3C_QCH_I3C),
	SFR_ACCESS(DMYQCH_CON_I3C_QCH_DMY_ENABLE, 0, 1, DMYQCH_CON_I3C_QCH_DMY),
	SFR_ACCESS(DMYQCH_CON_I3C_QCH_DMY_CLOCK_REQ, 1, 1, DMYQCH_CON_I3C_QCH_DMY),
	SFR_ACCESS(DMYQCH_CON_I3C_QCH_DMY_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_I3C_QCH_DMY),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_CMU_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_CMU_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_CMU_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_CMU_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SPI_CAM0_QCH_ENABLE, 0, 1, QCH_CON_SPI_CAM0_QCH),
	SFR_ACCESS(QCH_CON_SPI_CAM0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPI_CAM0_QCH),
	SFR_ACCESS(QCH_CON_SPI_CAM0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SPI_CAM0_QCH),
	SFR_ACCESS(QCH_CON_SPI_CAM0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPI_CAM0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_UART_BT_QCH_ENABLE, 0, 1, QCH_CON_UART_BT_QCH),
	SFR_ACCESS(QCH_CON_UART_BT_QCH_CLOCK_REQ, 1, 1, QCH_CON_UART_BT_QCH),
	SFR_ACCESS(QCH_CON_UART_BT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UART_BT_QCH),
	SFR_ACCESS(QCH_CON_UART_BT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UART_BT_QCH),
	SFR_ACCESS(QCH_CON_USI06_I2C_QCH_ENABLE, 0, 1, QCH_CON_USI06_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI06_I2C_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI06_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI06_I2C_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI06_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI06_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI06_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI06_USI_QCH_ENABLE, 0, 1, QCH_CON_USI06_USI_QCH),
	SFR_ACCESS(QCH_CON_USI06_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI06_USI_QCH),
	SFR_ACCESS(QCH_CON_USI06_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI06_USI_QCH),
	SFR_ACCESS(QCH_CON_USI06_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI06_USI_QCH),
	SFR_ACCESS(QCH_CON_USI07_I2C_QCH_ENABLE, 0, 1, QCH_CON_USI07_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI07_I2C_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI07_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI07_I2C_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI07_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI07_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI07_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI07_USI_QCH_ENABLE, 0, 1, QCH_CON_USI07_USI_QCH),
	SFR_ACCESS(QCH_CON_USI07_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI07_USI_QCH),
	SFR_ACCESS(QCH_CON_USI07_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI07_USI_QCH),
	SFR_ACCESS(QCH_CON_USI07_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI07_USI_QCH),
	SFR_ACCESS(QCH_CON_USI08_I2C_QCH_ENABLE, 0, 1, QCH_CON_USI08_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI08_I2C_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI08_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI08_I2C_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI08_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI08_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI08_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI08_USI_QCH_ENABLE, 0, 1, QCH_CON_USI08_USI_QCH),
	SFR_ACCESS(QCH_CON_USI08_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI08_USI_QCH),
	SFR_ACCESS(QCH_CON_USI08_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI08_USI_QCH),
	SFR_ACCESS(QCH_CON_USI08_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI08_USI_QCH),
	SFR_ACCESS(QCH_CON_USI09_I2C_QCH_ENABLE, 0, 1, QCH_CON_USI09_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI09_I2C_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI09_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI09_I2C_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI09_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI09_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI09_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI09_USI_QCH_ENABLE, 0, 1, QCH_CON_USI09_USI_QCH),
	SFR_ACCESS(QCH_CON_USI09_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI09_USI_QCH),
	SFR_ACCESS(QCH_CON_USI09_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI09_USI_QCH),
	SFR_ACCESS(QCH_CON_USI09_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI09_USI_QCH),
	SFR_ACCESS(QCH_CON_USI10_I2C_QCH_ENABLE, 0, 1, QCH_CON_USI10_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI10_I2C_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI10_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI10_I2C_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI10_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI10_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI10_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI10_USI_QCH_ENABLE, 0, 1, QCH_CON_USI10_USI_QCH),
	SFR_ACCESS(QCH_CON_USI10_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI10_USI_QCH),
	SFR_ACCESS(QCH_CON_USI10_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI10_USI_QCH),
	SFR_ACCESS(QCH_CON_USI10_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI10_USI_QCH),
	SFR_ACCESS(QCH_CON_USI11_I2C_QCH_ENABLE, 0, 1, QCH_CON_USI11_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI11_I2C_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI11_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI11_I2C_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI11_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI11_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI11_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI11_USI_QCH_ENABLE, 0, 1, QCH_CON_USI11_USI_QCH),
	SFR_ACCESS(QCH_CON_USI11_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI11_USI_QCH),
	SFR_ACCESS(QCH_CON_USI11_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI11_USI_QCH),
	SFR_ACCESS(QCH_CON_USI11_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI11_USI_QCH),
	SFR_ACCESS(DMYQCH_CON_USI16_I3C_QCH_DMY_ENABLE, 0, 1, DMYQCH_CON_USI16_I3C_QCH_DMY),
	SFR_ACCESS(DMYQCH_CON_USI16_I3C_QCH_DMY_CLOCK_REQ, 1, 1, DMYQCH_CON_USI16_I3C_QCH_DMY),
	SFR_ACCESS(DMYQCH_CON_USI16_I3C_QCH_DMY_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_USI16_I3C_QCH_DMY),
	SFR_ACCESS(QCH_CON_USI16_I3C_QCH_I3C_ENABLE, 0, 1, QCH_CON_USI16_I3C_QCH_I3C),
	SFR_ACCESS(QCH_CON_USI16_I3C_QCH_I3C_CLOCK_REQ, 1, 1, QCH_CON_USI16_I3C_QCH_I3C),
	SFR_ACCESS(QCH_CON_USI16_I3C_QCH_I3C_EXPIRE_VAL, 16, 10, QCH_CON_USI16_I3C_QCH_I3C),
	SFR_ACCESS(QCH_CON_USI16_I3C_QCH_I3C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI16_I3C_QCH_I3C),
	SFR_ACCESS(QCH_CON_USI16_USI_QCH_ENABLE, 0, 1, QCH_CON_USI16_USI_QCH),
	SFR_ACCESS(QCH_CON_USI16_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI16_USI_QCH),
	SFR_ACCESS(QCH_CON_USI16_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI16_USI_QCH),
	SFR_ACCESS(QCH_CON_USI16_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI16_USI_QCH),
	SFR_ACCESS(QCH_CON_USI17_I2C_QCH_ENABLE, 0, 1, QCH_CON_USI17_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI17_I2C_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI17_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI17_I2C_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI17_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI17_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI17_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI17_USI_QCH_ENABLE, 0, 1, QCH_CON_USI17_USI_QCH),
	SFR_ACCESS(QCH_CON_USI17_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI17_USI_QCH),
	SFR_ACCESS(QCH_CON_USI17_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI17_USI_QCH),
	SFR_ACCESS(QCH_CON_USI17_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI17_USI_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIS_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_PERIS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_PERIS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_PERIS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_PERIS_QCH),
	SFR_ACCESS(QCH_CON_GIC_QCH_ENABLE, 0, 1, QCH_CON_GIC_QCH),
	SFR_ACCESS(QCH_CON_GIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_GIC_QCH),
	SFR_ACCESS(QCH_CON_GIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GIC_QCH),
	SFR_ACCESS(QCH_CON_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GIC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_ENABLE, 0, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_CLOCK_REQ, 1, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BIRA_QCH_ENABLE, 0, 1, QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BIRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BIRA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BIRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BISR_QCH_ENABLE, 0, 1, QCH_CON_OTP_CON_BISR_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BISR_QCH_CLOCK_REQ, 1, 1, QCH_CON_OTP_CON_BISR_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BISR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_OTP_CON_BISR_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BISR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OTP_CON_BISR_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_ENABLE, 0, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_PERIS_CMU_PERIS_QCH_ENABLE, 0, 1, QCH_CON_PERIS_CMU_PERIS_QCH),
	SFR_ACCESS(QCH_CON_PERIS_CMU_PERIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_PERIS_CMU_PERIS_QCH),
	SFR_ACCESS(QCH_CON_PERIS_CMU_PERIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PERIS_CMU_PERIS_QCH),
	SFR_ACCESS(QCH_CON_PERIS_CMU_PERIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIS_CMU_PERIS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_PERIS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_PERIS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_PERIS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_PERIS_QCH),
	SFR_ACCESS(QCH_CON_TMU_SUB_QCH_ENABLE, 0, 1, QCH_CON_TMU_SUB_QCH),
	SFR_ACCESS(QCH_CON_TMU_SUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_TMU_SUB_QCH),
	SFR_ACCESS(QCH_CON_TMU_SUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TMU_SUB_QCH),
	SFR_ACCESS(QCH_CON_TMU_SUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TMU_SUB_QCH),
	SFR_ACCESS(QCH_CON_TMU_TOP_QCH_ENABLE, 0, 1, QCH_CON_TMU_TOP_QCH),
	SFR_ACCESS(QCH_CON_TMU_TOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_TMU_TOP_QCH),
	SFR_ACCESS(QCH_CON_TMU_TOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TMU_TOP_QCH),
	SFR_ACCESS(QCH_CON_TMU_TOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TMU_TOP_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER2_QCH_ENABLE, 0, 1, QCH_CON_WDT_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER2_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_ENABLE, 0, 1, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_BTM_VRA2_QCH_ENABLE, 0, 1, QCH_CON_BTM_VRA2_QCH),
	SFR_ACCESS(QCH_CON_BTM_VRA2_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_VRA2_QCH),
	SFR_ACCESS(QCH_CON_BTM_VRA2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_VRA2_QCH),
	SFR_ACCESS(QCH_CON_BTM_VRA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_VRA2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VRA2_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_VRA2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VRA2_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_VRA2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VRA2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_VRA2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VRA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_VRA2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPLPVRA2_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_ISPLPVRA2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPLPVRA2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_ISPLPVRA2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPLPVRA2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_ISPLPVRA2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPLPVRA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_ISPLPVRA2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VRA2_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_VRA2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VRA2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_VRA2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VRA2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_VRA2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VRA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_VRA2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VRA2ISPLP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_VRA2ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VRA2ISPLP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_VRA2ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VRA2ISPLP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_VRA2ISPLP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VRA2ISPLP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_VRA2ISPLP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_VRA2_QCH_ENABLE, 0, 1, QCH_CON_PPMU_VRA2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_VRA2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_VRA2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_VRA2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_VRA2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_VRA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_VRA2_QCH),
	SFR_ACCESS(QCH_CON_QE_VRA2_QCH_ENABLE, 0, 1, QCH_CON_QE_VRA2_QCH),
	SFR_ACCESS(QCH_CON_QE_VRA2_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_VRA2_QCH),
	SFR_ACCESS(QCH_CON_QE_VRA2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_VRA2_QCH),
	SFR_ACCESS(QCH_CON_QE_VRA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_VRA2_QCH),
	SFR_ACCESS(QCH_CON_STR_QCH_ENABLE, 0, 1, QCH_CON_STR_QCH),
	SFR_ACCESS(QCH_CON_STR_QCH_CLOCK_REQ, 1, 1, QCH_CON_STR_QCH),
	SFR_ACCESS(QCH_CON_STR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_STR_QCH),
	SFR_ACCESS(QCH_CON_STR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_STR_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_VRA2_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_VRA2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_VRA2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_VRA2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_VRA2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_VRA2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_VRA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_VRA2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VRA2_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_VRA2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VRA2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_VRA2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VRA2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_VRA2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VRA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_VRA2_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_VRA2_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_VRA2_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_VRA2_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_VRA2_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_VRA2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_VRA2_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_VRA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_VRA2_QCH),
	SFR_ACCESS(QCH_CON_VRA2_QCH_ENABLE, 0, 1, QCH_CON_VRA2_QCH),
	SFR_ACCESS(QCH_CON_VRA2_QCH_CLOCK_REQ, 1, 1, QCH_CON_VRA2_QCH),
	SFR_ACCESS(QCH_CON_VRA2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VRA2_QCH),
	SFR_ACCESS(QCH_CON_VRA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VRA2_QCH),
	SFR_ACCESS(QCH_CON_VRA2_CMU_VRA2_QCH_ENABLE, 0, 1, QCH_CON_VRA2_CMU_VRA2_QCH),
	SFR_ACCESS(QCH_CON_VRA2_CMU_VRA2_QCH_CLOCK_REQ, 1, 1, QCH_CON_VRA2_CMU_VRA2_QCH),
	SFR_ACCESS(QCH_CON_VRA2_CMU_VRA2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VRA2_CMU_VRA2_QCH),
	SFR_ACCESS(QCH_CON_VRA2_CMU_VRA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VRA2_CMU_VRA2_QCH),
	SFR_ACCESS(QCH_CON_BAAW_C_VTS_QCH_ENABLE, 0, 1, QCH_CON_BAAW_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_C_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_C_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_C_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_VTS_QCH_ENABLE, 0, 1, QCH_CON_BAAW_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_ENABLE, 0, 1, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU),
	SFR_ACCESS(QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_CLOCK_REQ, 1, 1, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU),
	SFR_ACCESS(QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_EXPIRE_VAL, 16, 10, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU),
	SFR_ACCESS(QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU),
	SFR_ACCESS(QCH_CON_DMIC_AHB0_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_AHB0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB0_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_AHB0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB0_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_AHB0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB0_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_AHB0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB1_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_AHB1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB1_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_AHB1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB1_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_AHB1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB1_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_AHB1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB2_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_AHB2_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB2_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_AHB2_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB2_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_AHB2_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB2_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_AHB2_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB3_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_AHB3_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB3_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_AHB3_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB3_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_AHB3_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB3_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_AHB3_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_IF_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_IF_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_IF_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_IF_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_ENABLE, 0, 1, DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_CLOCK_REQ, 1, 1, DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK),
	SFR_ACCESS(QCH_CON_DMIC_IF_3RD_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_IF_3RD_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF_3RD_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_IF_3RD_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF_3RD_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_IF_3RD_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF_3RD_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_IF_3RD_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF_3RD_QCH_DMIC_CLK_ENABLE, 0, 1, DMYQCH_CON_DMIC_IF_3RD_QCH_DMIC_CLK),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF_3RD_QCH_DMIC_CLK_CLOCK_REQ, 1, 1, DMYQCH_CON_DMIC_IF_3RD_QCH_DMIC_CLK),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF_3RD_QCH_DMIC_CLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DMIC_IF_3RD_QCH_DMIC_CLK),
	SFR_ACCESS(QCH_CON_D_TZPC_VTS_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_VTS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_VTS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_VTS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_VTS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_VTS_QCH_ENABLE, 0, 1, QCH_CON_GPIO_VTS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_VTS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_VTS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_VTS_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC0_QCH_ENABLE, 0, 1, QCH_CON_HWACG_SYS_DMIC0_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_HWACG_SYS_DMIC0_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HWACG_SYS_DMIC0_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HWACG_SYS_DMIC0_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC1_QCH_ENABLE, 0, 1, QCH_CON_HWACG_SYS_DMIC1_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_HWACG_SYS_DMIC1_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HWACG_SYS_DMIC1_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HWACG_SYS_DMIC1_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC2_QCH_ENABLE, 0, 1, QCH_CON_HWACG_SYS_DMIC2_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC2_QCH_CLOCK_REQ, 1, 1, QCH_CON_HWACG_SYS_DMIC2_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HWACG_SYS_DMIC2_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HWACG_SYS_DMIC2_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC3_QCH_ENABLE, 0, 1, QCH_CON_HWACG_SYS_DMIC3_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC3_QCH_CLOCK_REQ, 1, 1, QCH_CON_HWACG_SYS_DMIC3_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HWACG_SYS_DMIC3_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HWACG_SYS_DMIC3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_LP_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_LP_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_LP_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_LP_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_VTS_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_ABOX_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_ABOX_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_ABOX_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_ABOX_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_VTS_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_C_VTS_QCH_ENABLE, 0, 1, QCH_CON_SWEEPER_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_C_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SWEEPER_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_C_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SWEEPER_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_C_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SWEEPER_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VTS_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_VTS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_VTS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_VTS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_VTS_QCH),
	SFR_ACCESS(QCH_CON_TIMER_QCH_ENABLE, 0, 1, QCH_CON_TIMER_QCH),
	SFR_ACCESS(QCH_CON_TIMER_QCH_CLOCK_REQ, 1, 1, QCH_CON_TIMER_QCH),
	SFR_ACCESS(QCH_CON_TIMER_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TIMER_QCH),
	SFR_ACCESS(QCH_CON_TIMER_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TIMER_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_QCH),
	SFR_ACCESS(QCH_CON_VTS_CMU_VTS_QCH_ENABLE, 0, 1, QCH_CON_VTS_CMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_VTS_CMU_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_VTS_CMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_VTS_CMU_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VTS_CMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_VTS_CMU_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VTS_CMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_WDT_VTS_QCH_ENABLE, 0, 1, QCH_CON_WDT_VTS_QCH),
	SFR_ACCESS(QCH_CON_WDT_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_VTS_QCH),
	SFR_ACCESS(QCH_CON_WDT_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_VTS_QCH),
	SFR_ACCESS(QCH_CON_WDT_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_VTS_QCH),
	SFR_ACCESS(DMYQCH_CON_U_DMIC_CLK_MUX_QCH_ENABLE, 0, 1, DMYQCH_CON_U_DMIC_CLK_MUX_QCH),
	SFR_ACCESS(DMYQCH_CON_U_DMIC_CLK_MUX_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_U_DMIC_CLK_MUX_QCH),
	SFR_ACCESS(DMYQCH_CON_U_DMIC_CLK_MUX_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_U_DMIC_CLK_MUX_QCH),
	SFR_ACCESS(APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, APM_CMU_APM_CONTROLLER_OPTION),
	SFR_ACCESS(APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, APM_CMU_APM_CONTROLLER_OPTION),
	SFR_ACCESS(AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, AUD_CMU_AUD_CONTROLLER_OPTION),
	SFR_ACCESS(AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, AUD_CMU_AUD_CONTROLLER_OPTION),
	SFR_ACCESS(BUSC_CMU_BUSC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, BUSC_CMU_BUSC_CONTROLLER_OPTION),
	SFR_ACCESS(BUSC_CMU_BUSC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, BUSC_CMU_BUSC_CONTROLLER_OPTION),
	SFR_ACCESS(CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CMGP_CMU_CMGP_CONTROLLER_OPTION),
	SFR_ACCESS(CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMGP_CMU_CMGP_CONTROLLER_OPTION),
	SFR_ACCESS(CMU_CMU_CMU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CMU_CMU_CMU_CONTROLLER_OPTION),
	SFR_ACCESS(CMU_CMU_CMU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMU_CMU_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CORE_CMU_CORE_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CORE_CMU_CORE_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL2_EMBEDDED_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL2_EMBEDDED_CMU_CPUCL2_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL2_EMBEDDED_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL2_EMBEDDED_CMU_CPUCL2_CONTROLLER_OPTION),
	SFR_ACCESS(DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DPU_CMU_DPU_CONTROLLER_OPTION),
	SFR_ACCESS(DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DPU_CMU_DPU_CONTROLLER_OPTION),
	SFR_ACCESS(DSPM_CMU_DSPM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DSPM_CMU_DSPM_CONTROLLER_OPTION),
	SFR_ACCESS(DSPM_CMU_DSPM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DSPM_CMU_DSPM_CONTROLLER_OPTION),
	SFR_ACCESS(DSPS_CMU_DSPS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DSPS_CMU_DSPS_CONTROLLER_OPTION),
	SFR_ACCESS(DSPS_CMU_DSPS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DSPS_CMU_DSPS_CONTROLLER_OPTION),
	SFR_ACCESS(FSYS0_CMU_FSYS0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, FSYS0_CMU_FSYS0_CONTROLLER_OPTION),
	SFR_ACCESS(FSYS0_CMU_FSYS0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, FSYS0_CMU_FSYS0_CONTROLLER_OPTION),
	SFR_ACCESS(FSYS0A_CMU_FSYS0A_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, FSYS0A_CMU_FSYS0A_CONTROLLER_OPTION),
	SFR_ACCESS(FSYS0A_CMU_FSYS0A_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, FSYS0A_CMU_FSYS0A_CONTROLLER_OPTION),
	SFR_ACCESS(FSYS1_CMU_FSYS1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, FSYS1_CMU_FSYS1_CONTROLLER_OPTION),
	SFR_ACCESS(FSYS1_CMU_FSYS1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, FSYS1_CMU_FSYS1_CONTROLLER_OPTION),
	SFR_ACCESS(G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G2D_CMU_G2D_CONTROLLER_OPTION),
	SFR_ACCESS(G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G2D_CMU_G2D_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G3D_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G3D_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(ISPHQ_CMU_ISPHQ_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, ISPHQ_CMU_ISPHQ_CONTROLLER_OPTION),
	SFR_ACCESS(ISPHQ_CMU_ISPHQ_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, ISPHQ_CMU_ISPHQ_CONTROLLER_OPTION),
	SFR_ACCESS(ISPLP_CMU_ISPLP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, ISPLP_CMU_ISPLP_CONTROLLER_OPTION),
	SFR_ACCESS(ISPLP_CMU_ISPLP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, ISPLP_CMU_ISPLP_CONTROLLER_OPTION),
	SFR_ACCESS(ISPPRE_CMU_ISPPRE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, ISPPRE_CMU_ISPPRE_CONTROLLER_OPTION),
	SFR_ACCESS(ISPPRE_CMU_ISPPRE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, ISPPRE_CMU_ISPPRE_CONTROLLER_OPTION),
	SFR_ACCESS(IVA_CMU_IVA_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, IVA_CMU_IVA_CONTROLLER_OPTION),
	SFR_ACCESS(IVA_CMU_IVA_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, IVA_CMU_IVA_CONTROLLER_OPTION),
	SFR_ACCESS(MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MFC_CMU_MFC_CONTROLLER_OPTION),
	SFR_ACCESS(MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MFC_CMU_MFC_CONTROLLER_OPTION),
	SFR_ACCESS(MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MIF_CMU_MIF_CONTROLLER_OPTION),
	SFR_ACCESS(MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MIF_CMU_MIF_CONTROLLER_OPTION),
	SFR_ACCESS(MIF1_CMU_MIF1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MIF1_CMU_MIF1_CONTROLLER_OPTION),
	SFR_ACCESS(MIF1_CMU_MIF1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MIF1_CMU_MIF1_CONTROLLER_OPTION),
	SFR_ACCESS(MIF2_CMU_MIF2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MIF2_CMU_MIF2_CONTROLLER_OPTION),
	SFR_ACCESS(MIF2_CMU_MIF2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MIF2_CMU_MIF2_CONTROLLER_OPTION),
	SFR_ACCESS(MIF3_CMU_MIF3_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MIF3_CMU_MIF3_CONTROLLER_OPTION),
	SFR_ACCESS(MIF3_CMU_MIF3_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MIF3_CMU_MIF3_CONTROLLER_OPTION),
	SFR_ACCESS(NPU0_CMU_NPU0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, NPU0_CMU_NPU0_CONTROLLER_OPTION),
	SFR_ACCESS(NPU0_CMU_NPU0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, NPU0_CMU_NPU0_CONTROLLER_OPTION),
	SFR_ACCESS(NPU1_CMU_NPU1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, NPU1_CMU_NPU1_CONTROLLER_OPTION),
	SFR_ACCESS(NPU1_CMU_NPU1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, NPU1_CMU_NPU1_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, PERIC0_CMU_PERIC0_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PERIC0_CMU_PERIC0_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, PERIC1_CMU_PERIC1_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PERIC1_CMU_PERIC1_CONTROLLER_OPTION),
	SFR_ACCESS(PERIS_CMU_PERIS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, PERIS_CMU_PERIS_CONTROLLER_OPTION),
	SFR_ACCESS(PERIS_CMU_PERIS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PERIS_CMU_PERIS_CONTROLLER_OPTION),
	SFR_ACCESS(S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, S2D_CMU_S2D_CONTROLLER_OPTION),
	SFR_ACCESS(S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, S2D_CMU_S2D_CONTROLLER_OPTION),
	SFR_ACCESS(VRA2_CMU_VRA2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, VRA2_CMU_VRA2_CONTROLLER_OPTION),
	SFR_ACCESS(VRA2_CMU_VRA2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, VRA2_CMU_VRA2_CONTROLLER_OPTION),
	SFR_ACCESS(VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, VTS_CMU_VTS_CONTROLLER_OPTION),
	SFR_ACCESS(VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, VTS_CMU_VTS_CONTROLLER_OPTION),
};
