TRACE::2025-04-21.17:43:39::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:39::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:39::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:40::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:40::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:40::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-04-21.17:43:41::SCWPlatform::Opened new HwDB with name DDR_wrapper_0
TRACE::2025-04-21.17:43:41::SCWWriter::formatted JSON is {
	"platformName":	"DDR_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_wrapper",
	"platHandOff":	"C:/projects/Elbert_S7/DDR3_memtest/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-04-21.17:43:41::SCWWriter::formatted JSON is {
	"platformName":	"DDR_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_wrapper",
	"platHandOff":	"C:/projects/Elbert_S7/DDR3_memtest/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_wrapper",
	"systems":	[{
			"systemName":	"DDR_wrapper",
			"systemDesc":	"DDR_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_wrapper"
		}]
}
TRACE::2025-04-21.17:43:41::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-04-21.17:43:41::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2025-04-21.17:43:41::SCWWriter::formatted JSON is {
	"platformName":	"DDR_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_wrapper",
	"platHandOff":	"C:/projects/Elbert_S7/DDR3_memtest/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_wrapper",
	"systems":	[{
			"systemName":	"DDR_wrapper",
			"systemDesc":	"DDR_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_wrapper"
		}]
}
TRACE::2025-04-21.17:43:41::SCWWriter::formatted JSON is {
	"platformName":	"DDR_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_wrapper",
	"platHandOff":	"C:/projects/Elbert_S7/DDR3_memtest/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_wrapper",
	"systems":	[{
			"systemName":	"DDR_wrapper",
			"systemDesc":	"DDR_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_wrapper"
		}]
}
TRACE::2025-04-21.17:43:41::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:41::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:41::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:41::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:41::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:41::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:41::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:41::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:41::SCWDomain::checking for install qemu data   : 
TRACE::2025-04-21.17:43:41::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:41::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:41::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:41::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:41::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:41::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:41::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:41::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:41::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:41::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:41::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:41::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:41::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:41::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-04-21.17:43:41::SCWMssOS::No sw design opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:41::SCWMssOS::mss does not exists at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:41::SCWMssOS::Creating sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:41::SCWMssOS::Adding the swdes entry, created swdb C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:41::SCWMssOS::updating the scw layer changes to swdes at   C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:41::SCWMssOS::Writing mss at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:41::SCWMssOS::Completed writing the mss file at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-04-21.17:43:41::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-04-21.17:43:41::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-04-21.17:43:41::SCWMssOS::Completed writing the mss file at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-04-21.17:43:41::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-04-21.17:43:45::SCWMssOS::Saving the mss changes C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-04-21.17:43:45::SCWMssOS::Writing the mss file completed C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:45::SCWMssOS::Commit changes completed.
TRACE::2025-04-21.17:43:45::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:45::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:45::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:45::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:45::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:45::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:45::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:45::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:45::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:45::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:45::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:45::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:45::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:45::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:45::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:45::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:45::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:45::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:45::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:45::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:45::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:45::SCWWriter::formatted JSON is {
	"platformName":	"DDR_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_wrapper",
	"platHandOff":	"C:/projects/Elbert_S7/DDR3_memtest/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_wrapper",
	"systems":	[{
			"systemName":	"DDR_wrapper",
			"systemDesc":	"DDR_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"f80938009f50c7e5eee52fc8f14600c1",
					"compatibleApp":	"memory_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-04-21.17:43:45::SCWPlatform::Started generating the artifacts platform DDR_wrapper
TRACE::2025-04-21.17:43:45::SCWPlatform::Sanity checking of platform is completed
LOG::2025-04-21.17:43:45::SCWPlatform::Started generating the artifacts for system configuration DDR_wrapper
LOG::2025-04-21.17:43:45::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-04-21.17:43:45::SCWSystem::Not a boot domain 
LOG::2025-04-21.17:43:45::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-04-21.17:43:45::SCWDomain::Generating domain artifcats
TRACE::2025-04-21.17:43:45::SCWMssOS::Generating standalone artifcats
TRACE::2025-04-21.17:43:45::SCWMssOS:: Copying the user libraries. 
TRACE::2025-04-21.17:43:45::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:45::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:45::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:45::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:45::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:45::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:45::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:45::SCWMssOS::Completed writing the mss file at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-04-21.17:43:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-04-21.17:43:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-04-21.17:43:45::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2025-04-21.17:43:45::SCWMssOS::skipping the bsp build ... 
TRACE::2025-04-21.17:43:45::SCWMssOS::Copying to export directory.
TRACE::2025-04-21.17:43:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-04-21.17:43:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-04-21.17:43:45::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-04-21.17:43:45::SCWSystem::Completed Processing the sysconfig DDR_wrapper
LOG::2025-04-21.17:43:45::SCWPlatform::Completed generating the artifacts for system configuration DDR_wrapper
TRACE::2025-04-21.17:43:45::SCWPlatform::Started preparing the platform 
TRACE::2025-04-21.17:43:45::SCWSystem::Writing the bif file for system config DDR_wrapper
TRACE::2025-04-21.17:43:45::SCWSystem::dir created 
TRACE::2025-04-21.17:43:45::SCWSystem::Writing the bif 
TRACE::2025-04-21.17:43:45::SCWPlatform::Started writing the spfm file 
TRACE::2025-04-21.17:43:45::SCWPlatform::Started writing the xpfm file 
TRACE::2025-04-21.17:43:45::SCWPlatform::Completed generating the platform
TRACE::2025-04-21.17:43:45::SCWMssOS::Saving the mss changes C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-21.17:43:45::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-21.17:43:45::SCWMssOS::Commit changes completed.
TRACE::2025-04-21.17:43:45::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:45::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:45::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:45::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:45::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:45::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:45::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:45::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:45::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:45::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:45::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:45::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:45::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:45::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:45::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:45::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:45::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:45::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:45::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:45::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:45::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:45::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:45::SCWWriter::formatted JSON is {
	"platformName":	"DDR_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_wrapper",
	"platHandOff":	"C:/projects/Elbert_S7/DDR3_memtest/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_wrapper",
	"systems":	[{
			"systemName":	"DDR_wrapper",
			"systemDesc":	"DDR_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"f80938009f50c7e5eee52fc8f14600c1",
					"compatibleApp":	"memory_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-04-21.17:43:45::SCWPlatform::updated the xpfm file.
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:46::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:46::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:46::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::Saving the mss changes C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-21.17:43:46::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-21.17:43:46::SCWMssOS::Commit changes completed.
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:46::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:46::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:46::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:46::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:46::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:46::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:46::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:46::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:46::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWWriter::formatted JSON is {
	"platformName":	"DDR_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_wrapper",
	"platHandOff":	"C:/projects/Elbert_S7/DDR3_memtest/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_wrapper",
	"systems":	[{
			"systemName":	"DDR_wrapper",
			"systemDesc":	"DDR_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"f80938009f50c7e5eee52fc8f14600c1",
					"compatibleApp":	"memory_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:46::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:46::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:46::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:46::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:46::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:46::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::Saving the mss changes C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-21.17:43:46::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-21.17:43:46::SCWMssOS::Commit changes completed.
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:46::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:46::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:46::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:46::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:46::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:46::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:46::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:46::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:46::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWWriter::formatted JSON is {
	"platformName":	"DDR_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_wrapper",
	"platHandOff":	"C:/projects/Elbert_S7/DDR3_memtest/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_wrapper",
	"systems":	[{
			"systemName":	"DDR_wrapper",
			"systemDesc":	"DDR_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"f80938009f50c7e5eee52fc8f14600c1",
					"compatibleApp":	"memory_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-04-21.17:43:46::SCWPlatform::Started generating the artifacts platform DDR_wrapper
TRACE::2025-04-21.17:43:46::SCWPlatform::Sanity checking of platform is completed
LOG::2025-04-21.17:43:46::SCWPlatform::Started generating the artifacts for system configuration DDR_wrapper
LOG::2025-04-21.17:43:46::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-04-21.17:43:46::SCWDomain::Generating domain artifcats
TRACE::2025-04-21.17:43:46::SCWMssOS::Generating standalone artifcats
TRACE::2025-04-21.17:43:46::SCWMssOS:: Copying the user libraries. 
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:46::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:46::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:46::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::Completed writing the mss file at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-04-21.17:43:46::SCWMssOS::Mss edits present, copying mssfile into export location C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-04-21.17:43:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-04-21.17:43:46::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-04-21.17:43:46::SCWMssOS::skipping the bsp build ... 
TRACE::2025-04-21.17:43:46::SCWMssOS::Copying to export directory.
TRACE::2025-04-21.17:43:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-04-21.17:43:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-04-21.17:43:46::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-04-21.17:43:46::SCWSystem::Completed Processing the sysconfig DDR_wrapper
LOG::2025-04-21.17:43:46::SCWPlatform::Completed generating the artifacts for system configuration DDR_wrapper
TRACE::2025-04-21.17:43:46::SCWPlatform::Started preparing the platform 
TRACE::2025-04-21.17:43:46::SCWSystem::Writing the bif file for system config DDR_wrapper
TRACE::2025-04-21.17:43:46::SCWSystem::dir created 
TRACE::2025-04-21.17:43:46::SCWSystem::Writing the bif 
TRACE::2025-04-21.17:43:46::SCWPlatform::Started writing the spfm file 
TRACE::2025-04-21.17:43:46::SCWPlatform::Started writing the xpfm file 
TRACE::2025-04-21.17:43:46::SCWPlatform::Completed generating the platform
TRACE::2025-04-21.17:43:46::SCWMssOS::Saving the mss changes C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-21.17:43:46::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-21.17:43:46::SCWMssOS::Commit changes completed.
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:46::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:46::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:46::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:46::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:46::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:46::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:43:46::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:43:46::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:43:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:43:46::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:43:46::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:43:46::SCWWriter::formatted JSON is {
	"platformName":	"DDR_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_wrapper",
	"platHandOff":	"C:/projects/Elbert_S7/DDR3_memtest/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_wrapper",
	"systems":	[{
			"systemName":	"DDR_wrapper",
			"systemDesc":	"DDR_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"f80938009f50c7e5eee52fc8f14600c1",
					"compatibleApp":	"memory_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-04-21.17:43:46::SCWPlatform::updated the xpfm file.
LOG::2025-04-21.17:44:00::SCWPlatform::Started generating the artifacts platform DDR_wrapper
TRACE::2025-04-21.17:44:00::SCWPlatform::Sanity checking of platform is completed
LOG::2025-04-21.17:44:00::SCWPlatform::Started generating the artifacts for system configuration DDR_wrapper
LOG::2025-04-21.17:44:00::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-04-21.17:44:00::SCWSystem::Not a boot domain 
LOG::2025-04-21.17:44:00::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-04-21.17:44:00::SCWDomain::Generating domain artifcats
TRACE::2025-04-21.17:44:00::SCWMssOS::Generating standalone artifcats
TRACE::2025-04-21.17:44:00::SCWMssOS:: Copying the user libraries. 
TRACE::2025-04-21.17:44:00::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:00::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:00::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:00::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:44:00::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:00::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:44:00::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:44:00::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:44:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:44:00::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:44:00::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:44:00::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:44:00::SCWMssOS::Completed writing the mss file at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-04-21.17:44:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:44:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-04-21.17:44:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-04-21.17:44:00::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-04-21.17:44:00::SCWMssOS::doing bsp build ... 
TRACE::2025-04-21.17:44:00::SCWMssOS::System Command Ran  C: & cd  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-04-21.17:44:01::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-04-21.17:44:01::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-04-21.17:44:01::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-04-21.17:44:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-04-21.17:44:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-04-21.17:44:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-04-21.17:44:01::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-21.17:44:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-04-21.17:44:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-21.17:44:01::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-04-21.17:44:01::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-21.17:44:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-04-21.17:44:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-04-21.17:44:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-04-21.17:44:01::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-21.17:44:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2025-04-21.17:44:01::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-04-21.17:44:01::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-04-21.17:44:01::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-21.17:44:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-04-21.17:44:01::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-04-21.17:44:01::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-04-21.17:44:01::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-21.17:44:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-04-21.17:44:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-04-21.17:44:01::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-04-21.17:44:01::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-21.17:44:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-04-21.17:44:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-21.17:44:02::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-04-21.17:44:02::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-21.17:44:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-04-21.17:44:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-21.17:44:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-04-21.17:44:02::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-21.17:44:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-04-21.17:44:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-21.17:44:02::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-04-21.17:44:02::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-21.17:44:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2025-04-21.17:44:02::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-04-21.17:44:02::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-04-21.17:44:02::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-21.17:44:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-04-21.17:44:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-21.17:44:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-04-21.17:44:02::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-21.17:44:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-04-21.17:44:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-04-21.17:44:02::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-04-21.17:44:02::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-21.17:44:05::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-04-21.17:44:05::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-04-21.17:44:05::SCWMssOS::make --no-print-directory archive

TRACE::2025-04-21.17:44:05::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-04-21.17:44:05::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-04-21.17:44:05::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-04-21.17:44:05::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-04-21.17:44:05::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-04-21.17:44:05::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-04-21.17:44:05::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-04-21.17:44:05::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-04-21.17:44:05::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-04-21.17:44:05::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-04-21.17:44:05::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-04-21.17:44:05::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-04-21.17:44:05::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-04-21.17:44:05::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-04-21.17:44:05::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-04-21.17:44:05::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-04-21.17:44:05::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-04-21.17:44:05::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-04-21.17:44:05::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xtmrctr.o micro
TRACE::2025-04-21.17:44:05::SCWMssOS::blaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microbl
TRACE::2025-04-21.17:44:05::SCWMssOS::aze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o mic
TRACE::2025-04-21.17:44:05::SCWMssOS::roblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftes
TRACE::2025-04-21.17:44:05::SCWMssOS::t.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-04-21.17:44:06::SCWMssOS::'Finished building libraries'

TRACE::2025-04-21.17:44:06::SCWMssOS::Copying to export directory.
TRACE::2025-04-21.17:44:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-04-21.17:44:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-04-21.17:44:06::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-04-21.17:44:06::SCWSystem::Completed Processing the sysconfig DDR_wrapper
LOG::2025-04-21.17:44:06::SCWPlatform::Completed generating the artifacts for system configuration DDR_wrapper
TRACE::2025-04-21.17:44:06::SCWPlatform::Started preparing the platform 
TRACE::2025-04-21.17:44:06::SCWSystem::Writing the bif file for system config DDR_wrapper
TRACE::2025-04-21.17:44:06::SCWSystem::dir created 
TRACE::2025-04-21.17:44:06::SCWSystem::Writing the bif 
TRACE::2025-04-21.17:44:06::SCWPlatform::Started writing the spfm file 
TRACE::2025-04-21.17:44:06::SCWPlatform::Started writing the xpfm file 
TRACE::2025-04-21.17:44:06::SCWPlatform::Completed generating the platform
TRACE::2025-04-21.17:44:06::SCWMssOS::Saving the mss changes C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:44:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-21.17:44:06::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-21.17:44:06::SCWMssOS::Commit changes completed.
TRACE::2025-04-21.17:44:06::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:06::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:06::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:06::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:44:06::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:06::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:44:06::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:44:06::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:44:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:44:06::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:44:06::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:44:06::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:44:06::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:06::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:06::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:06::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:44:06::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:06::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:44:06::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:44:06::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:44:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:44:06::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:44:06::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:44:06::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:44:06::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:06::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:06::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:06::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:44:06::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:06::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:44:06::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:44:07::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:44:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:44:07::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:44:07::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:44:07::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:44:07::SCWWriter::formatted JSON is {
	"platformName":	"DDR_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_wrapper",
	"platHandOff":	"C:/projects/Elbert_S7/DDR3_memtest/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_wrapper",
	"systems":	[{
			"systemName":	"DDR_wrapper",
			"systemDesc":	"DDR_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"f80938009f50c7e5eee52fc8f14600c1",
					"compatibleApp":	"memory_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-04-21.17:44:07::SCWPlatform::updated the xpfm file.
TRACE::2025-04-21.17:44:07::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:07::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:07::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:07::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-04-21.17:44:07::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-04-21.17:44:07::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-04-21.17:44:07::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2025-04-21.17:44:07::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2025-04-21.17:44:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-21.17:44:07::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-21.17:44:07::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-21.17:44:07::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:15:36::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:36::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:36::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:37::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-06-12.10:15:37::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:37::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-06-12.10:15:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-06-12.10:15:38::SCWPlatform::Opened new HwDB with name DDR_wrapper
TRACE::2025-06-12.10:15:38::SCWReader::Active system found as  DDR_wrapper
TRACE::2025-06-12.10:15:38::SCWReader::Handling sysconfig DDR_wrapper
TRACE::2025-06-12.10:15:38::SCWDomain::checking for install qemu data   : 
TRACE::2025-06-12.10:15:38::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-06-12.10:15:38::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-06-12.10:15:38::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2025-06-12.10:15:38::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2025-06-12.10:15:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-06-12.10:15:38::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-06-12.10:15:38::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-06-12.10:15:38::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2025-06-12.10:15:38::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2025-06-12.10:15:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-06-12.10:15:38::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-06-12.10:15:38::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-06-12.10:15:38::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2025-06-12.10:15:38::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2025-06-12.10:15:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-06-12.10:15:38::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-06-12.10:15:38::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-06-12.10:15:38::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2025-06-12.10:15:38::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2025-06-12.10:15:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-06-12.10:15:38::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:15:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-06-12.10:15:38::SCWMssOS::No sw design opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:15:38::SCWMssOS::mss exists loading the mss file  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:15:38::SCWMssOS::Opened the sw design from mss  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:15:38::SCWMssOS::Adding the swdes entry C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-06-12.10:15:38::SCWMssOS::updating the scw layer about changes
TRACE::2025-06-12.10:15:38::SCWMssOS::Opened the sw design.  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:15:38::SCWMssOS::Saving the mss changes C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:15:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-06-12.10:15:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-06-12.10:15:38::SCWMssOS::Commit changes completed.
TRACE::2025-06-12.10:15:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-06-12.10:15:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-06-12.10:15:38::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-06-12.10:15:38::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:38::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-06-12.10:15:38::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2025-06-12.10:15:38::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2025-06-12.10:15:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-06-12.10:15:38::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:15:38::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-06-12.10:15:38::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:15:38::SCWReader::No isolation master present  
TRACE::2025-06-12.10:15:42::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/tempdsa/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:42::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/tempdsa/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:42::SCWPlatform:: Platform location is C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/tempdsa
TRACE::2025-06-12.10:15:42::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/tempdsa/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:42::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-06-12.10:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-06-12.10:15:43::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-06-12.10:15:43::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:43::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:43::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:43::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-06-12.10:15:43::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:43::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-06-12.10:15:43::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2025-06-12.10:15:43::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2025-06-12.10:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-06-12.10:15:43::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:43::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:43::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:43::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-06-12.10:15:43::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:43::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-06-12.10:15:43::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2025-06-12.10:15:43::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2025-06-12.10:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-06-12.10:15:43::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:15:43::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-06-12.10:15:43::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:15:43::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/tempdsa/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:43::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/tempdsa/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:43::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/tempdsa/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:43::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/tempdsa
TRACE::2025-06-12.10:15:43::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/tempdsa/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:43::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-06-12.10:15:43::SCWPlatform::update - Opened existing hwdb DDR_wrapper_0
TRACE::2025-06-12.10:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-06-12.10:15:43::SCWMssOS::Saving the mss changes C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:15:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-06-12.10:15:43::SCWMssOS::Completed writemss as part of save.
TRACE::2025-06-12.10:15:43::SCWMssOS::Commit changes completed.
TRACE::2025-06-12.10:15:43::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-06-12.10:15:43::SCWMssOS::Removing the swdes entry for  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:15:43::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:43::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:43::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:43::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-06-12.10:15:43::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:43::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-06-12.10:15:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-06-12.10:15:44::SCWPlatform::Opened new HwDB with name DDR_wrapper_1
TRACE::2025-06-12.10:15:44::SCWMssOS::Saving the mss changes C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:15:44::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-06-12.10:15:44::SCWMssOS::Writing the mss file completed C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:15:44::SCWMssOS::Commit changes completed.
TRACE::2025-06-12.10:15:44::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:44::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:44::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:44::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-06-12.10:15:44::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:15:44::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-06-12.10:15:44::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2025-06-12.10:15:44::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2025-06-12.10:15:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-06-12.10:15:44::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:15:44::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-06-12.10:15:44::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:15:44::SCWWriter::formatted JSON is {
	"platformName":	"DDR_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_wrapper",
	"platHandOff":	"C:/projects/Elbert_S7/DDR3_memtest/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_wrapper",
	"systems":	[{
			"systemName":	"DDR_wrapper",
			"systemDesc":	"DDR_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"f80938009f50c7e5eee52fc8f14600c11",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-06-12.10:16:03::SCWPlatform::Started generating the artifacts platform DDR_wrapper
TRACE::2025-06-12.10:16:03::SCWPlatform::Sanity checking of platform is completed
LOG::2025-06-12.10:16:03::SCWPlatform::Started generating the artifacts for system configuration DDR_wrapper
LOG::2025-06-12.10:16:03::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-06-12.10:16:03::SCWSystem::Not a boot domain 
LOG::2025-06-12.10:16:03::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-06-12.10:16:03::SCWDomain::Generating domain artifcats
TRACE::2025-06-12.10:16:03::SCWMssOS::Generating standalone artifcats
TRACE::2025-06-12.10:16:03::SCWMssOS:: Copying the user libraries. 
TRACE::2025-06-12.10:16:03::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:16:03::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:16:03::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:16:03::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-06-12.10:16:03::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:16:03::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-06-12.10:16:03::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2025-06-12.10:16:03::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2025-06-12.10:16:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-06-12.10:16:03::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:16:03::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-06-12.10:16:03::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:16:03::SCWMssOS::Completed writing the mss file at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-06-12.10:16:03::SCWMssOS::Mss edits present, copying mssfile into export location C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:16:04::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-06-12.10:16:08::SCWMssOS::doing bsp build ... 
TRACE::2025-06-12.10:16:08::SCWMssOS::System Command Ran  C: & cd  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-06-12.10:16:09::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-06-12.10:16:09::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-06-12.10:16:09::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-06-12.10:16:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-06-12.10:16:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-06-12.10:16:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-06-12.10:16:09::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-06-12.10:16:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-06-12.10:16:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-06-12.10:16:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-06-12.10:16:09::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-06-12.10:16:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-06-12.10:16:09::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-06-12.10:16:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-06-12.10:16:09::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-06-12.10:16:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2025-06-12.10:16:09::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-06-12.10:16:09::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-06-12.10:16:09::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-06-12.10:16:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-06-12.10:16:09::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-06-12.10:16:09::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-06-12.10:16:09::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-06-12.10:16:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-06-12.10:16:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-06-12.10:16:09::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-06-12.10:16:09::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-06-12.10:16:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-06-12.10:16:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-06-12.10:16:10::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-06-12.10:16:10::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-06-12.10:16:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-06-12.10:16:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-06-12.10:16:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-06-12.10:16:10::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-06-12.10:16:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-06-12.10:16:10::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-06-12.10:16:10::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-06-12.10:16:10::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-06-12.10:16:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2025-06-12.10:16:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-06-12.10:16:10::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-06-12.10:16:10::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-06-12.10:16:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-06-12.10:16:10::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-06-12.10:16:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-06-12.10:16:10::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-06-12.10:16:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-06-12.10:16:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-06-12.10:16:10::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-06-12.10:16:10::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-06-12.10:16:14::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-06-12.10:16:14::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-06-12.10:16:14::SCWMssOS::make --no-print-directory archive

TRACE::2025-06-12.10:16:14::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-06-12.10:16:14::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-06-12.10:16:14::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-06-12.10:16:14::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-06-12.10:16:14::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-06-12.10:16:14::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-06-12.10:16:14::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-06-12.10:16:14::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-06-12.10:16:14::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-06-12.10:16:14::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-06-12.10:16:14::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-06-12.10:16:14::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-06-12.10:16:14::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-06-12.10:16:14::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-06-12.10:16:14::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-06-12.10:16:14::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-06-12.10:16:14::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-06-12.10:16:14::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-06-12.10:16:14::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xtmrctr.o micro
TRACE::2025-06-12.10:16:14::SCWMssOS::blaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microbl
TRACE::2025-06-12.10:16:14::SCWMssOS::aze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o mic
TRACE::2025-06-12.10:16:14::SCWMssOS::roblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftes
TRACE::2025-06-12.10:16:14::SCWMssOS::t.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-06-12.10:16:14::SCWMssOS::'Finished building libraries'

TRACE::2025-06-12.10:16:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-06-12.10:16:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-06-12.10:16:15::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-06-12.10:16:15::SCWSystem::Completed Processing the sysconfig DDR_wrapper
LOG::2025-06-12.10:16:15::SCWPlatform::Completed generating the artifacts for system configuration DDR_wrapper
TRACE::2025-06-12.10:16:15::SCWPlatform::Started preparing the platform 
TRACE::2025-06-12.10:16:15::SCWSystem::Writing the bif file for system config DDR_wrapper
TRACE::2025-06-12.10:16:15::SCWSystem::dir created 
TRACE::2025-06-12.10:16:15::SCWSystem::Writing the bif 
TRACE::2025-06-12.10:16:15::SCWPlatform::Started writing the spfm file 
TRACE::2025-06-12.10:16:15::SCWPlatform::Started writing the xpfm file 
TRACE::2025-06-12.10:16:15::SCWPlatform::Completed generating the platform
TRACE::2025-06-12.10:16:15::SCWMssOS::Saving the mss changes C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:16:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-06-12.10:16:15::SCWMssOS::Writing the mss file completed C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:16:15::SCWMssOS::Commit changes completed.
TRACE::2025-06-12.10:16:15::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:16:15::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:16:15::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:16:15::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-06-12.10:16:15::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:16:15::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-06-12.10:16:15::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2025-06-12.10:16:15::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2025-06-12.10:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-06-12.10:16:15::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:16:15::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-06-12.10:16:15::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:16:15::SCWWriter::formatted JSON is {
	"platformName":	"DDR_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_wrapper",
	"platHandOff":	"C:/projects/Elbert_S7/DDR3_memtest/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_wrapper",
	"systems":	[{
			"systemName":	"DDR_wrapper",
			"systemDesc":	"DDR_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"f80938009f50c7e5eee52fc8f14600c1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-06-12.10:16:15::SCWPlatform::updated the xpfm file.
TRACE::2025-06-12.10:16:15::SCWPlatform::Trying to open the hw design at C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:16:15::SCWPlatform::DSA given C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:16:15::SCWPlatform::DSA absoulate path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:16:15::SCWPlatform::DSA directory C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw
TRACE::2025-06-12.10:16:15::SCWPlatform:: Platform Path C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/hw/DDR_wrapper.xsa
TRACE::2025-06-12.10:16:15::SCWPlatform:: Unique name xilinx:elbert_s7::0.0
TRACE::2025-06-12.10:16:15::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2025-06-12.10:16:15::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2025-06-12.10:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-06-12.10:16:15::SCWMssOS::Checking the sw design at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-06-12.10:16:15::SCWMssOS::DEBUG:  swdes dump  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-06-12.10:16:15::SCWMssOS::Sw design exists and opened at  C:/projects/Elbert_S7/DDR3_memtest/vitis_classic/DDR_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
