0.6
2019.1
May 24 2019
14:51:52
/home/it/Chip_Design/CommonCore/DigitalDesign/debugging/debugging/debugging.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Chip_Design/CommonCore/DigitalDesign/debugging/debugging/debugging.srcs/sources_1/new/tb_counter_4bit.sv,1733812970,systemVerilog,,,,tb_counter_4bit,,,,,,,,
/home/it/Chip_Design/CommonCore/DigitalDesign/debugging/debugging/debugging.srcs/sources_1/new/tb_counter_4bit2.sv,1733817085,systemVerilog,,,,tb_counter_4bit2,,,,,,,,
/home/it/Downloads/EXAMDEBUG/cx-203-debugging-exam/4-bit-counter/counter_4bit.sv,1733817929,systemVerilog,,/home/it/Downloads/EXAMDEBUG/cx-203-debugging-exam/4-bit-counter/d_flipflop.sv,,counter_4bit,,,,,,,,
/home/it/Downloads/EXAMDEBUG/cx-203-debugging-exam/4-bit-counter/d_flipflop.sv,1733817663,systemVerilog,,/home/it/Downloads/EXAMDEBUG/cx-203-debugging-exam/4-bit-counter/d_latch_asyn_rstn.sv,,d_flipflop,,,,,,,,
/home/it/Downloads/EXAMDEBUG/cx-203-debugging-exam/4-bit-counter/d_latch_asyn_rstn.sv,1733817448,systemVerilog,,/home/it/Downloads/EXAMDEBUG/cx-203-debugging-exam/4-bit-counter/mux2x1.sv,,d_latch_asyn_rstn,,,,,,,,
/home/it/Downloads/EXAMDEBUG/cx-203-debugging-exam/4-bit-counter/mux2x1.sv,1733809723,systemVerilog,,/home/it/Chip_Design/CommonCore/DigitalDesign/debugging/debugging/debugging.srcs/sources_1/new/tb_counter_4bit2.sv,,mux2x1,,,,,,,,
