 <html> 
  <head>
    <script type="text/javascript" src="file:///E:\tools\Iscc\diamond\3.12\synpbase\lib\report\reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///E:\tools\Iscc\diamond\3.12\synpbase\lib\report\reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="impl1-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">impl1_syn (impl1)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#compilerReport56" target="srrFrame" title="">Compiler Report</a>  </li>
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#compilerReport58" target="srrFrame" title="">Compiler Constraint Applicator</a>  </li>
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#mapperReport60" target="srrFrame" title="">Pre-mapping Report</a>  
<ul rel="open" >
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#mapperReport61" target="srrFrame" title="">Clock Summary</a>  </li>
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#clockReport62" target="srrFrame" title="">Clock Conversion</a>  </li></ul></li>
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#mapperReport63" target="srrFrame" title="">Mapper Report</a>  
<ul rel="open" >
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#timingReport64" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#performanceSummary65" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#clockRelationships66" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#interfaceInfo67" target="srrFrame" title="">Interface Information</a>  </li>
<li><a href="file:///#" target="srrFrame" title="">Detailed Report for Clocks</a>  
<ul  >
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#clockReport68" target="srrFrame" title="">Clock: C200_PLL|CLKOP_inferred_clock</a>  
<ul  >
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#startingSlack69" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#endingSlack70" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#worstPaths71" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#clockReport72" target="srrFrame" title="">Clock: C200_PLL|CLKOS_inferred_clock</a>  
<ul  >
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#startingSlack73" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#endingSlack74" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#worstPaths75" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#clockReport76" target="srrFrame" title="">Clock: System</a>  
<ul  >
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#startingSlack77" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#endingSlack78" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#worstPaths79" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li></ul></li></ul></li>
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\syntmp\impl1_srr.htm#resourceUsage80" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li>
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\impl1_cck.rpt" target="srrFrame" title="">Constraint Checker Report (15:11 02-Jun)</a>  </li></ul></li>
<li><a href="file:///D:\programs\fpga\C200_FPGA\impl1\stdout.log" target="srrFrame" title="">Session Log (15:12 02-Jun)</a>  
<ul  ></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("impl1-menu")</script>

  </body>
 </html>