

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 15:44:17 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Rp_apc_d1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 34.817 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11| 0.440 us | 0.440 us |   11|   11|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |        9|        9|         4|          2|          1|     4|    yes   |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     945|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|     264|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     375|    -|
|Register         |        -|      -|     298|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     298|    1584|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U3  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U4  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0| 264|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_374_p2        |     +    |      0|  0|  12|           3|           1|
    |add_ln28_1_fu_456_p2      |     +    |      0|  0|  13|           3|           4|
    |add_ln28_fu_440_p2        |     +    |      0|  0|  12|           2|           3|
    |f_fu_380_p2               |     +    |      0|  0|  10|           1|           2|
    |r_fu_597_p2               |     +    |      0|  0|  10|           2|           1|
    |and_ln28_10_fu_1034_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln28_11_fu_1040_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln28_12_fu_1123_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln28_13_fu_1129_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln28_1_fu_673_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_679_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_854_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_860_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_943_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_6_fu_949_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_7_fu_583_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_8_fu_764_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_9_fu_770_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_519_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_368_p2       |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln13_fu_386_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_10_fu_836_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_11_fu_842_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_12_fu_907_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_13_fu_913_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_14_fu_925_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_15_fu_931_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_16_fu_565_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_17_fu_571_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_18_fu_728_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_19_fu_734_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_1_fu_539_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln28_20_fu_746_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_21_fu_752_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_22_fu_998_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_23_fu_1004_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_24_fu_1016_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_25_fu_1022_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_26_fu_1087_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_27_fu_1093_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_28_fu_1105_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_29_fu_1111_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_501_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_507_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_637_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_643_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_655_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_661_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_8_fu_818_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_9_fu_824_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_475_p2       |   icmp   |      0|  0|   8|           2|           1|
    |or_ln28_10_fu_758_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_11_fu_1010_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln28_12_fu_1028_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln28_13_fu_1099_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln28_14_fu_1117_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln28_1_fu_513_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_649_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_667_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_830_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_5_fu_848_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_6_fu_919_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_7_fu_937_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_8_fu_577_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_9_fu_740_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_533_p2         |    or    |      0|  0|   2|           2|           1|
    |grp_fu_337_p3             |  select  |      0|  0|  32|           1|          32|
    |grp_fu_345_p3             |  select  |      0|  0|  32|           1|          32|
    |grp_fu_352_p3             |  select  |      0|  0|  32|           1|          32|
    |grp_fu_361_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln28_16_fu_392_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_17_fu_400_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln28_1_fu_685_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_865_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_3_fu_955_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_4_fu_589_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_5_fu_776_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_6_fu_1045_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_7_fu_1135_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_525_p3     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 945|         499|         480|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_301_p4             |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten_phi_fu_290_p4  |   9|          2|    3|          6|
    |ap_phi_mux_r_0_phi_fu_312_p4             |   9|          2|    2|          4|
    |conv_1_out_0_address0                    |  15|          3|    3|          9|
    |conv_1_out_0_address1                    |  15|          3|    3|          9|
    |conv_1_out_1_address0                    |  15|          3|    3|          9|
    |conv_1_out_1_address1                    |  15|          3|    3|          9|
    |conv_1_out_2_address0                    |  15|          3|    3|          9|
    |conv_1_out_2_address1                    |  15|          3|    3|          9|
    |conv_1_out_3_address0                    |  15|          3|    3|          9|
    |conv_1_out_3_address1                    |  15|          3|    3|          9|
    |f_0_reg_297                              |   9|          2|    2|          4|
    |grp_fu_319_p1                            |  15|          3|   32|         96|
    |grp_fu_324_p0                            |  15|          3|   32|         96|
    |grp_fu_324_p1                            |  15|          3|   32|         96|
    |grp_fu_329_p0                            |  15|          3|   32|         96|
    |grp_fu_329_p1                            |  15|          3|   32|         96|
    |grp_fu_333_p0                            |  15|          3|   32|         96|
    |grp_fu_333_p1                            |  15|          3|   32|         96|
    |grp_fu_337_p0                            |  15|          3|    1|          3|
    |grp_fu_345_p0                            |  15|          3|    1|          3|
    |grp_fu_352_p0                            |  15|          3|    1|          3|
    |grp_fu_361_p0                            |  15|          3|    1|          3|
    |indvar_flatten_reg_286                   |   9|          2|    3|          6|
    |r_0_reg_308                              |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 375|         76|  268|        791|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add_ln10_reg_1148                           |   3|   0|    3|          0|
    |ap_CS_fsm                                   |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |f_0_reg_297                                 |   2|   0|    2|          0|
    |icmp_ln10_reg_1144                          |   1|   0|    1|          0|
    |icmp_ln10_reg_1144_pp0_iter1_reg            |   1|   0|    1|          0|
    |icmp_ln28_1_reg_1283                        |   1|   0|    1|          0|
    |icmp_ln28_reg_1270                          |   1|   0|    1|          0|
    |indvar_flatten_reg_286                      |   3|   0|    3|          0|
    |max_pool_1_out_0_ad_1_reg_1260              |   2|   0|    2|          0|
    |max_pool_1_out_0_ad_reg_1206                |   2|   0|    2|          0|
    |max_pool_1_out_0_ad_reg_1206_pp0_iter1_reg  |   2|   0|    2|          0|
    |max_pool_1_out_1_ad_1_reg_1265              |   2|   0|    2|          0|
    |max_pool_1_out_1_ad_reg_1211                |   2|   0|    2|          0|
    |max_pool_1_out_1_ad_reg_1211_pp0_iter1_reg  |   2|   0|    2|          0|
    |r_0_reg_308                                 |   2|   0|    2|          0|
    |r_reg_1310                                  |   2|   0|    2|          0|
    |select_ln28_10_reg_1289                     |  32|   0|   32|          0|
    |select_ln28_11_reg_1326                     |  32|   0|   32|          0|
    |select_ln28_14_reg_1303                     |  32|   0|   32|          0|
    |select_ln28_15_reg_1344                     |  32|   0|   32|          0|
    |select_ln28_16_reg_1153                     |   2|   0|    2|          0|
    |select_ln28_17_reg_1159                     |   2|   0|    2|          0|
    |select_ln28_1_reg_1315                      |  32|   0|   32|          0|
    |select_ln28_4_reg_1296                      |  32|   0|   32|          0|
    |select_ln28_5_reg_1333                      |  32|   0|   32|          0|
    |select_ln28_reg_1276                        |  32|   0|   32|          0|
    |tmp_19_reg_1339                             |   1|   0|    1|          0|
    |tmp_9_reg_1321                              |   1|   0|    1|          0|
    |trunc_ln28_reg_1216                         |   1|   0|    1|          0|
    |trunc_ln28_reg_1216_pp0_iter1_reg           |   1|   0|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 298|   0|  298|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|conv_1_out_0_address0      | out |    3|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_ce0           | out |    1|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_q0            |  in |   32|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_address1      | out |    3|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_ce1           | out |    1|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_q1            |  in |   32|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_1_address0      | out |    3|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_ce0           | out |    1|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_q0            |  in |   32|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_address1      | out |    3|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_ce1           | out |    1|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_q1            |  in |   32|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_2_address0      | out |    3|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_ce0           | out |    1|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_q0            |  in |   32|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_address1      | out |    3|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_ce1           | out |    1|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_q1            |  in |   32|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_3_address0      | out |    3|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_ce0           | out |    1|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_q0            |  in |   32|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_address1      | out |    3|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_ce1           | out |    1|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_q1            |  in |   32|  ap_memory |   conv_1_out_3   |     array    |
|max_pool_1_out_0_address0  | out |    2|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_0_ce0       | out |    1|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_0_we0       | out |    1|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_0_d0        | out |   32|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_0_address1  | out |    2|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_0_ce1       | out |    1|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_0_we1       | out |    1|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_0_d1        | out |   32|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_1_address0  | out |    2|  ap_memory | max_pool_1_out_1 |     array    |
|max_pool_1_out_1_ce0       | out |    1|  ap_memory | max_pool_1_out_1 |     array    |
|max_pool_1_out_1_we0       | out |    1|  ap_memory | max_pool_1_out_1 |     array    |
|max_pool_1_out_1_d0        | out |   32|  ap_memory | max_pool_1_out_1 |     array    |
|max_pool_1_out_1_address1  | out |    2|  ap_memory | max_pool_1_out_1 |     array    |
|max_pool_1_out_1_ce1       | out |    1|  ap_memory | max_pool_1_out_1 |     array    |
|max_pool_1_out_1_we1       | out |    1|  ap_memory | max_pool_1_out_1 |     array    |
|max_pool_1_out_1_d1        | out |   32|  ap_memory | max_pool_1_out_1 |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

