Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 16:29:46 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.700        0.000                      0                36977        0.021        0.000                      0                36977        3.225        0.000                       0                 13202  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.700        0.000                      0                36977        0.021        0.000                      0                36977        3.225        0.000                       0                 13202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 fsm116/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C2_2/mem_reg[0][0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 1.872ns (35.448%)  route 3.409ns (64.552%))
  Logic Levels:           13  (CARRY8=6 LUT3=3 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.035     0.035    fsm116/clk
    SLICE_X13Y32         FDRE                                         r  fsm116/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm116/out_reg[3]/Q
                         net (fo=22, routed)          0.728     0.860    fsm116/fsm116_out[3]
    SLICE_X23Y31         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     0.898 f  fsm116/out[0]_i_2__185/O
                         net (fo=9, routed)           0.118     1.016    fsm95/out_reg[0]_22
    SLICE_X25Y31         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.116 f  fsm95/done_buf[0]_i_4/O
                         net (fo=15, routed)          0.411     1.527    fsm93/done_reg_5
    SLICE_X22Y26         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     1.676 f  fsm93/done_i_4__3/O
                         net (fo=192, routed)         0.659     2.335    add9/mem_reg[0][0][31]_i_24
    SLICE_X33Y42         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.435 r  add9/mem[0][0][7]_i_52/O
                         net (fo=1, routed)           0.011     2.446    add9/mem[0][0][7]_i_52_n_0
    SLICE_X33Y42         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.684 r  add9/mem_reg[0][0][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     2.712    add9/mem_reg[0][0][7]_i_36_n_0
    SLICE_X33Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.857 r  add9/mem_reg[0][0][15]_i_36/O[5]
                         net (fo=2, routed)           0.492     3.349    add10/mem_reg[0][0][31]_i_24_0[13]
    SLICE_X23Y40         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.497 r  add10/mem[0][0][15]_i_30/O
                         net (fo=1, routed)           0.012     3.509    add10/mem[0][0][15]_i_30_n_0
    SLICE_X23Y40         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.706 r  add10/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.734    add10/mem_reg[0][0][15]_i_19_n_0
    SLICE_X23Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.831 r  add10/mem_reg[0][0][23]_i_19/O[1]
                         net (fo=1, routed)           0.560     4.391    add11/mem_reg[0][0][31]_i_6_1[17]
    SLICE_X19Y13         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     4.507 r  add11/mem[0][0][23]_i_17/O
                         net (fo=1, routed)           0.018     4.525    add11/mem[0][0][23]_i_17_n_0
    SLICE_X19Y13         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     4.763 r  add11/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.791    add11/mem_reg[0][0][23]_i_2_n_0
    SLICE_X19Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     4.900 r  add11/mem_reg[0][0][31]_i_6/O[4]
                         net (fo=1, routed)           0.258     5.158    bin_read116_0/out[28]
    SLICE_X18Y13         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     5.258 r  bin_read116_0/mem[0][0][28]_i_1/O
                         net (fo=1, routed)           0.058     5.316    C2_2/D[28]
    SLICE_X18Y13         FDRE                                         r  C2_2/mem_reg[0][0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14209, unset)        0.024     7.024    C2_2/clk
    SLICE_X18Y13         FDRE                                         r  C2_2/mem_reg[0][0][28]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y13         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    C2_2/mem_reg[0][0][28]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 fsm116/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C2_2/mem_reg[0][0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 1.859ns (35.315%)  route 3.405ns (64.685%))
  Logic Levels:           13  (CARRY8=6 LUT3=3 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.035     0.035    fsm116/clk
    SLICE_X13Y32         FDRE                                         r  fsm116/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm116/out_reg[3]/Q
                         net (fo=22, routed)          0.728     0.860    fsm116/fsm116_out[3]
    SLICE_X23Y31         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     0.898 f  fsm116/out[0]_i_2__185/O
                         net (fo=9, routed)           0.118     1.016    fsm95/out_reg[0]_22
    SLICE_X25Y31         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.116 f  fsm95/done_buf[0]_i_4/O
                         net (fo=15, routed)          0.411     1.527    fsm93/done_reg_5
    SLICE_X22Y26         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     1.676 f  fsm93/done_i_4__3/O
                         net (fo=192, routed)         0.659     2.335    add9/mem_reg[0][0][31]_i_24
    SLICE_X33Y42         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.435 r  add9/mem[0][0][7]_i_52/O
                         net (fo=1, routed)           0.011     2.446    add9/mem[0][0][7]_i_52_n_0
    SLICE_X33Y42         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.684 r  add9/mem_reg[0][0][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     2.712    add9/mem_reg[0][0][7]_i_36_n_0
    SLICE_X33Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.857 r  add9/mem_reg[0][0][15]_i_36/O[5]
                         net (fo=2, routed)           0.492     3.349    add10/mem_reg[0][0][31]_i_24_0[13]
    SLICE_X23Y40         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.497 r  add10/mem[0][0][15]_i_30/O
                         net (fo=1, routed)           0.012     3.509    add10/mem[0][0][15]_i_30_n_0
    SLICE_X23Y40         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.706 r  add10/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.734    add10/mem_reg[0][0][15]_i_19_n_0
    SLICE_X23Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.831 r  add10/mem_reg[0][0][23]_i_19/O[1]
                         net (fo=1, routed)           0.560     4.391    add11/mem_reg[0][0][31]_i_6_1[17]
    SLICE_X19Y13         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     4.507 r  add11/mem[0][0][23]_i_17/O
                         net (fo=1, routed)           0.018     4.525    add11/mem[0][0][23]_i_17_n_0
    SLICE_X19Y13         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     4.763 r  add11/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.791    add11/mem_reg[0][0][23]_i_2_n_0
    SLICE_X19Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.888 r  add11/mem_reg[0][0][31]_i_6/O[1]
                         net (fo=1, routed)           0.254     5.142    bin_read116_0/out[25]
    SLICE_X17Y14         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     5.241 r  bin_read116_0/mem[0][0][25]_i_1/O
                         net (fo=1, routed)           0.058     5.299    C2_2/D[25]
    SLICE_X17Y14         FDRE                                         r  C2_2/mem_reg[0][0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14209, unset)        0.024     7.024    C2_2/clk
    SLICE_X17Y14         FDRE                                         r  C2_2/mem_reg[0][0][25]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X17Y14         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    C2_2/mem_reg[0][0][25]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 fsm116/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C2_2/mem_reg[0][0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.846ns (35.142%)  route 3.407ns (64.858%))
  Logic Levels:           13  (CARRY8=6 LUT3=3 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.035     0.035    fsm116/clk
    SLICE_X13Y32         FDRE                                         r  fsm116/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm116/out_reg[3]/Q
                         net (fo=22, routed)          0.728     0.860    fsm116/fsm116_out[3]
    SLICE_X23Y31         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     0.898 f  fsm116/out[0]_i_2__185/O
                         net (fo=9, routed)           0.118     1.016    fsm95/out_reg[0]_22
    SLICE_X25Y31         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.116 f  fsm95/done_buf[0]_i_4/O
                         net (fo=15, routed)          0.411     1.527    fsm93/done_reg_5
    SLICE_X22Y26         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     1.676 f  fsm93/done_i_4__3/O
                         net (fo=192, routed)         0.659     2.335    add9/mem_reg[0][0][31]_i_24
    SLICE_X33Y42         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.435 r  add9/mem[0][0][7]_i_52/O
                         net (fo=1, routed)           0.011     2.446    add9/mem[0][0][7]_i_52_n_0
    SLICE_X33Y42         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.684 r  add9/mem_reg[0][0][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     2.712    add9/mem_reg[0][0][7]_i_36_n_0
    SLICE_X33Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.857 r  add9/mem_reg[0][0][15]_i_36/O[5]
                         net (fo=2, routed)           0.492     3.349    add10/mem_reg[0][0][31]_i_24_0[13]
    SLICE_X23Y40         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.497 r  add10/mem[0][0][15]_i_30/O
                         net (fo=1, routed)           0.012     3.509    add10/mem[0][0][15]_i_30_n_0
    SLICE_X23Y40         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.706 r  add10/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.734    add10/mem_reg[0][0][15]_i_19_n_0
    SLICE_X23Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.831 r  add10/mem_reg[0][0][23]_i_19/O[1]
                         net (fo=1, routed)           0.560     4.391    add11/mem_reg[0][0][31]_i_6_1[17]
    SLICE_X19Y13         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     4.507 r  add11/mem[0][0][23]_i_17/O
                         net (fo=1, routed)           0.018     4.525    add11/mem[0][0][23]_i_17_n_0
    SLICE_X19Y13         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     4.763 r  add11/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.791    add11/mem_reg[0][0][23]_i_2_n_0
    SLICE_X19Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.936 r  add11/mem_reg[0][0][31]_i_6/O[5]
                         net (fo=1, routed)           0.255     5.191    bin_read116_0/out[29]
    SLICE_X17Y14         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     5.229 r  bin_read116_0/mem[0][0][29]_i_1/O
                         net (fo=1, routed)           0.059     5.288    C2_2/D[29]
    SLICE_X17Y14         FDRE                                         r  C2_2/mem_reg[0][0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14209, unset)        0.024     7.024    C2_2/clk
    SLICE_X17Y14         FDRE                                         r  C2_2/mem_reg[0][0][29]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X17Y14         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    C2_2/mem_reg[0][0][29]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 fsm116/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C2_2/mem_reg[0][0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 1.807ns (34.657%)  route 3.407ns (65.343%))
  Logic Levels:           13  (CARRY8=6 LUT3=3 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.035     0.035    fsm116/clk
    SLICE_X13Y32         FDRE                                         r  fsm116/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm116/out_reg[3]/Q
                         net (fo=22, routed)          0.728     0.860    fsm116/fsm116_out[3]
    SLICE_X23Y31         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     0.898 f  fsm116/out[0]_i_2__185/O
                         net (fo=9, routed)           0.118     1.016    fsm95/out_reg[0]_22
    SLICE_X25Y31         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.116 f  fsm95/done_buf[0]_i_4/O
                         net (fo=15, routed)          0.411     1.527    fsm93/done_reg_5
    SLICE_X22Y26         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     1.676 f  fsm93/done_i_4__3/O
                         net (fo=192, routed)         0.659     2.335    add9/mem_reg[0][0][31]_i_24
    SLICE_X33Y42         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.435 r  add9/mem[0][0][7]_i_52/O
                         net (fo=1, routed)           0.011     2.446    add9/mem[0][0][7]_i_52_n_0
    SLICE_X33Y42         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.684 r  add9/mem_reg[0][0][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     2.712    add9/mem_reg[0][0][7]_i_36_n_0
    SLICE_X33Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.857 r  add9/mem_reg[0][0][15]_i_36/O[5]
                         net (fo=2, routed)           0.492     3.349    add10/mem_reg[0][0][31]_i_24_0[13]
    SLICE_X23Y40         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.497 r  add10/mem[0][0][15]_i_30/O
                         net (fo=1, routed)           0.012     3.509    add10/mem[0][0][15]_i_30_n_0
    SLICE_X23Y40         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.706 r  add10/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.734    add10/mem_reg[0][0][15]_i_19_n_0
    SLICE_X23Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.831 r  add10/mem_reg[0][0][23]_i_19/O[1]
                         net (fo=1, routed)           0.560     4.391    add11/mem_reg[0][0][31]_i_6_1[17]
    SLICE_X19Y13         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     4.507 r  add11/mem[0][0][23]_i_17/O
                         net (fo=1, routed)           0.018     4.525    add11/mem[0][0][23]_i_17_n_0
    SLICE_X19Y13         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     4.763 r  add11/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.791    add11/mem_reg[0][0][23]_i_2_n_0
    SLICE_X19Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     4.895 r  add11/mem_reg[0][0][31]_i_6/O[3]
                         net (fo=1, routed)           0.254     5.149    bin_read116_0/out[27]
    SLICE_X17Y13         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     5.189 r  bin_read116_0/mem[0][0][27]_i_1/O
                         net (fo=1, routed)           0.060     5.249    C2_2/D[27]
    SLICE_X17Y13         FDRE                                         r  C2_2/mem_reg[0][0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14209, unset)        0.025     7.025    C2_2/clk
    SLICE_X17Y13         FDRE                                         r  C2_2/mem_reg[0][0][27]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X17Y13         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    C2_2/mem_reg[0][0][27]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.249    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 fsm116/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C2_2/mem_reg[0][0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 1.909ns (36.620%)  route 3.304ns (63.380%))
  Logic Levels:           13  (CARRY8=6 LUT3=3 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.035     0.035    fsm116/clk
    SLICE_X13Y32         FDRE                                         r  fsm116/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm116/out_reg[3]/Q
                         net (fo=22, routed)          0.728     0.860    fsm116/fsm116_out[3]
    SLICE_X23Y31         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     0.898 f  fsm116/out[0]_i_2__185/O
                         net (fo=9, routed)           0.118     1.016    fsm95/out_reg[0]_22
    SLICE_X25Y31         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.116 f  fsm95/done_buf[0]_i_4/O
                         net (fo=15, routed)          0.411     1.527    fsm93/done_reg_5
    SLICE_X22Y26         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     1.676 f  fsm93/done_i_4__3/O
                         net (fo=192, routed)         0.659     2.335    add9/mem_reg[0][0][31]_i_24
    SLICE_X33Y42         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.435 r  add9/mem[0][0][7]_i_52/O
                         net (fo=1, routed)           0.011     2.446    add9/mem[0][0][7]_i_52_n_0
    SLICE_X33Y42         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.684 r  add9/mem_reg[0][0][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     2.712    add9/mem_reg[0][0][7]_i_36_n_0
    SLICE_X33Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.857 r  add9/mem_reg[0][0][15]_i_36/O[5]
                         net (fo=2, routed)           0.492     3.349    add10/mem_reg[0][0][31]_i_24_0[13]
    SLICE_X23Y40         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.497 r  add10/mem[0][0][15]_i_30/O
                         net (fo=1, routed)           0.012     3.509    add10/mem[0][0][15]_i_30_n_0
    SLICE_X23Y40         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.706 r  add10/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.734    add10/mem_reg[0][0][15]_i_19_n_0
    SLICE_X23Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.831 r  add10/mem_reg[0][0][23]_i_19/O[1]
                         net (fo=1, routed)           0.560     4.391    add11/mem_reg[0][0][31]_i_6_1[17]
    SLICE_X19Y13         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     4.507 r  add11/mem[0][0][23]_i_17/O
                         net (fo=1, routed)           0.018     4.525    add11/mem[0][0][23]_i_17_n_0
    SLICE_X19Y13         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     4.763 r  add11/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.791    add11/mem_reg[0][0][23]_i_2_n_0
    SLICE_X19Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.937 r  add11/mem_reg[0][0][31]_i_6/O[7]
                         net (fo=1, routed)           0.153     5.090    bin_read116_0/out[31]
    SLICE_X18Y14         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     5.190 r  bin_read116_0/mem[0][0][31]_i_2__5/O
                         net (fo=1, routed)           0.058     5.248    C2_2/D[31]
    SLICE_X18Y14         FDRE                                         r  C2_2/mem_reg[0][0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14209, unset)        0.024     7.024    C2_2/clk
    SLICE_X18Y14         FDRE                                         r  C2_2/mem_reg[0][0][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y14         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    C2_2/mem_reg[0][0][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.248    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 fsm116/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C2_2/mem_reg[0][0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.693ns (32.702%)  route 3.484ns (67.298%))
  Logic Levels:           12  (CARRY8=5 LUT3=3 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.035     0.035    fsm116/clk
    SLICE_X13Y32         FDRE                                         r  fsm116/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm116/out_reg[3]/Q
                         net (fo=22, routed)          0.728     0.860    fsm116/fsm116_out[3]
    SLICE_X23Y31         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     0.898 f  fsm116/out[0]_i_2__185/O
                         net (fo=9, routed)           0.118     1.016    fsm95/out_reg[0]_22
    SLICE_X25Y31         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.116 f  fsm95/done_buf[0]_i_4/O
                         net (fo=15, routed)          0.411     1.527    fsm93/done_reg_5
    SLICE_X22Y26         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     1.676 f  fsm93/done_i_4__3/O
                         net (fo=192, routed)         0.659     2.335    add9/mem_reg[0][0][31]_i_24
    SLICE_X33Y42         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.435 r  add9/mem[0][0][7]_i_52/O
                         net (fo=1, routed)           0.011     2.446    add9/mem[0][0][7]_i_52_n_0
    SLICE_X33Y42         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.684 r  add9/mem_reg[0][0][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     2.712    add9/mem_reg[0][0][7]_i_36_n_0
    SLICE_X33Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     2.784 r  add9/mem_reg[0][0][15]_i_36/O[0]
                         net (fo=2, routed)           0.542     3.326    add10/mem_reg[0][0][31]_i_24_0[8]
    SLICE_X23Y40         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     3.390 r  add10/mem[0][0][15]_i_35/O
                         net (fo=1, routed)           0.011     3.401    add10/mem[0][0][15]_i_35_n_0
    SLICE_X23Y40         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.295     3.696 r  add10/mem_reg[0][0][15]_i_19/O[5]
                         net (fo=1, routed)           0.531     4.227    add11/mem_reg[0][0][31]_i_6_1[13]
    SLICE_X19Y12         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     4.404 r  add11/mem[0][0][15]_i_13/O
                         net (fo=1, routed)           0.024     4.428    add11/mem[0][0][15]_i_13_n_0
    SLICE_X19Y12         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.630 r  add11/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.658    add11/mem_reg[0][0][15]_i_2_n_0
    SLICE_X19Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.755 r  add11/mem_reg[0][0][23]_i_2/O[1]
                         net (fo=1, routed)           0.335     5.090    bin_read116_0/out[17]
    SLICE_X18Y12         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     5.154 r  bin_read116_0/mem[0][0][17]_i_1/O
                         net (fo=1, routed)           0.058     5.212    C2_2/D[17]
    SLICE_X18Y12         FDRE                                         r  C2_2/mem_reg[0][0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14209, unset)        0.024     7.024    C2_2/clk
    SLICE_X18Y12         FDRE                                         r  C2_2/mem_reg[0][0][17]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y12         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    C2_2/mem_reg[0][0][17]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 fsm116/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C2_2/mem_reg[0][0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 1.743ns (33.720%)  route 3.426ns (66.280%))
  Logic Levels:           12  (CARRY8=5 LUT3=3 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.035     0.035    fsm116/clk
    SLICE_X13Y32         FDRE                                         r  fsm116/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm116/out_reg[3]/Q
                         net (fo=22, routed)          0.728     0.860    fsm116/fsm116_out[3]
    SLICE_X23Y31         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     0.898 f  fsm116/out[0]_i_2__185/O
                         net (fo=9, routed)           0.118     1.016    fsm95/out_reg[0]_22
    SLICE_X25Y31         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.116 f  fsm95/done_buf[0]_i_4/O
                         net (fo=15, routed)          0.411     1.527    fsm93/done_reg_5
    SLICE_X22Y26         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     1.676 f  fsm93/done_i_4__3/O
                         net (fo=192, routed)         0.659     2.335    add9/mem_reg[0][0][31]_i_24
    SLICE_X33Y42         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.435 r  add9/mem[0][0][7]_i_52/O
                         net (fo=1, routed)           0.011     2.446    add9/mem[0][0][7]_i_52_n_0
    SLICE_X33Y42         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.684 r  add9/mem_reg[0][0][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     2.712    add9/mem_reg[0][0][7]_i_36_n_0
    SLICE_X33Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.857 r  add9/mem_reg[0][0][15]_i_36/O[5]
                         net (fo=2, routed)           0.492     3.349    add10/mem_reg[0][0][31]_i_24_0[13]
    SLICE_X23Y40         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.497 r  add10/mem[0][0][15]_i_30/O
                         net (fo=1, routed)           0.012     3.509    add10/mem[0][0][15]_i_30_n_0
    SLICE_X23Y40         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.706 r  add10/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.734    add10/mem_reg[0][0][15]_i_19_n_0
    SLICE_X23Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.831 r  add10/mem_reg[0][0][23]_i_19/O[1]
                         net (fo=1, routed)           0.560     4.391    add11/mem_reg[0][0][31]_i_6_1[17]
    SLICE_X19Y13         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     4.507 r  add11/mem[0][0][23]_i_17/O
                         net (fo=1, routed)           0.018     4.525    add11/mem[0][0][23]_i_17_n_0
    SLICE_X19Y13         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.255     4.780 r  add11/mem_reg[0][0][23]_i_2/O[4]
                         net (fo=1, routed)           0.303     5.083    bin_read116_0/out[20]
    SLICE_X17Y13         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     5.146 r  bin_read116_0/mem[0][0][20]_i_1/O
                         net (fo=1, routed)           0.058     5.204    C2_2/D[20]
    SLICE_X17Y13         FDRE                                         r  C2_2/mem_reg[0][0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14209, unset)        0.024     7.024    C2_2/clk
    SLICE_X17Y13         FDRE                                         r  C2_2/mem_reg[0][0][20]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X17Y13         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    C2_2/mem_reg[0][0][20]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.204    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 fsm116/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C2_2/mem_reg[0][0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 1.812ns (35.055%)  route 3.357ns (64.945%))
  Logic Levels:           13  (CARRY8=6 LUT3=3 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.035     0.035    fsm116/clk
    SLICE_X13Y32         FDRE                                         r  fsm116/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm116/out_reg[3]/Q
                         net (fo=22, routed)          0.728     0.860    fsm116/fsm116_out[3]
    SLICE_X23Y31         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     0.898 f  fsm116/out[0]_i_2__185/O
                         net (fo=9, routed)           0.118     1.016    fsm95/out_reg[0]_22
    SLICE_X25Y31         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.116 f  fsm95/done_buf[0]_i_4/O
                         net (fo=15, routed)          0.411     1.527    fsm93/done_reg_5
    SLICE_X22Y26         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     1.676 f  fsm93/done_i_4__3/O
                         net (fo=192, routed)         0.659     2.335    add9/mem_reg[0][0][31]_i_24
    SLICE_X33Y42         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.435 r  add9/mem[0][0][7]_i_52/O
                         net (fo=1, routed)           0.011     2.446    add9/mem[0][0][7]_i_52_n_0
    SLICE_X33Y42         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.684 r  add9/mem_reg[0][0][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     2.712    add9/mem_reg[0][0][7]_i_36_n_0
    SLICE_X33Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.857 r  add9/mem_reg[0][0][15]_i_36/O[5]
                         net (fo=2, routed)           0.492     3.349    add10/mem_reg[0][0][31]_i_24_0[13]
    SLICE_X23Y40         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.497 r  add10/mem[0][0][15]_i_30/O
                         net (fo=1, routed)           0.012     3.509    add10/mem[0][0][15]_i_30_n_0
    SLICE_X23Y40         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.706 r  add10/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.734    add10/mem_reg[0][0][15]_i_19_n_0
    SLICE_X23Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.831 r  add10/mem_reg[0][0][23]_i_19/O[1]
                         net (fo=1, routed)           0.560     4.391    add11/mem_reg[0][0][31]_i_6_1[17]
    SLICE_X19Y13         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     4.507 r  add11/mem[0][0][23]_i_17/O
                         net (fo=1, routed)           0.018     4.525    add11/mem[0][0][23]_i_17_n_0
    SLICE_X19Y13         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     4.763 r  add11/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.791    add11/mem_reg[0][0][23]_i_2_n_0
    SLICE_X19Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     4.877 r  add11/mem_reg[0][0][31]_i_6/O[2]
                         net (fo=1, routed)           0.205     5.082    bin_read116_0/out[26]
    SLICE_X18Y14         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     5.145 r  bin_read116_0/mem[0][0][26]_i_1/O
                         net (fo=1, routed)           0.059     5.204    C2_2/D[26]
    SLICE_X18Y14         FDRE                                         r  C2_2/mem_reg[0][0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14209, unset)        0.024     7.024    C2_2/clk
    SLICE_X18Y14         FDRE                                         r  C2_2/mem_reg[0][0][26]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y14         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    C2_2/mem_reg[0][0][26]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.204    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 fsm116/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C2_2/mem_reg[0][0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.856ns (36.004%)  route 3.299ns (63.996%))
  Logic Levels:           13  (CARRY8=6 LUT3=3 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.035     0.035    fsm116/clk
    SLICE_X13Y32         FDRE                                         r  fsm116/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm116/out_reg[3]/Q
                         net (fo=22, routed)          0.728     0.860    fsm116/fsm116_out[3]
    SLICE_X23Y31         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     0.898 f  fsm116/out[0]_i_2__185/O
                         net (fo=9, routed)           0.118     1.016    fsm95/out_reg[0]_22
    SLICE_X25Y31         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.116 f  fsm95/done_buf[0]_i_4/O
                         net (fo=15, routed)          0.411     1.527    fsm93/done_reg_5
    SLICE_X22Y26         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     1.676 f  fsm93/done_i_4__3/O
                         net (fo=192, routed)         0.659     2.335    add9/mem_reg[0][0][31]_i_24
    SLICE_X33Y42         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.435 r  add9/mem[0][0][7]_i_52/O
                         net (fo=1, routed)           0.011     2.446    add9/mem[0][0][7]_i_52_n_0
    SLICE_X33Y42         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.684 r  add9/mem_reg[0][0][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     2.712    add9/mem_reg[0][0][7]_i_36_n_0
    SLICE_X33Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.857 r  add9/mem_reg[0][0][15]_i_36/O[5]
                         net (fo=2, routed)           0.492     3.349    add10/mem_reg[0][0][31]_i_24_0[13]
    SLICE_X23Y40         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.497 r  add10/mem[0][0][15]_i_30/O
                         net (fo=1, routed)           0.012     3.509    add10/mem[0][0][15]_i_30_n_0
    SLICE_X23Y40         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.706 r  add10/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.734    add10/mem_reg[0][0][15]_i_19_n_0
    SLICE_X23Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.831 r  add10/mem_reg[0][0][23]_i_19/O[1]
                         net (fo=1, routed)           0.560     4.391    add11/mem_reg[0][0][31]_i_6_1[17]
    SLICE_X19Y13         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     4.507 r  add11/mem[0][0][23]_i_17/O
                         net (fo=1, routed)           0.018     4.525    add11/mem[0][0][23]_i_17_n_0
    SLICE_X19Y13         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     4.763 r  add11/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.791    add11/mem_reg[0][0][23]_i_2_n_0
    SLICE_X19Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.920 r  add11/mem_reg[0][0][31]_i_6/O[6]
                         net (fo=1, routed)           0.148     5.068    bin_read116_0/out[30]
    SLICE_X18Y14         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     5.132 r  bin_read116_0/mem[0][0][30]_i_1/O
                         net (fo=1, routed)           0.058     5.190    C2_2/D[30]
    SLICE_X18Y14         FDRE                                         r  C2_2/mem_reg[0][0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14209, unset)        0.024     7.024    C2_2/clk
    SLICE_X18Y14         FDRE                                         r  C2_2/mem_reg[0][0][30]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y14         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    C2_2/mem_reg[0][0][30]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.190    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 fsm116/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C2_2/mem_reg[0][0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 1.834ns (35.709%)  route 3.302ns (64.291%))
  Logic Levels:           13  (CARRY8=6 LUT3=3 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.035     0.035    fsm116/clk
    SLICE_X13Y32         FDRE                                         r  fsm116/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm116/out_reg[3]/Q
                         net (fo=22, routed)          0.728     0.860    fsm116/fsm116_out[3]
    SLICE_X23Y31         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     0.898 f  fsm116/out[0]_i_2__185/O
                         net (fo=9, routed)           0.118     1.016    fsm95/out_reg[0]_22
    SLICE_X25Y31         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.116 f  fsm95/done_buf[0]_i_4/O
                         net (fo=15, routed)          0.411     1.527    fsm93/done_reg_5
    SLICE_X22Y26         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     1.676 f  fsm93/done_i_4__3/O
                         net (fo=192, routed)         0.659     2.335    add9/mem_reg[0][0][31]_i_24
    SLICE_X33Y42         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.435 r  add9/mem[0][0][7]_i_52/O
                         net (fo=1, routed)           0.011     2.446    add9/mem[0][0][7]_i_52_n_0
    SLICE_X33Y42         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.684 r  add9/mem_reg[0][0][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     2.712    add9/mem_reg[0][0][7]_i_36_n_0
    SLICE_X33Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.857 r  add9/mem_reg[0][0][15]_i_36/O[5]
                         net (fo=2, routed)           0.492     3.349    add10/mem_reg[0][0][31]_i_24_0[13]
    SLICE_X23Y40         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.497 r  add10/mem[0][0][15]_i_30/O
                         net (fo=1, routed)           0.012     3.509    add10/mem[0][0][15]_i_30_n_0
    SLICE_X23Y40         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.706 r  add10/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.734    add10/mem_reg[0][0][15]_i_19_n_0
    SLICE_X23Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.831 r  add10/mem_reg[0][0][23]_i_19/O[1]
                         net (fo=1, routed)           0.560     4.391    add11/mem_reg[0][0][31]_i_6_1[17]
    SLICE_X19Y13         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     4.507 r  add11/mem[0][0][23]_i_17/O
                         net (fo=1, routed)           0.018     4.525    add11/mem[0][0][23]_i_17_n_0
    SLICE_X19Y13         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     4.763 r  add11/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.791    add11/mem_reg[0][0][23]_i_2_n_0
    SLICE_X19Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     4.863 r  add11/mem_reg[0][0][31]_i_6/O[0]
                         net (fo=1, routed)           0.151     5.014    bin_read116_0/out[24]
    SLICE_X18Y14         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     5.113 r  bin_read116_0/mem[0][0][24]_i_1/O
                         net (fo=1, routed)           0.058     5.171    C2_2/D[24]
    SLICE_X18Y14         FDRE                                         r  C2_2/mem_reg[0][0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14209, unset)        0.024     7.024    C2_2/clk
    SLICE_X18Y14         FDRE                                         r  C2_2/mem_reg[0][0][24]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y14         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    C2_2/mem_reg[0][0][24]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  1.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 B0_0/mem_reg[0][0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_2_0_00/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.013     0.013    B0_0/clk
    SLICE_X21Y53         FDRE                                         r  B0_0/mem_reg[0][0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  B0_0/mem_reg[0][0][9]/Q
                         net (fo=3, routed)           0.035     0.087    B_read0_2_0_00/out_reg[9]_1
    SLICE_X21Y53         FDRE                                         r  B_read0_2_0_00/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.019     0.019    B_read0_2_0_00/clk
    SLICE_X21Y53         FDRE                                         r  B_read0_2_0_00/out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y53         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    B_read0_2_0_00/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 B1_2/mem_reg[0][0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_1_2_10/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.367%)  route 0.040ns (50.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.013     0.013    B1_2/clk
    SLICE_X40Y45         FDRE                                         r  B1_2/mem_reg[0][0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  B1_2/mem_reg[0][0][18]/Q
                         net (fo=3, routed)           0.040     0.092    B_read0_1_2_10/out_reg[18]_1
    SLICE_X40Y45         FDRE                                         r  B_read0_1_2_10/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.019     0.019    B_read0_1_2_10/clk
    SLICE_X40Y45         FDRE                                         r  B_read0_1_2_10/out_reg[18]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y45         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    B_read0_1_2_10/out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 A1_0/mem_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_1_1_00/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.013     0.013    A1_0/clk
    SLICE_X28Y66         FDRE                                         r  A1_0/mem_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  A1_0/mem_reg[0][0][4]/Q
                         net (fo=3, routed)           0.042     0.094    A_read0_1_1_00/out_reg[4]_1
    SLICE_X28Y66         FDRE                                         r  A_read0_1_1_00/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.019     0.019    A_read0_1_1_00/clk
    SLICE_X28Y66         FDRE                                         r  A_read0_1_1_00/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y66         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    A_read0_1_1_00/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 B0_0/mem_reg[0][0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_1_0_00/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.013     0.013    B0_0/clk
    SLICE_X21Y53         FDRE                                         r  B0_0/mem_reg[0][0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  B0_0/mem_reg[0][0][9]/Q
                         net (fo=3, routed)           0.052     0.104    B_read0_1_0_00/out_reg[9]_1
    SLICE_X21Y53         FDRE                                         r  B_read0_1_0_00/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.018     0.018    B_read0_1_0_00/clk
    SLICE_X21Y53         FDRE                                         r  B_read0_1_0_00/out_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y53         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    B_read0_1_0_00/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mult_pipe62/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read170_0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.038ns (41.758%)  route 0.053ns (58.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.013     0.013    mult_pipe62/clk
    SLICE_X24Y36         FDRE                                         r  mult_pipe62/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe62/out_reg[13]/Q
                         net (fo=1, routed)           0.053     0.104    bin_read170_0/Q[13]
    SLICE_X24Y37         FDRE                                         r  bin_read170_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.019     0.019    bin_read170_0/clk
    SLICE_X24Y37         FDRE                                         r  bin_read170_0/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y37         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.065    bin_read170_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (63.830%)  route 0.034ns (36.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.012     0.012    i1/clk
    SLICE_X23Y31         FDRE                                         r  i1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  i1/out_reg[2]/Q
                         net (fo=3, routed)           0.027     0.078    i1/i1_out[2]
    SLICE_X23Y31         LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.021     0.099 r  i1/out[3]_i_2__77/O
                         net (fo=1, routed)           0.007     0.106    i1/out[3]_i_2__77_n_0
    SLICE_X23Y31         FDRE                                         r  i1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.018     0.018    i1/clk
    SLICE_X23Y31         FDRE                                         r  i1/out_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y31         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    i1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mult_pipe57/out_tmp_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe57/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.012     0.012    mult_pipe57/clk
    SLICE_X22Y74         FDRE                                         r  mult_pipe57/out_tmp_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe57/out_tmp_reg[7]__0/Q
                         net (fo=1, routed)           0.055     0.106    mult_pipe57/out_tmp_reg[7]__0_n_0
    SLICE_X23Y74         FDRE                                         r  mult_pipe57/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.018     0.018    mult_pipe57/clk
    SLICE_X23Y74         FDRE                                         r  mult_pipe57/out_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y74         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe57/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe50/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read158_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.037ns (38.947%)  route 0.058ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.013     0.013    mult_pipe50/clk
    SLICE_X20Y25         FDRE                                         r  mult_pipe50/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe50/out_reg[21]/Q
                         net (fo=1, routed)           0.058     0.108    bin_read158_0/Q[21]
    SLICE_X21Y25         FDRE                                         r  bin_read158_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.019     0.019    bin_read158_0/clk
    SLICE_X21Y25         FDRE                                         r  bin_read158_0/out_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y25         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read158_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mod_pipe30/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read60_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.013     0.013    mod_pipe30/clk
    SLICE_X9Y55          FDRE                                         r  mod_pipe30/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mod_pipe30/out_reg[1]/Q
                         net (fo=1, routed)           0.056     0.108    bin_read60_0/mod_pipe30_out[1]
    SLICE_X10Y55         FDRE                                         r  bin_read60_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.019     0.019    bin_read60_0/clk
    SLICE_X10Y55         FDRE                                         r  bin_read60_0/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X10Y55         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read60_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 j2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j2/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.060ns (63.158%)  route 0.035ns (36.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.013     0.013    j2/clk
    SLICE_X24Y30         FDRE                                         r  j2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  j2/out_reg[2]/Q
                         net (fo=3, routed)           0.027     0.078    j2/j2_out[2]
    SLICE_X24Y30         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.022     0.100 r  j2/out[3]_i_2__79/O
                         net (fo=1, routed)           0.008     0.108    j2/out[3]_i_2__79_n_0
    SLICE_X24Y30         FDRE                                         r  j2/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14209, unset)        0.019     0.019    j2/clk
    SLICE_X24Y30         FDRE                                         r  j2/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y30         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    j2/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y19  mult_pipe14/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y26  mult_pipe29/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y26  mult_pipe37/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y38  mult_pipe51/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y4   mult_pipe6/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y22  mult_pipe10/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y35  mult_pipe25/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y32  mult_pipe33/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y18  mult_pipe48/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y8   mult_pipe56/out_tmp0/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y75   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y75   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y91   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y94   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y94   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y92   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y94   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y94   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y94   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y94   A0_0/mem_reg[0][0][15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y75   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y75   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y91   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y91   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y94   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y94   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y94   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y94   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y92   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y92   A0_0/mem_reg[0][0][12]/C



