
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007331                       # Number of seconds simulated
sim_ticks                                  7331275000                       # Number of ticks simulated
final_tick                                 7331275000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 189766                       # Simulator instruction rate (inst/s)
host_op_rate                                   189884                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43475007                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652836                       # Number of bytes of host memory used
host_seconds                                   168.63                       # Real time elapsed on the host
sim_insts                                    32000522                       # Number of instructions simulated
sim_ops                                      32020559                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           33024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          409728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             442752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        33024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33024                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6918                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            4504537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           55887687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              60392224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       4504537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4504537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           4504537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          55887687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             60392224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        6918                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6918                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 442752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  442752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7331235000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6918                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    322.056976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   208.492855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.780968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           76      5.55%      5.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          960     70.12%     75.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27      1.97%     77.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      0.88%     78.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      0.95%     79.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      1.10%     80.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.58%     81.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.58%     81.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          250     18.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1369                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     45354000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               175066500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   34590000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      6555.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25305.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        60.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     60.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5538                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1059733.30                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5549040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3027750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                28399800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            478554960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2126473920                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           2530944750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             5172950220                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            706.000357                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   4197540250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     244660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2884934750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4725000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2578125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                24983400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            478554960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2131385895                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           2526627750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             5168855130                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            705.442786                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   4190928000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     244660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2891896000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 2209084                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2207033                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17663                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2207181                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2204039                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.857646                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     746                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 13                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   18                       # Number of system calls
system.cpu.numCycles                         14662551                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            4395523                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       32943903                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2209084                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2204785                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      10207193                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   35443                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.CacheLines                   4378581                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  7069                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           14620438                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.254849                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.171531                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8971300     61.36%     61.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   380520      2.60%     63.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   373560      2.56%     66.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   406847      2.78%     69.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   418207      2.86%     72.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   352319      2.41%     74.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   393603      2.69%     77.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1770005     12.11%     89.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1554077     10.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14620438                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.150662                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.246806                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1324179                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               9171399                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1194464                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2912960                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  17436                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  865                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   299                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               32404594                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1039                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  17436                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2338962                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1558237                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8033                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3053487                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7644283                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               32303371                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                5251353                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2287281                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 255166                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            42807860                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             159320786                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         53740739                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                22                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              42441959                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   365901                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                127                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            130                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  14889271                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              8526215                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              120215                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             33635                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              535                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   32222552                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 259                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  47502306                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             54333                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          202252                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       753667                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             81                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      14620438                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.249034                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.257763                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              945811      6.47%      6.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1049839      7.18%     13.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1373010      9.39%     23.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1300665      8.90%     31.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9951113     68.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14620438                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  20303    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17170409     36.15%     36.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6324636     13.31%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     49.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23887989     50.29%     99.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              119269      0.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               47502306                       # Type of FU issued
system.cpu.iq.rate                           3.239703                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       20303                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000427                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          109699630                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          32425100                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     32064497                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  56                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 28                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               47522581                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      28                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              221                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        68542                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1474                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          108                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked      15451058                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  17436                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  327050                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 67058                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            32222818                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             12637                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               8526215                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               120215                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                118                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  31382                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 17053                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             68                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          16884                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          551                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                17435                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              47483201                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23878318                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             19105                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             7                       # number of nop insts executed
system.cpu.iew.exec_refs                     23997464                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2150718                       # Number of branches executed
system.cpu.iew.exec_stores                     119146                       # Number of stores executed
system.cpu.iew.exec_rate                     3.238400                       # Inst execution rate
system.cpu.iew.wb_sent                       32065065                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      32064525                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  26771884                       # num instructions producing a value
system.cpu.iew.wb_consumers                  37601139                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.186831                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.711997                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          202289                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             178                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             17378                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     14586314                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.195247                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.836003                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5857528     40.16%     40.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3203074     21.96%     62.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1338345      9.18%     71.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       760975      5.22%     76.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       108900      0.75%     77.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       644854      4.42%     81.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       519132      3.56%     85.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       144840      0.99%     86.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2008666     13.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14586314                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             32000522                       # Number of instructions committed
system.cpu.commit.committedOps               32020559                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        8576414                       # Number of memory references committed
system.cpu.commit.loads                       8457673                       # Number of loads committed
system.cpu.commit.membars                         107                       # Number of memory barriers committed
system.cpu.commit.branches                    2149860                       # Number of branches committed
system.cpu.commit.fp_insts                         28                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  29871177                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  274                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         17119895     53.47%     53.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         6324247     19.75%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8457673     26.41%     99.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         118741      0.37%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          32020559                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2008666                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     44800274                       # The number of ROB reads
system.cpu.rob.rob_writes                    64479827                       # The number of ROB writes
system.cpu.timesIdled                             414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           42113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    32000522                       # Number of Instructions Simulated
system.cpu.committedOps                      32020559                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.458197                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.458197                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.182466                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.182466                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 71675949                       # number of integer regfile reads
system.cpu.int_regfile_writes                29743090                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 167830101                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 12744326                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 8580875                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    106                       # number of misc regfile writes
system.cpu.dcache.tags.replacements           2141665                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1018.305032                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4375997                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2142689                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.042292                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          71904250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1018.305032                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.994439                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994439                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          780                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19311181                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19311181                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      4357019                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4357019                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        18873                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          18873                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       4375892                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4375892                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      4375897                       # number of overall hits
system.cpu.dcache.overall_hits::total         4375897                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      4108490                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4108490                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        99755                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        99755                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      4208245                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4208245                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4208245                       # number of overall misses
system.cpu.dcache.overall_misses::total       4208245                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  48893392219                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48893392219                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   5375660284                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5375660284                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       198000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       198000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  54269052503                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  54269052503                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  54269052503                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  54269052503                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      8465509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8465509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       118628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       118628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      8584137                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8584137                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      8584142                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8584142                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.485321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.485321                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.840906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.840906                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.490235                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.490235                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.490235                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.490235                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11900.574717                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11900.574717                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53888.629983                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53888.629983                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        49500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        49500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12895.887122                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12895.887122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12895.887122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12895.887122                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9776438                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1958690                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.991315                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2138617                       # number of writebacks
system.cpu.dcache.writebacks::total           2138617                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1986426                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1986426                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        79134                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        79134                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2065560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2065560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2065560                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2065560                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2122064                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2122064                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20621                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20621                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2142685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2142685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2142685                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2142685                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  25746428016                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25746428016                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    666294178                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    666294178                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       191000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       191000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  26412722194                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26412722194                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  26412722194                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26412722194                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.250672                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.250672                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.173829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.173829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.249610                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.249610                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.249610                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.249610                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12132.729275                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12132.729275                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32311.438728                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32311.438728                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        47750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        47750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12326.927287                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12326.927287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12326.927287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12326.927287                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               218                       # number of replacements
system.cpu.icache.tags.tagsinuse           331.897233                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4377802                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               596                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7345.305369                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   331.897233                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.648237                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.648237                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          291                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8757758                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8757758                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      4377802                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4377802                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       4377802                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4377802                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      4377802                       # number of overall hits
system.cpu.icache.overall_hits::total         4377802                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          779                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           779                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          779                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            779                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          779                       # number of overall misses
system.cpu.icache.overall_misses::total           779                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     52791500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52791500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     52791500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52791500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     52791500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52791500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      4378581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4378581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      4378581                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4378581                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      4378581                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4378581                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000178                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000178                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000178                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000178                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000178                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000178                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67768.292683                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67768.292683                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 67768.292683                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67768.292683                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 67768.292683                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67768.292683                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          631                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   157.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          181                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          181                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          181                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          598                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          598                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          598                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          598                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          598                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          598                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     41769500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41769500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     41769500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41769500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     41769500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41769500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000137                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000137                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000137                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000137                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69848.662207                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69848.662207                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69848.662207                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69848.662207                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69848.662207                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69848.662207                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5675.334016                       # Cycle average of tags in use
system.l2.tags.total_refs                     4254260                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6897                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    616.827606                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5118.719935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        443.353280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        113.260802                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.156211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.013530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.003456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.173197                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6897                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6528                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.210480                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  34282751                       # Number of tag accesses
system.l2.tags.data_accesses                 34282751                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                   82                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data              2121921                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2122003                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2138617                       # number of Writeback hits
system.l2.Writeback_hits::total               2138617                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              14350                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14350                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    82                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2136271                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2136353                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   82                       # number of overall hits
system.l2.overall_hits::cpu.data              2136271                       # number of overall hits
system.l2.overall_hits::total                 2136353                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                516                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                146                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   662                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             6272                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6272                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 516                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6418                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6934                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                516                       # number of overall misses
system.l2.overall_misses::cpu.data               6418                       # number of overall misses
system.l2.overall_misses::total                  6934                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     40318500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     12399500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        52718000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    470239000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     470239000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      40318500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     482638500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        522957000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     40318500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    482638500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       522957000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              598                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          2122067                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2122665                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2138617                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2138617                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20622                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               598                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2142689                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2143287                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              598                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2142689                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2143287                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.862876                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.000069                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000312                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.304141                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.304141                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.862876                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.002995                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.003235                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.862876                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.002995                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.003235                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 78136.627907                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 84928.082192                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 79634.441088                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 74974.330357                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74974.330357                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 78136.627907                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75200.763478                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75419.238535                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 78136.627907                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75200.763478                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75419.238535                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu.data              16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 16                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu.data               16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data              16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst           516                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           130                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              646                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6272                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6272                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           6402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6918                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          6402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6918                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     33889000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      9628250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     43517250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    391914500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    391914500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     33889000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    401542750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    435431750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     33889000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    401542750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    435431750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.862876                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.000061                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000304                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.304141                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.304141                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.862876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.002988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003228                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.862876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.002988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003228                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 65676.356589                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 74063.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67364.164087                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 62486.367985                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62486.367985                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65676.356589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 62721.454233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62941.854582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65676.356589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 62721.454233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62941.854582                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 646                       # Transaction distribution
system.membus.trans_dist::ReadResp                645                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6272                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6272                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       442688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  442688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              6918                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6918    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6918                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7755000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36610750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2122665                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2122663                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2138617                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20622                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20622                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6423995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6425189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        38144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    274003584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              274041728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4281904                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4281904    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4281904                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4279569000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             58.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            992500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3215130234                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            43.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
