#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Nov 13 15:20:26 2025
# Process ID: 14000
# Current directory: C:/Users/mackr/426_Finial/Lab_3_426
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28456 C:\Users\mackr\426_Finial\Lab_3_426\Lab_3_426.xpr
# Log file: C:/Users/mackr/426_Finial/Lab_3_426/vivado.log
# Journal file: C:/Users/mackr/426_Finial/Lab_3_426\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/register_file_tb.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit_tb.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/alu_control_tb.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/alu_tb.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/top_level.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/multp.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/adder_32bit_tb.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/full_adder_tb.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/alu_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipeline_registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IF_ID_reg'
INFO: [VRFC 10-3107] analyzing entity 'ID_EX_reg'
INFO: [VRFC 10-3107] analyzing entity 'EX_MEM_reg'
INFO: [VRFC 10-3107] analyzing entity 'MEM_WB_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipelined_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipelined_cpu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_mips_pipeline'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture rtl of entity xil_defaultlib.IF_ID_reg [if_id_reg_default]
Compiling architecture rtl of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.ID_EX_reg [id_ex_reg_default]
Compiling architecture rtl of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.adder_16bit [adder_16bit_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.EX_MEM_reg [ex_mem_reg_default]
Compiling architecture rtl of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture rtl of entity xil_defaultlib.MEM_WB_reg [mem_wb_reg_default]
Compiling architecture rtl of entity xil_defaultlib.hazard_unit [hazard_unit_default]
Compiling architecture rtl of entity xil_defaultlib.pipelined_cpu [pipelined_cpu_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mips_pipeline
Built simulation snapshot tb_mips_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_pipeline_behav -key {Behavioral:sim_1:Functional:tb_mips_pipeline} -tclbatch {tb_mips_pipeline.tcl} -view {C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source tb_mips_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ========================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: MIPS PIPELINE TESTBENCH - FINAL VERSION
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: WITH MEMORY BUS MONITORING
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ========================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Total instructions loaded: 15
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Maximum cycles: 500
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Loop iterations expected: 15 (R2 starts at 0x000F)
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ===== INITIAL STATE AFTER RESET =====
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R0 = 0x0000 (expected 0x0040)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R1 = 0x0020 (expected 0x1010)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R2 = 0x000F (expected 0x000F)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R3 = 0x00F0 (expected 0x00F0)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4 = 0x0000 (expected 0x0000)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R5 = 0x0010 (expected 0x0010)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R6 = 0x0005 (expected 0x0005)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R7 = 0x0000 (expected 0x0000)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: =====================================
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Error: ERROR: R0 should be 0x0040, got 0x0000
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Error: ERROR: R1 should be 0x1010, got 0x0020
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 1 ====
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0006 | R0=0000 R1=0020 R2=000F R3=00F0
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0005 R7=0000
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 2 ====
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0008 | R0=0000 R1=0020 R2=000F R3=00F0
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0005 R7=0000
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 3 ====
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000A | R0=0000 R1=0020 R2=000E R3=00F0
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0005 R7=0000
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 4 ====
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000C | R0=0000 R1=0020 R2=000E R3=00F0
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 5 ====
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000E | R0=0000 R1=0020 R2=000E R3=00F0
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 6 ====
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0010 | R0=0000 R1=0020 R2=000E R3=00F0
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 7 ====
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0010 | R0=0000 R1=0020 R2=000E R3=00F0
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 8 ====
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0012 | R0=0000 R1=0020 R2=000E R3=00F0
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 9 ====
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0014 | R0=0000 R1=0020 R2=000E R3=00F0
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 10 ====
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0016 | R0=0000 R1=0020 R2=000E R3=00F0
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 50 ====
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0066 | R0=0000 R1=0020 R2=000E R3=00F0
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.539 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.539 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_individual_instructions'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_pipeline_behav -key {Behavioral:sim_1:Functional:tb_mips_pipeline} -tclbatch {tb_mips_pipeline.tcl} -view {C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source tb_mips_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ========================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: MIPS PIPELINE TESTBENCH - FINAL VERSION
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: WITH MEMORY BUS MONITORING
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ========================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Total instructions loaded: 15
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Maximum cycles: 500
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Loop iterations expected: 15 (R2 starts at 0x000F)
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ===== INITIAL STATE AFTER RESET =====
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R0 = 0x0000 (expected 0x0040)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R1 = 0x0020 (expected 0x1010)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R2 = 0x000F (expected 0x000F)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R3 = 0x00F0 (expected 0x00F0)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4 = 0x0000 (expected 0x0000)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R5 = 0x0010 (expected 0x0010)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R6 = 0x0005 (expected 0x0005)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R7 = 0x0000 (expected 0x0000)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: =====================================
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Error: ERROR: R0 should be 0x0040, got 0x0000
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Error: ERROR: R1 should be 0x1010, got 0x0020
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 1 ====
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0006 | R0=0000 R1=0020 R2=000F R3=00F0
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0005 R7=0000
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 2 ====
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0008 | R0=0000 R1=0020 R2=000F R3=00F0
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0005 R7=0000
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 3 ====
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000A | R0=0000 R1=0020 R2=000E R3=00F0
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0005 R7=0000
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 4 ====
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000C | R0=0000 R1=0020 R2=000E R3=00F0
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 5 ====
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000E | R0=0000 R1=0020 R2=000E R3=00F0
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 6 ====
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0010 | R0=0000 R1=0020 R2=000E R3=00F0
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 7 ====
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0010 | R0=0000 R1=0020 R2=000E R3=00F0
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 8 ====
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0012 | R0=0000 R1=0020 R2=000E R3=00F0
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 9 ====
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0014 | R0=0000 R1=0020 R2=000E R3=00F0
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 10 ====
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0016 | R0=0000 R1=0020 R2=000E R3=00F0
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 50 ====
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0066 | R0=0000 R1=0020 R2=000E R3=00F0
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.402 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1158.402 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_individual_instructions' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_individual_instructions_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_individual_instructions'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_individual_instructions_behav xil_defaultlib.tb_individual_instructions -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_individual_instructions_behav xil_defaultlib.tb_individual_instructions -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture rtl of entity xil_defaultlib.IF_ID_reg [if_id_reg_default]
Compiling architecture rtl of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.ID_EX_reg [id_ex_reg_default]
Compiling architecture rtl of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.adder_16bit [adder_16bit_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.EX_MEM_reg [ex_mem_reg_default]
Compiling architecture rtl of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture rtl of entity xil_defaultlib.MEM_WB_reg [mem_wb_reg_default]
Compiling architecture rtl of entity xil_defaultlib.hazard_unit [hazard_unit_default]
Compiling architecture rtl of entity xil_defaultlib.pipelined_cpu [pipelined_cpu_default]
Compiling architecture testbench of entity xil_defaultlib.tb_individual_instructions
Built simulation snapshot tb_individual_instructions_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim/xsim.dir/tb_individual_instructions_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 13 15:36:10 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_individual_instructions_behav -key {Behavioral:sim_1:Functional:tb_individual_instructions} -tclbatch {tb_individual_instructions.tcl} -view {C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
WARNING: Simulation object /tb_mips_pipeline/clk was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/rst was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/Program_Counter_PC was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/Reg0_Contents was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/Reg1_Contents was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/Reg2_Contents was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/Reg3_Contents was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/Reg4_Contents was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/Reg5_Contents was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/Reg6_Contents was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/Reg7_Contents was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/sim_done was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/Pipeline_Tracker was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/IF_Stage_Status was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/ID_Stage_Status was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/EX_Stage_Status was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/MEM_Stage_Status was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/WB_Stage_Status was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/IF_Instr_Number was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/ID_Instr_Number was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/EX_Instr_Number was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/MEM_Instr_Number was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/WB_Instr_Number was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/opcodes was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/CLK_PERIOD was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/MAX_INSTRUCTIONS was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/MAX_CYCLES was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/OPCODE_FILE was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/DUT/DMEM/clk was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/DUT/DMEM/address was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/DUT/DMEM/write_data was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/DUT/DMEM/mem_write was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/DUT/DMEM/mem_read was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/DUT/DMEM/read_data was not found in the design.
WARNING: Simulation object /tb_mips_pipeline/DUT/DMEM/mem was not found in the design.
source tb_individual_instructions.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ========================================
Time: 0 ps  Iteration: 0  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: INDIVIDUAL INSTRUCTION TEST SUITE
Time: 0 ps  Iteration: 0  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ========================================
Time: 0 ps  Iteration: 0  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 0 ps  Iteration: 0  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 45 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 1: Initial Register Values
Time: 45 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 45 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Checking initial register state:
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R0 = 0x0000 (expected 0x0000)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R1 = 0x0020 (expected 0x0020)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R2 = 0x000F (expected 0x000F)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R3 = 0x00F0 (expected 0x00F0)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R4 = 0x0000 (expected 0x0000)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R5 = 0x0010 (expected 0x0010)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R6 = 0x0005 (expected 0x0005)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R7 = 0x0000 (expected 0x0000)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 2: ADDI Instruction
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: addi $r2, $r2, -1 (0x34BF)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Initial R2: 0x000F
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R2 = 0x000E
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R2 after ADDI = 0x000E (expected 0x000E)
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 3: LW Instruction
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: lw $r4, 0($r1) (0x1300)
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R1 (base address): 0x0020
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Initial R4: 0x0000
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4 = 0x0000
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   Note: R4 should contain value from memory[word_index_16]
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R4 after LW = 0x0000 (expected 0x0000)
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 4: LW with Offset
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: lw $r6, 4($r0) (0x1184)
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R0 (base): 0x0000
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Offset: 4 bytes (word index 4)
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Initial R6: 0x0000
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R6 = 0x0000
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   Expected: 0x0100 (from memory[4])
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Error:   FAIL: R6 after LW = 0x0000 (expected 0x0100)
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 5: SLL Instruction
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: sll $r5, $r5, 2 (0x0A2A)
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Initial R5: 0x0010
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Expected: 0x0010 << 2 = 0x0040
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R5 = 0x0010
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Error:   FAIL: R5 after SLL = 0x0010 (expected 0x0040)
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 6: XOR Instruction
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: xor $r3, $r3, $r5 (0x075F)
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R3: 0x00F0
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R5: 0x0010
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Expected: 0x00F0 XOR 0x0040 = 0x00B0
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R3 = 0x00F0
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Error:   FAIL: R3 after XOR = 0x00F0 (expected 0x00B0)
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 7: LW - Load Constant
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: lw $r7, 5($r0) (0x11C5)
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Expected: Load 0x00FF from memory[5]
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R7 = 0x0000
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Error:   FAIL: R7 after LW = 0x0000 (expected 0x00FF)
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 8: SW Instruction
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: sw $r7, 0($r1) (0x23C0)
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R7 (data): 0x0000
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R1 (address): 0x0020
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Action: Store 0x00FF to memory[word_index_16]
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: SW instruction completed.
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   To verify: Check memory[16] in waveform should be 0x00FF
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 9: SRL Instruction
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: srl $r0, $r0, 3 (0x0003)
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Initial R0: 0x0000
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Note: R0 behavior depends on implementation
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0 = 0x0000
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   (R0 may remain 0x0000 if it's hardwired to zero)
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 10: OR Instruction
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: or $r3, $r3, $r0 (0x061B)
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R3: 0x00F0
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R0: 0x0000
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R3 = 0x00F0
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 11: ADDI - Pointer Increment
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: addi $r1, $r1, 4 (0x3244)
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Initial R1: 0x0020
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_individual_instructions_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1158.402 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_individual_instructions' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_individual_instructions_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_individual_instructions_behav xil_defaultlib.tb_individual_instructions -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_individual_instructions_behav xil_defaultlib.tb_individual_instructions -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: ========================================
Time: 0 ps  Iteration: 0  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: INDIVIDUAL INSTRUCTION TEST SUITE
Time: 0 ps  Iteration: 0  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ========================================
Time: 0 ps  Iteration: 0  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 0 ps  Iteration: 0  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 45 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 1: Initial Register Values
Time: 45 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 45 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Checking initial register state:
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R0 = 0x0000 (expected 0x0000)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R1 = 0x0020 (expected 0x0020)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R2 = 0x000F (expected 0x000F)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R3 = 0x00F0 (expected 0x00F0)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R4 = 0x0000 (expected 0x0000)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R5 = 0x0010 (expected 0x0010)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R6 = 0x0005 (expected 0x0005)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R7 = 0x0000 (expected 0x0000)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 2: ADDI Instruction
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: addi $r2, $r2, -1 (0x34BF)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Initial R2: 0x000F
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R2 = 0x000E
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R2 after ADDI = 0x000E (expected 0x000E)
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 3: LW Instruction
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: lw $r4, 0($r1) (0x1300)
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R1 (base address): 0x0020
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Initial R4: 0x0000
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4 = 0x0000
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   Note: R4 should contain value from memory[word_index_16]
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R4 after LW = 0x0000 (expected 0x0000)
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 4: LW with Offset
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: lw $r6, 4($r0) (0x1184)
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R0 (base): 0x0000
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Offset: 4 bytes (word index 4)
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Initial R6: 0x0000
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R6 = 0x0000
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   Expected: 0x0100 (from memory[4])
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Error:   FAIL: R6 after LW = 0x0000 (expected 0x0100)
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 5: SLL Instruction
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: sll $r5, $r5, 2 (0x0A2A)
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Initial R5: 0x0010
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Expected: 0x0010 << 2 = 0x0040
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R5 = 0x0010
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Error:   FAIL: R5 after SLL = 0x0010 (expected 0x0040)
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 6: XOR Instruction
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: xor $r3, $r3, $r5 (0x075F)
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R3: 0x00F0
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R5: 0x0010
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Expected: 0x00F0 XOR 0x0040 = 0x00B0
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R3 = 0x00F0
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Error:   FAIL: R3 after XOR = 0x00F0 (expected 0x00B0)
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 7: LW - Load Constant
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: lw $r7, 5($r0) (0x11C5)
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Expected: Load 0x00FF from memory[5]
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R7 = 0x0000
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Error:   FAIL: R7 after LW = 0x0000 (expected 0x00FF)
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 8: SW Instruction
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: sw $r7, 0($r1) (0x23C0)
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R7 (data): 0x0000
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R1 (address): 0x0020
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Action: Store 0x00FF to memory[word_index_16]
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: SW instruction completed.
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   To verify: Check memory[16] in waveform should be 0x00FF
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 9: SRL Instruction
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: srl $r0, $r0, 3 (0x0003)
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Initial R0: 0x0000
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Note: R0 behavior depends on implementation
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0 = 0x0000
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   (R0 may remain 0x0000 if it's hardwired to zero)
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 10: OR Instruction
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: or $r3, $r3, $r0 (0x061B)
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R3: 0x00F0
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R0: 0x0000
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R3 = 0x00F0
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 11: ADDI - Pointer Increment
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: addi $r1, $r1, 4 (0x3244)
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Initial R1: 0x0020
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1158.402 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_individual_instructions' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_individual_instructions_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_individual_instructions_behav xil_defaultlib.tb_individual_instructions -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_individual_instructions_behav xil_defaultlib.tb_individual_instructions -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: ========================================
Time: 0 ps  Iteration: 0  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: INDIVIDUAL INSTRUCTION TEST SUITE
Time: 0 ps  Iteration: 0  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ========================================
Time: 0 ps  Iteration: 0  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 0 ps  Iteration: 0  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 45 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 1: Initial Register Values
Time: 45 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 45 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Checking initial register state:
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R0 = 0x0000 (expected 0x0000)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R1 = 0x0020 (expected 0x0020)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R2 = 0x000F (expected 0x000F)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R3 = 0x00F0 (expected 0x00F0)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R4 = 0x0000 (expected 0x0000)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R5 = 0x0010 (expected 0x0010)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R6 = 0x0005 (expected 0x0005)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R7 = 0x0000 (expected 0x0000)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 2: ADDI Instruction
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: addi $r2, $r2, -1 (0x34BF)
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Initial R2: 0x000F
Time: 55 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R2 = 0x000E
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R2 after ADDI = 0x000E (expected 0x000E)
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 3: LW Instruction
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: lw $r4, 0($r1) (0x1300)
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R1 (base address): 0x0020
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Initial R4: 0x0000
Time: 155 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4 = 0x0000
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   Note: R4 should contain value from memory[word_index_16]
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PASS: R4 after LW = 0x0000 (expected 0x0000)
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 4: LW with Offset
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: lw $r6, 4($r0) (0x1184)
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R0 (base): 0x0000
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Offset: 4 bytes (word index 4)
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Initial R6: 0x0000
Time: 255 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R6 = 0x0000
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   Expected: 0x0100 (from memory[4])
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Error:   FAIL: R6 after LW = 0x0000 (expected 0x0100)
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 5: SLL Instruction
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: sll $r5, $r5, 2 (0x0A2A)
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Initial R5: 0x0010
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Expected: 0x0010 << 2 = 0x0040
Time: 355 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R5 = 0x0010
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Error:   FAIL: R5 after SLL = 0x0010 (expected 0x0040)
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 6: XOR Instruction
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: xor $r3, $r3, $r5 (0x075F)
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R3: 0x00F0
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R5: 0x0010
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Expected: 0x00F0 XOR 0x0040 = 0x00B0
Time: 455 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R3 = 0x00F0
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Error:   FAIL: R3 after XOR = 0x00F0 (expected 0x00B0)
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 7: LW - Load Constant
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: lw $r7, 5($r0) (0x11C5)
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Expected: Load 0x00FF from memory[5]
Time: 555 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R7 = 0x0000
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Error:   FAIL: R7 after LW = 0x0000 (expected 0x00FF)
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 8: SW Instruction
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: sw $r7, 0($r1) (0x23C0)
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R7 (data): 0x0000
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R1 (address): 0x0020
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Action: Store 0x00FF to memory[word_index_16]
Time: 655 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: SW instruction completed.
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   To verify: Check memory[16] in waveform should be 0x00FF
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 9: SRL Instruction
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: srl $r0, $r0, 3 (0x0003)
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Initial R0: 0x0000
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Note: R0 behavior depends on implementation
Time: 755 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0 = 0x0000
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   (R0 may remain 0x0000 if it's hardwired to zero)
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 10: OR Instruction
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: or $r3, $r3, $r0 (0x061B)
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R3: 0x00F0
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R0: 0x0000
Time: 855 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: After execution:
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R3 = 0x00F0
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: TEST 11: ADDI - Pointer Increment
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ----------------------------------------
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Instruction: addi $r1, $r1, 4 (0x3244)
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Initial R1: 0x0020
Time: 955 ns  Iteration: 1  Process: /tb_individual_instructions/test_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1158.402 ; gain = 0.000
save_wave_config {C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_individual_instructions' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_individual_instructions_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipelined_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipelined_cpu'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_individual_instructions_behav xil_defaultlib.tb_individual_instructions -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_individual_instructions_behav xil_defaultlib.tb_individual_instructions -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 20 elements ; expected 16 [C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipelined_cpu.vhd:337]
ERROR: [VRFC 10-664] expression has 20 elements ; expected 16 [C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipelined_cpu.vhd:336]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_individual_instructions in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipelined_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj pipelined_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/alu_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipelined_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipelined_cpu'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipelined_cpu_behav xil_defaultlib.pipelined_cpu -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipelined_cpu_behav xil_defaultlib.pipelined_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 20 elements ; expected 16 [C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipelined_cpu.vhd:342]
ERROR: [VRFC 10-664] expression has 20 elements ; expected 16 [C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipelined_cpu.vhd:341]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit pipelined_cpu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
