Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.21-s010_1, built Wed Feb 07 2018
Options: 
Date:    Fri Apr 30 18:22:38 2021
Host:    cad54 (x86_64 w/Linux 2.6.32-71.el6.x86_64) (2cores*4cpus*1physical cpu*Intel(R) Core(TM) i3-2120 CPU @ 3.30GHz 3072KB) (7955092KB)
OS:      Red Hat Enterprise Linux Server release 6.0 (Santiago)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (24 seconds elapsed).

WARNING: This version of the tool is 1178 days old.
@genus:root: 1> set_db library fast.lib

Threads Configured:3
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNX1' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/fast.lib, Line 147265)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNX2' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/fast.lib, Line 147568)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNX4' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/fast.lib, Line 147871)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNXL' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/fast.lib, Line 148174)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATX1' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/fast.lib, Line 148477)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATX2' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/fast.lib, Line 148841)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATX4' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/fast.lib, Line 149205)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATXL' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/fast.lib, Line 149569)

  Message Summary for Library fast.lib:
  *************************************
  Could not find an attribute in the library. [LBR-436]: 655
  Missing clock pin in the sequential cell. [LBR-525]: 8
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  *************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.980000, 0.000000) in library 'fast.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
  Setting attribute of root '/': 'library' = fast.lib
1 fast.lib
@genus:root: 2> read_hdl {add32.v alu.v control_unit.v data_mem.v imm_sx.v insn_mem.v load_stall.v mbr_sx_load.v mbr_sx_store.v mux32four.v mux32three.v mux32two.v program_counter.v register_bank.v riscv_crypto_fu_saes32_32.v riscv_crypto_fu_sboxes_aes_32.v riscv_crypto_fu_sboxes_sm4_32.v riscv_crypto_fu_ssha256_32.v riscv_crypto_fu_ssha512_32.v riscv_crypto_fu_ssm3_32.v riscv_crypto_fu_ssm4_32.v riscv_crypto_fu_32.v rvb_clmul.v rvb_xperm.v bitmanip_top.v core_top.v core.v}
Warning : Cannot open file. [VLOGPT-650]
        : File 'mux32two.v'.
        : The specified file could not be opened.  Check the value of the init_hdl_search_path attribute.
@genus:root: 3> elaborate core
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'core' from file 'core.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'core' with default parameters value.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'pc_add_mux' in file 'core.v' on line 106.
        : Blackboxes are represented as unresolved references in the design. Use '::legacy::set_attribute hdl_error_on_blackbox true /' to cause an error when a blackbox is found.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'sz' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'rs2' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'mask' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'sz_log2' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'rs1' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'res' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Connected signal is wider than input port. [CDFG-464]
        : Signal width (23) does not match width of port 'instruction' (21) of instance 'bitmanip_fu' of module 'bitmanip_top' in file 'core.v' on line 193.
        : This may cause simulation mismatches between the original and synthesized designs.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'core'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'mux32two'.
        : To resolve the reference, either load a technology library containing the cell by appending to the 'library' attribute, or read in the hdl file containing the module before performing elaboration. As the design is incomplete, synthesis results may not correspond to the entire design.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            15            173                                      elaborate
design:core
@genus:root: 4> read_sdc counter_constraints.g
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
@genus:root: 5> synthesize -to_mapped -efforts medium
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Error   : An invalid option was specified. [TUI-204] [synthesize]
        : An option named '-efforts' could not be found.
        : Rerun the command after checking the option names.
  synthesize: synthesizes the design 

Usage: synthesize [-to_generic] [-to_mapped] [-to_clock_gated] [-to_placed]
           [-effort <string>] [-incremental] [-no_incremental] [-spatial]
           [<design>+]

    [-to_generic]:
        stops after RTL is optimized (default for a design that has not been 
        RTL-optimized) 
    [-to_mapped]:
        stops after technology mapping (default for generic and mapped designs) 
    [-to_clock_gated]:
        stops after design is clock gated 
    [-to_placed]:
        stops after the design is placed and optimized 
    [-effort <string>]:
        effort during optimization (high, medium(default), low, or express) 
    [-incremental]:
        incrementally optimizes mapped gates 
    [-no_incremental]:
        does not incrementally optimize mapped gates 
    [-spatial]:
        performs a quick placement to optimize the mapped gates 
    [<design>+]:
        the name of the design(s) 
1
@genus:root: 6> synthesize -to_mapped -effort medium
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'core' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 31 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 34 hierarchical instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'core'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'core'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4560'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4560'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4565'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4565'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4561'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4561'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4557'
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4557_c1 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4557_c2 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4557_c3 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4557_c4 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4557'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4564'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4564'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4563'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4563'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4562'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4562'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4559'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4559'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4558'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4558'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'core'.
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
        : The requested number of cpus are not available on machine.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'core' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'core' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 278 combo usable cells and 172 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[3]'. The constant is '1'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[2]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[1]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[0]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[7]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[6]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[5]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[4]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[11]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[10]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[9]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[8]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[19]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[18]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[17]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[16]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[12]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[13]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[14]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[15]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[20]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[21]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[22]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[23]'. The constant is '1'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'bitmanip_fu_i_rvb_clmul/state_reg[3]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[0]'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[1]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[2]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[3]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[4]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[5]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[6]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[7]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[8]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[9]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[10]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[11]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[12]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[13]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[14]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[15]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[16]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[17]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[18]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[19]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[20]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[21]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[22]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[23]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[24]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[25]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[26]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[27]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[28]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[29]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[30]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[31]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  1495 ps
Target path end-point (Pin: register_file/regFile_reg[31][21]/d)

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map               190626        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              1495    44489             50000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   997 ps
Target path end-point (Pin: register_file/regFile_reg[31][28]/D (DFFHQX1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr              188880        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               997    44438             50000 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'core'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'core' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                188933        0         0         0        0
 const_prop               188923        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               188880        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 188880        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 188880        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                188880        0         0         0        0
 glob_area                188856        0         0         0        0
 area_down                188777        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.02
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.03
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        10  (        1 /        1 )  0.06
       gate_comp       539  (        0 /        0 )  1.93
       gcomp_mog         9  (        0 /        0 )  0.49
       glob_area        60  (        2 /       60 )  0.04
       area_down        12  (        6 /        6 )  0.23
      size_n_buf         0  (        0 /        0 )  0.02
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.03
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               188777        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 188777        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                188777        0         0         0        0
 glob_area                188770        0         0         0        0
 area_down                188713        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.02
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.03
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         9  (        0 /        0 )  0.06
       gate_comp       539  (        0 /        0 )  1.96
       gcomp_mog         9  (        0 /        0 )  0.51
       glob_area        60  (        1 /       60 )  0.03
       area_down        11  (        6 /        6 )  0.19
      size_n_buf         0  (        0 /        0 )  0.02
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'core'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           152            145                                      synthesize
@genus:root: 7> report area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 30 2021  06:28:13 pm
  Module:                 core
  Technology library:     tsmc18 1.0
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                    Instance                                   Module                Cell Count  Cell Area  Net Area   Total Area  Wireload     
------------------------------------------------------------------------------------------------------------------------------------------------
core                                                                                       9325 188713.326     0.000   188713.326    <none> (D) 
  register_file                                 register_bank                              4528 100327.551     0.000   100327.551    <none> (D) 
  crypto_fu                                     riscv_crypto_fu                            1792  31866.912     0.000    31866.912    <none> (D) 
    i_riscv_crypto_fu_ssha512                   riscv_crypto_fu_ssha512                     356   6296.875     0.000     6296.875    <none> (D) 
    i_riscv_crypto_fu_ssm4_i_sm4_sbox           riscv_crypto_sm4_sbox                       138   2711.016     0.000     2711.016    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid                    64   1127.650     0.000     1127.650    <none> (D) 
      bot                                       riscv_crypto_sbox_sm4_out                    40    931.392     0.000      931.392    <none> (D) 
      top                                       riscv_crypto_sbox_sm4_top                    34    651.974     0.000      651.974    <none> (D) 
    i_riscv_crypto_fu_aes32_i_aes_sbox_fwd      riscv_crypto_aes_fwd_sbox                   139   2674.426     0.000     2674.426    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid_4579               65   1130.976     0.000     1130.976    <none> (D) 
      out                                       riscv_crypto_sbox_aes_out                    40    934.718     0.000      934.718    <none> (D) 
      top                                       riscv_crypto_sbox_aes_top                    34    608.731     0.000      608.731    <none> (D) 
    i_riscv_crypto_fu_aes32_i_aes_sbox_inv      riscv_crypto_aes_inv_sbox                   128   2637.835     0.000     2637.835    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid_4578               63   1097.712     0.000     1097.712    <none> (D) 
      out                                       riscv_crypto_sbox_aesi_out                   37    911.434     0.000      911.434    <none> (D) 
      top                                       riscv_crypto_sbox_aesi_top                   28    628.690     0.000      628.690    <none> (D) 
  bitmanip_fu_i_rvb_clmul                       rvb_clmul                                   778  16572.125     0.000    16572.125    <none> (D) 
  core_alu                                      alu                                         811  16059.859     0.000    16059.859    <none> (D) 
    srl_47_28                                   shift_right_vlog_unsigned_1886              159   2574.634     0.000     2574.634    <none> (D) 
    sll_43_28                                   shift_left_vlog_unsigned_2118               159   2574.634     0.000     2574.634    <none> (D) 
    sub_42_28                                   sub_unsigned_4226                            65   2371.723     0.000     2371.723    <none> (D) 
    add_41_29                                   add_unsigned_1720                            34   2175.466     0.000     2175.466    <none> (D) 
    lt_27_20                                    lt_unsigned_4552                             71   1047.816     0.000     1047.816    <none> (D) 
    lt_26_29                                    lt_signed_4554                               71   1047.816     0.000     1047.816    <none> (D) 
  core_control                                  control_unit                                242   3349.685     0.000     3349.685    <none> (D) 
    gen_imm                                     imm_sx                                       64    878.170     0.000      878.170    <none> (D) 
  pc_adder_add_4_17                             add_unsigned_1720_4580                       34   2175.466     0.000     2175.466    <none> (D) 
  pc_latch                                      program_counter                              32   1809.562     0.000     1809.562    <none> (D) 
  reg_to_mem                                    mbr_sx_store                                 71    878.170     0.000      878.170    <none> (D) 
  bitmanip_fu_sll_62_35_Y_bitmanip_fu_sll_61_43 shift_left_vlog_unsigned_2118_4581           69    848.232     0.000      848.232    <none> (D) 
  bitmanip_fu_srl_62_35                         shift_right_vlog_unsigned_1886_4582          32    439.085     0.000      439.085    <none> (D) 
  stall_unit                                    load_stall                                    8    429.106     0.000      429.106    <none> (D) 

 (D) = wireload is default in technology library
@genus:root: 8> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'core'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 30 2021  06:28:18 pm
  Module:                 core
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (44442 ps) Setup Check with Pin register_file/regFile_reg[31][28]/CK->D
          Group: clk
     Startpoint: (R) register_file/regFile_reg[23][20]/CK
          Clock: (R) clk
       Endpoint: (R) register_file/regFile_reg[31][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   50000            0     
                                              
             Setup:-      67                  
       Uncertainty:-     100                  
     Required Time:=   49833                  
      Launch Clock:-       0                  
         Data Path:-    5391                  
             Slack:=   44442                  

#--------------------------------------------------------------------------------------------------------------------------------------
#                        Timing Point                         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------
  register_file/regFile_reg[23][20]/CK                        -       -      R     (arrival)   1135     -   100     -       0    (-,-) 
  register_file/regFile_reg[23][20]/Q                         -       CK->Q  R     DFFHQX1        3  13.9   101   179     179    (-,-) 
  register_file/g37909/Y                                      -       B0->Y  F     AOI22X1        1   4.6   296    45     224    (-,-) 
  register_file/g37047/Y                                      -       D->Y   R     NAND4X1        1   3.7   122   139     364    (-,-) 
  register_file/g36780/Y                                      -       B0->Y  F     AOI211XL       1   3.5   235    30     394    (-,-) 
  register_file/g36716/Y                                      -       B->Y   R     NAND4BXL       1   4.9   140   118     512    (-,-) 
  register_file/g36703/Y                                      -       C0->Y  F     AOI221X1       1   4.9   373    32     544    (-,-) 
  register_file/g36694/Y                                      -       A->Y   R     NAND4X1       10  35.4   288   233     777    (-,-) 
  crypto_fu/g8854/Y                                           -       B1->Y  F     AOI22X1        1   3.9    90    39     816    (-,-) 
  crypto_fu/g8837/Y                                           -       B->Y   R     NAND2X1        8  41.2   290   184    1000    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/top/g280/Y -       S0->Y  R     MXI2X1        10  34.1   356   176    1175    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/top/g262/Y -       A1N->Y R     OAI2BB2X1      3  13.8   200   123    1298    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/top/g257/Y -       B->Y   F     XOR2X1         2   6.5    51   106    1404    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g603/Y -       A->Y   R     NAND2X1        2  11.6   119    68    1472    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g595/Y -       A->Y   F     XNOR2X1        4  14.2    76   106    1578    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g585/Y -       A1N->Y F     OAI2BB2X1      2   7.2    84    98    1676    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g583/Y -       A0N->Y F     AOI2BB2X1      7  26.0   131   177    1854    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g578/Y -       A->Y   R     NAND2X1        2   7.7    86    73    1927    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g576/Y -       B0->Y  F     OAI21XL        3  10.8   112    54    1980    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g571/Y -       A->Y   R     INVX1          1   4.6    58    53    2034    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g568/Y -       C0->Y  F     AOI211X1       2   7.2   121    42    2076    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g563/Y -       A0N->Y F     AOI2BB2X1      6  22.4   140   180    2256    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g555/Y -       A0N->Y F     AOI2BB2X1      4  15.2   122   167    2423    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g547/Y -       B->Y   R     NOR2BX1        2  11.6   148   110    2532    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/out/g424/Y -       A->Y   F     XOR2X1         4  14.3    76   122    2654    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/out/g413/Y -       A0N->Y F     AOI2BB2X1      4  14.2    88   146    2800    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/out/g404/Y -       A1N->Y F     OAI2BB2X1      2   7.1    66   101    2901    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/out/g402/Y -       A1N->Y F     OAI2BB2X1      1   4.5    55    89    2990    (-,-) 
  crypto_fu/g24413/Y                                          -       B0->Y  R     AOI22X1       10  42.9   352   216    3207    (-,-) 
  crypto_fu/g24347/Y                                          -       A->Y   F     INVX1          9  39.6   188   126    3333    (-,-) 
  crypto_fu/g24306/Y                                          -       A1->Y  R     AOI22X1        7  29.8   267   188    3520    (-,-) 
  crypto_fu/g24210/Y                                          -       A->Y   F     INVX1          5  21.3   123    75    3596    (-,-) 
  crypto_fu/g24089/Y                                          -       B0->Y  R     AOI22X1        4  21.4   211   148    3744    (-,-) 
  crypto_fu/g24020/Y                                          -       A->Y   F     NOR2X1         3  14.2   130    51    3795    (-,-) 
  crypto_fu/g23951/Y                                          -       A0N->Y F     AOI2BB2X1      2   7.2   118   142    3937    (-,-) 
  crypto_fu/g23914/Y                                          -       A0N->Y F     AOI2BB2X1      1   4.7    69   132    4069    (-,-) 
  crypto_fu/g23872/Y                                          -       A0->Y  R     OAI22X1        4  19.2   270   140    4209    (-,-) 
  crypto_fu/g23829/Y                                          -       A0->Y  F     AOI22X1        1   3.4   264    21    4230    (-,-) 
  crypto_fu/g23807/Y                                          -       C0->Y  R     OAI221XL       1   7.0   262   126    4356    (-,-) 
  crypto_fu/g23784/Y                                          -       S0->Y  R     MXI2X1         1   5.2   170    79    4435    (-,-) 
  crypto_fu/g23736/Y                                          -       A0->Y  F     AOI222X1       1   3.4   202    31    4466    (-,-) 
  crypto_fu/g23718/Y                                          -       C0->Y  R     OAI221XL       1   4.9   218    99    4565    (-,-) 
  crypto_fu/g23705/Y                                          -       C0->Y  F     AOI221X1       1   3.4   254    26    4591    (-,-) 
  crypto_fu/g23700/Y                                          -       C0->Y  R     OAI221XL       1   4.5   216   110    4701    (-,-) 
  g31768/Y                                                    -       B0->Y  F     AOI22X1        1   3.5   292    45    4746    (-,-) 
  g31751/Y                                                    -       B0->Y  R     OAI2BB1X1     31 139.5   896   564    5310    (-,-) 
  register_file/g28632/Y                                      -       B0->Y  F     AOI22X1        1   3.6   231    14    5324    (-,-) 
  register_file/g28136/Y                                      -       A->Y   R     INVX1          1   2.2    58    67    5391    (-,-) 
  register_file/regFile_reg[31][28]/D                         <<<     -      R     DFFHQX1        1     -     -     0    5391    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------

@genus:root: 9> report power
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 30 2021  06:28:21 pm
  Module:                 core
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                     Leakage     Dynamic       Total    
           Instance           Cells Power(nW)   Power(nW)    Power(nW)  
------------------------------------------------------------------------
core                           9325  3369.533 12017895.414 12021264.947 
  register_file                4528  1811.890  5973466.981  5975278.872 
  crypto_fu                    1792   620.257  1055807.011  1056427.268 
    i_riscv_crypto_fu_ssha512   356   114.072        0.000      114.072 
    i_riscv_cr.._aes_sbox_fwd   139    87.620        0.000       87.620 
      out                        40    33.339        0.000       33.339 
      mid                        65    32.021        0.000       32.021 
      top                        34    22.260        0.000       22.260 
    i_riscv_cr.._aes_sbox_inv   128    83.719        0.000       83.719 
      out                        37    34.049        0.000       34.049 
      mid                        63    29.970        0.000       29.970 
      top                        28    19.701        0.000       19.701 
    i_riscv_cr..m4_i_sm4_sbox   138    82.106        0.000       82.106 
      mid                        64    33.836        0.000       33.836 
      bot                        40    32.743        0.000       32.743 
      top                        34    15.527        0.000       15.527 
  core_alu                      811   326.501  1358401.559  1358728.060 
    add_41_29                    34    81.029   339845.581   339926.609 
    sub_42_28                    65    79.882   307092.287   307172.169 
    lt_26_29                     71    19.254    44207.662    44226.916 
    lt_27_20                     71    19.254    43750.924    43770.178 
    sll_43_28                   159    14.074   199864.557   199878.630 
    srl_47_28                   159    14.074   205789.631   205803.705 
  bitmanip_fu_i_rvb_clmul       778   319.852  1080236.361  1080556.213 
  pc_adder_add_4_17              34    80.824   263409.951   263490.775 
  core_control                  242    59.659    65718.001    65777.660 
    gen_imm                      64    15.736    12940.752    12956.488 
  pc_latch                       32    38.912   172379.922   172418.834 
  bitmanip_fu_srl_62_35          32    15.897    54168.353    54184.250 
  stall_unit                      8    12.721    36865.251    36877.972 
  reg_to_mem                     71     9.617    42800.702    42810.319 
  bitmanip_f.._fu_sll_61_43      69     5.466    81267.920    81273.387 
  alu_a_mux                       0     0.000    69701.445    69701.445 
  alu_b_mux                       0     0.000    71379.866    71379.866 
  instruction_mux                 0     0.000    33496.449    33496.449 
  pc_add_mux                      0     0.000    10303.301    10303.301 
  pc_mux                          0     0.000    24169.675    24169.675 
  stall_mux                       0     0.000    13545.799    13545.799 

@genus:root: 10> exit
Normal exit.