<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="38" Path="C:/Users/Adam/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3528-DESKTOP-RKNG8TM/PrjAr/_X_/lfcW1A1-ultra96.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="7989bf5b3fa54238bc87a649938447b1"/>
    <Option Name="Part" Val="xczu3eg-sbva484-1-i"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/lfcW1A1-ultra96.ipdefs/lfcW1A2-ultra96_0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/lfcW1A1-ultra96.ipdefs/cnvW1A2-ultra96_0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/lfcW1A1-ultra96.ipdefs/cnvW1A1-ultra96_0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/lfcW1A1-ultra96.ipdefs/cnvW2A2-ultra96_0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/lfcW1A1-ultra96.ipdefs/lfcW1A1-ultra96_0"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSANumComputeUnits" Val="60"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="3"/>
    <Option Name="WTModelSimExportSim" Val="3"/>
    <Option Name="WTQuestaExportSim" Val="3"/>
    <Option Name="WTIesExportSim" Val="3"/>
    <Option Name="WTVcsExportSim" Val="3"/>
    <Option Name="WTRivieraExportSim" Val="3"/>
    <Option Name="WTActivehdlExportSim" Val="3"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/procsys/procsys.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/Adam/Documents/Vivado_Projects/BNN-Vivado-Outputs/cnvW1A1-ultra96/cnvW1A1-ultra96.srcs/sources_1/bd/procsys/procsys.bd"/>
          <Attr Name="ImportTime" Val="1576673635"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="ip/procsys_axi_smc_0/procsys_axi_smc_0.xci">
          <Proxy FileSetName="procsys_axi_smc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="ip/procsys_zynq_ultra_ps_e_0_0/procsys_zynq_ultra_ps_e_0_0.xci">
          <Proxy FileSetName="procsys_zynq_ultra_ps_e_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="ip/procsys_rst_ps8_0_299M_0/procsys_rst_ps8_0_299M_0.xci">
          <Proxy FileSetName="procsys_rst_ps8_0_299M_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/wrappers/lfcW1A1_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/Adam/Documents/Vivado_Projects/wrappers/lfcW1A1_wrapper.v"/>
          <Attr Name="ImportTime" Val="1576969317"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/procsys/hdl/procsys_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/Adam/Documents/Vivado_Projects/BNN-Vivado-Outputs/cnvW1A1-ultra96/cnvW1A1-ultra96.srcs/sources_1/bd/procsys/hdl/procsys_wrapper.v"/>
          <Attr Name="ImportTime" Val="1576673666"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/wrappers/super_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/Adam/Documents/Vivado_Projects/BNN-Vivado-Outputs/wrappers/super_wrapper.v"/>
          <Attr Name="ImportTime" Val="1573688140"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/wrappers/cnvW2A2_wrapper.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="D:/Adam/Documents/Vivado_Projects/BNN-Vivado-Outputs/wrappers/cnvW2A2_wrapper.v"/>
          <Attr Name="ImportTime" Val="1574002859"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/wrappers/cnvW1A2_wrapper.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="D:/Adam/Documents/Vivado_Projects/BNN-Vivado-Outputs/wrappers/cnvW1A2_wrapper.v"/>
          <Attr Name="ImportTime" Val="1573686673"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/wrappers/cnvW1A1_wrapper.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="D:/Adam/Documents/Vivado_Projects/BNN-Vivado-Outputs/wrappers/cnvW1A1_wrapper.v"/>
          <Attr Name="ImportTime" Val="1574002876"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/lfcw1a2_BBox_0/lfcw1a2_BBox_0.xci">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="D:/Adam/Documents/Vivado_Projects/FINN-PreRecon/cnvW2A2-ultra96/cnvW2A2-ultra96.srcs/sources_1/ip/lfcw1a2_BBox_0/lfcw1a2_BBox_0.xci"/>
          <Attr Name="ImportTime" Val="1576969160"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/wrappers/lfcW1A2_wrapper.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="D:/Adam/Documents/Vivado_Projects/wrappers/lfcW1A2_wrapper.v"/>
          <Attr Name="ImportTime" Val="1576969354"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/archive_project_summary.txt"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="super_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/BNN-Vivado-Outputs/ultra96.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/Adam/Documents/Vivado_Projects/BNN-Vivado-Outputs/ultra96.xdc"/>
          <Attr Name="ImportTime" Val="1573102220"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="super_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="procsys_zynq_ultra_ps_e_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/procsys_zynq_ultra_ps_e_0_0">
      <Config>
        <Option Name="TopModule" Val="procsys_zynq_ultra_ps_e_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="procsys_axi_smc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/procsys_axi_smc_0">
      <Config>
        <Option Name="TopModule" Val="procsys_axi_smc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="procsys_rst_ps8_0_299M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/procsys_rst_ps8_0_299M_0">
      <Config>
        <Option Name="TopModule" Val="procsys_rst_ps8_0_299M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BBJ_u96_cnvW1A2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BBJ_u96_cnvW1A2_0">
      <File Path="$PSRCDIR/sources_1/ip/BBJ_u96_cnvW1A2_0/BBJ_u96_cnvW1A2_0.xci">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="D:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/ip/BBJ_u96_cnvW1A2_0/BBJ_u96_cnvW1A2_0.xci"/>
          <Attr Name="ImportTime" Val="1576945064"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="BBJ_u96_cnvW1A2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BBJ_u96_cnvW1A1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BBJ_u96_cnvW1A1_0">
      <File Path="$PSRCDIR/sources_1/ip/BBJ_u96_cnvW1A1_0/BBJ_u96_cnvW1A1_0.xci">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="D:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/BBJ_u96_cnvW1A1_0.xci"/>
          <Attr Name="ImportTime" Val="1576957812"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="BBJ_u96_cnvW1A1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BBJ_u96_cnvW2A2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BBJ_u96_cnvW2A2_0">
      <File Path="$PSRCDIR/sources_1/ip/BBJ_u96_cnvW2A2_0/BBJ_u96_cnvW2A2_0.xci">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="D:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/ip/BBJ_u96_cnvW2A2_0/BBJ_u96_cnvW2A2_0.xci"/>
          <Attr Name="ImportTime" Val="1576957833"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="BBJ_u96_cnvW2A2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="lfcw1a1_BBox_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/lfcw1a1_BBox_0">
      <File Path="$PSRCDIR/sources_1/ip/lfcw1a1_BBox_0/lfcw1a1_BBox_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="D:/Adam/Documents/Vivado_Projects/FINN-PreRecon/cnvW2A2-ultra96/cnvW2A2-ultra96.srcs/sources_1/ip/lfcw1a1_BBox_0/lfcw1a1_BBox_0.xci"/>
          <Attr Name="ImportTime" Val="1576969150"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="lfcw1a1_BBox_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xczu3eg-sbva484-1-i" ConstrsSet="constrs_1" Description="BNN default" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_PerfOptimized" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design">
          <Option Id="RepFanoutThreshold">400</Option>
          <Option Id="Directive">3</Option>
          <Option Id="ShregMinSize">5</Option>
          <Option Id="FsmExtraction">1</Option>
          <Option Id="ResourceSharing">2</Option>
          <Option Id="NoCombineLuts">1</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
          <Option Id="ReTiming">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_zynq_ultra_ps_e_0_0_synth_1" Type="Ft3:Synth" SrcSet="procsys_zynq_ultra_ps_e_0_0" Part="xczu3eg-sbva484-1-i" ConstrsSet="procsys_zynq_ultra_ps_e_0_0" Description="BNN default" WriteIncrSynthDcp="false" Dir="$PRUNDIR/procsys_zynq_ultra_ps_e_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_PerfOptimized" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design">
          <Option Id="RepFanoutThreshold">400</Option>
          <Option Id="Directive">3</Option>
          <Option Id="ShregMinSize">5</Option>
          <Option Id="FsmExtraction">1</Option>
          <Option Id="ResourceSharing">2</Option>
          <Option Id="NoCombineLuts">1</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
          <Option Id="ReTiming">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_axi_smc_0_synth_1" Type="Ft3:Synth" SrcSet="procsys_axi_smc_0" Part="xczu3eg-sbva484-1-i" ConstrsSet="procsys_axi_smc_0" Description="BNN default" WriteIncrSynthDcp="false" Dir="$PRUNDIR/procsys_axi_smc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_PerfOptimized" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design">
          <Option Id="RepFanoutThreshold">400</Option>
          <Option Id="Directive">3</Option>
          <Option Id="ShregMinSize">5</Option>
          <Option Id="FsmExtraction">1</Option>
          <Option Id="ResourceSharing">2</Option>
          <Option Id="NoCombineLuts">1</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
          <Option Id="ReTiming">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_rst_ps8_0_299M_0_synth_1" Type="Ft3:Synth" SrcSet="procsys_rst_ps8_0_299M_0" Part="xczu3eg-sbva484-1-i" ConstrsSet="procsys_rst_ps8_0_299M_0" Description="BNN default" WriteIncrSynthDcp="false" Dir="$PRUNDIR/procsys_rst_ps8_0_299M_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_PerfOptimized" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design">
          <Option Id="RepFanoutThreshold">400</Option>
          <Option Id="Directive">3</Option>
          <Option Id="ShregMinSize">5</Option>
          <Option Id="FsmExtraction">1</Option>
          <Option Id="ResourceSharing">2</Option>
          <Option Id="NoCombineLuts">1</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
          <Option Id="ReTiming">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BBJ_u96_cnvW1A2_0_synth_1" Type="Ft3:Synth" SrcSet="BBJ_u96_cnvW1A2_0" Part="xczu3eg-sbva484-1-i" ConstrsSet="BBJ_u96_cnvW1A2_0" Description="BNN default" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BBJ_u96_cnvW1A2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_PerfOptimized" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design">
          <Option Id="RepFanoutThreshold">400</Option>
          <Option Id="Directive">3</Option>
          <Option Id="ShregMinSize">5</Option>
          <Option Id="FsmExtraction">1</Option>
          <Option Id="ResourceSharing">2</Option>
          <Option Id="NoCombineLuts">1</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
          <Option Id="ReTiming">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BBJ_u96_cnvW1A1_0_synth_1" Type="Ft3:Synth" SrcSet="BBJ_u96_cnvW1A1_0" Part="xczu3eg-sbva484-1-i" ConstrsSet="BBJ_u96_cnvW1A1_0" Description="BNN default" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BBJ_u96_cnvW1A1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_PerfOptimized" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design">
          <Option Id="RepFanoutThreshold">400</Option>
          <Option Id="Directive">3</Option>
          <Option Id="ShregMinSize">5</Option>
          <Option Id="FsmExtraction">1</Option>
          <Option Id="ResourceSharing">2</Option>
          <Option Id="NoCombineLuts">1</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
          <Option Id="ReTiming">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BBJ_u96_cnvW2A2_0_synth_1" Type="Ft3:Synth" SrcSet="BBJ_u96_cnvW2A2_0" Part="xczu3eg-sbva484-1-i" ConstrsSet="BBJ_u96_cnvW2A2_0" Description="BNN default" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BBJ_u96_cnvW2A2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_PerfOptimized" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design">
          <Option Id="RepFanoutThreshold">400</Option>
          <Option Id="Directive">3</Option>
          <Option Id="ShregMinSize">5</Option>
          <Option Id="FsmExtraction">1</Option>
          <Option Id="ResourceSharing">2</Option>
          <Option Id="NoCombineLuts">1</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
          <Option Id="ReTiming">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="lfcw1a1_BBox_0_synth_1" Type="Ft3:Synth" SrcSet="lfcw1a1_BBox_0" Part="xczu3eg-sbva484-1-i" ConstrsSet="lfcw1a1_BBox_0" Description="BNN default" WriteIncrSynthDcp="false" Dir="$PRUNDIR/lfcw1a1_BBox_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_PerfOptimized" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design">
          <Option Id="RepFanoutThreshold">400</Option>
          <Option Id="Directive">3</Option>
          <Option Id="ShregMinSize">5</Option>
          <Option Id="FsmExtraction">1</Option>
          <Option Id="ResourceSharing">2</Option>
          <Option Id="NoCombineLuts">1</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
          <Option Id="ReTiming">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sbva484-1-i" ConstrsSet="constrs_1" Description="BNN default" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Performance_ExtraTiming" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design">
          <Option Id="Directive">6</Option>
        </Step>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">8</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1">
          <Option Id="Directive">2</Option>
        </Step>
        <Step Id="route_design">
          <Option Id="Directive">7</Option>
        </Step>
        <Step Id="post_route_phys_opt_design" EnableStepBool="1">
          <Option Id="Directive">1</Option>
        </Step>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_zynq_ultra_ps_e_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sbva484-1-i" ConstrsSet="procsys_zynq_ultra_ps_e_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="procsys_zynq_ultra_ps_e_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="DefaultAggresiveFan" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1">
          <Option Id="Directive">4</Option>
        </Step>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design" EnableStepBool="1"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_axi_smc_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sbva484-1-i" ConstrsSet="procsys_axi_smc_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="procsys_axi_smc_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="DefaultAggresiveFan" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1">
          <Option Id="Directive">4</Option>
        </Step>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design" EnableStepBool="1"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_rst_ps8_0_299M_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sbva484-1-i" ConstrsSet="procsys_rst_ps8_0_299M_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="procsys_rst_ps8_0_299M_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="DefaultAggresiveFan" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1">
          <Option Id="Directive">4</Option>
        </Step>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design" EnableStepBool="1"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BBJ_u96_cnvW1A2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sbva484-1-i" ConstrsSet="BBJ_u96_cnvW1A2_0" Description="" WriteIncrSynthDcp="false" SynthRun="BBJ_u96_cnvW1A2_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="AggressiveRoutingVerbose" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design">
          <Option Id="Directive">6</Option>
          <Option Id="Verbose">1</Option>
        </Step>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">18</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1"/>
        <Step Id="route_design">
          <Option Id="Directive">7</Option>
        </Step>
        <Step Id="post_route_phys_opt_design" EnableStepBool="1"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BBJ_u96_cnvW1A1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sbva484-1-i" ConstrsSet="BBJ_u96_cnvW1A1_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="BBJ_u96_cnvW1A1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BBJ_u96_cnvW2A2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sbva484-1-i" ConstrsSet="BBJ_u96_cnvW2A2_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="BBJ_u96_cnvW2A2_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="lfcw1a1_BBox_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sbva484-1-i" ConstrsSet="lfcw1a1_BBox_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="lfcw1a1_BBox_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <Board/>
</Project>
