// Seed: 668124226
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
  wire id_4;
  assign module_1.id_0 = 0;
  tri id_5;
  always @(*) begin : LABEL_0
    id_5 = 1'b0;
  end
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    input  uwire id_2,
    output wor   id_3,
    output wor   id_4,
    input  uwire id_5
);
  always @(id_0) if (1) id_4 = 1;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  logic [7:0] id_5 = id_1;
  assign id_5 = id_1[1'h0];
  assign id_3[1] = 1;
  module_0 modCall_1 ();
  assign modCall_1.type_8 = 0;
endmodule
