{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666950160451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666950160451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 17:42:40 2022 " "Processing started: Fri Oct 28 17:42:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666950160451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666950160451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666950160451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1666950160794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file my_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_pll " "Found entity 1: my_pll" {  } { { "my_pll.v" "" { Text "C:/Users/Laptop1/Desktop/FPGA/LAB4/my_pll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666950160841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666950160841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledlightning.v 1 1 " "Found 1 design units, including 1 entities, in source file ledlightning.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledLightning " "Found entity 1: ledLightning" {  } { { "ledLightning.v" "" { Text "C:/Users/Laptop1/Desktop/FPGA/LAB4/ledLightning.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666950160841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666950160841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.bdf" "" { Schematic "C:/Users/Laptop1/Desktop/FPGA/LAB4/Lab4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666950160841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666950160841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666950160873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledLightning ledLightning:inst2 " "Elaborating entity \"ledLightning\" for hierarchy \"ledLightning:inst2\"" {  } { { "Lab4.bdf" "inst2" { Schematic "C:/Users/Laptop1/Desktop/FPGA/LAB4/Lab4.bdf" { { 192 712 856 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666950160888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pll my_pll:inst " "Elaborating entity \"my_pll\" for hierarchy \"my_pll:inst\"" {  } { { "Lab4.bdf" "inst" { Schematic "C:/Users/Laptop1/Desktop/FPGA/LAB4/Lab4.bdf" { { 192 296 448 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666950160904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 my_pll.v(11) " "Verilog HDL assignment warning at my_pll.v(11): truncated value with size 32 to match size of target (20)" {  } { { "my_pll.v" "" { Text "C:/Users/Laptop1/Desktop/FPGA/LAB4/my_pll.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666950160904 "|Lab4|my_pll:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 my_pll.v(18) " "Verilog HDL assignment warning at my_pll.v(18): truncated value with size 32 to match size of target (20)" {  } { { "my_pll.v" "" { Text "C:/Users/Laptop1/Desktop/FPGA/LAB4/my_pll.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666950160904 "|Lab4|my_pll:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 my_pll.v(22) " "Verilog HDL assignment warning at my_pll.v(22): truncated value with size 32 to match size of target (20)" {  } { { "my_pll.v" "" { Text "C:/Users/Laptop1/Desktop/FPGA/LAB4/my_pll.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666950160904 "|Lab4|my_pll:inst"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666950160982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 17:42:40 2022 " "Processing ended: Fri Oct 28 17:42:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666950160982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666950160982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666950160982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666950160982 ""}
