
examples/c/TP1_final_2022/out/TP1_final_2022.elf:     file format elf32-littlearm
examples/c/TP1_final_2022/out/TP1_final_2022.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0012b1

Program Header:
0x70000001 off    0x0001d498 vaddr 0x1a00d498 paddr 0x1a00d498 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x000035d0 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x0000d4a0 memsz 0x0000d4a0 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a00d4a0 align 2**16
         filesz 0x00000a3c memsz 0x00000a3c flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000d494  1a000000  1a000000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000a3c  10000000  1a00d4a0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020a3c  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020a3c  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020a3c  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020a3c  2**2
                  CONTENTS
  6 .bss          00002b94  10000a3c  10000a3c  00000a3c  2**2
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020a3c  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020a3c  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020a3c  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020a3c  2**2
                  CONTENTS
 11 .init_array   00000004  1a00d494  1a00d494  0001d494  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a00d498  1a00d498  0001d498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  00020a3c  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  00020a3c  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  00020a3c  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  00020a3c  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  00020a3c  2**2
                  CONTENTS
 18 .noinit       00000000  100035d0  100035d0  00020a3c  2**2
                  CONTENTS
 19 .debug_info   00032168  00000000  00000000  00020a3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00006487  00000000  00000000  00052ba4  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00001418  00000000  00000000  0005902b  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 000011d0  00000000  00000000  0005a443  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  000136e1  00000000  00000000  0005b613  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   0001f225  00000000  00000000  0006ecf4  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    000338bf  00000000  00000000  0008df19  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      00000068  00000000  00000000  000c17d8  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000032  00000000  00000000  000c1840  2**0
                  CONTENTS, READONLY
 28 .debug_frame  00005e7c  00000000  00000000  000c1874  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000a3c l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a00d494 l    d  .init_array	00000000 .init_array
1a00d498 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
100035d0 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 sapi_uart.c
1a006990 l     F .text	0000003c __NVIC_EnableIRQ
1a0069cc l     F .text	00000044 __NVIC_DisableIRQ
1a006a10 l     F .text	0000003c __NVIC_SetPendingIRQ
1a006a4c l     F .text	00000054 __NVIC_SetPriority
1a006aa0 l     F .text	00000034 Chip_SCU_PinMuxSet
1a006ad4 l     F .text	0000003a Chip_SCU_PinMux
1a006b0e l     F .text	0000001a Chip_UART_TXEnable
1a006b28 l     F .text	0000001e Chip_UART_SendByte
1a006b46 l     F .text	0000001a Chip_UART_ReadByte
1a006b60 l     F .text	00000022 Chip_UART_IntEnable
1a006b82 l     F .text	00000024 Chip_UART_IntDisable
1a006ba6 l     F .text	00000018 Chip_UART_GetIntsEnabled
1a006bbe l     F .text	0000001c Chip_UART_SetupFIFOS
1a006bda l     F .text	00000018 Chip_UART_ReadLineStatus
1a006bf2 l     F .text	00000022 Chip_UART_SetRS485Flags
1000348c l     O .bss	00000004 rxIsrCallbackUART0
10003490 l     O .bss	00000004 rxIsrCallbackUART0Params
10003494 l     O .bss	00000004 rxIsrCallbackUART2
10003498 l     O .bss	00000004 rxIsrCallbackUART2Params
1000349c l     O .bss	00000004 rxIsrCallbackUART3
100034a0 l     O .bss	00000004 rxIsrCallbackUART3Params
100034a4 l     O .bss	00000004 txIsrCallbackUART0
100034a8 l     O .bss	00000004 txIsrCallbackUART0Params
100034ac l     O .bss	00000004 txIsrCallbackUART2
100034b0 l     O .bss	00000004 txIsrCallbackUART2Params
100034b4 l     O .bss	00000004 txIsrCallbackUART3
100034b8 l     O .bss	00000004 txIsrCallbackUART3Params
1a00d1c0 l     O .text	00000048 lpcUarts
1a006c14 l     F .text	00000130 uartProcessIRQ
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 app.c
00000000 l    df *ABS*	00000000 cola.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 qf_mem.c
00000000 l    df *ABS*	00000000 frame_parser.c
1a000b74 l     F .text	0000003e _StartOfMessage
1a000bf2 l     F .text	00000044 _EndOfMessage
1a000bb2 l     F .text	00000040 _MiddleOfMessage
00000000 l    df *ABS*	00000000 crc8.c
10000000 l     O .data	00000010 crc8_small_table
00000000 l    df *ABS*	00000000 AO.c
00000000 l    df *ABS*	00000000 memory_manager.c
00000000 l    df *ABS*	00000000 access2medium.c
1a00117c l     F .text	0000007c _ConfigSincronization
1a0011f8 l     F .text	00000050 _ConfigPeriph
00000000 l    df *ABS*	00000000 system.c
10000a3c l     O .bss	00000004 heap_end.5864
00000000 l    df *ABS*	00000000 heap_4.c
10000a40 l     O .bss	00002000 ucHeap
10002a40 l     O .bss	00000008 xStart
10002a48 l     O .bss	00000004 pxEnd
10002a4c l     O .bss	00000004 xFreeBytesRemaining
10002a50 l     O .bss	00000004 xMinimumEverFreeBytesRemaining
10002a54 l     O .bss	00000004 xBlockAllocatedBit
1a001748 l     F .text	000000c4 prvHeapInit
1a00180c l     F .text	000000b4 prvInsertBlockIntoFreeList
00000000 l    df *ABS*	00000000 timers.c
10002a58 l     O .bss	00000014 xActiveTimerList1
10002a6c l     O .bss	00000014 xActiveTimerList2
10002a80 l     O .bss	00000004 pxCurrentTimerList
10002a84 l     O .bss	00000004 pxOverflowTimerList
10002a88 l     O .bss	00000004 xTimerQueue
10002a8c l     O .bss	00000004 xTimerTaskHandle
1a001ef8 l     F .text	00000080 prvCheckForValidListAndQueue
1a001b0c l     F .text	00000024 prvTimerTask
1a001992 l     F .text	00000062 prvInitialiseNewTimer
1a001a8c l     F .text	00000080 prvProcessExpiredTimer
1a001c54 l     F .text	00000084 prvInsertTimerInActiveList
1a001bcc l     F .text	00000048 prvGetNextExpireTime
1a001b30 l     F .text	0000009c prvProcessTimerOrBlockTask
1a001cd8 l     F .text	00000160 prvProcessReceivedCommands
1a001c14 l     F .text	00000040 prvSampleTimeNow
1a001e38 l     F .text	000000c0 prvSwitchTimerLists
10002a90 l     O .bss	00000004 xLastTime.11863
10002b34 l     O .bss	00000050 xStaticTimerQueue.11913
10002a94 l     O .bss	000000a0 ucStaticTimerQueueStorage.11914
00000000 l    df *ABS*	00000000 tasks.c
10002b88 l     O .bss	0000008c pxReadyTasksLists
10002c14 l     O .bss	00000014 xDelayedTaskList1
10002c28 l     O .bss	00000014 xDelayedTaskList2
10002c3c l     O .bss	00000004 pxDelayedTaskList
10002c40 l     O .bss	00000004 pxOverflowDelayedTaskList
10002c44 l     O .bss	00000014 xPendingReadyList
10002c58 l     O .bss	00000014 xTasksWaitingTermination
10002c6c l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
10002c70 l     O .bss	00000014 xSuspendedTaskList
10002c84 l     O .bss	00000004 uxCurrentNumberOfTasks
10002c88 l     O .bss	00000004 xTickCount
10002c8c l     O .bss	00000004 uxTopReadyPriority
10002c90 l     O .bss	00000004 xSchedulerRunning
10002c94 l     O .bss	00000004 uxPendedTicks
10002c98 l     O .bss	00000004 xYieldPending
10002c9c l     O .bss	00000004 xNumOfOverflows
10002ca0 l     O .bss	00000004 uxTaskNumber
10002ca4 l     O .bss	00000004 xNextTaskUnblockTime
10002ca8 l     O .bss	00000004 xIdleTaskHandle
10002cac l     O .bss	00000004 uxSchedulerSuspended
1a0020f2 l     F .text	00000112 prvInitialiseNewTask
1a002204 l     F .text	000000dc prvAddNewTaskToReadyList
1a002b68 l     F .text	00000080 prvInitialiseTaskLists
1a002c40 l     F .text	0000005c prvDeleteTCB
1a002c9c l     F .text	0000004c prvResetNextTaskUnblockTime
1a00309c l     F .text	000000cc prvAddCurrentTaskToDelayedList
1a002b38 l     F .text	00000030 prvIdleTask
1a002be8 l     F .text	00000058 prvCheckTasksWaitingTermination
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 static_provider.c
10002cb0 l     O .bss	00000060 xIdleTaskTCB.10812
10002d10 l     O .bss	00000168 uxIdleTaskStack.10813
10002e78 l     O .bss	00000060 xTimerTaskTCB.10819
10002ed8 l     O .bss	000005a0 uxTimerTaskStack.10820
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 queue.c
1a0035f2 l     F .text	00000046 prvInitialiseNewQueue
1a003638 l     F .text	00000034 prvInitialiseMutex
1a0041f8 l     F .text	000000d4 prvCopyDataToQueue
1a0043e8 l     F .text	00000030 prvIsQueueFull
1a004318 l     F .text	000000a4 prvUnlockQueue
1a0042cc l     F .text	0000004c prvCopyDataFromQueue
1a0043bc l     F .text	0000002c prvIsQueueEmpty
1a0041c8 l     F .text	00000030 prvGetDisinheritPriorityAfterTimeout
00000000 l    df *ABS*	00000000 port.c
10000010 l     O .data	00000004 uxCriticalNesting
10003478 l     O .bss	00000001 ucMaxSysCallPriority
1000347c l     O .bss	00000004 ulMaxPRIGROUPValue
1a00458c l     F .text	00000054 prvTaskExitError
1a004600 l       .text	00000000 pxCurrentTCBConst2
1a004608 l     F .text	00000024 prvPortStartFirstTask
1a004930 l     F .text	00000010 vPortEnableVFP
1a0048a0 l       .text	00000000 pxCurrentTCBConst
00000000 l    df *ABS*	00000000 freertos_cm_support.c
1a0049c0 l     F .text	0000003c __NVIC_ClearPendingIRQ
00000000 l    df *ABS*	00000000 board_sysinit.c
1a004a1c l     F .text	00000034 Chip_SCU_PinMuxSet
1a004a50 l     F .text	0000004a Chip_SCU_SetPinMuxing
1a004a9c l     F .text	00000054 Chip_CREG_SetFlashAcceleration
1a00cf60 l     O .text	00000004 InitClkStates
1a00cf64 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 board.c
1a004b88 l     F .text	00000020 Chip_SCU_I2C0PinConfig
1a004ba8 l     F .text	00000038 Chip_GPIO_SetPinState
1a004be0 l     F .text	0000003e Chip_GPIO_SetPinDIROutput
1a004c1e l     F .text	00000040 Chip_GPIO_SetPinDIRInput
1a004c5e l     F .text	00000020 Chip_SSP_Enable
1a004c7e l     F .text	00000032 Chip_SSP_SetFormat
1a004cb0 l     F .text	00000026 Chip_SSP_Set_Mode
1a004cd6 l     F .text	0000001a Chip_UART_TXEnable
1a004cf0 l     F .text	0000001e Chip_UART_SendByte
1a004d0e l     F .text	0000001a Chip_UART_ReadByte
1a004d28 l     F .text	0000001c Chip_UART_ConfigData
1a004d44 l     F .text	00000018 Chip_UART_ReadLineStatus
1a00cfe0 l     O .text	0000000c GpioLeds
1a00cfec l     O .text	00000008 GpioButtons
1a00cff4 l     O .text	00000012 GpioPorts
1a004d5c l     F .text	00000054 Board_LED_Init
1a004db0 l     F .text	00000044 Board_TEC_Init
1a004df4 l     F .text	00000044 Board_GPIO_Init
1a004e38 l     F .text	00000024 Board_I2C_Init
1a004e5c l     F .text	00000038 Board_SPI_Init
1a004e94 l     F .text	00000038 Board_ADC_Init
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a004fc0 l     F .text	00000032 Chip_SSP_SetFormat
1a004ff2 l     F .text	00000026 Chip_SSP_Set_Mode
1a005018 l     F .text	0000002c Chip_SSP_GetClockIndex
1a005044 l     F .text	00000030 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000014 l     O .data	00000038 i2c
1a00516c l     F .text	00000030 enableClk
1a00519c l     F .text	00000030 getClkRate
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a0052c8 l     F .text	00000010 getFullConvClk
1a0052d8 l     F .text	0000002c Chip_ADC_GetClockIndex
1a005304 l     F .text	00000066 getClkDiv
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a005484 l     F .text	00000020 Chip_Clock_DisableMainPLL
1a0054a4 l     F .text	00000048 Chip_Clock_SetupMainPLL
1a0054ec l     F .text	00000024 Chip_Clock_MainPLLLocked
1a00d008 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a00d050 l     O .text	0000006c periph_to_base
10003484 l     O .bss	00000008 audio_usb_pll_freq
1a005670 l     F .text	00000022 ABS
1a005694 l     F .text	00000124 pll_calc_divs
1a0057b8 l     F .text	00000180 pll_get_frac
1a005938 l     F .text	00000040 Chip_Clock_GetDivRate
1a005978 l     F .text	00000090 Chip_Clock_FindBaseClock
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a006038 l     F .text	0000001a Chip_UART_TXDisable
1a006052 l     F .text	0000001c Chip_UART_SetupFIFOS
1a00606e l     F .text	0000001c Chip_UART_ConfigData
1a00608a l     F .text	00000020 Chip_UART_EnableDivisorAccess
1a0060aa l     F .text	00000020 Chip_UART_DisableDivisorAccess
1a0060ca l     F .text	00000028 Chip_UART_SetDivisorLatches
1a00d0c8 l     O .text	00000008 UART_PClock
1a00d0d0 l     O .text	00000008 UART_BClock
1a0060f4 l     F .text	00000068 Chip_UART_GetIndex
00000000 l    df *ABS*	00000000 sysinit.c
1a0063c0 l     F .text	0000002c SCB_GetFPUType
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
1000004c l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a006454 l     F .text	00000034 Chip_SCU_PinMuxSet
1a006488 l     F .text	0000003a Chip_SCU_PinMux
1a0064c2 l     F .text	00000038 Chip_GPIO_SetPinState
1a0064fa l     F .text	00000062 Chip_GPIO_SetDir
1a00655c l     F .text	00000098 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_timer.c
1a0067b4 l     F .text	00000034 Chip_TIMER_MatchPending
1a0067e8 l     F .text	00000028 Chip_TIMER_ClearMatch
10000050 l     O .data	00000040 timer_dd
1a00681a l     F .text	00000014 doNothing
1a006810 l     F .text	0000000a errorOcurred
00000000 l    df *ABS*	00000000 sapi_usb_device.c
100034bc l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a008004 l     F .text	00000050 std
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 lib_a-strlen.o
00000000 l    df *ABS*	00000000 vfprintf.c
1a00a8f4 l     F .text	00000084 __sbprintf
1a00d354 l     O .text	00000010 blanks.8693
1a00d364 l     O .text	00000010 zeroes.8694
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
1a00aa48 l     F .text	00000124 quorem
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 localeconv.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
1a00d478 l     O .text	0000000c p05.7442
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_frexp.c
00000000 l    df *ABS*	00000000 strncpy.c
00000000 l    df *ABS*	00000000 vfprintf.c
1a00c9a0 l     F .text	00000076 __sprint_r.part.0
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 locale.c
00000000 l    df *ABS*	00000000 mbtowc_r.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 _arm_unorddf2.o
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 impure.c
10000098 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 
1a00d498 l       .init_array	00000000 __init_array_end
1a00d494 l       .bss_RAM5	00000000 __preinit_array_end
1a00d494 l       .init_array	00000000 __init_array_start
1a00d494 l       .bss_RAM5	00000000 __preinit_array_start
1a000596 g     F .text	00000022 Cola_Pop
1a00ccc8 g     F .text	0000002c .hidden __aeabi_dcmpun
1a005c10 g     F .text	00000040 Chip_Clock_GetDividerSource
100034f4 g     O .bss	00000014 mem_handle
1a0013be g     F .text	0000002a _isatty_r
1a0079fc g     F .text	00000012 .hidden __aeabi_dcmple
1a008b88 g     F .text	0000009c _puts_r
1a0068e0 g     F .text	00000058 TIMER2_IRQHandler
1a006f50 g     F .text	00000030 uartRxRead
1a007938 g     F .text	0000007a .hidden __cmpdf2
1a0013e8 g     F .text	00000024 _lseek_r
1a000218  w    F .text	00000006 DebugMon_Handler
1a00022a  w    F .text	00000006 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a000854 g     F .text	000000ac FrameParser_Create
1a007938 g     F .text	0000007a .hidden __eqdf2
1a00022a  w    F .text	00000006 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a00022a  w    F .text	00000006 FLASH_EEPROM_IRQHandler
1a0047e8 g     F .text	00000050 vPortExitCritical
1a0074a8 g     F .text	0000005a .hidden __floatdidf
1a000460 g     F .text	000000d8 App_Convert
1a001950 g     F .text	00000042 xTimerCreate
1a00022a  w    F .text	00000006 I2C0_IRQHandler
1a008b60 g     F .text	00000028 printf
1a004fb4 g     F .text	0000000c __stdio_init
100035ac g     O .bss	00000001 __lock___atexit_recursive_mutex
1a00cc78 g     F .text	00000034 _wcrtomb_r
1a008c98 g     F .text	00000020 __sseek
1a008060 g     F .text	00000054 __sinit
1a00cbc8 g     F .text	000000b0 __swbuf_r
1a0001fa  w    F .text	00000006 HardFault_Handler
1a0044bc g     F .text	00000068 vQueueWaitForMessageRestricted
1a000000 g       *ABS*	00000000 __vectors_start__
1a005458 g     F .text	0000002a Chip_ADC_SetResolution
1a008b54 g     F .text	0000000c __malloc_unlock
1a0048a8 g     F .text	00000040 SysTick_Handler
1a0061e4 g     F .text	00000070 Chip_UART_SetBaud
100035b0 g     O .bss	00000001 __lock___arc4random_mutex
1a001286  w    F .text	0000000e initialise_monitor_handles
1a00022a  w    F .text	00000006 SDIO_IRQHandler
1a004f2c g     F .text	0000002c Board_UARTGetChar
1a00022a  w    F .text	00000006 ATIMER_IRQHandler
1a00be70 g     F .text	000000ce memmove
1a004840 g     F .text	00000066 PendSV_Handler
1a003890 g     F .text	00000128 xQueueGenericSendFromISR
1a0001f4  w    F .text	00000006 NMI_Handler
1a00bf40 g     F .text	0000004c _Balloc
1a00d4a0 g       .ARM.exidx	00000000 __exidx_end
1a000900 g     F .text	0000014c FrameParser_RunDecoding
1a000150 g       .text	00000000 __data_section_table_end
1a000e38 g     F .text	000000c4 Access2Medium_Create
1a00022a  w    F .text	00000006 I2C1_IRQHandler
1a00022a  w    F .text	00000006 UART1_IRQHandler
1a007928 g     F .text	0000008a .hidden __gtdf2
1a00022a  w    F .text	00000006 GPIO5_IRQHandler
1a00022a  w    F .text	00000006 CAN1_IRQHandler
10002b84 g     O .bss	00000004 pxCurrentTCB
1a00139c g     F .text	00000022 _fstat_r
53ff634a g       *ABS*	00000000 __valid_user_code_checksum
1a00d4a0 g       .ARM.exidx	00000000 _etext
1a0079c4 g     F .text	00000010 .hidden __aeabi_cdcmple
1a00022a  w    F .text	00000006 USB1_IRQHandler
1a00022a  w    F .text	00000006 I2S0_IRQHandler
1a002a34 g     F .text	0000002c vTaskInternalSetTimeOutState
1a006ed4 g     F .text	0000004c uartCallbackClr
1a006938 g     F .text	00000058 TIMER3_IRQHandler
1a005dc8 g     F .text	00000024 Chip_Clock_GetBaseClocktHz
1a000230 g     F .text	0000000e UART0_IRQHandler
1a0001bc g     F .text	00000038 bss_init
1a004630 g     F .text	0000015c xPortStartScheduler
1a008974 g     F .text	00000134 memcpy
1a0028d4 g     F .text	00000048 vTaskPlaceOnEventList
1a0079b4 g     F .text	00000020 .hidden __aeabi_cdrcmple
1a00022a  w    F .text	00000006 SGPIO_IRQHandler
1a008054 g     F .text	0000000c _cleanup_r
1a007430 g     F .text	00000022 .hidden __floatsidf
1a0048e8  w    F .text	00000048 vPortSetupTimerInterrupt
1a007930 g     F .text	00000082 .hidden __ltdf2
1a007a88 g     F .text	00000000 .hidden __aeabi_uldivmod
100035d0 g       .noinit	00000000 _noinit
10003508 g     O .bss	00000004 mem_pool_ptr
1a008c24 g     F .text	00000010 puts
1a001698 g     F .text	000000b0 vPortFree
1000350c g     O .bss	00000010 aoApp
100035a4 g     O .bss	00000004 SystemCoreClock
1a00615c g     F .text	00000088 Chip_UART_Init
1a003c84 g     F .text	00000210 xQueueSemaphoreTake
1a00022a  w    F .text	00000006 ADC0_IRQHandler
1a004944 g     F .text	0000007c vPortValidateInterruptPriority
1a00d3b0 g     O .text	000000c8 __mprec_tens
1a00020c  w    F .text	00000006 UsageFault_Handler
1a005fb0 g     F .text	00000088 Chip_Clock_GetRate
1a0032b6 g     F .text	00000048 vListInsertEnd
1a00022a  w    F .text	00000006 GPIO6_IRQHandler
100034f0 g     O .bss	00000004 __malloc_top_pad
1a004b04 g     F .text	00000074 Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a007410 g     F .text	0000001e .hidden __aeabi_ui2d
1a00bccc g     F .text	00000008 _localeconv_r
1a00c0cc g     F .text	00000012 __i2b
1a00b9c4 g     F .text	00000308 __sfvwrite_r
1a007ab8 g     F .text	000002d0 .hidden __udivmoddi4
1a00718c g     F .text	00000000 .hidden __aeabi_drsub
1a0014cc g     F .text	00000040 _sbrk_r
1a00cfd8 g     O .text	00000004 ExtRateIn
1a001266 g     F .text	00000020 onTxTimeOutCallback
1a00022a  w    F .text	00000006 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1000351c g     O .bss	0000003c uart_usb_handle
1a00140c g     F .text	00000072 _read_r
1a00329c g     F .text	0000001a vListInitialiseItem
1a0079e8 g     F .text	00000012 .hidden __aeabi_dcmplt
1a007d8c g     F .text	000000ce _fclose_r
1a00022a  w    F .text	00000006 GPIO1_IRQHandler
1a003acc g     F .text	000001b8 xQueueReceive
10003564 g     O .bss	00000040 xQueueRegistry
100034e8 g     O .bss	00000004 __malloc_max_sbrked_mem
1a007454 g     F .text	00000042 .hidden __extendsfdf2
1a007758 g     F .text	000001d0 .hidden __aeabi_ddiv
1a003228 g     F .text	00000034 vApplicationGetTimerTaskMemory
1a00022a  w    F .text	00000006 SSP0_IRQHandler
1a007198 g     F .text	00000276 .hidden __adddf3
1a00d498 g       .ARM.exidx	00000000 __exidx_start
100035b4 g     O .bss	00000001 __lock___env_recursive_mutex
1a007504 g     F .text	00000254 .hidden __aeabi_dmul
1a0002fc g     O .text	00000004 CRP_WORD
100035b8 g     O .bss	00000001 __lock___sinit_recursive_mutex
1a00c554 g     F .text	0000036c _realloc_r
1a0083ac g     F .text	00000048 __libc_init_array
10003558 g     O .bss	00000004 cola_2a3
1a00cb2c g     F .text	00000064 _fputwc_r
1a00d388 g     O .text	00000028 __mprec_bigtens
1a007410 g     F .text	0000001e .hidden __floatunsidf
1a00022a  w    F .text	00000006 ADC1_IRQHandler
1a00c364 g     F .text	00000038 __mcmp
1a00150c g     F .text	0000018c pvPortMalloc
1a004f58 g     F .text	00000034 Board_Init
1a0012a2  w    F .text	0000000e _init
1a004184 g     F .text	00000044 vQueueDelete
1a00325c g     F .text	00000040 vListInitialise
1a000114 g       .text	00000000 __data_section_table
1a002618 g     F .text	00000020 xTaskGetTickCount
1a00369c g     F .text	000001f4 xQueueGenericSend
1a00022a  w    F .text	00000006 RTC_IRQHandler
100035d0 g       .bss	00000000 _ebss
1a006830 g     F .text	00000058 TIMER0_IRQHandler
1a0007b8 g     F .text	0000009c QMPool_get
1a0012b0 g     F .text	000000cc Reset_Handler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a00022a  w    F .text	00000006 SPI_IRQHandler
1a00c02c g     F .text	00000040 __hi0bits
1a00524c g     F .text	00000068 Chip_I2C_SetClockRate
1a007a38 g     F .text	0000004e .hidden __fixdfsi
1a002e30 g     F .text	00000108 xTaskPriorityDisinherit
1a00022a  w    F .text	00000006 LCD_IRQHandler
1a005a08 g     F .text	00000070 Chip_Clock_EnableCrystal
100035bc g     O .bss	00000001 __lock___malloc_recursive_mutex
1a0003b0 g     F .text	000000b0 Mayusc
10008000 g       *ABS*	00000000 __top_RamLoc32
1a002970 g     F .text	000000c4 xTaskRemoveFromEventList
1a0031a8  w    F .text	00000020 vApplicationMallocFailedHook
1a000d38 g     F .text	0000005c activeObjectTask
1a007198 g     F .text	00000276 .hidden __aeabi_dadd
1a000178 g     F .text	00000044 data_init
1a007930 g     F .text	00000082 .hidden __ledf2
1a003e94 g     F .text	000001bc xQueuePeek
1a00c210 g     F .text	000000a0 __pow5mult
1a007498 g     F .text	0000006a .hidden __aeabi_ul2d
1a006888 g     F .text	00000058 TIMER1_IRQHandler
1a005218 g     F .text	00000034 Chip_I2C_Init
1a000de0 g     F .text	0000003a Memory_Alloc
1a0022e0 g     F .text	0000011c vTaskDelete
1a008400 g     F .text	00000002 __retarget_lock_release_recursive
1a0070dc g     F .text	0000000e UART2_IRQHandler
1a005b50 g     F .text	000000c0 Chip_Clock_GetMainPLLHz
1a004468 g     F .text	00000054 vQueueUnregisterQueue
1a00d0d8 g     O .text	000000e6 gpioPinsInit
1a006d44 g     F .text	00000074 uartInterrupt
1a003168  w    F .text	00000040 vAssertCalled
1a003074 g     F .text	00000028 pvTaskIncrementMutexHeldCount
1a005074 g     F .text	00000036 Chip_SSP_SetClockRate
1a007a24 g     F .text	00000012 .hidden __aeabi_dcmpgt
1a00022a  w    F .text	00000006 GPIO2_IRQHandler
1a000e1a g     F .text	0000001c Memory_Dealloc
1a0080b4 g     F .text	0000000c __sfp_lock_acquire
1a00bdd0 g     F .text	00000000 memchr
1a002a60 g     F .text	000000c0 xTaskCheckForTimeOut
1a00816c g     F .text	000001ec _free_r
1a005e88 g     F .text	0000004c Chip_Clock_GetBaseClock
1a002d24 g     F .text	0000010c xTaskPriorityInherit
1a00cb90 g     F .text	0000000c __locale_mb_cur_max
1a007a10 g     F .text	00000012 .hidden __aeabi_dcmpge
10000a3c g       .bss	00000000 _bss
1a0053f4 g     F .text	00000064 Chip_ADC_SetSampleRate
1a007194 g     F .text	0000027a .hidden __aeabi_dsub
100008c8 g     O .data	00000004 __malloc_sbrk_base
10003480 g     O .bss	00000004 freeRtosInterruptCallback
1a0024c4 g     F .text	0000001c vTaskSuspendAll
1a002638 g     F .text	00000024 xTaskGetTickCountFromISR
1a007498 g     F .text	0000006a .hidden __floatundidf
1a00c2b0 g     F .text	000000b2 __lshift
1a006f20 g     F .text	00000030 uartSetPendingInterrupt
1a00022a  w    F .text	00000006 I2S1_IRQHandler
1a0050aa g     F .text	00000074 Chip_SSP_SetBitRate
1a003370 g     F .text	00000054 uxListRemove
1a0052b4 g     F .text	00000014 Chip_GPIO_Init
1a00cfdc g     O .text	00000004 OscRateIn
1a006fb8 g     F .text	00000124 uartInit
1a00c0e0 g     F .text	00000130 __multiply
1a001fb6 g     F .text	000000b2 xTaskCreateStatic
100035d0 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a00c92c g     F .text	00000072 strncpy
100034c0 g     O .bss	00000028 __malloc_current_mallinfo
1a00c494 g     F .text	000000be __d2b
1a0027d4 g     F .text	00000100 vTaskSwitchContext
1a00022a  w    F .text	00000006 SSP1_IRQHandler
1a003494 g     F .text	000000e4 xQueueGenericCreateStatic
1a00291c g     F .text	00000054 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
1a00137c g     F .text	00000020 _close_r
1a007430 g     F .text	00000022 .hidden __aeabi_i2d
1a0065f4 g     F .text	000001c0 gpioInit
1a000efc g     F .text	0000005c Access2Medium_Transmition
1a0031f4 g     F .text	00000034 vApplicationGetIdleTaskMemory
1a0083f8 g     F .text	00000002 __retarget_lock_close_recursive
1a0019f4 g     F .text	00000098 xTimerGenericCommand
1a0005b8 g     F .text	00000034 Cola_PopFromISR
1a00a978 g     F .text	000000d0 __swsetup_r
1a0031c8  w    F .text	0000002c vApplicationStackOverflowHook
1a007d88  w    F .text	00000002 .hidden __aeabi_ldiv0
1a000c38 g     F .text	0000007c crc8_calc
1a007758 g     F .text	000001d0 .hidden __divdf3
1a000a4c g     F .text	000000bc FrameParser_RunEncoding
1000355c g     O .bss	00000004 frame_parser_handle
1a000d94 g     F .text	0000004c Memory_Init
100004c0 g     O .data	00000408 __malloc_av_
1a007504 g     F .text	00000254 .hidden __muldf3
1a008c34 g     F .text	00000022 __sread
1a0070f8 g     F .text	00000020 USB0_IRQHandler
1a00022a  w    F .text	00000006 GPIO3_IRQHandler
1a008b48 g     F .text	0000000c __malloc_lock
1a004ef8 g     F .text	00000034 Board_UARTPutChar
1a00022a  w    F .text	00000006 SCT_IRQHandler
1a007fa8 g     F .text	0000005a _fflush_r
1a00ca2c g     F .text	0000005e _calloc_r
1a005c50 g     F .text	00000038 Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a0083fc g     F .text	00000002 __retarget_lock_acquire_recursive
1a008aa8 g     F .text	000000a0 memset
1a000200  w    F .text	00000006 MemManage_Handler
1a000638 g     F .text	00000074 main
100034ec g     O .bss	00000004 __malloc_max_total_mem
1a0083f4 g     F .text	00000002 __retarget_lock_init_recursive
1a00022a  w    F .text	00000006 WDT_IRQHandler
1a0032fe g     F .text	00000072 vListInsert
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a0045e0 g     F .text	00000026 SVC_Handler
1a008cb8 g     F .text	00000008 __sclose
1a0018c0 g     F .text	00000090 xTimerCreateTimerTask
1a000300 g     F .text	000000b0 Minusc
1a00ab70 g     F .text	00000e54 _dtoa_r
1a008404 g     F .text	00000570 _malloc_r
1a00ccac g     F .text	0000001a __ascii_wctomb
1a0074a8 g     F .text	0000005a .hidden __aeabi_l2d
1a00022a  w    F .text	00000006 GPIO7_IRQHandler
1a005ed4 g     F .text	0000007c Chip_Clock_EnableOpts
1a004fa6 g     F .text	0000000e __stdio_getchar
1a004050 g     F .text	000000fa xQueueReceiveFromISR
1a003578 g     F .text	0000007a xQueueGenericCreate
1a0080cc g     F .text	000000a0 _malloc_trim_r
1a005c88 g     F .text	00000140 Chip_Clock_GetClockInputHz
1a005a78 g     F .text	000000d8 Chip_Clock_CalcMainPLLValue
1a0063ec g     F .text	00000038 SystemInit
1a00022a  w    F .text	00000006 SPIFI_IRQHandler
1a00022a  w    F .text	00000006 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a007938 g     F .text	0000007a .hidden __nedf2
1a001294  w    F .text	0000000e _fini
1a0024e0 g     F .text	00000138 xTaskResumeAll
1a0023fc g     F .text	000000c8 vTaskStartScheduler
1a00536c g     F .text	00000088 Chip_ADC_Init
100035a8 g     O .bss	00000004 g_pUsbApi
1a004af0 g     F .text	00000014 Board_SetupMuxing
1a000760 g     F .text	00000058 QMPool_put
1a006254 g     F .text	0000016c Chip_UART_SetBaudFDR
1a000f58 g     F .text	0000003c Access2Medium_SendFrame
1a00147e g     F .text	0000004c _write_r
1a001f78 g     F .text	0000003e pvTimerGetTimerID
1a00022a  w    F .text	00000006 ETH_IRQHandler
10000090 g     O .data	00000004 _impure_ptr
1a007e5c g     F .text	0000014a __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0005ec g     F .text	00000022 Cola_Post
1b000000 g       .text	00000000 __core_m0app_START__
1a006f80 g     F .text	00000038 uartTxWrite
1a00022a  w    F .text	00000006 CAN0_IRQHandler
1a00cb9c g     F .text	0000002a __ascii_mbtowc
10000000 g       .data	00000000 _data
1a000cb4 g     F .text	00000084 activeObjectCreate
1a002b20 g     F .text	00000018 vTaskMissedYield
100035d0 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a005120 g     F .text	0000004c Chip_SSP_Init
1a00414a g     F .text	0000003a uxQueueMessagesWaiting
1a004418 g     F .text	00000050 vQueueAddToRegistry
1a0010a0 g     F .text	000000dc ISR_RX
1a00022a  w    F .text	00000006 GINT0_IRQHandler
1a00265c g     F .text	00000178 xTaskIncrementTick
1a00bcd4 g     F .text	0000005c __swhatbuf_r
1a0049fc g     F .text	00000020 DAC_IRQHandler
1a004ecc g     F .text	0000002c Board_Debug_Init
1a0079d4 g     F .text	00000012 .hidden __aeabi_dcmpeq
1a004f8c g     F .text	0000001a __stdio_putchar
1a0033c4 g     F .text	000000d0 xQueueGenericReset
10000a3c g       .data	00000000 _edata
1a0051cc g     F .text	0000004c Chip_I2C_EventHandler
1a00022a  w    F .text	00000006 M0SUB_IRQHandler
1a00ca8c g     F .text	0000009e __fputwc
100035c0 g     O .bss	00000001 __lock___at_quick_exit_mutex
1a002068 g     F .text	0000008a xTaskCreate
10003560 g     O .bss	00000004 cola_3a2
1a000538 g     F .text	0000003c Cola_Create
1a005510 g     F .text	00000148 Chip_SetupCoreClock
1a008c58 g     F .text	0000003e __swrite
1a00022a  w    F .text	00000006 GPIO0_IRQHandler
100008cc g     O .data	00000004 __malloc_trim_threshold
1a000000 g     O .text	00000040 g_pfnVectors
1a008358 g     F .text	00000052 _fwalk_reent
1a005658 g     F .text	00000018 SystemCoreClockUpdate
1a00060e g     F .text	00000028 Cola_PostFromISR
1a00c39c g     F .text	000000f8 __mdiff
1a007a38 g     F .text	0000004e .hidden __aeabi_d2iz
1a00022a  w    F .text	00000006 DMA_IRQHandler
1a00022a  w    F .text	00000006 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a0080c0 g     F .text	0000000c __sfp_lock_release
1a0006ac g     F .text	000000b4 QMPool_init
1a002ce8 g     F .text	0000003c xTaskGetSchedulerState
1a00d208 g     O .text	00000101 _ctype_
1a002f38 g     F .text	0000013c vTaskPriorityDisinheritAfterTimeout
1a007d88  w    F .text	00000002 .hidden __aeabi_idiv0
1a00ccc8 g     F .text	0000002c .hidden __unorddf2
1a006db8 g     F .text	0000011c uartCallbackSet
1a000206  w    F .text	00000006 BusFault_Handler
100035c4 g     O .bss	00000001 __lock___dd_hash_mutex
1a00bd30 g     F .text	00000094 __smakebuf_r
100035c8 g     O .bss	00000001 __lock___tz_mutex
1a008cc0 g     F .text	000000dc strlen
1a004524 g     F .text	00000068 pxPortInitialiseStack
1a005f50 g     F .text	00000060 Chip_Clock_Enable
1a0079c4 g     F .text	00000010 .hidden __aeabi_cdcmpeq
1a007928 g     F .text	0000008a .hidden __gedf2
1a0070ea g     F .text	0000000e UART3_IRQHandler
1a00022a  w    F .text	00000006 MCPWM_IRQHandler
1a00ca18 g     F .text	00000014 __sprint_r
1a00022a  w    F .text	00000006 M0APP_IRQHandler
1a007454 g     F .text	00000042 .hidden __aeabi_f2d
1a007118 g     F .text	00000074 boardInit
1a00478c g     F .text	0000005c vPortEnterCritical
1a000574 g     F .text	00000022 Cola_Peek
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a000f94 g     F .text	0000010c ISR_TX
1a007194 g     F .text	0000027a .hidden __subdf3
1a008da0 g     F .text	00001b54 _vfprintf_r
1a00022a  w    F .text	00000006 GINT1_IRQHandler
1a00c06c g     F .text	00000060 __lo0bits
1a00366c g     F .text	00000030 xQueueCreateMutex
1a00c8c0 g     F .text	0000006c frexp
1a000b08 g     F .text	0000006c FrameParser_CatchMsg
100008d0 g     O .data	0000016c __global_locale
1a005dec g     F .text	0000009c Chip_Clock_SetBaseClock
1a006424 g     F .text	00000030 cyclesCounterInit
1a00022a  w    F .text	00000006 GPIO4_IRQHandler
100035cc g     O .bss	00000001 __lock___sfp_recursive_mutex
1a0039b8 g     F .text	00000112 xQueueGiveFromISR
1a001248 g     F .text	0000001e onRxTimeOutCallback
1a004b78 g     F .text	00000010 Board_SystemInit
1a00bfa0 g     F .text	0000008a __multadd
1a00bf8c g     F .text	00000012 _Bfree



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 b1 12 00 1a f5 01 00 1a fb 01 00 1a     ................
1a000010:	01 02 00 1a 07 02 00 1a 0d 02 00 1a 4a 63 ff 53     ............Jc.S
	...
1a00002c:	e1 45 00 1a 19 02 00 1a 00 00 00 00 41 48 00 1a     .E..........AH..
1a00003c:	a9 48 00 1a                                         .H..

1a000040 <g_pfnVendorVectors>:
1a000040:	fd 49 00 1a 2b 02 00 1a 2b 02 00 1a 00 00 00 00     .I..+...+.......
1a000050:	2b 02 00 1a 2b 02 00 1a 2b 02 00 1a 2b 02 00 1a     +...+...+...+...
1a000060:	f9 70 00 1a 2b 02 00 1a 2b 02 00 1a 2b 02 00 1a     .p..+...+...+...
1a000070:	31 68 00 1a 89 68 00 1a e1 68 00 1a 39 69 00 1a     1h...h...h..9i..
1a000080:	2b 02 00 1a 2b 02 00 1a 2b 02 00 1a 2b 02 00 1a     +...+...+...+...
1a000090:	2b 02 00 1a 2b 02 00 1a 2b 02 00 1a 2b 02 00 1a     +...+...+...+...
1a0000a0:	31 02 00 1a 2b 02 00 1a dd 70 00 1a eb 70 00 1a     1...+....p...p..
1a0000b0:	2b 02 00 1a 2b 02 00 1a 2b 02 00 1a 2b 02 00 1a     +...+...+...+...
1a0000c0:	2b 02 00 1a 2b 02 00 1a 2b 02 00 1a 2b 02 00 1a     +...+...+...+...
1a0000d0:	2b 02 00 1a 2b 02 00 1a 2b 02 00 1a 2b 02 00 1a     +...+...+...+...
1a0000e0:	2b 02 00 1a 2b 02 00 1a 2b 02 00 1a 2b 02 00 1a     +...+...+...+...
1a0000f0:	00 00 00 00 2b 02 00 1a 2b 02 00 1a 2b 02 00 1a     ....+...+...+...
1a000100:	00 00 00 00 2b 02 00 1a 2b 02 00 1a 2b 02 00 1a     ....+...+...+...
1a000110:	2b 02 00 1a                                         +...

1a000114 <__data_section_table>:
1a000114:	1a00d4a0 	.word	0x1a00d4a0
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000a3c 	.word	0x00000a3c
1a000120:	1a00d4a0 	.word	0x1a00d4a0
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a00d4a0 	.word	0x1a00d4a0
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a00d4a0 	.word	0x1a00d4a0
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a00d4a0 	.word	0x1a00d4a0
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000a3c 	.word	0x10000a3c
1a000154:	00002b94 	.word	0x00002b94
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <data_init>:
    PendSV_Handler,                 // The PendSV handler
    SysTick_Handler,                // The SysTick handler
};

__attribute__((section(".after_vectors")))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000178:	b480      	push	{r7}
1a00017a:	b089      	sub	sp, #36	; 0x24
1a00017c:	af00      	add	r7, sp, #0
1a00017e:	60f8      	str	r0, [r7, #12]
1a000180:	60b9      	str	r1, [r7, #8]
1a000182:	607a      	str	r2, [r7, #4]
    unsigned int *pulDest = (unsigned int*) start;
1a000184:	68bb      	ldr	r3, [r7, #8]
1a000186:	61fb      	str	r3, [r7, #28]
    unsigned int *pulSrc = (unsigned int*) romstart;
1a000188:	68fb      	ldr	r3, [r7, #12]
1a00018a:	61bb      	str	r3, [r7, #24]
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a00018c:	2300      	movs	r3, #0
1a00018e:	617b      	str	r3, [r7, #20]
1a000190:	e00a      	b.n	1a0001a8 <data_init+0x30>
        *pulDest++ = *pulSrc++;
1a000192:	69ba      	ldr	r2, [r7, #24]
1a000194:	1d13      	adds	r3, r2, #4
1a000196:	61bb      	str	r3, [r7, #24]
1a000198:	69fb      	ldr	r3, [r7, #28]
1a00019a:	1d19      	adds	r1, r3, #4
1a00019c:	61f9      	str	r1, [r7, #28]
1a00019e:	6812      	ldr	r2, [r2, #0]
1a0001a0:	601a      	str	r2, [r3, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a2:	697b      	ldr	r3, [r7, #20]
1a0001a4:	3304      	adds	r3, #4
1a0001a6:	617b      	str	r3, [r7, #20]
1a0001a8:	697a      	ldr	r2, [r7, #20]
1a0001aa:	687b      	ldr	r3, [r7, #4]
1a0001ac:	429a      	cmp	r2, r3
1a0001ae:	d3f0      	bcc.n	1a000192 <data_init+0x1a>
}
1a0001b0:	bf00      	nop
1a0001b2:	3724      	adds	r7, #36	; 0x24
1a0001b4:	46bd      	mov	sp, r7
1a0001b6:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0001ba:	4770      	bx	lr

1a0001bc <bss_init>:

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
1a0001bc:	b480      	push	{r7}
1a0001be:	b085      	sub	sp, #20
1a0001c0:	af00      	add	r7, sp, #0
1a0001c2:	6078      	str	r0, [r7, #4]
1a0001c4:	6039      	str	r1, [r7, #0]
    unsigned int *pulDest = (unsigned int*) start;
1a0001c6:	687b      	ldr	r3, [r7, #4]
1a0001c8:	60fb      	str	r3, [r7, #12]
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001ca:	2300      	movs	r3, #0
1a0001cc:	60bb      	str	r3, [r7, #8]
1a0001ce:	e007      	b.n	1a0001e0 <bss_init+0x24>
        *pulDest++ = 0;
1a0001d0:	68fb      	ldr	r3, [r7, #12]
1a0001d2:	1d1a      	adds	r2, r3, #4
1a0001d4:	60fa      	str	r2, [r7, #12]
1a0001d6:	2200      	movs	r2, #0
1a0001d8:	601a      	str	r2, [r3, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001da:	68bb      	ldr	r3, [r7, #8]
1a0001dc:	3304      	adds	r3, #4
1a0001de:	60bb      	str	r3, [r7, #8]
1a0001e0:	68ba      	ldr	r2, [r7, #8]
1a0001e2:	683b      	ldr	r3, [r7, #0]
1a0001e4:	429a      	cmp	r2, r3
1a0001e6:	d3f3      	bcc.n	1a0001d0 <bss_init+0x14>
}
1a0001e8:	bf00      	nop
1a0001ea:	3714      	adds	r7, #20
1a0001ec:	46bd      	mov	sp, r7
1a0001ee:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0001f2:	4770      	bx	lr

1a0001f4 <NMI_Handler>:


}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a0001f4:	b480      	push	{r7}
1a0001f6:	af00      	add	r7, sp, #0
    while (1) {
1a0001f8:	e7fe      	b.n	1a0001f8 <NMI_Handler+0x4>

1a0001fa <HardFault_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a0001fa:	b480      	push	{r7}
1a0001fc:	af00      	add	r7, sp, #0
    while (1) {
1a0001fe:	e7fe      	b.n	1a0001fe <HardFault_Handler+0x4>

1a000200 <MemManage_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a000200:	b480      	push	{r7}
1a000202:	af00      	add	r7, sp, #0
    while (1) {
1a000204:	e7fe      	b.n	1a000204 <MemManage_Handler+0x4>

1a000206 <BusFault_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a000206:	b480      	push	{r7}
1a000208:	af00      	add	r7, sp, #0
    while (1) {
1a00020a:	e7fe      	b.n	1a00020a <BusFault_Handler+0x4>

1a00020c <UsageFault_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a00020c:	b480      	push	{r7}
1a00020e:	af00      	add	r7, sp, #0
    while (1) {
1a000210:	e7fe      	b.n	1a000210 <UsageFault_Handler+0x4>
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a000212:	b480      	push	{r7}
1a000214:	af00      	add	r7, sp, #0
    while (1) {
1a000216:	e7fe      	b.n	1a000216 <UsageFault_Handler+0xa>

1a000218 <DebugMon_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000218:	b480      	push	{r7}
1a00021a:	af00      	add	r7, sp, #0
    while (1) {
1a00021c:	e7fe      	b.n	1a00021c <DebugMon_Handler+0x4>
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a00021e:	b480      	push	{r7}
1a000220:	af00      	add	r7, sp, #0
    while (1) {
1a000222:	e7fe      	b.n	1a000222 <DebugMon_Handler+0xa>
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000224:	b480      	push	{r7}
1a000226:	af00      	add	r7, sp, #0
    while (1) {
1a000228:	e7fe      	b.n	1a000228 <DebugMon_Handler+0x10>

1a00022a <ADC0_IRQHandler>:
    QEI_IRQHandler,           // 68
};
#endif

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a00022a:	b480      	push	{r7}
1a00022c:	af00      	add	r7, sp, #0
    while (1) {
1a00022e:	e7fe      	b.n	1a00022e <ADC0_IRQHandler+0x4>

1a000230 <UART0_IRQHandler>:
__attribute__ ((section(".after_vectors")))

// UART0 (GPIO1 y GPIO2 or RS485/Profibus)
// 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24)
void UART0_IRQHandler(void)
{
1a000230:	b580      	push	{r7, lr}
1a000232:	af00      	add	r7, sp, #0
   uartProcessIRQ( UART_GPIO );
1a000234:	2000      	movs	r0, #0
1a000236:	f006 fced 	bl	1a006c14 <uartProcessIRQ>
}
1a00023a:	bf00      	nop
1a00023c:	bd80      	pop	{r7, pc}
1a00023e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000242:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000246:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000252:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000256:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000262:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000266:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000272:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000276:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000282:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000286:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000292:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000296:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002aa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ae:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ba:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002fa:	Address 0x1a0002fa is out of bounds.


1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <Minusc>:
/*=====[Prototypes (declarations) of private functions]====================*/

/*=====[Prototypes (declarations) of public functions]======================*/

void Minusc(activeObjectEvent_t *AOdata)
{
1a000300:	b580      	push	{r7, lr}
1a000302:	b084      	sub	sp, #16
1a000304:	af00      	add	r7, sp, #0
1a000306:	6078      	str	r0, [r7, #4]
	uint16_t size_msj;
	uint16_t i = OFFSET_PAYLOAD;	// Arranca en 2 porque el msj[0]=SOM y msj[1]=c
1a000308:	2302      	movs	r3, #2
1a00030a:	81fb      	strh	r3, [r7, #14]

	size_msj = strlen(*AOdata);
1a00030c:	687b      	ldr	r3, [r7, #4]
1a00030e:	681b      	ldr	r3, [r3, #0]
1a000310:	4618      	mov	r0, r3
1a000312:	f008 fcd5 	bl	1a008cc0 <strlen>
1a000316:	4603      	mov	r3, r0
1a000318:	81bb      	strh	r3, [r7, #12]

	while ( i < size_msj - BYTES_OMITTED)
1a00031a:	e03f      	b.n	1a00039c <Minusc+0x9c>
	{
		/* Convierto a minuscula todos los caractertes, excepto el espacio */
		if( (*AOdata)[i] >= ASCII_A && (*AOdata)[i] <= ASCII_Z )
1a00031c:	687b      	ldr	r3, [r7, #4]
1a00031e:	681a      	ldr	r2, [r3, #0]
1a000320:	89fb      	ldrh	r3, [r7, #14]
1a000322:	4413      	add	r3, r2
1a000324:	781b      	ldrb	r3, [r3, #0]
1a000326:	2b40      	cmp	r3, #64	; 0x40
1a000328:	d913      	bls.n	1a000352 <Minusc+0x52>
1a00032a:	687b      	ldr	r3, [r7, #4]
1a00032c:	681a      	ldr	r2, [r3, #0]
1a00032e:	89fb      	ldrh	r3, [r7, #14]
1a000330:	4413      	add	r3, r2
1a000332:	781b      	ldrb	r3, [r3, #0]
1a000334:	2b5a      	cmp	r3, #90	; 0x5a
1a000336:	d80c      	bhi.n	1a000352 <Minusc+0x52>
		{
			(*AOdata)[i] = (*AOdata)[i] - ASCII_A + ASCII_a;
1a000338:	687b      	ldr	r3, [r7, #4]
1a00033a:	681a      	ldr	r2, [r3, #0]
1a00033c:	89fb      	ldrh	r3, [r7, #14]
1a00033e:	4413      	add	r3, r2
1a000340:	781a      	ldrb	r2, [r3, #0]
1a000342:	687b      	ldr	r3, [r7, #4]
1a000344:	6819      	ldr	r1, [r3, #0]
1a000346:	89fb      	ldrh	r3, [r7, #14]
1a000348:	440b      	add	r3, r1
1a00034a:	3220      	adds	r2, #32
1a00034c:	b2d2      	uxtb	r2, r2
1a00034e:	701a      	strb	r2, [r3, #0]
1a000350:	e021      	b.n	1a000396 <Minusc+0x96>
		}
		else if( ( (*AOdata)[i] >= ASCII_a && (*AOdata)[i] <= ASCII_z ) ||
1a000352:	687b      	ldr	r3, [r7, #4]
1a000354:	681a      	ldr	r2, [r3, #0]
1a000356:	89fb      	ldrh	r3, [r7, #14]
1a000358:	4413      	add	r3, r2
1a00035a:	781b      	ldrb	r3, [r3, #0]
1a00035c:	2b60      	cmp	r3, #96	; 0x60
1a00035e:	d906      	bls.n	1a00036e <Minusc+0x6e>
1a000360:	687b      	ldr	r3, [r7, #4]
1a000362:	681a      	ldr	r2, [r3, #0]
1a000364:	89fb      	ldrh	r3, [r7, #14]
1a000366:	4413      	add	r3, r2
1a000368:	781b      	ldrb	r3, [r3, #0]
1a00036a:	2b7a      	cmp	r3, #122	; 0x7a
1a00036c:	d913      	bls.n	1a000396 <Minusc+0x96>
				 ( (*AOdata)[i] == ASCII_espacio ) )
1a00036e:	687b      	ldr	r3, [r7, #4]
1a000370:	681a      	ldr	r2, [r3, #0]
1a000372:	89fb      	ldrh	r3, [r7, #14]
1a000374:	4413      	add	r3, r2
1a000376:	781b      	ldrb	r3, [r3, #0]
		else if( ( (*AOdata)[i] >= ASCII_a && (*AOdata)[i] <= ASCII_z ) ||
1a000378:	2b20      	cmp	r3, #32
1a00037a:	d00c      	beq.n	1a000396 <Minusc+0x96>
		{
			/* no hace nada */
		}
		else
		{
			strcpy((*AOdata), MSG_ERROR_CARACTER);
1a00037c:	687b      	ldr	r3, [r7, #4]
1a00037e:	681b      	ldr	r3, [r3, #0]
1a000380:	490a      	ldr	r1, [pc, #40]	; (1a0003ac <Minusc+0xac>)
1a000382:	461a      	mov	r2, r3
1a000384:	460b      	mov	r3, r1
1a000386:	cb03      	ldmia	r3!, {r0, r1}
1a000388:	6010      	str	r0, [r2, #0]
1a00038a:	6051      	str	r1, [r2, #4]
1a00038c:	8819      	ldrh	r1, [r3, #0]
1a00038e:	789b      	ldrb	r3, [r3, #2]
1a000390:	8111      	strh	r1, [r2, #8]
1a000392:	7293      	strb	r3, [r2, #10]
			return;
1a000394:	e007      	b.n	1a0003a6 <Minusc+0xa6>
		}
		i++;
1a000396:	89fb      	ldrh	r3, [r7, #14]
1a000398:	3301      	adds	r3, #1
1a00039a:	81fb      	strh	r3, [r7, #14]
	while ( i < size_msj - BYTES_OMITTED)
1a00039c:	89fa      	ldrh	r2, [r7, #14]
1a00039e:	89bb      	ldrh	r3, [r7, #12]
1a0003a0:	3b03      	subs	r3, #3
1a0003a2:	429a      	cmp	r2, r3
1a0003a4:	dbba      	blt.n	1a00031c <Minusc+0x1c>
	}
}
1a0003a6:	3710      	adds	r7, #16
1a0003a8:	46bd      	mov	sp, r7
1a0003aa:	bd80      	pop	{r7, pc}
1a0003ac:	1a00ccf4 	.word	0x1a00ccf4

1a0003b0 <Mayusc>:

void Mayusc(activeObjectEvent_t *AOdata)
{
1a0003b0:	b580      	push	{r7, lr}
1a0003b2:	b084      	sub	sp, #16
1a0003b4:	af00      	add	r7, sp, #0
1a0003b6:	6078      	str	r0, [r7, #4]
	uint16_t size_msj;
	uint16_t i = OFFSET_PAYLOAD;	// Arranca en 2 porque el msj[0]=SOM y msj[1]=c
1a0003b8:	2302      	movs	r3, #2
1a0003ba:	81fb      	strh	r3, [r7, #14]

	size_msj = strlen((*AOdata));
1a0003bc:	687b      	ldr	r3, [r7, #4]
1a0003be:	681b      	ldr	r3, [r3, #0]
1a0003c0:	4618      	mov	r0, r3
1a0003c2:	f008 fc7d 	bl	1a008cc0 <strlen>
1a0003c6:	4603      	mov	r3, r0
1a0003c8:	81bb      	strh	r3, [r7, #12]

	while ( i < size_msj - BYTES_OMITTED )
1a0003ca:	e03f      	b.n	1a00044c <Mayusc+0x9c>
	{
		/* Convierto a mayuscula todos los caractertes, excepto el espacio */
		if( (*AOdata)[i] >= ASCII_a && (*AOdata)[i] <= ASCII_z )
1a0003cc:	687b      	ldr	r3, [r7, #4]
1a0003ce:	681a      	ldr	r2, [r3, #0]
1a0003d0:	89fb      	ldrh	r3, [r7, #14]
1a0003d2:	4413      	add	r3, r2
1a0003d4:	781b      	ldrb	r3, [r3, #0]
1a0003d6:	2b60      	cmp	r3, #96	; 0x60
1a0003d8:	d913      	bls.n	1a000402 <Mayusc+0x52>
1a0003da:	687b      	ldr	r3, [r7, #4]
1a0003dc:	681a      	ldr	r2, [r3, #0]
1a0003de:	89fb      	ldrh	r3, [r7, #14]
1a0003e0:	4413      	add	r3, r2
1a0003e2:	781b      	ldrb	r3, [r3, #0]
1a0003e4:	2b7a      	cmp	r3, #122	; 0x7a
1a0003e6:	d80c      	bhi.n	1a000402 <Mayusc+0x52>
		{
			(*AOdata)[i] = (*AOdata)[i] - ASCII_a + ASCII_A;
1a0003e8:	687b      	ldr	r3, [r7, #4]
1a0003ea:	681a      	ldr	r2, [r3, #0]
1a0003ec:	89fb      	ldrh	r3, [r7, #14]
1a0003ee:	4413      	add	r3, r2
1a0003f0:	781a      	ldrb	r2, [r3, #0]
1a0003f2:	687b      	ldr	r3, [r7, #4]
1a0003f4:	6819      	ldr	r1, [r3, #0]
1a0003f6:	89fb      	ldrh	r3, [r7, #14]
1a0003f8:	440b      	add	r3, r1
1a0003fa:	3a20      	subs	r2, #32
1a0003fc:	b2d2      	uxtb	r2, r2
1a0003fe:	701a      	strb	r2, [r3, #0]
1a000400:	e021      	b.n	1a000446 <Mayusc+0x96>
		}
		else if( ( (*AOdata)[i] >= ASCII_A && (*AOdata)[i] <= ASCII_Z ) ||
1a000402:	687b      	ldr	r3, [r7, #4]
1a000404:	681a      	ldr	r2, [r3, #0]
1a000406:	89fb      	ldrh	r3, [r7, #14]
1a000408:	4413      	add	r3, r2
1a00040a:	781b      	ldrb	r3, [r3, #0]
1a00040c:	2b40      	cmp	r3, #64	; 0x40
1a00040e:	d906      	bls.n	1a00041e <Mayusc+0x6e>
1a000410:	687b      	ldr	r3, [r7, #4]
1a000412:	681a      	ldr	r2, [r3, #0]
1a000414:	89fb      	ldrh	r3, [r7, #14]
1a000416:	4413      	add	r3, r2
1a000418:	781b      	ldrb	r3, [r3, #0]
1a00041a:	2b5a      	cmp	r3, #90	; 0x5a
1a00041c:	d913      	bls.n	1a000446 <Mayusc+0x96>
				 ( (*AOdata)[i] == ASCII_espacio ) )
1a00041e:	687b      	ldr	r3, [r7, #4]
1a000420:	681a      	ldr	r2, [r3, #0]
1a000422:	89fb      	ldrh	r3, [r7, #14]
1a000424:	4413      	add	r3, r2
1a000426:	781b      	ldrb	r3, [r3, #0]
		else if( ( (*AOdata)[i] >= ASCII_A && (*AOdata)[i] <= ASCII_Z ) ||
1a000428:	2b20      	cmp	r3, #32
1a00042a:	d00c      	beq.n	1a000446 <Mayusc+0x96>
		{
			/* no hace nada */
		}
		else
		{
			strcpy((*AOdata), MSG_ERROR_CARACTER);
1a00042c:	687b      	ldr	r3, [r7, #4]
1a00042e:	681b      	ldr	r3, [r3, #0]
1a000430:	490a      	ldr	r1, [pc, #40]	; (1a00045c <Mayusc+0xac>)
1a000432:	461a      	mov	r2, r3
1a000434:	460b      	mov	r3, r1
1a000436:	cb03      	ldmia	r3!, {r0, r1}
1a000438:	6010      	str	r0, [r2, #0]
1a00043a:	6051      	str	r1, [r2, #4]
1a00043c:	8819      	ldrh	r1, [r3, #0]
1a00043e:	789b      	ldrb	r3, [r3, #2]
1a000440:	8111      	strh	r1, [r2, #8]
1a000442:	7293      	strb	r3, [r2, #10]
			return;
1a000444:	e007      	b.n	1a000456 <Mayusc+0xa6>
		}
		i++;
1a000446:	89fb      	ldrh	r3, [r7, #14]
1a000448:	3301      	adds	r3, #1
1a00044a:	81fb      	strh	r3, [r7, #14]
	while ( i < size_msj - BYTES_OMITTED )
1a00044c:	89fa      	ldrh	r2, [r7, #14]
1a00044e:	89bb      	ldrh	r3, [r7, #12]
1a000450:	3b03      	subs	r3, #3
1a000452:	429a      	cmp	r2, r3
1a000454:	dbba      	blt.n	1a0003cc <Mayusc+0x1c>
	}
}
1a000456:	3710      	adds	r7, #16
1a000458:	46bd      	mov	sp, r7
1a00045a:	bd80      	pop	{r7, pc}
1a00045c:	1a00ccf4 	.word	0x1a00ccf4

1a000460 <App_Convert>:

void App_Convert( void* taskParmt )
{
1a000460:	b580      	push	{r7, lr}
1a000462:	b08c      	sub	sp, #48	; 0x30
1a000464:	af00      	add	r7, sp, #0
1a000466:	6078      	str	r0, [r7, #4]
	tMensaje data;

    activeObject_t mayuscAO;
    mayuscAO.exist = FALSE;
1a000468:	2300      	movs	r3, #0
1a00046a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

    activeObject_t minuscAO;
    minuscAO.exist = FALSE;
1a00046e:	2300      	movs	r3, #0
1a000470:	763b      	strb	r3, [r7, #24]
    printf( "ingreso a App_Convert\r\n");
1a000472:	4828      	ldr	r0, [pc, #160]	; (1a000514 <App_Convert+0xb4>)
1a000474:	f008 fbd6 	bl	1a008c24 <puts>
	while( TRUE )
	{
		/* Recibo desde la capa 2 */
		Cola_Pop( &cola_2a3, &data );
1a000478:	f107 032c 	add.w	r3, r7, #44	; 0x2c
1a00047c:	4619      	mov	r1, r3
1a00047e:	4826      	ldr	r0, [pc, #152]	; (1a000518 <App_Convert+0xb8>)
1a000480:	f000 f889 	bl	1a000596 <Cola_Pop>
		printf( "elijo m o M\r\n");
1a000484:	4825      	ldr	r0, [pc, #148]	; (1a00051c <App_Convert+0xbc>)
1a000486:	f008 fbcd 	bl	1a008c24 <puts>

		 switch(data[1])
1a00048a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a00048c:	3301      	adds	r3, #1
1a00048e:	781b      	ldrb	r3, [r3, #0]
1a000490:	2b4d      	cmp	r3, #77	; 0x4d
1a000492:	d017      	beq.n	1a0004c4 <App_Convert+0x64>
1a000494:	2b6d      	cmp	r3, #109	; 0x6d
1a000496:	d129      	bne.n	1a0004ec <App_Convert+0x8c>
		 {
			case 'm':
				if (minuscAO.exist == FALSE)
1a000498:	7e3b      	ldrb	r3, [r7, #24]
1a00049a:	2b00      	cmp	r3, #0
1a00049c:	d109      	bne.n	1a0004b2 <App_Convert+0x52>
				{
					activeObjectCreate( &minuscAO, Minusc , activeObjectTask );
1a00049e:	f107 030c 	add.w	r3, r7, #12
1a0004a2:	4a1f      	ldr	r2, [pc, #124]	; (1a000520 <App_Convert+0xc0>)
1a0004a4:	491f      	ldr	r1, [pc, #124]	; (1a000524 <App_Convert+0xc4>)
1a0004a6:	4618      	mov	r0, r3
1a0004a8:	f000 fc04 	bl	1a000cb4 <activeObjectCreate>
					printf( "entro if\r\n");
1a0004ac:	481e      	ldr	r0, [pc, #120]	; (1a000528 <App_Convert+0xc8>)
1a0004ae:	f008 fbb9 	bl	1a008c24 <puts>
				}

				xQueueSend( minuscAO.activeObjectQueue, &data, portMAX_DELAY );
1a0004b2:	6938      	ldr	r0, [r7, #16]
1a0004b4:	f107 012c 	add.w	r1, r7, #44	; 0x2c
1a0004b8:	2300      	movs	r3, #0
1a0004ba:	f04f 32ff 	mov.w	r2, #4294967295
1a0004be:	f003 f8ed 	bl	1a00369c <xQueueGenericSend>
				break;
1a0004c2:	e01f      	b.n	1a000504 <App_Convert+0xa4>

			case 'M':
				if (mayuscAO.exist == FALSE)
1a0004c4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
1a0004c8:	2b00      	cmp	r3, #0
1a0004ca:	d106      	bne.n	1a0004da <App_Convert+0x7a>
				{
					activeObjectCreate( &mayuscAO, Mayusc , activeObjectTask );
1a0004cc:	f107 031c 	add.w	r3, r7, #28
1a0004d0:	4a13      	ldr	r2, [pc, #76]	; (1a000520 <App_Convert+0xc0>)
1a0004d2:	4916      	ldr	r1, [pc, #88]	; (1a00052c <App_Convert+0xcc>)
1a0004d4:	4618      	mov	r0, r3
1a0004d6:	f000 fbed 	bl	1a000cb4 <activeObjectCreate>
				}

				xQueueSend( mayuscAO.activeObjectQueue, &data, portMAX_DELAY );
1a0004da:	6a38      	ldr	r0, [r7, #32]
1a0004dc:	f107 012c 	add.w	r1, r7, #44	; 0x2c
1a0004e0:	2300      	movs	r3, #0
1a0004e2:	f04f 32ff 	mov.w	r2, #4294967295
1a0004e6:	f003 f8d9 	bl	1a00369c <xQueueGenericSend>
				break;
1a0004ea:	e00b      	b.n	1a000504 <App_Convert+0xa4>

			default:
				strcpy(data, MSG_ERROR_C);
1a0004ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a0004ee:	4910      	ldr	r1, [pc, #64]	; (1a000530 <App_Convert+0xd0>)
1a0004f0:	461a      	mov	r2, r3
1a0004f2:	460b      	mov	r3, r1
1a0004f4:	cb03      	ldmia	r3!, {r0, r1}
1a0004f6:	6010      	str	r0, [r2, #0]
1a0004f8:	6051      	str	r1, [r2, #4]
1a0004fa:	8819      	ldrh	r1, [r3, #0]
1a0004fc:	789b      	ldrb	r3, [r3, #2]
1a0004fe:	8111      	strh	r1, [r2, #8]
1a000500:	7293      	strb	r3, [r2, #10]
				break;
1a000502:	bf00      	nop
		 }
		 /* Envio data a la capa 2 */
		Cola_Post( &cola_3a2, &data );
1a000504:	f107 032c 	add.w	r3, r7, #44	; 0x2c
1a000508:	4619      	mov	r1, r3
1a00050a:	480a      	ldr	r0, [pc, #40]	; (1a000534 <App_Convert+0xd4>)
1a00050c:	f000 f86e 	bl	1a0005ec <Cola_Post>
		Cola_Pop( &cola_2a3, &data );
1a000510:	e7b2      	b.n	1a000478 <App_Convert+0x18>
1a000512:	bf00      	nop
1a000514:	1a00cd00 	.word	0x1a00cd00
1a000518:	10003558 	.word	0x10003558
1a00051c:	1a00cd18 	.word	0x1a00cd18
1a000520:	1a000d39 	.word	0x1a000d39
1a000524:	1a000301 	.word	0x1a000301
1a000528:	1a00cd28 	.word	0x1a00cd28
1a00052c:	1a0003b1 	.word	0x1a0003b1
1a000530:	1a00cd34 	.word	0x1a00cd34
1a000534:	10003560 	.word	0x10003560

1a000538 <Cola_Create>:
 *
 * @param self Manejador de las colas (TDA)
 *
 */
void Cola_Create( cola_t *self )
{
1a000538:	b580      	push	{r7, lr}
1a00053a:	b084      	sub	sp, #16
1a00053c:	af00      	add	r7, sp, #0
1a00053e:	6078      	str	r0, [r7, #4]
	self->queue = xQueueCreate( MAX_QUEUE_LENGHT ,sizeof( char * )  );
1a000540:	2200      	movs	r2, #0
1a000542:	2104      	movs	r1, #4
1a000544:	2014      	movs	r0, #20
1a000546:	f003 f817 	bl	1a003578 <xQueueGenericCreate>
1a00054a:	4602      	mov	r2, r0
1a00054c:	687b      	ldr	r3, [r7, #4]
1a00054e:	601a      	str	r2, [r3, #0]
	configASSERT( self->queue != NULL ); /* gestion de errores */
1a000550:	687b      	ldr	r3, [r7, #4]
1a000552:	681b      	ldr	r3, [r3, #0]
1a000554:	2b00      	cmp	r3, #0
1a000556:	d109      	bne.n	1a00056c <Cola_Create+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a000558:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00055c:	f383 8811 	msr	BASEPRI, r3
1a000560:	f3bf 8f6f 	isb	sy
1a000564:	f3bf 8f4f 	dsb	sy
1a000568:	60fb      	str	r3, [r7, #12]
1a00056a:	e7fe      	b.n	1a00056a <Cola_Create+0x32>
}
1a00056c:	bf00      	nop
1a00056e:	3710      	adds	r7, #16
1a000570:	46bd      	mov	sp, r7
1a000572:	bd80      	pop	{r7, pc}

1a000574 <Cola_Peek>:
 *
 * @param self Manejador de las colas (TDA)
 * @param data Es un puntero al bloque de memoria
 */
void Cola_Peek( cola_t *self, tMensaje *data )
{
1a000574:	b580      	push	{r7, lr}
1a000576:	b082      	sub	sp, #8
1a000578:	af00      	add	r7, sp, #0
1a00057a:	6078      	str	r0, [r7, #4]
1a00057c:	6039      	str	r1, [r7, #0]
	xQueuePeek( self->queue, data, portMAX_DELAY );
1a00057e:	687b      	ldr	r3, [r7, #4]
1a000580:	681b      	ldr	r3, [r3, #0]
1a000582:	f04f 32ff 	mov.w	r2, #4294967295
1a000586:	6839      	ldr	r1, [r7, #0]
1a000588:	4618      	mov	r0, r3
1a00058a:	f003 fc83 	bl	1a003e94 <xQueuePeek>
}
1a00058e:	bf00      	nop
1a000590:	3708      	adds	r7, #8
1a000592:	46bd      	mov	sp, r7
1a000594:	bd80      	pop	{r7, pc}

1a000596 <Cola_Pop>:
 *
 * @param self Manejador de las colas (TDA)
 * @param data Es un puntero al bloque de memoria
 */
void Cola_Pop( cola_t *self, tMensaje *data )
{
1a000596:	b580      	push	{r7, lr}
1a000598:	b082      	sub	sp, #8
1a00059a:	af00      	add	r7, sp, #0
1a00059c:	6078      	str	r0, [r7, #4]
1a00059e:	6039      	str	r1, [r7, #0]
	xQueueReceive( self->queue, data, portMAX_DELAY );
1a0005a0:	687b      	ldr	r3, [r7, #4]
1a0005a2:	681b      	ldr	r3, [r3, #0]
1a0005a4:	f04f 32ff 	mov.w	r2, #4294967295
1a0005a8:	6839      	ldr	r1, [r7, #0]
1a0005aa:	4618      	mov	r0, r3
1a0005ac:	f003 fa8e 	bl	1a003acc <xQueueReceive>
}
1a0005b0:	bf00      	nop
1a0005b2:	3708      	adds	r7, #8
1a0005b4:	46bd      	mov	sp, r7
1a0005b6:	bd80      	pop	{r7, pc}

1a0005b8 <Cola_PopFromISR>:
 *
 * @param self Manejador de las colas (TDA)
 * @param data Es un puntero al bloque de memoria
 */
bool Cola_PopFromISR( cola_t *self, tMensaje *data )
{
1a0005b8:	b580      	push	{r7, lr}
1a0005ba:	b084      	sub	sp, #16
1a0005bc:	af00      	add	r7, sp, #0
1a0005be:	6078      	str	r0, [r7, #4]
1a0005c0:	6039      	str	r1, [r7, #0]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
1a0005c2:	2300      	movs	r3, #0
1a0005c4:	60bb      	str	r3, [r7, #8]
	BaseType_t rv = xQueueReceiveFromISR( self->queue, data,
1a0005c6:	687b      	ldr	r3, [r7, #4]
1a0005c8:	681b      	ldr	r3, [r3, #0]
1a0005ca:	f107 0208 	add.w	r2, r7, #8
1a0005ce:	6839      	ldr	r1, [r7, #0]
1a0005d0:	4618      	mov	r0, r3
1a0005d2:	f003 fd3d 	bl	1a004050 <xQueueReceiveFromISR>
1a0005d6:	60f8      	str	r0, [r7, #12]
											&xHigherPriorityTaskWoken );

	return (bool) rv;
1a0005d8:	68fb      	ldr	r3, [r7, #12]
1a0005da:	2b00      	cmp	r3, #0
1a0005dc:	bf14      	ite	ne
1a0005de:	2301      	movne	r3, #1
1a0005e0:	2300      	moveq	r3, #0
1a0005e2:	b2db      	uxtb	r3, r3
}
1a0005e4:	4618      	mov	r0, r3
1a0005e6:	3710      	adds	r7, #16
1a0005e8:	46bd      	mov	sp, r7
1a0005ea:	bd80      	pop	{r7, pc}

1a0005ec <Cola_Post>:
 *
 * @param self Manejador de las colas (TDA)
 * @param data Es un puntero al bloque de memoria
 */
void Cola_Post( cola_t *self, const tMensaje *data)
{
1a0005ec:	b580      	push	{r7, lr}
1a0005ee:	b082      	sub	sp, #8
1a0005f0:	af00      	add	r7, sp, #0
1a0005f2:	6078      	str	r0, [r7, #4]
1a0005f4:	6039      	str	r1, [r7, #0]
	xQueueSend( self->queue, data, portMAX_DELAY );
1a0005f6:	687b      	ldr	r3, [r7, #4]
1a0005f8:	6818      	ldr	r0, [r3, #0]
1a0005fa:	2300      	movs	r3, #0
1a0005fc:	f04f 32ff 	mov.w	r2, #4294967295
1a000600:	6839      	ldr	r1, [r7, #0]
1a000602:	f003 f84b 	bl	1a00369c <xQueueGenericSend>
}
1a000606:	bf00      	nop
1a000608:	3708      	adds	r7, #8
1a00060a:	46bd      	mov	sp, r7
1a00060c:	bd80      	pop	{r7, pc}

1a00060e <Cola_PostFromISR>:
 *
 * @param self Manejador de las colas (TDA)
 * @param data Es un puntero al bloque de memoria
 */
bool Cola_PostFromISR( cola_t *self, const tMensaje *data)
{
1a00060e:	b580      	push	{r7, lr}
1a000610:	b084      	sub	sp, #16
1a000612:	af00      	add	r7, sp, #0
1a000614:	6078      	str	r0, [r7, #4]
1a000616:	6039      	str	r1, [r7, #0]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
1a000618:	2300      	movs	r3, #0
1a00061a:	60fb      	str	r3, [r7, #12]
	xQueueSendFromISR( self->queue, data, &xHigherPriorityTaskWoken );
1a00061c:	687b      	ldr	r3, [r7, #4]
1a00061e:	6818      	ldr	r0, [r3, #0]
1a000620:	f107 020c 	add.w	r2, r7, #12
1a000624:	2300      	movs	r3, #0
1a000626:	6839      	ldr	r1, [r7, #0]
1a000628:	f003 f932 	bl	1a003890 <xQueueGenericSendFromISR>
}
1a00062c:	bf00      	nop
1a00062e:	4618      	mov	r0, r3
1a000630:	3710      	adds	r7, #16
1a000632:	46bd      	mov	sp, r7
1a000634:	bd80      	pop	{r7, pc}
1a000636:	Address 0x1a000636 is out of bounds.


1a000638 <main>:
/*=====[Prototypes (declarations) of private functions]======================*/

/*=====[Implementations of public functions]=================================*/

int main( void )
{
1a000638:	b580      	push	{r7, lr}
1a00063a:	af00      	add	r7, sp, #0
	/* Inicializar la placa */
    boardConfig();
1a00063c:	f006 fd6c 	bl	1a007118 <boardInit>

    Memory_Init ( &mem_handle, &mem_pool_ptr );
1a000640:	4910      	ldr	r1, [pc, #64]	; (1a000684 <main+0x4c>)
1a000642:	4811      	ldr	r0, [pc, #68]	; (1a000688 <main+0x50>)
1a000644:	f000 fba6 	bl	1a000d94 <Memory_Init>

	Cola_Create( &cola_2a3 );//Crea COLAS
1a000648:	4810      	ldr	r0, [pc, #64]	; (1a00068c <main+0x54>)
1a00064a:	f7ff ff75 	bl	1a000538 <Cola_Create>
	Cola_Create( &cola_3a2 );//Crea COLAS
1a00064e:	4810      	ldr	r0, [pc, #64]	; (1a000690 <main+0x58>)
1a000650:	f7ff ff72 	bl	1a000538 <Cola_Create>

    Access2Medium_Create( &uart_usb_handle,
1a000654:	4b0f      	ldr	r3, [pc, #60]	; (1a000694 <main+0x5c>)
1a000656:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
1a00065a:	2103      	movs	r1, #3
1a00065c:	480e      	ldr	r0, [pc, #56]	; (1a000698 <main+0x60>)
1a00065e:	f000 fbeb 	bl	1a000e38 <Access2Medium_Create>
    					  UART_USB,
						  115200,
						  FrameParser_CatchMsg );

    FrameParser_Create( &frame_parser_handle );//CREA TAREAS
1a000662:	480e      	ldr	r0, [pc, #56]	; (1a00069c <main+0x64>)
1a000664:	f000 f8f6 	bl	1a000854 <FrameParser_Create>


    printf( "Grupo XXX - Farfan - Rizo\r\n");
1a000668:	480d      	ldr	r0, [pc, #52]	; (1a0006a0 <main+0x68>)
1a00066a:	f008 fadb 	bl	1a008c24 <puts>
   // printf( "temperatura_sensor = %d --> temperatura_grados = %d C\r\n", 1, 1 );


    activeObjectCreate( &aoApp, NULL , App_Convert );
1a00066e:	4a0d      	ldr	r2, [pc, #52]	; (1a0006a4 <main+0x6c>)
1a000670:	2100      	movs	r1, #0
1a000672:	480d      	ldr	r0, [pc, #52]	; (1a0006a8 <main+0x70>)
1a000674:	f000 fb1e 	bl	1a000cb4 <activeObjectCreate>
	
    vTaskStartScheduler();
1a000678:	f001 fec0 	bl	1a0023fc <vTaskStartScheduler>

    return 0;
1a00067c:	2300      	movs	r3, #0
}
1a00067e:	4618      	mov	r0, r3
1a000680:	bd80      	pop	{r7, pc}
1a000682:	bf00      	nop
1a000684:	10003508 	.word	0x10003508
1a000688:	100034f4 	.word	0x100034f4
1a00068c:	10003558 	.word	0x10003558
1a000690:	10003560 	.word	0x10003560
1a000694:	1a000b09 	.word	0x1a000b09
1a000698:	1000351c 	.word	0x1000351c
1a00069c:	1000355c 	.word	0x1000355c
1a0006a0:	1a00cd40 	.word	0x1a00cd40
1a0006a4:	1a000461 	.word	0x1a000461
1a0006a8:	1000350c 	.word	0x1000350c

1a0006ac <QMPool_init>:
* The following example illustrates how to invoke QMPool_init():
* @include qmp_init.c
*/
void QMPool_init( QMPool * const me, void * const poolSto,
		unsigned int poolSize, unsigned short blockSize )
{
1a0006ac:	b480      	push	{r7}
1a0006ae:	b087      	sub	sp, #28
1a0006b0:	af00      	add	r7, sp, #0
1a0006b2:	60f8      	str	r0, [r7, #12]
1a0006b4:	60b9      	str	r1, [r7, #8]
1a0006b6:	607a      	str	r2, [r7, #4]
1a0006b8:	807b      	strh	r3, [r7, #2]
    QFreeBlock *fb;
    unsigned short nblocks;

    me->free_head = poolSto;
1a0006ba:	68fb      	ldr	r3, [r7, #12]
1a0006bc:	68ba      	ldr	r2, [r7, #8]
1a0006be:	601a      	str	r2, [r3, #0]

    /* round up the blockSize to fit an integer # free blocks, no division */
    me->blockSize = ( QMPoolSize )sizeof( QFreeBlock ); /* start with just one */
1a0006c0:	68fb      	ldr	r3, [r7, #12]
1a0006c2:	2204      	movs	r2, #4
1a0006c4:	819a      	strh	r2, [r3, #12]
    nblocks = ( unsigned short )1; /* #free blocks that fit in one memory block */
1a0006c6:	2301      	movs	r3, #1
1a0006c8:	827b      	strh	r3, [r7, #18]
    while ( me->blockSize < ( QMPoolSize )blockSize )
1a0006ca:	e008      	b.n	1a0006de <QMPool_init+0x32>
    {
        me->blockSize += ( QMPoolSize )sizeof( QFreeBlock );
1a0006cc:	68fb      	ldr	r3, [r7, #12]
1a0006ce:	899b      	ldrh	r3, [r3, #12]
1a0006d0:	3304      	adds	r3, #4
1a0006d2:	b29a      	uxth	r2, r3
1a0006d4:	68fb      	ldr	r3, [r7, #12]
1a0006d6:	819a      	strh	r2, [r3, #12]
        ++nblocks;
1a0006d8:	8a7b      	ldrh	r3, [r7, #18]
1a0006da:	3301      	adds	r3, #1
1a0006dc:	827b      	strh	r3, [r7, #18]
    while ( me->blockSize < ( QMPoolSize )blockSize )
1a0006de:	68fb      	ldr	r3, [r7, #12]
1a0006e0:	899b      	ldrh	r3, [r3, #12]
1a0006e2:	887a      	ldrh	r2, [r7, #2]
1a0006e4:	429a      	cmp	r2, r3
1a0006e6:	d8f1      	bhi.n	1a0006cc <QMPool_init+0x20>
    }
    blockSize = ( unsigned short )me->blockSize; /* round-up to nearest block */
1a0006e8:	68fb      	ldr	r3, [r7, #12]
1a0006ea:	899b      	ldrh	r3, [r3, #12]
1a0006ec:	807b      	strh	r3, [r7, #2]

    /* chain all blocks together in a free-list... */
    poolSize -= ( unsigned int )blockSize; /* don't count the last block */
1a0006ee:	887b      	ldrh	r3, [r7, #2]
1a0006f0:	687a      	ldr	r2, [r7, #4]
1a0006f2:	1ad3      	subs	r3, r2, r3
1a0006f4:	607b      	str	r3, [r7, #4]
    me->nTot  = ( QMPoolCtr )1;  /* the last block already in the pool */
1a0006f6:	68fb      	ldr	r3, [r7, #12]
1a0006f8:	2201      	movs	r2, #1
1a0006fa:	81da      	strh	r2, [r3, #14]
    fb = ( QFreeBlock * )me->free_head; /* start at the head of the free list */
1a0006fc:	68fb      	ldr	r3, [r7, #12]
1a0006fe:	681b      	ldr	r3, [r3, #0]
1a000700:	617b      	str	r3, [r7, #20]

    /* chain all blocks together in a free-list... */
    while ( poolSize >= ( unsigned int )blockSize )
1a000702:	e012      	b.n	1a00072a <QMPool_init+0x7e>
    {
        fb->next = &QF_PTR_AT_( fb, nblocks ); /*point next link to next block */
1a000704:	8a7b      	ldrh	r3, [r7, #18]
1a000706:	009b      	lsls	r3, r3, #2
1a000708:	697a      	ldr	r2, [r7, #20]
1a00070a:	441a      	add	r2, r3
1a00070c:	697b      	ldr	r3, [r7, #20]
1a00070e:	601a      	str	r2, [r3, #0]
        fb = fb->next;           /* advance to the next block */
1a000710:	697b      	ldr	r3, [r7, #20]
1a000712:	681b      	ldr	r3, [r3, #0]
1a000714:	617b      	str	r3, [r7, #20]
        poolSize -= ( unsigned int )blockSize; /* reduce available pool size */
1a000716:	887b      	ldrh	r3, [r7, #2]
1a000718:	687a      	ldr	r2, [r7, #4]
1a00071a:	1ad3      	subs	r3, r2, r3
1a00071c:	607b      	str	r3, [r7, #4]
        ++me->nTot;              /* increment the number of blocks so far */
1a00071e:	68fb      	ldr	r3, [r7, #12]
1a000720:	89db      	ldrh	r3, [r3, #14]
1a000722:	3301      	adds	r3, #1
1a000724:	b29a      	uxth	r2, r3
1a000726:	68fb      	ldr	r3, [r7, #12]
1a000728:	81da      	strh	r2, [r3, #14]
    while ( poolSize >= ( unsigned int )blockSize )
1a00072a:	887b      	ldrh	r3, [r7, #2]
1a00072c:	687a      	ldr	r2, [r7, #4]
1a00072e:	429a      	cmp	r2, r3
1a000730:	d2e8      	bcs.n	1a000704 <QMPool_init+0x58>
    }

    fb->next  = ( QFreeBlock * )0; /* the last link points to NULL */
1a000732:	697b      	ldr	r3, [r7, #20]
1a000734:	2200      	movs	r2, #0
1a000736:	601a      	str	r2, [r3, #0]
    me->nFree = me->nTot;        /* all blocks are free */
1a000738:	68fb      	ldr	r3, [r7, #12]
1a00073a:	89da      	ldrh	r2, [r3, #14]
1a00073c:	68fb      	ldr	r3, [r7, #12]
1a00073e:	821a      	strh	r2, [r3, #16]
    me->nMin  = me->nTot;        /* the minimum number of free blocks */
1a000740:	68fb      	ldr	r3, [r7, #12]
1a000742:	89da      	ldrh	r2, [r3, #14]
1a000744:	68fb      	ldr	r3, [r7, #12]
1a000746:	825a      	strh	r2, [r3, #18]
    me->start = poolSto;         /* the original start this pool buffer */
1a000748:	68fb      	ldr	r3, [r7, #12]
1a00074a:	68ba      	ldr	r2, [r7, #8]
1a00074c:	605a      	str	r2, [r3, #4]
    me->end   = fb;              /* the last block in this pool */
1a00074e:	68fb      	ldr	r3, [r7, #12]
1a000750:	697a      	ldr	r2, [r7, #20]
1a000752:	609a      	str	r2, [r3, #8]
}
1a000754:	bf00      	nop
1a000756:	371c      	adds	r7, #28
1a000758:	46bd      	mov	sp, r7
1a00075a:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00075e:	4770      	bx	lr

1a000760 <QMPool_put>:
* @usage
* The following example illustrates how to use QMPool_put():
* @include qmp_use.c
*/
void QMPool_put( QMPool * const me, void *b )
{
1a000760:	b480      	push	{r7}
1a000762:	b087      	sub	sp, #28
1a000764:	af00      	add	r7, sp, #0
1a000766:	6078      	str	r0, [r7, #4]
1a000768:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a00076a:	f3ef 8211 	mrs	r2, BASEPRI
1a00076e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000772:	f383 8811 	msr	BASEPRI, r3
1a000776:	f3bf 8f6f 	isb	sy
1a00077a:	f3bf 8f4f 	dsb	sy
1a00077e:	60fa      	str	r2, [r7, #12]
1a000780:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
1a000782:	68fb      	ldr	r3, [r7, #12]
    /** @pre # free blocks cannot exceed the total # blocks and
    * the block pointer must be from this pool.
    */

//    portENTER_CRITICAL(); //Enter on critical section
    uxSavedInterruptStatus = taskENTER_CRITICAL_FROM_ISR();
1a000784:	617b      	str	r3, [r7, #20]

    ( ( QFreeBlock * )b )->next = ( QFreeBlock * )me->free_head; /* link into list */
1a000786:	687b      	ldr	r3, [r7, #4]
1a000788:	681a      	ldr	r2, [r3, #0]
1a00078a:	683b      	ldr	r3, [r7, #0]
1a00078c:	601a      	str	r2, [r3, #0]
    me->free_head = b;      /* set as new head of the free list */
1a00078e:	687b      	ldr	r3, [r7, #4]
1a000790:	683a      	ldr	r2, [r7, #0]
1a000792:	601a      	str	r2, [r3, #0]
    ++me->nFree;            /* one more free block in this pool */
1a000794:	687b      	ldr	r3, [r7, #4]
1a000796:	8a1b      	ldrh	r3, [r3, #16]
1a000798:	b29b      	uxth	r3, r3
1a00079a:	3301      	adds	r3, #1
1a00079c:	b29a      	uxth	r2, r3
1a00079e:	687b      	ldr	r3, [r7, #4]
1a0007a0:	821a      	strh	r2, [r3, #16]
1a0007a2:	697b      	ldr	r3, [r7, #20]
1a0007a4:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a0007a6:	693b      	ldr	r3, [r7, #16]
1a0007a8:	f383 8811 	msr	BASEPRI, r3

    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );
//    portEXIT_CRITICAL(); //Exit from critical section
}
1a0007ac:	bf00      	nop
1a0007ae:	371c      	adds	r7, #28
1a0007b0:	46bd      	mov	sp, r7
1a0007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0007b6:	4770      	bx	lr

1a0007b8 <QMPool_get>:
* @usage
* The following example illustrates how to use QMPool_get():
* @include qmp_use.c
*/
void *QMPool_get( QMPool * const me, unsigned short const margin )
{
1a0007b8:	b480      	push	{r7}
1a0007ba:	b089      	sub	sp, #36	; 0x24
1a0007bc:	af00      	add	r7, sp, #0
1a0007be:	6078      	str	r0, [r7, #4]
1a0007c0:	460b      	mov	r3, r1
1a0007c2:	807b      	strh	r3, [r7, #2]
	__asm volatile
1a0007c4:	f3ef 8211 	mrs	r2, BASEPRI
1a0007c8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0007cc:	f383 8811 	msr	BASEPRI, r3
1a0007d0:	f3bf 8f6f 	isb	sy
1a0007d4:	f3bf 8f4f 	dsb	sy
1a0007d8:	613a      	str	r2, [r7, #16]
1a0007da:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
1a0007dc:	693b      	ldr	r3, [r7, #16]
	UBaseType_t uxSavedInterruptStatus;
    QFreeBlock *fb;

    //    portENTER_CRITICAL(); //Enter on critical section
	uxSavedInterruptStatus = taskENTER_CRITICAL_FROM_ISR();
1a0007de:	61bb      	str	r3, [r7, #24]

    /* have more free blocks than the requested margin? */
    if ( me->nFree > ( QMPoolCtr )margin )
1a0007e0:	687b      	ldr	r3, [r7, #4]
1a0007e2:	8a1b      	ldrh	r3, [r3, #16]
1a0007e4:	b29b      	uxth	r3, r3
1a0007e6:	887a      	ldrh	r2, [r7, #2]
1a0007e8:	429a      	cmp	r2, r3
1a0007ea:	d225      	bcs.n	1a000838 <QMPool_get+0x80>
    {
        void *fb_next;
        fb = ( QFreeBlock * )me->free_head; /* get a free block */
1a0007ec:	687b      	ldr	r3, [r7, #4]
1a0007ee:	681b      	ldr	r3, [r3, #0]
1a0007f0:	61fb      	str	r3, [r7, #28]

        fb_next = fb->next; /* put volatile to a temporary to avoid UB */
1a0007f2:	69fb      	ldr	r3, [r7, #28]
1a0007f4:	681b      	ldr	r3, [r3, #0]
1a0007f6:	617b      	str	r3, [r7, #20]

        /* is the pool becoming empty? */
        --me->nFree; /* one less free block */
1a0007f8:	687b      	ldr	r3, [r7, #4]
1a0007fa:	8a1b      	ldrh	r3, [r3, #16]
1a0007fc:	b29b      	uxth	r3, r3
1a0007fe:	3b01      	subs	r3, #1
1a000800:	b29a      	uxth	r2, r3
1a000802:	687b      	ldr	r3, [r7, #4]
1a000804:	821a      	strh	r2, [r3, #16]
        if ( me->nFree == ( QMPoolCtr )0 )
1a000806:	687b      	ldr	r3, [r7, #4]
1a000808:	8a1b      	ldrh	r3, [r3, #16]
1a00080a:	b29b      	uxth	r3, r3
1a00080c:	2b00      	cmp	r3, #0
1a00080e:	d103      	bne.n	1a000818 <QMPool_get+0x60>
        {

            me->nMin = ( QMPoolCtr )0; /* remember that the pool got empty */
1a000810:	687b      	ldr	r3, [r7, #4]
1a000812:	2200      	movs	r2, #0
1a000814:	825a      	strh	r2, [r3, #18]
1a000816:	e00b      	b.n	1a000830 <QMPool_get+0x78>
            * when the client code writes past the memory block, thus
            * corrupting the next block.
            */

            /* is the number of free blocks the new minimum so far? */
            if ( me->nMin > me->nFree )
1a000818:	687b      	ldr	r3, [r7, #4]
1a00081a:	8a5a      	ldrh	r2, [r3, #18]
1a00081c:	687b      	ldr	r3, [r7, #4]
1a00081e:	8a1b      	ldrh	r3, [r3, #16]
1a000820:	b29b      	uxth	r3, r3
1a000822:	429a      	cmp	r2, r3
1a000824:	d904      	bls.n	1a000830 <QMPool_get+0x78>
            {
                me->nMin = me->nFree; /* remember the new minimum */
1a000826:	687b      	ldr	r3, [r7, #4]
1a000828:	8a1b      	ldrh	r3, [r3, #16]
1a00082a:	b29a      	uxth	r2, r3
1a00082c:	687b      	ldr	r3, [r7, #4]
1a00082e:	825a      	strh	r2, [r3, #18]
            }
        }

        me->free_head = fb_next; /* set the head to the next free block */
1a000830:	687b      	ldr	r3, [r7, #4]
1a000832:	697a      	ldr	r2, [r7, #20]
1a000834:	601a      	str	r2, [r3, #0]
1a000836:	e001      	b.n	1a00083c <QMPool_get+0x84>
    }
    /* don't have enough free blocks at this point */
    else
    {

        fb = ( QFreeBlock * )0;
1a000838:	2300      	movs	r3, #0
1a00083a:	61fb      	str	r3, [r7, #28]
1a00083c:	69bb      	ldr	r3, [r7, #24]
1a00083e:	60bb      	str	r3, [r7, #8]
	__asm volatile
1a000840:	68bb      	ldr	r3, [r7, #8]
1a000842:	f383 8811 	msr	BASEPRI, r3
    }

    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );
//    portEXIT_CRITICAL(); //Exit from critical section

    return fb;  /* return the block or NULL pointer to the caller */
1a000846:	69fb      	ldr	r3, [r7, #28]
}
1a000848:	4618      	mov	r0, r3
1a00084a:	3724      	adds	r7, #36	; 0x24
1a00084c:	46bd      	mov	sp, r7
1a00084e:	f85d 7b04 	ldr.w	r7, [sp], #4
1a000852:	4770      	bx	lr

1a000854 <FrameParser_Create>:
static bool _EndOfMessage( char c, uint32_t *bytes_received, char *message );

/*=====[Implementations of public functions]=================================*/

void FrameParser_Create( frame_parser_t *self )
{
1a000854:	b580      	push	{r7, lr}
1a000856:	b088      	sub	sp, #32
1a000858:	af02      	add	r7, sp, #8
1a00085a:	6078      	str	r0, [r7, #4]
	BaseType_t res;

    /* Inicializar los elementos de sincronizacin */
    self->new_frame_signal 	= xSemaphoreCreateBinary();
1a00085c:	2203      	movs	r2, #3
1a00085e:	2100      	movs	r1, #0
1a000860:	2001      	movs	r0, #1
1a000862:	f002 fe89 	bl	1a003578 <xQueueGenericCreate>
1a000866:	4602      	mov	r2, r0
1a000868:	687b      	ldr	r3, [r7, #4]
1a00086a:	601a      	str	r2, [r3, #0]
    configASSERT( self->new_frame_signal != NULL ); /* gestion de errores */
1a00086c:	687b      	ldr	r3, [r7, #4]
1a00086e:	681b      	ldr	r3, [r3, #0]
1a000870:	2b00      	cmp	r3, #0
1a000872:	d109      	bne.n	1a000888 <FrameParser_Create+0x34>
	__asm volatile
1a000874:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000878:	f383 8811 	msr	BASEPRI, r3
1a00087c:	f3bf 8f6f 	isb	sy
1a000880:	f3bf 8f4f 	dsb	sy
1a000884:	613b      	str	r3, [r7, #16]
1a000886:	e7fe      	b.n	1a000886 <FrameParser_Create+0x32>

	/* Tarea que se encarga de parsear las tramas */
    res = xTaskCreate(
1a000888:	2300      	movs	r3, #0
1a00088a:	9301      	str	r3, [sp, #4]
1a00088c:	2301      	movs	r3, #1
1a00088e:	9300      	str	r3, [sp, #0]
1a000890:	687b      	ldr	r3, [r7, #4]
1a000892:	225a      	movs	r2, #90	; 0x5a
1a000894:	4916      	ldr	r1, [pc, #88]	; (1a0008f0 <FrameParser_Create+0x9c>)
1a000896:	4817      	ldr	r0, [pc, #92]	; (1a0008f4 <FrameParser_Create+0xa0>)
1a000898:	f001 fbe6 	bl	1a002068 <xTaskCreate>
1a00089c:	6178      	str	r0, [r7, #20]
						self,                           	// Parametros de tarea
						tskIDLE_PRIORITY+1,           		// Prioridad de la tarea
						0                             		// Puntero a la tarea creada en el sistema
			 );

	configASSERT( res == pdPASS ); 	// Gestin de errores
1a00089e:	697b      	ldr	r3, [r7, #20]
1a0008a0:	2b01      	cmp	r3, #1
1a0008a2:	d009      	beq.n	1a0008b8 <FrameParser_Create+0x64>
1a0008a4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0008a8:	f383 8811 	msr	BASEPRI, r3
1a0008ac:	f3bf 8f6f 	isb	sy
1a0008b0:	f3bf 8f4f 	dsb	sy
1a0008b4:	60fb      	str	r3, [r7, #12]
1a0008b6:	e7fe      	b.n	1a0008b6 <FrameParser_Create+0x62>

	/* Tarea que se encarga de parsear las tramas */
    res = xTaskCreate(
1a0008b8:	2300      	movs	r3, #0
1a0008ba:	9301      	str	r3, [sp, #4]
1a0008bc:	2301      	movs	r3, #1
1a0008be:	9300      	str	r3, [sp, #0]
1a0008c0:	687b      	ldr	r3, [r7, #4]
1a0008c2:	225a      	movs	r2, #90	; 0x5a
1a0008c4:	490c      	ldr	r1, [pc, #48]	; (1a0008f8 <FrameParser_Create+0xa4>)
1a0008c6:	480d      	ldr	r0, [pc, #52]	; (1a0008fc <FrameParser_Create+0xa8>)
1a0008c8:	f001 fbce 	bl	1a002068 <xTaskCreate>
1a0008cc:	6178      	str	r0, [r7, #20]
						self,                           	// Parametros de tarea
						tskIDLE_PRIORITY+1,           		// Prioridad de la tarea
						0                             		// Puntero a la tarea creada en el sistema
			 );

	configASSERT( res == pdPASS ); 	// Gestin de errores
1a0008ce:	697b      	ldr	r3, [r7, #20]
1a0008d0:	2b01      	cmp	r3, #1
1a0008d2:	d009      	beq.n	1a0008e8 <FrameParser_Create+0x94>
1a0008d4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0008d8:	f383 8811 	msr	BASEPRI, r3
1a0008dc:	f3bf 8f6f 	isb	sy
1a0008e0:	f3bf 8f4f 	dsb	sy
1a0008e4:	60bb      	str	r3, [r7, #8]
1a0008e6:	e7fe      	b.n	1a0008e6 <FrameParser_Create+0x92>
}
1a0008e8:	bf00      	nop
1a0008ea:	3718      	adds	r7, #24
1a0008ec:	46bd      	mov	sp, r7
1a0008ee:	bd80      	pop	{r7, pc}
1a0008f0:	1a00cd5c 	.word	0x1a00cd5c
1a0008f4:	1a000a4d 	.word	0x1a000a4d
1a0008f8:	1a00cd74 	.word	0x1a00cd74
1a0008fc:	1a000901 	.word	0x1a000901

1a000900 <FrameParser_RunDecoding>:

void FrameParser_RunDecoding( void *self )
{
1a000900:	b580      	push	{r7, lr}
1a000902:	b088      	sub	sp, #32
1a000904:	af00      	add	r7, sp, #0
1a000906:	6078      	str	r0, [r7, #4]
	frame_parser_t *parser = (frame_parser_t *) self;
1a000908:	687b      	ldr	r3, [r7, #4]
1a00090a:	617b      	str	r3, [r7, #20]
	uint8_t crc1,crc2;

    while( TRUE )
    {
    	/* Recibo desde la capa 1 */
    	Cola_Pop( &uart_usb_handle.cola_1a2, &data );
1a00090c:	f107 030c 	add.w	r3, r7, #12
1a000910:	4619      	mov	r1, r3
1a000912:	4845      	ldr	r0, [pc, #276]	; (1a000a28 <FrameParser_RunDecoding+0x128>)
1a000914:	f7ff fe3f 	bl	1a000596 <Cola_Pop>
    	printf( "Recibe de 1 a 2 - Mensaje de ingreso UART: %s \r\n", data );
1a000918:	68fb      	ldr	r3, [r7, #12]
1a00091a:	4619      	mov	r1, r3
1a00091c:	4843      	ldr	r0, [pc, #268]	; (1a000a2c <FrameParser_RunDecoding+0x12c>)
1a00091e:	f008 f91f 	bl	1a008b60 <printf>

    	//printf( "Cola POP %s \r\n", data );

		/* determina el tamao del string descartando los delimitadores */
		for( int i = 1; data[i] != EOM; i++ )
1a000922:	2301      	movs	r3, #1
1a000924:	61bb      	str	r3, [r7, #24]
1a000926:	e004      	b.n	1a000932 <FrameParser_RunDecoding+0x32>
		{
			size = i;
1a000928:	69bb      	ldr	r3, [r7, #24]
1a00092a:	61fb      	str	r3, [r7, #28]
		for( int i = 1; data[i] != EOM; i++ )
1a00092c:	69bb      	ldr	r3, [r7, #24]
1a00092e:	3301      	adds	r3, #1
1a000930:	61bb      	str	r3, [r7, #24]
1a000932:	68fa      	ldr	r2, [r7, #12]
1a000934:	69bb      	ldr	r3, [r7, #24]
1a000936:	4413      	add	r3, r2
1a000938:	781b      	ldrb	r3, [r3, #0]
1a00093a:	2b29      	cmp	r3, #41	; 0x29
1a00093c:	d1f4      	bne.n	1a000928 <FrameParser_RunDecoding+0x28>

		//printf( "Tamao del mensaje: %d \r\n", size );

		/* incrusta un '\0' al final del string	 */

		data[size + 2] = END_OF_STRING;
1a00093e:	68fa      	ldr	r2, [r7, #12]
1a000940:	69fb      	ldr	r3, [r7, #28]
1a000942:	3302      	adds	r3, #2
1a000944:	4413      	add	r3, r2
1a000946:	2200      	movs	r2, #0
1a000948:	701a      	strb	r2, [r3, #0]


		/* se prepara para calcular el CRC8 */
		crc1 = 0;
1a00094a:	2300      	movs	r3, #0
1a00094c:	74fb      	strb	r3, [r7, #19]

		/* convertidor ASCII a hexadecimal */
		crc1 = ( data[size-1] <= ASCII_9 ) ? ( data[size-1] - ASCII_0) : ( data[size-1] - ASCII_A + 10);
1a00094e:	68fa      	ldr	r2, [r7, #12]
1a000950:	69fb      	ldr	r3, [r7, #28]
1a000952:	3b01      	subs	r3, #1
1a000954:	4413      	add	r3, r2
1a000956:	781b      	ldrb	r3, [r3, #0]
1a000958:	2b39      	cmp	r3, #57	; 0x39
1a00095a:	d807      	bhi.n	1a00096c <FrameParser_RunDecoding+0x6c>
1a00095c:	68fa      	ldr	r2, [r7, #12]
1a00095e:	69fb      	ldr	r3, [r7, #28]
1a000960:	3b01      	subs	r3, #1
1a000962:	4413      	add	r3, r2
1a000964:	781b      	ldrb	r3, [r3, #0]
1a000966:	3b30      	subs	r3, #48	; 0x30
1a000968:	b2db      	uxtb	r3, r3
1a00096a:	e006      	b.n	1a00097a <FrameParser_RunDecoding+0x7a>
1a00096c:	68fa      	ldr	r2, [r7, #12]
1a00096e:	69fb      	ldr	r3, [r7, #28]
1a000970:	3b01      	subs	r3, #1
1a000972:	4413      	add	r3, r2
1a000974:	781b      	ldrb	r3, [r3, #0]
1a000976:	3b37      	subs	r3, #55	; 0x37
1a000978:	b2db      	uxtb	r3, r3
1a00097a:	74fb      	strb	r3, [r7, #19]
		//printf( "CRC1-a: %d \r\n", crc1 );
		crc1 = crc1 << 4;
1a00097c:	7cfb      	ldrb	r3, [r7, #19]
1a00097e:	011b      	lsls	r3, r3, #4
1a000980:	74fb      	strb	r3, [r7, #19]
		//printf( "CRC1-b: %d \r\n", crc1 );
		crc1 += ( data[size] <= ASCII_9 ) ? ( data[size] - ASCII_0) : ( data[size] - ASCII_A + 10);
1a000982:	68fa      	ldr	r2, [r7, #12]
1a000984:	69fb      	ldr	r3, [r7, #28]
1a000986:	4413      	add	r3, r2
1a000988:	781b      	ldrb	r3, [r3, #0]
1a00098a:	2b39      	cmp	r3, #57	; 0x39
1a00098c:	d806      	bhi.n	1a00099c <FrameParser_RunDecoding+0x9c>
1a00098e:	68fa      	ldr	r2, [r7, #12]
1a000990:	69fb      	ldr	r3, [r7, #28]
1a000992:	4413      	add	r3, r2
1a000994:	781b      	ldrb	r3, [r3, #0]
1a000996:	3b30      	subs	r3, #48	; 0x30
1a000998:	b2db      	uxtb	r3, r3
1a00099a:	e005      	b.n	1a0009a8 <FrameParser_RunDecoding+0xa8>
1a00099c:	68fa      	ldr	r2, [r7, #12]
1a00099e:	69fb      	ldr	r3, [r7, #28]
1a0009a0:	4413      	add	r3, r2
1a0009a2:	781b      	ldrb	r3, [r3, #0]
1a0009a4:	3b37      	subs	r3, #55	; 0x37
1a0009a6:	b2db      	uxtb	r3, r3
1a0009a8:	7cfa      	ldrb	r2, [r7, #19]
1a0009aa:	4413      	add	r3, r2
1a0009ac:	74fb      	strb	r3, [r7, #19]
		printf( "CRC1-c: %d \r\n", crc1 );
1a0009ae:	7cfb      	ldrb	r3, [r7, #19]
1a0009b0:	4619      	mov	r1, r3
1a0009b2:	481f      	ldr	r0, [pc, #124]	; (1a000a30 <FrameParser_RunDecoding+0x130>)
1a0009b4:	f008 f8d4 	bl	1a008b60 <printf>
		crc2=crc8_calc(SEED, data + 1, size - 2);
1a0009b8:	68fb      	ldr	r3, [r7, #12]
1a0009ba:	1c59      	adds	r1, r3, #1
1a0009bc:	69fb      	ldr	r3, [r7, #28]
1a0009be:	3b02      	subs	r3, #2
1a0009c0:	461a      	mov	r2, r3
1a0009c2:	2000      	movs	r0, #0
1a0009c4:	f000 f938 	bl	1a000c38 <crc8_calc>
1a0009c8:	4603      	mov	r3, r0
1a0009ca:	74bb      	strb	r3, [r7, #18]
		printf( "CRC2: %d \r\n", crc2 );
1a0009cc:	7cbb      	ldrb	r3, [r7, #18]
1a0009ce:	4619      	mov	r1, r3
1a0009d0:	4818      	ldr	r0, [pc, #96]	; (1a000a34 <FrameParser_RunDecoding+0x134>)
1a0009d2:	f008 f8c5 	bl	1a008b60 <printf>

		/* compara el CRC que viene con el string y el calculado */
		if( crc1 == crc8_calc(SEED, data + 1, size - 2))
1a0009d6:	68fb      	ldr	r3, [r7, #12]
1a0009d8:	1c59      	adds	r1, r3, #1
1a0009da:	69fb      	ldr	r3, [r7, #28]
1a0009dc:	3b02      	subs	r3, #2
1a0009de:	461a      	mov	r2, r3
1a0009e0:	2000      	movs	r0, #0
1a0009e2:	f000 f929 	bl	1a000c38 <crc8_calc>
1a0009e6:	4603      	mov	r3, r0
1a0009e8:	461a      	mov	r2, r3
1a0009ea:	7cfb      	ldrb	r3, [r7, #19]
1a0009ec:	4293      	cmp	r3, r2
1a0009ee:	d10e      	bne.n	1a000a0e <FrameParser_RunDecoding+0x10e>
		{
			printf( "CRC8 OK\r\n");
1a0009f0:	4811      	ldr	r0, [pc, #68]	; (1a000a38 <FrameParser_RunDecoding+0x138>)
1a0009f2:	f008 f917 	bl	1a008c24 <puts>
			printf( "Dato ok: %s \r\n", data );
1a0009f6:	68fb      	ldr	r3, [r7, #12]
1a0009f8:	4619      	mov	r1, r3
1a0009fa:	4810      	ldr	r0, [pc, #64]	; (1a000a3c <FrameParser_RunDecoding+0x13c>)
1a0009fc:	f008 f8b0 	bl	1a008b60 <printf>
			/* envia el paquete a la capa de aplicacion 3 */
			Cola_Post( &cola_2a3, &data );
1a000a00:	f107 030c 	add.w	r3, r7, #12
1a000a04:	4619      	mov	r1, r3
1a000a06:	480e      	ldr	r0, [pc, #56]	; (1a000a40 <FrameParser_RunDecoding+0x140>)
1a000a08:	f7ff fdf0 	bl	1a0005ec <Cola_Post>
1a000a0c:	e77e      	b.n	1a00090c <FrameParser_RunDecoding+0xc>
		}
      	else
      	{
      		printf( "CRC8 ERROR\r\n");
1a000a0e:	480d      	ldr	r0, [pc, #52]	; (1a000a44 <FrameParser_RunDecoding+0x144>)
1a000a10:	f008 f908 	bl	1a008c24 <puts>
      		printf( "Dato error: %s \r\n", data );
1a000a14:	68fb      	ldr	r3, [r7, #12]
1a000a16:	4619      	mov	r1, r3
1a000a18:	480b      	ldr	r0, [pc, #44]	; (1a000a48 <FrameParser_RunDecoding+0x148>)
1a000a1a:	f008 f8a1 	bl	1a008b60 <printf>
      		/* descarta el string por error en el CRC */
      		data[0] = END_OF_STRING;
1a000a1e:	68fb      	ldr	r3, [r7, #12]
1a000a20:	2200      	movs	r2, #0
1a000a22:	701a      	strb	r2, [r3, #0]
    	Cola_Pop( &uart_usb_handle.cola_1a2, &data );
1a000a24:	e772      	b.n	1a00090c <FrameParser_RunDecoding+0xc>
1a000a26:	bf00      	nop
1a000a28:	10003550 	.word	0x10003550
1a000a2c:	1a00cd8c 	.word	0x1a00cd8c
1a000a30:	1a00cdc0 	.word	0x1a00cdc0
1a000a34:	1a00cdd0 	.word	0x1a00cdd0
1a000a38:	1a00cddc 	.word	0x1a00cddc
1a000a3c:	1a00cde8 	.word	0x1a00cde8
1a000a40:	10003558 	.word	0x10003558
1a000a44:	1a00cdf8 	.word	0x1a00cdf8
1a000a48:	1a00ce04 	.word	0x1a00ce04

1a000a4c <FrameParser_RunEncoding>:
    }
}


void FrameParser_RunEncoding( void *self )
{
1a000a4c:	b580      	push	{r7, lr}
1a000a4e:	b088      	sub	sp, #32
1a000a50:	af00      	add	r7, sp, #0
1a000a52:	6078      	str	r0, [r7, #4]
	frame_parser_t *parser = (frame_parser_t *) self;
1a000a54:	687b      	ldr	r3, [r7, #4]
1a000a56:	617b      	str	r3, [r7, #20]
	uint8_t crc2;

    while( TRUE )
    {
    	/* Recibo desde la capa 3 */
    	Cola_Pop( &cola_3a2, &data );
1a000a58:	f107 030c 	add.w	r3, r7, #12
1a000a5c:	4619      	mov	r1, r3
1a000a5e:	4826      	ldr	r0, [pc, #152]	; (1a000af8 <FrameParser_RunEncoding+0xac>)
1a000a60:	f7ff fd99 	bl	1a000596 <Cola_Pop>
    	printf( "Recibio de 3 a 2 \r\n");
1a000a64:	4825      	ldr	r0, [pc, #148]	; (1a000afc <FrameParser_RunEncoding+0xb0>)
1a000a66:	f008 f8dd 	bl	1a008c24 <puts>
		// determina el tamao del string descartando los delimitadores
		for( int i = 1; data[i] != EOM; i++ )
1a000a6a:	2301      	movs	r3, #1
1a000a6c:	61bb      	str	r3, [r7, #24]
1a000a6e:	e004      	b.n	1a000a7a <FrameParser_RunEncoding+0x2e>
		{
			size = i;
1a000a70:	69bb      	ldr	r3, [r7, #24]
1a000a72:	61fb      	str	r3, [r7, #28]
		for( int i = 1; data[i] != EOM; i++ )
1a000a74:	69bb      	ldr	r3, [r7, #24]
1a000a76:	3301      	adds	r3, #1
1a000a78:	61bb      	str	r3, [r7, #24]
1a000a7a:	68fa      	ldr	r2, [r7, #12]
1a000a7c:	69bb      	ldr	r3, [r7, #24]
1a000a7e:	4413      	add	r3, r2
1a000a80:	781b      	ldrb	r3, [r3, #0]
1a000a82:	2b29      	cmp	r3, #41	; 0x29
1a000a84:	d1f4      	bne.n	1a000a70 <FrameParser_RunEncoding+0x24>
		}

		crc2 = crc8_calc(SEED, data + 1, size - 2);
1a000a86:	68fb      	ldr	r3, [r7, #12]
1a000a88:	1c59      	adds	r1, r3, #1
1a000a8a:	69fb      	ldr	r3, [r7, #28]
1a000a8c:	3b02      	subs	r3, #2
1a000a8e:	461a      	mov	r2, r3
1a000a90:	2000      	movs	r0, #0
1a000a92:	f000 f8d1 	bl	1a000c38 <crc8_calc>
1a000a96:	4603      	mov	r3, r0
1a000a98:	74fb      	strb	r3, [r7, #19]

		uint8_t aux = crc2 & 0x0F;
1a000a9a:	7cfb      	ldrb	r3, [r7, #19]
1a000a9c:	f003 030f 	and.w	r3, r3, #15
1a000aa0:	74bb      	strb	r3, [r7, #18]

		/* convertidor hexadecimal a ASCII */
		data[size] = ( aux < 10 ) ? ( aux + ASCII_0 ) : ( aux - 10 + ASCII_A);
1a000aa2:	7cbb      	ldrb	r3, [r7, #18]
1a000aa4:	2b09      	cmp	r3, #9
1a000aa6:	d803      	bhi.n	1a000ab0 <FrameParser_RunEncoding+0x64>
1a000aa8:	7cbb      	ldrb	r3, [r7, #18]
1a000aaa:	3330      	adds	r3, #48	; 0x30
1a000aac:	b2db      	uxtb	r3, r3
1a000aae:	e002      	b.n	1a000ab6 <FrameParser_RunEncoding+0x6a>
1a000ab0:	7cbb      	ldrb	r3, [r7, #18]
1a000ab2:	3337      	adds	r3, #55	; 0x37
1a000ab4:	b2db      	uxtb	r3, r3
1a000ab6:	68f9      	ldr	r1, [r7, #12]
1a000ab8:	69fa      	ldr	r2, [r7, #28]
1a000aba:	440a      	add	r2, r1
1a000abc:	7013      	strb	r3, [r2, #0]
		aux = ( crc2 >> 4 ) & 0x0F;
1a000abe:	7cfb      	ldrb	r3, [r7, #19]
1a000ac0:	091b      	lsrs	r3, r3, #4
1a000ac2:	74bb      	strb	r3, [r7, #18]
		data[size - 1] = ( aux < 10 ) ? ( aux + ASCII_0 ) : ( aux - 10 + ASCII_A);
1a000ac4:	7cbb      	ldrb	r3, [r7, #18]
1a000ac6:	2b09      	cmp	r3, #9
1a000ac8:	d803      	bhi.n	1a000ad2 <FrameParser_RunEncoding+0x86>
1a000aca:	7cbb      	ldrb	r3, [r7, #18]
1a000acc:	3330      	adds	r3, #48	; 0x30
1a000ace:	b2db      	uxtb	r3, r3
1a000ad0:	e002      	b.n	1a000ad8 <FrameParser_RunEncoding+0x8c>
1a000ad2:	7cbb      	ldrb	r3, [r7, #18]
1a000ad4:	3337      	adds	r3, #55	; 0x37
1a000ad6:	b2db      	uxtb	r3, r3
1a000ad8:	68f9      	ldr	r1, [r7, #12]
1a000ada:	69fa      	ldr	r2, [r7, #28]
1a000adc:	3a01      	subs	r2, #1
1a000ade:	440a      	add	r2, r1
1a000ae0:	7013      	strb	r3, [r2, #0]

    	/* Envo el dato procesado a la capa 1 */
		printf( "Envia cola2a1 \r\n");
1a000ae2:	4807      	ldr	r0, [pc, #28]	; (1a000b00 <FrameParser_RunEncoding+0xb4>)
1a000ae4:	f008 f89e 	bl	1a008c24 <puts>
		Cola_Post( &uart_usb_handle.cola_2a1, &data );
1a000ae8:	f107 030c 	add.w	r3, r7, #12
1a000aec:	4619      	mov	r1, r3
1a000aee:	4805      	ldr	r0, [pc, #20]	; (1a000b04 <FrameParser_RunEncoding+0xb8>)
1a000af0:	f7ff fd7c 	bl	1a0005ec <Cola_Post>
    {
1a000af4:	e7b0      	b.n	1a000a58 <FrameParser_RunEncoding+0xc>
1a000af6:	bf00      	nop
1a000af8:	10003560 	.word	0x10003560
1a000afc:	1a00ce18 	.word	0x1a00ce18
1a000b00:	1a00ce2c 	.word	0x1a00ce2c
1a000b04:	10003554 	.word	0x10003554

1a000b08 <FrameParser_CatchMsg>:
    }
}

bool FrameParser_CatchMsg( char c, uint32_t *bytes_received, tMensaje message )
{
1a000b08:	b580      	push	{r7, lr}
1a000b0a:	b086      	sub	sp, #24
1a000b0c:	af00      	add	r7, sp, #0
1a000b0e:	4603      	mov	r3, r0
1a000b10:	60b9      	str	r1, [r7, #8]
1a000b12:	607a      	str	r2, [r7, #4]
1a000b14:	73fb      	strb	r3, [r7, #15]
	bool ret = false;
1a000b16:	2300      	movs	r3, #0
1a000b18:	75fb      	strb	r3, [r7, #23]

	/* Descarto el paquete si recib ms bytes del mximo estipulado */
	if( (FRAME_MAX_SIZE - 1) == *bytes_received )
1a000b1a:	68bb      	ldr	r3, [r7, #8]
1a000b1c:	681b      	ldr	r3, [r3, #0]
1a000b1e:	2bc8      	cmp	r3, #200	; 0xc8
1a000b20:	d102      	bne.n	1a000b28 <FrameParser_CatchMsg+0x20>
	{
		/* reinicio el paquete */
		*bytes_received = 0;
1a000b22:	68bb      	ldr	r3, [r7, #8]
1a000b24:	2200      	movs	r2, #0
1a000b26:	601a      	str	r2, [r3, #0]
	}

	/* Decido que hacer dependiento el byte que lleg */
	switch (c)
1a000b28:	7bfb      	ldrb	r3, [r7, #15]
1a000b2a:	2b28      	cmp	r3, #40	; 0x28
1a000b2c:	d002      	beq.n	1a000b34 <FrameParser_CatchMsg+0x2c>
1a000b2e:	2b29      	cmp	r3, #41	; 0x29
1a000b30:	d007      	beq.n	1a000b42 <FrameParser_CatchMsg+0x3a>
1a000b32:	e012      	b.n	1a000b5a <FrameParser_CatchMsg+0x52>
	{
		case SOM:
			_StartOfMessage( c, bytes_received, message );
1a000b34:	7bfb      	ldrb	r3, [r7, #15]
1a000b36:	687a      	ldr	r2, [r7, #4]
1a000b38:	68b9      	ldr	r1, [r7, #8]
1a000b3a:	4618      	mov	r0, r3
1a000b3c:	f000 f81a 	bl	1a000b74 <_StartOfMessage>
			break;
1a000b40:	e013      	b.n	1a000b6a <FrameParser_CatchMsg+0x62>

		case EOM:
			if ( true == _EndOfMessage( c, bytes_received, message) )
1a000b42:	7bfb      	ldrb	r3, [r7, #15]
1a000b44:	687a      	ldr	r2, [r7, #4]
1a000b46:	68b9      	ldr	r1, [r7, #8]
1a000b48:	4618      	mov	r0, r3
1a000b4a:	f000 f852 	bl	1a000bf2 <_EndOfMessage>
1a000b4e:	4603      	mov	r3, r0
1a000b50:	2b00      	cmp	r3, #0
1a000b52:	d009      	beq.n	1a000b68 <FrameParser_CatchMsg+0x60>
			{
				ret = true;
1a000b54:	2301      	movs	r3, #1
1a000b56:	75fb      	strb	r3, [r7, #23]
			}
			break;
1a000b58:	e006      	b.n	1a000b68 <FrameParser_CatchMsg+0x60>

		default:
			_MiddleOfMessage( c, bytes_received, message );
1a000b5a:	7bfb      	ldrb	r3, [r7, #15]
1a000b5c:	687a      	ldr	r2, [r7, #4]
1a000b5e:	68b9      	ldr	r1, [r7, #8]
1a000b60:	4618      	mov	r0, r3
1a000b62:	f000 f826 	bl	1a000bb2 <_MiddleOfMessage>
			break;
1a000b66:	e000      	b.n	1a000b6a <FrameParser_CatchMsg+0x62>
			break;
1a000b68:	bf00      	nop
	}

	return ret;
1a000b6a:	7dfb      	ldrb	r3, [r7, #23]
}
1a000b6c:	4618      	mov	r0, r3
1a000b6e:	3718      	adds	r7, #24
1a000b70:	46bd      	mov	sp, r7
1a000b72:	bd80      	pop	{r7, pc}

1a000b74 <_StartOfMessage>:
/*=====[Implementations of interrupt functions]==============================*/

/*=====[Implementations of private functions]================================*/

void _StartOfMessage( char c, uint32_t *bytes_received, char *message )
{
1a000b74:	b480      	push	{r7}
1a000b76:	b085      	sub	sp, #20
1a000b78:	af00      	add	r7, sp, #0
1a000b7a:	4603      	mov	r3, r0
1a000b7c:	60b9      	str	r1, [r7, #8]
1a000b7e:	607a      	str	r2, [r7, #4]
1a000b80:	73fb      	strb	r3, [r7, #15]
    if( 0 == *bytes_received )
1a000b82:	68bb      	ldr	r3, [r7, #8]
1a000b84:	681b      	ldr	r3, [r3, #0]
1a000b86:	2b00      	cmp	r3, #0
1a000b88:	d002      	beq.n	1a000b90 <_StartOfMessage+0x1c>
        /* 1er byte del frame*/
    }
    else
    {
        /* fuerzo el arranque del frame (descarto lo anterior)*/
    	*bytes_received = 0;
1a000b8a:	68bb      	ldr	r3, [r7, #8]
1a000b8c:	2200      	movs	r2, #0
1a000b8e:	601a      	str	r2, [r3, #0]
    }

    message[*bytes_received] = c;
1a000b90:	68bb      	ldr	r3, [r7, #8]
1a000b92:	681b      	ldr	r3, [r3, #0]
1a000b94:	687a      	ldr	r2, [r7, #4]
1a000b96:	4413      	add	r3, r2
1a000b98:	7bfa      	ldrb	r2, [r7, #15]
1a000b9a:	701a      	strb	r2, [r3, #0]

    /* incremento la cantidad de bytes recibidos */
    *bytes_received += 1;
1a000b9c:	68bb      	ldr	r3, [r7, #8]
1a000b9e:	681b      	ldr	r3, [r3, #0]
1a000ba0:	1c5a      	adds	r2, r3, #1
1a000ba2:	68bb      	ldr	r3, [r7, #8]
1a000ba4:	601a      	str	r2, [r3, #0]
}
1a000ba6:	bf00      	nop
1a000ba8:	3714      	adds	r7, #20
1a000baa:	46bd      	mov	sp, r7
1a000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
1a000bb0:	4770      	bx	lr

1a000bb2 <_MiddleOfMessage>:

void _MiddleOfMessage( char c, uint32_t *bytes_received, char *message )
{
1a000bb2:	b480      	push	{r7}
1a000bb4:	b085      	sub	sp, #20
1a000bb6:	af00      	add	r7, sp, #0
1a000bb8:	4603      	mov	r3, r0
1a000bba:	60b9      	str	r1, [r7, #8]
1a000bbc:	607a      	str	r2, [r7, #4]
1a000bbe:	73fb      	strb	r3, [r7, #15]
    /* solo cierro el fin de frame si al menos se recibio un start.*/
    if( *bytes_received >= 1 )
1a000bc0:	68bb      	ldr	r3, [r7, #8]
1a000bc2:	681b      	ldr	r3, [r3, #0]
1a000bc4:	2b00      	cmp	r3, #0
1a000bc6:	d00b      	beq.n	1a000be0 <_MiddleOfMessage+0x2e>
    {
		/* guardo el dato */
		message[*bytes_received] = c;
1a000bc8:	68bb      	ldr	r3, [r7, #8]
1a000bca:	681b      	ldr	r3, [r3, #0]
1a000bcc:	687a      	ldr	r2, [r7, #4]
1a000bce:	4413      	add	r3, r2
1a000bd0:	7bfa      	ldrb	r2, [r7, #15]
1a000bd2:	701a      	strb	r2, [r3, #0]

		/* incremento la cantidad de bytes recibidos */
		*bytes_received += 1;
1a000bd4:	68bb      	ldr	r3, [r7, #8]
1a000bd6:	681b      	ldr	r3, [r3, #0]
1a000bd8:	1c5a      	adds	r2, r3, #1
1a000bda:	68bb      	ldr	r3, [r7, #8]
1a000bdc:	601a      	str	r2, [r3, #0]
	else
	{
		/* si no es un caracter alfa-numerico descarta el string */
		*bytes_received = 0;
	}
}
1a000bde:	e002      	b.n	1a000be6 <_MiddleOfMessage+0x34>
		*bytes_received = 0;
1a000be0:	68bb      	ldr	r3, [r7, #8]
1a000be2:	2200      	movs	r2, #0
1a000be4:	601a      	str	r2, [r3, #0]
}
1a000be6:	bf00      	nop
1a000be8:	3714      	adds	r7, #20
1a000bea:	46bd      	mov	sp, r7
1a000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
1a000bf0:	4770      	bx	lr

1a000bf2 <_EndOfMessage>:

bool _EndOfMessage( char c, uint32_t *bytes_received, char *message )
{
1a000bf2:	b480      	push	{r7}
1a000bf4:	b087      	sub	sp, #28
1a000bf6:	af00      	add	r7, sp, #0
1a000bf8:	4603      	mov	r3, r0
1a000bfa:	60b9      	str	r1, [r7, #8]
1a000bfc:	607a      	str	r2, [r7, #4]
1a000bfe:	73fb      	strb	r3, [r7, #15]
	bool rv;

	/* solo cierro el fin de frame si al menos se recibio un start.*/
    if( *bytes_received > 0 )
1a000c00:	68bb      	ldr	r3, [r7, #8]
1a000c02:	681b      	ldr	r3, [r3, #0]
1a000c04:	2b00      	cmp	r3, #0
1a000c06:	d00d      	beq.n	1a000c24 <_EndOfMessage+0x32>
    {
    	/* se termino el paquete - guardo el dato */
    	message[*bytes_received] = c;
1a000c08:	68bb      	ldr	r3, [r7, #8]
1a000c0a:	681b      	ldr	r3, [r3, #0]
1a000c0c:	687a      	ldr	r2, [r7, #4]
1a000c0e:	4413      	add	r3, r2
1a000c10:	7bfa      	ldrb	r2, [r7, #15]
1a000c12:	701a      	strb	r2, [r3, #0]

        /* incremento la cantidad de bytes recibidos*/
    	*bytes_received += 1;
1a000c14:	68bb      	ldr	r3, [r7, #8]
1a000c16:	681b      	ldr	r3, [r3, #0]
1a000c18:	1c5a      	adds	r2, r3, #1
1a000c1a:	68bb      	ldr	r3, [r7, #8]
1a000c1c:	601a      	str	r2, [r3, #0]

        rv = true;
1a000c1e:	2301      	movs	r3, #1
1a000c20:	75fb      	strb	r3, [r7, #23]
1a000c22:	e001      	b.n	1a000c28 <_EndOfMessage+0x36>
    }
    else
    {
        /* no hago nada */
    	rv = false;
1a000c24:	2300      	movs	r3, #0
1a000c26:	75fb      	strb	r3, [r7, #23]
    }

    return rv;
1a000c28:	7dfb      	ldrb	r3, [r7, #23]
}
1a000c2a:	4618      	mov	r0, r3
1a000c2c:	371c      	adds	r7, #28
1a000c2e:	46bd      	mov	sp, r7
1a000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
1a000c34:	4770      	bx	lr
1a000c36:	Address 0x1a000c36 is out of bounds.


1a000c38 <crc8_calc>:
    return 0xff;
}

uint8_t
crc8_calc(uint8_t val, void *buf, int cnt)
{
1a000c38:	b480      	push	{r7}
1a000c3a:	b087      	sub	sp, #28
1a000c3c:	af00      	add	r7, sp, #0
1a000c3e:	4603      	mov	r3, r0
1a000c40:	60b9      	str	r1, [r7, #8]
1a000c42:	607a      	str	r2, [r7, #4]
1a000c44:	73fb      	strb	r3, [r7, #15]
	int i;
	uint8_t *p = buf;
1a000c46:	68bb      	ldr	r3, [r7, #8]
1a000c48:	613b      	str	r3, [r7, #16]

	for (i = 0; i < cnt; i++) {
1a000c4a:	2300      	movs	r3, #0
1a000c4c:	617b      	str	r3, [r7, #20]
1a000c4e:	e023      	b.n	1a000c98 <crc8_calc+0x60>
		val ^= p[i];
1a000c50:	697b      	ldr	r3, [r7, #20]
1a000c52:	693a      	ldr	r2, [r7, #16]
1a000c54:	4413      	add	r3, r2
1a000c56:	781a      	ldrb	r2, [r3, #0]
1a000c58:	7bfb      	ldrb	r3, [r7, #15]
1a000c5a:	4053      	eors	r3, r2
1a000c5c:	73fb      	strb	r3, [r7, #15]
		val = (val << 4) ^ crc8_small_table[val >> 4];
1a000c5e:	7bfb      	ldrb	r3, [r7, #15]
1a000c60:	011b      	lsls	r3, r3, #4
1a000c62:	b25a      	sxtb	r2, r3
1a000c64:	7bfb      	ldrb	r3, [r7, #15]
1a000c66:	091b      	lsrs	r3, r3, #4
1a000c68:	b2db      	uxtb	r3, r3
1a000c6a:	4619      	mov	r1, r3
1a000c6c:	4b10      	ldr	r3, [pc, #64]	; (1a000cb0 <crc8_calc+0x78>)
1a000c6e:	5c5b      	ldrb	r3, [r3, r1]
1a000c70:	b25b      	sxtb	r3, r3
1a000c72:	4053      	eors	r3, r2
1a000c74:	b25b      	sxtb	r3, r3
1a000c76:	73fb      	strb	r3, [r7, #15]
		val = (val << 4) ^ crc8_small_table[val >> 4];
1a000c78:	7bfb      	ldrb	r3, [r7, #15]
1a000c7a:	011b      	lsls	r3, r3, #4
1a000c7c:	b25a      	sxtb	r2, r3
1a000c7e:	7bfb      	ldrb	r3, [r7, #15]
1a000c80:	091b      	lsrs	r3, r3, #4
1a000c82:	b2db      	uxtb	r3, r3
1a000c84:	4619      	mov	r1, r3
1a000c86:	4b0a      	ldr	r3, [pc, #40]	; (1a000cb0 <crc8_calc+0x78>)
1a000c88:	5c5b      	ldrb	r3, [r3, r1]
1a000c8a:	b25b      	sxtb	r3, r3
1a000c8c:	4053      	eors	r3, r2
1a000c8e:	b25b      	sxtb	r3, r3
1a000c90:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < cnt; i++) {
1a000c92:	697b      	ldr	r3, [r7, #20]
1a000c94:	3301      	adds	r3, #1
1a000c96:	617b      	str	r3, [r7, #20]
1a000c98:	697a      	ldr	r2, [r7, #20]
1a000c9a:	687b      	ldr	r3, [r7, #4]
1a000c9c:	429a      	cmp	r2, r3
1a000c9e:	dbd7      	blt.n	1a000c50 <crc8_calc+0x18>
	}
	return val;
1a000ca0:	7bfb      	ldrb	r3, [r7, #15]
}
1a000ca2:	4618      	mov	r0, r3
1a000ca4:	371c      	adds	r7, #28
1a000ca6:	46bd      	mov	sp, r7
1a000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
1a000cac:	4770      	bx	lr
1a000cae:	bf00      	nop
1a000cb0:	10000000 	.word	0x10000000

1a000cb4 <activeObjectCreate>:


/*=====[Prototypes (declarations) of public functions]======================*/

bool_t activeObjectCreate( activeObject_t* ao, callbackAO_t callback, TaskFunction_t taskForAO )
{
1a000cb4:	b580      	push	{r7, lr}
1a000cb6:	b088      	sub	sp, #32
1a000cb8:	af02      	add	r7, sp, #8
1a000cba:	60f8      	str	r0, [r7, #12]
1a000cbc:	60b9      	str	r1, [r7, #8]
1a000cbe:	607a      	str	r2, [r7, #4]
    BaseType_t retValue = pdFALSE;
1a000cc0:	2300      	movs	r3, #0
1a000cc2:	617b      	str	r3, [r7, #20]

    // Asignamos la tarea al objeto activo.
    ao->taskName = taskForAO;
1a000cc4:	68fb      	ldr	r3, [r7, #12]
1a000cc6:	687a      	ldr	r2, [r7, #4]
1a000cc8:	601a      	str	r2, [r3, #0]

    // Creamos la cola asociada a este objeto activo.
    ao->activeObjectQueue = xQueueCreate( nAO , sizeof( activeObjectEvent_t ) );
1a000cca:	2200      	movs	r2, #0
1a000ccc:	2104      	movs	r1, #4
1a000cce:	200a      	movs	r0, #10
1a000cd0:	f002 fc52 	bl	1a003578 <xQueueGenericCreate>
1a000cd4:	4602      	mov	r2, r0
1a000cd6:	68fb      	ldr	r3, [r7, #12]
1a000cd8:	605a      	str	r2, [r3, #4]

    if( ao->activeObjectQueue != NULL )
1a000cda:	68fb      	ldr	r3, [r7, #12]
1a000cdc:	685b      	ldr	r3, [r3, #4]
1a000cde:	2b00      	cmp	r3, #0
1a000ce0:	d00e      	beq.n	1a000d00 <activeObjectCreate+0x4c>
    {
        // Asignamos el callback al objeto activo.
        ao->callbackFunc = callback;
1a000ce2:	68fb      	ldr	r3, [r7, #12]
1a000ce4:	68ba      	ldr	r2, [r7, #8]
1a000ce6:	609a      	str	r2, [r3, #8]

        // Creamos la tarea asociada al objeto activo. A la tarea se le pasar el objeto activo como parmetro.
        retValue = xTaskCreate( ao->taskName, ( const char * )"Task For AO", configMINIMAL_STACK_SIZE*1, ao, tskIDLE_PRIORITY+2, NULL );
1a000ce8:	68fb      	ldr	r3, [r7, #12]
1a000cea:	6818      	ldr	r0, [r3, #0]
1a000cec:	2300      	movs	r3, #0
1a000cee:	9301      	str	r3, [sp, #4]
1a000cf0:	2302      	movs	r3, #2
1a000cf2:	9300      	str	r3, [sp, #0]
1a000cf4:	68fb      	ldr	r3, [r7, #12]
1a000cf6:	225a      	movs	r2, #90	; 0x5a
1a000cf8:	490e      	ldr	r1, [pc, #56]	; (1a000d34 <activeObjectCreate+0x80>)
1a000cfa:	f001 f9b5 	bl	1a002068 <xTaskCreate>
1a000cfe:	6178      	str	r0, [r7, #20]
    }

    // Chequeamos si la tarea se cre correctamente o no.
    if( retValue == pdPASS )
1a000d00:	697b      	ldr	r3, [r7, #20]
1a000d02:	2b01      	cmp	r3, #1
1a000d04:	d104      	bne.n	1a000d10 <activeObjectCreate+0x5c>
    {
        // Cargamos en la variable de estado del objeto activo el valor "true" para indicar que se ha creado.
        ao->exist = TRUE;
1a000d06:	68fb      	ldr	r3, [r7, #12]
1a000d08:	2201      	movs	r2, #1
1a000d0a:	731a      	strb	r2, [r3, #12]
        //printf( "devuelve un TRUE\r\n");
        return( TRUE );
1a000d0c:	2301      	movs	r3, #1
1a000d0e:	e00c      	b.n	1a000d2a <activeObjectCreate+0x76>
    }
    else
    {
    	configASSERT( retValue == pdPASS ); 	// Gestin de errores
1a000d10:	697b      	ldr	r3, [r7, #20]
1a000d12:	2b01      	cmp	r3, #1
1a000d14:	d009      	beq.n	1a000d2a <activeObjectCreate+0x76>
1a000d16:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000d1a:	f383 8811 	msr	BASEPRI, r3
1a000d1e:	f3bf 8f6f 	isb	sy
1a000d22:	f3bf 8f4f 	dsb	sy
1a000d26:	613b      	str	r3, [r7, #16]
1a000d28:	e7fe      	b.n	1a000d28 <activeObjectCreate+0x74>
    }
}
1a000d2a:	4618      	mov	r0, r3
1a000d2c:	3718      	adds	r7, #24
1a000d2e:	46bd      	mov	sp, r7
1a000d30:	bd80      	pop	{r7, pc}
1a000d32:	bf00      	nop
1a000d34:	1a00ce3c 	.word	0x1a00ce3c

1a000d38 <activeObjectTask>:

void activeObjectTask( void* pvParameters )
{
1a000d38:	b580      	push	{r7, lr}
1a000d3a:	b086      	sub	sp, #24
1a000d3c:	af00      	add	r7, sp, #0
1a000d3e:	6078      	str	r0, [r7, #4]

    // Una variable local para almacenar el dato desde la cola.
    activeObjectEvent_t  auxValue;

    // Obtenemos el puntero al objeto activo.
    activeObject_t* actObj = ( activeObject_t* ) pvParameters;
1a000d40:	687b      	ldr	r3, [r7, #4]
1a000d42:	617b      	str	r3, [r7, #20]

    // Cuando hay un evento, lo procesamos.
    while( TRUE )
    {
        // Verifico si hay elementos para procesar en la cola.
        if( uxQueueMessagesWaiting( actObj->activeObjectQueue )!=0 )
1a000d44:	697b      	ldr	r3, [r7, #20]
1a000d46:	685b      	ldr	r3, [r3, #4]
1a000d48:	4618      	mov	r0, r3
1a000d4a:	f003 f9fe 	bl	1a00414a <uxQueueMessagesWaiting>
1a000d4e:	4603      	mov	r3, r0
1a000d50:	2b00      	cmp	r3, #0
1a000d52:	d013      	beq.n	1a000d7c <activeObjectTask+0x44>
        {
        	ret = xQueueReceive( actObj->activeObjectQueue, &auxValue, portMAX_DELAY );
1a000d54:	697b      	ldr	r3, [r7, #20]
1a000d56:	685b      	ldr	r3, [r3, #4]
1a000d58:	f107 010c 	add.w	r1, r7, #12
1a000d5c:	f04f 32ff 	mov.w	r2, #4294967295
1a000d60:	4618      	mov	r0, r3
1a000d62:	f002 feb3 	bl	1a003acc <xQueueReceive>
1a000d66:	6138      	str	r0, [r7, #16]

            // Si la lectura fue exitosa, proceso el dato.
            if( ret )
1a000d68:	693b      	ldr	r3, [r7, #16]
1a000d6a:	2b00      	cmp	r3, #0
1a000d6c:	d0ea      	beq.n	1a000d44 <activeObjectTask+0xc>
            {
                // Llamamos al callback correspondiente en base al comando que se le pas.
                ( actObj->callbackFunc )( &auxValue );
1a000d6e:	697b      	ldr	r3, [r7, #20]
1a000d70:	689b      	ldr	r3, [r3, #8]
1a000d72:	f107 020c 	add.w	r2, r7, #12
1a000d76:	4610      	mov	r0, r2
1a000d78:	4798      	blx	r3
1a000d7a:	e7e3      	b.n	1a000d44 <activeObjectTask+0xc>
        }

        // Caso contrario, la cola est vaca, lo que significa que debo eliminar la tarea.
        else
        {
            actObj->exist = FALSE;
1a000d7c:	697b      	ldr	r3, [r7, #20]
1a000d7e:	2200      	movs	r2, #0
1a000d80:	731a      	strb	r2, [r3, #12]

            vQueueDelete( actObj->activeObjectQueue );
1a000d82:	697b      	ldr	r3, [r7, #20]
1a000d84:	685b      	ldr	r3, [r3, #4]
1a000d86:	4618      	mov	r0, r3
1a000d88:	f003 f9fc 	bl	1a004184 <vQueueDelete>

            vTaskDelete( NULL );
1a000d8c:	2000      	movs	r0, #0
1a000d8e:	f001 faa7 	bl	1a0022e0 <vTaskDelete>
        if( uxQueueMessagesWaiting( actObj->activeObjectQueue )!=0 )
1a000d92:	e7d7      	b.n	1a000d44 <activeObjectTask+0xc>

1a000d94 <Memory_Init>:
 *
 * @param mem_pool_ptr puntero al pool de memoria a reservar
 * @param mem_pool pool de memoria creado
 */
void Memory_Init( memory_manager_t *self, tMensaje *mem_pool_ptr)
{
1a000d94:	b580      	push	{r7, lr}
1a000d96:	b084      	sub	sp, #16
1a000d98:	af00      	add	r7, sp, #0
1a000d9a:	6078      	str	r0, [r7, #4]
1a000d9c:	6039      	str	r1, [r7, #0]
    /*	Reservo memoria para el memory pool */
    *mem_pool_ptr = ( tMensaje ) pvPortMalloc( POOL_SIZE );
1a000d9e:	f240 70da 	movw	r0, #2010	; 0x7da
1a000da2:	f000 fbb3 	bl	1a00150c <pvPortMalloc>
1a000da6:	4602      	mov	r2, r0
1a000da8:	683b      	ldr	r3, [r7, #0]
1a000daa:	601a      	str	r2, [r3, #0]
    configASSERT( *mem_pool_ptr != NULL ); /* gestion de errores */
1a000dac:	683b      	ldr	r3, [r7, #0]
1a000dae:	681b      	ldr	r3, [r3, #0]
1a000db0:	2b00      	cmp	r3, #0
1a000db2:	d109      	bne.n	1a000dc8 <Memory_Init+0x34>
1a000db4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000db8:	f383 8811 	msr	BASEPRI, r3
1a000dbc:	f3bf 8f6f 	isb	sy
1a000dc0:	f3bf 8f4f 	dsb	sy
1a000dc4:	60fb      	str	r3, [r7, #12]
1a000dc6:	e7fe      	b.n	1a000dc6 <Memory_Init+0x32>

	/* Creo el pool de memoria */
	QMPool_init( &self->mem_pool, ( tMensaje ) *mem_pool_ptr, POOL_SIZE, BLOCK_SIZE );
1a000dc8:	6878      	ldr	r0, [r7, #4]
1a000dca:	683b      	ldr	r3, [r7, #0]
1a000dcc:	6819      	ldr	r1, [r3, #0]
1a000dce:	23c9      	movs	r3, #201	; 0xc9
1a000dd0:	f240 72da 	movw	r2, #2010	; 0x7da
1a000dd4:	f7ff fc6a 	bl	1a0006ac <QMPool_init>
}
1a000dd8:	bf00      	nop
1a000dda:	3710      	adds	r7, #16
1a000ddc:	46bd      	mov	sp, r7
1a000dde:	bd80      	pop	{r7, pc}

1a000de0 <Memory_Alloc>:

bool Memory_Alloc( memory_manager_t *self, tMensaje *block )
{
1a000de0:	b580      	push	{r7, lr}
1a000de2:	b084      	sub	sp, #16
1a000de4:	af00      	add	r7, sp, #0
1a000de6:	6078      	str	r0, [r7, #4]
1a000de8:	6039      	str	r1, [r7, #0]
	bool ret = FALSE;
1a000dea:	2300      	movs	r3, #0
1a000dec:	73fb      	strb	r3, [r7, #15]

	if ( NULL != ( *block = (tMensaje) QMPool_get( &self->mem_pool, 5U ) ) )
1a000dee:	687b      	ldr	r3, [r7, #4]
1a000df0:	2105      	movs	r1, #5
1a000df2:	4618      	mov	r0, r3
1a000df4:	f7ff fce0 	bl	1a0007b8 <QMPool_get>
1a000df8:	4602      	mov	r2, r0
1a000dfa:	683b      	ldr	r3, [r7, #0]
1a000dfc:	601a      	str	r2, [r3, #0]
1a000dfe:	683b      	ldr	r3, [r7, #0]
1a000e00:	681b      	ldr	r3, [r3, #0]
1a000e02:	2b00      	cmp	r3, #0
1a000e04:	d002      	beq.n	1a000e0c <Memory_Alloc+0x2c>
	{
		ret = TRUE;
1a000e06:	2301      	movs	r3, #1
1a000e08:	73fb      	strb	r3, [r7, #15]
1a000e0a:	e001      	b.n	1a000e10 <Memory_Alloc+0x30>
	}
	else
	{
		/* comportamiento si no hay ms memoria disponible */
		ret = FALSE;
1a000e0c:	2300      	movs	r3, #0
1a000e0e:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
1a000e10:	7bfb      	ldrb	r3, [r7, #15]
}
1a000e12:	4618      	mov	r0, r3
1a000e14:	3710      	adds	r7, #16
1a000e16:	46bd      	mov	sp, r7
1a000e18:	bd80      	pop	{r7, pc}

1a000e1a <Memory_Dealloc>:

void Memory_Dealloc( memory_manager_t *self, tMensaje block )
{
1a000e1a:	b580      	push	{r7, lr}
1a000e1c:	b082      	sub	sp, #8
1a000e1e:	af00      	add	r7, sp, #0
1a000e20:	6078      	str	r0, [r7, #4]
1a000e22:	6039      	str	r1, [r7, #0]
	/* Libero el bloque de memoria */
	/*
	 * No hace falta proteger con mutex porque la funcin ya implementa
	 * la critical section
	 */
	QMPool_put( &self->mem_pool, block );
1a000e24:	687b      	ldr	r3, [r7, #4]
1a000e26:	6839      	ldr	r1, [r7, #0]
1a000e28:	4618      	mov	r0, r3
1a000e2a:	f7ff fc99 	bl	1a000760 <QMPool_put>
}
1a000e2e:	bf00      	nop
1a000e30:	3708      	adds	r7, #8
1a000e32:	46bd      	mov	sp, r7
1a000e34:	bd80      	pop	{r7, pc}
1a000e36:	Address 0x1a000e36 is out of bounds.


1a000e38 <Access2Medium_Create>:

void Access2Medium_Create( access2medium_t *self,
						   uartMap_t uart,
						   uint32_t baudrate,
						   callback_rx Fn )
{
1a000e38:	b580      	push	{r7, lr}
1a000e3a:	b088      	sub	sp, #32
1a000e3c:	af02      	add	r7, sp, #8
1a000e3e:	60f8      	str	r0, [r7, #12]
1a000e40:	607a      	str	r2, [r7, #4]
1a000e42:	603b      	str	r3, [r7, #0]
1a000e44:	460b      	mov	r3, r1
1a000e46:	72fb      	strb	r3, [r7, #11]
	memset( self, 0, sizeof( access2medium_t ) );
1a000e48:	223c      	movs	r2, #60	; 0x3c
1a000e4a:	2100      	movs	r1, #0
1a000e4c:	68f8      	ldr	r0, [r7, #12]
1a000e4e:	f007 fe2b 	bl	1a008aa8 <memset>

/*-------- CONFIGURO LA PARTE LOGICA -------------------------------*/
	_ConfigSincronization( self );
1a000e52:	68f8      	ldr	r0, [r7, #12]
1a000e54:	f000 f992 	bl	1a00117c <_ConfigSincronization>
	self->CatchMsg = Fn;
1a000e58:	68fb      	ldr	r3, [r7, #12]
1a000e5a:	683a      	ldr	r2, [r7, #0]
1a000e5c:	60da      	str	r2, [r3, #12]

/*----------- CONFIGURO EL PERIFRICO -------------------------------*/
    _ConfigPeriph( self, uart, baudrate );
1a000e5e:	7afb      	ldrb	r3, [r7, #11]
1a000e60:	687a      	ldr	r2, [r7, #4]
1a000e62:	4619      	mov	r1, r3
1a000e64:	68f8      	ldr	r0, [r7, #12]
1a000e66:	f000 f9c7 	bl	1a0011f8 <_ConfigPeriph>

/*----------- CREO LAS TAREAS QUE MANEJAN EL ACCESO AL MEDIO------------ */
	BaseType_t res;

	/* Tarea que maneja la transmisin */
    res = xTaskCreate(
1a000e6a:	2300      	movs	r3, #0
1a000e6c:	9301      	str	r3, [sp, #4]
1a000e6e:	2301      	movs	r3, #1
1a000e70:	9300      	str	r3, [sp, #0]
1a000e72:	68fb      	ldr	r3, [r7, #12]
1a000e74:	225a      	movs	r2, #90	; 0x5a
1a000e76:	491b      	ldr	r1, [pc, #108]	; (1a000ee4 <Access2Medium_Create+0xac>)
1a000e78:	481b      	ldr	r0, [pc, #108]	; (1a000ee8 <Access2Medium_Create+0xb0>)
1a000e7a:	f001 f8f5 	bl	1a002068 <xTaskCreate>
1a000e7e:	6178      	str	r0, [r7, #20]
						configMINIMAL_STACK_SIZE*1,     // Cantidad de stack de la tarea
						self,                           // Parametros de tarea
						tskIDLE_PRIORITY+1,           	// Prioridad de la tarea
						0                             	// Puntero a la tarea creada en el sistema
			 );
	configASSERT( res == pdPASS ); 	// Gestion de errores
1a000e80:	697b      	ldr	r3, [r7, #20]
1a000e82:	2b01      	cmp	r3, #1
1a000e84:	d009      	beq.n	1a000e9a <Access2Medium_Create+0x62>
1a000e86:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e8a:	f383 8811 	msr	BASEPRI, r3
1a000e8e:	f3bf 8f6f 	isb	sy
1a000e92:	f3bf 8f4f 	dsb	sy
1a000e96:	613b      	str	r3, [r7, #16]
1a000e98:	e7fe      	b.n	1a000e98 <Access2Medium_Create+0x60>

	/*----------- CREO LAS COLAS ------------ */
	Cola_Create( &self->cola_1a2 );
1a000e9a:	68fb      	ldr	r3, [r7, #12]
1a000e9c:	3334      	adds	r3, #52	; 0x34
1a000e9e:	4618      	mov	r0, r3
1a000ea0:	f7ff fb4a 	bl	1a000538 <Cola_Create>
	Cola_Create( &self->cola_2a1 );
1a000ea4:	68fb      	ldr	r3, [r7, #12]
1a000ea6:	3338      	adds	r3, #56	; 0x38
1a000ea8:	4618      	mov	r0, r3
1a000eaa:	f7ff fb45 	bl	1a000538 <Cola_Create>

    /*----------- CREO LOS TIMERS ASOCIADO A LA RECEPCION Y AL ENVIO ------------ */

    self->onTxTimeOut = xTimerCreate( "TX Time Out", 	// Nombre del timer como String amigable para el usuario
1a000eae:	4b0f      	ldr	r3, [pc, #60]	; (1a000eec <Access2Medium_Create+0xb4>)
1a000eb0:	9300      	str	r3, [sp, #0]
1a000eb2:	68fb      	ldr	r3, [r7, #12]
1a000eb4:	2201      	movs	r2, #1
1a000eb6:	213c      	movs	r1, #60	; 0x3c
1a000eb8:	480d      	ldr	r0, [pc, #52]	; (1a000ef0 <Access2Medium_Create+0xb8>)
1a000eba:	f000 fd49 	bl	1a001950 <xTimerCreate>
1a000ebe:	4602      	mov	r2, r0
1a000ec0:	68fb      	ldr	r3, [r7, #12]
1a000ec2:	62da      	str	r2, [r3, #44]	; 0x2c
									  pdTRUE, 			// Si es pdTrue, el callback se llama peridicamente.
									  ( void* ) self, 	// Puntero a variable de usuario que comparte el callback y la tarea que arranca el timer
									  onTxTimeOutCallback // Funcion de callback
						);

    self->onRxTimeOut = xTimerCreate( "RX Time Out", 	// Nombre del timer como String amigable para el usuario
1a000ec4:	4b0b      	ldr	r3, [pc, #44]	; (1a000ef4 <Access2Medium_Create+0xbc>)
1a000ec6:	9300      	str	r3, [sp, #0]
1a000ec8:	68fb      	ldr	r3, [r7, #12]
1a000eca:	2200      	movs	r2, #0
1a000ecc:	213c      	movs	r1, #60	; 0x3c
1a000ece:	480a      	ldr	r0, [pc, #40]	; (1a000ef8 <Access2Medium_Create+0xc0>)
1a000ed0:	f000 fd3e 	bl	1a001950 <xTimerCreate>
1a000ed4:	4602      	mov	r2, r0
1a000ed6:	68fb      	ldr	r3, [r7, #12]
1a000ed8:	631a      	str	r2, [r3, #48]	; 0x30
    								  PROTOCOL_TIMEOUT, // Tiempo para la ejecucion del callback
									  pdFALSE, 			// Si es pdTrue, el callback se llama peridicamente.
									  ( void* ) self, 	// Puntero a variable de usuario que comparte el callback y la tarea que arranca el timer
									  onRxTimeOutCallback // Funcion de callback
						);
}
1a000eda:	bf00      	nop
1a000edc:	3718      	adds	r7, #24
1a000ede:	46bd      	mov	sp, r7
1a000ee0:	bd80      	pop	{r7, pc}
1a000ee2:	bf00      	nop
1a000ee4:	1a00ce48 	.word	0x1a00ce48
1a000ee8:	1a000efd 	.word	0x1a000efd
1a000eec:	1a001267 	.word	0x1a001267
1a000ef0:	1a00ce64 	.word	0x1a00ce64
1a000ef4:	1a001249 	.word	0x1a001249
1a000ef8:	1a00ce70 	.word	0x1a00ce70

1a000efc <Access2Medium_Transmition>:

void Access2Medium_Transmition( void* self )
{
1a000efc:	b590      	push	{r4, r7, lr}
1a000efe:	b087      	sub	sp, #28
1a000f00:	af02      	add	r7, sp, #8
1a000f02:	6078      	str	r0, [r7, #4]
	access2medium_t *acc2med = (access2medium_t *) self;
1a000f04:	687b      	ldr	r3, [r7, #4]
1a000f06:	60fb      	str	r3, [r7, #12]
	tMensaje message;

	/* arranco el timer de transmision */
	xTimerStart( acc2med->onTxTimeOut, 0 );
1a000f08:	68fb      	ldr	r3, [r7, #12]
1a000f0a:	6adc      	ldr	r4, [r3, #44]	; 0x2c
1a000f0c:	f001 fb84 	bl	1a002618 <xTaskGetTickCount>
1a000f10:	4602      	mov	r2, r0
1a000f12:	2300      	movs	r3, #0
1a000f14:	9300      	str	r3, [sp, #0]
1a000f16:	2300      	movs	r3, #0
1a000f18:	2101      	movs	r1, #1
1a000f1a:	4620      	mov	r0, r4
1a000f1c:	f000 fd6a 	bl	1a0019f4 <xTimerGenericCommand>

	acc2med->sending = FALSE;
1a000f20:	68fb      	ldr	r3, [r7, #12]
1a000f22:	2200      	movs	r2, #0
1a000f24:	761a      	strb	r2, [r3, #24]
	acc2med->timeOut_tx = TRUE;
1a000f26:	68fb      	ldr	r3, [r7, #12]
1a000f28:	2201      	movs	r2, #1
1a000f2a:	f883 2020 	strb.w	r2, [r3, #32]
    
	while( TRUE )
    {
		/* Uso la cola desde la que recibo datos de la capa 2
		 * como elemento de sincronizacin */
    	Cola_Peek( &acc2med->cola_2a1, &message );
1a000f2e:	68fb      	ldr	r3, [r7, #12]
1a000f30:	3338      	adds	r3, #56	; 0x38
1a000f32:	f107 0208 	add.w	r2, r7, #8
1a000f36:	4611      	mov	r1, r2
1a000f38:	4618      	mov	r0, r3
1a000f3a:	f7ff fb1b 	bl	1a000574 <Cola_Peek>

    	Access2Medium_SendFrame( acc2med );
1a000f3e:	68f8      	ldr	r0, [r7, #12]
1a000f40:	f000 f80a 	bl	1a000f58 <Access2Medium_SendFrame>

        while ( !( acc2med->timeOut_tx ))
1a000f44:	bf00      	nop
1a000f46:	68fb      	ldr	r3, [r7, #12]
1a000f48:	f893 3020 	ldrb.w	r3, [r3, #32]
1a000f4c:	f083 0301 	eor.w	r3, r3, #1
1a000f50:	b2db      	uxtb	r3, r3
1a000f52:	2b00      	cmp	r3, #0
1a000f54:	d1f7      	bne.n	1a000f46 <Access2Medium_Transmition+0x4a>
    	Cola_Peek( &acc2med->cola_2a1, &message );
1a000f56:	e7ea      	b.n	1a000f2e <Access2Medium_Transmition+0x32>

1a000f58 <Access2Medium_SendFrame>:
    }
}


void Access2Medium_SendFrame( access2medium_t *self )
{
1a000f58:	b580      	push	{r7, lr}
1a000f5a:	b082      	sub	sp, #8
1a000f5c:	af00      	add	r7, sp, #0
1a000f5e:	6078      	str	r0, [r7, #4]
    /* Seteo un callback al evento de transmisin y habilito su interrupcion */
	uartCallbackSet( self->uart, UART_TRANSMITER_FREE, ISR_TX, self );
1a000f60:	687b      	ldr	r3, [r7, #4]
1a000f62:	7818      	ldrb	r0, [r3, #0]
1a000f64:	687b      	ldr	r3, [r7, #4]
1a000f66:	4a0a      	ldr	r2, [pc, #40]	; (1a000f90 <Access2Medium_SendFrame+0x38>)
1a000f68:	2101      	movs	r1, #1
1a000f6a:	f005 ff25 	bl	1a006db8 <uartCallbackSet>

    /* Dispara la interrupcion de transmisin*/
    uartSetPendingInterrupt( self->uart );
1a000f6e:	687b      	ldr	r3, [r7, #4]
1a000f70:	781b      	ldrb	r3, [r3, #0]
1a000f72:	4618      	mov	r0, r3
1a000f74:	f005 ffd4 	bl	1a006f20 <uartSetPendingInterrupt>

    /* Seal de sincronizacin: se est enviando un paquete*/
    xSemaphoreTake( self->sem_tx, portMAX_DELAY );
1a000f78:	687b      	ldr	r3, [r7, #4]
1a000f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1a000f7c:	f04f 31ff 	mov.w	r1, #4294967295
1a000f80:	4618      	mov	r0, r3
1a000f82:	f002 fe7f 	bl	1a003c84 <xQueueSemaphoreTake>
}
1a000f86:	bf00      	nop
1a000f88:	3708      	adds	r7, #8
1a000f8a:	46bd      	mov	sp, r7
1a000f8c:	bd80      	pop	{r7, pc}
1a000f8e:	bf00      	nop
1a000f90:	1a000f95 	.word	0x1a000f95

1a000f94 <ISR_TX>:

/*=====[Implementations of interrupt functions]==============================*/
void ISR_TX( void *param )
{
1a000f94:	b590      	push	{r4, r7, lr}
1a000f96:	b087      	sub	sp, #28
1a000f98:	af02      	add	r7, sp, #8
1a000f9a:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
1a000f9c:	2300      	movs	r3, #0
1a000f9e:	60bb      	str	r3, [r7, #8]
    access2medium_t *acc2med = (access2medium_t *) param;
1a000fa0:	687b      	ldr	r3, [r7, #4]
1a000fa2:	60fb      	str	r3, [r7, #12]

    /* En caso de estar no estar enviando un mensaje, verifico si hay
     * alguno esperando a ser mandado en la cola */
    if ( FALSE == acc2med->sending )
1a000fa4:	68fb      	ldr	r3, [r7, #12]
1a000fa6:	7e1b      	ldrb	r3, [r3, #24]
1a000fa8:	f083 0301 	eor.w	r3, r3, #1
1a000fac:	b2db      	uxtb	r3, r3
1a000fae:	2b00      	cmp	r3, #0
1a000fb0:	d00f      	beq.n	1a000fd2 <ISR_TX+0x3e>
    {
    	acc2med->sending = Cola_PopFromISR( &acc2med->cola_2a1, &acc2med->frame_tx );
1a000fb2:	68fb      	ldr	r3, [r7, #12]
1a000fb4:	f103 0238 	add.w	r2, r3, #56	; 0x38
1a000fb8:	68fb      	ldr	r3, [r7, #12]
1a000fba:	3314      	adds	r3, #20
1a000fbc:	4619      	mov	r1, r3
1a000fbe:	4610      	mov	r0, r2
1a000fc0:	f7ff fafa 	bl	1a0005b8 <Cola_PopFromISR>
1a000fc4:	4603      	mov	r3, r0
1a000fc6:	461a      	mov	r2, r3
1a000fc8:	68fb      	ldr	r3, [r7, #12]
1a000fca:	761a      	strb	r2, [r3, #24]
    	acc2med->bytes_sent = 0;
1a000fcc:	68fb      	ldr	r3, [r7, #12]
1a000fce:	2200      	movs	r2, #0
1a000fd0:	61da      	str	r2, [r3, #28]
    }

    /* Accin a ejecutar si estoy enviando un mensaje */
    if ( TRUE == acc2med->sending )
1a000fd2:	68fb      	ldr	r3, [r7, #12]
1a000fd4:	7e1b      	ldrb	r3, [r3, #24]
1a000fd6:	2b00      	cmp	r3, #0
1a000fd8:	d04d      	beq.n	1a001076 <ISR_TX+0xe2>
    {

    	/* si es el primer byte a enviar reseteo el timer de transmision */
    	if( acc2med->bytes_sent == 0 )
1a000fda:	68fb      	ldr	r3, [r7, #12]
1a000fdc:	69db      	ldr	r3, [r3, #28]
1a000fde:	2b00      	cmp	r3, #0
1a000fe0:	d10e      	bne.n	1a001000 <ISR_TX+0x6c>
		{
			xTimerStartFromISR( acc2med->onTxTimeOut, &xHigherPriorityTaskWoken );
1a000fe2:	68fb      	ldr	r3, [r7, #12]
1a000fe4:	6adc      	ldr	r4, [r3, #44]	; 0x2c
1a000fe6:	f001 fb27 	bl	1a002638 <xTaskGetTickCountFromISR>
1a000fea:	4601      	mov	r1, r0
1a000fec:	f107 0208 	add.w	r2, r7, #8
1a000ff0:	2300      	movs	r3, #0
1a000ff2:	9300      	str	r3, [sp, #0]
1a000ff4:	4613      	mov	r3, r2
1a000ff6:	460a      	mov	r2, r1
1a000ff8:	2106      	movs	r1, #6
1a000ffa:	4620      	mov	r0, r4
1a000ffc:	f000 fcfa 	bl	1a0019f4 <xTimerGenericCommand>
		}

		/* Envo el dato si an no me lleg un '\0' */
		if( acc2med->frame_tx[acc2med->bytes_sent] != '\0' )
1a001000:	68fb      	ldr	r3, [r7, #12]
1a001002:	695a      	ldr	r2, [r3, #20]
1a001004:	68fb      	ldr	r3, [r7, #12]
1a001006:	69db      	ldr	r3, [r3, #28]
1a001008:	4413      	add	r3, r2
1a00100a:	781b      	ldrb	r3, [r3, #0]
1a00100c:	2b00      	cmp	r3, #0
1a00100e:	d010      	beq.n	1a001032 <ISR_TX+0x9e>
		{
			uartTxWrite( acc2med->uart, acc2med->frame_tx[acc2med->bytes_sent] );
1a001010:	68fb      	ldr	r3, [r7, #12]
1a001012:	7818      	ldrb	r0, [r3, #0]
1a001014:	68fb      	ldr	r3, [r7, #12]
1a001016:	695a      	ldr	r2, [r3, #20]
1a001018:	68fb      	ldr	r3, [r7, #12]
1a00101a:	69db      	ldr	r3, [r3, #28]
1a00101c:	4413      	add	r3, r2
1a00101e:	781b      	ldrb	r3, [r3, #0]
1a001020:	4619      	mov	r1, r3
1a001022:	f005 ffad 	bl	1a006f80 <uartTxWrite>
			acc2med->bytes_sent += 1;
1a001026:	68fb      	ldr	r3, [r7, #12]
1a001028:	69db      	ldr	r3, [r3, #28]
1a00102a:	1c5a      	adds	r2, r3, #1
1a00102c:	68fb      	ldr	r3, [r7, #12]
1a00102e:	61da      	str	r2, [r3, #28]
1a001030:	e021      	b.n	1a001076 <ISR_TX+0xe2>
		}
		else
		{
			Memory_Dealloc( &mem_handle, acc2med->frame_tx );
1a001032:	68fb      	ldr	r3, [r7, #12]
1a001034:	695b      	ldr	r3, [r3, #20]
1a001036:	4619      	mov	r1, r3
1a001038:	4816      	ldr	r0, [pc, #88]	; (1a001094 <ISR_TX+0x100>)
1a00103a:	f7ff feee 	bl	1a000e1a <Memory_Dealloc>

			/* Seteo un callback al evento de recepcion y habilito su interrupcion */
		    uartCallbackSet( acc2med->uart, UART_RECEIVE, ISR_RX, acc2med );
1a00103e:	68fb      	ldr	r3, [r7, #12]
1a001040:	7818      	ldrb	r0, [r3, #0]
1a001042:	68fb      	ldr	r3, [r7, #12]
1a001044:	4a14      	ldr	r2, [pc, #80]	; (1a001098 <ISR_TX+0x104>)
1a001046:	2100      	movs	r1, #0
1a001048:	f005 feb6 	bl	1a006db8 <uartCallbackSet>

			/* Termin de enviar el dato */
			acc2med->sending = FALSE;
1a00104c:	68fb      	ldr	r3, [r7, #12]
1a00104e:	2200      	movs	r2, #0
1a001050:	761a      	strb	r2, [r3, #24]
			acc2med->timeOut_tx = FALSE;
1a001052:	68fb      	ldr	r3, [r7, #12]
1a001054:	2200      	movs	r2, #0
1a001056:	f883 2020 	strb.w	r2, [r3, #32]

			/* deshabilito la isr de transmision */
			uartCallbackClr( acc2med->uart, UART_TRANSMITER_FREE );
1a00105a:	68fb      	ldr	r3, [r7, #12]
1a00105c:	781b      	ldrb	r3, [r3, #0]
1a00105e:	2101      	movs	r1, #1
1a001060:	4618      	mov	r0, r3
1a001062:	f005 ff37 	bl	1a006ed4 <uartCallbackClr>

			/* Termina la seccin crtica de procesamiento de un byte recibido */
			xSemaphoreGiveFromISR( acc2med->sem_tx, &xHigherPriorityTaskWoken );
1a001066:	68fb      	ldr	r3, [r7, #12]
1a001068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1a00106a:	f107 0208 	add.w	r2, r7, #8
1a00106e:	4611      	mov	r1, r2
1a001070:	4618      	mov	r0, r3
1a001072:	f002 fca1 	bl	1a0039b8 <xQueueGiveFromISR>
		}
    }

    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
1a001076:	68bb      	ldr	r3, [r7, #8]
1a001078:	2b00      	cmp	r3, #0
1a00107a:	d007      	beq.n	1a00108c <ISR_TX+0xf8>
1a00107c:	4b07      	ldr	r3, [pc, #28]	; (1a00109c <ISR_TX+0x108>)
1a00107e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001082:	601a      	str	r2, [r3, #0]
1a001084:	f3bf 8f4f 	dsb	sy
1a001088:	f3bf 8f6f 	isb	sy
}
1a00108c:	bf00      	nop
1a00108e:	3714      	adds	r7, #20
1a001090:	46bd      	mov	sp, r7
1a001092:	bd90      	pop	{r4, r7, pc}
1a001094:	100034f4 	.word	0x100034f4
1a001098:	1a0010a1 	.word	0x1a0010a1
1a00109c:	e000ed04 	.word	0xe000ed04

1a0010a0 <ISR_RX>:


void ISR_RX( void *param )
{
1a0010a0:	b590      	push	{r4, r7, lr}
1a0010a2:	b089      	sub	sp, #36	; 0x24
1a0010a4:	af02      	add	r7, sp, #8
1a0010a6:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
1a0010a8:	2300      	movs	r3, #0
1a0010aa:	60bb      	str	r3, [r7, #8]
    access2medium_t *acc2med = (access2medium_t *) param;
1a0010ac:	687b      	ldr	r3, [r7, #4]
1a0010ae:	617b      	str	r3, [r7, #20]

    /* leemos el caracter recibido */
    char c = uartRxRead( acc2med->uart );
1a0010b0:	697b      	ldr	r3, [r7, #20]
1a0010b2:	781b      	ldrb	r3, [r3, #0]
1a0010b4:	4618      	mov	r0, r3
1a0010b6:	f005 ff4b 	bl	1a006f50 <uartRxRead>
1a0010ba:	4603      	mov	r3, r0
1a0010bc:	74fb      	strb	r3, [r7, #19]

    /* Comienza la seccin crtica de procesamiento de un byte recibido */
    BaseType_t signaled = xSemaphoreTakeFromISR( acc2med->mutex,
1a0010be:	697b      	ldr	r3, [r7, #20]
1a0010c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1a0010c2:	f107 0208 	add.w	r2, r7, #8
1a0010c6:	2100      	movs	r1, #0
1a0010c8:	4618      	mov	r0, r3
1a0010ca:	f002 ffc1 	bl	1a004050 <xQueueReceiveFromISR>
1a0010ce:	60f8      	str	r0, [r7, #12]
    											 &xHigherPriorityTaskWoken );

    if( signaled )
1a0010d0:	68fb      	ldr	r3, [r7, #12]
1a0010d2:	2b00      	cmp	r3, #0
1a0010d4:	d03e      	beq.n	1a001154 <ISR_RX+0xb4>
    {
    	/* Llamo a la callback function que me indica qu hacer con el byte */
    	if ( TRUE == acc2med->CatchMsg( c,
1a0010d6:	697b      	ldr	r3, [r7, #20]
1a0010d8:	68db      	ldr	r3, [r3, #12]
1a0010da:	697a      	ldr	r2, [r7, #20]
1a0010dc:	f102 0110 	add.w	r1, r2, #16
1a0010e0:	697a      	ldr	r2, [r7, #20]
1a0010e2:	6892      	ldr	r2, [r2, #8]
1a0010e4:	7cf8      	ldrb	r0, [r7, #19]
1a0010e6:	4798      	blx	r3
1a0010e8:	4603      	mov	r3, r0
1a0010ea:	2b00      	cmp	r3, #0
1a0010ec:	d01b      	beq.n	1a001126 <ISR_RX+0x86>
    									&acc2med->bytes_received,
										acc2med->frame_rx ) )
    	{
    		Cola_PostFromISR( &acc2med->cola_1a2, &acc2med->frame_rx );
1a0010ee:	697b      	ldr	r3, [r7, #20]
1a0010f0:	f103 0234 	add.w	r2, r3, #52	; 0x34
1a0010f4:	697b      	ldr	r3, [r7, #20]
1a0010f6:	3308      	adds	r3, #8
1a0010f8:	4619      	mov	r1, r3
1a0010fa:	4610      	mov	r0, r2
1a0010fc:	f7ff fa87 	bl	1a00060e <Cola_PostFromISR>

			/* Pedir memoria dinamica */
    		if ( FALSE == Memory_Alloc( &mem_handle, &acc2med->frame_rx ) )
1a001100:	697b      	ldr	r3, [r7, #20]
1a001102:	3308      	adds	r3, #8
1a001104:	4619      	mov	r1, r3
1a001106:	481b      	ldr	r0, [pc, #108]	; (1a001174 <ISR_RX+0xd4>)
1a001108:	f7ff fe6a 	bl	1a000de0 <Memory_Alloc>
1a00110c:	4603      	mov	r3, r0
1a00110e:	f083 0301 	eor.w	r3, r3, #1
1a001112:	b2db      	uxtb	r3, r3
1a001114:	2b00      	cmp	r3, #0
1a001116:	d015      	beq.n	1a001144 <ISR_RX+0xa4>
    		{
    			/* deshabilito la isr de recepcin */
    			uartCallbackClr( acc2med->uart, UART_RECEIVE );
1a001118:	697b      	ldr	r3, [r7, #20]
1a00111a:	781b      	ldrb	r3, [r3, #0]
1a00111c:	2100      	movs	r1, #0
1a00111e:	4618      	mov	r0, r3
1a001120:	f005 fed8 	bl	1a006ed4 <uartCallbackClr>
1a001124:	e00e      	b.n	1a001144 <ISR_RX+0xa4>
    		}
    	}
		else
		{
			// Reseteo el timer si recibi un byte que no es el EOM.
			xTimerStartFromISR( acc2med->onRxTimeOut, &xHigherPriorityTaskWoken );
1a001126:	697b      	ldr	r3, [r7, #20]
1a001128:	6b1c      	ldr	r4, [r3, #48]	; 0x30
1a00112a:	f001 fa85 	bl	1a002638 <xTaskGetTickCountFromISR>
1a00112e:	4601      	mov	r1, r0
1a001130:	f107 0208 	add.w	r2, r7, #8
1a001134:	2300      	movs	r3, #0
1a001136:	9300      	str	r3, [sp, #0]
1a001138:	4613      	mov	r3, r2
1a00113a:	460a      	mov	r2, r1
1a00113c:	2106      	movs	r1, #6
1a00113e:	4620      	mov	r0, r4
1a001140:	f000 fc58 	bl	1a0019f4 <xTimerGenericCommand>
		}
        /* Termina la seccin crtica de procesamiento de un byte recibido */
        xSemaphoreGiveFromISR( acc2med->mutex, &xHigherPriorityTaskWoken );
1a001144:	697b      	ldr	r3, [r7, #20]
1a001146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1a001148:	f107 0208 	add.w	r2, r7, #8
1a00114c:	4611      	mov	r1, r2
1a00114e:	4618      	mov	r0, r3
1a001150:	f002 fc32 	bl	1a0039b8 <xQueueGiveFromISR>
    }

    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
1a001154:	68bb      	ldr	r3, [r7, #8]
1a001156:	2b00      	cmp	r3, #0
1a001158:	d007      	beq.n	1a00116a <ISR_RX+0xca>
1a00115a:	4b07      	ldr	r3, [pc, #28]	; (1a001178 <ISR_RX+0xd8>)
1a00115c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001160:	601a      	str	r2, [r3, #0]
1a001162:	f3bf 8f4f 	dsb	sy
1a001166:	f3bf 8f6f 	isb	sy
}
1a00116a:	bf00      	nop
1a00116c:	371c      	adds	r7, #28
1a00116e:	46bd      	mov	sp, r7
1a001170:	bd90      	pop	{r4, r7, pc}
1a001172:	bf00      	nop
1a001174:	100034f4 	.word	0x100034f4
1a001178:	e000ed04 	.word	0xe000ed04

1a00117c <_ConfigSincronization>:

/*=====[Implementations of private functions]================================*/

void _ConfigSincronization( access2medium_t *self )
{
1a00117c:	b580      	push	{r7, lr}
1a00117e:	b084      	sub	sp, #16
1a001180:	af00      	add	r7, sp, #0
1a001182:	6078      	str	r0, [r7, #4]
	/* Indico que aun no recibi nada */
    self->bytes_received = 0;
1a001184:	687b      	ldr	r3, [r7, #4]
1a001186:	2200      	movs	r2, #0
1a001188:	611a      	str	r2, [r3, #16]

    /* pedir memoria dinamica para self->frame */
    Memory_Alloc( &mem_handle, &self->frame_rx );
1a00118a:	687b      	ldr	r3, [r7, #4]
1a00118c:	3308      	adds	r3, #8
1a00118e:	4619      	mov	r1, r3
1a001190:	4818      	ldr	r0, [pc, #96]	; (1a0011f4 <_ConfigSincronization+0x78>)
1a001192:	f7ff fe25 	bl	1a000de0 <Memory_Alloc>

    self->mutex 			= xSemaphoreCreateMutex();
1a001196:	2001      	movs	r0, #1
1a001198:	f002 fa68 	bl	1a00366c <xQueueCreateMutex>
1a00119c:	4602      	mov	r2, r0
1a00119e:	687b      	ldr	r3, [r7, #4]
1a0011a0:	625a      	str	r2, [r3, #36]	; 0x24
    configASSERT( self->mutex != NULL ); /* gestion de errores */
1a0011a2:	687b      	ldr	r3, [r7, #4]
1a0011a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1a0011a6:	2b00      	cmp	r3, #0
1a0011a8:	d109      	bne.n	1a0011be <_ConfigSincronization+0x42>
1a0011aa:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0011ae:	f383 8811 	msr	BASEPRI, r3
1a0011b2:	f3bf 8f6f 	isb	sy
1a0011b6:	f3bf 8f4f 	dsb	sy
1a0011ba:	60fb      	str	r3, [r7, #12]
1a0011bc:	e7fe      	b.n	1a0011bc <_ConfigSincronization+0x40>

    self->sem_tx 			= xSemaphoreCreateBinary();
1a0011be:	2203      	movs	r2, #3
1a0011c0:	2100      	movs	r1, #0
1a0011c2:	2001      	movs	r0, #1
1a0011c4:	f002 f9d8 	bl	1a003578 <xQueueGenericCreate>
1a0011c8:	4602      	mov	r2, r0
1a0011ca:	687b      	ldr	r3, [r7, #4]
1a0011cc:	629a      	str	r2, [r3, #40]	; 0x28
	configASSERT( self->sem_tx != NULL ); /* gestion de errores */
1a0011ce:	687b      	ldr	r3, [r7, #4]
1a0011d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1a0011d2:	2b00      	cmp	r3, #0
1a0011d4:	d109      	bne.n	1a0011ea <_ConfigSincronization+0x6e>
1a0011d6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0011da:	f383 8811 	msr	BASEPRI, r3
1a0011de:	f3bf 8f6f 	isb	sy
1a0011e2:	f3bf 8f4f 	dsb	sy
1a0011e6:	60bb      	str	r3, [r7, #8]
1a0011e8:	e7fe      	b.n	1a0011e8 <_ConfigSincronization+0x6c>
}
1a0011ea:	bf00      	nop
1a0011ec:	3710      	adds	r7, #16
1a0011ee:	46bd      	mov	sp, r7
1a0011f0:	bd80      	pop	{r7, pc}
1a0011f2:	bf00      	nop
1a0011f4:	100034f4 	.word	0x100034f4

1a0011f8 <_ConfigPeriph>:

void _ConfigPeriph( access2medium_t *self, uartMap_t uart, uint32_t baudrate )
{
1a0011f8:	b580      	push	{r7, lr}
1a0011fa:	b084      	sub	sp, #16
1a0011fc:	af00      	add	r7, sp, #0
1a0011fe:	60f8      	str	r0, [r7, #12]
1a001200:	460b      	mov	r3, r1
1a001202:	607a      	str	r2, [r7, #4]
1a001204:	72fb      	strb	r3, [r7, #11]
    self->uart = uart;
1a001206:	68fb      	ldr	r3, [r7, #12]
1a001208:	7afa      	ldrb	r2, [r7, #11]
1a00120a:	701a      	strb	r2, [r3, #0]
    self->baudrate = baudrate;
1a00120c:	68fb      	ldr	r3, [r7, #12]
1a00120e:	687a      	ldr	r2, [r7, #4]
1a001210:	605a      	str	r2, [r3, #4]

    /* Inicializar la UART_USB junto con las interrupciones de Tx y Rx */
    uartConfig( self->uart, self->baudrate );
1a001212:	68fb      	ldr	r3, [r7, #12]
1a001214:	781a      	ldrb	r2, [r3, #0]
1a001216:	68fb      	ldr	r3, [r7, #12]
1a001218:	685b      	ldr	r3, [r3, #4]
1a00121a:	4619      	mov	r1, r3
1a00121c:	4610      	mov	r0, r2
1a00121e:	f005 fecb 	bl	1a006fb8 <uartInit>

    /* Seteo un callback al evento de recepcion y habilito su interrupcion */
    uartCallbackSet( self->uart, UART_RECEIVE, ISR_RX, self );
1a001222:	68fb      	ldr	r3, [r7, #12]
1a001224:	7818      	ldrb	r0, [r3, #0]
1a001226:	68fb      	ldr	r3, [r7, #12]
1a001228:	4a06      	ldr	r2, [pc, #24]	; (1a001244 <_ConfigPeriph+0x4c>)
1a00122a:	2100      	movs	r1, #0
1a00122c:	f005 fdc4 	bl	1a006db8 <uartCallbackSet>

    /* Habilito todas las interrupciones de UART_USB */
    uartInterrupt( self->uart, TRUE );
1a001230:	68fb      	ldr	r3, [r7, #12]
1a001232:	781b      	ldrb	r3, [r3, #0]
1a001234:	2101      	movs	r1, #1
1a001236:	4618      	mov	r0, r3
1a001238:	f005 fd84 	bl	1a006d44 <uartInterrupt>
}
1a00123c:	bf00      	nop
1a00123e:	3710      	adds	r7, #16
1a001240:	46bd      	mov	sp, r7
1a001242:	bd80      	pop	{r7, pc}
1a001244:	1a0010a1 	.word	0x1a0010a1

1a001248 <onRxTimeOutCallback>:

/*=====[Implementations of timer functions]================================*/

void onRxTimeOutCallback( TimerHandle_t xTimer)
{
1a001248:	b580      	push	{r7, lr}
1a00124a:	b084      	sub	sp, #16
1a00124c:	af00      	add	r7, sp, #0
1a00124e:	6078      	str	r0, [r7, #4]
	access2medium_t *self = ( access2medium_t *) pvTimerGetTimerID( xTimer );
1a001250:	6878      	ldr	r0, [r7, #4]
1a001252:	f000 fe91 	bl	1a001f78 <pvTimerGetTimerID>
1a001256:	60f8      	str	r0, [r7, #12]
	
	/* con time out descarto el paquete y comienzo de nuevo */
	self->bytes_received = 0;
1a001258:	68fb      	ldr	r3, [r7, #12]
1a00125a:	2200      	movs	r2, #0
1a00125c:	611a      	str	r2, [r3, #16]
}
1a00125e:	bf00      	nop
1a001260:	3710      	adds	r7, #16
1a001262:	46bd      	mov	sp, r7
1a001264:	bd80      	pop	{r7, pc}

1a001266 <onTxTimeOutCallback>:

void onTxTimeOutCallback( TimerHandle_t xTimer)
{
1a001266:	b580      	push	{r7, lr}
1a001268:	b084      	sub	sp, #16
1a00126a:	af00      	add	r7, sp, #0
1a00126c:	6078      	str	r0, [r7, #4]
	access2medium_t *self = ( access2medium_t *) pvTimerGetTimerID( xTimer );
1a00126e:	6878      	ldr	r0, [r7, #4]
1a001270:	f000 fe82 	bl	1a001f78 <pvTimerGetTimerID>
1a001274:	60f8      	str	r0, [r7, #12]

	/* con time out habilito para nueva transmision de paquetes */
	self->timeOut_tx = TRUE;
1a001276:	68fb      	ldr	r3, [r7, #12]
1a001278:	2201      	movs	r2, #1
1a00127a:	f883 2020 	strb.w	r2, [r3, #32]
}
1a00127e:	bf00      	nop
1a001280:	3710      	adds	r7, #16
1a001282:	46bd      	mov	sp, r7
1a001284:	bd80      	pop	{r7, pc}

1a001286 <initialise_monitor_handles>:
{
1a001286:	b480      	push	{r7}
1a001288:	af00      	add	r7, sp, #0
}
1a00128a:	bf00      	nop
1a00128c:	46bd      	mov	sp, r7
1a00128e:	f85d 7b04 	ldr.w	r7, [sp], #4
1a001292:	4770      	bx	lr

1a001294 <_fini>:
void _fini(void) {}
1a001294:	b480      	push	{r7}
1a001296:	af00      	add	r7, sp, #0
1a001298:	bf00      	nop
1a00129a:	46bd      	mov	sp, r7
1a00129c:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0012a0:	4770      	bx	lr

1a0012a2 <_init>:
void _init(void) {}
1a0012a2:	b480      	push	{r7}
1a0012a4:	af00      	add	r7, sp, #0
1a0012a6:	bf00      	nop
1a0012a8:	46bd      	mov	sp, r7
1a0012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0012ae:	4770      	bx	lr

1a0012b0 <Reset_Handler>:
void Reset_Handler(void) {
1a0012b0:	b580      	push	{r7, lr}
1a0012b2:	b088      	sub	sp, #32
1a0012b4:	af00      	add	r7, sp, #0
    __asm__ volatile("cpsid i");
1a0012b6:	b672      	cpsid	i
    volatile unsigned int *RESET_CONTROL = (unsigned int *) 0x40053100;
1a0012b8:	4b29      	ldr	r3, [pc, #164]	; (1a001360 <Reset_Handler+0xb0>)
1a0012ba:	617b      	str	r3, [r7, #20]
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0012bc:	697b      	ldr	r3, [r7, #20]
1a0012be:	4a29      	ldr	r2, [pc, #164]	; (1a001364 <Reset_Handler+0xb4>)
1a0012c0:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0012c2:	697b      	ldr	r3, [r7, #20]
1a0012c4:	3304      	adds	r3, #4
1a0012c6:	4a28      	ldr	r2, [pc, #160]	; (1a001368 <Reset_Handler+0xb8>)
1a0012c8:	601a      	str	r2, [r3, #0]
    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
1a0012ca:	4b28      	ldr	r3, [pc, #160]	; (1a00136c <Reset_Handler+0xbc>)
1a0012cc:	613b      	str	r3, [r7, #16]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0012ce:	2300      	movs	r3, #0
1a0012d0:	61fb      	str	r3, [r7, #28]
1a0012d2:	e009      	b.n	1a0012e8 <Reset_Handler+0x38>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a0012d4:	69fb      	ldr	r3, [r7, #28]
1a0012d6:	009b      	lsls	r3, r3, #2
1a0012d8:	693a      	ldr	r2, [r7, #16]
1a0012da:	4413      	add	r3, r2
1a0012dc:	f04f 32ff 	mov.w	r2, #4294967295
1a0012e0:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0012e2:	69fb      	ldr	r3, [r7, #28]
1a0012e4:	3301      	adds	r3, #1
1a0012e6:	61fb      	str	r3, [r7, #28]
1a0012e8:	69fb      	ldr	r3, [r7, #28]
1a0012ea:	2b07      	cmp	r3, #7
1a0012ec:	d9f2      	bls.n	1a0012d4 <Reset_Handler+0x24>
    __asm__ volatile("cpsie i");
1a0012ee:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a0012f0:	4b1f      	ldr	r3, [pc, #124]	; (1a001370 <Reset_Handler+0xc0>)
1a0012f2:	61bb      	str	r3, [r7, #24]
    while (SectionTableAddr < &__data_section_table_end) {
1a0012f4:	e013      	b.n	1a00131e <Reset_Handler+0x6e>
        LoadAddr = *SectionTableAddr++;
1a0012f6:	69bb      	ldr	r3, [r7, #24]
1a0012f8:	1d1a      	adds	r2, r3, #4
1a0012fa:	61ba      	str	r2, [r7, #24]
1a0012fc:	681b      	ldr	r3, [r3, #0]
1a0012fe:	60fb      	str	r3, [r7, #12]
        ExeAddr = *SectionTableAddr++;
1a001300:	69bb      	ldr	r3, [r7, #24]
1a001302:	1d1a      	adds	r2, r3, #4
1a001304:	61ba      	str	r2, [r7, #24]
1a001306:	681b      	ldr	r3, [r3, #0]
1a001308:	60bb      	str	r3, [r7, #8]
        SectionLen = *SectionTableAddr++;
1a00130a:	69bb      	ldr	r3, [r7, #24]
1a00130c:	1d1a      	adds	r2, r3, #4
1a00130e:	61ba      	str	r2, [r7, #24]
1a001310:	681b      	ldr	r3, [r3, #0]
1a001312:	607b      	str	r3, [r7, #4]
        data_init(LoadAddr, ExeAddr, SectionLen);
1a001314:	687a      	ldr	r2, [r7, #4]
1a001316:	68b9      	ldr	r1, [r7, #8]
1a001318:	68f8      	ldr	r0, [r7, #12]
1a00131a:	f7fe ff2d 	bl	1a000178 <data_init>
    while (SectionTableAddr < &__data_section_table_end) {
1a00131e:	69bb      	ldr	r3, [r7, #24]
1a001320:	4a14      	ldr	r2, [pc, #80]	; (1a001374 <Reset_Handler+0xc4>)
1a001322:	4293      	cmp	r3, r2
1a001324:	d3e7      	bcc.n	1a0012f6 <Reset_Handler+0x46>
    while (SectionTableAddr < &__bss_section_table_end) {
1a001326:	e00d      	b.n	1a001344 <Reset_Handler+0x94>
        ExeAddr = *SectionTableAddr++;
1a001328:	69bb      	ldr	r3, [r7, #24]
1a00132a:	1d1a      	adds	r2, r3, #4
1a00132c:	61ba      	str	r2, [r7, #24]
1a00132e:	681b      	ldr	r3, [r3, #0]
1a001330:	60bb      	str	r3, [r7, #8]
        SectionLen = *SectionTableAddr++;
1a001332:	69bb      	ldr	r3, [r7, #24]
1a001334:	1d1a      	adds	r2, r3, #4
1a001336:	61ba      	str	r2, [r7, #24]
1a001338:	681b      	ldr	r3, [r3, #0]
1a00133a:	607b      	str	r3, [r7, #4]
        bss_init(ExeAddr, SectionLen);
1a00133c:	6879      	ldr	r1, [r7, #4]
1a00133e:	68b8      	ldr	r0, [r7, #8]
1a001340:	f7fe ff3c 	bl	1a0001bc <bss_init>
    while (SectionTableAddr < &__bss_section_table_end) {
1a001344:	69bb      	ldr	r3, [r7, #24]
1a001346:	4a0c      	ldr	r2, [pc, #48]	; (1a001378 <Reset_Handler+0xc8>)
1a001348:	4293      	cmp	r3, r2
1a00134a:	d3ed      	bcc.n	1a001328 <Reset_Handler+0x78>
    SystemInit();
1a00134c:	f005 f84e 	bl	1a0063ec <SystemInit>
    __libc_init_array();
1a001350:	f007 f82c 	bl	1a0083ac <__libc_init_array>
    initialise_monitor_handles();
1a001354:	f7ff ff97 	bl	1a001286 <initialise_monitor_handles>
    main();
1a001358:	f7ff f96e 	bl	1a000638 <main>
        __asm__ volatile("wfi");
1a00135c:	bf30      	wfi
1a00135e:	e7fd      	b.n	1a00135c <Reset_Handler+0xac>
1a001360:	40053100 	.word	0x40053100
1a001364:	10df1000 	.word	0x10df1000
1a001368:	01dff7ff 	.word	0x01dff7ff
1a00136c:	e000e280 	.word	0xe000e280
1a001370:	1a000114 	.word	0x1a000114
1a001374:	1a000150 	.word	0x1a000150
1a001378:	1a000178 	.word	0x1a000178

1a00137c <_close_r>:
       __asm__ __volatile__("bkpt 0");

   (void) __params__;
}

USED int _close_r(struct _reent *r, int fd) {
1a00137c:	b480      	push	{r7}
1a00137e:	b083      	sub	sp, #12
1a001380:	af00      	add	r7, sp, #0
1a001382:	6078      	str	r0, [r7, #4]
1a001384:	6039      	str	r1, [r7, #0]
   UNUSED(fd);
   SET_ERR(EBADF);
1a001386:	687b      	ldr	r3, [r7, #4]
1a001388:	2209      	movs	r2, #9
1a00138a:	601a      	str	r2, [r3, #0]
   return -1;
1a00138c:	f04f 33ff 	mov.w	r3, #4294967295
}
1a001390:	4618      	mov	r0, r3
1a001392:	370c      	adds	r7, #12
1a001394:	46bd      	mov	sp, r7
1a001396:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00139a:	4770      	bx	lr

1a00139c <_fstat_r>:
USED int _fork_r(struct _reent *r) {
   SET_ERR(ENOSYS);
   return -1;
}

USED int _fstat_r(struct _reent *r, int fd, struct stat *st) {
1a00139c:	b480      	push	{r7}
1a00139e:	b085      	sub	sp, #20
1a0013a0:	af00      	add	r7, sp, #0
1a0013a2:	60f8      	str	r0, [r7, #12]
1a0013a4:	60b9      	str	r1, [r7, #8]
1a0013a6:	607a      	str	r2, [r7, #4]
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a0013a8:	68fb      	ldr	r3, [r7, #12]
1a0013aa:	2258      	movs	r2, #88	; 0x58
1a0013ac:	601a      	str	r2, [r3, #0]
   return -1;
1a0013ae:	f04f 33ff 	mov.w	r3, #4294967295
}
1a0013b2:	4618      	mov	r0, r3
1a0013b4:	3714      	adds	r7, #20
1a0013b6:	46bd      	mov	sp, r7
1a0013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0013bc:	4770      	bx	lr

1a0013be <_isatty_r>:
USED int _getpid_r(struct _reent *r) {
   UNUSED(r);
   return 1;
}

USED int _isatty_r(struct _reent *r, int fd) {
1a0013be:	b480      	push	{r7}
1a0013c0:	b083      	sub	sp, #12
1a0013c2:	af00      	add	r7, sp, #0
1a0013c4:	6078      	str	r0, [r7, #4]
1a0013c6:	6039      	str	r1, [r7, #0]
1a0013c8:	683b      	ldr	r3, [r7, #0]
   switch (fd) {
1a0013ca:	2b02      	cmp	r3, #2
1a0013cc:	d801      	bhi.n	1a0013d2 <_isatty_r+0x14>
   case 0:
   case 1:
   case 2:
       return 1;
1a0013ce:	2301      	movs	r3, #1
1a0013d0:	e004      	b.n	1a0013dc <_isatty_r+0x1e>
   default:
       SET_ERR(EBADF);
1a0013d2:	687b      	ldr	r3, [r7, #4]
1a0013d4:	2209      	movs	r2, #9
1a0013d6:	601a      	str	r2, [r3, #0]
       return -1;
1a0013d8:	f04f 33ff 	mov.w	r3, #4294967295
   }
}
1a0013dc:	4618      	mov	r0, r3
1a0013de:	370c      	adds	r7, #12
1a0013e0:	46bd      	mov	sp, r7
1a0013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0013e6:	4770      	bx	lr

1a0013e8 <_lseek_r>:
   UNUSED(newf);
   SET_ERR(ENOSYS);
   return -1;
}

USED _off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
1a0013e8:	b480      	push	{r7}
1a0013ea:	b085      	sub	sp, #20
1a0013ec:	af00      	add	r7, sp, #0
1a0013ee:	60f8      	str	r0, [r7, #12]
1a0013f0:	60b9      	str	r1, [r7, #8]
1a0013f2:	607a      	str	r2, [r7, #4]
1a0013f4:	603b      	str	r3, [r7, #0]
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a0013f6:	68fb      	ldr	r3, [r7, #12]
1a0013f8:	2258      	movs	r2, #88	; 0x58
1a0013fa:	601a      	str	r2, [r3, #0]
   return -1;
1a0013fc:	f04f 33ff 	mov.w	r3, #4294967295
}
1a001400:	4618      	mov	r0, r3
1a001402:	3714      	adds	r7, #20
1a001404:	46bd      	mov	sp, r7
1a001406:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00140a:	4770      	bx	lr

1a00140c <_read_r>:
       SET_ERR(ENODEV);
       return -1;
   }
}
*/
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a00140c:	b580      	push	{r7, lr}
1a00140e:	b086      	sub	sp, #24
1a001410:	af00      	add	r7, sp, #0
1a001412:	60f8      	str	r0, [r7, #12]
1a001414:	60b9      	str	r1, [r7, #8]
1a001416:	607a      	str	r2, [r7, #4]
1a001418:	603b      	str	r3, [r7, #0]
  size_t i = 0;
1a00141a:	2300      	movs	r3, #0
1a00141c:	617b      	str	r3, [r7, #20]
1a00141e:	68bb      	ldr	r3, [r7, #8]
  switch (fd) {
1a001420:	2b02      	cmp	r3, #2
1a001422:	d823      	bhi.n	1a00146c <_read_r+0x60>
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a001424:	e018      	b.n	1a001458 <_read_r+0x4c>
         int c = __stdio_getchar();
1a001426:	f003 fdbe 	bl	1a004fa6 <__stdio_getchar>
1a00142a:	6138      	str	r0, [r7, #16]
         if( c != -1 ){
1a00142c:	693b      	ldr	r3, [r7, #16]
1a00142e:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001432:	d011      	beq.n	1a001458 <_read_r+0x4c>
            ((char*) b)[i++] = (char) c;
1a001434:	697b      	ldr	r3, [r7, #20]
1a001436:	1c5a      	adds	r2, r3, #1
1a001438:	617a      	str	r2, [r7, #20]
1a00143a:	687a      	ldr	r2, [r7, #4]
1a00143c:	4413      	add	r3, r2
1a00143e:	693a      	ldr	r2, [r7, #16]
1a001440:	b2d2      	uxtb	r2, r2
1a001442:	701a      	strb	r2, [r3, #0]
            if( c == '\r' || c == '\n' ){
1a001444:	693b      	ldr	r3, [r7, #16]
1a001446:	2b0d      	cmp	r3, #13
1a001448:	d002      	beq.n	1a001450 <_read_r+0x44>
1a00144a:	693b      	ldr	r3, [r7, #16]
1a00144c:	2b0a      	cmp	r3, #10
1a00144e:	d103      	bne.n	1a001458 <_read_r+0x4c>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a001450:	f003 fda9 	bl	1a004fa6 <__stdio_getchar>
               return i;
1a001454:	697b      	ldr	r3, [r7, #20]
1a001456:	e00e      	b.n	1a001476 <_read_r+0x6a>
      while( i < n ){
1a001458:	697a      	ldr	r2, [r7, #20]
1a00145a:	683b      	ldr	r3, [r7, #0]
1a00145c:	429a      	cmp	r2, r3
1a00145e:	d3e2      	bcc.n	1a001426 <_read_r+0x1a>
            }
         }
      }
      SET_ERR(ENODEV);
1a001460:	68fb      	ldr	r3, [r7, #12]
1a001462:	2213      	movs	r2, #19
1a001464:	601a      	str	r2, [r3, #0]
      return -1;
1a001466:	f04f 33ff 	mov.w	r3, #4294967295
1a00146a:	e004      	b.n	1a001476 <_read_r+0x6a>
  default:
      SET_ERR(ENODEV);
1a00146c:	68fb      	ldr	r3, [r7, #12]
1a00146e:	2213      	movs	r2, #19
1a001470:	601a      	str	r2, [r3, #0]
      return -1;
1a001472:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
1a001476:	4618      	mov	r0, r3
1a001478:	3718      	adds	r7, #24
1a00147a:	46bd      	mov	sp, r7
1a00147c:	bd80      	pop	{r7, pc}

1a00147e <_write_r>:
   UNUSED(st);
   SET_ERR(ENOSYS);
   return -1;
}

USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a00147e:	b580      	push	{r7, lr}
1a001480:	b086      	sub	sp, #24
1a001482:	af00      	add	r7, sp, #0
1a001484:	60f8      	str	r0, [r7, #12]
1a001486:	60b9      	str	r1, [r7, #8]
1a001488:	607a      	str	r2, [r7, #4]
1a00148a:	603b      	str	r3, [r7, #0]
1a00148c:	68bb      	ldr	r3, [r7, #8]
   size_t i;
   switch (fd) {
1a00148e:	2b02      	cmp	r3, #2
1a001490:	d812      	bhi.n	1a0014b8 <_write_r+0x3a>
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a001492:	2300      	movs	r3, #0
1a001494:	617b      	str	r3, [r7, #20]
1a001496:	e009      	b.n	1a0014ac <_write_r+0x2e>
           __stdio_putchar(((char*) b)[i]);
1a001498:	687a      	ldr	r2, [r7, #4]
1a00149a:	697b      	ldr	r3, [r7, #20]
1a00149c:	4413      	add	r3, r2
1a00149e:	781b      	ldrb	r3, [r3, #0]
1a0014a0:	4618      	mov	r0, r3
1a0014a2:	f003 fd73 	bl	1a004f8c <__stdio_putchar>
       for (i = 0; i < n; i++)
1a0014a6:	697b      	ldr	r3, [r7, #20]
1a0014a8:	3301      	adds	r3, #1
1a0014aa:	617b      	str	r3, [r7, #20]
1a0014ac:	697a      	ldr	r2, [r7, #20]
1a0014ae:	683b      	ldr	r3, [r7, #0]
1a0014b0:	429a      	cmp	r2, r3
1a0014b2:	d3f1      	bcc.n	1a001498 <_write_r+0x1a>
       return n;
1a0014b4:	683b      	ldr	r3, [r7, #0]
1a0014b6:	e004      	b.n	1a0014c2 <_write_r+0x44>
   default:
       SET_ERR(ENODEV);
1a0014b8:	68fb      	ldr	r3, [r7, #12]
1a0014ba:	2213      	movs	r2, #19
1a0014bc:	601a      	str	r2, [r3, #0]
       return -1;
1a0014be:	f04f 33ff 	mov.w	r3, #4294967295
   }
}
1a0014c2:	4618      	mov	r0, r3
1a0014c4:	3718      	adds	r7, #24
1a0014c6:	46bd      	mov	sp, r7
1a0014c8:	bd80      	pop	{r7, pc}
1a0014ca:	Address 0x1a0014ca is out of bounds.


1a0014cc <_sbrk_r>:
   return -1;
}

#endif

USED void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
1a0014cc:	b480      	push	{r7}
1a0014ce:	b085      	sub	sp, #20
1a0014d0:	af00      	add	r7, sp, #0
1a0014d2:	6078      	str	r0, [r7, #4]
1a0014d4:	6039      	str	r1, [r7, #0]
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a0014d6:	4b0b      	ldr	r3, [pc, #44]	; (1a001504 <_sbrk_r+0x38>)
1a0014d8:	681b      	ldr	r3, [r3, #0]
1a0014da:	2b00      	cmp	r3, #0
1a0014dc:	d102      	bne.n	1a0014e4 <_sbrk_r+0x18>
       heap_end = &_pvHeapStart;
1a0014de:	4b09      	ldr	r3, [pc, #36]	; (1a001504 <_sbrk_r+0x38>)
1a0014e0:	4a09      	ldr	r2, [pc, #36]	; (1a001508 <_sbrk_r+0x3c>)
1a0014e2:	601a      	str	r2, [r3, #0]
   }
   prev_heap_end = heap_end;
1a0014e4:	4b07      	ldr	r3, [pc, #28]	; (1a001504 <_sbrk_r+0x38>)
1a0014e6:	681b      	ldr	r3, [r3, #0]
1a0014e8:	60fb      	str	r3, [r7, #12]
   heap_end += incr;
1a0014ea:	4b06      	ldr	r3, [pc, #24]	; (1a001504 <_sbrk_r+0x38>)
1a0014ec:	681a      	ldr	r2, [r3, #0]
1a0014ee:	683b      	ldr	r3, [r7, #0]
1a0014f0:	4413      	add	r3, r2
1a0014f2:	4a04      	ldr	r2, [pc, #16]	; (1a001504 <_sbrk_r+0x38>)
1a0014f4:	6013      	str	r3, [r2, #0]
   return prev_heap_end;
1a0014f6:	68fb      	ldr	r3, [r7, #12]
}
1a0014f8:	4618      	mov	r0, r3
1a0014fa:	3714      	adds	r7, #20
1a0014fc:	46bd      	mov	sp, r7
1a0014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
1a001502:	4770      	bx	lr
1a001504:	10000a3c 	.word	0x10000a3c
1a001508:	100035d0 	.word	0x100035d0

1a00150c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
1a00150c:	b580      	push	{r7, lr}
1a00150e:	b08a      	sub	sp, #40	; 0x28
1a001510:	af00      	add	r7, sp, #0
1a001512:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
1a001514:	2300      	movs	r3, #0
1a001516:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
1a001518:	f000 ffd4 	bl	1a0024c4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
1a00151c:	4b59      	ldr	r3, [pc, #356]	; (1a001684 <pvPortMalloc+0x178>)
1a00151e:	681b      	ldr	r3, [r3, #0]
1a001520:	2b00      	cmp	r3, #0
1a001522:	d101      	bne.n	1a001528 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
1a001524:	f000 f910 	bl	1a001748 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
1a001528:	4b57      	ldr	r3, [pc, #348]	; (1a001688 <pvPortMalloc+0x17c>)
1a00152a:	681a      	ldr	r2, [r3, #0]
1a00152c:	687b      	ldr	r3, [r7, #4]
1a00152e:	4013      	ands	r3, r2
1a001530:	2b00      	cmp	r3, #0
1a001532:	f040 808c 	bne.w	1a00164e <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
1a001536:	687b      	ldr	r3, [r7, #4]
1a001538:	2b00      	cmp	r3, #0
1a00153a:	d01c      	beq.n	1a001576 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
1a00153c:	2208      	movs	r2, #8
1a00153e:	687b      	ldr	r3, [r7, #4]
1a001540:	4413      	add	r3, r2
1a001542:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
1a001544:	687b      	ldr	r3, [r7, #4]
1a001546:	f003 0307 	and.w	r3, r3, #7
1a00154a:	2b00      	cmp	r3, #0
1a00154c:	d013      	beq.n	1a001576 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a00154e:	687b      	ldr	r3, [r7, #4]
1a001550:	f023 0307 	bic.w	r3, r3, #7
1a001554:	3308      	adds	r3, #8
1a001556:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
1a001558:	687b      	ldr	r3, [r7, #4]
1a00155a:	f003 0307 	and.w	r3, r3, #7
1a00155e:	2b00      	cmp	r3, #0
1a001560:	d009      	beq.n	1a001576 <pvPortMalloc+0x6a>
1a001562:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001566:	f383 8811 	msr	BASEPRI, r3
1a00156a:	f3bf 8f6f 	isb	sy
1a00156e:	f3bf 8f4f 	dsb	sy
1a001572:	617b      	str	r3, [r7, #20]
1a001574:	e7fe      	b.n	1a001574 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
1a001576:	687b      	ldr	r3, [r7, #4]
1a001578:	2b00      	cmp	r3, #0
1a00157a:	d068      	beq.n	1a00164e <pvPortMalloc+0x142>
1a00157c:	4b43      	ldr	r3, [pc, #268]	; (1a00168c <pvPortMalloc+0x180>)
1a00157e:	681b      	ldr	r3, [r3, #0]
1a001580:	687a      	ldr	r2, [r7, #4]
1a001582:	429a      	cmp	r2, r3
1a001584:	d863      	bhi.n	1a00164e <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
1a001586:	4b42      	ldr	r3, [pc, #264]	; (1a001690 <pvPortMalloc+0x184>)
1a001588:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
1a00158a:	4b41      	ldr	r3, [pc, #260]	; (1a001690 <pvPortMalloc+0x184>)
1a00158c:	681b      	ldr	r3, [r3, #0]
1a00158e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a001590:	e004      	b.n	1a00159c <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
1a001592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a001594:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
1a001596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a001598:	681b      	ldr	r3, [r3, #0]
1a00159a:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a00159c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a00159e:	685b      	ldr	r3, [r3, #4]
1a0015a0:	687a      	ldr	r2, [r7, #4]
1a0015a2:	429a      	cmp	r2, r3
1a0015a4:	d903      	bls.n	1a0015ae <pvPortMalloc+0xa2>
1a0015a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a0015a8:	681b      	ldr	r3, [r3, #0]
1a0015aa:	2b00      	cmp	r3, #0
1a0015ac:	d1f1      	bne.n	1a001592 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
1a0015ae:	4b35      	ldr	r3, [pc, #212]	; (1a001684 <pvPortMalloc+0x178>)
1a0015b0:	681b      	ldr	r3, [r3, #0]
1a0015b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
1a0015b4:	429a      	cmp	r2, r3
1a0015b6:	d04a      	beq.n	1a00164e <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
1a0015b8:	6a3b      	ldr	r3, [r7, #32]
1a0015ba:	681b      	ldr	r3, [r3, #0]
1a0015bc:	2208      	movs	r2, #8
1a0015be:	4413      	add	r3, r2
1a0015c0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
1a0015c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a0015c4:	681a      	ldr	r2, [r3, #0]
1a0015c6:	6a3b      	ldr	r3, [r7, #32]
1a0015c8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
1a0015ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a0015cc:	685a      	ldr	r2, [r3, #4]
1a0015ce:	687b      	ldr	r3, [r7, #4]
1a0015d0:	1ad2      	subs	r2, r2, r3
1a0015d2:	2308      	movs	r3, #8
1a0015d4:	005b      	lsls	r3, r3, #1
1a0015d6:	429a      	cmp	r2, r3
1a0015d8:	d91e      	bls.n	1a001618 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
1a0015da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
1a0015dc:	687b      	ldr	r3, [r7, #4]
1a0015de:	4413      	add	r3, r2
1a0015e0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
1a0015e2:	69bb      	ldr	r3, [r7, #24]
1a0015e4:	f003 0307 	and.w	r3, r3, #7
1a0015e8:	2b00      	cmp	r3, #0
1a0015ea:	d009      	beq.n	1a001600 <pvPortMalloc+0xf4>
1a0015ec:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0015f0:	f383 8811 	msr	BASEPRI, r3
1a0015f4:	f3bf 8f6f 	isb	sy
1a0015f8:	f3bf 8f4f 	dsb	sy
1a0015fc:	613b      	str	r3, [r7, #16]
1a0015fe:	e7fe      	b.n	1a0015fe <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
1a001600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a001602:	685a      	ldr	r2, [r3, #4]
1a001604:	687b      	ldr	r3, [r7, #4]
1a001606:	1ad2      	subs	r2, r2, r3
1a001608:	69bb      	ldr	r3, [r7, #24]
1a00160a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
1a00160c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a00160e:	687a      	ldr	r2, [r7, #4]
1a001610:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
1a001612:	69b8      	ldr	r0, [r7, #24]
1a001614:	f000 f8fa 	bl	1a00180c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
1a001618:	4b1c      	ldr	r3, [pc, #112]	; (1a00168c <pvPortMalloc+0x180>)
1a00161a:	681a      	ldr	r2, [r3, #0]
1a00161c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a00161e:	685b      	ldr	r3, [r3, #4]
1a001620:	1ad3      	subs	r3, r2, r3
1a001622:	4a1a      	ldr	r2, [pc, #104]	; (1a00168c <pvPortMalloc+0x180>)
1a001624:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
1a001626:	4b19      	ldr	r3, [pc, #100]	; (1a00168c <pvPortMalloc+0x180>)
1a001628:	681a      	ldr	r2, [r3, #0]
1a00162a:	4b1a      	ldr	r3, [pc, #104]	; (1a001694 <pvPortMalloc+0x188>)
1a00162c:	681b      	ldr	r3, [r3, #0]
1a00162e:	429a      	cmp	r2, r3
1a001630:	d203      	bcs.n	1a00163a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
1a001632:	4b16      	ldr	r3, [pc, #88]	; (1a00168c <pvPortMalloc+0x180>)
1a001634:	681b      	ldr	r3, [r3, #0]
1a001636:	4a17      	ldr	r2, [pc, #92]	; (1a001694 <pvPortMalloc+0x188>)
1a001638:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
1a00163a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a00163c:	685a      	ldr	r2, [r3, #4]
1a00163e:	4b12      	ldr	r3, [pc, #72]	; (1a001688 <pvPortMalloc+0x17c>)
1a001640:	681b      	ldr	r3, [r3, #0]
1a001642:	431a      	orrs	r2, r3
1a001644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a001646:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
1a001648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a00164a:	2200      	movs	r2, #0
1a00164c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
1a00164e:	f000 ff47 	bl	1a0024e0 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
1a001652:	69fb      	ldr	r3, [r7, #28]
1a001654:	2b00      	cmp	r3, #0
1a001656:	d101      	bne.n	1a00165c <pvPortMalloc+0x150>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
1a001658:	f001 fda6 	bl	1a0031a8 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
1a00165c:	69fb      	ldr	r3, [r7, #28]
1a00165e:	f003 0307 	and.w	r3, r3, #7
1a001662:	2b00      	cmp	r3, #0
1a001664:	d009      	beq.n	1a00167a <pvPortMalloc+0x16e>
1a001666:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00166a:	f383 8811 	msr	BASEPRI, r3
1a00166e:	f3bf 8f6f 	isb	sy
1a001672:	f3bf 8f4f 	dsb	sy
1a001676:	60fb      	str	r3, [r7, #12]
1a001678:	e7fe      	b.n	1a001678 <pvPortMalloc+0x16c>
	return pvReturn;
1a00167a:	69fb      	ldr	r3, [r7, #28]
}
1a00167c:	4618      	mov	r0, r3
1a00167e:	3728      	adds	r7, #40	; 0x28
1a001680:	46bd      	mov	sp, r7
1a001682:	bd80      	pop	{r7, pc}
1a001684:	10002a48 	.word	0x10002a48
1a001688:	10002a54 	.word	0x10002a54
1a00168c:	10002a4c 	.word	0x10002a4c
1a001690:	10002a40 	.word	0x10002a40
1a001694:	10002a50 	.word	0x10002a50

1a001698 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
1a001698:	b580      	push	{r7, lr}
1a00169a:	b086      	sub	sp, #24
1a00169c:	af00      	add	r7, sp, #0
1a00169e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
1a0016a0:	687b      	ldr	r3, [r7, #4]
1a0016a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
1a0016a4:	687b      	ldr	r3, [r7, #4]
1a0016a6:	2b00      	cmp	r3, #0
1a0016a8:	d046      	beq.n	1a001738 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
1a0016aa:	2308      	movs	r3, #8
1a0016ac:	425b      	negs	r3, r3
1a0016ae:	697a      	ldr	r2, [r7, #20]
1a0016b0:	4413      	add	r3, r2
1a0016b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
1a0016b4:	697b      	ldr	r3, [r7, #20]
1a0016b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
1a0016b8:	693b      	ldr	r3, [r7, #16]
1a0016ba:	685a      	ldr	r2, [r3, #4]
1a0016bc:	4b20      	ldr	r3, [pc, #128]	; (1a001740 <vPortFree+0xa8>)
1a0016be:	681b      	ldr	r3, [r3, #0]
1a0016c0:	4013      	ands	r3, r2
1a0016c2:	2b00      	cmp	r3, #0
1a0016c4:	d109      	bne.n	1a0016da <vPortFree+0x42>
1a0016c6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0016ca:	f383 8811 	msr	BASEPRI, r3
1a0016ce:	f3bf 8f6f 	isb	sy
1a0016d2:	f3bf 8f4f 	dsb	sy
1a0016d6:	60fb      	str	r3, [r7, #12]
1a0016d8:	e7fe      	b.n	1a0016d8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
1a0016da:	693b      	ldr	r3, [r7, #16]
1a0016dc:	681b      	ldr	r3, [r3, #0]
1a0016de:	2b00      	cmp	r3, #0
1a0016e0:	d009      	beq.n	1a0016f6 <vPortFree+0x5e>
1a0016e2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0016e6:	f383 8811 	msr	BASEPRI, r3
1a0016ea:	f3bf 8f6f 	isb	sy
1a0016ee:	f3bf 8f4f 	dsb	sy
1a0016f2:	60bb      	str	r3, [r7, #8]
1a0016f4:	e7fe      	b.n	1a0016f4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
1a0016f6:	693b      	ldr	r3, [r7, #16]
1a0016f8:	685a      	ldr	r2, [r3, #4]
1a0016fa:	4b11      	ldr	r3, [pc, #68]	; (1a001740 <vPortFree+0xa8>)
1a0016fc:	681b      	ldr	r3, [r3, #0]
1a0016fe:	4013      	ands	r3, r2
1a001700:	2b00      	cmp	r3, #0
1a001702:	d019      	beq.n	1a001738 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
1a001704:	693b      	ldr	r3, [r7, #16]
1a001706:	681b      	ldr	r3, [r3, #0]
1a001708:	2b00      	cmp	r3, #0
1a00170a:	d115      	bne.n	1a001738 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
1a00170c:	693b      	ldr	r3, [r7, #16]
1a00170e:	685a      	ldr	r2, [r3, #4]
1a001710:	4b0b      	ldr	r3, [pc, #44]	; (1a001740 <vPortFree+0xa8>)
1a001712:	681b      	ldr	r3, [r3, #0]
1a001714:	43db      	mvns	r3, r3
1a001716:	401a      	ands	r2, r3
1a001718:	693b      	ldr	r3, [r7, #16]
1a00171a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
1a00171c:	f000 fed2 	bl	1a0024c4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
1a001720:	693b      	ldr	r3, [r7, #16]
1a001722:	685a      	ldr	r2, [r3, #4]
1a001724:	4b07      	ldr	r3, [pc, #28]	; (1a001744 <vPortFree+0xac>)
1a001726:	681b      	ldr	r3, [r3, #0]
1a001728:	4413      	add	r3, r2
1a00172a:	4a06      	ldr	r2, [pc, #24]	; (1a001744 <vPortFree+0xac>)
1a00172c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
1a00172e:	6938      	ldr	r0, [r7, #16]
1a001730:	f000 f86c 	bl	1a00180c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
1a001734:	f000 fed4 	bl	1a0024e0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
1a001738:	bf00      	nop
1a00173a:	3718      	adds	r7, #24
1a00173c:	46bd      	mov	sp, r7
1a00173e:	bd80      	pop	{r7, pc}
1a001740:	10002a54 	.word	0x10002a54
1a001744:	10002a4c 	.word	0x10002a4c

1a001748 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
1a001748:	b480      	push	{r7}
1a00174a:	b085      	sub	sp, #20
1a00174c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
1a00174e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
1a001752:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
1a001754:	4b27      	ldr	r3, [pc, #156]	; (1a0017f4 <prvHeapInit+0xac>)
1a001756:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
1a001758:	68fb      	ldr	r3, [r7, #12]
1a00175a:	f003 0307 	and.w	r3, r3, #7
1a00175e:	2b00      	cmp	r3, #0
1a001760:	d00c      	beq.n	1a00177c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
1a001762:	68fb      	ldr	r3, [r7, #12]
1a001764:	3307      	adds	r3, #7
1a001766:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a001768:	68fb      	ldr	r3, [r7, #12]
1a00176a:	f023 0307 	bic.w	r3, r3, #7
1a00176e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
1a001770:	68ba      	ldr	r2, [r7, #8]
1a001772:	68fb      	ldr	r3, [r7, #12]
1a001774:	1ad3      	subs	r3, r2, r3
1a001776:	4a1f      	ldr	r2, [pc, #124]	; (1a0017f4 <prvHeapInit+0xac>)
1a001778:	4413      	add	r3, r2
1a00177a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
1a00177c:	68fb      	ldr	r3, [r7, #12]
1a00177e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
1a001780:	4a1d      	ldr	r2, [pc, #116]	; (1a0017f8 <prvHeapInit+0xb0>)
1a001782:	687b      	ldr	r3, [r7, #4]
1a001784:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
1a001786:	4b1c      	ldr	r3, [pc, #112]	; (1a0017f8 <prvHeapInit+0xb0>)
1a001788:	2200      	movs	r2, #0
1a00178a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
1a00178c:	687b      	ldr	r3, [r7, #4]
1a00178e:	68ba      	ldr	r2, [r7, #8]
1a001790:	4413      	add	r3, r2
1a001792:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
1a001794:	2208      	movs	r2, #8
1a001796:	68fb      	ldr	r3, [r7, #12]
1a001798:	1a9b      	subs	r3, r3, r2
1a00179a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a00179c:	68fb      	ldr	r3, [r7, #12]
1a00179e:	f023 0307 	bic.w	r3, r3, #7
1a0017a2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
1a0017a4:	68fb      	ldr	r3, [r7, #12]
1a0017a6:	4a15      	ldr	r2, [pc, #84]	; (1a0017fc <prvHeapInit+0xb4>)
1a0017a8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
1a0017aa:	4b14      	ldr	r3, [pc, #80]	; (1a0017fc <prvHeapInit+0xb4>)
1a0017ac:	681b      	ldr	r3, [r3, #0]
1a0017ae:	2200      	movs	r2, #0
1a0017b0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
1a0017b2:	4b12      	ldr	r3, [pc, #72]	; (1a0017fc <prvHeapInit+0xb4>)
1a0017b4:	681b      	ldr	r3, [r3, #0]
1a0017b6:	2200      	movs	r2, #0
1a0017b8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
1a0017ba:	687b      	ldr	r3, [r7, #4]
1a0017bc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
1a0017be:	683b      	ldr	r3, [r7, #0]
1a0017c0:	68fa      	ldr	r2, [r7, #12]
1a0017c2:	1ad2      	subs	r2, r2, r3
1a0017c4:	683b      	ldr	r3, [r7, #0]
1a0017c6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
1a0017c8:	4b0c      	ldr	r3, [pc, #48]	; (1a0017fc <prvHeapInit+0xb4>)
1a0017ca:	681a      	ldr	r2, [r3, #0]
1a0017cc:	683b      	ldr	r3, [r7, #0]
1a0017ce:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a0017d0:	683b      	ldr	r3, [r7, #0]
1a0017d2:	685b      	ldr	r3, [r3, #4]
1a0017d4:	4a0a      	ldr	r2, [pc, #40]	; (1a001800 <prvHeapInit+0xb8>)
1a0017d6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a0017d8:	683b      	ldr	r3, [r7, #0]
1a0017da:	685b      	ldr	r3, [r3, #4]
1a0017dc:	4a09      	ldr	r2, [pc, #36]	; (1a001804 <prvHeapInit+0xbc>)
1a0017de:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
1a0017e0:	4b09      	ldr	r3, [pc, #36]	; (1a001808 <prvHeapInit+0xc0>)
1a0017e2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
1a0017e6:	601a      	str	r2, [r3, #0]
}
1a0017e8:	bf00      	nop
1a0017ea:	3714      	adds	r7, #20
1a0017ec:	46bd      	mov	sp, r7
1a0017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0017f2:	4770      	bx	lr
1a0017f4:	10000a40 	.word	0x10000a40
1a0017f8:	10002a40 	.word	0x10002a40
1a0017fc:	10002a48 	.word	0x10002a48
1a001800:	10002a50 	.word	0x10002a50
1a001804:	10002a4c 	.word	0x10002a4c
1a001808:	10002a54 	.word	0x10002a54

1a00180c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
1a00180c:	b480      	push	{r7}
1a00180e:	b085      	sub	sp, #20
1a001810:	af00      	add	r7, sp, #0
1a001812:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a001814:	4b28      	ldr	r3, [pc, #160]	; (1a0018b8 <prvInsertBlockIntoFreeList+0xac>)
1a001816:	60fb      	str	r3, [r7, #12]
1a001818:	e002      	b.n	1a001820 <prvInsertBlockIntoFreeList+0x14>
1a00181a:	68fb      	ldr	r3, [r7, #12]
1a00181c:	681b      	ldr	r3, [r3, #0]
1a00181e:	60fb      	str	r3, [r7, #12]
1a001820:	68fb      	ldr	r3, [r7, #12]
1a001822:	681b      	ldr	r3, [r3, #0]
1a001824:	687a      	ldr	r2, [r7, #4]
1a001826:	429a      	cmp	r2, r3
1a001828:	d8f7      	bhi.n	1a00181a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
1a00182a:	68fb      	ldr	r3, [r7, #12]
1a00182c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
1a00182e:	68fb      	ldr	r3, [r7, #12]
1a001830:	685b      	ldr	r3, [r3, #4]
1a001832:	68ba      	ldr	r2, [r7, #8]
1a001834:	4413      	add	r3, r2
1a001836:	687a      	ldr	r2, [r7, #4]
1a001838:	429a      	cmp	r2, r3
1a00183a:	d108      	bne.n	1a00184e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
1a00183c:	68fb      	ldr	r3, [r7, #12]
1a00183e:	685a      	ldr	r2, [r3, #4]
1a001840:	687b      	ldr	r3, [r7, #4]
1a001842:	685b      	ldr	r3, [r3, #4]
1a001844:	441a      	add	r2, r3
1a001846:	68fb      	ldr	r3, [r7, #12]
1a001848:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
1a00184a:	68fb      	ldr	r3, [r7, #12]
1a00184c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
1a00184e:	687b      	ldr	r3, [r7, #4]
1a001850:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
1a001852:	687b      	ldr	r3, [r7, #4]
1a001854:	685b      	ldr	r3, [r3, #4]
1a001856:	68ba      	ldr	r2, [r7, #8]
1a001858:	441a      	add	r2, r3
1a00185a:	68fb      	ldr	r3, [r7, #12]
1a00185c:	681b      	ldr	r3, [r3, #0]
1a00185e:	429a      	cmp	r2, r3
1a001860:	d118      	bne.n	1a001894 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
1a001862:	68fb      	ldr	r3, [r7, #12]
1a001864:	681a      	ldr	r2, [r3, #0]
1a001866:	4b15      	ldr	r3, [pc, #84]	; (1a0018bc <prvInsertBlockIntoFreeList+0xb0>)
1a001868:	681b      	ldr	r3, [r3, #0]
1a00186a:	429a      	cmp	r2, r3
1a00186c:	d00d      	beq.n	1a00188a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
1a00186e:	687b      	ldr	r3, [r7, #4]
1a001870:	685a      	ldr	r2, [r3, #4]
1a001872:	68fb      	ldr	r3, [r7, #12]
1a001874:	681b      	ldr	r3, [r3, #0]
1a001876:	685b      	ldr	r3, [r3, #4]
1a001878:	441a      	add	r2, r3
1a00187a:	687b      	ldr	r3, [r7, #4]
1a00187c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
1a00187e:	68fb      	ldr	r3, [r7, #12]
1a001880:	681b      	ldr	r3, [r3, #0]
1a001882:	681a      	ldr	r2, [r3, #0]
1a001884:	687b      	ldr	r3, [r7, #4]
1a001886:	601a      	str	r2, [r3, #0]
1a001888:	e008      	b.n	1a00189c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
1a00188a:	4b0c      	ldr	r3, [pc, #48]	; (1a0018bc <prvInsertBlockIntoFreeList+0xb0>)
1a00188c:	681a      	ldr	r2, [r3, #0]
1a00188e:	687b      	ldr	r3, [r7, #4]
1a001890:	601a      	str	r2, [r3, #0]
1a001892:	e003      	b.n	1a00189c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
1a001894:	68fb      	ldr	r3, [r7, #12]
1a001896:	681a      	ldr	r2, [r3, #0]
1a001898:	687b      	ldr	r3, [r7, #4]
1a00189a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
1a00189c:	68fa      	ldr	r2, [r7, #12]
1a00189e:	687b      	ldr	r3, [r7, #4]
1a0018a0:	429a      	cmp	r2, r3
1a0018a2:	d002      	beq.n	1a0018aa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
1a0018a4:	68fb      	ldr	r3, [r7, #12]
1a0018a6:	687a      	ldr	r2, [r7, #4]
1a0018a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
1a0018aa:	bf00      	nop
1a0018ac:	3714      	adds	r7, #20
1a0018ae:	46bd      	mov	sp, r7
1a0018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0018b4:	4770      	bx	lr
1a0018b6:	bf00      	nop
1a0018b8:	10002a40 	.word	0x10002a40
1a0018bc:	10002a48 	.word	0x10002a48

1a0018c0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
1a0018c0:	b580      	push	{r7, lr}
1a0018c2:	b08a      	sub	sp, #40	; 0x28
1a0018c4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
1a0018c6:	2300      	movs	r3, #0
1a0018c8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
1a0018ca:	f000 fb15 	bl	1a001ef8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
1a0018ce:	4b1c      	ldr	r3, [pc, #112]	; (1a001940 <xTimerCreateTimerTask+0x80>)
1a0018d0:	681b      	ldr	r3, [r3, #0]
1a0018d2:	2b00      	cmp	r3, #0
1a0018d4:	d021      	beq.n	1a00191a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
1a0018d6:	2300      	movs	r3, #0
1a0018d8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
1a0018da:	2300      	movs	r3, #0
1a0018dc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
1a0018de:	1d3a      	adds	r2, r7, #4
1a0018e0:	f107 0108 	add.w	r1, r7, #8
1a0018e4:	f107 030c 	add.w	r3, r7, #12
1a0018e8:	4618      	mov	r0, r3
1a0018ea:	f001 fc9d 	bl	1a003228 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
1a0018ee:	6879      	ldr	r1, [r7, #4]
1a0018f0:	68bb      	ldr	r3, [r7, #8]
1a0018f2:	68fa      	ldr	r2, [r7, #12]
1a0018f4:	9202      	str	r2, [sp, #8]
1a0018f6:	9301      	str	r3, [sp, #4]
1a0018f8:	2304      	movs	r3, #4
1a0018fa:	9300      	str	r3, [sp, #0]
1a0018fc:	2300      	movs	r3, #0
1a0018fe:	460a      	mov	r2, r1
1a001900:	4910      	ldr	r1, [pc, #64]	; (1a001944 <xTimerCreateTimerTask+0x84>)
1a001902:	4811      	ldr	r0, [pc, #68]	; (1a001948 <xTimerCreateTimerTask+0x88>)
1a001904:	f000 fb57 	bl	1a001fb6 <xTaskCreateStatic>
1a001908:	4602      	mov	r2, r0
1a00190a:	4b10      	ldr	r3, [pc, #64]	; (1a00194c <xTimerCreateTimerTask+0x8c>)
1a00190c:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
1a00190e:	4b0f      	ldr	r3, [pc, #60]	; (1a00194c <xTimerCreateTimerTask+0x8c>)
1a001910:	681b      	ldr	r3, [r3, #0]
1a001912:	2b00      	cmp	r3, #0
1a001914:	d001      	beq.n	1a00191a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
1a001916:	2301      	movs	r3, #1
1a001918:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
1a00191a:	697b      	ldr	r3, [r7, #20]
1a00191c:	2b00      	cmp	r3, #0
1a00191e:	d109      	bne.n	1a001934 <xTimerCreateTimerTask+0x74>
1a001920:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001924:	f383 8811 	msr	BASEPRI, r3
1a001928:	f3bf 8f6f 	isb	sy
1a00192c:	f3bf 8f4f 	dsb	sy
1a001930:	613b      	str	r3, [r7, #16]
1a001932:	e7fe      	b.n	1a001932 <xTimerCreateTimerTask+0x72>
	return xReturn;
1a001934:	697b      	ldr	r3, [r7, #20]
}
1a001936:	4618      	mov	r0, r3
1a001938:	3718      	adds	r7, #24
1a00193a:	46bd      	mov	sp, r7
1a00193c:	bd80      	pop	{r7, pc}
1a00193e:	bf00      	nop
1a001940:	10002a88 	.word	0x10002a88
1a001944:	1a00ce7c 	.word	0x1a00ce7c
1a001948:	1a001b0d 	.word	0x1a001b0d
1a00194c:	10002a8c 	.word	0x10002a8c

1a001950 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
1a001950:	b580      	push	{r7, lr}
1a001952:	b088      	sub	sp, #32
1a001954:	af02      	add	r7, sp, #8
1a001956:	60f8      	str	r0, [r7, #12]
1a001958:	60b9      	str	r1, [r7, #8]
1a00195a:	607a      	str	r2, [r7, #4]
1a00195c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
1a00195e:	2030      	movs	r0, #48	; 0x30
1a001960:	f7ff fdd4 	bl	1a00150c <pvPortMalloc>
1a001964:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
1a001966:	697b      	ldr	r3, [r7, #20]
1a001968:	2b00      	cmp	r3, #0
1a00196a:	d00d      	beq.n	1a001988 <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
1a00196c:	697b      	ldr	r3, [r7, #20]
1a00196e:	9301      	str	r3, [sp, #4]
1a001970:	6a3b      	ldr	r3, [r7, #32]
1a001972:	9300      	str	r3, [sp, #0]
1a001974:	683b      	ldr	r3, [r7, #0]
1a001976:	687a      	ldr	r2, [r7, #4]
1a001978:	68b9      	ldr	r1, [r7, #8]
1a00197a:	68f8      	ldr	r0, [r7, #12]
1a00197c:	f000 f809 	bl	1a001992 <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
1a001980:	697b      	ldr	r3, [r7, #20]
1a001982:	2200      	movs	r2, #0
1a001984:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
1a001988:	697b      	ldr	r3, [r7, #20]
	}
1a00198a:	4618      	mov	r0, r3
1a00198c:	3718      	adds	r7, #24
1a00198e:	46bd      	mov	sp, r7
1a001990:	bd80      	pop	{r7, pc}

1a001992 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
1a001992:	b580      	push	{r7, lr}
1a001994:	b086      	sub	sp, #24
1a001996:	af00      	add	r7, sp, #0
1a001998:	60f8      	str	r0, [r7, #12]
1a00199a:	60b9      	str	r1, [r7, #8]
1a00199c:	607a      	str	r2, [r7, #4]
1a00199e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
1a0019a0:	68bb      	ldr	r3, [r7, #8]
1a0019a2:	2b00      	cmp	r3, #0
1a0019a4:	d109      	bne.n	1a0019ba <prvInitialiseNewTimer+0x28>
1a0019a6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0019aa:	f383 8811 	msr	BASEPRI, r3
1a0019ae:	f3bf 8f6f 	isb	sy
1a0019b2:	f3bf 8f4f 	dsb	sy
1a0019b6:	617b      	str	r3, [r7, #20]
1a0019b8:	e7fe      	b.n	1a0019b8 <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
1a0019ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a0019bc:	2b00      	cmp	r3, #0
1a0019be:	d015      	beq.n	1a0019ec <prvInitialiseNewTimer+0x5a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
1a0019c0:	f000 fa9a 	bl	1a001ef8 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
1a0019c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a0019c6:	68fa      	ldr	r2, [r7, #12]
1a0019c8:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
1a0019ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a0019cc:	68ba      	ldr	r2, [r7, #8]
1a0019ce:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
1a0019d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a0019d2:	687a      	ldr	r2, [r7, #4]
1a0019d4:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
1a0019d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a0019d8:	683a      	ldr	r2, [r7, #0]
1a0019da:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
1a0019dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a0019de:	6a3a      	ldr	r2, [r7, #32]
1a0019e0:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
1a0019e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a0019e4:	3304      	adds	r3, #4
1a0019e6:	4618      	mov	r0, r3
1a0019e8:	f001 fc58 	bl	1a00329c <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
1a0019ec:	bf00      	nop
1a0019ee:	3718      	adds	r7, #24
1a0019f0:	46bd      	mov	sp, r7
1a0019f2:	bd80      	pop	{r7, pc}

1a0019f4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
1a0019f4:	b580      	push	{r7, lr}
1a0019f6:	b08a      	sub	sp, #40	; 0x28
1a0019f8:	af00      	add	r7, sp, #0
1a0019fa:	60f8      	str	r0, [r7, #12]
1a0019fc:	60b9      	str	r1, [r7, #8]
1a0019fe:	607a      	str	r2, [r7, #4]
1a001a00:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
1a001a02:	2300      	movs	r3, #0
1a001a04:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
1a001a06:	68fb      	ldr	r3, [r7, #12]
1a001a08:	2b00      	cmp	r3, #0
1a001a0a:	d109      	bne.n	1a001a20 <xTimerGenericCommand+0x2c>
1a001a0c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001a10:	f383 8811 	msr	BASEPRI, r3
1a001a14:	f3bf 8f6f 	isb	sy
1a001a18:	f3bf 8f4f 	dsb	sy
1a001a1c:	623b      	str	r3, [r7, #32]
1a001a1e:	e7fe      	b.n	1a001a1e <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
1a001a20:	4b19      	ldr	r3, [pc, #100]	; (1a001a88 <xTimerGenericCommand+0x94>)
1a001a22:	681b      	ldr	r3, [r3, #0]
1a001a24:	2b00      	cmp	r3, #0
1a001a26:	d02a      	beq.n	1a001a7e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
1a001a28:	68bb      	ldr	r3, [r7, #8]
1a001a2a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a001a2c:	687b      	ldr	r3, [r7, #4]
1a001a2e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a001a30:	68fb      	ldr	r3, [r7, #12]
1a001a32:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a001a34:	68bb      	ldr	r3, [r7, #8]
1a001a36:	2b05      	cmp	r3, #5
1a001a38:	dc18      	bgt.n	1a001a6c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a001a3a:	f001 f955 	bl	1a002ce8 <xTaskGetSchedulerState>
1a001a3e:	4603      	mov	r3, r0
1a001a40:	2b02      	cmp	r3, #2
1a001a42:	d109      	bne.n	1a001a58 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a001a44:	4b10      	ldr	r3, [pc, #64]	; (1a001a88 <xTimerGenericCommand+0x94>)
1a001a46:	6818      	ldr	r0, [r3, #0]
1a001a48:	f107 0110 	add.w	r1, r7, #16
1a001a4c:	2300      	movs	r3, #0
1a001a4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
1a001a50:	f001 fe24 	bl	1a00369c <xQueueGenericSend>
1a001a54:	6278      	str	r0, [r7, #36]	; 0x24
1a001a56:	e012      	b.n	1a001a7e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a001a58:	4b0b      	ldr	r3, [pc, #44]	; (1a001a88 <xTimerGenericCommand+0x94>)
1a001a5a:	6818      	ldr	r0, [r3, #0]
1a001a5c:	f107 0110 	add.w	r1, r7, #16
1a001a60:	2300      	movs	r3, #0
1a001a62:	2200      	movs	r2, #0
1a001a64:	f001 fe1a 	bl	1a00369c <xQueueGenericSend>
1a001a68:	6278      	str	r0, [r7, #36]	; 0x24
1a001a6a:	e008      	b.n	1a001a7e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a001a6c:	4b06      	ldr	r3, [pc, #24]	; (1a001a88 <xTimerGenericCommand+0x94>)
1a001a6e:	6818      	ldr	r0, [r3, #0]
1a001a70:	f107 0110 	add.w	r1, r7, #16
1a001a74:	2300      	movs	r3, #0
1a001a76:	683a      	ldr	r2, [r7, #0]
1a001a78:	f001 ff0a 	bl	1a003890 <xQueueGenericSendFromISR>
1a001a7c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
1a001a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
1a001a80:	4618      	mov	r0, r3
1a001a82:	3728      	adds	r7, #40	; 0x28
1a001a84:	46bd      	mov	sp, r7
1a001a86:	bd80      	pop	{r7, pc}
1a001a88:	10002a88 	.word	0x10002a88

1a001a8c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
1a001a8c:	b580      	push	{r7, lr}
1a001a8e:	b088      	sub	sp, #32
1a001a90:	af02      	add	r7, sp, #8
1a001a92:	6078      	str	r0, [r7, #4]
1a001a94:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001a96:	4b1c      	ldr	r3, [pc, #112]	; (1a001b08 <prvProcessExpiredTimer+0x7c>)
1a001a98:	681b      	ldr	r3, [r3, #0]
1a001a9a:	68db      	ldr	r3, [r3, #12]
1a001a9c:	68db      	ldr	r3, [r3, #12]
1a001a9e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001aa0:	697b      	ldr	r3, [r7, #20]
1a001aa2:	3304      	adds	r3, #4
1a001aa4:	4618      	mov	r0, r3
1a001aa6:	f001 fc63 	bl	1a003370 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001aaa:	697b      	ldr	r3, [r7, #20]
1a001aac:	69db      	ldr	r3, [r3, #28]
1a001aae:	2b01      	cmp	r3, #1
1a001ab0:	d121      	bne.n	1a001af6 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a001ab2:	697b      	ldr	r3, [r7, #20]
1a001ab4:	699a      	ldr	r2, [r3, #24]
1a001ab6:	687b      	ldr	r3, [r7, #4]
1a001ab8:	18d1      	adds	r1, r2, r3
1a001aba:	687b      	ldr	r3, [r7, #4]
1a001abc:	683a      	ldr	r2, [r7, #0]
1a001abe:	6978      	ldr	r0, [r7, #20]
1a001ac0:	f000 f8c8 	bl	1a001c54 <prvInsertTimerInActiveList>
1a001ac4:	4603      	mov	r3, r0
1a001ac6:	2b00      	cmp	r3, #0
1a001ac8:	d015      	beq.n	1a001af6 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a001aca:	2300      	movs	r3, #0
1a001acc:	9300      	str	r3, [sp, #0]
1a001ace:	2300      	movs	r3, #0
1a001ad0:	687a      	ldr	r2, [r7, #4]
1a001ad2:	2100      	movs	r1, #0
1a001ad4:	6978      	ldr	r0, [r7, #20]
1a001ad6:	f7ff ff8d 	bl	1a0019f4 <xTimerGenericCommand>
1a001ada:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
1a001adc:	693b      	ldr	r3, [r7, #16]
1a001ade:	2b00      	cmp	r3, #0
1a001ae0:	d109      	bne.n	1a001af6 <prvProcessExpiredTimer+0x6a>
1a001ae2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ae6:	f383 8811 	msr	BASEPRI, r3
1a001aea:	f3bf 8f6f 	isb	sy
1a001aee:	f3bf 8f4f 	dsb	sy
1a001af2:	60fb      	str	r3, [r7, #12]
1a001af4:	e7fe      	b.n	1a001af4 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001af6:	697b      	ldr	r3, [r7, #20]
1a001af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1a001afa:	6978      	ldr	r0, [r7, #20]
1a001afc:	4798      	blx	r3
}
1a001afe:	bf00      	nop
1a001b00:	3718      	adds	r7, #24
1a001b02:	46bd      	mov	sp, r7
1a001b04:	bd80      	pop	{r7, pc}
1a001b06:	bf00      	nop
1a001b08:	10002a80 	.word	0x10002a80

1a001b0c <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
1a001b0c:	b580      	push	{r7, lr}
1a001b0e:	b084      	sub	sp, #16
1a001b10:	af00      	add	r7, sp, #0
1a001b12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a001b14:	f107 0308 	add.w	r3, r7, #8
1a001b18:	4618      	mov	r0, r3
1a001b1a:	f000 f857 	bl	1a001bcc <prvGetNextExpireTime>
1a001b1e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a001b20:	68bb      	ldr	r3, [r7, #8]
1a001b22:	4619      	mov	r1, r3
1a001b24:	68f8      	ldr	r0, [r7, #12]
1a001b26:	f000 f803 	bl	1a001b30 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
1a001b2a:	f000 f8d5 	bl	1a001cd8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a001b2e:	e7f1      	b.n	1a001b14 <prvTimerTask+0x8>

1a001b30 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
1a001b30:	b580      	push	{r7, lr}
1a001b32:	b084      	sub	sp, #16
1a001b34:	af00      	add	r7, sp, #0
1a001b36:	6078      	str	r0, [r7, #4]
1a001b38:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
1a001b3a:	f000 fcc3 	bl	1a0024c4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a001b3e:	f107 0308 	add.w	r3, r7, #8
1a001b42:	4618      	mov	r0, r3
1a001b44:	f000 f866 	bl	1a001c14 <prvSampleTimeNow>
1a001b48:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
1a001b4a:	68bb      	ldr	r3, [r7, #8]
1a001b4c:	2b00      	cmp	r3, #0
1a001b4e:	d130      	bne.n	1a001bb2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a001b50:	683b      	ldr	r3, [r7, #0]
1a001b52:	2b00      	cmp	r3, #0
1a001b54:	d10a      	bne.n	1a001b6c <prvProcessTimerOrBlockTask+0x3c>
1a001b56:	687a      	ldr	r2, [r7, #4]
1a001b58:	68fb      	ldr	r3, [r7, #12]
1a001b5a:	429a      	cmp	r2, r3
1a001b5c:	d806      	bhi.n	1a001b6c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
1a001b5e:	f000 fcbf 	bl	1a0024e0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a001b62:	68f9      	ldr	r1, [r7, #12]
1a001b64:	6878      	ldr	r0, [r7, #4]
1a001b66:	f7ff ff91 	bl	1a001a8c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
1a001b6a:	e024      	b.n	1a001bb6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
1a001b6c:	683b      	ldr	r3, [r7, #0]
1a001b6e:	2b00      	cmp	r3, #0
1a001b70:	d008      	beq.n	1a001b84 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a001b72:	4b13      	ldr	r3, [pc, #76]	; (1a001bc0 <prvProcessTimerOrBlockTask+0x90>)
1a001b74:	681b      	ldr	r3, [r3, #0]
1a001b76:	681b      	ldr	r3, [r3, #0]
1a001b78:	2b00      	cmp	r3, #0
1a001b7a:	bf0c      	ite	eq
1a001b7c:	2301      	moveq	r3, #1
1a001b7e:	2300      	movne	r3, #0
1a001b80:	b2db      	uxtb	r3, r3
1a001b82:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a001b84:	4b0f      	ldr	r3, [pc, #60]	; (1a001bc4 <prvProcessTimerOrBlockTask+0x94>)
1a001b86:	6818      	ldr	r0, [r3, #0]
1a001b88:	687a      	ldr	r2, [r7, #4]
1a001b8a:	68fb      	ldr	r3, [r7, #12]
1a001b8c:	1ad3      	subs	r3, r2, r3
1a001b8e:	683a      	ldr	r2, [r7, #0]
1a001b90:	4619      	mov	r1, r3
1a001b92:	f002 fc93 	bl	1a0044bc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
1a001b96:	f000 fca3 	bl	1a0024e0 <xTaskResumeAll>
1a001b9a:	4603      	mov	r3, r0
1a001b9c:	2b00      	cmp	r3, #0
1a001b9e:	d10a      	bne.n	1a001bb6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
1a001ba0:	4b09      	ldr	r3, [pc, #36]	; (1a001bc8 <prvProcessTimerOrBlockTask+0x98>)
1a001ba2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001ba6:	601a      	str	r2, [r3, #0]
1a001ba8:	f3bf 8f4f 	dsb	sy
1a001bac:	f3bf 8f6f 	isb	sy
}
1a001bb0:	e001      	b.n	1a001bb6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
1a001bb2:	f000 fc95 	bl	1a0024e0 <xTaskResumeAll>
}
1a001bb6:	bf00      	nop
1a001bb8:	3710      	adds	r7, #16
1a001bba:	46bd      	mov	sp, r7
1a001bbc:	bd80      	pop	{r7, pc}
1a001bbe:	bf00      	nop
1a001bc0:	10002a84 	.word	0x10002a84
1a001bc4:	10002a88 	.word	0x10002a88
1a001bc8:	e000ed04 	.word	0xe000ed04

1a001bcc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
1a001bcc:	b480      	push	{r7}
1a001bce:	b085      	sub	sp, #20
1a001bd0:	af00      	add	r7, sp, #0
1a001bd2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a001bd4:	4b0e      	ldr	r3, [pc, #56]	; (1a001c10 <prvGetNextExpireTime+0x44>)
1a001bd6:	681b      	ldr	r3, [r3, #0]
1a001bd8:	681b      	ldr	r3, [r3, #0]
1a001bda:	2b00      	cmp	r3, #0
1a001bdc:	bf0c      	ite	eq
1a001bde:	2301      	moveq	r3, #1
1a001be0:	2300      	movne	r3, #0
1a001be2:	b2db      	uxtb	r3, r3
1a001be4:	461a      	mov	r2, r3
1a001be6:	687b      	ldr	r3, [r7, #4]
1a001be8:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
1a001bea:	687b      	ldr	r3, [r7, #4]
1a001bec:	681b      	ldr	r3, [r3, #0]
1a001bee:	2b00      	cmp	r3, #0
1a001bf0:	d105      	bne.n	1a001bfe <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001bf2:	4b07      	ldr	r3, [pc, #28]	; (1a001c10 <prvGetNextExpireTime+0x44>)
1a001bf4:	681b      	ldr	r3, [r3, #0]
1a001bf6:	68db      	ldr	r3, [r3, #12]
1a001bf8:	681b      	ldr	r3, [r3, #0]
1a001bfa:	60fb      	str	r3, [r7, #12]
1a001bfc:	e001      	b.n	1a001c02 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a001bfe:	2300      	movs	r3, #0
1a001c00:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
1a001c02:	68fb      	ldr	r3, [r7, #12]
}
1a001c04:	4618      	mov	r0, r3
1a001c06:	3714      	adds	r7, #20
1a001c08:	46bd      	mov	sp, r7
1a001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
1a001c0e:	4770      	bx	lr
1a001c10:	10002a80 	.word	0x10002a80

1a001c14 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
1a001c14:	b580      	push	{r7, lr}
1a001c16:	b084      	sub	sp, #16
1a001c18:	af00      	add	r7, sp, #0
1a001c1a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
1a001c1c:	f000 fcfc 	bl	1a002618 <xTaskGetTickCount>
1a001c20:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
1a001c22:	4b0b      	ldr	r3, [pc, #44]	; (1a001c50 <prvSampleTimeNow+0x3c>)
1a001c24:	681b      	ldr	r3, [r3, #0]
1a001c26:	68fa      	ldr	r2, [r7, #12]
1a001c28:	429a      	cmp	r2, r3
1a001c2a:	d205      	bcs.n	1a001c38 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
1a001c2c:	f000 f904 	bl	1a001e38 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a001c30:	687b      	ldr	r3, [r7, #4]
1a001c32:	2201      	movs	r2, #1
1a001c34:	601a      	str	r2, [r3, #0]
1a001c36:	e002      	b.n	1a001c3e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
1a001c38:	687b      	ldr	r3, [r7, #4]
1a001c3a:	2200      	movs	r2, #0
1a001c3c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
1a001c3e:	4a04      	ldr	r2, [pc, #16]	; (1a001c50 <prvSampleTimeNow+0x3c>)
1a001c40:	68fb      	ldr	r3, [r7, #12]
1a001c42:	6013      	str	r3, [r2, #0]

	return xTimeNow;
1a001c44:	68fb      	ldr	r3, [r7, #12]
}
1a001c46:	4618      	mov	r0, r3
1a001c48:	3710      	adds	r7, #16
1a001c4a:	46bd      	mov	sp, r7
1a001c4c:	bd80      	pop	{r7, pc}
1a001c4e:	bf00      	nop
1a001c50:	10002a90 	.word	0x10002a90

1a001c54 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a001c54:	b580      	push	{r7, lr}
1a001c56:	b086      	sub	sp, #24
1a001c58:	af00      	add	r7, sp, #0
1a001c5a:	60f8      	str	r0, [r7, #12]
1a001c5c:	60b9      	str	r1, [r7, #8]
1a001c5e:	607a      	str	r2, [r7, #4]
1a001c60:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
1a001c62:	2300      	movs	r3, #0
1a001c64:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a001c66:	68fb      	ldr	r3, [r7, #12]
1a001c68:	68ba      	ldr	r2, [r7, #8]
1a001c6a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a001c6c:	68fb      	ldr	r3, [r7, #12]
1a001c6e:	68fa      	ldr	r2, [r7, #12]
1a001c70:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
1a001c72:	68ba      	ldr	r2, [r7, #8]
1a001c74:	687b      	ldr	r3, [r7, #4]
1a001c76:	429a      	cmp	r2, r3
1a001c78:	d812      	bhi.n	1a001ca0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001c7a:	687a      	ldr	r2, [r7, #4]
1a001c7c:	683b      	ldr	r3, [r7, #0]
1a001c7e:	1ad2      	subs	r2, r2, r3
1a001c80:	68fb      	ldr	r3, [r7, #12]
1a001c82:	699b      	ldr	r3, [r3, #24]
1a001c84:	429a      	cmp	r2, r3
1a001c86:	d302      	bcc.n	1a001c8e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a001c88:	2301      	movs	r3, #1
1a001c8a:	617b      	str	r3, [r7, #20]
1a001c8c:	e01b      	b.n	1a001cc6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a001c8e:	4b10      	ldr	r3, [pc, #64]	; (1a001cd0 <prvInsertTimerInActiveList+0x7c>)
1a001c90:	681a      	ldr	r2, [r3, #0]
1a001c92:	68fb      	ldr	r3, [r7, #12]
1a001c94:	3304      	adds	r3, #4
1a001c96:	4619      	mov	r1, r3
1a001c98:	4610      	mov	r0, r2
1a001c9a:	f001 fb30 	bl	1a0032fe <vListInsert>
1a001c9e:	e012      	b.n	1a001cc6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a001ca0:	687a      	ldr	r2, [r7, #4]
1a001ca2:	683b      	ldr	r3, [r7, #0]
1a001ca4:	429a      	cmp	r2, r3
1a001ca6:	d206      	bcs.n	1a001cb6 <prvInsertTimerInActiveList+0x62>
1a001ca8:	68ba      	ldr	r2, [r7, #8]
1a001caa:	683b      	ldr	r3, [r7, #0]
1a001cac:	429a      	cmp	r2, r3
1a001cae:	d302      	bcc.n	1a001cb6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
1a001cb0:	2301      	movs	r3, #1
1a001cb2:	617b      	str	r3, [r7, #20]
1a001cb4:	e007      	b.n	1a001cc6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a001cb6:	4b07      	ldr	r3, [pc, #28]	; (1a001cd4 <prvInsertTimerInActiveList+0x80>)
1a001cb8:	681a      	ldr	r2, [r3, #0]
1a001cba:	68fb      	ldr	r3, [r7, #12]
1a001cbc:	3304      	adds	r3, #4
1a001cbe:	4619      	mov	r1, r3
1a001cc0:	4610      	mov	r0, r2
1a001cc2:	f001 fb1c 	bl	1a0032fe <vListInsert>
		}
	}

	return xProcessTimerNow;
1a001cc6:	697b      	ldr	r3, [r7, #20]
}
1a001cc8:	4618      	mov	r0, r3
1a001cca:	3718      	adds	r7, #24
1a001ccc:	46bd      	mov	sp, r7
1a001cce:	bd80      	pop	{r7, pc}
1a001cd0:	10002a84 	.word	0x10002a84
1a001cd4:	10002a80 	.word	0x10002a80

1a001cd8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
1a001cd8:	b580      	push	{r7, lr}
1a001cda:	b08e      	sub	sp, #56	; 0x38
1a001cdc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a001cde:	e099      	b.n	1a001e14 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a001ce0:	687b      	ldr	r3, [r7, #4]
1a001ce2:	2b00      	cmp	r3, #0
1a001ce4:	da17      	bge.n	1a001d16 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
1a001ce6:	1d3b      	adds	r3, r7, #4
1a001ce8:	3304      	adds	r3, #4
1a001cea:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
1a001cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a001cee:	2b00      	cmp	r3, #0
1a001cf0:	d109      	bne.n	1a001d06 <prvProcessReceivedCommands+0x2e>
1a001cf2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001cf6:	f383 8811 	msr	BASEPRI, r3
1a001cfa:	f3bf 8f6f 	isb	sy
1a001cfe:	f3bf 8f4f 	dsb	sy
1a001d02:	61fb      	str	r3, [r7, #28]
1a001d04:	e7fe      	b.n	1a001d04 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a001d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a001d08:	681b      	ldr	r3, [r3, #0]
1a001d0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
1a001d0c:	6850      	ldr	r0, [r2, #4]
1a001d0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
1a001d10:	6892      	ldr	r2, [r2, #8]
1a001d12:	4611      	mov	r1, r2
1a001d14:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a001d16:	687b      	ldr	r3, [r7, #4]
1a001d18:	2b00      	cmp	r3, #0
1a001d1a:	db7a      	blt.n	1a001e12 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a001d1c:	68fb      	ldr	r3, [r7, #12]
1a001d1e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a001d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a001d22:	695b      	ldr	r3, [r3, #20]
1a001d24:	2b00      	cmp	r3, #0
1a001d26:	d004      	beq.n	1a001d32 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a001d2a:	3304      	adds	r3, #4
1a001d2c:	4618      	mov	r0, r3
1a001d2e:	f001 fb1f 	bl	1a003370 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a001d32:	463b      	mov	r3, r7
1a001d34:	4618      	mov	r0, r3
1a001d36:	f7ff ff6d 	bl	1a001c14 <prvSampleTimeNow>
1a001d3a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
1a001d3c:	687b      	ldr	r3, [r7, #4]
1a001d3e:	2b09      	cmp	r3, #9
1a001d40:	d868      	bhi.n	1a001e14 <prvProcessReceivedCommands+0x13c>
1a001d42:	a201      	add	r2, pc, #4	; (adr r2, 1a001d48 <prvProcessReceivedCommands+0x70>)
1a001d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a001d48:	1a001d71 	.word	0x1a001d71
1a001d4c:	1a001d71 	.word	0x1a001d71
1a001d50:	1a001d71 	.word	0x1a001d71
1a001d54:	1a001e15 	.word	0x1a001e15
1a001d58:	1a001dcb 	.word	0x1a001dcb
1a001d5c:	1a001e01 	.word	0x1a001e01
1a001d60:	1a001d71 	.word	0x1a001d71
1a001d64:	1a001d71 	.word	0x1a001d71
1a001d68:	1a001e15 	.word	0x1a001e15
1a001d6c:	1a001dcb 	.word	0x1a001dcb
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a001d70:	68ba      	ldr	r2, [r7, #8]
1a001d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a001d74:	699b      	ldr	r3, [r3, #24]
1a001d76:	18d1      	adds	r1, r2, r3
1a001d78:	68bb      	ldr	r3, [r7, #8]
1a001d7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
1a001d7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
1a001d7e:	f7ff ff69 	bl	1a001c54 <prvInsertTimerInActiveList>
1a001d82:	4603      	mov	r3, r0
1a001d84:	2b00      	cmp	r3, #0
1a001d86:	d045      	beq.n	1a001e14 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001d88:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a001d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1a001d8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
1a001d8e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a001d92:	69db      	ldr	r3, [r3, #28]
1a001d94:	2b01      	cmp	r3, #1
1a001d96:	d13d      	bne.n	1a001e14 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a001d98:	68ba      	ldr	r2, [r7, #8]
1a001d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a001d9c:	699b      	ldr	r3, [r3, #24]
1a001d9e:	441a      	add	r2, r3
1a001da0:	2300      	movs	r3, #0
1a001da2:	9300      	str	r3, [sp, #0]
1a001da4:	2300      	movs	r3, #0
1a001da6:	2100      	movs	r1, #0
1a001da8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
1a001daa:	f7ff fe23 	bl	1a0019f4 <xTimerGenericCommand>
1a001dae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
1a001db0:	6a3b      	ldr	r3, [r7, #32]
1a001db2:	2b00      	cmp	r3, #0
1a001db4:	d12e      	bne.n	1a001e14 <prvProcessReceivedCommands+0x13c>
1a001db6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001dba:	f383 8811 	msr	BASEPRI, r3
1a001dbe:	f3bf 8f6f 	isb	sy
1a001dc2:	f3bf 8f4f 	dsb	sy
1a001dc6:	61bb      	str	r3, [r7, #24]
1a001dc8:	e7fe      	b.n	1a001dc8 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a001dca:	68ba      	ldr	r2, [r7, #8]
1a001dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a001dce:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a001dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a001dd2:	699b      	ldr	r3, [r3, #24]
1a001dd4:	2b00      	cmp	r3, #0
1a001dd6:	d109      	bne.n	1a001dec <prvProcessReceivedCommands+0x114>
1a001dd8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ddc:	f383 8811 	msr	BASEPRI, r3
1a001de0:	f3bf 8f6f 	isb	sy
1a001de4:	f3bf 8f4f 	dsb	sy
1a001de8:	617b      	str	r3, [r7, #20]
1a001dea:	e7fe      	b.n	1a001dea <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a001dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a001dee:	699a      	ldr	r2, [r3, #24]
1a001df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a001df2:	18d1      	adds	r1, r2, r3
1a001df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a001df6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
1a001df8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
1a001dfa:	f7ff ff2b 	bl	1a001c54 <prvInsertTimerInActiveList>
					break;
1a001dfe:	e009      	b.n	1a001e14 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
1a001e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a001e02:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
1a001e06:	2b00      	cmp	r3, #0
1a001e08:	d104      	bne.n	1a001e14 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
1a001e0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
1a001e0c:	f7ff fc44 	bl	1a001698 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
1a001e10:	e000      	b.n	1a001e14 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
1a001e12:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a001e14:	4b07      	ldr	r3, [pc, #28]	; (1a001e34 <prvProcessReceivedCommands+0x15c>)
1a001e16:	681b      	ldr	r3, [r3, #0]
1a001e18:	1d39      	adds	r1, r7, #4
1a001e1a:	2200      	movs	r2, #0
1a001e1c:	4618      	mov	r0, r3
1a001e1e:	f001 fe55 	bl	1a003acc <xQueueReceive>
1a001e22:	4603      	mov	r3, r0
1a001e24:	2b00      	cmp	r3, #0
1a001e26:	f47f af5b 	bne.w	1a001ce0 <prvProcessReceivedCommands+0x8>
	}
}
1a001e2a:	bf00      	nop
1a001e2c:	3730      	adds	r7, #48	; 0x30
1a001e2e:	46bd      	mov	sp, r7
1a001e30:	bd80      	pop	{r7, pc}
1a001e32:	bf00      	nop
1a001e34:	10002a88 	.word	0x10002a88

1a001e38 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
1a001e38:	b580      	push	{r7, lr}
1a001e3a:	b088      	sub	sp, #32
1a001e3c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a001e3e:	e044      	b.n	1a001eca <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001e40:	4b2b      	ldr	r3, [pc, #172]	; (1a001ef0 <prvSwitchTimerLists+0xb8>)
1a001e42:	681b      	ldr	r3, [r3, #0]
1a001e44:	68db      	ldr	r3, [r3, #12]
1a001e46:	681b      	ldr	r3, [r3, #0]
1a001e48:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001e4a:	4b29      	ldr	r3, [pc, #164]	; (1a001ef0 <prvSwitchTimerLists+0xb8>)
1a001e4c:	681b      	ldr	r3, [r3, #0]
1a001e4e:	68db      	ldr	r3, [r3, #12]
1a001e50:	68db      	ldr	r3, [r3, #12]
1a001e52:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001e54:	693b      	ldr	r3, [r7, #16]
1a001e56:	3304      	adds	r3, #4
1a001e58:	4618      	mov	r0, r3
1a001e5a:	f001 fa89 	bl	1a003370 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001e5e:	693b      	ldr	r3, [r7, #16]
1a001e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1a001e62:	6938      	ldr	r0, [r7, #16]
1a001e64:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001e66:	693b      	ldr	r3, [r7, #16]
1a001e68:	69db      	ldr	r3, [r3, #28]
1a001e6a:	2b01      	cmp	r3, #1
1a001e6c:	d12d      	bne.n	1a001eca <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a001e6e:	693b      	ldr	r3, [r7, #16]
1a001e70:	699b      	ldr	r3, [r3, #24]
1a001e72:	697a      	ldr	r2, [r7, #20]
1a001e74:	4413      	add	r3, r2
1a001e76:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
1a001e78:	68fa      	ldr	r2, [r7, #12]
1a001e7a:	697b      	ldr	r3, [r7, #20]
1a001e7c:	429a      	cmp	r2, r3
1a001e7e:	d90e      	bls.n	1a001e9e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a001e80:	693b      	ldr	r3, [r7, #16]
1a001e82:	68fa      	ldr	r2, [r7, #12]
1a001e84:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a001e86:	693b      	ldr	r3, [r7, #16]
1a001e88:	693a      	ldr	r2, [r7, #16]
1a001e8a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a001e8c:	4b18      	ldr	r3, [pc, #96]	; (1a001ef0 <prvSwitchTimerLists+0xb8>)
1a001e8e:	681a      	ldr	r2, [r3, #0]
1a001e90:	693b      	ldr	r3, [r7, #16]
1a001e92:	3304      	adds	r3, #4
1a001e94:	4619      	mov	r1, r3
1a001e96:	4610      	mov	r0, r2
1a001e98:	f001 fa31 	bl	1a0032fe <vListInsert>
1a001e9c:	e015      	b.n	1a001eca <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a001e9e:	2300      	movs	r3, #0
1a001ea0:	9300      	str	r3, [sp, #0]
1a001ea2:	2300      	movs	r3, #0
1a001ea4:	697a      	ldr	r2, [r7, #20]
1a001ea6:	2100      	movs	r1, #0
1a001ea8:	6938      	ldr	r0, [r7, #16]
1a001eaa:	f7ff fda3 	bl	1a0019f4 <xTimerGenericCommand>
1a001eae:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
1a001eb0:	68bb      	ldr	r3, [r7, #8]
1a001eb2:	2b00      	cmp	r3, #0
1a001eb4:	d109      	bne.n	1a001eca <prvSwitchTimerLists+0x92>
1a001eb6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001eba:	f383 8811 	msr	BASEPRI, r3
1a001ebe:	f3bf 8f6f 	isb	sy
1a001ec2:	f3bf 8f4f 	dsb	sy
1a001ec6:	603b      	str	r3, [r7, #0]
1a001ec8:	e7fe      	b.n	1a001ec8 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a001eca:	4b09      	ldr	r3, [pc, #36]	; (1a001ef0 <prvSwitchTimerLists+0xb8>)
1a001ecc:	681b      	ldr	r3, [r3, #0]
1a001ece:	681b      	ldr	r3, [r3, #0]
1a001ed0:	2b00      	cmp	r3, #0
1a001ed2:	d1b5      	bne.n	1a001e40 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
1a001ed4:	4b06      	ldr	r3, [pc, #24]	; (1a001ef0 <prvSwitchTimerLists+0xb8>)
1a001ed6:	681b      	ldr	r3, [r3, #0]
1a001ed8:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
1a001eda:	4b06      	ldr	r3, [pc, #24]	; (1a001ef4 <prvSwitchTimerLists+0xbc>)
1a001edc:	681b      	ldr	r3, [r3, #0]
1a001ede:	4a04      	ldr	r2, [pc, #16]	; (1a001ef0 <prvSwitchTimerLists+0xb8>)
1a001ee0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
1a001ee2:	4a04      	ldr	r2, [pc, #16]	; (1a001ef4 <prvSwitchTimerLists+0xbc>)
1a001ee4:	687b      	ldr	r3, [r7, #4]
1a001ee6:	6013      	str	r3, [r2, #0]
}
1a001ee8:	bf00      	nop
1a001eea:	3718      	adds	r7, #24
1a001eec:	46bd      	mov	sp, r7
1a001eee:	bd80      	pop	{r7, pc}
1a001ef0:	10002a80 	.word	0x10002a80
1a001ef4:	10002a84 	.word	0x10002a84

1a001ef8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a001ef8:	b580      	push	{r7, lr}
1a001efa:	b082      	sub	sp, #8
1a001efc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a001efe:	f002 fc45 	bl	1a00478c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a001f02:	4b15      	ldr	r3, [pc, #84]	; (1a001f58 <prvCheckForValidListAndQueue+0x60>)
1a001f04:	681b      	ldr	r3, [r3, #0]
1a001f06:	2b00      	cmp	r3, #0
1a001f08:	d120      	bne.n	1a001f4c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
1a001f0a:	4814      	ldr	r0, [pc, #80]	; (1a001f5c <prvCheckForValidListAndQueue+0x64>)
1a001f0c:	f001 f9a6 	bl	1a00325c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a001f10:	4813      	ldr	r0, [pc, #76]	; (1a001f60 <prvCheckForValidListAndQueue+0x68>)
1a001f12:	f001 f9a3 	bl	1a00325c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a001f16:	4b13      	ldr	r3, [pc, #76]	; (1a001f64 <prvCheckForValidListAndQueue+0x6c>)
1a001f18:	4a10      	ldr	r2, [pc, #64]	; (1a001f5c <prvCheckForValidListAndQueue+0x64>)
1a001f1a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a001f1c:	4b12      	ldr	r3, [pc, #72]	; (1a001f68 <prvCheckForValidListAndQueue+0x70>)
1a001f1e:	4a10      	ldr	r2, [pc, #64]	; (1a001f60 <prvCheckForValidListAndQueue+0x68>)
1a001f20:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
1a001f22:	2300      	movs	r3, #0
1a001f24:	9300      	str	r3, [sp, #0]
1a001f26:	4b11      	ldr	r3, [pc, #68]	; (1a001f6c <prvCheckForValidListAndQueue+0x74>)
1a001f28:	4a11      	ldr	r2, [pc, #68]	; (1a001f70 <prvCheckForValidListAndQueue+0x78>)
1a001f2a:	2110      	movs	r1, #16
1a001f2c:	200a      	movs	r0, #10
1a001f2e:	f001 fab1 	bl	1a003494 <xQueueGenericCreateStatic>
1a001f32:	4602      	mov	r2, r0
1a001f34:	4b08      	ldr	r3, [pc, #32]	; (1a001f58 <prvCheckForValidListAndQueue+0x60>)
1a001f36:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
1a001f38:	4b07      	ldr	r3, [pc, #28]	; (1a001f58 <prvCheckForValidListAndQueue+0x60>)
1a001f3a:	681b      	ldr	r3, [r3, #0]
1a001f3c:	2b00      	cmp	r3, #0
1a001f3e:	d005      	beq.n	1a001f4c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a001f40:	4b05      	ldr	r3, [pc, #20]	; (1a001f58 <prvCheckForValidListAndQueue+0x60>)
1a001f42:	681b      	ldr	r3, [r3, #0]
1a001f44:	490b      	ldr	r1, [pc, #44]	; (1a001f74 <prvCheckForValidListAndQueue+0x7c>)
1a001f46:	4618      	mov	r0, r3
1a001f48:	f002 fa66 	bl	1a004418 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a001f4c:	f002 fc4c 	bl	1a0047e8 <vPortExitCritical>
}
1a001f50:	bf00      	nop
1a001f52:	46bd      	mov	sp, r7
1a001f54:	bd80      	pop	{r7, pc}
1a001f56:	bf00      	nop
1a001f58:	10002a88 	.word	0x10002a88
1a001f5c:	10002a58 	.word	0x10002a58
1a001f60:	10002a6c 	.word	0x10002a6c
1a001f64:	10002a80 	.word	0x10002a80
1a001f68:	10002a84 	.word	0x10002a84
1a001f6c:	10002b34 	.word	0x10002b34
1a001f70:	10002a94 	.word	0x10002a94
1a001f74:	1a00ce84 	.word	0x1a00ce84

1a001f78 <pvTimerGetTimerID>:
	return xTimerIsInActiveList;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
1a001f78:	b580      	push	{r7, lr}
1a001f7a:	b086      	sub	sp, #24
1a001f7c:	af00      	add	r7, sp, #0
1a001f7e:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
1a001f80:	687b      	ldr	r3, [r7, #4]
1a001f82:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
1a001f84:	687b      	ldr	r3, [r7, #4]
1a001f86:	2b00      	cmp	r3, #0
1a001f88:	d109      	bne.n	1a001f9e <pvTimerGetTimerID+0x26>
1a001f8a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f8e:	f383 8811 	msr	BASEPRI, r3
1a001f92:	f3bf 8f6f 	isb	sy
1a001f96:	f3bf 8f4f 	dsb	sy
1a001f9a:	60fb      	str	r3, [r7, #12]
1a001f9c:	e7fe      	b.n	1a001f9c <pvTimerGetTimerID+0x24>

	taskENTER_CRITICAL();
1a001f9e:	f002 fbf5 	bl	1a00478c <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
1a001fa2:	697b      	ldr	r3, [r7, #20]
1a001fa4:	6a1b      	ldr	r3, [r3, #32]
1a001fa6:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
1a001fa8:	f002 fc1e 	bl	1a0047e8 <vPortExitCritical>

	return pvReturn;
1a001fac:	693b      	ldr	r3, [r7, #16]
}
1a001fae:	4618      	mov	r0, r3
1a001fb0:	3718      	adds	r7, #24
1a001fb2:	46bd      	mov	sp, r7
1a001fb4:	bd80      	pop	{r7, pc}

1a001fb6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
1a001fb6:	b580      	push	{r7, lr}
1a001fb8:	b08e      	sub	sp, #56	; 0x38
1a001fba:	af04      	add	r7, sp, #16
1a001fbc:	60f8      	str	r0, [r7, #12]
1a001fbe:	60b9      	str	r1, [r7, #8]
1a001fc0:	607a      	str	r2, [r7, #4]
1a001fc2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
1a001fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1a001fc6:	2b00      	cmp	r3, #0
1a001fc8:	d109      	bne.n	1a001fde <xTaskCreateStatic+0x28>
1a001fca:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001fce:	f383 8811 	msr	BASEPRI, r3
1a001fd2:	f3bf 8f6f 	isb	sy
1a001fd6:	f3bf 8f4f 	dsb	sy
1a001fda:	623b      	str	r3, [r7, #32]
1a001fdc:	e7fe      	b.n	1a001fdc <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
1a001fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
1a001fe0:	2b00      	cmp	r3, #0
1a001fe2:	d109      	bne.n	1a001ff8 <xTaskCreateStatic+0x42>
1a001fe4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001fe8:	f383 8811 	msr	BASEPRI, r3
1a001fec:	f3bf 8f6f 	isb	sy
1a001ff0:	f3bf 8f4f 	dsb	sy
1a001ff4:	61fb      	str	r3, [r7, #28]
1a001ff6:	e7fe      	b.n	1a001ff6 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
1a001ff8:	2360      	movs	r3, #96	; 0x60
1a001ffa:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
1a001ffc:	693b      	ldr	r3, [r7, #16]
1a001ffe:	2b60      	cmp	r3, #96	; 0x60
1a002000:	d009      	beq.n	1a002016 <xTaskCreateStatic+0x60>
1a002002:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002006:	f383 8811 	msr	BASEPRI, r3
1a00200a:	f3bf 8f6f 	isb	sy
1a00200e:	f3bf 8f4f 	dsb	sy
1a002012:	61bb      	str	r3, [r7, #24]
1a002014:	e7fe      	b.n	1a002014 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
1a002016:	6bbb      	ldr	r3, [r7, #56]	; 0x38
1a002018:	2b00      	cmp	r3, #0
1a00201a:	d01e      	beq.n	1a00205a <xTaskCreateStatic+0xa4>
1a00201c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1a00201e:	2b00      	cmp	r3, #0
1a002020:	d01b      	beq.n	1a00205a <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
1a002022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
1a002024:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
1a002026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a002028:	6b7a      	ldr	r2, [r7, #52]	; 0x34
1a00202a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
1a00202c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a00202e:	2202      	movs	r2, #2
1a002030:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
1a002034:	2300      	movs	r3, #0
1a002036:	9303      	str	r3, [sp, #12]
1a002038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a00203a:	9302      	str	r3, [sp, #8]
1a00203c:	f107 0314 	add.w	r3, r7, #20
1a002040:	9301      	str	r3, [sp, #4]
1a002042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a002044:	9300      	str	r3, [sp, #0]
1a002046:	683b      	ldr	r3, [r7, #0]
1a002048:	687a      	ldr	r2, [r7, #4]
1a00204a:	68b9      	ldr	r1, [r7, #8]
1a00204c:	68f8      	ldr	r0, [r7, #12]
1a00204e:	f000 f850 	bl	1a0020f2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a002052:	6a78      	ldr	r0, [r7, #36]	; 0x24
1a002054:	f000 f8d6 	bl	1a002204 <prvAddNewTaskToReadyList>
1a002058:	e001      	b.n	1a00205e <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
1a00205a:	2300      	movs	r3, #0
1a00205c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
1a00205e:	697b      	ldr	r3, [r7, #20]
	}
1a002060:	4618      	mov	r0, r3
1a002062:	3728      	adds	r7, #40	; 0x28
1a002064:	46bd      	mov	sp, r7
1a002066:	bd80      	pop	{r7, pc}

1a002068 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
1a002068:	b580      	push	{r7, lr}
1a00206a:	b08c      	sub	sp, #48	; 0x30
1a00206c:	af04      	add	r7, sp, #16
1a00206e:	60f8      	str	r0, [r7, #12]
1a002070:	60b9      	str	r1, [r7, #8]
1a002072:	603b      	str	r3, [r7, #0]
1a002074:	4613      	mov	r3, r2
1a002076:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a002078:	88fb      	ldrh	r3, [r7, #6]
1a00207a:	009b      	lsls	r3, r3, #2
1a00207c:	4618      	mov	r0, r3
1a00207e:	f7ff fa45 	bl	1a00150c <pvPortMalloc>
1a002082:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
1a002084:	697b      	ldr	r3, [r7, #20]
1a002086:	2b00      	cmp	r3, #0
1a002088:	d00e      	beq.n	1a0020a8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a00208a:	2060      	movs	r0, #96	; 0x60
1a00208c:	f7ff fa3e 	bl	1a00150c <pvPortMalloc>
1a002090:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
1a002092:	69fb      	ldr	r3, [r7, #28]
1a002094:	2b00      	cmp	r3, #0
1a002096:	d003      	beq.n	1a0020a0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
1a002098:	69fb      	ldr	r3, [r7, #28]
1a00209a:	697a      	ldr	r2, [r7, #20]
1a00209c:	631a      	str	r2, [r3, #48]	; 0x30
1a00209e:	e005      	b.n	1a0020ac <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
1a0020a0:	6978      	ldr	r0, [r7, #20]
1a0020a2:	f7ff faf9 	bl	1a001698 <vPortFree>
1a0020a6:	e001      	b.n	1a0020ac <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
1a0020a8:	2300      	movs	r3, #0
1a0020aa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
1a0020ac:	69fb      	ldr	r3, [r7, #28]
1a0020ae:	2b00      	cmp	r3, #0
1a0020b0:	d017      	beq.n	1a0020e2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
1a0020b2:	69fb      	ldr	r3, [r7, #28]
1a0020b4:	2200      	movs	r2, #0
1a0020b6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a0020ba:	88fa      	ldrh	r2, [r7, #6]
1a0020bc:	2300      	movs	r3, #0
1a0020be:	9303      	str	r3, [sp, #12]
1a0020c0:	69fb      	ldr	r3, [r7, #28]
1a0020c2:	9302      	str	r3, [sp, #8]
1a0020c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a0020c6:	9301      	str	r3, [sp, #4]
1a0020c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a0020ca:	9300      	str	r3, [sp, #0]
1a0020cc:	683b      	ldr	r3, [r7, #0]
1a0020ce:	68b9      	ldr	r1, [r7, #8]
1a0020d0:	68f8      	ldr	r0, [r7, #12]
1a0020d2:	f000 f80e 	bl	1a0020f2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a0020d6:	69f8      	ldr	r0, [r7, #28]
1a0020d8:	f000 f894 	bl	1a002204 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a0020dc:	2301      	movs	r3, #1
1a0020de:	61bb      	str	r3, [r7, #24]
1a0020e0:	e002      	b.n	1a0020e8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a0020e2:	f04f 33ff 	mov.w	r3, #4294967295
1a0020e6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
1a0020e8:	69bb      	ldr	r3, [r7, #24]
	}
1a0020ea:	4618      	mov	r0, r3
1a0020ec:	3720      	adds	r7, #32
1a0020ee:	46bd      	mov	sp, r7
1a0020f0:	bd80      	pop	{r7, pc}

1a0020f2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
1a0020f2:	b580      	push	{r7, lr}
1a0020f4:	b088      	sub	sp, #32
1a0020f6:	af00      	add	r7, sp, #0
1a0020f8:	60f8      	str	r0, [r7, #12]
1a0020fa:	60b9      	str	r1, [r7, #8]
1a0020fc:	607a      	str	r2, [r7, #4]
1a0020fe:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a002100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a002102:	6b18      	ldr	r0, [r3, #48]	; 0x30
1a002104:	687b      	ldr	r3, [r7, #4]
1a002106:	009b      	lsls	r3, r3, #2
1a002108:	461a      	mov	r2, r3
1a00210a:	21a5      	movs	r1, #165	; 0xa5
1a00210c:	f006 fccc 	bl	1a008aa8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a002110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a002112:	6b1a      	ldr	r2, [r3, #48]	; 0x30
1a002114:	687b      	ldr	r3, [r7, #4]
1a002116:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
1a00211a:	3b01      	subs	r3, #1
1a00211c:	009b      	lsls	r3, r3, #2
1a00211e:	4413      	add	r3, r2
1a002120:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a002122:	69bb      	ldr	r3, [r7, #24]
1a002124:	f023 0307 	bic.w	r3, r3, #7
1a002128:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
1a00212a:	69bb      	ldr	r3, [r7, #24]
1a00212c:	f003 0307 	and.w	r3, r3, #7
1a002130:	2b00      	cmp	r3, #0
1a002132:	d009      	beq.n	1a002148 <prvInitialiseNewTask+0x56>
1a002134:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002138:	f383 8811 	msr	BASEPRI, r3
1a00213c:	f3bf 8f6f 	isb	sy
1a002140:	f3bf 8f4f 	dsb	sy
1a002144:	617b      	str	r3, [r7, #20]
1a002146:	e7fe      	b.n	1a002146 <prvInitialiseNewTask+0x54>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a002148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a00214a:	69ba      	ldr	r2, [r7, #24]
1a00214c:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a00214e:	2300      	movs	r3, #0
1a002150:	61fb      	str	r3, [r7, #28]
1a002152:	e012      	b.n	1a00217a <prvInitialiseNewTask+0x88>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a002154:	68ba      	ldr	r2, [r7, #8]
1a002156:	69fb      	ldr	r3, [r7, #28]
1a002158:	4413      	add	r3, r2
1a00215a:	7819      	ldrb	r1, [r3, #0]
1a00215c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
1a00215e:	69fb      	ldr	r3, [r7, #28]
1a002160:	4413      	add	r3, r2
1a002162:	3334      	adds	r3, #52	; 0x34
1a002164:	460a      	mov	r2, r1
1a002166:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
1a002168:	68ba      	ldr	r2, [r7, #8]
1a00216a:	69fb      	ldr	r3, [r7, #28]
1a00216c:	4413      	add	r3, r2
1a00216e:	781b      	ldrb	r3, [r3, #0]
1a002170:	2b00      	cmp	r3, #0
1a002172:	d006      	beq.n	1a002182 <prvInitialiseNewTask+0x90>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a002174:	69fb      	ldr	r3, [r7, #28]
1a002176:	3301      	adds	r3, #1
1a002178:	61fb      	str	r3, [r7, #28]
1a00217a:	69fb      	ldr	r3, [r7, #28]
1a00217c:	2b0f      	cmp	r3, #15
1a00217e:	d9e9      	bls.n	1a002154 <prvInitialiseNewTask+0x62>
1a002180:	e000      	b.n	1a002184 <prvInitialiseNewTask+0x92>
		{
			break;
1a002182:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a002184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a002186:	2200      	movs	r2, #0
1a002188:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a00218c:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a00218e:	2b06      	cmp	r3, #6
1a002190:	d901      	bls.n	1a002196 <prvInitialiseNewTask+0xa4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a002192:	2306      	movs	r3, #6
1a002194:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
1a002196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a002198:	6aba      	ldr	r2, [r7, #40]	; 0x28
1a00219a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
1a00219c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a00219e:	6aba      	ldr	r2, [r7, #40]	; 0x28
1a0021a0:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a0021a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0021a4:	2200      	movs	r2, #0
1a0021a6:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a0021a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0021aa:	3304      	adds	r3, #4
1a0021ac:	4618      	mov	r0, r3
1a0021ae:	f001 f875 	bl	1a00329c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a0021b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0021b4:	3318      	adds	r3, #24
1a0021b6:	4618      	mov	r0, r3
1a0021b8:	f001 f870 	bl	1a00329c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a0021bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0021be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
1a0021c0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0021c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a0021c4:	f1c3 0207 	rsb	r2, r3, #7
1a0021c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0021ca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a0021cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0021ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
1a0021d0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
1a0021d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0021d4:	2200      	movs	r2, #0
1a0021d6:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a0021d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0021da:	2200      	movs	r2, #0
1a0021dc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a0021e0:	683a      	ldr	r2, [r7, #0]
1a0021e2:	68f9      	ldr	r1, [r7, #12]
1a0021e4:	69b8      	ldr	r0, [r7, #24]
1a0021e6:	f002 f99d 	bl	1a004524 <pxPortInitialiseStack>
1a0021ea:	4602      	mov	r2, r0
1a0021ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0021ee:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
1a0021f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a0021f2:	2b00      	cmp	r3, #0
1a0021f4:	d002      	beq.n	1a0021fc <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a0021f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a0021f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
1a0021fa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
1a0021fc:	bf00      	nop
1a0021fe:	3720      	adds	r7, #32
1a002200:	46bd      	mov	sp, r7
1a002202:	bd80      	pop	{r7, pc}

1a002204 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
1a002204:	b580      	push	{r7, lr}
1a002206:	b082      	sub	sp, #8
1a002208:	af00      	add	r7, sp, #0
1a00220a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
1a00220c:	f002 fabe 	bl	1a00478c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
1a002210:	4b2c      	ldr	r3, [pc, #176]	; (1a0022c4 <prvAddNewTaskToReadyList+0xc0>)
1a002212:	681b      	ldr	r3, [r3, #0]
1a002214:	3301      	adds	r3, #1
1a002216:	4a2b      	ldr	r2, [pc, #172]	; (1a0022c4 <prvAddNewTaskToReadyList+0xc0>)
1a002218:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a00221a:	4b2b      	ldr	r3, [pc, #172]	; (1a0022c8 <prvAddNewTaskToReadyList+0xc4>)
1a00221c:	681b      	ldr	r3, [r3, #0]
1a00221e:	2b00      	cmp	r3, #0
1a002220:	d109      	bne.n	1a002236 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
1a002222:	4a29      	ldr	r2, [pc, #164]	; (1a0022c8 <prvAddNewTaskToReadyList+0xc4>)
1a002224:	687b      	ldr	r3, [r7, #4]
1a002226:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a002228:	4b26      	ldr	r3, [pc, #152]	; (1a0022c4 <prvAddNewTaskToReadyList+0xc0>)
1a00222a:	681b      	ldr	r3, [r3, #0]
1a00222c:	2b01      	cmp	r3, #1
1a00222e:	d110      	bne.n	1a002252 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
1a002230:	f000 fc9a 	bl	1a002b68 <prvInitialiseTaskLists>
1a002234:	e00d      	b.n	1a002252 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
1a002236:	4b25      	ldr	r3, [pc, #148]	; (1a0022cc <prvAddNewTaskToReadyList+0xc8>)
1a002238:	681b      	ldr	r3, [r3, #0]
1a00223a:	2b00      	cmp	r3, #0
1a00223c:	d109      	bne.n	1a002252 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a00223e:	4b22      	ldr	r3, [pc, #136]	; (1a0022c8 <prvAddNewTaskToReadyList+0xc4>)
1a002240:	681b      	ldr	r3, [r3, #0]
1a002242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a002244:	687b      	ldr	r3, [r7, #4]
1a002246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002248:	429a      	cmp	r2, r3
1a00224a:	d802      	bhi.n	1a002252 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
1a00224c:	4a1e      	ldr	r2, [pc, #120]	; (1a0022c8 <prvAddNewTaskToReadyList+0xc4>)
1a00224e:	687b      	ldr	r3, [r7, #4]
1a002250:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
1a002252:	4b1f      	ldr	r3, [pc, #124]	; (1a0022d0 <prvAddNewTaskToReadyList+0xcc>)
1a002254:	681b      	ldr	r3, [r3, #0]
1a002256:	3301      	adds	r3, #1
1a002258:	4a1d      	ldr	r2, [pc, #116]	; (1a0022d0 <prvAddNewTaskToReadyList+0xcc>)
1a00225a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a00225c:	4b1c      	ldr	r3, [pc, #112]	; (1a0022d0 <prvAddNewTaskToReadyList+0xcc>)
1a00225e:	681a      	ldr	r2, [r3, #0]
1a002260:	687b      	ldr	r3, [r7, #4]
1a002262:	649a      	str	r2, [r3, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
1a002264:	687b      	ldr	r3, [r7, #4]
1a002266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002268:	2201      	movs	r2, #1
1a00226a:	409a      	lsls	r2, r3
1a00226c:	4b19      	ldr	r3, [pc, #100]	; (1a0022d4 <prvAddNewTaskToReadyList+0xd0>)
1a00226e:	681b      	ldr	r3, [r3, #0]
1a002270:	4313      	orrs	r3, r2
1a002272:	4a18      	ldr	r2, [pc, #96]	; (1a0022d4 <prvAddNewTaskToReadyList+0xd0>)
1a002274:	6013      	str	r3, [r2, #0]
1a002276:	687b      	ldr	r3, [r7, #4]
1a002278:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a00227a:	4613      	mov	r3, r2
1a00227c:	009b      	lsls	r3, r3, #2
1a00227e:	4413      	add	r3, r2
1a002280:	009b      	lsls	r3, r3, #2
1a002282:	4a15      	ldr	r2, [pc, #84]	; (1a0022d8 <prvAddNewTaskToReadyList+0xd4>)
1a002284:	441a      	add	r2, r3
1a002286:	687b      	ldr	r3, [r7, #4]
1a002288:	3304      	adds	r3, #4
1a00228a:	4619      	mov	r1, r3
1a00228c:	4610      	mov	r0, r2
1a00228e:	f001 f812 	bl	1a0032b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
1a002292:	f002 faa9 	bl	1a0047e8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
1a002296:	4b0d      	ldr	r3, [pc, #52]	; (1a0022cc <prvAddNewTaskToReadyList+0xc8>)
1a002298:	681b      	ldr	r3, [r3, #0]
1a00229a:	2b00      	cmp	r3, #0
1a00229c:	d00e      	beq.n	1a0022bc <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a00229e:	4b0a      	ldr	r3, [pc, #40]	; (1a0022c8 <prvAddNewTaskToReadyList+0xc4>)
1a0022a0:	681b      	ldr	r3, [r3, #0]
1a0022a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a0022a4:	687b      	ldr	r3, [r7, #4]
1a0022a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0022a8:	429a      	cmp	r2, r3
1a0022aa:	d207      	bcs.n	1a0022bc <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
1a0022ac:	4b0b      	ldr	r3, [pc, #44]	; (1a0022dc <prvAddNewTaskToReadyList+0xd8>)
1a0022ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0022b2:	601a      	str	r2, [r3, #0]
1a0022b4:	f3bf 8f4f 	dsb	sy
1a0022b8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
1a0022bc:	bf00      	nop
1a0022be:	3708      	adds	r7, #8
1a0022c0:	46bd      	mov	sp, r7
1a0022c2:	bd80      	pop	{r7, pc}
1a0022c4:	10002c84 	.word	0x10002c84
1a0022c8:	10002b84 	.word	0x10002b84
1a0022cc:	10002c90 	.word	0x10002c90
1a0022d0:	10002ca0 	.word	0x10002ca0
1a0022d4:	10002c8c 	.word	0x10002c8c
1a0022d8:	10002b88 	.word	0x10002b88
1a0022dc:	e000ed04 	.word	0xe000ed04

1a0022e0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
1a0022e0:	b580      	push	{r7, lr}
1a0022e2:	b084      	sub	sp, #16
1a0022e4:	af00      	add	r7, sp, #0
1a0022e6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
1a0022e8:	f002 fa50 	bl	1a00478c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
1a0022ec:	687b      	ldr	r3, [r7, #4]
1a0022ee:	2b00      	cmp	r3, #0
1a0022f0:	d102      	bne.n	1a0022f8 <vTaskDelete+0x18>
1a0022f2:	4b38      	ldr	r3, [pc, #224]	; (1a0023d4 <vTaskDelete+0xf4>)
1a0022f4:	681b      	ldr	r3, [r3, #0]
1a0022f6:	e000      	b.n	1a0022fa <vTaskDelete+0x1a>
1a0022f8:	687b      	ldr	r3, [r7, #4]
1a0022fa:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a0022fc:	68fb      	ldr	r3, [r7, #12]
1a0022fe:	3304      	adds	r3, #4
1a002300:	4618      	mov	r0, r3
1a002302:	f001 f835 	bl	1a003370 <uxListRemove>
1a002306:	4603      	mov	r3, r0
1a002308:	2b00      	cmp	r3, #0
1a00230a:	d115      	bne.n	1a002338 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a00230c:	68fb      	ldr	r3, [r7, #12]
1a00230e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a002310:	4931      	ldr	r1, [pc, #196]	; (1a0023d8 <vTaskDelete+0xf8>)
1a002312:	4613      	mov	r3, r2
1a002314:	009b      	lsls	r3, r3, #2
1a002316:	4413      	add	r3, r2
1a002318:	009b      	lsls	r3, r3, #2
1a00231a:	440b      	add	r3, r1
1a00231c:	681b      	ldr	r3, [r3, #0]
1a00231e:	2b00      	cmp	r3, #0
1a002320:	d10a      	bne.n	1a002338 <vTaskDelete+0x58>
1a002322:	68fb      	ldr	r3, [r7, #12]
1a002324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002326:	2201      	movs	r2, #1
1a002328:	fa02 f303 	lsl.w	r3, r2, r3
1a00232c:	43da      	mvns	r2, r3
1a00232e:	4b2b      	ldr	r3, [pc, #172]	; (1a0023dc <vTaskDelete+0xfc>)
1a002330:	681b      	ldr	r3, [r3, #0]
1a002332:	4013      	ands	r3, r2
1a002334:	4a29      	ldr	r2, [pc, #164]	; (1a0023dc <vTaskDelete+0xfc>)
1a002336:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a002338:	68fb      	ldr	r3, [r7, #12]
1a00233a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1a00233c:	2b00      	cmp	r3, #0
1a00233e:	d004      	beq.n	1a00234a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a002340:	68fb      	ldr	r3, [r7, #12]
1a002342:	3318      	adds	r3, #24
1a002344:	4618      	mov	r0, r3
1a002346:	f001 f813 	bl	1a003370 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
1a00234a:	4b25      	ldr	r3, [pc, #148]	; (1a0023e0 <vTaskDelete+0x100>)
1a00234c:	681b      	ldr	r3, [r3, #0]
1a00234e:	3301      	adds	r3, #1
1a002350:	4a23      	ldr	r2, [pc, #140]	; (1a0023e0 <vTaskDelete+0x100>)
1a002352:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
1a002354:	4b1f      	ldr	r3, [pc, #124]	; (1a0023d4 <vTaskDelete+0xf4>)
1a002356:	681b      	ldr	r3, [r3, #0]
1a002358:	68fa      	ldr	r2, [r7, #12]
1a00235a:	429a      	cmp	r2, r3
1a00235c:	d10b      	bne.n	1a002376 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
1a00235e:	68fb      	ldr	r3, [r7, #12]
1a002360:	3304      	adds	r3, #4
1a002362:	4619      	mov	r1, r3
1a002364:	481f      	ldr	r0, [pc, #124]	; (1a0023e4 <vTaskDelete+0x104>)
1a002366:	f000 ffa6 	bl	1a0032b6 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
1a00236a:	4b1f      	ldr	r3, [pc, #124]	; (1a0023e8 <vTaskDelete+0x108>)
1a00236c:	681b      	ldr	r3, [r3, #0]
1a00236e:	3301      	adds	r3, #1
1a002370:	4a1d      	ldr	r2, [pc, #116]	; (1a0023e8 <vTaskDelete+0x108>)
1a002372:	6013      	str	r3, [r2, #0]
1a002374:	e009      	b.n	1a00238a <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
1a002376:	4b1d      	ldr	r3, [pc, #116]	; (1a0023ec <vTaskDelete+0x10c>)
1a002378:	681b      	ldr	r3, [r3, #0]
1a00237a:	3b01      	subs	r3, #1
1a00237c:	4a1b      	ldr	r2, [pc, #108]	; (1a0023ec <vTaskDelete+0x10c>)
1a00237e:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
1a002380:	68f8      	ldr	r0, [r7, #12]
1a002382:	f000 fc5d 	bl	1a002c40 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
1a002386:	f000 fc89 	bl	1a002c9c <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
1a00238a:	f002 fa2d 	bl	1a0047e8 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
1a00238e:	4b18      	ldr	r3, [pc, #96]	; (1a0023f0 <vTaskDelete+0x110>)
1a002390:	681b      	ldr	r3, [r3, #0]
1a002392:	2b00      	cmp	r3, #0
1a002394:	d01a      	beq.n	1a0023cc <vTaskDelete+0xec>
		{
			if( pxTCB == pxCurrentTCB )
1a002396:	4b0f      	ldr	r3, [pc, #60]	; (1a0023d4 <vTaskDelete+0xf4>)
1a002398:	681b      	ldr	r3, [r3, #0]
1a00239a:	68fa      	ldr	r2, [r7, #12]
1a00239c:	429a      	cmp	r2, r3
1a00239e:	d115      	bne.n	1a0023cc <vTaskDelete+0xec>
			{
				configASSERT( uxSchedulerSuspended == 0 );
1a0023a0:	4b14      	ldr	r3, [pc, #80]	; (1a0023f4 <vTaskDelete+0x114>)
1a0023a2:	681b      	ldr	r3, [r3, #0]
1a0023a4:	2b00      	cmp	r3, #0
1a0023a6:	d009      	beq.n	1a0023bc <vTaskDelete+0xdc>
1a0023a8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0023ac:	f383 8811 	msr	BASEPRI, r3
1a0023b0:	f3bf 8f6f 	isb	sy
1a0023b4:	f3bf 8f4f 	dsb	sy
1a0023b8:	60bb      	str	r3, [r7, #8]
1a0023ba:	e7fe      	b.n	1a0023ba <vTaskDelete+0xda>
				portYIELD_WITHIN_API();
1a0023bc:	4b0e      	ldr	r3, [pc, #56]	; (1a0023f8 <vTaskDelete+0x118>)
1a0023be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0023c2:	601a      	str	r2, [r3, #0]
1a0023c4:	f3bf 8f4f 	dsb	sy
1a0023c8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
1a0023cc:	bf00      	nop
1a0023ce:	3710      	adds	r7, #16
1a0023d0:	46bd      	mov	sp, r7
1a0023d2:	bd80      	pop	{r7, pc}
1a0023d4:	10002b84 	.word	0x10002b84
1a0023d8:	10002b88 	.word	0x10002b88
1a0023dc:	10002c8c 	.word	0x10002c8c
1a0023e0:	10002ca0 	.word	0x10002ca0
1a0023e4:	10002c58 	.word	0x10002c58
1a0023e8:	10002c6c 	.word	0x10002c6c
1a0023ec:	10002c84 	.word	0x10002c84
1a0023f0:	10002c90 	.word	0x10002c90
1a0023f4:	10002cac 	.word	0x10002cac
1a0023f8:	e000ed04 	.word	0xe000ed04

1a0023fc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
1a0023fc:	b580      	push	{r7, lr}
1a0023fe:	b08a      	sub	sp, #40	; 0x28
1a002400:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
1a002402:	2300      	movs	r3, #0
1a002404:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
1a002406:	2300      	movs	r3, #0
1a002408:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
1a00240a:	463a      	mov	r2, r7
1a00240c:	1d39      	adds	r1, r7, #4
1a00240e:	f107 0308 	add.w	r3, r7, #8
1a002412:	4618      	mov	r0, r3
1a002414:	f000 feee 	bl	1a0031f4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
1a002418:	6839      	ldr	r1, [r7, #0]
1a00241a:	687b      	ldr	r3, [r7, #4]
1a00241c:	68ba      	ldr	r2, [r7, #8]
1a00241e:	9202      	str	r2, [sp, #8]
1a002420:	9301      	str	r3, [sp, #4]
1a002422:	2300      	movs	r3, #0
1a002424:	9300      	str	r3, [sp, #0]
1a002426:	2300      	movs	r3, #0
1a002428:	460a      	mov	r2, r1
1a00242a:	4920      	ldr	r1, [pc, #128]	; (1a0024ac <vTaskStartScheduler+0xb0>)
1a00242c:	4820      	ldr	r0, [pc, #128]	; (1a0024b0 <vTaskStartScheduler+0xb4>)
1a00242e:	f7ff fdc2 	bl	1a001fb6 <xTaskCreateStatic>
1a002432:	4602      	mov	r2, r0
1a002434:	4b1f      	ldr	r3, [pc, #124]	; (1a0024b4 <vTaskStartScheduler+0xb8>)
1a002436:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
1a002438:	4b1e      	ldr	r3, [pc, #120]	; (1a0024b4 <vTaskStartScheduler+0xb8>)
1a00243a:	681b      	ldr	r3, [r3, #0]
1a00243c:	2b00      	cmp	r3, #0
1a00243e:	d002      	beq.n	1a002446 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
1a002440:	2301      	movs	r3, #1
1a002442:	617b      	str	r3, [r7, #20]
1a002444:	e001      	b.n	1a00244a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
1a002446:	2300      	movs	r3, #0
1a002448:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
1a00244a:	697b      	ldr	r3, [r7, #20]
1a00244c:	2b01      	cmp	r3, #1
1a00244e:	d102      	bne.n	1a002456 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
1a002450:	f7ff fa36 	bl	1a0018c0 <xTimerCreateTimerTask>
1a002454:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
1a002456:	697b      	ldr	r3, [r7, #20]
1a002458:	2b01      	cmp	r3, #1
1a00245a:	d115      	bne.n	1a002488 <vTaskStartScheduler+0x8c>
1a00245c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002460:	f383 8811 	msr	BASEPRI, r3
1a002464:	f3bf 8f6f 	isb	sy
1a002468:	f3bf 8f4f 	dsb	sy
1a00246c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
1a00246e:	4b12      	ldr	r3, [pc, #72]	; (1a0024b8 <vTaskStartScheduler+0xbc>)
1a002470:	f04f 32ff 	mov.w	r2, #4294967295
1a002474:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a002476:	4b11      	ldr	r3, [pc, #68]	; (1a0024bc <vTaskStartScheduler+0xc0>)
1a002478:	2201      	movs	r2, #1
1a00247a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a00247c:	4b10      	ldr	r3, [pc, #64]	; (1a0024c0 <vTaskStartScheduler+0xc4>)
1a00247e:	2200      	movs	r2, #0
1a002480:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
1a002482:	f002 f8d5 	bl	1a004630 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
1a002486:	e00d      	b.n	1a0024a4 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a002488:	697b      	ldr	r3, [r7, #20]
1a00248a:	f1b3 3fff 	cmp.w	r3, #4294967295
1a00248e:	d109      	bne.n	1a0024a4 <vTaskStartScheduler+0xa8>
1a002490:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002494:	f383 8811 	msr	BASEPRI, r3
1a002498:	f3bf 8f6f 	isb	sy
1a00249c:	f3bf 8f4f 	dsb	sy
1a0024a0:	60fb      	str	r3, [r7, #12]
1a0024a2:	e7fe      	b.n	1a0024a2 <vTaskStartScheduler+0xa6>
}
1a0024a4:	bf00      	nop
1a0024a6:	3718      	adds	r7, #24
1a0024a8:	46bd      	mov	sp, r7
1a0024aa:	bd80      	pop	{r7, pc}
1a0024ac:	1a00ce8c 	.word	0x1a00ce8c
1a0024b0:	1a002b39 	.word	0x1a002b39
1a0024b4:	10002ca8 	.word	0x10002ca8
1a0024b8:	10002ca4 	.word	0x10002ca4
1a0024bc:	10002c90 	.word	0x10002c90
1a0024c0:	10002c88 	.word	0x10002c88

1a0024c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
1a0024c4:	b480      	push	{r7}
1a0024c6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
1a0024c8:	4b04      	ldr	r3, [pc, #16]	; (1a0024dc <vTaskSuspendAll+0x18>)
1a0024ca:	681b      	ldr	r3, [r3, #0]
1a0024cc:	3301      	adds	r3, #1
1a0024ce:	4a03      	ldr	r2, [pc, #12]	; (1a0024dc <vTaskSuspendAll+0x18>)
1a0024d0:	6013      	str	r3, [r2, #0]
}
1a0024d2:	bf00      	nop
1a0024d4:	46bd      	mov	sp, r7
1a0024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0024da:	4770      	bx	lr
1a0024dc:	10002cac 	.word	0x10002cac

1a0024e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
1a0024e0:	b580      	push	{r7, lr}
1a0024e2:	b084      	sub	sp, #16
1a0024e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
1a0024e6:	2300      	movs	r3, #0
1a0024e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
1a0024ea:	2300      	movs	r3, #0
1a0024ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
1a0024ee:	4b41      	ldr	r3, [pc, #260]	; (1a0025f4 <xTaskResumeAll+0x114>)
1a0024f0:	681b      	ldr	r3, [r3, #0]
1a0024f2:	2b00      	cmp	r3, #0
1a0024f4:	d109      	bne.n	1a00250a <xTaskResumeAll+0x2a>
1a0024f6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0024fa:	f383 8811 	msr	BASEPRI, r3
1a0024fe:	f3bf 8f6f 	isb	sy
1a002502:	f3bf 8f4f 	dsb	sy
1a002506:	603b      	str	r3, [r7, #0]
1a002508:	e7fe      	b.n	1a002508 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
1a00250a:	f002 f93f 	bl	1a00478c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
1a00250e:	4b39      	ldr	r3, [pc, #228]	; (1a0025f4 <xTaskResumeAll+0x114>)
1a002510:	681b      	ldr	r3, [r3, #0]
1a002512:	3b01      	subs	r3, #1
1a002514:	4a37      	ldr	r2, [pc, #220]	; (1a0025f4 <xTaskResumeAll+0x114>)
1a002516:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a002518:	4b36      	ldr	r3, [pc, #216]	; (1a0025f4 <xTaskResumeAll+0x114>)
1a00251a:	681b      	ldr	r3, [r3, #0]
1a00251c:	2b00      	cmp	r3, #0
1a00251e:	d161      	bne.n	1a0025e4 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a002520:	4b35      	ldr	r3, [pc, #212]	; (1a0025f8 <xTaskResumeAll+0x118>)
1a002522:	681b      	ldr	r3, [r3, #0]
1a002524:	2b00      	cmp	r3, #0
1a002526:	d05d      	beq.n	1a0025e4 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a002528:	e02e      	b.n	1a002588 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a00252a:	4b34      	ldr	r3, [pc, #208]	; (1a0025fc <xTaskResumeAll+0x11c>)
1a00252c:	68db      	ldr	r3, [r3, #12]
1a00252e:	68db      	ldr	r3, [r3, #12]
1a002530:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a002532:	68fb      	ldr	r3, [r7, #12]
1a002534:	3318      	adds	r3, #24
1a002536:	4618      	mov	r0, r3
1a002538:	f000 ff1a 	bl	1a003370 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a00253c:	68fb      	ldr	r3, [r7, #12]
1a00253e:	3304      	adds	r3, #4
1a002540:	4618      	mov	r0, r3
1a002542:	f000 ff15 	bl	1a003370 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a002546:	68fb      	ldr	r3, [r7, #12]
1a002548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00254a:	2201      	movs	r2, #1
1a00254c:	409a      	lsls	r2, r3
1a00254e:	4b2c      	ldr	r3, [pc, #176]	; (1a002600 <xTaskResumeAll+0x120>)
1a002550:	681b      	ldr	r3, [r3, #0]
1a002552:	4313      	orrs	r3, r2
1a002554:	4a2a      	ldr	r2, [pc, #168]	; (1a002600 <xTaskResumeAll+0x120>)
1a002556:	6013      	str	r3, [r2, #0]
1a002558:	68fb      	ldr	r3, [r7, #12]
1a00255a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a00255c:	4613      	mov	r3, r2
1a00255e:	009b      	lsls	r3, r3, #2
1a002560:	4413      	add	r3, r2
1a002562:	009b      	lsls	r3, r3, #2
1a002564:	4a27      	ldr	r2, [pc, #156]	; (1a002604 <xTaskResumeAll+0x124>)
1a002566:	441a      	add	r2, r3
1a002568:	68fb      	ldr	r3, [r7, #12]
1a00256a:	3304      	adds	r3, #4
1a00256c:	4619      	mov	r1, r3
1a00256e:	4610      	mov	r0, r2
1a002570:	f000 fea1 	bl	1a0032b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a002574:	68fb      	ldr	r3, [r7, #12]
1a002576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a002578:	4b23      	ldr	r3, [pc, #140]	; (1a002608 <xTaskResumeAll+0x128>)
1a00257a:	681b      	ldr	r3, [r3, #0]
1a00257c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00257e:	429a      	cmp	r2, r3
1a002580:	d302      	bcc.n	1a002588 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
1a002582:	4b22      	ldr	r3, [pc, #136]	; (1a00260c <xTaskResumeAll+0x12c>)
1a002584:	2201      	movs	r2, #1
1a002586:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a002588:	4b1c      	ldr	r3, [pc, #112]	; (1a0025fc <xTaskResumeAll+0x11c>)
1a00258a:	681b      	ldr	r3, [r3, #0]
1a00258c:	2b00      	cmp	r3, #0
1a00258e:	d1cc      	bne.n	1a00252a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
1a002590:	68fb      	ldr	r3, [r7, #12]
1a002592:	2b00      	cmp	r3, #0
1a002594:	d001      	beq.n	1a00259a <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
1a002596:	f000 fb81 	bl	1a002c9c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a00259a:	4b1d      	ldr	r3, [pc, #116]	; (1a002610 <xTaskResumeAll+0x130>)
1a00259c:	681b      	ldr	r3, [r3, #0]
1a00259e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a0025a0:	687b      	ldr	r3, [r7, #4]
1a0025a2:	2b00      	cmp	r3, #0
1a0025a4:	d010      	beq.n	1a0025c8 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
1a0025a6:	f000 f859 	bl	1a00265c <xTaskIncrementTick>
1a0025aa:	4603      	mov	r3, r0
1a0025ac:	2b00      	cmp	r3, #0
1a0025ae:	d002      	beq.n	1a0025b6 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
1a0025b0:	4b16      	ldr	r3, [pc, #88]	; (1a00260c <xTaskResumeAll+0x12c>)
1a0025b2:	2201      	movs	r2, #1
1a0025b4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
1a0025b6:	687b      	ldr	r3, [r7, #4]
1a0025b8:	3b01      	subs	r3, #1
1a0025ba:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a0025bc:	687b      	ldr	r3, [r7, #4]
1a0025be:	2b00      	cmp	r3, #0
1a0025c0:	d1f1      	bne.n	1a0025a6 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
1a0025c2:	4b13      	ldr	r3, [pc, #76]	; (1a002610 <xTaskResumeAll+0x130>)
1a0025c4:	2200      	movs	r2, #0
1a0025c6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
1a0025c8:	4b10      	ldr	r3, [pc, #64]	; (1a00260c <xTaskResumeAll+0x12c>)
1a0025ca:	681b      	ldr	r3, [r3, #0]
1a0025cc:	2b00      	cmp	r3, #0
1a0025ce:	d009      	beq.n	1a0025e4 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
1a0025d0:	2301      	movs	r3, #1
1a0025d2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
1a0025d4:	4b0f      	ldr	r3, [pc, #60]	; (1a002614 <xTaskResumeAll+0x134>)
1a0025d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0025da:	601a      	str	r2, [r3, #0]
1a0025dc:	f3bf 8f4f 	dsb	sy
1a0025e0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a0025e4:	f002 f900 	bl	1a0047e8 <vPortExitCritical>

	return xAlreadyYielded;
1a0025e8:	68bb      	ldr	r3, [r7, #8]
}
1a0025ea:	4618      	mov	r0, r3
1a0025ec:	3710      	adds	r7, #16
1a0025ee:	46bd      	mov	sp, r7
1a0025f0:	bd80      	pop	{r7, pc}
1a0025f2:	bf00      	nop
1a0025f4:	10002cac 	.word	0x10002cac
1a0025f8:	10002c84 	.word	0x10002c84
1a0025fc:	10002c44 	.word	0x10002c44
1a002600:	10002c8c 	.word	0x10002c8c
1a002604:	10002b88 	.word	0x10002b88
1a002608:	10002b84 	.word	0x10002b84
1a00260c:	10002c98 	.word	0x10002c98
1a002610:	10002c94 	.word	0x10002c94
1a002614:	e000ed04 	.word	0xe000ed04

1a002618 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
1a002618:	b480      	push	{r7}
1a00261a:	b083      	sub	sp, #12
1a00261c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
1a00261e:	4b05      	ldr	r3, [pc, #20]	; (1a002634 <xTaskGetTickCount+0x1c>)
1a002620:	681b      	ldr	r3, [r3, #0]
1a002622:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
1a002624:	687b      	ldr	r3, [r7, #4]
}
1a002626:	4618      	mov	r0, r3
1a002628:	370c      	adds	r7, #12
1a00262a:	46bd      	mov	sp, r7
1a00262c:	f85d 7b04 	ldr.w	r7, [sp], #4
1a002630:	4770      	bx	lr
1a002632:	bf00      	nop
1a002634:	10002c88 	.word	0x10002c88

1a002638 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
1a002638:	b580      	push	{r7, lr}
1a00263a:	b082      	sub	sp, #8
1a00263c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a00263e:	f002 f981 	bl	1a004944 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
1a002642:	2300      	movs	r3, #0
1a002644:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
1a002646:	4b04      	ldr	r3, [pc, #16]	; (1a002658 <xTaskGetTickCountFromISR+0x20>)
1a002648:	681b      	ldr	r3, [r3, #0]
1a00264a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
1a00264c:	683b      	ldr	r3, [r7, #0]
}
1a00264e:	4618      	mov	r0, r3
1a002650:	3708      	adds	r7, #8
1a002652:	46bd      	mov	sp, r7
1a002654:	bd80      	pop	{r7, pc}
1a002656:	bf00      	nop
1a002658:	10002c88 	.word	0x10002c88

1a00265c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
1a00265c:	b580      	push	{r7, lr}
1a00265e:	b086      	sub	sp, #24
1a002660:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
1a002662:	2300      	movs	r3, #0
1a002664:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a002666:	4b50      	ldr	r3, [pc, #320]	; (1a0027a8 <xTaskIncrementTick+0x14c>)
1a002668:	681b      	ldr	r3, [r3, #0]
1a00266a:	2b00      	cmp	r3, #0
1a00266c:	f040 808c 	bne.w	1a002788 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a002670:	4b4e      	ldr	r3, [pc, #312]	; (1a0027ac <xTaskIncrementTick+0x150>)
1a002672:	681b      	ldr	r3, [r3, #0]
1a002674:	3301      	adds	r3, #1
1a002676:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
1a002678:	4a4c      	ldr	r2, [pc, #304]	; (1a0027ac <xTaskIncrementTick+0x150>)
1a00267a:	693b      	ldr	r3, [r7, #16]
1a00267c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a00267e:	693b      	ldr	r3, [r7, #16]
1a002680:	2b00      	cmp	r3, #0
1a002682:	d11f      	bne.n	1a0026c4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
1a002684:	4b4a      	ldr	r3, [pc, #296]	; (1a0027b0 <xTaskIncrementTick+0x154>)
1a002686:	681b      	ldr	r3, [r3, #0]
1a002688:	681b      	ldr	r3, [r3, #0]
1a00268a:	2b00      	cmp	r3, #0
1a00268c:	d009      	beq.n	1a0026a2 <xTaskIncrementTick+0x46>
1a00268e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002692:	f383 8811 	msr	BASEPRI, r3
1a002696:	f3bf 8f6f 	isb	sy
1a00269a:	f3bf 8f4f 	dsb	sy
1a00269e:	603b      	str	r3, [r7, #0]
1a0026a0:	e7fe      	b.n	1a0026a0 <xTaskIncrementTick+0x44>
1a0026a2:	4b43      	ldr	r3, [pc, #268]	; (1a0027b0 <xTaskIncrementTick+0x154>)
1a0026a4:	681b      	ldr	r3, [r3, #0]
1a0026a6:	60fb      	str	r3, [r7, #12]
1a0026a8:	4b42      	ldr	r3, [pc, #264]	; (1a0027b4 <xTaskIncrementTick+0x158>)
1a0026aa:	681b      	ldr	r3, [r3, #0]
1a0026ac:	4a40      	ldr	r2, [pc, #256]	; (1a0027b0 <xTaskIncrementTick+0x154>)
1a0026ae:	6013      	str	r3, [r2, #0]
1a0026b0:	4a40      	ldr	r2, [pc, #256]	; (1a0027b4 <xTaskIncrementTick+0x158>)
1a0026b2:	68fb      	ldr	r3, [r7, #12]
1a0026b4:	6013      	str	r3, [r2, #0]
1a0026b6:	4b40      	ldr	r3, [pc, #256]	; (1a0027b8 <xTaskIncrementTick+0x15c>)
1a0026b8:	681b      	ldr	r3, [r3, #0]
1a0026ba:	3301      	adds	r3, #1
1a0026bc:	4a3e      	ldr	r2, [pc, #248]	; (1a0027b8 <xTaskIncrementTick+0x15c>)
1a0026be:	6013      	str	r3, [r2, #0]
1a0026c0:	f000 faec 	bl	1a002c9c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
1a0026c4:	4b3d      	ldr	r3, [pc, #244]	; (1a0027bc <xTaskIncrementTick+0x160>)
1a0026c6:	681b      	ldr	r3, [r3, #0]
1a0026c8:	693a      	ldr	r2, [r7, #16]
1a0026ca:	429a      	cmp	r2, r3
1a0026cc:	d34d      	bcc.n	1a00276a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a0026ce:	4b38      	ldr	r3, [pc, #224]	; (1a0027b0 <xTaskIncrementTick+0x154>)
1a0026d0:	681b      	ldr	r3, [r3, #0]
1a0026d2:	681b      	ldr	r3, [r3, #0]
1a0026d4:	2b00      	cmp	r3, #0
1a0026d6:	d101      	bne.n	1a0026dc <xTaskIncrementTick+0x80>
1a0026d8:	2301      	movs	r3, #1
1a0026da:	e000      	b.n	1a0026de <xTaskIncrementTick+0x82>
1a0026dc:	2300      	movs	r3, #0
1a0026de:	2b00      	cmp	r3, #0
1a0026e0:	d004      	beq.n	1a0026ec <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0026e2:	4b36      	ldr	r3, [pc, #216]	; (1a0027bc <xTaskIncrementTick+0x160>)
1a0026e4:	f04f 32ff 	mov.w	r2, #4294967295
1a0026e8:	601a      	str	r2, [r3, #0]
					break;
1a0026ea:	e03e      	b.n	1a00276a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a0026ec:	4b30      	ldr	r3, [pc, #192]	; (1a0027b0 <xTaskIncrementTick+0x154>)
1a0026ee:	681b      	ldr	r3, [r3, #0]
1a0026f0:	68db      	ldr	r3, [r3, #12]
1a0026f2:	68db      	ldr	r3, [r3, #12]
1a0026f4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a0026f6:	68bb      	ldr	r3, [r7, #8]
1a0026f8:	685b      	ldr	r3, [r3, #4]
1a0026fa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
1a0026fc:	693a      	ldr	r2, [r7, #16]
1a0026fe:	687b      	ldr	r3, [r7, #4]
1a002700:	429a      	cmp	r2, r3
1a002702:	d203      	bcs.n	1a00270c <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
1a002704:	4a2d      	ldr	r2, [pc, #180]	; (1a0027bc <xTaskIncrementTick+0x160>)
1a002706:	687b      	ldr	r3, [r7, #4]
1a002708:	6013      	str	r3, [r2, #0]
						break;
1a00270a:	e02e      	b.n	1a00276a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a00270c:	68bb      	ldr	r3, [r7, #8]
1a00270e:	3304      	adds	r3, #4
1a002710:	4618      	mov	r0, r3
1a002712:	f000 fe2d 	bl	1a003370 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a002716:	68bb      	ldr	r3, [r7, #8]
1a002718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1a00271a:	2b00      	cmp	r3, #0
1a00271c:	d004      	beq.n	1a002728 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a00271e:	68bb      	ldr	r3, [r7, #8]
1a002720:	3318      	adds	r3, #24
1a002722:	4618      	mov	r0, r3
1a002724:	f000 fe24 	bl	1a003370 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
1a002728:	68bb      	ldr	r3, [r7, #8]
1a00272a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00272c:	2201      	movs	r2, #1
1a00272e:	409a      	lsls	r2, r3
1a002730:	4b23      	ldr	r3, [pc, #140]	; (1a0027c0 <xTaskIncrementTick+0x164>)
1a002732:	681b      	ldr	r3, [r3, #0]
1a002734:	4313      	orrs	r3, r2
1a002736:	4a22      	ldr	r2, [pc, #136]	; (1a0027c0 <xTaskIncrementTick+0x164>)
1a002738:	6013      	str	r3, [r2, #0]
1a00273a:	68bb      	ldr	r3, [r7, #8]
1a00273c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a00273e:	4613      	mov	r3, r2
1a002740:	009b      	lsls	r3, r3, #2
1a002742:	4413      	add	r3, r2
1a002744:	009b      	lsls	r3, r3, #2
1a002746:	4a1f      	ldr	r2, [pc, #124]	; (1a0027c4 <xTaskIncrementTick+0x168>)
1a002748:	441a      	add	r2, r3
1a00274a:	68bb      	ldr	r3, [r7, #8]
1a00274c:	3304      	adds	r3, #4
1a00274e:	4619      	mov	r1, r3
1a002750:	4610      	mov	r0, r2
1a002752:	f000 fdb0 	bl	1a0032b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a002756:	68bb      	ldr	r3, [r7, #8]
1a002758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a00275a:	4b1b      	ldr	r3, [pc, #108]	; (1a0027c8 <xTaskIncrementTick+0x16c>)
1a00275c:	681b      	ldr	r3, [r3, #0]
1a00275e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002760:	429a      	cmp	r2, r3
1a002762:	d3b4      	bcc.n	1a0026ce <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
1a002764:	2301      	movs	r3, #1
1a002766:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a002768:	e7b1      	b.n	1a0026ce <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a00276a:	4b17      	ldr	r3, [pc, #92]	; (1a0027c8 <xTaskIncrementTick+0x16c>)
1a00276c:	681b      	ldr	r3, [r3, #0]
1a00276e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a002770:	4914      	ldr	r1, [pc, #80]	; (1a0027c4 <xTaskIncrementTick+0x168>)
1a002772:	4613      	mov	r3, r2
1a002774:	009b      	lsls	r3, r3, #2
1a002776:	4413      	add	r3, r2
1a002778:	009b      	lsls	r3, r3, #2
1a00277a:	440b      	add	r3, r1
1a00277c:	681b      	ldr	r3, [r3, #0]
1a00277e:	2b01      	cmp	r3, #1
1a002780:	d907      	bls.n	1a002792 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
1a002782:	2301      	movs	r3, #1
1a002784:	617b      	str	r3, [r7, #20]
1a002786:	e004      	b.n	1a002792 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
1a002788:	4b10      	ldr	r3, [pc, #64]	; (1a0027cc <xTaskIncrementTick+0x170>)
1a00278a:	681b      	ldr	r3, [r3, #0]
1a00278c:	3301      	adds	r3, #1
1a00278e:	4a0f      	ldr	r2, [pc, #60]	; (1a0027cc <xTaskIncrementTick+0x170>)
1a002790:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
1a002792:	4b0f      	ldr	r3, [pc, #60]	; (1a0027d0 <xTaskIncrementTick+0x174>)
1a002794:	681b      	ldr	r3, [r3, #0]
1a002796:	2b00      	cmp	r3, #0
1a002798:	d001      	beq.n	1a00279e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
1a00279a:	2301      	movs	r3, #1
1a00279c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
1a00279e:	697b      	ldr	r3, [r7, #20]
}
1a0027a0:	4618      	mov	r0, r3
1a0027a2:	3718      	adds	r7, #24
1a0027a4:	46bd      	mov	sp, r7
1a0027a6:	bd80      	pop	{r7, pc}
1a0027a8:	10002cac 	.word	0x10002cac
1a0027ac:	10002c88 	.word	0x10002c88
1a0027b0:	10002c3c 	.word	0x10002c3c
1a0027b4:	10002c40 	.word	0x10002c40
1a0027b8:	10002c9c 	.word	0x10002c9c
1a0027bc:	10002ca4 	.word	0x10002ca4
1a0027c0:	10002c8c 	.word	0x10002c8c
1a0027c4:	10002b88 	.word	0x10002b88
1a0027c8:	10002b84 	.word	0x10002b84
1a0027cc:	10002c94 	.word	0x10002c94
1a0027d0:	10002c98 	.word	0x10002c98

1a0027d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
1a0027d4:	b580      	push	{r7, lr}
1a0027d6:	b088      	sub	sp, #32
1a0027d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a0027da:	4b39      	ldr	r3, [pc, #228]	; (1a0028c0 <vTaskSwitchContext+0xec>)
1a0027dc:	681b      	ldr	r3, [r3, #0]
1a0027de:	2b00      	cmp	r3, #0
1a0027e0:	d003      	beq.n	1a0027ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
1a0027e2:	4b38      	ldr	r3, [pc, #224]	; (1a0028c4 <vTaskSwitchContext+0xf0>)
1a0027e4:	2201      	movs	r2, #1
1a0027e6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
1a0027e8:	e065      	b.n	1a0028b6 <vTaskSwitchContext+0xe2>
		xYieldPending = pdFALSE;
1a0027ea:	4b36      	ldr	r3, [pc, #216]	; (1a0028c4 <vTaskSwitchContext+0xf0>)
1a0027ec:	2200      	movs	r2, #0
1a0027ee:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
1a0027f0:	4b35      	ldr	r3, [pc, #212]	; (1a0028c8 <vTaskSwitchContext+0xf4>)
1a0027f2:	681b      	ldr	r3, [r3, #0]
1a0027f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a0027f6:	61fb      	str	r3, [r7, #28]
1a0027f8:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
1a0027fc:	61bb      	str	r3, [r7, #24]
1a0027fe:	69fb      	ldr	r3, [r7, #28]
1a002800:	681b      	ldr	r3, [r3, #0]
1a002802:	69ba      	ldr	r2, [r7, #24]
1a002804:	429a      	cmp	r2, r3
1a002806:	d111      	bne.n	1a00282c <vTaskSwitchContext+0x58>
1a002808:	69fb      	ldr	r3, [r7, #28]
1a00280a:	3304      	adds	r3, #4
1a00280c:	681b      	ldr	r3, [r3, #0]
1a00280e:	69ba      	ldr	r2, [r7, #24]
1a002810:	429a      	cmp	r2, r3
1a002812:	d10b      	bne.n	1a00282c <vTaskSwitchContext+0x58>
1a002814:	69fb      	ldr	r3, [r7, #28]
1a002816:	3308      	adds	r3, #8
1a002818:	681b      	ldr	r3, [r3, #0]
1a00281a:	69ba      	ldr	r2, [r7, #24]
1a00281c:	429a      	cmp	r2, r3
1a00281e:	d105      	bne.n	1a00282c <vTaskSwitchContext+0x58>
1a002820:	69fb      	ldr	r3, [r7, #28]
1a002822:	330c      	adds	r3, #12
1a002824:	681b      	ldr	r3, [r3, #0]
1a002826:	69ba      	ldr	r2, [r7, #24]
1a002828:	429a      	cmp	r2, r3
1a00282a:	d008      	beq.n	1a00283e <vTaskSwitchContext+0x6a>
1a00282c:	4b26      	ldr	r3, [pc, #152]	; (1a0028c8 <vTaskSwitchContext+0xf4>)
1a00282e:	681a      	ldr	r2, [r3, #0]
1a002830:	4b25      	ldr	r3, [pc, #148]	; (1a0028c8 <vTaskSwitchContext+0xf4>)
1a002832:	681b      	ldr	r3, [r3, #0]
1a002834:	3334      	adds	r3, #52	; 0x34
1a002836:	4619      	mov	r1, r3
1a002838:	4610      	mov	r0, r2
1a00283a:	f000 fcc5 	bl	1a0031c8 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a00283e:	4b23      	ldr	r3, [pc, #140]	; (1a0028cc <vTaskSwitchContext+0xf8>)
1a002840:	681b      	ldr	r3, [r3, #0]
1a002842:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a002844:	68fb      	ldr	r3, [r7, #12]
1a002846:	fab3 f383 	clz	r3, r3
1a00284a:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
1a00284c:	7afb      	ldrb	r3, [r7, #11]
1a00284e:	f1c3 031f 	rsb	r3, r3, #31
1a002852:	617b      	str	r3, [r7, #20]
1a002854:	491e      	ldr	r1, [pc, #120]	; (1a0028d0 <vTaskSwitchContext+0xfc>)
1a002856:	697a      	ldr	r2, [r7, #20]
1a002858:	4613      	mov	r3, r2
1a00285a:	009b      	lsls	r3, r3, #2
1a00285c:	4413      	add	r3, r2
1a00285e:	009b      	lsls	r3, r3, #2
1a002860:	440b      	add	r3, r1
1a002862:	681b      	ldr	r3, [r3, #0]
1a002864:	2b00      	cmp	r3, #0
1a002866:	d109      	bne.n	1a00287c <vTaskSwitchContext+0xa8>
	__asm volatile
1a002868:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00286c:	f383 8811 	msr	BASEPRI, r3
1a002870:	f3bf 8f6f 	isb	sy
1a002874:	f3bf 8f4f 	dsb	sy
1a002878:	607b      	str	r3, [r7, #4]
1a00287a:	e7fe      	b.n	1a00287a <vTaskSwitchContext+0xa6>
1a00287c:	697a      	ldr	r2, [r7, #20]
1a00287e:	4613      	mov	r3, r2
1a002880:	009b      	lsls	r3, r3, #2
1a002882:	4413      	add	r3, r2
1a002884:	009b      	lsls	r3, r3, #2
1a002886:	4a12      	ldr	r2, [pc, #72]	; (1a0028d0 <vTaskSwitchContext+0xfc>)
1a002888:	4413      	add	r3, r2
1a00288a:	613b      	str	r3, [r7, #16]
1a00288c:	693b      	ldr	r3, [r7, #16]
1a00288e:	685b      	ldr	r3, [r3, #4]
1a002890:	685a      	ldr	r2, [r3, #4]
1a002892:	693b      	ldr	r3, [r7, #16]
1a002894:	605a      	str	r2, [r3, #4]
1a002896:	693b      	ldr	r3, [r7, #16]
1a002898:	685a      	ldr	r2, [r3, #4]
1a00289a:	693b      	ldr	r3, [r7, #16]
1a00289c:	3308      	adds	r3, #8
1a00289e:	429a      	cmp	r2, r3
1a0028a0:	d104      	bne.n	1a0028ac <vTaskSwitchContext+0xd8>
1a0028a2:	693b      	ldr	r3, [r7, #16]
1a0028a4:	685b      	ldr	r3, [r3, #4]
1a0028a6:	685a      	ldr	r2, [r3, #4]
1a0028a8:	693b      	ldr	r3, [r7, #16]
1a0028aa:	605a      	str	r2, [r3, #4]
1a0028ac:	693b      	ldr	r3, [r7, #16]
1a0028ae:	685b      	ldr	r3, [r3, #4]
1a0028b0:	68db      	ldr	r3, [r3, #12]
1a0028b2:	4a05      	ldr	r2, [pc, #20]	; (1a0028c8 <vTaskSwitchContext+0xf4>)
1a0028b4:	6013      	str	r3, [r2, #0]
}
1a0028b6:	bf00      	nop
1a0028b8:	3720      	adds	r7, #32
1a0028ba:	46bd      	mov	sp, r7
1a0028bc:	bd80      	pop	{r7, pc}
1a0028be:	bf00      	nop
1a0028c0:	10002cac 	.word	0x10002cac
1a0028c4:	10002c98 	.word	0x10002c98
1a0028c8:	10002b84 	.word	0x10002b84
1a0028cc:	10002c8c 	.word	0x10002c8c
1a0028d0:	10002b88 	.word	0x10002b88

1a0028d4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
1a0028d4:	b580      	push	{r7, lr}
1a0028d6:	b084      	sub	sp, #16
1a0028d8:	af00      	add	r7, sp, #0
1a0028da:	6078      	str	r0, [r7, #4]
1a0028dc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
1a0028de:	687b      	ldr	r3, [r7, #4]
1a0028e0:	2b00      	cmp	r3, #0
1a0028e2:	d109      	bne.n	1a0028f8 <vTaskPlaceOnEventList+0x24>
1a0028e4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0028e8:	f383 8811 	msr	BASEPRI, r3
1a0028ec:	f3bf 8f6f 	isb	sy
1a0028f0:	f3bf 8f4f 	dsb	sy
1a0028f4:	60fb      	str	r3, [r7, #12]
1a0028f6:	e7fe      	b.n	1a0028f6 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a0028f8:	4b07      	ldr	r3, [pc, #28]	; (1a002918 <vTaskPlaceOnEventList+0x44>)
1a0028fa:	681b      	ldr	r3, [r3, #0]
1a0028fc:	3318      	adds	r3, #24
1a0028fe:	4619      	mov	r1, r3
1a002900:	6878      	ldr	r0, [r7, #4]
1a002902:	f000 fcfc 	bl	1a0032fe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a002906:	2101      	movs	r1, #1
1a002908:	6838      	ldr	r0, [r7, #0]
1a00290a:	f000 fbc7 	bl	1a00309c <prvAddCurrentTaskToDelayedList>
}
1a00290e:	bf00      	nop
1a002910:	3710      	adds	r7, #16
1a002912:	46bd      	mov	sp, r7
1a002914:	bd80      	pop	{r7, pc}
1a002916:	bf00      	nop
1a002918:	10002b84 	.word	0x10002b84

1a00291c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a00291c:	b580      	push	{r7, lr}
1a00291e:	b086      	sub	sp, #24
1a002920:	af00      	add	r7, sp, #0
1a002922:	60f8      	str	r0, [r7, #12]
1a002924:	60b9      	str	r1, [r7, #8]
1a002926:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
1a002928:	68fb      	ldr	r3, [r7, #12]
1a00292a:	2b00      	cmp	r3, #0
1a00292c:	d109      	bne.n	1a002942 <vTaskPlaceOnEventListRestricted+0x26>
1a00292e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002932:	f383 8811 	msr	BASEPRI, r3
1a002936:	f3bf 8f6f 	isb	sy
1a00293a:	f3bf 8f4f 	dsb	sy
1a00293e:	617b      	str	r3, [r7, #20]
1a002940:	e7fe      	b.n	1a002940 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a002942:	4b0a      	ldr	r3, [pc, #40]	; (1a00296c <vTaskPlaceOnEventListRestricted+0x50>)
1a002944:	681b      	ldr	r3, [r3, #0]
1a002946:	3318      	adds	r3, #24
1a002948:	4619      	mov	r1, r3
1a00294a:	68f8      	ldr	r0, [r7, #12]
1a00294c:	f000 fcb3 	bl	1a0032b6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
1a002950:	687b      	ldr	r3, [r7, #4]
1a002952:	2b00      	cmp	r3, #0
1a002954:	d002      	beq.n	1a00295c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
1a002956:	f04f 33ff 	mov.w	r3, #4294967295
1a00295a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a00295c:	6879      	ldr	r1, [r7, #4]
1a00295e:	68b8      	ldr	r0, [r7, #8]
1a002960:	f000 fb9c 	bl	1a00309c <prvAddCurrentTaskToDelayedList>
	}
1a002964:	bf00      	nop
1a002966:	3718      	adds	r7, #24
1a002968:	46bd      	mov	sp, r7
1a00296a:	bd80      	pop	{r7, pc}
1a00296c:	10002b84 	.word	0x10002b84

1a002970 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
1a002970:	b580      	push	{r7, lr}
1a002972:	b086      	sub	sp, #24
1a002974:	af00      	add	r7, sp, #0
1a002976:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a002978:	687b      	ldr	r3, [r7, #4]
1a00297a:	68db      	ldr	r3, [r3, #12]
1a00297c:	68db      	ldr	r3, [r3, #12]
1a00297e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
1a002980:	693b      	ldr	r3, [r7, #16]
1a002982:	2b00      	cmp	r3, #0
1a002984:	d109      	bne.n	1a00299a <xTaskRemoveFromEventList+0x2a>
1a002986:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00298a:	f383 8811 	msr	BASEPRI, r3
1a00298e:	f3bf 8f6f 	isb	sy
1a002992:	f3bf 8f4f 	dsb	sy
1a002996:	60fb      	str	r3, [r7, #12]
1a002998:	e7fe      	b.n	1a002998 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a00299a:	693b      	ldr	r3, [r7, #16]
1a00299c:	3318      	adds	r3, #24
1a00299e:	4618      	mov	r0, r3
1a0029a0:	f000 fce6 	bl	1a003370 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0029a4:	4b1d      	ldr	r3, [pc, #116]	; (1a002a1c <xTaskRemoveFromEventList+0xac>)
1a0029a6:	681b      	ldr	r3, [r3, #0]
1a0029a8:	2b00      	cmp	r3, #0
1a0029aa:	d11c      	bne.n	1a0029e6 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a0029ac:	693b      	ldr	r3, [r7, #16]
1a0029ae:	3304      	adds	r3, #4
1a0029b0:	4618      	mov	r0, r3
1a0029b2:	f000 fcdd 	bl	1a003370 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a0029b6:	693b      	ldr	r3, [r7, #16]
1a0029b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0029ba:	2201      	movs	r2, #1
1a0029bc:	409a      	lsls	r2, r3
1a0029be:	4b18      	ldr	r3, [pc, #96]	; (1a002a20 <xTaskRemoveFromEventList+0xb0>)
1a0029c0:	681b      	ldr	r3, [r3, #0]
1a0029c2:	4313      	orrs	r3, r2
1a0029c4:	4a16      	ldr	r2, [pc, #88]	; (1a002a20 <xTaskRemoveFromEventList+0xb0>)
1a0029c6:	6013      	str	r3, [r2, #0]
1a0029c8:	693b      	ldr	r3, [r7, #16]
1a0029ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a0029cc:	4613      	mov	r3, r2
1a0029ce:	009b      	lsls	r3, r3, #2
1a0029d0:	4413      	add	r3, r2
1a0029d2:	009b      	lsls	r3, r3, #2
1a0029d4:	4a13      	ldr	r2, [pc, #76]	; (1a002a24 <xTaskRemoveFromEventList+0xb4>)
1a0029d6:	441a      	add	r2, r3
1a0029d8:	693b      	ldr	r3, [r7, #16]
1a0029da:	3304      	adds	r3, #4
1a0029dc:	4619      	mov	r1, r3
1a0029de:	4610      	mov	r0, r2
1a0029e0:	f000 fc69 	bl	1a0032b6 <vListInsertEnd>
1a0029e4:	e005      	b.n	1a0029f2 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a0029e6:	693b      	ldr	r3, [r7, #16]
1a0029e8:	3318      	adds	r3, #24
1a0029ea:	4619      	mov	r1, r3
1a0029ec:	480e      	ldr	r0, [pc, #56]	; (1a002a28 <xTaskRemoveFromEventList+0xb8>)
1a0029ee:	f000 fc62 	bl	1a0032b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a0029f2:	693b      	ldr	r3, [r7, #16]
1a0029f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a0029f6:	4b0d      	ldr	r3, [pc, #52]	; (1a002a2c <xTaskRemoveFromEventList+0xbc>)
1a0029f8:	681b      	ldr	r3, [r3, #0]
1a0029fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0029fc:	429a      	cmp	r2, r3
1a0029fe:	d905      	bls.n	1a002a0c <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
1a002a00:	2301      	movs	r3, #1
1a002a02:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
1a002a04:	4b0a      	ldr	r3, [pc, #40]	; (1a002a30 <xTaskRemoveFromEventList+0xc0>)
1a002a06:	2201      	movs	r2, #1
1a002a08:	601a      	str	r2, [r3, #0]
1a002a0a:	e001      	b.n	1a002a10 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
1a002a0c:	2300      	movs	r3, #0
1a002a0e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
1a002a10:	697b      	ldr	r3, [r7, #20]
}
1a002a12:	4618      	mov	r0, r3
1a002a14:	3718      	adds	r7, #24
1a002a16:	46bd      	mov	sp, r7
1a002a18:	bd80      	pop	{r7, pc}
1a002a1a:	bf00      	nop
1a002a1c:	10002cac 	.word	0x10002cac
1a002a20:	10002c8c 	.word	0x10002c8c
1a002a24:	10002b88 	.word	0x10002b88
1a002a28:	10002c44 	.word	0x10002c44
1a002a2c:	10002b84 	.word	0x10002b84
1a002a30:	10002c98 	.word	0x10002c98

1a002a34 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
1a002a34:	b480      	push	{r7}
1a002a36:	b083      	sub	sp, #12
1a002a38:	af00      	add	r7, sp, #0
1a002a3a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a002a3c:	4b06      	ldr	r3, [pc, #24]	; (1a002a58 <vTaskInternalSetTimeOutState+0x24>)
1a002a3e:	681a      	ldr	r2, [r3, #0]
1a002a40:	687b      	ldr	r3, [r7, #4]
1a002a42:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a002a44:	4b05      	ldr	r3, [pc, #20]	; (1a002a5c <vTaskInternalSetTimeOutState+0x28>)
1a002a46:	681a      	ldr	r2, [r3, #0]
1a002a48:	687b      	ldr	r3, [r7, #4]
1a002a4a:	605a      	str	r2, [r3, #4]
}
1a002a4c:	bf00      	nop
1a002a4e:	370c      	adds	r7, #12
1a002a50:	46bd      	mov	sp, r7
1a002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
1a002a56:	4770      	bx	lr
1a002a58:	10002c9c 	.word	0x10002c9c
1a002a5c:	10002c88 	.word	0x10002c88

1a002a60 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
1a002a60:	b580      	push	{r7, lr}
1a002a62:	b088      	sub	sp, #32
1a002a64:	af00      	add	r7, sp, #0
1a002a66:	6078      	str	r0, [r7, #4]
1a002a68:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
1a002a6a:	687b      	ldr	r3, [r7, #4]
1a002a6c:	2b00      	cmp	r3, #0
1a002a6e:	d109      	bne.n	1a002a84 <xTaskCheckForTimeOut+0x24>
1a002a70:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002a74:	f383 8811 	msr	BASEPRI, r3
1a002a78:	f3bf 8f6f 	isb	sy
1a002a7c:	f3bf 8f4f 	dsb	sy
1a002a80:	613b      	str	r3, [r7, #16]
1a002a82:	e7fe      	b.n	1a002a82 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
1a002a84:	683b      	ldr	r3, [r7, #0]
1a002a86:	2b00      	cmp	r3, #0
1a002a88:	d109      	bne.n	1a002a9e <xTaskCheckForTimeOut+0x3e>
1a002a8a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002a8e:	f383 8811 	msr	BASEPRI, r3
1a002a92:	f3bf 8f6f 	isb	sy
1a002a96:	f3bf 8f4f 	dsb	sy
1a002a9a:	60fb      	str	r3, [r7, #12]
1a002a9c:	e7fe      	b.n	1a002a9c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
1a002a9e:	f001 fe75 	bl	1a00478c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
1a002aa2:	4b1d      	ldr	r3, [pc, #116]	; (1a002b18 <xTaskCheckForTimeOut+0xb8>)
1a002aa4:	681b      	ldr	r3, [r3, #0]
1a002aa6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a002aa8:	687b      	ldr	r3, [r7, #4]
1a002aaa:	685b      	ldr	r3, [r3, #4]
1a002aac:	69ba      	ldr	r2, [r7, #24]
1a002aae:	1ad3      	subs	r3, r2, r3
1a002ab0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
1a002ab2:	683b      	ldr	r3, [r7, #0]
1a002ab4:	681b      	ldr	r3, [r3, #0]
1a002ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
1a002aba:	d102      	bne.n	1a002ac2 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
1a002abc:	2300      	movs	r3, #0
1a002abe:	61fb      	str	r3, [r7, #28]
1a002ac0:	e023      	b.n	1a002b0a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a002ac2:	687b      	ldr	r3, [r7, #4]
1a002ac4:	681a      	ldr	r2, [r3, #0]
1a002ac6:	4b15      	ldr	r3, [pc, #84]	; (1a002b1c <xTaskCheckForTimeOut+0xbc>)
1a002ac8:	681b      	ldr	r3, [r3, #0]
1a002aca:	429a      	cmp	r2, r3
1a002acc:	d007      	beq.n	1a002ade <xTaskCheckForTimeOut+0x7e>
1a002ace:	687b      	ldr	r3, [r7, #4]
1a002ad0:	685b      	ldr	r3, [r3, #4]
1a002ad2:	69ba      	ldr	r2, [r7, #24]
1a002ad4:	429a      	cmp	r2, r3
1a002ad6:	d302      	bcc.n	1a002ade <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
1a002ad8:	2301      	movs	r3, #1
1a002ada:	61fb      	str	r3, [r7, #28]
1a002adc:	e015      	b.n	1a002b0a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a002ade:	683b      	ldr	r3, [r7, #0]
1a002ae0:	681b      	ldr	r3, [r3, #0]
1a002ae2:	697a      	ldr	r2, [r7, #20]
1a002ae4:	429a      	cmp	r2, r3
1a002ae6:	d20b      	bcs.n	1a002b00 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
1a002ae8:	683b      	ldr	r3, [r7, #0]
1a002aea:	681a      	ldr	r2, [r3, #0]
1a002aec:	697b      	ldr	r3, [r7, #20]
1a002aee:	1ad2      	subs	r2, r2, r3
1a002af0:	683b      	ldr	r3, [r7, #0]
1a002af2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a002af4:	6878      	ldr	r0, [r7, #4]
1a002af6:	f7ff ff9d 	bl	1a002a34 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a002afa:	2300      	movs	r3, #0
1a002afc:	61fb      	str	r3, [r7, #28]
1a002afe:	e004      	b.n	1a002b0a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
1a002b00:	683b      	ldr	r3, [r7, #0]
1a002b02:	2200      	movs	r2, #0
1a002b04:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
1a002b06:	2301      	movs	r3, #1
1a002b08:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
1a002b0a:	f001 fe6d 	bl	1a0047e8 <vPortExitCritical>

	return xReturn;
1a002b0e:	69fb      	ldr	r3, [r7, #28]
}
1a002b10:	4618      	mov	r0, r3
1a002b12:	3720      	adds	r7, #32
1a002b14:	46bd      	mov	sp, r7
1a002b16:	bd80      	pop	{r7, pc}
1a002b18:	10002c88 	.word	0x10002c88
1a002b1c:	10002c9c 	.word	0x10002c9c

1a002b20 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
1a002b20:	b480      	push	{r7}
1a002b22:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
1a002b24:	4b03      	ldr	r3, [pc, #12]	; (1a002b34 <vTaskMissedYield+0x14>)
1a002b26:	2201      	movs	r2, #1
1a002b28:	601a      	str	r2, [r3, #0]
}
1a002b2a:	bf00      	nop
1a002b2c:	46bd      	mov	sp, r7
1a002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
1a002b32:	4770      	bx	lr
1a002b34:	10002c98 	.word	0x10002c98

1a002b38 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
1a002b38:	b580      	push	{r7, lr}
1a002b3a:	b082      	sub	sp, #8
1a002b3c:	af00      	add	r7, sp, #0
1a002b3e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
1a002b40:	f000 f852 	bl	1a002be8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a002b44:	4b06      	ldr	r3, [pc, #24]	; (1a002b60 <prvIdleTask+0x28>)
1a002b46:	681b      	ldr	r3, [r3, #0]
1a002b48:	2b01      	cmp	r3, #1
1a002b4a:	d9f9      	bls.n	1a002b40 <prvIdleTask+0x8>
			{
				taskYIELD();
1a002b4c:	4b05      	ldr	r3, [pc, #20]	; (1a002b64 <prvIdleTask+0x2c>)
1a002b4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002b52:	601a      	str	r2, [r3, #0]
1a002b54:	f3bf 8f4f 	dsb	sy
1a002b58:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
1a002b5c:	e7f0      	b.n	1a002b40 <prvIdleTask+0x8>
1a002b5e:	bf00      	nop
1a002b60:	10002b88 	.word	0x10002b88
1a002b64:	e000ed04 	.word	0xe000ed04

1a002b68 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
1a002b68:	b580      	push	{r7, lr}
1a002b6a:	b082      	sub	sp, #8
1a002b6c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a002b6e:	2300      	movs	r3, #0
1a002b70:	607b      	str	r3, [r7, #4]
1a002b72:	e00c      	b.n	1a002b8e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a002b74:	687a      	ldr	r2, [r7, #4]
1a002b76:	4613      	mov	r3, r2
1a002b78:	009b      	lsls	r3, r3, #2
1a002b7a:	4413      	add	r3, r2
1a002b7c:	009b      	lsls	r3, r3, #2
1a002b7e:	4a12      	ldr	r2, [pc, #72]	; (1a002bc8 <prvInitialiseTaskLists+0x60>)
1a002b80:	4413      	add	r3, r2
1a002b82:	4618      	mov	r0, r3
1a002b84:	f000 fb6a 	bl	1a00325c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a002b88:	687b      	ldr	r3, [r7, #4]
1a002b8a:	3301      	adds	r3, #1
1a002b8c:	607b      	str	r3, [r7, #4]
1a002b8e:	687b      	ldr	r3, [r7, #4]
1a002b90:	2b06      	cmp	r3, #6
1a002b92:	d9ef      	bls.n	1a002b74 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
1a002b94:	480d      	ldr	r0, [pc, #52]	; (1a002bcc <prvInitialiseTaskLists+0x64>)
1a002b96:	f000 fb61 	bl	1a00325c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a002b9a:	480d      	ldr	r0, [pc, #52]	; (1a002bd0 <prvInitialiseTaskLists+0x68>)
1a002b9c:	f000 fb5e 	bl	1a00325c <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a002ba0:	480c      	ldr	r0, [pc, #48]	; (1a002bd4 <prvInitialiseTaskLists+0x6c>)
1a002ba2:	f000 fb5b 	bl	1a00325c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
1a002ba6:	480c      	ldr	r0, [pc, #48]	; (1a002bd8 <prvInitialiseTaskLists+0x70>)
1a002ba8:	f000 fb58 	bl	1a00325c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
1a002bac:	480b      	ldr	r0, [pc, #44]	; (1a002bdc <prvInitialiseTaskLists+0x74>)
1a002bae:	f000 fb55 	bl	1a00325c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
1a002bb2:	4b0b      	ldr	r3, [pc, #44]	; (1a002be0 <prvInitialiseTaskLists+0x78>)
1a002bb4:	4a05      	ldr	r2, [pc, #20]	; (1a002bcc <prvInitialiseTaskLists+0x64>)
1a002bb6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a002bb8:	4b0a      	ldr	r3, [pc, #40]	; (1a002be4 <prvInitialiseTaskLists+0x7c>)
1a002bba:	4a05      	ldr	r2, [pc, #20]	; (1a002bd0 <prvInitialiseTaskLists+0x68>)
1a002bbc:	601a      	str	r2, [r3, #0]
}
1a002bbe:	bf00      	nop
1a002bc0:	3708      	adds	r7, #8
1a002bc2:	46bd      	mov	sp, r7
1a002bc4:	bd80      	pop	{r7, pc}
1a002bc6:	bf00      	nop
1a002bc8:	10002b88 	.word	0x10002b88
1a002bcc:	10002c14 	.word	0x10002c14
1a002bd0:	10002c28 	.word	0x10002c28
1a002bd4:	10002c44 	.word	0x10002c44
1a002bd8:	10002c58 	.word	0x10002c58
1a002bdc:	10002c70 	.word	0x10002c70
1a002be0:	10002c3c 	.word	0x10002c3c
1a002be4:	10002c40 	.word	0x10002c40

1a002be8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
1a002be8:	b580      	push	{r7, lr}
1a002bea:	b082      	sub	sp, #8
1a002bec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a002bee:	e019      	b.n	1a002c24 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
1a002bf0:	f001 fdcc 	bl	1a00478c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a002bf4:	4b0f      	ldr	r3, [pc, #60]	; (1a002c34 <prvCheckTasksWaitingTermination+0x4c>)
1a002bf6:	68db      	ldr	r3, [r3, #12]
1a002bf8:	68db      	ldr	r3, [r3, #12]
1a002bfa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a002bfc:	687b      	ldr	r3, [r7, #4]
1a002bfe:	3304      	adds	r3, #4
1a002c00:	4618      	mov	r0, r3
1a002c02:	f000 fbb5 	bl	1a003370 <uxListRemove>
				--uxCurrentNumberOfTasks;
1a002c06:	4b0c      	ldr	r3, [pc, #48]	; (1a002c38 <prvCheckTasksWaitingTermination+0x50>)
1a002c08:	681b      	ldr	r3, [r3, #0]
1a002c0a:	3b01      	subs	r3, #1
1a002c0c:	4a0a      	ldr	r2, [pc, #40]	; (1a002c38 <prvCheckTasksWaitingTermination+0x50>)
1a002c0e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a002c10:	4b0a      	ldr	r3, [pc, #40]	; (1a002c3c <prvCheckTasksWaitingTermination+0x54>)
1a002c12:	681b      	ldr	r3, [r3, #0]
1a002c14:	3b01      	subs	r3, #1
1a002c16:	4a09      	ldr	r2, [pc, #36]	; (1a002c3c <prvCheckTasksWaitingTermination+0x54>)
1a002c18:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
1a002c1a:	f001 fde5 	bl	1a0047e8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
1a002c1e:	6878      	ldr	r0, [r7, #4]
1a002c20:	f000 f80e 	bl	1a002c40 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a002c24:	4b05      	ldr	r3, [pc, #20]	; (1a002c3c <prvCheckTasksWaitingTermination+0x54>)
1a002c26:	681b      	ldr	r3, [r3, #0]
1a002c28:	2b00      	cmp	r3, #0
1a002c2a:	d1e1      	bne.n	1a002bf0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
1a002c2c:	bf00      	nop
1a002c2e:	3708      	adds	r7, #8
1a002c30:	46bd      	mov	sp, r7
1a002c32:	bd80      	pop	{r7, pc}
1a002c34:	10002c58 	.word	0x10002c58
1a002c38:	10002c84 	.word	0x10002c84
1a002c3c:	10002c6c 	.word	0x10002c6c

1a002c40 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
1a002c40:	b580      	push	{r7, lr}
1a002c42:	b084      	sub	sp, #16
1a002c44:	af00      	add	r7, sp, #0
1a002c46:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
1a002c48:	687b      	ldr	r3, [r7, #4]
1a002c4a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
1a002c4e:	2b00      	cmp	r3, #0
1a002c50:	d108      	bne.n	1a002c64 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
1a002c52:	687b      	ldr	r3, [r7, #4]
1a002c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a002c56:	4618      	mov	r0, r3
1a002c58:	f7fe fd1e 	bl	1a001698 <vPortFree>
				vPortFree( pxTCB );
1a002c5c:	6878      	ldr	r0, [r7, #4]
1a002c5e:	f7fe fd1b 	bl	1a001698 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
1a002c62:	e017      	b.n	1a002c94 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
1a002c64:	687b      	ldr	r3, [r7, #4]
1a002c66:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
1a002c6a:	2b01      	cmp	r3, #1
1a002c6c:	d103      	bne.n	1a002c76 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
1a002c6e:	6878      	ldr	r0, [r7, #4]
1a002c70:	f7fe fd12 	bl	1a001698 <vPortFree>
	}
1a002c74:	e00e      	b.n	1a002c94 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
1a002c76:	687b      	ldr	r3, [r7, #4]
1a002c78:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
1a002c7c:	2b02      	cmp	r3, #2
1a002c7e:	d009      	beq.n	1a002c94 <prvDeleteTCB+0x54>
1a002c80:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002c84:	f383 8811 	msr	BASEPRI, r3
1a002c88:	f3bf 8f6f 	isb	sy
1a002c8c:	f3bf 8f4f 	dsb	sy
1a002c90:	60fb      	str	r3, [r7, #12]
1a002c92:	e7fe      	b.n	1a002c92 <prvDeleteTCB+0x52>
	}
1a002c94:	bf00      	nop
1a002c96:	3710      	adds	r7, #16
1a002c98:	46bd      	mov	sp, r7
1a002c9a:	bd80      	pop	{r7, pc}

1a002c9c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
1a002c9c:	b480      	push	{r7}
1a002c9e:	b083      	sub	sp, #12
1a002ca0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a002ca2:	4b0f      	ldr	r3, [pc, #60]	; (1a002ce0 <prvResetNextTaskUnblockTime+0x44>)
1a002ca4:	681b      	ldr	r3, [r3, #0]
1a002ca6:	681b      	ldr	r3, [r3, #0]
1a002ca8:	2b00      	cmp	r3, #0
1a002caa:	d101      	bne.n	1a002cb0 <prvResetNextTaskUnblockTime+0x14>
1a002cac:	2301      	movs	r3, #1
1a002cae:	e000      	b.n	1a002cb2 <prvResetNextTaskUnblockTime+0x16>
1a002cb0:	2300      	movs	r3, #0
1a002cb2:	2b00      	cmp	r3, #0
1a002cb4:	d004      	beq.n	1a002cc0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
1a002cb6:	4b0b      	ldr	r3, [pc, #44]	; (1a002ce4 <prvResetNextTaskUnblockTime+0x48>)
1a002cb8:	f04f 32ff 	mov.w	r2, #4294967295
1a002cbc:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
1a002cbe:	e008      	b.n	1a002cd2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a002cc0:	4b07      	ldr	r3, [pc, #28]	; (1a002ce0 <prvResetNextTaskUnblockTime+0x44>)
1a002cc2:	681b      	ldr	r3, [r3, #0]
1a002cc4:	68db      	ldr	r3, [r3, #12]
1a002cc6:	68db      	ldr	r3, [r3, #12]
1a002cc8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a002cca:	687b      	ldr	r3, [r7, #4]
1a002ccc:	685b      	ldr	r3, [r3, #4]
1a002cce:	4a05      	ldr	r2, [pc, #20]	; (1a002ce4 <prvResetNextTaskUnblockTime+0x48>)
1a002cd0:	6013      	str	r3, [r2, #0]
}
1a002cd2:	bf00      	nop
1a002cd4:	370c      	adds	r7, #12
1a002cd6:	46bd      	mov	sp, r7
1a002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
1a002cdc:	4770      	bx	lr
1a002cde:	bf00      	nop
1a002ce0:	10002c3c 	.word	0x10002c3c
1a002ce4:	10002ca4 	.word	0x10002ca4

1a002ce8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
1a002ce8:	b480      	push	{r7}
1a002cea:	b083      	sub	sp, #12
1a002cec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
1a002cee:	4b0b      	ldr	r3, [pc, #44]	; (1a002d1c <xTaskGetSchedulerState+0x34>)
1a002cf0:	681b      	ldr	r3, [r3, #0]
1a002cf2:	2b00      	cmp	r3, #0
1a002cf4:	d102      	bne.n	1a002cfc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
1a002cf6:	2301      	movs	r3, #1
1a002cf8:	607b      	str	r3, [r7, #4]
1a002cfa:	e008      	b.n	1a002d0e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a002cfc:	4b08      	ldr	r3, [pc, #32]	; (1a002d20 <xTaskGetSchedulerState+0x38>)
1a002cfe:	681b      	ldr	r3, [r3, #0]
1a002d00:	2b00      	cmp	r3, #0
1a002d02:	d102      	bne.n	1a002d0a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
1a002d04:	2302      	movs	r3, #2
1a002d06:	607b      	str	r3, [r7, #4]
1a002d08:	e001      	b.n	1a002d0e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
1a002d0a:	2300      	movs	r3, #0
1a002d0c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
1a002d0e:	687b      	ldr	r3, [r7, #4]
	}
1a002d10:	4618      	mov	r0, r3
1a002d12:	370c      	adds	r7, #12
1a002d14:	46bd      	mov	sp, r7
1a002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
1a002d1a:	4770      	bx	lr
1a002d1c:	10002c90 	.word	0x10002c90
1a002d20:	10002cac 	.word	0x10002cac

1a002d24 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
1a002d24:	b580      	push	{r7, lr}
1a002d26:	b084      	sub	sp, #16
1a002d28:	af00      	add	r7, sp, #0
1a002d2a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
1a002d2c:	687b      	ldr	r3, [r7, #4]
1a002d2e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
1a002d30:	2300      	movs	r3, #0
1a002d32:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
1a002d34:	687b      	ldr	r3, [r7, #4]
1a002d36:	2b00      	cmp	r3, #0
1a002d38:	d06e      	beq.n	1a002e18 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
1a002d3a:	68bb      	ldr	r3, [r7, #8]
1a002d3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a002d3e:	4b39      	ldr	r3, [pc, #228]	; (1a002e24 <xTaskPriorityInherit+0x100>)
1a002d40:	681b      	ldr	r3, [r3, #0]
1a002d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002d44:	429a      	cmp	r2, r3
1a002d46:	d25e      	bcs.n	1a002e06 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
1a002d48:	68bb      	ldr	r3, [r7, #8]
1a002d4a:	699b      	ldr	r3, [r3, #24]
1a002d4c:	2b00      	cmp	r3, #0
1a002d4e:	db06      	blt.n	1a002d5e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a002d50:	4b34      	ldr	r3, [pc, #208]	; (1a002e24 <xTaskPriorityInherit+0x100>)
1a002d52:	681b      	ldr	r3, [r3, #0]
1a002d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002d56:	f1c3 0207 	rsb	r2, r3, #7
1a002d5a:	68bb      	ldr	r3, [r7, #8]
1a002d5c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
1a002d5e:	68bb      	ldr	r3, [r7, #8]
1a002d60:	6959      	ldr	r1, [r3, #20]
1a002d62:	68bb      	ldr	r3, [r7, #8]
1a002d64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a002d66:	4613      	mov	r3, r2
1a002d68:	009b      	lsls	r3, r3, #2
1a002d6a:	4413      	add	r3, r2
1a002d6c:	009b      	lsls	r3, r3, #2
1a002d6e:	4a2e      	ldr	r2, [pc, #184]	; (1a002e28 <xTaskPriorityInherit+0x104>)
1a002d70:	4413      	add	r3, r2
1a002d72:	4299      	cmp	r1, r3
1a002d74:	d101      	bne.n	1a002d7a <xTaskPriorityInherit+0x56>
1a002d76:	2301      	movs	r3, #1
1a002d78:	e000      	b.n	1a002d7c <xTaskPriorityInherit+0x58>
1a002d7a:	2300      	movs	r3, #0
1a002d7c:	2b00      	cmp	r3, #0
1a002d7e:	d03a      	beq.n	1a002df6 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a002d80:	68bb      	ldr	r3, [r7, #8]
1a002d82:	3304      	adds	r3, #4
1a002d84:	4618      	mov	r0, r3
1a002d86:	f000 faf3 	bl	1a003370 <uxListRemove>
1a002d8a:	4603      	mov	r3, r0
1a002d8c:	2b00      	cmp	r3, #0
1a002d8e:	d115      	bne.n	1a002dbc <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
1a002d90:	68bb      	ldr	r3, [r7, #8]
1a002d92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a002d94:	4924      	ldr	r1, [pc, #144]	; (1a002e28 <xTaskPriorityInherit+0x104>)
1a002d96:	4613      	mov	r3, r2
1a002d98:	009b      	lsls	r3, r3, #2
1a002d9a:	4413      	add	r3, r2
1a002d9c:	009b      	lsls	r3, r3, #2
1a002d9e:	440b      	add	r3, r1
1a002da0:	681b      	ldr	r3, [r3, #0]
1a002da2:	2b00      	cmp	r3, #0
1a002da4:	d10a      	bne.n	1a002dbc <xTaskPriorityInherit+0x98>
1a002da6:	68bb      	ldr	r3, [r7, #8]
1a002da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002daa:	2201      	movs	r2, #1
1a002dac:	fa02 f303 	lsl.w	r3, r2, r3
1a002db0:	43da      	mvns	r2, r3
1a002db2:	4b1e      	ldr	r3, [pc, #120]	; (1a002e2c <xTaskPriorityInherit+0x108>)
1a002db4:	681b      	ldr	r3, [r3, #0]
1a002db6:	4013      	ands	r3, r2
1a002db8:	4a1c      	ldr	r2, [pc, #112]	; (1a002e2c <xTaskPriorityInherit+0x108>)
1a002dba:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
1a002dbc:	4b19      	ldr	r3, [pc, #100]	; (1a002e24 <xTaskPriorityInherit+0x100>)
1a002dbe:	681b      	ldr	r3, [r3, #0]
1a002dc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a002dc2:	68bb      	ldr	r3, [r7, #8]
1a002dc4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
1a002dc6:	68bb      	ldr	r3, [r7, #8]
1a002dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002dca:	2201      	movs	r2, #1
1a002dcc:	409a      	lsls	r2, r3
1a002dce:	4b17      	ldr	r3, [pc, #92]	; (1a002e2c <xTaskPriorityInherit+0x108>)
1a002dd0:	681b      	ldr	r3, [r3, #0]
1a002dd2:	4313      	orrs	r3, r2
1a002dd4:	4a15      	ldr	r2, [pc, #84]	; (1a002e2c <xTaskPriorityInherit+0x108>)
1a002dd6:	6013      	str	r3, [r2, #0]
1a002dd8:	68bb      	ldr	r3, [r7, #8]
1a002dda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a002ddc:	4613      	mov	r3, r2
1a002dde:	009b      	lsls	r3, r3, #2
1a002de0:	4413      	add	r3, r2
1a002de2:	009b      	lsls	r3, r3, #2
1a002de4:	4a10      	ldr	r2, [pc, #64]	; (1a002e28 <xTaskPriorityInherit+0x104>)
1a002de6:	441a      	add	r2, r3
1a002de8:	68bb      	ldr	r3, [r7, #8]
1a002dea:	3304      	adds	r3, #4
1a002dec:	4619      	mov	r1, r3
1a002dee:	4610      	mov	r0, r2
1a002df0:	f000 fa61 	bl	1a0032b6 <vListInsertEnd>
1a002df4:	e004      	b.n	1a002e00 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
1a002df6:	4b0b      	ldr	r3, [pc, #44]	; (1a002e24 <xTaskPriorityInherit+0x100>)
1a002df8:	681b      	ldr	r3, [r3, #0]
1a002dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a002dfc:	68bb      	ldr	r3, [r7, #8]
1a002dfe:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
1a002e00:	2301      	movs	r3, #1
1a002e02:	60fb      	str	r3, [r7, #12]
1a002e04:	e008      	b.n	1a002e18 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
1a002e06:	68bb      	ldr	r3, [r7, #8]
1a002e08:	6d1a      	ldr	r2, [r3, #80]	; 0x50
1a002e0a:	4b06      	ldr	r3, [pc, #24]	; (1a002e24 <xTaskPriorityInherit+0x100>)
1a002e0c:	681b      	ldr	r3, [r3, #0]
1a002e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002e10:	429a      	cmp	r2, r3
1a002e12:	d201      	bcs.n	1a002e18 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
1a002e14:	2301      	movs	r3, #1
1a002e16:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
1a002e18:	68fb      	ldr	r3, [r7, #12]
	}
1a002e1a:	4618      	mov	r0, r3
1a002e1c:	3710      	adds	r7, #16
1a002e1e:	46bd      	mov	sp, r7
1a002e20:	bd80      	pop	{r7, pc}
1a002e22:	bf00      	nop
1a002e24:	10002b84 	.word	0x10002b84
1a002e28:	10002b88 	.word	0x10002b88
1a002e2c:	10002c8c 	.word	0x10002c8c

1a002e30 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
1a002e30:	b580      	push	{r7, lr}
1a002e32:	b086      	sub	sp, #24
1a002e34:	af00      	add	r7, sp, #0
1a002e36:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
1a002e38:	687b      	ldr	r3, [r7, #4]
1a002e3a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
1a002e3c:	2300      	movs	r3, #0
1a002e3e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
1a002e40:	687b      	ldr	r3, [r7, #4]
1a002e42:	2b00      	cmp	r3, #0
1a002e44:	d06c      	beq.n	1a002f20 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
1a002e46:	4b39      	ldr	r3, [pc, #228]	; (1a002f2c <xTaskPriorityDisinherit+0xfc>)
1a002e48:	681b      	ldr	r3, [r3, #0]
1a002e4a:	693a      	ldr	r2, [r7, #16]
1a002e4c:	429a      	cmp	r2, r3
1a002e4e:	d009      	beq.n	1a002e64 <xTaskPriorityDisinherit+0x34>
1a002e50:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002e54:	f383 8811 	msr	BASEPRI, r3
1a002e58:	f3bf 8f6f 	isb	sy
1a002e5c:	f3bf 8f4f 	dsb	sy
1a002e60:	60fb      	str	r3, [r7, #12]
1a002e62:	e7fe      	b.n	1a002e62 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
1a002e64:	693b      	ldr	r3, [r7, #16]
1a002e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
1a002e68:	2b00      	cmp	r3, #0
1a002e6a:	d109      	bne.n	1a002e80 <xTaskPriorityDisinherit+0x50>
1a002e6c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002e70:	f383 8811 	msr	BASEPRI, r3
1a002e74:	f3bf 8f6f 	isb	sy
1a002e78:	f3bf 8f4f 	dsb	sy
1a002e7c:	60bb      	str	r3, [r7, #8]
1a002e7e:	e7fe      	b.n	1a002e7e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
1a002e80:	693b      	ldr	r3, [r7, #16]
1a002e82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
1a002e84:	1e5a      	subs	r2, r3, #1
1a002e86:	693b      	ldr	r3, [r7, #16]
1a002e88:	655a      	str	r2, [r3, #84]	; 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a002e8a:	693b      	ldr	r3, [r7, #16]
1a002e8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a002e8e:	693b      	ldr	r3, [r7, #16]
1a002e90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
1a002e92:	429a      	cmp	r2, r3
1a002e94:	d044      	beq.n	1a002f20 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a002e96:	693b      	ldr	r3, [r7, #16]
1a002e98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
1a002e9a:	2b00      	cmp	r3, #0
1a002e9c:	d140      	bne.n	1a002f20 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a002e9e:	693b      	ldr	r3, [r7, #16]
1a002ea0:	3304      	adds	r3, #4
1a002ea2:	4618      	mov	r0, r3
1a002ea4:	f000 fa64 	bl	1a003370 <uxListRemove>
1a002ea8:	4603      	mov	r3, r0
1a002eaa:	2b00      	cmp	r3, #0
1a002eac:	d115      	bne.n	1a002eda <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a002eae:	693b      	ldr	r3, [r7, #16]
1a002eb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a002eb2:	491f      	ldr	r1, [pc, #124]	; (1a002f30 <xTaskPriorityDisinherit+0x100>)
1a002eb4:	4613      	mov	r3, r2
1a002eb6:	009b      	lsls	r3, r3, #2
1a002eb8:	4413      	add	r3, r2
1a002eba:	009b      	lsls	r3, r3, #2
1a002ebc:	440b      	add	r3, r1
1a002ebe:	681b      	ldr	r3, [r3, #0]
1a002ec0:	2b00      	cmp	r3, #0
1a002ec2:	d10a      	bne.n	1a002eda <xTaskPriorityDisinherit+0xaa>
1a002ec4:	693b      	ldr	r3, [r7, #16]
1a002ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002ec8:	2201      	movs	r2, #1
1a002eca:	fa02 f303 	lsl.w	r3, r2, r3
1a002ece:	43da      	mvns	r2, r3
1a002ed0:	4b18      	ldr	r3, [pc, #96]	; (1a002f34 <xTaskPriorityDisinherit+0x104>)
1a002ed2:	681b      	ldr	r3, [r3, #0]
1a002ed4:	4013      	ands	r3, r2
1a002ed6:	4a17      	ldr	r2, [pc, #92]	; (1a002f34 <xTaskPriorityDisinherit+0x104>)
1a002ed8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a002eda:	693b      	ldr	r3, [r7, #16]
1a002edc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
1a002ede:	693b      	ldr	r3, [r7, #16]
1a002ee0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a002ee2:	693b      	ldr	r3, [r7, #16]
1a002ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002ee6:	f1c3 0207 	rsb	r2, r3, #7
1a002eea:	693b      	ldr	r3, [r7, #16]
1a002eec:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
1a002eee:	693b      	ldr	r3, [r7, #16]
1a002ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002ef2:	2201      	movs	r2, #1
1a002ef4:	409a      	lsls	r2, r3
1a002ef6:	4b0f      	ldr	r3, [pc, #60]	; (1a002f34 <xTaskPriorityDisinherit+0x104>)
1a002ef8:	681b      	ldr	r3, [r3, #0]
1a002efa:	4313      	orrs	r3, r2
1a002efc:	4a0d      	ldr	r2, [pc, #52]	; (1a002f34 <xTaskPriorityDisinherit+0x104>)
1a002efe:	6013      	str	r3, [r2, #0]
1a002f00:	693b      	ldr	r3, [r7, #16]
1a002f02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a002f04:	4613      	mov	r3, r2
1a002f06:	009b      	lsls	r3, r3, #2
1a002f08:	4413      	add	r3, r2
1a002f0a:	009b      	lsls	r3, r3, #2
1a002f0c:	4a08      	ldr	r2, [pc, #32]	; (1a002f30 <xTaskPriorityDisinherit+0x100>)
1a002f0e:	441a      	add	r2, r3
1a002f10:	693b      	ldr	r3, [r7, #16]
1a002f12:	3304      	adds	r3, #4
1a002f14:	4619      	mov	r1, r3
1a002f16:	4610      	mov	r0, r2
1a002f18:	f000 f9cd 	bl	1a0032b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
1a002f1c:	2301      	movs	r3, #1
1a002f1e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
1a002f20:	697b      	ldr	r3, [r7, #20]
	}
1a002f22:	4618      	mov	r0, r3
1a002f24:	3718      	adds	r7, #24
1a002f26:	46bd      	mov	sp, r7
1a002f28:	bd80      	pop	{r7, pc}
1a002f2a:	bf00      	nop
1a002f2c:	10002b84 	.word	0x10002b84
1a002f30:	10002b88 	.word	0x10002b88
1a002f34:	10002c8c 	.word	0x10002c8c

1a002f38 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
1a002f38:	b580      	push	{r7, lr}
1a002f3a:	b088      	sub	sp, #32
1a002f3c:	af00      	add	r7, sp, #0
1a002f3e:	6078      	str	r0, [r7, #4]
1a002f40:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
1a002f42:	687b      	ldr	r3, [r7, #4]
1a002f44:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
1a002f46:	2301      	movs	r3, #1
1a002f48:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
1a002f4a:	687b      	ldr	r3, [r7, #4]
1a002f4c:	2b00      	cmp	r3, #0
1a002f4e:	f000 8086 	beq.w	1a00305e <vTaskPriorityDisinheritAfterTimeout+0x126>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
1a002f52:	69bb      	ldr	r3, [r7, #24]
1a002f54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
1a002f56:	2b00      	cmp	r3, #0
1a002f58:	d109      	bne.n	1a002f6e <vTaskPriorityDisinheritAfterTimeout+0x36>
1a002f5a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002f5e:	f383 8811 	msr	BASEPRI, r3
1a002f62:	f3bf 8f6f 	isb	sy
1a002f66:	f3bf 8f4f 	dsb	sy
1a002f6a:	60fb      	str	r3, [r7, #12]
1a002f6c:	e7fe      	b.n	1a002f6c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
1a002f6e:	69bb      	ldr	r3, [r7, #24]
1a002f70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
1a002f72:	683a      	ldr	r2, [r7, #0]
1a002f74:	429a      	cmp	r2, r3
1a002f76:	d902      	bls.n	1a002f7e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
1a002f78:	683b      	ldr	r3, [r7, #0]
1a002f7a:	61fb      	str	r3, [r7, #28]
1a002f7c:	e002      	b.n	1a002f84 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
1a002f7e:	69bb      	ldr	r3, [r7, #24]
1a002f80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
1a002f82:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
1a002f84:	69bb      	ldr	r3, [r7, #24]
1a002f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002f88:	69fa      	ldr	r2, [r7, #28]
1a002f8a:	429a      	cmp	r2, r3
1a002f8c:	d067      	beq.n	1a00305e <vTaskPriorityDisinheritAfterTimeout+0x126>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
1a002f8e:	69bb      	ldr	r3, [r7, #24]
1a002f90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
1a002f92:	697a      	ldr	r2, [r7, #20]
1a002f94:	429a      	cmp	r2, r3
1a002f96:	d162      	bne.n	1a00305e <vTaskPriorityDisinheritAfterTimeout+0x126>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
1a002f98:	4b33      	ldr	r3, [pc, #204]	; (1a003068 <vTaskPriorityDisinheritAfterTimeout+0x130>)
1a002f9a:	681b      	ldr	r3, [r3, #0]
1a002f9c:	69ba      	ldr	r2, [r7, #24]
1a002f9e:	429a      	cmp	r2, r3
1a002fa0:	d109      	bne.n	1a002fb6 <vTaskPriorityDisinheritAfterTimeout+0x7e>
1a002fa2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002fa6:	f383 8811 	msr	BASEPRI, r3
1a002faa:	f3bf 8f6f 	isb	sy
1a002fae:	f3bf 8f4f 	dsb	sy
1a002fb2:	60bb      	str	r3, [r7, #8]
1a002fb4:	e7fe      	b.n	1a002fb4 <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
1a002fb6:	69bb      	ldr	r3, [r7, #24]
1a002fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002fba:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
1a002fbc:	69bb      	ldr	r3, [r7, #24]
1a002fbe:	69fa      	ldr	r2, [r7, #28]
1a002fc0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
1a002fc2:	69bb      	ldr	r3, [r7, #24]
1a002fc4:	699b      	ldr	r3, [r3, #24]
1a002fc6:	2b00      	cmp	r3, #0
1a002fc8:	db04      	blt.n	1a002fd4 <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a002fca:	69fb      	ldr	r3, [r7, #28]
1a002fcc:	f1c3 0207 	rsb	r2, r3, #7
1a002fd0:	69bb      	ldr	r3, [r7, #24]
1a002fd2:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
1a002fd4:	69bb      	ldr	r3, [r7, #24]
1a002fd6:	6959      	ldr	r1, [r3, #20]
1a002fd8:	693a      	ldr	r2, [r7, #16]
1a002fda:	4613      	mov	r3, r2
1a002fdc:	009b      	lsls	r3, r3, #2
1a002fde:	4413      	add	r3, r2
1a002fe0:	009b      	lsls	r3, r3, #2
1a002fe2:	4a22      	ldr	r2, [pc, #136]	; (1a00306c <vTaskPriorityDisinheritAfterTimeout+0x134>)
1a002fe4:	4413      	add	r3, r2
1a002fe6:	4299      	cmp	r1, r3
1a002fe8:	d101      	bne.n	1a002fee <vTaskPriorityDisinheritAfterTimeout+0xb6>
1a002fea:	2301      	movs	r3, #1
1a002fec:	e000      	b.n	1a002ff0 <vTaskPriorityDisinheritAfterTimeout+0xb8>
1a002fee:	2300      	movs	r3, #0
1a002ff0:	2b00      	cmp	r3, #0
1a002ff2:	d034      	beq.n	1a00305e <vTaskPriorityDisinheritAfterTimeout+0x126>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a002ff4:	69bb      	ldr	r3, [r7, #24]
1a002ff6:	3304      	adds	r3, #4
1a002ff8:	4618      	mov	r0, r3
1a002ffa:	f000 f9b9 	bl	1a003370 <uxListRemove>
1a002ffe:	4603      	mov	r3, r0
1a003000:	2b00      	cmp	r3, #0
1a003002:	d115      	bne.n	1a003030 <vTaskPriorityDisinheritAfterTimeout+0xf8>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a003004:	69bb      	ldr	r3, [r7, #24]
1a003006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a003008:	4918      	ldr	r1, [pc, #96]	; (1a00306c <vTaskPriorityDisinheritAfterTimeout+0x134>)
1a00300a:	4613      	mov	r3, r2
1a00300c:	009b      	lsls	r3, r3, #2
1a00300e:	4413      	add	r3, r2
1a003010:	009b      	lsls	r3, r3, #2
1a003012:	440b      	add	r3, r1
1a003014:	681b      	ldr	r3, [r3, #0]
1a003016:	2b00      	cmp	r3, #0
1a003018:	d10a      	bne.n	1a003030 <vTaskPriorityDisinheritAfterTimeout+0xf8>
1a00301a:	69bb      	ldr	r3, [r7, #24]
1a00301c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00301e:	2201      	movs	r2, #1
1a003020:	fa02 f303 	lsl.w	r3, r2, r3
1a003024:	43da      	mvns	r2, r3
1a003026:	4b12      	ldr	r3, [pc, #72]	; (1a003070 <vTaskPriorityDisinheritAfterTimeout+0x138>)
1a003028:	681b      	ldr	r3, [r3, #0]
1a00302a:	4013      	ands	r3, r2
1a00302c:	4a10      	ldr	r2, [pc, #64]	; (1a003070 <vTaskPriorityDisinheritAfterTimeout+0x138>)
1a00302e:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
1a003030:	69bb      	ldr	r3, [r7, #24]
1a003032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a003034:	2201      	movs	r2, #1
1a003036:	409a      	lsls	r2, r3
1a003038:	4b0d      	ldr	r3, [pc, #52]	; (1a003070 <vTaskPriorityDisinheritAfterTimeout+0x138>)
1a00303a:	681b      	ldr	r3, [r3, #0]
1a00303c:	4313      	orrs	r3, r2
1a00303e:	4a0c      	ldr	r2, [pc, #48]	; (1a003070 <vTaskPriorityDisinheritAfterTimeout+0x138>)
1a003040:	6013      	str	r3, [r2, #0]
1a003042:	69bb      	ldr	r3, [r7, #24]
1a003044:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a003046:	4613      	mov	r3, r2
1a003048:	009b      	lsls	r3, r3, #2
1a00304a:	4413      	add	r3, r2
1a00304c:	009b      	lsls	r3, r3, #2
1a00304e:	4a07      	ldr	r2, [pc, #28]	; (1a00306c <vTaskPriorityDisinheritAfterTimeout+0x134>)
1a003050:	441a      	add	r2, r3
1a003052:	69bb      	ldr	r3, [r7, #24]
1a003054:	3304      	adds	r3, #4
1a003056:	4619      	mov	r1, r3
1a003058:	4610      	mov	r0, r2
1a00305a:	f000 f92c 	bl	1a0032b6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
1a00305e:	bf00      	nop
1a003060:	3720      	adds	r7, #32
1a003062:	46bd      	mov	sp, r7
1a003064:	bd80      	pop	{r7, pc}
1a003066:	bf00      	nop
1a003068:	10002b84 	.word	0x10002b84
1a00306c:	10002b88 	.word	0x10002b88
1a003070:	10002c8c 	.word	0x10002c8c

1a003074 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
1a003074:	b480      	push	{r7}
1a003076:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
1a003078:	4b07      	ldr	r3, [pc, #28]	; (1a003098 <pvTaskIncrementMutexHeldCount+0x24>)
1a00307a:	681b      	ldr	r3, [r3, #0]
1a00307c:	2b00      	cmp	r3, #0
1a00307e:	d004      	beq.n	1a00308a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
1a003080:	4b05      	ldr	r3, [pc, #20]	; (1a003098 <pvTaskIncrementMutexHeldCount+0x24>)
1a003082:	681b      	ldr	r3, [r3, #0]
1a003084:	6d5a      	ldr	r2, [r3, #84]	; 0x54
1a003086:	3201      	adds	r2, #1
1a003088:	655a      	str	r2, [r3, #84]	; 0x54
		}

		return pxCurrentTCB;
1a00308a:	4b03      	ldr	r3, [pc, #12]	; (1a003098 <pvTaskIncrementMutexHeldCount+0x24>)
1a00308c:	681b      	ldr	r3, [r3, #0]
	}
1a00308e:	4618      	mov	r0, r3
1a003090:	46bd      	mov	sp, r7
1a003092:	f85d 7b04 	ldr.w	r7, [sp], #4
1a003096:	4770      	bx	lr
1a003098:	10002b84 	.word	0x10002b84

1a00309c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a00309c:	b580      	push	{r7, lr}
1a00309e:	b084      	sub	sp, #16
1a0030a0:	af00      	add	r7, sp, #0
1a0030a2:	6078      	str	r0, [r7, #4]
1a0030a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a0030a6:	4b29      	ldr	r3, [pc, #164]	; (1a00314c <prvAddCurrentTaskToDelayedList+0xb0>)
1a0030a8:	681b      	ldr	r3, [r3, #0]
1a0030aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a0030ac:	4b28      	ldr	r3, [pc, #160]	; (1a003150 <prvAddCurrentTaskToDelayedList+0xb4>)
1a0030ae:	681b      	ldr	r3, [r3, #0]
1a0030b0:	3304      	adds	r3, #4
1a0030b2:	4618      	mov	r0, r3
1a0030b4:	f000 f95c 	bl	1a003370 <uxListRemove>
1a0030b8:	4603      	mov	r3, r0
1a0030ba:	2b00      	cmp	r3, #0
1a0030bc:	d10b      	bne.n	1a0030d6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a0030be:	4b24      	ldr	r3, [pc, #144]	; (1a003150 <prvAddCurrentTaskToDelayedList+0xb4>)
1a0030c0:	681b      	ldr	r3, [r3, #0]
1a0030c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0030c4:	2201      	movs	r2, #1
1a0030c6:	fa02 f303 	lsl.w	r3, r2, r3
1a0030ca:	43da      	mvns	r2, r3
1a0030cc:	4b21      	ldr	r3, [pc, #132]	; (1a003154 <prvAddCurrentTaskToDelayedList+0xb8>)
1a0030ce:	681b      	ldr	r3, [r3, #0]
1a0030d0:	4013      	ands	r3, r2
1a0030d2:	4a20      	ldr	r2, [pc, #128]	; (1a003154 <prvAddCurrentTaskToDelayedList+0xb8>)
1a0030d4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a0030d6:	687b      	ldr	r3, [r7, #4]
1a0030d8:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0030dc:	d10a      	bne.n	1a0030f4 <prvAddCurrentTaskToDelayedList+0x58>
1a0030de:	683b      	ldr	r3, [r7, #0]
1a0030e0:	2b00      	cmp	r3, #0
1a0030e2:	d007      	beq.n	1a0030f4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a0030e4:	4b1a      	ldr	r3, [pc, #104]	; (1a003150 <prvAddCurrentTaskToDelayedList+0xb4>)
1a0030e6:	681b      	ldr	r3, [r3, #0]
1a0030e8:	3304      	adds	r3, #4
1a0030ea:	4619      	mov	r1, r3
1a0030ec:	481a      	ldr	r0, [pc, #104]	; (1a003158 <prvAddCurrentTaskToDelayedList+0xbc>)
1a0030ee:	f000 f8e2 	bl	1a0032b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
1a0030f2:	e026      	b.n	1a003142 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
1a0030f4:	68fa      	ldr	r2, [r7, #12]
1a0030f6:	687b      	ldr	r3, [r7, #4]
1a0030f8:	4413      	add	r3, r2
1a0030fa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a0030fc:	4b14      	ldr	r3, [pc, #80]	; (1a003150 <prvAddCurrentTaskToDelayedList+0xb4>)
1a0030fe:	681b      	ldr	r3, [r3, #0]
1a003100:	68ba      	ldr	r2, [r7, #8]
1a003102:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
1a003104:	68ba      	ldr	r2, [r7, #8]
1a003106:	68fb      	ldr	r3, [r7, #12]
1a003108:	429a      	cmp	r2, r3
1a00310a:	d209      	bcs.n	1a003120 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a00310c:	4b13      	ldr	r3, [pc, #76]	; (1a00315c <prvAddCurrentTaskToDelayedList+0xc0>)
1a00310e:	681a      	ldr	r2, [r3, #0]
1a003110:	4b0f      	ldr	r3, [pc, #60]	; (1a003150 <prvAddCurrentTaskToDelayedList+0xb4>)
1a003112:	681b      	ldr	r3, [r3, #0]
1a003114:	3304      	adds	r3, #4
1a003116:	4619      	mov	r1, r3
1a003118:	4610      	mov	r0, r2
1a00311a:	f000 f8f0 	bl	1a0032fe <vListInsert>
}
1a00311e:	e010      	b.n	1a003142 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a003120:	4b0f      	ldr	r3, [pc, #60]	; (1a003160 <prvAddCurrentTaskToDelayedList+0xc4>)
1a003122:	681a      	ldr	r2, [r3, #0]
1a003124:	4b0a      	ldr	r3, [pc, #40]	; (1a003150 <prvAddCurrentTaskToDelayedList+0xb4>)
1a003126:	681b      	ldr	r3, [r3, #0]
1a003128:	3304      	adds	r3, #4
1a00312a:	4619      	mov	r1, r3
1a00312c:	4610      	mov	r0, r2
1a00312e:	f000 f8e6 	bl	1a0032fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
1a003132:	4b0c      	ldr	r3, [pc, #48]	; (1a003164 <prvAddCurrentTaskToDelayedList+0xc8>)
1a003134:	681b      	ldr	r3, [r3, #0]
1a003136:	68ba      	ldr	r2, [r7, #8]
1a003138:	429a      	cmp	r2, r3
1a00313a:	d202      	bcs.n	1a003142 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
1a00313c:	4a09      	ldr	r2, [pc, #36]	; (1a003164 <prvAddCurrentTaskToDelayedList+0xc8>)
1a00313e:	68bb      	ldr	r3, [r7, #8]
1a003140:	6013      	str	r3, [r2, #0]
}
1a003142:	bf00      	nop
1a003144:	3710      	adds	r7, #16
1a003146:	46bd      	mov	sp, r7
1a003148:	bd80      	pop	{r7, pc}
1a00314a:	bf00      	nop
1a00314c:	10002c88 	.word	0x10002c88
1a003150:	10002b84 	.word	0x10002b84
1a003154:	10002c8c 	.word	0x10002c8c
1a003158:	10002c70 	.word	0x10002c70
1a00315c:	10002c40 	.word	0x10002c40
1a003160:	10002c3c 	.word	0x10002c3c
1a003164:	10002ca4 	.word	0x10002ca4

1a003168 <vAssertCalled>:
#include <task.h>

#define WEAK __attribute__ ((weak))

WEAK void vAssertCalled( uint32_t ulLine, const char * const pcFile )
{
1a003168:	b580      	push	{r7, lr}
1a00316a:	b086      	sub	sp, #24
1a00316c:	af00      	add	r7, sp, #0
1a00316e:	6078      	str	r0, [r7, #4]
1a003170:	6039      	str	r1, [r7, #0]
// The following two variables are just to ensure the parameters are not
// optimised away and therefore unavailable when viewed in the debugger.
   volatile uint32_t ulLineNumber = ulLine, ulSetNonZeroInDebuggerToReturn = 0;
1a003172:	687b      	ldr	r3, [r7, #4]
1a003174:	613b      	str	r3, [r7, #16]
1a003176:	2300      	movs	r3, #0
1a003178:	60fb      	str	r3, [r7, #12]
   volatile const char * const pcFileName = pcFile;
1a00317a:	683b      	ldr	r3, [r7, #0]
1a00317c:	617b      	str	r3, [r7, #20]

   taskENTER_CRITICAL();
1a00317e:	f001 fb05 	bl	1a00478c <vPortEnterCritical>
   {
      printf( "\r\nvAssertCalled()\r\n   LLine Number = %d\r\n   File Name = %s\r\n\r\n",
1a003182:	693b      	ldr	r3, [r7, #16]
1a003184:	697a      	ldr	r2, [r7, #20]
1a003186:	4619      	mov	r1, r3
1a003188:	4806      	ldr	r0, [pc, #24]	; (1a0031a4 <vAssertCalled+0x3c>)
1a00318a:	f005 fce9 	bl	1a008b60 <printf>
              ulLineNumber, pcFileName ); // @Eric
      while( ulSetNonZeroInDebuggerToReturn == 0 ) {
1a00318e:	bf00      	nop
1a003190:	68fb      	ldr	r3, [r7, #12]
1a003192:	2b00      	cmp	r3, #0
1a003194:	d0fc      	beq.n	1a003190 <vAssertCalled+0x28>
         // If you want to set out of this function in the debugger to see
         // the assert() location then set ulSetNonZeroInDebuggerToReturn to a
         // non-zero value.
      }
   }
   taskEXIT_CRITICAL();
1a003196:	f001 fb27 	bl	1a0047e8 <vPortExitCritical>

//   printf( "Stop in a while(1)\r\n\r\n" ); // @Eric
//   while(1); // @Eric
}
1a00319a:	bf00      	nop
1a00319c:	3718      	adds	r7, #24
1a00319e:	46bd      	mov	sp, r7
1a0031a0:	bd80      	pop	{r7, pc}
1a0031a2:	bf00      	nop
1a0031a4:	1a00ce94 	.word	0x1a00ce94

1a0031a8 <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

WEAK void vApplicationMallocFailedHook( void )
{
1a0031a8:	b580      	push	{r7, lr}
1a0031aa:	af00      	add	r7, sp, #0
   // parts of the demo application.  If heap_1.c, heap_2.c or heap_4.c are used,
   // then the size of the heap available to pvPortMalloc() is defined by
   // configTOTAL_HEAP_SIZE in FreeRTOSConfig.h, and the xPortGetFreeHeapSize()
   // API function can be used to query the size of free heap space that remains.
   // More information is provided in the book text.
   printf( "Application Malloc Failed Hook!\r\n" );
1a0031ac:	4804      	ldr	r0, [pc, #16]	; (1a0031c0 <vApplicationMallocFailedHook+0x18>)
1a0031ae:	f005 fd39 	bl	1a008c24 <puts>
   vAssertCalled( __LINE__, __FILE__ );
1a0031b2:	4904      	ldr	r1, [pc, #16]	; (1a0031c4 <vApplicationMallocFailedHook+0x1c>)
1a0031b4:	202c      	movs	r0, #44	; 0x2c
1a0031b6:	f7ff ffd7 	bl	1a003168 <vAssertCalled>
}
1a0031ba:	bf00      	nop
1a0031bc:	bd80      	pop	{r7, pc}
1a0031be:	bf00      	nop
1a0031c0:	1a00ced4 	.word	0x1a00ced4
1a0031c4:	1a00cef8 	.word	0x1a00cef8

1a0031c8 <vApplicationStackOverflowHook>:
}
#endif /* 0 */
/*-----------------------------------------------------------*/

WEAK void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
1a0031c8:	b580      	push	{r7, lr}
1a0031ca:	b082      	sub	sp, #8
1a0031cc:	af00      	add	r7, sp, #0
1a0031ce:	6078      	str	r0, [r7, #4]
1a0031d0:	6039      	str	r1, [r7, #0]

   // Run time stack overflow checking is performed if
   // configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   // called if a stack overflow is detected. More information is provided in the
   // book text.
   printf( "\r\nApplication Stack Overflow!! on Task: %s\r\n", (char*)pcTaskName );
1a0031d2:	6839      	ldr	r1, [r7, #0]
1a0031d4:	4805      	ldr	r0, [pc, #20]	; (1a0031ec <vApplicationStackOverflowHook+0x24>)
1a0031d6:	f005 fcc3 	bl	1a008b60 <printf>
   vAssertCalled( __LINE__, __FILE__ );
1a0031da:	4905      	ldr	r1, [pc, #20]	; (1a0031f0 <vApplicationStackOverflowHook+0x28>)
1a0031dc:	2050      	movs	r0, #80	; 0x50
1a0031de:	f7ff ffc3 	bl	1a003168 <vAssertCalled>
}
1a0031e2:	bf00      	nop
1a0031e4:	3708      	adds	r7, #8
1a0031e6:	46bd      	mov	sp, r7
1a0031e8:	bd80      	pop	{r7, pc}
1a0031ea:	bf00      	nop
1a0031ec:	1a00cf18 	.word	0x1a00cf18
1a0031f0:	1a00cef8 	.word	0x1a00cef8

1a0031f4 <vApplicationGetIdleTaskMemory>:
implementation of vApplicationGetIdleTaskMemory() to provide the memory that is
used by the Idle task. */
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer,
                                    StackType_t **ppxIdleTaskStackBuffer,
                                    uint32_t *pulIdleTaskStackSize )
{
1a0031f4:	b480      	push	{r7}
1a0031f6:	b085      	sub	sp, #20
1a0031f8:	af00      	add	r7, sp, #0
1a0031fa:	60f8      	str	r0, [r7, #12]
1a0031fc:	60b9      	str	r1, [r7, #8]
1a0031fe:	607a      	str	r2, [r7, #4]
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

    /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
    state will be stored. */
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
1a003200:	68fb      	ldr	r3, [r7, #12]
1a003202:	4a07      	ldr	r2, [pc, #28]	; (1a003220 <vApplicationGetIdleTaskMemory+0x2c>)
1a003204:	601a      	str	r2, [r3, #0]

    /* Pass out the array that will be used as the Idle task's stack. */
    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
1a003206:	68bb      	ldr	r3, [r7, #8]
1a003208:	4a06      	ldr	r2, [pc, #24]	; (1a003224 <vApplicationGetIdleTaskMemory+0x30>)
1a00320a:	601a      	str	r2, [r3, #0]

    /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configMINIMAL_STACK_SIZE is specified in words, not bytes. */
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
1a00320c:	687b      	ldr	r3, [r7, #4]
1a00320e:	225a      	movs	r2, #90	; 0x5a
1a003210:	601a      	str	r2, [r3, #0]
}
1a003212:	bf00      	nop
1a003214:	3714      	adds	r7, #20
1a003216:	46bd      	mov	sp, r7
1a003218:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00321c:	4770      	bx	lr
1a00321e:	bf00      	nop
1a003220:	10002cb0 	.word	0x10002cb0
1a003224:	10002d10 	.word	0x10002d10

1a003228 <vApplicationGetTimerTaskMemory>:
application must provide an implementation of vApplicationGetTimerTaskMemory()
to provide the memory that is used by the Timer service task. */
void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer,
                                     StackType_t **ppxTimerTaskStackBuffer,
                                     uint32_t *pulTimerTaskStackSize )
{
1a003228:	b480      	push	{r7}
1a00322a:	b085      	sub	sp, #20
1a00322c:	af00      	add	r7, sp, #0
1a00322e:	60f8      	str	r0, [r7, #12]
1a003230:	60b9      	str	r1, [r7, #8]
1a003232:	607a      	str	r2, [r7, #4]
static StaticTask_t xTimerTaskTCB;
static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

    /* Pass out a pointer to the StaticTask_t structure in which the Timer
    task's state will be stored. */
    *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
1a003234:	68fb      	ldr	r3, [r7, #12]
1a003236:	4a07      	ldr	r2, [pc, #28]	; (1a003254 <vApplicationGetTimerTaskMemory+0x2c>)
1a003238:	601a      	str	r2, [r3, #0]

    /* Pass out the array that will be used as the Timer task's stack. */
    *ppxTimerTaskStackBuffer = uxTimerTaskStack;
1a00323a:	68bb      	ldr	r3, [r7, #8]
1a00323c:	4a06      	ldr	r2, [pc, #24]	; (1a003258 <vApplicationGetTimerTaskMemory+0x30>)
1a00323e:	601a      	str	r2, [r3, #0]

    /* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configTIMER_TASK_STACK_DEPTH is specified in words, not bytes. */
    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
1a003240:	687b      	ldr	r3, [r7, #4]
1a003242:	f44f 72b4 	mov.w	r2, #360	; 0x168
1a003246:	601a      	str	r2, [r3, #0]
1a003248:	bf00      	nop
1a00324a:	3714      	adds	r7, #20
1a00324c:	46bd      	mov	sp, r7
1a00324e:	f85d 7b04 	ldr.w	r7, [sp], #4
1a003252:	4770      	bx	lr
1a003254:	10002e78 	.word	0x10002e78
1a003258:	10002ed8 	.word	0x10002ed8

1a00325c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
1a00325c:	b480      	push	{r7}
1a00325e:	b083      	sub	sp, #12
1a003260:	af00      	add	r7, sp, #0
1a003262:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a003264:	687b      	ldr	r3, [r7, #4]
1a003266:	f103 0208 	add.w	r2, r3, #8
1a00326a:	687b      	ldr	r3, [r7, #4]
1a00326c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a00326e:	687b      	ldr	r3, [r7, #4]
1a003270:	f04f 32ff 	mov.w	r2, #4294967295
1a003274:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a003276:	687b      	ldr	r3, [r7, #4]
1a003278:	f103 0208 	add.w	r2, r3, #8
1a00327c:	687b      	ldr	r3, [r7, #4]
1a00327e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a003280:	687b      	ldr	r3, [r7, #4]
1a003282:	f103 0208 	add.w	r2, r3, #8
1a003286:	687b      	ldr	r3, [r7, #4]
1a003288:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a00328a:	687b      	ldr	r3, [r7, #4]
1a00328c:	2200      	movs	r2, #0
1a00328e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
1a003290:	bf00      	nop
1a003292:	370c      	adds	r7, #12
1a003294:	46bd      	mov	sp, r7
1a003296:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00329a:	4770      	bx	lr

1a00329c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
1a00329c:	b480      	push	{r7}
1a00329e:	b083      	sub	sp, #12
1a0032a0:	af00      	add	r7, sp, #0
1a0032a2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a0032a4:	687b      	ldr	r3, [r7, #4]
1a0032a6:	2200      	movs	r2, #0
1a0032a8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
1a0032aa:	bf00      	nop
1a0032ac:	370c      	adds	r7, #12
1a0032ae:	46bd      	mov	sp, r7
1a0032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0032b4:	4770      	bx	lr

1a0032b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a0032b6:	b480      	push	{r7}
1a0032b8:	b085      	sub	sp, #20
1a0032ba:	af00      	add	r7, sp, #0
1a0032bc:	6078      	str	r0, [r7, #4]
1a0032be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
1a0032c0:	687b      	ldr	r3, [r7, #4]
1a0032c2:	685b      	ldr	r3, [r3, #4]
1a0032c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a0032c6:	683b      	ldr	r3, [r7, #0]
1a0032c8:	68fa      	ldr	r2, [r7, #12]
1a0032ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a0032cc:	68fb      	ldr	r3, [r7, #12]
1a0032ce:	689a      	ldr	r2, [r3, #8]
1a0032d0:	683b      	ldr	r3, [r7, #0]
1a0032d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a0032d4:	68fb      	ldr	r3, [r7, #12]
1a0032d6:	689b      	ldr	r3, [r3, #8]
1a0032d8:	683a      	ldr	r2, [r7, #0]
1a0032da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a0032dc:	68fb      	ldr	r3, [r7, #12]
1a0032de:	683a      	ldr	r2, [r7, #0]
1a0032e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a0032e2:	683b      	ldr	r3, [r7, #0]
1a0032e4:	687a      	ldr	r2, [r7, #4]
1a0032e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
1a0032e8:	687b      	ldr	r3, [r7, #4]
1a0032ea:	681b      	ldr	r3, [r3, #0]
1a0032ec:	1c5a      	adds	r2, r3, #1
1a0032ee:	687b      	ldr	r3, [r7, #4]
1a0032f0:	601a      	str	r2, [r3, #0]
}
1a0032f2:	bf00      	nop
1a0032f4:	3714      	adds	r7, #20
1a0032f6:	46bd      	mov	sp, r7
1a0032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0032fc:	4770      	bx	lr

1a0032fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a0032fe:	b480      	push	{r7}
1a003300:	b085      	sub	sp, #20
1a003302:	af00      	add	r7, sp, #0
1a003304:	6078      	str	r0, [r7, #4]
1a003306:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a003308:	683b      	ldr	r3, [r7, #0]
1a00330a:	681b      	ldr	r3, [r3, #0]
1a00330c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a00330e:	68bb      	ldr	r3, [r7, #8]
1a003310:	f1b3 3fff 	cmp.w	r3, #4294967295
1a003314:	d103      	bne.n	1a00331e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
1a003316:	687b      	ldr	r3, [r7, #4]
1a003318:	691b      	ldr	r3, [r3, #16]
1a00331a:	60fb      	str	r3, [r7, #12]
1a00331c:	e00c      	b.n	1a003338 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a00331e:	687b      	ldr	r3, [r7, #4]
1a003320:	3308      	adds	r3, #8
1a003322:	60fb      	str	r3, [r7, #12]
1a003324:	e002      	b.n	1a00332c <vListInsert+0x2e>
1a003326:	68fb      	ldr	r3, [r7, #12]
1a003328:	685b      	ldr	r3, [r3, #4]
1a00332a:	60fb      	str	r3, [r7, #12]
1a00332c:	68fb      	ldr	r3, [r7, #12]
1a00332e:	685b      	ldr	r3, [r3, #4]
1a003330:	681b      	ldr	r3, [r3, #0]
1a003332:	68ba      	ldr	r2, [r7, #8]
1a003334:	429a      	cmp	r2, r3
1a003336:	d2f6      	bcs.n	1a003326 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a003338:	68fb      	ldr	r3, [r7, #12]
1a00333a:	685a      	ldr	r2, [r3, #4]
1a00333c:	683b      	ldr	r3, [r7, #0]
1a00333e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a003340:	683b      	ldr	r3, [r7, #0]
1a003342:	685b      	ldr	r3, [r3, #4]
1a003344:	683a      	ldr	r2, [r7, #0]
1a003346:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a003348:	683b      	ldr	r3, [r7, #0]
1a00334a:	68fa      	ldr	r2, [r7, #12]
1a00334c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
1a00334e:	68fb      	ldr	r3, [r7, #12]
1a003350:	683a      	ldr	r2, [r7, #0]
1a003352:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a003354:	683b      	ldr	r3, [r7, #0]
1a003356:	687a      	ldr	r2, [r7, #4]
1a003358:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
1a00335a:	687b      	ldr	r3, [r7, #4]
1a00335c:	681b      	ldr	r3, [r3, #0]
1a00335e:	1c5a      	adds	r2, r3, #1
1a003360:	687b      	ldr	r3, [r7, #4]
1a003362:	601a      	str	r2, [r3, #0]
}
1a003364:	bf00      	nop
1a003366:	3714      	adds	r7, #20
1a003368:	46bd      	mov	sp, r7
1a00336a:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00336e:	4770      	bx	lr

1a003370 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
1a003370:	b480      	push	{r7}
1a003372:	b085      	sub	sp, #20
1a003374:	af00      	add	r7, sp, #0
1a003376:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a003378:	687b      	ldr	r3, [r7, #4]
1a00337a:	691b      	ldr	r3, [r3, #16]
1a00337c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a00337e:	687b      	ldr	r3, [r7, #4]
1a003380:	685b      	ldr	r3, [r3, #4]
1a003382:	687a      	ldr	r2, [r7, #4]
1a003384:	6892      	ldr	r2, [r2, #8]
1a003386:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a003388:	687b      	ldr	r3, [r7, #4]
1a00338a:	689b      	ldr	r3, [r3, #8]
1a00338c:	687a      	ldr	r2, [r7, #4]
1a00338e:	6852      	ldr	r2, [r2, #4]
1a003390:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a003392:	68fb      	ldr	r3, [r7, #12]
1a003394:	685b      	ldr	r3, [r3, #4]
1a003396:	687a      	ldr	r2, [r7, #4]
1a003398:	429a      	cmp	r2, r3
1a00339a:	d103      	bne.n	1a0033a4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a00339c:	687b      	ldr	r3, [r7, #4]
1a00339e:	689a      	ldr	r2, [r3, #8]
1a0033a0:	68fb      	ldr	r3, [r7, #12]
1a0033a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a0033a4:	687b      	ldr	r3, [r7, #4]
1a0033a6:	2200      	movs	r2, #0
1a0033a8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
1a0033aa:	68fb      	ldr	r3, [r7, #12]
1a0033ac:	681b      	ldr	r3, [r3, #0]
1a0033ae:	1e5a      	subs	r2, r3, #1
1a0033b0:	68fb      	ldr	r3, [r7, #12]
1a0033b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a0033b4:	68fb      	ldr	r3, [r7, #12]
1a0033b6:	681b      	ldr	r3, [r3, #0]
}
1a0033b8:	4618      	mov	r0, r3
1a0033ba:	3714      	adds	r7, #20
1a0033bc:	46bd      	mov	sp, r7
1a0033be:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0033c2:	4770      	bx	lr

1a0033c4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
1a0033c4:	b580      	push	{r7, lr}
1a0033c6:	b084      	sub	sp, #16
1a0033c8:	af00      	add	r7, sp, #0
1a0033ca:	6078      	str	r0, [r7, #4]
1a0033cc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
1a0033ce:	687b      	ldr	r3, [r7, #4]
1a0033d0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
1a0033d2:	68fb      	ldr	r3, [r7, #12]
1a0033d4:	2b00      	cmp	r3, #0
1a0033d6:	d109      	bne.n	1a0033ec <xQueueGenericReset+0x28>
1a0033d8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0033dc:	f383 8811 	msr	BASEPRI, r3
1a0033e0:	f3bf 8f6f 	isb	sy
1a0033e4:	f3bf 8f4f 	dsb	sy
1a0033e8:	60bb      	str	r3, [r7, #8]
1a0033ea:	e7fe      	b.n	1a0033ea <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
1a0033ec:	f001 f9ce 	bl	1a00478c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a0033f0:	68fb      	ldr	r3, [r7, #12]
1a0033f2:	681a      	ldr	r2, [r3, #0]
1a0033f4:	68fb      	ldr	r3, [r7, #12]
1a0033f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
1a0033f8:	68f9      	ldr	r1, [r7, #12]
1a0033fa:	6c09      	ldr	r1, [r1, #64]	; 0x40
1a0033fc:	fb01 f303 	mul.w	r3, r1, r3
1a003400:	441a      	add	r2, r3
1a003402:	68fb      	ldr	r3, [r7, #12]
1a003404:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a003406:	68fb      	ldr	r3, [r7, #12]
1a003408:	2200      	movs	r2, #0
1a00340a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a00340c:	68fb      	ldr	r3, [r7, #12]
1a00340e:	681a      	ldr	r2, [r3, #0]
1a003410:	68fb      	ldr	r3, [r7, #12]
1a003412:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a003414:	68fb      	ldr	r3, [r7, #12]
1a003416:	681a      	ldr	r2, [r3, #0]
1a003418:	68fb      	ldr	r3, [r7, #12]
1a00341a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
1a00341c:	3b01      	subs	r3, #1
1a00341e:	68f9      	ldr	r1, [r7, #12]
1a003420:	6c09      	ldr	r1, [r1, #64]	; 0x40
1a003422:	fb01 f303 	mul.w	r3, r1, r3
1a003426:	441a      	add	r2, r3
1a003428:	68fb      	ldr	r3, [r7, #12]
1a00342a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a00342c:	68fb      	ldr	r3, [r7, #12]
1a00342e:	22ff      	movs	r2, #255	; 0xff
1a003430:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a003434:	68fb      	ldr	r3, [r7, #12]
1a003436:	22ff      	movs	r2, #255	; 0xff
1a003438:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
1a00343c:	683b      	ldr	r3, [r7, #0]
1a00343e:	2b00      	cmp	r3, #0
1a003440:	d114      	bne.n	1a00346c <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a003442:	68fb      	ldr	r3, [r7, #12]
1a003444:	691b      	ldr	r3, [r3, #16]
1a003446:	2b00      	cmp	r3, #0
1a003448:	d01a      	beq.n	1a003480 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a00344a:	68fb      	ldr	r3, [r7, #12]
1a00344c:	3310      	adds	r3, #16
1a00344e:	4618      	mov	r0, r3
1a003450:	f7ff fa8e 	bl	1a002970 <xTaskRemoveFromEventList>
1a003454:	4603      	mov	r3, r0
1a003456:	2b00      	cmp	r3, #0
1a003458:	d012      	beq.n	1a003480 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
1a00345a:	4b0d      	ldr	r3, [pc, #52]	; (1a003490 <xQueueGenericReset+0xcc>)
1a00345c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a003460:	601a      	str	r2, [r3, #0]
1a003462:	f3bf 8f4f 	dsb	sy
1a003466:	f3bf 8f6f 	isb	sy
1a00346a:	e009      	b.n	1a003480 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a00346c:	68fb      	ldr	r3, [r7, #12]
1a00346e:	3310      	adds	r3, #16
1a003470:	4618      	mov	r0, r3
1a003472:	f7ff fef3 	bl	1a00325c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a003476:	68fb      	ldr	r3, [r7, #12]
1a003478:	3324      	adds	r3, #36	; 0x24
1a00347a:	4618      	mov	r0, r3
1a00347c:	f7ff feee 	bl	1a00325c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
1a003480:	f001 f9b2 	bl	1a0047e8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
1a003484:	2301      	movs	r3, #1
}
1a003486:	4618      	mov	r0, r3
1a003488:	3710      	adds	r7, #16
1a00348a:	46bd      	mov	sp, r7
1a00348c:	bd80      	pop	{r7, pc}
1a00348e:	bf00      	nop
1a003490:	e000ed04 	.word	0xe000ed04

1a003494 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
1a003494:	b580      	push	{r7, lr}
1a003496:	b08e      	sub	sp, #56	; 0x38
1a003498:	af02      	add	r7, sp, #8
1a00349a:	60f8      	str	r0, [r7, #12]
1a00349c:	60b9      	str	r1, [r7, #8]
1a00349e:	607a      	str	r2, [r7, #4]
1a0034a0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a0034a2:	68fb      	ldr	r3, [r7, #12]
1a0034a4:	2b00      	cmp	r3, #0
1a0034a6:	d109      	bne.n	1a0034bc <xQueueGenericCreateStatic+0x28>
1a0034a8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0034ac:	f383 8811 	msr	BASEPRI, r3
1a0034b0:	f3bf 8f6f 	isb	sy
1a0034b4:	f3bf 8f4f 	dsb	sy
1a0034b8:	62bb      	str	r3, [r7, #40]	; 0x28
1a0034ba:	e7fe      	b.n	1a0034ba <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
1a0034bc:	683b      	ldr	r3, [r7, #0]
1a0034be:	2b00      	cmp	r3, #0
1a0034c0:	d109      	bne.n	1a0034d6 <xQueueGenericCreateStatic+0x42>
1a0034c2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0034c6:	f383 8811 	msr	BASEPRI, r3
1a0034ca:	f3bf 8f6f 	isb	sy
1a0034ce:	f3bf 8f4f 	dsb	sy
1a0034d2:	627b      	str	r3, [r7, #36]	; 0x24
1a0034d4:	e7fe      	b.n	1a0034d4 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
1a0034d6:	687b      	ldr	r3, [r7, #4]
1a0034d8:	2b00      	cmp	r3, #0
1a0034da:	d002      	beq.n	1a0034e2 <xQueueGenericCreateStatic+0x4e>
1a0034dc:	68bb      	ldr	r3, [r7, #8]
1a0034de:	2b00      	cmp	r3, #0
1a0034e0:	d001      	beq.n	1a0034e6 <xQueueGenericCreateStatic+0x52>
1a0034e2:	2301      	movs	r3, #1
1a0034e4:	e000      	b.n	1a0034e8 <xQueueGenericCreateStatic+0x54>
1a0034e6:	2300      	movs	r3, #0
1a0034e8:	2b00      	cmp	r3, #0
1a0034ea:	d109      	bne.n	1a003500 <xQueueGenericCreateStatic+0x6c>
1a0034ec:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0034f0:	f383 8811 	msr	BASEPRI, r3
1a0034f4:	f3bf 8f6f 	isb	sy
1a0034f8:	f3bf 8f4f 	dsb	sy
1a0034fc:	623b      	str	r3, [r7, #32]
1a0034fe:	e7fe      	b.n	1a0034fe <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a003500:	687b      	ldr	r3, [r7, #4]
1a003502:	2b00      	cmp	r3, #0
1a003504:	d102      	bne.n	1a00350c <xQueueGenericCreateStatic+0x78>
1a003506:	68bb      	ldr	r3, [r7, #8]
1a003508:	2b00      	cmp	r3, #0
1a00350a:	d101      	bne.n	1a003510 <xQueueGenericCreateStatic+0x7c>
1a00350c:	2301      	movs	r3, #1
1a00350e:	e000      	b.n	1a003512 <xQueueGenericCreateStatic+0x7e>
1a003510:	2300      	movs	r3, #0
1a003512:	2b00      	cmp	r3, #0
1a003514:	d109      	bne.n	1a00352a <xQueueGenericCreateStatic+0x96>
1a003516:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00351a:	f383 8811 	msr	BASEPRI, r3
1a00351e:	f3bf 8f6f 	isb	sy
1a003522:	f3bf 8f4f 	dsb	sy
1a003526:	61fb      	str	r3, [r7, #28]
1a003528:	e7fe      	b.n	1a003528 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
1a00352a:	2350      	movs	r3, #80	; 0x50
1a00352c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
1a00352e:	697b      	ldr	r3, [r7, #20]
1a003530:	2b50      	cmp	r3, #80	; 0x50
1a003532:	d009      	beq.n	1a003548 <xQueueGenericCreateStatic+0xb4>
1a003534:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003538:	f383 8811 	msr	BASEPRI, r3
1a00353c:	f3bf 8f6f 	isb	sy
1a003540:	f3bf 8f4f 	dsb	sy
1a003544:	61bb      	str	r3, [r7, #24]
1a003546:	e7fe      	b.n	1a003546 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
1a003548:	683b      	ldr	r3, [r7, #0]
1a00354a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
1a00354c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a00354e:	2b00      	cmp	r3, #0
1a003550:	d00d      	beq.n	1a00356e <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
1a003552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003554:	2201      	movs	r2, #1
1a003556:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a00355a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
1a00355e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003560:	9300      	str	r3, [sp, #0]
1a003562:	4613      	mov	r3, r2
1a003564:	687a      	ldr	r2, [r7, #4]
1a003566:	68b9      	ldr	r1, [r7, #8]
1a003568:	68f8      	ldr	r0, [r7, #12]
1a00356a:	f000 f842 	bl	1a0035f2 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
1a00356e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
1a003570:	4618      	mov	r0, r3
1a003572:	3730      	adds	r7, #48	; 0x30
1a003574:	46bd      	mov	sp, r7
1a003576:	bd80      	pop	{r7, pc}

1a003578 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
1a003578:	b580      	push	{r7, lr}
1a00357a:	b08a      	sub	sp, #40	; 0x28
1a00357c:	af02      	add	r7, sp, #8
1a00357e:	60f8      	str	r0, [r7, #12]
1a003580:	60b9      	str	r1, [r7, #8]
1a003582:	4613      	mov	r3, r2
1a003584:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a003586:	68fb      	ldr	r3, [r7, #12]
1a003588:	2b00      	cmp	r3, #0
1a00358a:	d109      	bne.n	1a0035a0 <xQueueGenericCreate+0x28>
1a00358c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003590:	f383 8811 	msr	BASEPRI, r3
1a003594:	f3bf 8f6f 	isb	sy
1a003598:	f3bf 8f4f 	dsb	sy
1a00359c:	613b      	str	r3, [r7, #16]
1a00359e:	e7fe      	b.n	1a00359e <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
1a0035a0:	68bb      	ldr	r3, [r7, #8]
1a0035a2:	2b00      	cmp	r3, #0
1a0035a4:	d102      	bne.n	1a0035ac <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
1a0035a6:	2300      	movs	r3, #0
1a0035a8:	61fb      	str	r3, [r7, #28]
1a0035aa:	e004      	b.n	1a0035b6 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0035ac:	68fb      	ldr	r3, [r7, #12]
1a0035ae:	68ba      	ldr	r2, [r7, #8]
1a0035b0:	fb02 f303 	mul.w	r3, r2, r3
1a0035b4:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
1a0035b6:	69fb      	ldr	r3, [r7, #28]
1a0035b8:	3350      	adds	r3, #80	; 0x50
1a0035ba:	4618      	mov	r0, r3
1a0035bc:	f7fd ffa6 	bl	1a00150c <pvPortMalloc>
1a0035c0:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
1a0035c2:	69bb      	ldr	r3, [r7, #24]
1a0035c4:	2b00      	cmp	r3, #0
1a0035c6:	d00f      	beq.n	1a0035e8 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
1a0035c8:	69bb      	ldr	r3, [r7, #24]
1a0035ca:	3350      	adds	r3, #80	; 0x50
1a0035cc:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
1a0035ce:	69bb      	ldr	r3, [r7, #24]
1a0035d0:	2200      	movs	r2, #0
1a0035d2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a0035d6:	79fa      	ldrb	r2, [r7, #7]
1a0035d8:	69bb      	ldr	r3, [r7, #24]
1a0035da:	9300      	str	r3, [sp, #0]
1a0035dc:	4613      	mov	r3, r2
1a0035de:	697a      	ldr	r2, [r7, #20]
1a0035e0:	68b9      	ldr	r1, [r7, #8]
1a0035e2:	68f8      	ldr	r0, [r7, #12]
1a0035e4:	f000 f805 	bl	1a0035f2 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
1a0035e8:	69bb      	ldr	r3, [r7, #24]
	}
1a0035ea:	4618      	mov	r0, r3
1a0035ec:	3720      	adds	r7, #32
1a0035ee:	46bd      	mov	sp, r7
1a0035f0:	bd80      	pop	{r7, pc}

1a0035f2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
1a0035f2:	b580      	push	{r7, lr}
1a0035f4:	b084      	sub	sp, #16
1a0035f6:	af00      	add	r7, sp, #0
1a0035f8:	60f8      	str	r0, [r7, #12]
1a0035fa:	60b9      	str	r1, [r7, #8]
1a0035fc:	607a      	str	r2, [r7, #4]
1a0035fe:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
1a003600:	68bb      	ldr	r3, [r7, #8]
1a003602:	2b00      	cmp	r3, #0
1a003604:	d103      	bne.n	1a00360e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a003606:	69bb      	ldr	r3, [r7, #24]
1a003608:	69ba      	ldr	r2, [r7, #24]
1a00360a:	601a      	str	r2, [r3, #0]
1a00360c:	e002      	b.n	1a003614 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a00360e:	69bb      	ldr	r3, [r7, #24]
1a003610:	687a      	ldr	r2, [r7, #4]
1a003612:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
1a003614:	69bb      	ldr	r3, [r7, #24]
1a003616:	68fa      	ldr	r2, [r7, #12]
1a003618:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a00361a:	69bb      	ldr	r3, [r7, #24]
1a00361c:	68ba      	ldr	r2, [r7, #8]
1a00361e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a003620:	2101      	movs	r1, #1
1a003622:	69b8      	ldr	r0, [r7, #24]
1a003624:	f7ff fece 	bl	1a0033c4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
1a003628:	69bb      	ldr	r3, [r7, #24]
1a00362a:	78fa      	ldrb	r2, [r7, #3]
1a00362c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
1a003630:	bf00      	nop
1a003632:	3710      	adds	r7, #16
1a003634:	46bd      	mov	sp, r7
1a003636:	bd80      	pop	{r7, pc}

1a003638 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
1a003638:	b580      	push	{r7, lr}
1a00363a:	b082      	sub	sp, #8
1a00363c:	af00      	add	r7, sp, #0
1a00363e:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
1a003640:	687b      	ldr	r3, [r7, #4]
1a003642:	2b00      	cmp	r3, #0
1a003644:	d00e      	beq.n	1a003664 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
1a003646:	687b      	ldr	r3, [r7, #4]
1a003648:	2200      	movs	r2, #0
1a00364a:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
1a00364c:	687b      	ldr	r3, [r7, #4]
1a00364e:	2200      	movs	r2, #0
1a003650:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
1a003652:	687b      	ldr	r3, [r7, #4]
1a003654:	2200      	movs	r2, #0
1a003656:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
1a003658:	2300      	movs	r3, #0
1a00365a:	2200      	movs	r2, #0
1a00365c:	2100      	movs	r1, #0
1a00365e:	6878      	ldr	r0, [r7, #4]
1a003660:	f000 f81c 	bl	1a00369c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
1a003664:	bf00      	nop
1a003666:	3708      	adds	r7, #8
1a003668:	46bd      	mov	sp, r7
1a00366a:	bd80      	pop	{r7, pc}

1a00366c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
1a00366c:	b580      	push	{r7, lr}
1a00366e:	b086      	sub	sp, #24
1a003670:	af00      	add	r7, sp, #0
1a003672:	4603      	mov	r3, r0
1a003674:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
1a003676:	2301      	movs	r3, #1
1a003678:	617b      	str	r3, [r7, #20]
1a00367a:	2300      	movs	r3, #0
1a00367c:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
1a00367e:	79fb      	ldrb	r3, [r7, #7]
1a003680:	461a      	mov	r2, r3
1a003682:	6939      	ldr	r1, [r7, #16]
1a003684:	6978      	ldr	r0, [r7, #20]
1a003686:	f7ff ff77 	bl	1a003578 <xQueueGenericCreate>
1a00368a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
1a00368c:	68f8      	ldr	r0, [r7, #12]
1a00368e:	f7ff ffd3 	bl	1a003638 <prvInitialiseMutex>

		return pxNewQueue;
1a003692:	68fb      	ldr	r3, [r7, #12]
	}
1a003694:	4618      	mov	r0, r3
1a003696:	3718      	adds	r7, #24
1a003698:	46bd      	mov	sp, r7
1a00369a:	bd80      	pop	{r7, pc}

1a00369c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
1a00369c:	b580      	push	{r7, lr}
1a00369e:	b08e      	sub	sp, #56	; 0x38
1a0036a0:	af00      	add	r7, sp, #0
1a0036a2:	60f8      	str	r0, [r7, #12]
1a0036a4:	60b9      	str	r1, [r7, #8]
1a0036a6:	607a      	str	r2, [r7, #4]
1a0036a8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
1a0036aa:	2300      	movs	r3, #0
1a0036ac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
1a0036ae:	68fb      	ldr	r3, [r7, #12]
1a0036b0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
1a0036b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0036b4:	2b00      	cmp	r3, #0
1a0036b6:	d109      	bne.n	1a0036cc <xQueueGenericSend+0x30>
1a0036b8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0036bc:	f383 8811 	msr	BASEPRI, r3
1a0036c0:	f3bf 8f6f 	isb	sy
1a0036c4:	f3bf 8f4f 	dsb	sy
1a0036c8:	62bb      	str	r3, [r7, #40]	; 0x28
1a0036ca:	e7fe      	b.n	1a0036ca <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0036cc:	68bb      	ldr	r3, [r7, #8]
1a0036ce:	2b00      	cmp	r3, #0
1a0036d0:	d103      	bne.n	1a0036da <xQueueGenericSend+0x3e>
1a0036d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0036d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a0036d6:	2b00      	cmp	r3, #0
1a0036d8:	d101      	bne.n	1a0036de <xQueueGenericSend+0x42>
1a0036da:	2301      	movs	r3, #1
1a0036dc:	e000      	b.n	1a0036e0 <xQueueGenericSend+0x44>
1a0036de:	2300      	movs	r3, #0
1a0036e0:	2b00      	cmp	r3, #0
1a0036e2:	d109      	bne.n	1a0036f8 <xQueueGenericSend+0x5c>
1a0036e4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0036e8:	f383 8811 	msr	BASEPRI, r3
1a0036ec:	f3bf 8f6f 	isb	sy
1a0036f0:	f3bf 8f4f 	dsb	sy
1a0036f4:	627b      	str	r3, [r7, #36]	; 0x24
1a0036f6:	e7fe      	b.n	1a0036f6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a0036f8:	683b      	ldr	r3, [r7, #0]
1a0036fa:	2b02      	cmp	r3, #2
1a0036fc:	d103      	bne.n	1a003706 <xQueueGenericSend+0x6a>
1a0036fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003700:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
1a003702:	2b01      	cmp	r3, #1
1a003704:	d101      	bne.n	1a00370a <xQueueGenericSend+0x6e>
1a003706:	2301      	movs	r3, #1
1a003708:	e000      	b.n	1a00370c <xQueueGenericSend+0x70>
1a00370a:	2300      	movs	r3, #0
1a00370c:	2b00      	cmp	r3, #0
1a00370e:	d109      	bne.n	1a003724 <xQueueGenericSend+0x88>
1a003710:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003714:	f383 8811 	msr	BASEPRI, r3
1a003718:	f3bf 8f6f 	isb	sy
1a00371c:	f3bf 8f4f 	dsb	sy
1a003720:	623b      	str	r3, [r7, #32]
1a003722:	e7fe      	b.n	1a003722 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a003724:	f7ff fae0 	bl	1a002ce8 <xTaskGetSchedulerState>
1a003728:	4603      	mov	r3, r0
1a00372a:	2b00      	cmp	r3, #0
1a00372c:	d102      	bne.n	1a003734 <xQueueGenericSend+0x98>
1a00372e:	687b      	ldr	r3, [r7, #4]
1a003730:	2b00      	cmp	r3, #0
1a003732:	d101      	bne.n	1a003738 <xQueueGenericSend+0x9c>
1a003734:	2301      	movs	r3, #1
1a003736:	e000      	b.n	1a00373a <xQueueGenericSend+0x9e>
1a003738:	2300      	movs	r3, #0
1a00373a:	2b00      	cmp	r3, #0
1a00373c:	d109      	bne.n	1a003752 <xQueueGenericSend+0xb6>
1a00373e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003742:	f383 8811 	msr	BASEPRI, r3
1a003746:	f3bf 8f6f 	isb	sy
1a00374a:	f3bf 8f4f 	dsb	sy
1a00374e:	61fb      	str	r3, [r7, #28]
1a003750:	e7fe      	b.n	1a003750 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
1a003752:	f001 f81b 	bl	1a00478c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a003756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003758:	6b9a      	ldr	r2, [r3, #56]	; 0x38
1a00375a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a00375c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
1a00375e:	429a      	cmp	r2, r3
1a003760:	d302      	bcc.n	1a003768 <xQueueGenericSend+0xcc>
1a003762:	683b      	ldr	r3, [r7, #0]
1a003764:	2b02      	cmp	r3, #2
1a003766:	d129      	bne.n	1a0037bc <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a003768:	683a      	ldr	r2, [r7, #0]
1a00376a:	68b9      	ldr	r1, [r7, #8]
1a00376c:	6b38      	ldr	r0, [r7, #48]	; 0x30
1a00376e:	f000 fd43 	bl	1a0041f8 <prvCopyDataToQueue>
1a003772:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a003774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1a003778:	2b00      	cmp	r3, #0
1a00377a:	d010      	beq.n	1a00379e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a00377c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a00377e:	3324      	adds	r3, #36	; 0x24
1a003780:	4618      	mov	r0, r3
1a003782:	f7ff f8f5 	bl	1a002970 <xTaskRemoveFromEventList>
1a003786:	4603      	mov	r3, r0
1a003788:	2b00      	cmp	r3, #0
1a00378a:	d013      	beq.n	1a0037b4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
1a00378c:	4b3f      	ldr	r3, [pc, #252]	; (1a00388c <xQueueGenericSend+0x1f0>)
1a00378e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a003792:	601a      	str	r2, [r3, #0]
1a003794:	f3bf 8f4f 	dsb	sy
1a003798:	f3bf 8f6f 	isb	sy
1a00379c:	e00a      	b.n	1a0037b4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
1a00379e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a0037a0:	2b00      	cmp	r3, #0
1a0037a2:	d007      	beq.n	1a0037b4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
1a0037a4:	4b39      	ldr	r3, [pc, #228]	; (1a00388c <xQueueGenericSend+0x1f0>)
1a0037a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0037aa:	601a      	str	r2, [r3, #0]
1a0037ac:	f3bf 8f4f 	dsb	sy
1a0037b0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
1a0037b4:	f001 f818 	bl	1a0047e8 <vPortExitCritical>
				return pdPASS;
1a0037b8:	2301      	movs	r3, #1
1a0037ba:	e063      	b.n	1a003884 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
1a0037bc:	687b      	ldr	r3, [r7, #4]
1a0037be:	2b00      	cmp	r3, #0
1a0037c0:	d103      	bne.n	1a0037ca <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
1a0037c2:	f001 f811 	bl	1a0047e8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
1a0037c6:	2300      	movs	r3, #0
1a0037c8:	e05c      	b.n	1a003884 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
1a0037ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1a0037cc:	2b00      	cmp	r3, #0
1a0037ce:	d106      	bne.n	1a0037de <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
1a0037d0:	f107 0314 	add.w	r3, r7, #20
1a0037d4:	4618      	mov	r0, r3
1a0037d6:	f7ff f92d 	bl	1a002a34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a0037da:	2301      	movs	r3, #1
1a0037dc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
1a0037de:	f001 f803 	bl	1a0047e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
1a0037e2:	f7fe fe6f 	bl	1a0024c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a0037e6:	f000 ffd1 	bl	1a00478c <vPortEnterCritical>
1a0037ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0037ec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
1a0037f0:	b25b      	sxtb	r3, r3
1a0037f2:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0037f6:	d103      	bne.n	1a003800 <xQueueGenericSend+0x164>
1a0037f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0037fa:	2200      	movs	r2, #0
1a0037fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
1a003800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003802:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
1a003806:	b25b      	sxtb	r3, r3
1a003808:	f1b3 3fff 	cmp.w	r3, #4294967295
1a00380c:	d103      	bne.n	1a003816 <xQueueGenericSend+0x17a>
1a00380e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003810:	2200      	movs	r2, #0
1a003812:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
1a003816:	f000 ffe7 	bl	1a0047e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a00381a:	1d3a      	adds	r2, r7, #4
1a00381c:	f107 0314 	add.w	r3, r7, #20
1a003820:	4611      	mov	r1, r2
1a003822:	4618      	mov	r0, r3
1a003824:	f7ff f91c 	bl	1a002a60 <xTaskCheckForTimeOut>
1a003828:	4603      	mov	r3, r0
1a00382a:	2b00      	cmp	r3, #0
1a00382c:	d124      	bne.n	1a003878 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a00382e:	6b38      	ldr	r0, [r7, #48]	; 0x30
1a003830:	f000 fdda 	bl	1a0043e8 <prvIsQueueFull>
1a003834:	4603      	mov	r3, r0
1a003836:	2b00      	cmp	r3, #0
1a003838:	d018      	beq.n	1a00386c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a00383a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a00383c:	3310      	adds	r3, #16
1a00383e:	687a      	ldr	r2, [r7, #4]
1a003840:	4611      	mov	r1, r2
1a003842:	4618      	mov	r0, r3
1a003844:	f7ff f846 	bl	1a0028d4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
1a003848:	6b38      	ldr	r0, [r7, #48]	; 0x30
1a00384a:	f000 fd65 	bl	1a004318 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
1a00384e:	f7fe fe47 	bl	1a0024e0 <xTaskResumeAll>
1a003852:	4603      	mov	r3, r0
1a003854:	2b00      	cmp	r3, #0
1a003856:	f47f af7c 	bne.w	1a003752 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
1a00385a:	4b0c      	ldr	r3, [pc, #48]	; (1a00388c <xQueueGenericSend+0x1f0>)
1a00385c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a003860:	601a      	str	r2, [r3, #0]
1a003862:	f3bf 8f4f 	dsb	sy
1a003866:	f3bf 8f6f 	isb	sy
1a00386a:	e772      	b.n	1a003752 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
1a00386c:	6b38      	ldr	r0, [r7, #48]	; 0x30
1a00386e:	f000 fd53 	bl	1a004318 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a003872:	f7fe fe35 	bl	1a0024e0 <xTaskResumeAll>
1a003876:	e76c      	b.n	1a003752 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
1a003878:	6b38      	ldr	r0, [r7, #48]	; 0x30
1a00387a:	f000 fd4d 	bl	1a004318 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a00387e:	f7fe fe2f 	bl	1a0024e0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
1a003882:	2300      	movs	r3, #0
		}
	}
}
1a003884:	4618      	mov	r0, r3
1a003886:	3738      	adds	r7, #56	; 0x38
1a003888:	46bd      	mov	sp, r7
1a00388a:	bd80      	pop	{r7, pc}
1a00388c:	e000ed04 	.word	0xe000ed04

1a003890 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
1a003890:	b580      	push	{r7, lr}
1a003892:	b08e      	sub	sp, #56	; 0x38
1a003894:	af00      	add	r7, sp, #0
1a003896:	60f8      	str	r0, [r7, #12]
1a003898:	60b9      	str	r1, [r7, #8]
1a00389a:	607a      	str	r2, [r7, #4]
1a00389c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
1a00389e:	68fb      	ldr	r3, [r7, #12]
1a0038a0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
1a0038a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0038a4:	2b00      	cmp	r3, #0
1a0038a6:	d109      	bne.n	1a0038bc <xQueueGenericSendFromISR+0x2c>
1a0038a8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0038ac:	f383 8811 	msr	BASEPRI, r3
1a0038b0:	f3bf 8f6f 	isb	sy
1a0038b4:	f3bf 8f4f 	dsb	sy
1a0038b8:	627b      	str	r3, [r7, #36]	; 0x24
1a0038ba:	e7fe      	b.n	1a0038ba <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0038bc:	68bb      	ldr	r3, [r7, #8]
1a0038be:	2b00      	cmp	r3, #0
1a0038c0:	d103      	bne.n	1a0038ca <xQueueGenericSendFromISR+0x3a>
1a0038c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0038c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a0038c6:	2b00      	cmp	r3, #0
1a0038c8:	d101      	bne.n	1a0038ce <xQueueGenericSendFromISR+0x3e>
1a0038ca:	2301      	movs	r3, #1
1a0038cc:	e000      	b.n	1a0038d0 <xQueueGenericSendFromISR+0x40>
1a0038ce:	2300      	movs	r3, #0
1a0038d0:	2b00      	cmp	r3, #0
1a0038d2:	d109      	bne.n	1a0038e8 <xQueueGenericSendFromISR+0x58>
1a0038d4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0038d8:	f383 8811 	msr	BASEPRI, r3
1a0038dc:	f3bf 8f6f 	isb	sy
1a0038e0:	f3bf 8f4f 	dsb	sy
1a0038e4:	623b      	str	r3, [r7, #32]
1a0038e6:	e7fe      	b.n	1a0038e6 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a0038e8:	683b      	ldr	r3, [r7, #0]
1a0038ea:	2b02      	cmp	r3, #2
1a0038ec:	d103      	bne.n	1a0038f6 <xQueueGenericSendFromISR+0x66>
1a0038ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0038f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
1a0038f2:	2b01      	cmp	r3, #1
1a0038f4:	d101      	bne.n	1a0038fa <xQueueGenericSendFromISR+0x6a>
1a0038f6:	2301      	movs	r3, #1
1a0038f8:	e000      	b.n	1a0038fc <xQueueGenericSendFromISR+0x6c>
1a0038fa:	2300      	movs	r3, #0
1a0038fc:	2b00      	cmp	r3, #0
1a0038fe:	d109      	bne.n	1a003914 <xQueueGenericSendFromISR+0x84>
1a003900:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003904:	f383 8811 	msr	BASEPRI, r3
1a003908:	f3bf 8f6f 	isb	sy
1a00390c:	f3bf 8f4f 	dsb	sy
1a003910:	61fb      	str	r3, [r7, #28]
1a003912:	e7fe      	b.n	1a003912 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a003914:	f001 f816 	bl	1a004944 <vPortValidateInterruptPriority>
	__asm volatile
1a003918:	f3ef 8211 	mrs	r2, BASEPRI
1a00391c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003920:	f383 8811 	msr	BASEPRI, r3
1a003924:	f3bf 8f6f 	isb	sy
1a003928:	f3bf 8f4f 	dsb	sy
1a00392c:	61ba      	str	r2, [r7, #24]
1a00392e:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
1a003930:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
1a003932:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a003934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003936:	6b9a      	ldr	r2, [r3, #56]	; 0x38
1a003938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a00393a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
1a00393c:	429a      	cmp	r2, r3
1a00393e:	d302      	bcc.n	1a003946 <xQueueGenericSendFromISR+0xb6>
1a003940:	683b      	ldr	r3, [r7, #0]
1a003942:	2b02      	cmp	r3, #2
1a003944:	d12c      	bne.n	1a0039a0 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
1a003946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003948:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
1a00394c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a003950:	683a      	ldr	r2, [r7, #0]
1a003952:	68b9      	ldr	r1, [r7, #8]
1a003954:	6b38      	ldr	r0, [r7, #48]	; 0x30
1a003956:	f000 fc4f 	bl	1a0041f8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
1a00395a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
1a00395e:	f1b3 3fff 	cmp.w	r3, #4294967295
1a003962:	d112      	bne.n	1a00398a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a003964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1a003968:	2b00      	cmp	r3, #0
1a00396a:	d016      	beq.n	1a00399a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a00396c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a00396e:	3324      	adds	r3, #36	; 0x24
1a003970:	4618      	mov	r0, r3
1a003972:	f7fe fffd 	bl	1a002970 <xTaskRemoveFromEventList>
1a003976:	4603      	mov	r3, r0
1a003978:	2b00      	cmp	r3, #0
1a00397a:	d00e      	beq.n	1a00399a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
1a00397c:	687b      	ldr	r3, [r7, #4]
1a00397e:	2b00      	cmp	r3, #0
1a003980:	d00b      	beq.n	1a00399a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
1a003982:	687b      	ldr	r3, [r7, #4]
1a003984:	2201      	movs	r2, #1
1a003986:	601a      	str	r2, [r3, #0]
1a003988:	e007      	b.n	1a00399a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a00398a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
1a00398e:	3301      	adds	r3, #1
1a003990:	b2db      	uxtb	r3, r3
1a003992:	b25a      	sxtb	r2, r3
1a003994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003996:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
1a00399a:	2301      	movs	r3, #1
1a00399c:	637b      	str	r3, [r7, #52]	; 0x34
		{
1a00399e:	e001      	b.n	1a0039a4 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
1a0039a0:	2300      	movs	r3, #0
1a0039a2:	637b      	str	r3, [r7, #52]	; 0x34
1a0039a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a0039a6:	613b      	str	r3, [r7, #16]
	__asm volatile
1a0039a8:	693b      	ldr	r3, [r7, #16]
1a0039aa:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
1a0039ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
1a0039b0:	4618      	mov	r0, r3
1a0039b2:	3738      	adds	r7, #56	; 0x38
1a0039b4:	46bd      	mov	sp, r7
1a0039b6:	bd80      	pop	{r7, pc}

1a0039b8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
1a0039b8:	b580      	push	{r7, lr}
1a0039ba:	b08e      	sub	sp, #56	; 0x38
1a0039bc:	af00      	add	r7, sp, #0
1a0039be:	6078      	str	r0, [r7, #4]
1a0039c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
1a0039c2:	687b      	ldr	r3, [r7, #4]
1a0039c4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
1a0039c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0039c8:	2b00      	cmp	r3, #0
1a0039ca:	d109      	bne.n	1a0039e0 <xQueueGiveFromISR+0x28>
	__asm volatile
1a0039cc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0039d0:	f383 8811 	msr	BASEPRI, r3
1a0039d4:	f3bf 8f6f 	isb	sy
1a0039d8:	f3bf 8f4f 	dsb	sy
1a0039dc:	623b      	str	r3, [r7, #32]
1a0039de:	e7fe      	b.n	1a0039de <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
1a0039e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0039e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a0039e4:	2b00      	cmp	r3, #0
1a0039e6:	d009      	beq.n	1a0039fc <xQueueGiveFromISR+0x44>
1a0039e8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0039ec:	f383 8811 	msr	BASEPRI, r3
1a0039f0:	f3bf 8f6f 	isb	sy
1a0039f4:	f3bf 8f4f 	dsb	sy
1a0039f8:	61fb      	str	r3, [r7, #28]
1a0039fa:	e7fe      	b.n	1a0039fa <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
1a0039fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0039fe:	681b      	ldr	r3, [r3, #0]
1a003a00:	2b00      	cmp	r3, #0
1a003a02:	d103      	bne.n	1a003a0c <xQueueGiveFromISR+0x54>
1a003a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003a06:	685b      	ldr	r3, [r3, #4]
1a003a08:	2b00      	cmp	r3, #0
1a003a0a:	d101      	bne.n	1a003a10 <xQueueGiveFromISR+0x58>
1a003a0c:	2301      	movs	r3, #1
1a003a0e:	e000      	b.n	1a003a12 <xQueueGiveFromISR+0x5a>
1a003a10:	2300      	movs	r3, #0
1a003a12:	2b00      	cmp	r3, #0
1a003a14:	d109      	bne.n	1a003a2a <xQueueGiveFromISR+0x72>
1a003a16:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003a1a:	f383 8811 	msr	BASEPRI, r3
1a003a1e:	f3bf 8f6f 	isb	sy
1a003a22:	f3bf 8f4f 	dsb	sy
1a003a26:	61bb      	str	r3, [r7, #24]
1a003a28:	e7fe      	b.n	1a003a28 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a003a2a:	f000 ff8b 	bl	1a004944 <vPortValidateInterruptPriority>
	__asm volatile
1a003a2e:	f3ef 8211 	mrs	r2, BASEPRI
1a003a32:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003a36:	f383 8811 	msr	BASEPRI, r3
1a003a3a:	f3bf 8f6f 	isb	sy
1a003a3e:	f3bf 8f4f 	dsb	sy
1a003a42:	617a      	str	r2, [r7, #20]
1a003a44:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
1a003a46:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
1a003a48:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a003a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
1a003a4e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
1a003a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003a52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
1a003a54:	6aba      	ldr	r2, [r7, #40]	; 0x28
1a003a56:	429a      	cmp	r2, r3
1a003a58:	d22b      	bcs.n	1a003ab2 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
1a003a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003a5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
1a003a60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a003a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a003a66:	1c5a      	adds	r2, r3, #1
1a003a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003a6a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
1a003a6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
1a003a70:	f1b3 3fff 	cmp.w	r3, #4294967295
1a003a74:	d112      	bne.n	1a003a9c <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a003a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1a003a7a:	2b00      	cmp	r3, #0
1a003a7c:	d016      	beq.n	1a003aac <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a003a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003a80:	3324      	adds	r3, #36	; 0x24
1a003a82:	4618      	mov	r0, r3
1a003a84:	f7fe ff74 	bl	1a002970 <xTaskRemoveFromEventList>
1a003a88:	4603      	mov	r3, r0
1a003a8a:	2b00      	cmp	r3, #0
1a003a8c:	d00e      	beq.n	1a003aac <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
1a003a8e:	683b      	ldr	r3, [r7, #0]
1a003a90:	2b00      	cmp	r3, #0
1a003a92:	d00b      	beq.n	1a003aac <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
1a003a94:	683b      	ldr	r3, [r7, #0]
1a003a96:	2201      	movs	r2, #1
1a003a98:	601a      	str	r2, [r3, #0]
1a003a9a:	e007      	b.n	1a003aac <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a003a9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
1a003aa0:	3301      	adds	r3, #1
1a003aa2:	b2db      	uxtb	r3, r3
1a003aa4:	b25a      	sxtb	r2, r3
1a003aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003aa8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
1a003aac:	2301      	movs	r3, #1
1a003aae:	637b      	str	r3, [r7, #52]	; 0x34
1a003ab0:	e001      	b.n	1a003ab6 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
1a003ab2:	2300      	movs	r3, #0
1a003ab4:	637b      	str	r3, [r7, #52]	; 0x34
1a003ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003ab8:	60fb      	str	r3, [r7, #12]
	__asm volatile
1a003aba:	68fb      	ldr	r3, [r7, #12]
1a003abc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
1a003ac0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
1a003ac2:	4618      	mov	r0, r3
1a003ac4:	3738      	adds	r7, #56	; 0x38
1a003ac6:	46bd      	mov	sp, r7
1a003ac8:	bd80      	pop	{r7, pc}
1a003aca:	Address 0x1a003aca is out of bounds.


1a003acc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
1a003acc:	b580      	push	{r7, lr}
1a003ace:	b08c      	sub	sp, #48	; 0x30
1a003ad0:	af00      	add	r7, sp, #0
1a003ad2:	60f8      	str	r0, [r7, #12]
1a003ad4:	60b9      	str	r1, [r7, #8]
1a003ad6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
1a003ad8:	2300      	movs	r3, #0
1a003ada:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
1a003adc:	68fb      	ldr	r3, [r7, #12]
1a003ade:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
1a003ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a003ae2:	2b00      	cmp	r3, #0
1a003ae4:	d109      	bne.n	1a003afa <xQueueReceive+0x2e>
	__asm volatile
1a003ae6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003aea:	f383 8811 	msr	BASEPRI, r3
1a003aee:	f3bf 8f6f 	isb	sy
1a003af2:	f3bf 8f4f 	dsb	sy
1a003af6:	623b      	str	r3, [r7, #32]
1a003af8:	e7fe      	b.n	1a003af8 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a003afa:	68bb      	ldr	r3, [r7, #8]
1a003afc:	2b00      	cmp	r3, #0
1a003afe:	d103      	bne.n	1a003b08 <xQueueReceive+0x3c>
1a003b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a003b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a003b04:	2b00      	cmp	r3, #0
1a003b06:	d101      	bne.n	1a003b0c <xQueueReceive+0x40>
1a003b08:	2301      	movs	r3, #1
1a003b0a:	e000      	b.n	1a003b0e <xQueueReceive+0x42>
1a003b0c:	2300      	movs	r3, #0
1a003b0e:	2b00      	cmp	r3, #0
1a003b10:	d109      	bne.n	1a003b26 <xQueueReceive+0x5a>
1a003b12:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003b16:	f383 8811 	msr	BASEPRI, r3
1a003b1a:	f3bf 8f6f 	isb	sy
1a003b1e:	f3bf 8f4f 	dsb	sy
1a003b22:	61fb      	str	r3, [r7, #28]
1a003b24:	e7fe      	b.n	1a003b24 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a003b26:	f7ff f8df 	bl	1a002ce8 <xTaskGetSchedulerState>
1a003b2a:	4603      	mov	r3, r0
1a003b2c:	2b00      	cmp	r3, #0
1a003b2e:	d102      	bne.n	1a003b36 <xQueueReceive+0x6a>
1a003b30:	687b      	ldr	r3, [r7, #4]
1a003b32:	2b00      	cmp	r3, #0
1a003b34:	d101      	bne.n	1a003b3a <xQueueReceive+0x6e>
1a003b36:	2301      	movs	r3, #1
1a003b38:	e000      	b.n	1a003b3c <xQueueReceive+0x70>
1a003b3a:	2300      	movs	r3, #0
1a003b3c:	2b00      	cmp	r3, #0
1a003b3e:	d109      	bne.n	1a003b54 <xQueueReceive+0x88>
1a003b40:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003b44:	f383 8811 	msr	BASEPRI, r3
1a003b48:	f3bf 8f6f 	isb	sy
1a003b4c:	f3bf 8f4f 	dsb	sy
1a003b50:	61bb      	str	r3, [r7, #24]
1a003b52:	e7fe      	b.n	1a003b52 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
1a003b54:	f000 fe1a 	bl	1a00478c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a003b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a003b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
1a003b5c:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a003b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a003b60:	2b00      	cmp	r3, #0
1a003b62:	d01f      	beq.n	1a003ba4 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a003b64:	68b9      	ldr	r1, [r7, #8]
1a003b66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
1a003b68:	f000 fbb0 	bl	1a0042cc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a003b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a003b6e:	1e5a      	subs	r2, r3, #1
1a003b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a003b72:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a003b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a003b76:	691b      	ldr	r3, [r3, #16]
1a003b78:	2b00      	cmp	r3, #0
1a003b7a:	d00f      	beq.n	1a003b9c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a003b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a003b7e:	3310      	adds	r3, #16
1a003b80:	4618      	mov	r0, r3
1a003b82:	f7fe fef5 	bl	1a002970 <xTaskRemoveFromEventList>
1a003b86:	4603      	mov	r3, r0
1a003b88:	2b00      	cmp	r3, #0
1a003b8a:	d007      	beq.n	1a003b9c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
1a003b8c:	4b3c      	ldr	r3, [pc, #240]	; (1a003c80 <xQueueReceive+0x1b4>)
1a003b8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a003b92:	601a      	str	r2, [r3, #0]
1a003b94:	f3bf 8f4f 	dsb	sy
1a003b98:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
1a003b9c:	f000 fe24 	bl	1a0047e8 <vPortExitCritical>
				return pdPASS;
1a003ba0:	2301      	movs	r3, #1
1a003ba2:	e069      	b.n	1a003c78 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
1a003ba4:	687b      	ldr	r3, [r7, #4]
1a003ba6:	2b00      	cmp	r3, #0
1a003ba8:	d103      	bne.n	1a003bb2 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
1a003baa:	f000 fe1d 	bl	1a0047e8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
1a003bae:	2300      	movs	r3, #0
1a003bb0:	e062      	b.n	1a003c78 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
1a003bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003bb4:	2b00      	cmp	r3, #0
1a003bb6:	d106      	bne.n	1a003bc6 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
1a003bb8:	f107 0310 	add.w	r3, r7, #16
1a003bbc:	4618      	mov	r0, r3
1a003bbe:	f7fe ff39 	bl	1a002a34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a003bc2:	2301      	movs	r3, #1
1a003bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
1a003bc6:	f000 fe0f 	bl	1a0047e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
1a003bca:	f7fe fc7b 	bl	1a0024c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a003bce:	f000 fddd 	bl	1a00478c <vPortEnterCritical>
1a003bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a003bd4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
1a003bd8:	b25b      	sxtb	r3, r3
1a003bda:	f1b3 3fff 	cmp.w	r3, #4294967295
1a003bde:	d103      	bne.n	1a003be8 <xQueueReceive+0x11c>
1a003be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a003be2:	2200      	movs	r2, #0
1a003be4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
1a003be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a003bea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
1a003bee:	b25b      	sxtb	r3, r3
1a003bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
1a003bf4:	d103      	bne.n	1a003bfe <xQueueReceive+0x132>
1a003bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a003bf8:	2200      	movs	r2, #0
1a003bfa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
1a003bfe:	f000 fdf3 	bl	1a0047e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a003c02:	1d3a      	adds	r2, r7, #4
1a003c04:	f107 0310 	add.w	r3, r7, #16
1a003c08:	4611      	mov	r1, r2
1a003c0a:	4618      	mov	r0, r3
1a003c0c:	f7fe ff28 	bl	1a002a60 <xTaskCheckForTimeOut>
1a003c10:	4603      	mov	r3, r0
1a003c12:	2b00      	cmp	r3, #0
1a003c14:	d123      	bne.n	1a003c5e <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a003c16:	6ab8      	ldr	r0, [r7, #40]	; 0x28
1a003c18:	f000 fbd0 	bl	1a0043bc <prvIsQueueEmpty>
1a003c1c:	4603      	mov	r3, r0
1a003c1e:	2b00      	cmp	r3, #0
1a003c20:	d017      	beq.n	1a003c52 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a003c22:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a003c24:	3324      	adds	r3, #36	; 0x24
1a003c26:	687a      	ldr	r2, [r7, #4]
1a003c28:	4611      	mov	r1, r2
1a003c2a:	4618      	mov	r0, r3
1a003c2c:	f7fe fe52 	bl	1a0028d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a003c30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
1a003c32:	f000 fb71 	bl	1a004318 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a003c36:	f7fe fc53 	bl	1a0024e0 <xTaskResumeAll>
1a003c3a:	4603      	mov	r3, r0
1a003c3c:	2b00      	cmp	r3, #0
1a003c3e:	d189      	bne.n	1a003b54 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
1a003c40:	4b0f      	ldr	r3, [pc, #60]	; (1a003c80 <xQueueReceive+0x1b4>)
1a003c42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a003c46:	601a      	str	r2, [r3, #0]
1a003c48:	f3bf 8f4f 	dsb	sy
1a003c4c:	f3bf 8f6f 	isb	sy
1a003c50:	e780      	b.n	1a003b54 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
1a003c52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
1a003c54:	f000 fb60 	bl	1a004318 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a003c58:	f7fe fc42 	bl	1a0024e0 <xTaskResumeAll>
1a003c5c:	e77a      	b.n	1a003b54 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
1a003c5e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
1a003c60:	f000 fb5a 	bl	1a004318 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a003c64:	f7fe fc3c 	bl	1a0024e0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a003c68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
1a003c6a:	f000 fba7 	bl	1a0043bc <prvIsQueueEmpty>
1a003c6e:	4603      	mov	r3, r0
1a003c70:	2b00      	cmp	r3, #0
1a003c72:	f43f af6f 	beq.w	1a003b54 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
1a003c76:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
1a003c78:	4618      	mov	r0, r3
1a003c7a:	3730      	adds	r7, #48	; 0x30
1a003c7c:	46bd      	mov	sp, r7
1a003c7e:	bd80      	pop	{r7, pc}
1a003c80:	e000ed04 	.word	0xe000ed04

1a003c84 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
1a003c84:	b580      	push	{r7, lr}
1a003c86:	b08e      	sub	sp, #56	; 0x38
1a003c88:	af00      	add	r7, sp, #0
1a003c8a:	6078      	str	r0, [r7, #4]
1a003c8c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
1a003c8e:	2300      	movs	r3, #0
1a003c90:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
1a003c92:	687b      	ldr	r3, [r7, #4]
1a003c94:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
1a003c96:	2300      	movs	r3, #0
1a003c98:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
1a003c9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003c9c:	2b00      	cmp	r3, #0
1a003c9e:	d109      	bne.n	1a003cb4 <xQueueSemaphoreTake+0x30>
1a003ca0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003ca4:	f383 8811 	msr	BASEPRI, r3
1a003ca8:	f3bf 8f6f 	isb	sy
1a003cac:	f3bf 8f4f 	dsb	sy
1a003cb0:	623b      	str	r3, [r7, #32]
1a003cb2:	e7fe      	b.n	1a003cb2 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
1a003cb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a003cb8:	2b00      	cmp	r3, #0
1a003cba:	d009      	beq.n	1a003cd0 <xQueueSemaphoreTake+0x4c>
1a003cbc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003cc0:	f383 8811 	msr	BASEPRI, r3
1a003cc4:	f3bf 8f6f 	isb	sy
1a003cc8:	f3bf 8f4f 	dsb	sy
1a003ccc:	61fb      	str	r3, [r7, #28]
1a003cce:	e7fe      	b.n	1a003cce <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a003cd0:	f7ff f80a 	bl	1a002ce8 <xTaskGetSchedulerState>
1a003cd4:	4603      	mov	r3, r0
1a003cd6:	2b00      	cmp	r3, #0
1a003cd8:	d102      	bne.n	1a003ce0 <xQueueSemaphoreTake+0x5c>
1a003cda:	683b      	ldr	r3, [r7, #0]
1a003cdc:	2b00      	cmp	r3, #0
1a003cde:	d101      	bne.n	1a003ce4 <xQueueSemaphoreTake+0x60>
1a003ce0:	2301      	movs	r3, #1
1a003ce2:	e000      	b.n	1a003ce6 <xQueueSemaphoreTake+0x62>
1a003ce4:	2300      	movs	r3, #0
1a003ce6:	2b00      	cmp	r3, #0
1a003ce8:	d109      	bne.n	1a003cfe <xQueueSemaphoreTake+0x7a>
1a003cea:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003cee:	f383 8811 	msr	BASEPRI, r3
1a003cf2:	f3bf 8f6f 	isb	sy
1a003cf6:	f3bf 8f4f 	dsb	sy
1a003cfa:	61bb      	str	r3, [r7, #24]
1a003cfc:	e7fe      	b.n	1a003cfc <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
1a003cfe:	f000 fd45 	bl	1a00478c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
1a003d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
1a003d06:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
1a003d08:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a003d0a:	2b00      	cmp	r3, #0
1a003d0c:	d024      	beq.n	1a003d58 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
1a003d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a003d10:	1e5a      	subs	r2, r3, #1
1a003d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003d14:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a003d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003d18:	681b      	ldr	r3, [r3, #0]
1a003d1a:	2b00      	cmp	r3, #0
1a003d1c:	d104      	bne.n	1a003d28 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
1a003d1e:	f7ff f9a9 	bl	1a003074 <pvTaskIncrementMutexHeldCount>
1a003d22:	4602      	mov	r2, r0
1a003d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003d26:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a003d28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003d2a:	691b      	ldr	r3, [r3, #16]
1a003d2c:	2b00      	cmp	r3, #0
1a003d2e:	d00f      	beq.n	1a003d50 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a003d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003d32:	3310      	adds	r3, #16
1a003d34:	4618      	mov	r0, r3
1a003d36:	f7fe fe1b 	bl	1a002970 <xTaskRemoveFromEventList>
1a003d3a:	4603      	mov	r3, r0
1a003d3c:	2b00      	cmp	r3, #0
1a003d3e:	d007      	beq.n	1a003d50 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
1a003d40:	4b53      	ldr	r3, [pc, #332]	; (1a003e90 <xQueueSemaphoreTake+0x20c>)
1a003d42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a003d46:	601a      	str	r2, [r3, #0]
1a003d48:	f3bf 8f4f 	dsb	sy
1a003d4c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
1a003d50:	f000 fd4a 	bl	1a0047e8 <vPortExitCritical>
				return pdPASS;
1a003d54:	2301      	movs	r3, #1
1a003d56:	e096      	b.n	1a003e86 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
1a003d58:	683b      	ldr	r3, [r7, #0]
1a003d5a:	2b00      	cmp	r3, #0
1a003d5c:	d110      	bne.n	1a003d80 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
1a003d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003d60:	2b00      	cmp	r3, #0
1a003d62:	d009      	beq.n	1a003d78 <xQueueSemaphoreTake+0xf4>
1a003d64:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003d68:	f383 8811 	msr	BASEPRI, r3
1a003d6c:	f3bf 8f6f 	isb	sy
1a003d70:	f3bf 8f4f 	dsb	sy
1a003d74:	617b      	str	r3, [r7, #20]
1a003d76:	e7fe      	b.n	1a003d76 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
1a003d78:	f000 fd36 	bl	1a0047e8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
1a003d7c:	2300      	movs	r3, #0
1a003d7e:	e082      	b.n	1a003e86 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
1a003d80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1a003d82:	2b00      	cmp	r3, #0
1a003d84:	d106      	bne.n	1a003d94 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
1a003d86:	f107 030c 	add.w	r3, r7, #12
1a003d8a:	4618      	mov	r0, r3
1a003d8c:	f7fe fe52 	bl	1a002a34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a003d90:	2301      	movs	r3, #1
1a003d92:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
1a003d94:	f000 fd28 	bl	1a0047e8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
1a003d98:	f7fe fb94 	bl	1a0024c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a003d9c:	f000 fcf6 	bl	1a00478c <vPortEnterCritical>
1a003da0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003da2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
1a003da6:	b25b      	sxtb	r3, r3
1a003da8:	f1b3 3fff 	cmp.w	r3, #4294967295
1a003dac:	d103      	bne.n	1a003db6 <xQueueSemaphoreTake+0x132>
1a003dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003db0:	2200      	movs	r2, #0
1a003db2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
1a003db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003db8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
1a003dbc:	b25b      	sxtb	r3, r3
1a003dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
1a003dc2:	d103      	bne.n	1a003dcc <xQueueSemaphoreTake+0x148>
1a003dc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003dc6:	2200      	movs	r2, #0
1a003dc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
1a003dcc:	f000 fd0c 	bl	1a0047e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a003dd0:	463a      	mov	r2, r7
1a003dd2:	f107 030c 	add.w	r3, r7, #12
1a003dd6:	4611      	mov	r1, r2
1a003dd8:	4618      	mov	r0, r3
1a003dda:	f7fe fe41 	bl	1a002a60 <xTaskCheckForTimeOut>
1a003dde:	4603      	mov	r3, r0
1a003de0:	2b00      	cmp	r3, #0
1a003de2:	d132      	bne.n	1a003e4a <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a003de4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
1a003de6:	f000 fae9 	bl	1a0043bc <prvIsQueueEmpty>
1a003dea:	4603      	mov	r3, r0
1a003dec:	2b00      	cmp	r3, #0
1a003dee:	d026      	beq.n	1a003e3e <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a003df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003df2:	681b      	ldr	r3, [r3, #0]
1a003df4:	2b00      	cmp	r3, #0
1a003df6:	d109      	bne.n	1a003e0c <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
1a003df8:	f000 fcc8 	bl	1a00478c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
1a003dfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003dfe:	685b      	ldr	r3, [r3, #4]
1a003e00:	4618      	mov	r0, r3
1a003e02:	f7fe ff8f 	bl	1a002d24 <xTaskPriorityInherit>
1a003e06:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
1a003e08:	f000 fcee 	bl	1a0047e8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a003e0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003e0e:	3324      	adds	r3, #36	; 0x24
1a003e10:	683a      	ldr	r2, [r7, #0]
1a003e12:	4611      	mov	r1, r2
1a003e14:	4618      	mov	r0, r3
1a003e16:	f7fe fd5d 	bl	1a0028d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a003e1a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
1a003e1c:	f000 fa7c 	bl	1a004318 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a003e20:	f7fe fb5e 	bl	1a0024e0 <xTaskResumeAll>
1a003e24:	4603      	mov	r3, r0
1a003e26:	2b00      	cmp	r3, #0
1a003e28:	f47f af69 	bne.w	1a003cfe <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
1a003e2c:	4b18      	ldr	r3, [pc, #96]	; (1a003e90 <xQueueSemaphoreTake+0x20c>)
1a003e2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a003e32:	601a      	str	r2, [r3, #0]
1a003e34:	f3bf 8f4f 	dsb	sy
1a003e38:	f3bf 8f6f 	isb	sy
1a003e3c:	e75f      	b.n	1a003cfe <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
1a003e3e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
1a003e40:	f000 fa6a 	bl	1a004318 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a003e44:	f7fe fb4c 	bl	1a0024e0 <xTaskResumeAll>
1a003e48:	e759      	b.n	1a003cfe <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
1a003e4a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
1a003e4c:	f000 fa64 	bl	1a004318 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a003e50:	f7fe fb46 	bl	1a0024e0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a003e54:	6af8      	ldr	r0, [r7, #44]	; 0x2c
1a003e56:	f000 fab1 	bl	1a0043bc <prvIsQueueEmpty>
1a003e5a:	4603      	mov	r3, r0
1a003e5c:	2b00      	cmp	r3, #0
1a003e5e:	f43f af4e 	beq.w	1a003cfe <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
1a003e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003e64:	2b00      	cmp	r3, #0
1a003e66:	d00d      	beq.n	1a003e84 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
1a003e68:	f000 fc90 	bl	1a00478c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
1a003e6c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
1a003e6e:	f000 f9ab 	bl	1a0041c8 <prvGetDisinheritPriorityAfterTimeout>
1a003e72:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
1a003e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003e76:	685b      	ldr	r3, [r3, #4]
1a003e78:	6a79      	ldr	r1, [r7, #36]	; 0x24
1a003e7a:	4618      	mov	r0, r3
1a003e7c:	f7ff f85c 	bl	1a002f38 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
1a003e80:	f000 fcb2 	bl	1a0047e8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
1a003e84:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
1a003e86:	4618      	mov	r0, r3
1a003e88:	3738      	adds	r7, #56	; 0x38
1a003e8a:	46bd      	mov	sp, r7
1a003e8c:	bd80      	pop	{r7, pc}
1a003e8e:	bf00      	nop
1a003e90:	e000ed04 	.word	0xe000ed04

1a003e94 <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
1a003e94:	b580      	push	{r7, lr}
1a003e96:	b08e      	sub	sp, #56	; 0x38
1a003e98:	af00      	add	r7, sp, #0
1a003e9a:	60f8      	str	r0, [r7, #12]
1a003e9c:	60b9      	str	r1, [r7, #8]
1a003e9e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
1a003ea0:	2300      	movs	r3, #0
1a003ea2:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
1a003ea4:	68fb      	ldr	r3, [r7, #12]
1a003ea6:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
1a003ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003eaa:	2b00      	cmp	r3, #0
1a003eac:	d109      	bne.n	1a003ec2 <xQueuePeek+0x2e>
1a003eae:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003eb2:	f383 8811 	msr	BASEPRI, r3
1a003eb6:	f3bf 8f6f 	isb	sy
1a003eba:	f3bf 8f4f 	dsb	sy
1a003ebe:	627b      	str	r3, [r7, #36]	; 0x24
1a003ec0:	e7fe      	b.n	1a003ec0 <xQueuePeek+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a003ec2:	68bb      	ldr	r3, [r7, #8]
1a003ec4:	2b00      	cmp	r3, #0
1a003ec6:	d103      	bne.n	1a003ed0 <xQueuePeek+0x3c>
1a003ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a003ecc:	2b00      	cmp	r3, #0
1a003ece:	d101      	bne.n	1a003ed4 <xQueuePeek+0x40>
1a003ed0:	2301      	movs	r3, #1
1a003ed2:	e000      	b.n	1a003ed6 <xQueuePeek+0x42>
1a003ed4:	2300      	movs	r3, #0
1a003ed6:	2b00      	cmp	r3, #0
1a003ed8:	d109      	bne.n	1a003eee <xQueuePeek+0x5a>
1a003eda:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003ede:	f383 8811 	msr	BASEPRI, r3
1a003ee2:	f3bf 8f6f 	isb	sy
1a003ee6:	f3bf 8f4f 	dsb	sy
1a003eea:	623b      	str	r3, [r7, #32]
1a003eec:	e7fe      	b.n	1a003eec <xQueuePeek+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a003eee:	f7fe fefb 	bl	1a002ce8 <xTaskGetSchedulerState>
1a003ef2:	4603      	mov	r3, r0
1a003ef4:	2b00      	cmp	r3, #0
1a003ef6:	d102      	bne.n	1a003efe <xQueuePeek+0x6a>
1a003ef8:	687b      	ldr	r3, [r7, #4]
1a003efa:	2b00      	cmp	r3, #0
1a003efc:	d101      	bne.n	1a003f02 <xQueuePeek+0x6e>
1a003efe:	2301      	movs	r3, #1
1a003f00:	e000      	b.n	1a003f04 <xQueuePeek+0x70>
1a003f02:	2300      	movs	r3, #0
1a003f04:	2b00      	cmp	r3, #0
1a003f06:	d109      	bne.n	1a003f1c <xQueuePeek+0x88>
1a003f08:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003f0c:	f383 8811 	msr	BASEPRI, r3
1a003f10:	f3bf 8f6f 	isb	sy
1a003f14:	f3bf 8f4f 	dsb	sy
1a003f18:	61fb      	str	r3, [r7, #28]
1a003f1a:	e7fe      	b.n	1a003f1a <xQueuePeek+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
1a003f1c:	f000 fc36 	bl	1a00478c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a003f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
1a003f24:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a003f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a003f28:	2b00      	cmp	r3, #0
1a003f2a:	d021      	beq.n	1a003f70 <xQueuePeek+0xdc>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
1a003f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003f2e:	68db      	ldr	r3, [r3, #12]
1a003f30:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a003f32:	68b9      	ldr	r1, [r7, #8]
1a003f34:	6b38      	ldr	r0, [r7, #48]	; 0x30
1a003f36:	f000 f9c9 	bl	1a0042cc <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.pcReadFrom = pcOriginalReadPosition;
1a003f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003f3c:	6aba      	ldr	r2, [r7, #40]	; 0x28
1a003f3e:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a003f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1a003f44:	2b00      	cmp	r3, #0
1a003f46:	d00f      	beq.n	1a003f68 <xQueuePeek+0xd4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a003f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003f4a:	3324      	adds	r3, #36	; 0x24
1a003f4c:	4618      	mov	r0, r3
1a003f4e:	f7fe fd0f 	bl	1a002970 <xTaskRemoveFromEventList>
1a003f52:	4603      	mov	r3, r0
1a003f54:	2b00      	cmp	r3, #0
1a003f56:	d007      	beq.n	1a003f68 <xQueuePeek+0xd4>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
1a003f58:	4b3c      	ldr	r3, [pc, #240]	; (1a00404c <xQueuePeek+0x1b8>)
1a003f5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a003f5e:	601a      	str	r2, [r3, #0]
1a003f60:	f3bf 8f4f 	dsb	sy
1a003f64:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
1a003f68:	f000 fc3e 	bl	1a0047e8 <vPortExitCritical>
				return pdPASS;
1a003f6c:	2301      	movs	r3, #1
1a003f6e:	e069      	b.n	1a004044 <xQueuePeek+0x1b0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
1a003f70:	687b      	ldr	r3, [r7, #4]
1a003f72:	2b00      	cmp	r3, #0
1a003f74:	d103      	bne.n	1a003f7e <xQueuePeek+0xea>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
1a003f76:	f000 fc37 	bl	1a0047e8 <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
					return errQUEUE_EMPTY;
1a003f7a:	2300      	movs	r3, #0
1a003f7c:	e062      	b.n	1a004044 <xQueuePeek+0x1b0>
				}
				else if( xEntryTimeSet == pdFALSE )
1a003f7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1a003f80:	2b00      	cmp	r3, #0
1a003f82:	d106      	bne.n	1a003f92 <xQueuePeek+0xfe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
1a003f84:	f107 0314 	add.w	r3, r7, #20
1a003f88:	4618      	mov	r0, r3
1a003f8a:	f7fe fd53 	bl	1a002a34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a003f8e:	2301      	movs	r3, #1
1a003f90:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
1a003f92:	f000 fc29 	bl	1a0047e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
1a003f96:	f7fe fa95 	bl	1a0024c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a003f9a:	f000 fbf7 	bl	1a00478c <vPortEnterCritical>
1a003f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003fa0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
1a003fa4:	b25b      	sxtb	r3, r3
1a003fa6:	f1b3 3fff 	cmp.w	r3, #4294967295
1a003faa:	d103      	bne.n	1a003fb4 <xQueuePeek+0x120>
1a003fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003fae:	2200      	movs	r2, #0
1a003fb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
1a003fb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003fb6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
1a003fba:	b25b      	sxtb	r3, r3
1a003fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
1a003fc0:	d103      	bne.n	1a003fca <xQueuePeek+0x136>
1a003fc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003fc4:	2200      	movs	r2, #0
1a003fc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
1a003fca:	f000 fc0d 	bl	1a0047e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a003fce:	1d3a      	adds	r2, r7, #4
1a003fd0:	f107 0314 	add.w	r3, r7, #20
1a003fd4:	4611      	mov	r1, r2
1a003fd6:	4618      	mov	r0, r3
1a003fd8:	f7fe fd42 	bl	1a002a60 <xTaskCheckForTimeOut>
1a003fdc:	4603      	mov	r3, r0
1a003fde:	2b00      	cmp	r3, #0
1a003fe0:	d123      	bne.n	1a00402a <xQueuePeek+0x196>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a003fe2:	6b38      	ldr	r0, [r7, #48]	; 0x30
1a003fe4:	f000 f9ea 	bl	1a0043bc <prvIsQueueEmpty>
1a003fe8:	4603      	mov	r3, r0
1a003fea:	2b00      	cmp	r3, #0
1a003fec:	d017      	beq.n	1a00401e <xQueuePeek+0x18a>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a003fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a003ff0:	3324      	adds	r3, #36	; 0x24
1a003ff2:	687a      	ldr	r2, [r7, #4]
1a003ff4:	4611      	mov	r1, r2
1a003ff6:	4618      	mov	r0, r3
1a003ff8:	f7fe fc6c 	bl	1a0028d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a003ffc:	6b38      	ldr	r0, [r7, #48]	; 0x30
1a003ffe:	f000 f98b 	bl	1a004318 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a004002:	f7fe fa6d 	bl	1a0024e0 <xTaskResumeAll>
1a004006:	4603      	mov	r3, r0
1a004008:	2b00      	cmp	r3, #0
1a00400a:	d187      	bne.n	1a003f1c <xQueuePeek+0x88>
				{
					portYIELD_WITHIN_API();
1a00400c:	4b0f      	ldr	r3, [pc, #60]	; (1a00404c <xQueuePeek+0x1b8>)
1a00400e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a004012:	601a      	str	r2, [r3, #0]
1a004014:	f3bf 8f4f 	dsb	sy
1a004018:	f3bf 8f6f 	isb	sy
1a00401c:	e77e      	b.n	1a003f1c <xQueuePeek+0x88>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
1a00401e:	6b38      	ldr	r0, [r7, #48]	; 0x30
1a004020:	f000 f97a 	bl	1a004318 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a004024:	f7fe fa5c 	bl	1a0024e0 <xTaskResumeAll>
1a004028:	e778      	b.n	1a003f1c <xQueuePeek+0x88>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
1a00402a:	6b38      	ldr	r0, [r7, #48]	; 0x30
1a00402c:	f000 f974 	bl	1a004318 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a004030:	f7fe fa56 	bl	1a0024e0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a004034:	6b38      	ldr	r0, [r7, #48]	; 0x30
1a004036:	f000 f9c1 	bl	1a0043bc <prvIsQueueEmpty>
1a00403a:	4603      	mov	r3, r0
1a00403c:	2b00      	cmp	r3, #0
1a00403e:	f43f af6d 	beq.w	1a003f1c <xQueuePeek+0x88>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
				return errQUEUE_EMPTY;
1a004042:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
1a004044:	4618      	mov	r0, r3
1a004046:	3738      	adds	r7, #56	; 0x38
1a004048:	46bd      	mov	sp, r7
1a00404a:	bd80      	pop	{r7, pc}
1a00404c:	e000ed04 	.word	0xe000ed04

1a004050 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
1a004050:	b580      	push	{r7, lr}
1a004052:	b08e      	sub	sp, #56	; 0x38
1a004054:	af00      	add	r7, sp, #0
1a004056:	60f8      	str	r0, [r7, #12]
1a004058:	60b9      	str	r1, [r7, #8]
1a00405a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
1a00405c:	68fb      	ldr	r3, [r7, #12]
1a00405e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
1a004060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a004062:	2b00      	cmp	r3, #0
1a004064:	d109      	bne.n	1a00407a <xQueueReceiveFromISR+0x2a>
1a004066:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00406a:	f383 8811 	msr	BASEPRI, r3
1a00406e:	f3bf 8f6f 	isb	sy
1a004072:	f3bf 8f4f 	dsb	sy
1a004076:	623b      	str	r3, [r7, #32]
1a004078:	e7fe      	b.n	1a004078 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a00407a:	68bb      	ldr	r3, [r7, #8]
1a00407c:	2b00      	cmp	r3, #0
1a00407e:	d103      	bne.n	1a004088 <xQueueReceiveFromISR+0x38>
1a004080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a004082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a004084:	2b00      	cmp	r3, #0
1a004086:	d101      	bne.n	1a00408c <xQueueReceiveFromISR+0x3c>
1a004088:	2301      	movs	r3, #1
1a00408a:	e000      	b.n	1a00408e <xQueueReceiveFromISR+0x3e>
1a00408c:	2300      	movs	r3, #0
1a00408e:	2b00      	cmp	r3, #0
1a004090:	d109      	bne.n	1a0040a6 <xQueueReceiveFromISR+0x56>
1a004092:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a004096:	f383 8811 	msr	BASEPRI, r3
1a00409a:	f3bf 8f6f 	isb	sy
1a00409e:	f3bf 8f4f 	dsb	sy
1a0040a2:	61fb      	str	r3, [r7, #28]
1a0040a4:	e7fe      	b.n	1a0040a4 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a0040a6:	f000 fc4d 	bl	1a004944 <vPortValidateInterruptPriority>
	__asm volatile
1a0040aa:	f3ef 8211 	mrs	r2, BASEPRI
1a0040ae:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0040b2:	f383 8811 	msr	BASEPRI, r3
1a0040b6:	f3bf 8f6f 	isb	sy
1a0040ba:	f3bf 8f4f 	dsb	sy
1a0040be:	61ba      	str	r2, [r7, #24]
1a0040c0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
1a0040c2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
1a0040c4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a0040c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0040c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
1a0040ca:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a0040cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a0040ce:	2b00      	cmp	r3, #0
1a0040d0:	d02f      	beq.n	1a004132 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
1a0040d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0040d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
1a0040d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
1a0040dc:	68b9      	ldr	r1, [r7, #8]
1a0040de:	6b38      	ldr	r0, [r7, #48]	; 0x30
1a0040e0:	f000 f8f4 	bl	1a0042cc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a0040e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a0040e6:	1e5a      	subs	r2, r3, #1
1a0040e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0040ea:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
1a0040ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
1a0040f0:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0040f4:	d112      	bne.n	1a00411c <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a0040f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0040f8:	691b      	ldr	r3, [r3, #16]
1a0040fa:	2b00      	cmp	r3, #0
1a0040fc:	d016      	beq.n	1a00412c <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a0040fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a004100:	3310      	adds	r3, #16
1a004102:	4618      	mov	r0, r3
1a004104:	f7fe fc34 	bl	1a002970 <xTaskRemoveFromEventList>
1a004108:	4603      	mov	r3, r0
1a00410a:	2b00      	cmp	r3, #0
1a00410c:	d00e      	beq.n	1a00412c <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
1a00410e:	687b      	ldr	r3, [r7, #4]
1a004110:	2b00      	cmp	r3, #0
1a004112:	d00b      	beq.n	1a00412c <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
1a004114:	687b      	ldr	r3, [r7, #4]
1a004116:	2201      	movs	r2, #1
1a004118:	601a      	str	r2, [r3, #0]
1a00411a:	e007      	b.n	1a00412c <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
1a00411c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
1a004120:	3301      	adds	r3, #1
1a004122:	b2db      	uxtb	r3, r3
1a004124:	b25a      	sxtb	r2, r3
1a004126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a004128:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
1a00412c:	2301      	movs	r3, #1
1a00412e:	637b      	str	r3, [r7, #52]	; 0x34
1a004130:	e001      	b.n	1a004136 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
1a004132:	2300      	movs	r3, #0
1a004134:	637b      	str	r3, [r7, #52]	; 0x34
1a004136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a004138:	613b      	str	r3, [r7, #16]
	__asm volatile
1a00413a:	693b      	ldr	r3, [r7, #16]
1a00413c:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
1a004140:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
1a004142:	4618      	mov	r0, r3
1a004144:	3738      	adds	r7, #56	; 0x38
1a004146:	46bd      	mov	sp, r7
1a004148:	bd80      	pop	{r7, pc}

1a00414a <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
1a00414a:	b580      	push	{r7, lr}
1a00414c:	b084      	sub	sp, #16
1a00414e:	af00      	add	r7, sp, #0
1a004150:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
1a004152:	687b      	ldr	r3, [r7, #4]
1a004154:	2b00      	cmp	r3, #0
1a004156:	d109      	bne.n	1a00416c <uxQueueMessagesWaiting+0x22>
	__asm volatile
1a004158:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00415c:	f383 8811 	msr	BASEPRI, r3
1a004160:	f3bf 8f6f 	isb	sy
1a004164:	f3bf 8f4f 	dsb	sy
1a004168:	60bb      	str	r3, [r7, #8]
1a00416a:	e7fe      	b.n	1a00416a <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
1a00416c:	f000 fb0e 	bl	1a00478c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
1a004170:	687b      	ldr	r3, [r7, #4]
1a004172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
1a004174:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
1a004176:	f000 fb37 	bl	1a0047e8 <vPortExitCritical>

	return uxReturn;
1a00417a:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
1a00417c:	4618      	mov	r0, r3
1a00417e:	3710      	adds	r7, #16
1a004180:	46bd      	mov	sp, r7
1a004182:	bd80      	pop	{r7, pc}

1a004184 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
1a004184:	b580      	push	{r7, lr}
1a004186:	b084      	sub	sp, #16
1a004188:	af00      	add	r7, sp, #0
1a00418a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
1a00418c:	687b      	ldr	r3, [r7, #4]
1a00418e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
1a004190:	68fb      	ldr	r3, [r7, #12]
1a004192:	2b00      	cmp	r3, #0
1a004194:	d109      	bne.n	1a0041aa <vQueueDelete+0x26>
1a004196:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00419a:	f383 8811 	msr	BASEPRI, r3
1a00419e:	f3bf 8f6f 	isb	sy
1a0041a2:	f3bf 8f4f 	dsb	sy
1a0041a6:	60bb      	str	r3, [r7, #8]
1a0041a8:	e7fe      	b.n	1a0041a8 <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
1a0041aa:	68f8      	ldr	r0, [r7, #12]
1a0041ac:	f000 f95c 	bl	1a004468 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
1a0041b0:	68fb      	ldr	r3, [r7, #12]
1a0041b2:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
1a0041b6:	2b00      	cmp	r3, #0
1a0041b8:	d102      	bne.n	1a0041c0 <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
1a0041ba:	68f8      	ldr	r0, [r7, #12]
1a0041bc:	f7fd fa6c 	bl	1a001698 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
1a0041c0:	bf00      	nop
1a0041c2:	3710      	adds	r7, #16
1a0041c4:	46bd      	mov	sp, r7
1a0041c6:	bd80      	pop	{r7, pc}

1a0041c8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
1a0041c8:	b480      	push	{r7}
1a0041ca:	b085      	sub	sp, #20
1a0041cc:	af00      	add	r7, sp, #0
1a0041ce:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
1a0041d0:	687b      	ldr	r3, [r7, #4]
1a0041d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1a0041d4:	2b00      	cmp	r3, #0
1a0041d6:	d006      	beq.n	1a0041e6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
1a0041d8:	687b      	ldr	r3, [r7, #4]
1a0041da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a0041dc:	681b      	ldr	r3, [r3, #0]
1a0041de:	f1c3 0307 	rsb	r3, r3, #7
1a0041e2:	60fb      	str	r3, [r7, #12]
1a0041e4:	e001      	b.n	1a0041ea <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
1a0041e6:	2300      	movs	r3, #0
1a0041e8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
1a0041ea:	68fb      	ldr	r3, [r7, #12]
	}
1a0041ec:	4618      	mov	r0, r3
1a0041ee:	3714      	adds	r7, #20
1a0041f0:	46bd      	mov	sp, r7
1a0041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0041f6:	4770      	bx	lr

1a0041f8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
1a0041f8:	b580      	push	{r7, lr}
1a0041fa:	b086      	sub	sp, #24
1a0041fc:	af00      	add	r7, sp, #0
1a0041fe:	60f8      	str	r0, [r7, #12]
1a004200:	60b9      	str	r1, [r7, #8]
1a004202:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
1a004204:	2300      	movs	r3, #0
1a004206:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a004208:	68fb      	ldr	r3, [r7, #12]
1a00420a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
1a00420c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a00420e:	68fb      	ldr	r3, [r7, #12]
1a004210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a004212:	2b00      	cmp	r3, #0
1a004214:	d10d      	bne.n	1a004232 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a004216:	68fb      	ldr	r3, [r7, #12]
1a004218:	681b      	ldr	r3, [r3, #0]
1a00421a:	2b00      	cmp	r3, #0
1a00421c:	d14d      	bne.n	1a0042ba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a00421e:	68fb      	ldr	r3, [r7, #12]
1a004220:	685b      	ldr	r3, [r3, #4]
1a004222:	4618      	mov	r0, r3
1a004224:	f7fe fe04 	bl	1a002e30 <xTaskPriorityDisinherit>
1a004228:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
1a00422a:	68fb      	ldr	r3, [r7, #12]
1a00422c:	2200      	movs	r2, #0
1a00422e:	605a      	str	r2, [r3, #4]
1a004230:	e043      	b.n	1a0042ba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
1a004232:	687b      	ldr	r3, [r7, #4]
1a004234:	2b00      	cmp	r3, #0
1a004236:	d119      	bne.n	1a00426c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a004238:	68fb      	ldr	r3, [r7, #12]
1a00423a:	6898      	ldr	r0, [r3, #8]
1a00423c:	68fb      	ldr	r3, [r7, #12]
1a00423e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a004240:	461a      	mov	r2, r3
1a004242:	68b9      	ldr	r1, [r7, #8]
1a004244:	f004 fb96 	bl	1a008974 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a004248:	68fb      	ldr	r3, [r7, #12]
1a00424a:	689a      	ldr	r2, [r3, #8]
1a00424c:	68fb      	ldr	r3, [r7, #12]
1a00424e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a004250:	441a      	add	r2, r3
1a004252:	68fb      	ldr	r3, [r7, #12]
1a004254:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a004256:	68fb      	ldr	r3, [r7, #12]
1a004258:	689a      	ldr	r2, [r3, #8]
1a00425a:	68fb      	ldr	r3, [r7, #12]
1a00425c:	685b      	ldr	r3, [r3, #4]
1a00425e:	429a      	cmp	r2, r3
1a004260:	d32b      	bcc.n	1a0042ba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a004262:	68fb      	ldr	r3, [r7, #12]
1a004264:	681a      	ldr	r2, [r3, #0]
1a004266:	68fb      	ldr	r3, [r7, #12]
1a004268:	609a      	str	r2, [r3, #8]
1a00426a:	e026      	b.n	1a0042ba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00426c:	68fb      	ldr	r3, [r7, #12]
1a00426e:	68d8      	ldr	r0, [r3, #12]
1a004270:	68fb      	ldr	r3, [r7, #12]
1a004272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a004274:	461a      	mov	r2, r3
1a004276:	68b9      	ldr	r1, [r7, #8]
1a004278:	f004 fb7c 	bl	1a008974 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a00427c:	68fb      	ldr	r3, [r7, #12]
1a00427e:	68da      	ldr	r2, [r3, #12]
1a004280:	68fb      	ldr	r3, [r7, #12]
1a004282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a004284:	425b      	negs	r3, r3
1a004286:	441a      	add	r2, r3
1a004288:	68fb      	ldr	r3, [r7, #12]
1a00428a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a00428c:	68fb      	ldr	r3, [r7, #12]
1a00428e:	68da      	ldr	r2, [r3, #12]
1a004290:	68fb      	ldr	r3, [r7, #12]
1a004292:	681b      	ldr	r3, [r3, #0]
1a004294:	429a      	cmp	r2, r3
1a004296:	d207      	bcs.n	1a0042a8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a004298:	68fb      	ldr	r3, [r7, #12]
1a00429a:	685a      	ldr	r2, [r3, #4]
1a00429c:	68fb      	ldr	r3, [r7, #12]
1a00429e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a0042a0:	425b      	negs	r3, r3
1a0042a2:	441a      	add	r2, r3
1a0042a4:	68fb      	ldr	r3, [r7, #12]
1a0042a6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
1a0042a8:	687b      	ldr	r3, [r7, #4]
1a0042aa:	2b02      	cmp	r3, #2
1a0042ac:	d105      	bne.n	1a0042ba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a0042ae:	693b      	ldr	r3, [r7, #16]
1a0042b0:	2b00      	cmp	r3, #0
1a0042b2:	d002      	beq.n	1a0042ba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
1a0042b4:	693b      	ldr	r3, [r7, #16]
1a0042b6:	3b01      	subs	r3, #1
1a0042b8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a0042ba:	693b      	ldr	r3, [r7, #16]
1a0042bc:	1c5a      	adds	r2, r3, #1
1a0042be:	68fb      	ldr	r3, [r7, #12]
1a0042c0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
1a0042c2:	697b      	ldr	r3, [r7, #20]
}
1a0042c4:	4618      	mov	r0, r3
1a0042c6:	3718      	adds	r7, #24
1a0042c8:	46bd      	mov	sp, r7
1a0042ca:	bd80      	pop	{r7, pc}

1a0042cc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
1a0042cc:	b580      	push	{r7, lr}
1a0042ce:	b082      	sub	sp, #8
1a0042d0:	af00      	add	r7, sp, #0
1a0042d2:	6078      	str	r0, [r7, #4]
1a0042d4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a0042d6:	687b      	ldr	r3, [r7, #4]
1a0042d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a0042da:	2b00      	cmp	r3, #0
1a0042dc:	d018      	beq.n	1a004310 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a0042de:	687b      	ldr	r3, [r7, #4]
1a0042e0:	68da      	ldr	r2, [r3, #12]
1a0042e2:	687b      	ldr	r3, [r7, #4]
1a0042e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a0042e6:	441a      	add	r2, r3
1a0042e8:	687b      	ldr	r3, [r7, #4]
1a0042ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a0042ec:	687b      	ldr	r3, [r7, #4]
1a0042ee:	68da      	ldr	r2, [r3, #12]
1a0042f0:	687b      	ldr	r3, [r7, #4]
1a0042f2:	685b      	ldr	r3, [r3, #4]
1a0042f4:	429a      	cmp	r2, r3
1a0042f6:	d303      	bcc.n	1a004300 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a0042f8:	687b      	ldr	r3, [r7, #4]
1a0042fa:	681a      	ldr	r2, [r3, #0]
1a0042fc:	687b      	ldr	r3, [r7, #4]
1a0042fe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a004300:	687b      	ldr	r3, [r7, #4]
1a004302:	68d9      	ldr	r1, [r3, #12]
1a004304:	687b      	ldr	r3, [r7, #4]
1a004306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a004308:	461a      	mov	r2, r3
1a00430a:	6838      	ldr	r0, [r7, #0]
1a00430c:	f004 fb32 	bl	1a008974 <memcpy>
	}
}
1a004310:	bf00      	nop
1a004312:	3708      	adds	r7, #8
1a004314:	46bd      	mov	sp, r7
1a004316:	bd80      	pop	{r7, pc}

1a004318 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
1a004318:	b580      	push	{r7, lr}
1a00431a:	b084      	sub	sp, #16
1a00431c:	af00      	add	r7, sp, #0
1a00431e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
1a004320:	f000 fa34 	bl	1a00478c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
1a004324:	687b      	ldr	r3, [r7, #4]
1a004326:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
1a00432a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a00432c:	e011      	b.n	1a004352 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a00432e:	687b      	ldr	r3, [r7, #4]
1a004330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1a004332:	2b00      	cmp	r3, #0
1a004334:	d012      	beq.n	1a00435c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a004336:	687b      	ldr	r3, [r7, #4]
1a004338:	3324      	adds	r3, #36	; 0x24
1a00433a:	4618      	mov	r0, r3
1a00433c:	f7fe fb18 	bl	1a002970 <xTaskRemoveFromEventList>
1a004340:	4603      	mov	r3, r0
1a004342:	2b00      	cmp	r3, #0
1a004344:	d001      	beq.n	1a00434a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
1a004346:	f7fe fbeb 	bl	1a002b20 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
1a00434a:	7bfb      	ldrb	r3, [r7, #15]
1a00434c:	3b01      	subs	r3, #1
1a00434e:	b2db      	uxtb	r3, r3
1a004350:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a004352:	f997 300f 	ldrsb.w	r3, [r7, #15]
1a004356:	2b00      	cmp	r3, #0
1a004358:	dce9      	bgt.n	1a00432e <prvUnlockQueue+0x16>
1a00435a:	e000      	b.n	1a00435e <prvUnlockQueue+0x46>
					break;
1a00435c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
1a00435e:	687b      	ldr	r3, [r7, #4]
1a004360:	22ff      	movs	r2, #255	; 0xff
1a004362:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
1a004366:	f000 fa3f 	bl	1a0047e8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
1a00436a:	f000 fa0f 	bl	1a00478c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
1a00436e:	687b      	ldr	r3, [r7, #4]
1a004370:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
1a004374:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
1a004376:	e011      	b.n	1a00439c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a004378:	687b      	ldr	r3, [r7, #4]
1a00437a:	691b      	ldr	r3, [r3, #16]
1a00437c:	2b00      	cmp	r3, #0
1a00437e:	d012      	beq.n	1a0043a6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a004380:	687b      	ldr	r3, [r7, #4]
1a004382:	3310      	adds	r3, #16
1a004384:	4618      	mov	r0, r3
1a004386:	f7fe faf3 	bl	1a002970 <xTaskRemoveFromEventList>
1a00438a:	4603      	mov	r3, r0
1a00438c:	2b00      	cmp	r3, #0
1a00438e:	d001      	beq.n	1a004394 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
1a004390:	f7fe fbc6 	bl	1a002b20 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
1a004394:	7bbb      	ldrb	r3, [r7, #14]
1a004396:	3b01      	subs	r3, #1
1a004398:	b2db      	uxtb	r3, r3
1a00439a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a00439c:	f997 300e 	ldrsb.w	r3, [r7, #14]
1a0043a0:	2b00      	cmp	r3, #0
1a0043a2:	dce9      	bgt.n	1a004378 <prvUnlockQueue+0x60>
1a0043a4:	e000      	b.n	1a0043a8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
1a0043a6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
1a0043a8:	687b      	ldr	r3, [r7, #4]
1a0043aa:	22ff      	movs	r2, #255	; 0xff
1a0043ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
1a0043b0:	f000 fa1a 	bl	1a0047e8 <vPortExitCritical>
}
1a0043b4:	bf00      	nop
1a0043b6:	3710      	adds	r7, #16
1a0043b8:	46bd      	mov	sp, r7
1a0043ba:	bd80      	pop	{r7, pc}

1a0043bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
1a0043bc:	b580      	push	{r7, lr}
1a0043be:	b084      	sub	sp, #16
1a0043c0:	af00      	add	r7, sp, #0
1a0043c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a0043c4:	f000 f9e2 	bl	1a00478c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a0043c8:	687b      	ldr	r3, [r7, #4]
1a0043ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
1a0043cc:	2b00      	cmp	r3, #0
1a0043ce:	d102      	bne.n	1a0043d6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
1a0043d0:	2301      	movs	r3, #1
1a0043d2:	60fb      	str	r3, [r7, #12]
1a0043d4:	e001      	b.n	1a0043da <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
1a0043d6:	2300      	movs	r3, #0
1a0043d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
1a0043da:	f000 fa05 	bl	1a0047e8 <vPortExitCritical>

	return xReturn;
1a0043de:	68fb      	ldr	r3, [r7, #12]
}
1a0043e0:	4618      	mov	r0, r3
1a0043e2:	3710      	adds	r7, #16
1a0043e4:	46bd      	mov	sp, r7
1a0043e6:	bd80      	pop	{r7, pc}

1a0043e8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a0043e8:	b580      	push	{r7, lr}
1a0043ea:	b084      	sub	sp, #16
1a0043ec:	af00      	add	r7, sp, #0
1a0043ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a0043f0:	f000 f9cc 	bl	1a00478c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a0043f4:	687b      	ldr	r3, [r7, #4]
1a0043f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
1a0043f8:	687b      	ldr	r3, [r7, #4]
1a0043fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
1a0043fc:	429a      	cmp	r2, r3
1a0043fe:	d102      	bne.n	1a004406 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
1a004400:	2301      	movs	r3, #1
1a004402:	60fb      	str	r3, [r7, #12]
1a004404:	e001      	b.n	1a00440a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
1a004406:	2300      	movs	r3, #0
1a004408:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
1a00440a:	f000 f9ed 	bl	1a0047e8 <vPortExitCritical>

	return xReturn;
1a00440e:	68fb      	ldr	r3, [r7, #12]
}
1a004410:	4618      	mov	r0, r3
1a004412:	3710      	adds	r7, #16
1a004414:	46bd      	mov	sp, r7
1a004416:	bd80      	pop	{r7, pc}

1a004418 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
1a004418:	b480      	push	{r7}
1a00441a:	b085      	sub	sp, #20
1a00441c:	af00      	add	r7, sp, #0
1a00441e:	6078      	str	r0, [r7, #4]
1a004420:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a004422:	2300      	movs	r3, #0
1a004424:	60fb      	str	r3, [r7, #12]
1a004426:	e014      	b.n	1a004452 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a004428:	4a0e      	ldr	r2, [pc, #56]	; (1a004464 <vQueueAddToRegistry+0x4c>)
1a00442a:	68fb      	ldr	r3, [r7, #12]
1a00442c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
1a004430:	2b00      	cmp	r3, #0
1a004432:	d10b      	bne.n	1a00444c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a004434:	490b      	ldr	r1, [pc, #44]	; (1a004464 <vQueueAddToRegistry+0x4c>)
1a004436:	68fb      	ldr	r3, [r7, #12]
1a004438:	683a      	ldr	r2, [r7, #0]
1a00443a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a00443e:	4a09      	ldr	r2, [pc, #36]	; (1a004464 <vQueueAddToRegistry+0x4c>)
1a004440:	68fb      	ldr	r3, [r7, #12]
1a004442:	00db      	lsls	r3, r3, #3
1a004444:	4413      	add	r3, r2
1a004446:	687a      	ldr	r2, [r7, #4]
1a004448:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a00444a:	e005      	b.n	1a004458 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a00444c:	68fb      	ldr	r3, [r7, #12]
1a00444e:	3301      	adds	r3, #1
1a004450:	60fb      	str	r3, [r7, #12]
1a004452:	68fb      	ldr	r3, [r7, #12]
1a004454:	2b07      	cmp	r3, #7
1a004456:	d9e7      	bls.n	1a004428 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
1a004458:	bf00      	nop
1a00445a:	3714      	adds	r7, #20
1a00445c:	46bd      	mov	sp, r7
1a00445e:	f85d 7b04 	ldr.w	r7, [sp], #4
1a004462:	4770      	bx	lr
1a004464:	10003564 	.word	0x10003564

1a004468 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
1a004468:	b480      	push	{r7}
1a00446a:	b085      	sub	sp, #20
1a00446c:	af00      	add	r7, sp, #0
1a00446e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a004470:	2300      	movs	r3, #0
1a004472:	60fb      	str	r3, [r7, #12]
1a004474:	e016      	b.n	1a0044a4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
1a004476:	4a10      	ldr	r2, [pc, #64]	; (1a0044b8 <vQueueUnregisterQueue+0x50>)
1a004478:	68fb      	ldr	r3, [r7, #12]
1a00447a:	00db      	lsls	r3, r3, #3
1a00447c:	4413      	add	r3, r2
1a00447e:	685b      	ldr	r3, [r3, #4]
1a004480:	687a      	ldr	r2, [r7, #4]
1a004482:	429a      	cmp	r2, r3
1a004484:	d10b      	bne.n	1a00449e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
1a004486:	4a0c      	ldr	r2, [pc, #48]	; (1a0044b8 <vQueueUnregisterQueue+0x50>)
1a004488:	68fb      	ldr	r3, [r7, #12]
1a00448a:	2100      	movs	r1, #0
1a00448c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
1a004490:	4a09      	ldr	r2, [pc, #36]	; (1a0044b8 <vQueueUnregisterQueue+0x50>)
1a004492:	68fb      	ldr	r3, [r7, #12]
1a004494:	00db      	lsls	r3, r3, #3
1a004496:	4413      	add	r3, r2
1a004498:	2200      	movs	r2, #0
1a00449a:	605a      	str	r2, [r3, #4]
				break;
1a00449c:	e005      	b.n	1a0044aa <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a00449e:	68fb      	ldr	r3, [r7, #12]
1a0044a0:	3301      	adds	r3, #1
1a0044a2:	60fb      	str	r3, [r7, #12]
1a0044a4:	68fb      	ldr	r3, [r7, #12]
1a0044a6:	2b07      	cmp	r3, #7
1a0044a8:	d9e5      	bls.n	1a004476 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
1a0044aa:	bf00      	nop
1a0044ac:	3714      	adds	r7, #20
1a0044ae:	46bd      	mov	sp, r7
1a0044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0044b4:	4770      	bx	lr
1a0044b6:	bf00      	nop
1a0044b8:	10003564 	.word	0x10003564

1a0044bc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a0044bc:	b580      	push	{r7, lr}
1a0044be:	b086      	sub	sp, #24
1a0044c0:	af00      	add	r7, sp, #0
1a0044c2:	60f8      	str	r0, [r7, #12]
1a0044c4:	60b9      	str	r1, [r7, #8]
1a0044c6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
1a0044c8:	68fb      	ldr	r3, [r7, #12]
1a0044ca:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a0044cc:	f000 f95e 	bl	1a00478c <vPortEnterCritical>
1a0044d0:	697b      	ldr	r3, [r7, #20]
1a0044d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
1a0044d6:	b25b      	sxtb	r3, r3
1a0044d8:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0044dc:	d103      	bne.n	1a0044e6 <vQueueWaitForMessageRestricted+0x2a>
1a0044de:	697b      	ldr	r3, [r7, #20]
1a0044e0:	2200      	movs	r2, #0
1a0044e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
1a0044e6:	697b      	ldr	r3, [r7, #20]
1a0044e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
1a0044ec:	b25b      	sxtb	r3, r3
1a0044ee:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0044f2:	d103      	bne.n	1a0044fc <vQueueWaitForMessageRestricted+0x40>
1a0044f4:	697b      	ldr	r3, [r7, #20]
1a0044f6:	2200      	movs	r2, #0
1a0044f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
1a0044fc:	f000 f974 	bl	1a0047e8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a004500:	697b      	ldr	r3, [r7, #20]
1a004502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
1a004504:	2b00      	cmp	r3, #0
1a004506:	d106      	bne.n	1a004516 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a004508:	697b      	ldr	r3, [r7, #20]
1a00450a:	3324      	adds	r3, #36	; 0x24
1a00450c:	687a      	ldr	r2, [r7, #4]
1a00450e:	68b9      	ldr	r1, [r7, #8]
1a004510:	4618      	mov	r0, r3
1a004512:	f7fe fa03 	bl	1a00291c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a004516:	6978      	ldr	r0, [r7, #20]
1a004518:	f7ff fefe 	bl	1a004318 <prvUnlockQueue>
	}
1a00451c:	bf00      	nop
1a00451e:	3718      	adds	r7, #24
1a004520:	46bd      	mov	sp, r7
1a004522:	bd80      	pop	{r7, pc}

1a004524 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
1a004524:	b480      	push	{r7}
1a004526:	b085      	sub	sp, #20
1a004528:	af00      	add	r7, sp, #0
1a00452a:	60f8      	str	r0, [r7, #12]
1a00452c:	60b9      	str	r1, [r7, #8]
1a00452e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
1a004530:	68fb      	ldr	r3, [r7, #12]
1a004532:	3b04      	subs	r3, #4
1a004534:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a004536:	68fb      	ldr	r3, [r7, #12]
1a004538:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
1a00453c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
1a00453e:	68fb      	ldr	r3, [r7, #12]
1a004540:	3b04      	subs	r3, #4
1a004542:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a004544:	68bb      	ldr	r3, [r7, #8]
1a004546:	f023 0201 	bic.w	r2, r3, #1
1a00454a:	68fb      	ldr	r3, [r7, #12]
1a00454c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
1a00454e:	68fb      	ldr	r3, [r7, #12]
1a004550:	3b04      	subs	r3, #4
1a004552:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a004554:	4a0c      	ldr	r2, [pc, #48]	; (1a004588 <pxPortInitialiseStack+0x64>)
1a004556:	68fb      	ldr	r3, [r7, #12]
1a004558:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
1a00455a:	68fb      	ldr	r3, [r7, #12]
1a00455c:	3b14      	subs	r3, #20
1a00455e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a004560:	687a      	ldr	r2, [r7, #4]
1a004562:	68fb      	ldr	r3, [r7, #12]
1a004564:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
1a004566:	68fb      	ldr	r3, [r7, #12]
1a004568:	3b04      	subs	r3, #4
1a00456a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a00456c:	68fb      	ldr	r3, [r7, #12]
1a00456e:	f06f 0202 	mvn.w	r2, #2
1a004572:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
1a004574:	68fb      	ldr	r3, [r7, #12]
1a004576:	3b20      	subs	r3, #32
1a004578:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
1a00457a:	68fb      	ldr	r3, [r7, #12]
}
1a00457c:	4618      	mov	r0, r3
1a00457e:	3714      	adds	r7, #20
1a004580:	46bd      	mov	sp, r7
1a004582:	f85d 7b04 	ldr.w	r7, [sp], #4
1a004586:	4770      	bx	lr
1a004588:	1a00458d 	.word	0x1a00458d

1a00458c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a00458c:	b480      	push	{r7}
1a00458e:	b085      	sub	sp, #20
1a004590:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
1a004592:	2300      	movs	r3, #0
1a004594:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a004596:	4b11      	ldr	r3, [pc, #68]	; (1a0045dc <prvTaskExitError+0x50>)
1a004598:	681b      	ldr	r3, [r3, #0]
1a00459a:	f1b3 3fff 	cmp.w	r3, #4294967295
1a00459e:	d009      	beq.n	1a0045b4 <prvTaskExitError+0x28>
1a0045a0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0045a4:	f383 8811 	msr	BASEPRI, r3
1a0045a8:	f3bf 8f6f 	isb	sy
1a0045ac:	f3bf 8f4f 	dsb	sy
1a0045b0:	60fb      	str	r3, [r7, #12]
1a0045b2:	e7fe      	b.n	1a0045b2 <prvTaskExitError+0x26>
1a0045b4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0045b8:	f383 8811 	msr	BASEPRI, r3
1a0045bc:	f3bf 8f6f 	isb	sy
1a0045c0:	f3bf 8f4f 	dsb	sy
1a0045c4:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a0045c6:	bf00      	nop
1a0045c8:	687b      	ldr	r3, [r7, #4]
1a0045ca:	2b00      	cmp	r3, #0
1a0045cc:	d0fc      	beq.n	1a0045c8 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a0045ce:	bf00      	nop
1a0045d0:	3714      	adds	r7, #20
1a0045d2:	46bd      	mov	sp, r7
1a0045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0045d8:	4770      	bx	lr
1a0045da:	bf00      	nop
1a0045dc:	10000010 	.word	0x10000010

1a0045e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
1a0045e0:	4b07      	ldr	r3, [pc, #28]	; (1a004600 <pxCurrentTCBConst2>)
1a0045e2:	6819      	ldr	r1, [r3, #0]
1a0045e4:	6808      	ldr	r0, [r1, #0]
1a0045e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0045ea:	f380 8809 	msr	PSP, r0
1a0045ee:	f3bf 8f6f 	isb	sy
1a0045f2:	f04f 0000 	mov.w	r0, #0
1a0045f6:	f380 8811 	msr	BASEPRI, r0
1a0045fa:	4770      	bx	lr
1a0045fc:	f3af 8000 	nop.w

1a004600 <pxCurrentTCBConst2>:
1a004600:	10002b84 	.word	0x10002b84
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
1a004604:	bf00      	nop
1a004606:	bf00      	nop

1a004608 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a004608:	4808      	ldr	r0, [pc, #32]	; (1a00462c <prvPortStartFirstTask+0x24>)
1a00460a:	6800      	ldr	r0, [r0, #0]
1a00460c:	6800      	ldr	r0, [r0, #0]
1a00460e:	f380 8808 	msr	MSP, r0
1a004612:	f04f 0000 	mov.w	r0, #0
1a004616:	f380 8814 	msr	CONTROL, r0
1a00461a:	b662      	cpsie	i
1a00461c:	b661      	cpsie	f
1a00461e:	f3bf 8f4f 	dsb	sy
1a004622:	f3bf 8f6f 	isb	sy
1a004626:	df00      	svc	0
1a004628:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
1a00462a:	bf00      	nop
1a00462c:	e000ed08 	.word	0xe000ed08

1a004630 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
1a004630:	b580      	push	{r7, lr}
1a004632:	b088      	sub	sp, #32
1a004634:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a004636:	4b4c      	ldr	r3, [pc, #304]	; (1a004768 <xPortStartScheduler+0x138>)
1a004638:	681b      	ldr	r3, [r3, #0]
1a00463a:	4a4c      	ldr	r2, [pc, #304]	; (1a00476c <xPortStartScheduler+0x13c>)
1a00463c:	4293      	cmp	r3, r2
1a00463e:	d109      	bne.n	1a004654 <xPortStartScheduler+0x24>
1a004640:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a004644:	f383 8811 	msr	BASEPRI, r3
1a004648:	f3bf 8f6f 	isb	sy
1a00464c:	f3bf 8f4f 	dsb	sy
1a004650:	61bb      	str	r3, [r7, #24]
1a004652:	e7fe      	b.n	1a004652 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a004654:	4b44      	ldr	r3, [pc, #272]	; (1a004768 <xPortStartScheduler+0x138>)
1a004656:	681b      	ldr	r3, [r3, #0]
1a004658:	4a45      	ldr	r2, [pc, #276]	; (1a004770 <xPortStartScheduler+0x140>)
1a00465a:	4293      	cmp	r3, r2
1a00465c:	d109      	bne.n	1a004672 <xPortStartScheduler+0x42>
1a00465e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a004662:	f383 8811 	msr	BASEPRI, r3
1a004666:	f3bf 8f6f 	isb	sy
1a00466a:	f3bf 8f4f 	dsb	sy
1a00466e:	617b      	str	r3, [r7, #20]
1a004670:	e7fe      	b.n	1a004670 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
1a004672:	4b40      	ldr	r3, [pc, #256]	; (1a004774 <xPortStartScheduler+0x144>)
1a004674:	61fb      	str	r3, [r7, #28]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a004676:	69fb      	ldr	r3, [r7, #28]
1a004678:	781b      	ldrb	r3, [r3, #0]
1a00467a:	b2db      	uxtb	r3, r3
1a00467c:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a00467e:	69fb      	ldr	r3, [r7, #28]
1a004680:	22ff      	movs	r2, #255	; 0xff
1a004682:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a004684:	69fb      	ldr	r3, [r7, #28]
1a004686:	781b      	ldrb	r3, [r3, #0]
1a004688:	b2db      	uxtb	r3, r3
1a00468a:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a00468c:	79fb      	ldrb	r3, [r7, #7]
1a00468e:	b2db      	uxtb	r3, r3
1a004690:	f023 035f 	bic.w	r3, r3, #95	; 0x5f
1a004694:	b2da      	uxtb	r2, r3
1a004696:	4b38      	ldr	r3, [pc, #224]	; (1a004778 <xPortStartScheduler+0x148>)
1a004698:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a00469a:	4b38      	ldr	r3, [pc, #224]	; (1a00477c <xPortStartScheduler+0x14c>)
1a00469c:	2207      	movs	r2, #7
1a00469e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a0046a0:	e009      	b.n	1a0046b6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
1a0046a2:	4b36      	ldr	r3, [pc, #216]	; (1a00477c <xPortStartScheduler+0x14c>)
1a0046a4:	681b      	ldr	r3, [r3, #0]
1a0046a6:	3b01      	subs	r3, #1
1a0046a8:	4a34      	ldr	r2, [pc, #208]	; (1a00477c <xPortStartScheduler+0x14c>)
1a0046aa:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a0046ac:	79fb      	ldrb	r3, [r7, #7]
1a0046ae:	b2db      	uxtb	r3, r3
1a0046b0:	005b      	lsls	r3, r3, #1
1a0046b2:	b2db      	uxtb	r3, r3
1a0046b4:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a0046b6:	79fb      	ldrb	r3, [r7, #7]
1a0046b8:	b2db      	uxtb	r3, r3
1a0046ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
1a0046be:	2b80      	cmp	r3, #128	; 0x80
1a0046c0:	d0ef      	beq.n	1a0046a2 <xPortStartScheduler+0x72>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a0046c2:	4b2e      	ldr	r3, [pc, #184]	; (1a00477c <xPortStartScheduler+0x14c>)
1a0046c4:	681b      	ldr	r3, [r3, #0]
1a0046c6:	f1c3 0307 	rsb	r3, r3, #7
1a0046ca:	2b03      	cmp	r3, #3
1a0046cc:	d009      	beq.n	1a0046e2 <xPortStartScheduler+0xb2>
1a0046ce:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0046d2:	f383 8811 	msr	BASEPRI, r3
1a0046d6:	f3bf 8f6f 	isb	sy
1a0046da:	f3bf 8f4f 	dsb	sy
1a0046de:	613b      	str	r3, [r7, #16]
1a0046e0:	e7fe      	b.n	1a0046e0 <xPortStartScheduler+0xb0>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
1a0046e2:	4b26      	ldr	r3, [pc, #152]	; (1a00477c <xPortStartScheduler+0x14c>)
1a0046e4:	681b      	ldr	r3, [r3, #0]
1a0046e6:	f1c3 0307 	rsb	r3, r3, #7
1a0046ea:	2b03      	cmp	r3, #3
1a0046ec:	d009      	beq.n	1a004702 <xPortStartScheduler+0xd2>
1a0046ee:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0046f2:	f383 8811 	msr	BASEPRI, r3
1a0046f6:	f3bf 8f6f 	isb	sy
1a0046fa:	f3bf 8f4f 	dsb	sy
1a0046fe:	60fb      	str	r3, [r7, #12]
1a004700:	e7fe      	b.n	1a004700 <xPortStartScheduler+0xd0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a004702:	4b1e      	ldr	r3, [pc, #120]	; (1a00477c <xPortStartScheduler+0x14c>)
1a004704:	681b      	ldr	r3, [r3, #0]
1a004706:	021b      	lsls	r3, r3, #8
1a004708:	4a1c      	ldr	r2, [pc, #112]	; (1a00477c <xPortStartScheduler+0x14c>)
1a00470a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a00470c:	4b1b      	ldr	r3, [pc, #108]	; (1a00477c <xPortStartScheduler+0x14c>)
1a00470e:	681b      	ldr	r3, [r3, #0]
1a004710:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a004714:	4a19      	ldr	r2, [pc, #100]	; (1a00477c <xPortStartScheduler+0x14c>)
1a004716:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a004718:	68bb      	ldr	r3, [r7, #8]
1a00471a:	b2da      	uxtb	r2, r3
1a00471c:	69fb      	ldr	r3, [r7, #28]
1a00471e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a004720:	4b17      	ldr	r3, [pc, #92]	; (1a004780 <xPortStartScheduler+0x150>)
1a004722:	681b      	ldr	r3, [r3, #0]
1a004724:	4a16      	ldr	r2, [pc, #88]	; (1a004780 <xPortStartScheduler+0x150>)
1a004726:	f443 0360 	orr.w	r3, r3, #14680064	; 0xe00000
1a00472a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a00472c:	4b14      	ldr	r3, [pc, #80]	; (1a004780 <xPortStartScheduler+0x150>)
1a00472e:	681b      	ldr	r3, [r3, #0]
1a004730:	4a13      	ldr	r2, [pc, #76]	; (1a004780 <xPortStartScheduler+0x150>)
1a004732:	f043 4360 	orr.w	r3, r3, #3758096384	; 0xe0000000
1a004736:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
1a004738:	f000 f8d6 	bl	1a0048e8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
1a00473c:	4b11      	ldr	r3, [pc, #68]	; (1a004784 <xPortStartScheduler+0x154>)
1a00473e:	2200      	movs	r2, #0
1a004740:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
1a004742:	f000 f8f5 	bl	1a004930 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a004746:	4b10      	ldr	r3, [pc, #64]	; (1a004788 <xPortStartScheduler+0x158>)
1a004748:	681b      	ldr	r3, [r3, #0]
1a00474a:	4a0f      	ldr	r2, [pc, #60]	; (1a004788 <xPortStartScheduler+0x158>)
1a00474c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a004750:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
1a004752:	f7ff ff59 	bl	1a004608 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
1a004756:	f7fe f83d 	bl	1a0027d4 <vTaskSwitchContext>
	prvTaskExitError();
1a00475a:	f7ff ff17 	bl	1a00458c <prvTaskExitError>

	/* Should not get here! */
	return 0;
1a00475e:	2300      	movs	r3, #0
}
1a004760:	4618      	mov	r0, r3
1a004762:	3720      	adds	r7, #32
1a004764:	46bd      	mov	sp, r7
1a004766:	bd80      	pop	{r7, pc}
1a004768:	e000ed00 	.word	0xe000ed00
1a00476c:	410fc271 	.word	0x410fc271
1a004770:	410fc270 	.word	0x410fc270
1a004774:	e000e400 	.word	0xe000e400
1a004778:	10003478 	.word	0x10003478
1a00477c:	1000347c 	.word	0x1000347c
1a004780:	e000ed20 	.word	0xe000ed20
1a004784:	10000010 	.word	0x10000010
1a004788:	e000ef34 	.word	0xe000ef34

1a00478c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
1a00478c:	b480      	push	{r7}
1a00478e:	b083      	sub	sp, #12
1a004790:	af00      	add	r7, sp, #0
1a004792:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a004796:	f383 8811 	msr	BASEPRI, r3
1a00479a:	f3bf 8f6f 	isb	sy
1a00479e:	f3bf 8f4f 	dsb	sy
1a0047a2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
1a0047a4:	4b0e      	ldr	r3, [pc, #56]	; (1a0047e0 <vPortEnterCritical+0x54>)
1a0047a6:	681b      	ldr	r3, [r3, #0]
1a0047a8:	3301      	adds	r3, #1
1a0047aa:	4a0d      	ldr	r2, [pc, #52]	; (1a0047e0 <vPortEnterCritical+0x54>)
1a0047ac:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
1a0047ae:	4b0c      	ldr	r3, [pc, #48]	; (1a0047e0 <vPortEnterCritical+0x54>)
1a0047b0:	681b      	ldr	r3, [r3, #0]
1a0047b2:	2b01      	cmp	r3, #1
1a0047b4:	d10e      	bne.n	1a0047d4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a0047b6:	4b0b      	ldr	r3, [pc, #44]	; (1a0047e4 <vPortEnterCritical+0x58>)
1a0047b8:	681b      	ldr	r3, [r3, #0]
1a0047ba:	b2db      	uxtb	r3, r3
1a0047bc:	2b00      	cmp	r3, #0
1a0047be:	d009      	beq.n	1a0047d4 <vPortEnterCritical+0x48>
1a0047c0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0047c4:	f383 8811 	msr	BASEPRI, r3
1a0047c8:	f3bf 8f6f 	isb	sy
1a0047cc:	f3bf 8f4f 	dsb	sy
1a0047d0:	603b      	str	r3, [r7, #0]
1a0047d2:	e7fe      	b.n	1a0047d2 <vPortEnterCritical+0x46>
	}
}
1a0047d4:	bf00      	nop
1a0047d6:	370c      	adds	r7, #12
1a0047d8:	46bd      	mov	sp, r7
1a0047da:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0047de:	4770      	bx	lr
1a0047e0:	10000010 	.word	0x10000010
1a0047e4:	e000ed04 	.word	0xe000ed04

1a0047e8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
1a0047e8:	b480      	push	{r7}
1a0047ea:	b083      	sub	sp, #12
1a0047ec:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
1a0047ee:	4b11      	ldr	r3, [pc, #68]	; (1a004834 <vPortExitCritical+0x4c>)
1a0047f0:	681b      	ldr	r3, [r3, #0]
1a0047f2:	2b00      	cmp	r3, #0
1a0047f4:	d109      	bne.n	1a00480a <vPortExitCritical+0x22>
1a0047f6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0047fa:	f383 8811 	msr	BASEPRI, r3
1a0047fe:	f3bf 8f6f 	isb	sy
1a004802:	f3bf 8f4f 	dsb	sy
1a004806:	607b      	str	r3, [r7, #4]
1a004808:	e7fe      	b.n	1a004808 <vPortExitCritical+0x20>
	uxCriticalNesting--;
1a00480a:	4b0a      	ldr	r3, [pc, #40]	; (1a004834 <vPortExitCritical+0x4c>)
1a00480c:	681b      	ldr	r3, [r3, #0]
1a00480e:	3b01      	subs	r3, #1
1a004810:	4a08      	ldr	r2, [pc, #32]	; (1a004834 <vPortExitCritical+0x4c>)
1a004812:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a004814:	4b07      	ldr	r3, [pc, #28]	; (1a004834 <vPortExitCritical+0x4c>)
1a004816:	681b      	ldr	r3, [r3, #0]
1a004818:	2b00      	cmp	r3, #0
1a00481a:	d104      	bne.n	1a004826 <vPortExitCritical+0x3e>
1a00481c:	2300      	movs	r3, #0
1a00481e:	603b      	str	r3, [r7, #0]
	__asm volatile
1a004820:	683b      	ldr	r3, [r7, #0]
1a004822:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
1a004826:	bf00      	nop
1a004828:	370c      	adds	r7, #12
1a00482a:	46bd      	mov	sp, r7
1a00482c:	f85d 7b04 	ldr.w	r7, [sp], #4
1a004830:	4770      	bx	lr
1a004832:	bf00      	nop
1a004834:	10000010 	.word	0x10000010
1a004838:	ffffffff 	.word	0xffffffff
1a00483c:	ffffffff 	.word	0xffffffff

1a004840 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
1a004840:	f3ef 8009 	mrs	r0, PSP
1a004844:	f3bf 8f6f 	isb	sy
1a004848:	4b15      	ldr	r3, [pc, #84]	; (1a0048a0 <pxCurrentTCBConst>)
1a00484a:	681a      	ldr	r2, [r3, #0]
1a00484c:	f01e 0f10 	tst.w	lr, #16
1a004850:	bf08      	it	eq
1a004852:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a004856:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00485a:	6010      	str	r0, [r2, #0]
1a00485c:	e92d 0009 	stmdb	sp!, {r0, r3}
1a004860:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a004864:	f380 8811 	msr	BASEPRI, r0
1a004868:	f3bf 8f4f 	dsb	sy
1a00486c:	f3bf 8f6f 	isb	sy
1a004870:	f7fd ffb0 	bl	1a0027d4 <vTaskSwitchContext>
1a004874:	f04f 0000 	mov.w	r0, #0
1a004878:	f380 8811 	msr	BASEPRI, r0
1a00487c:	bc09      	pop	{r0, r3}
1a00487e:	6819      	ldr	r1, [r3, #0]
1a004880:	6808      	ldr	r0, [r1, #0]
1a004882:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a004886:	f01e 0f10 	tst.w	lr, #16
1a00488a:	bf08      	it	eq
1a00488c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a004890:	f380 8809 	msr	PSP, r0
1a004894:	f3bf 8f6f 	isb	sy
1a004898:	4770      	bx	lr
1a00489a:	bf00      	nop
1a00489c:	f3af 8000 	nop.w

1a0048a0 <pxCurrentTCBConst>:
1a0048a0:	10002b84 	.word	0x10002b84
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
1a0048a4:	bf00      	nop
1a0048a6:	bf00      	nop

1a0048a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
1a0048a8:	b580      	push	{r7, lr}
1a0048aa:	b082      	sub	sp, #8
1a0048ac:	af00      	add	r7, sp, #0
	__asm volatile
1a0048ae:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0048b2:	f383 8811 	msr	BASEPRI, r3
1a0048b6:	f3bf 8f6f 	isb	sy
1a0048ba:	f3bf 8f4f 	dsb	sy
1a0048be:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
1a0048c0:	f7fd fecc 	bl	1a00265c <xTaskIncrementTick>
1a0048c4:	4603      	mov	r3, r0
1a0048c6:	2b00      	cmp	r3, #0
1a0048c8:	d003      	beq.n	1a0048d2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a0048ca:	4b06      	ldr	r3, [pc, #24]	; (1a0048e4 <SysTick_Handler+0x3c>)
1a0048cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0048d0:	601a      	str	r2, [r3, #0]
1a0048d2:	2300      	movs	r3, #0
1a0048d4:	603b      	str	r3, [r7, #0]
	__asm volatile
1a0048d6:	683b      	ldr	r3, [r7, #0]
1a0048d8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
1a0048dc:	bf00      	nop
1a0048de:	3708      	adds	r7, #8
1a0048e0:	46bd      	mov	sp, r7
1a0048e2:	bd80      	pop	{r7, pc}
1a0048e4:	e000ed04 	.word	0xe000ed04

1a0048e8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
1a0048e8:	b480      	push	{r7}
1a0048ea:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a0048ec:	4b0b      	ldr	r3, [pc, #44]	; (1a00491c <vPortSetupTimerInterrupt+0x34>)
1a0048ee:	2200      	movs	r2, #0
1a0048f0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a0048f2:	4b0b      	ldr	r3, [pc, #44]	; (1a004920 <vPortSetupTimerInterrupt+0x38>)
1a0048f4:	2200      	movs	r2, #0
1a0048f6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a0048f8:	4b0a      	ldr	r3, [pc, #40]	; (1a004924 <vPortSetupTimerInterrupt+0x3c>)
1a0048fa:	681b      	ldr	r3, [r3, #0]
1a0048fc:	4a0a      	ldr	r2, [pc, #40]	; (1a004928 <vPortSetupTimerInterrupt+0x40>)
1a0048fe:	fba2 2303 	umull	r2, r3, r2, r3
1a004902:	099b      	lsrs	r3, r3, #6
1a004904:	4a09      	ldr	r2, [pc, #36]	; (1a00492c <vPortSetupTimerInterrupt+0x44>)
1a004906:	3b01      	subs	r3, #1
1a004908:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a00490a:	4b04      	ldr	r3, [pc, #16]	; (1a00491c <vPortSetupTimerInterrupt+0x34>)
1a00490c:	2207      	movs	r2, #7
1a00490e:	601a      	str	r2, [r3, #0]
}
1a004910:	bf00      	nop
1a004912:	46bd      	mov	sp, r7
1a004914:	f85d 7b04 	ldr.w	r7, [sp], #4
1a004918:	4770      	bx	lr
1a00491a:	bf00      	nop
1a00491c:	e000e010 	.word	0xe000e010
1a004920:	e000e018 	.word	0xe000e018
1a004924:	100035a4 	.word	0x100035a4
1a004928:	10624dd3 	.word	0x10624dd3
1a00492c:	e000e014 	.word	0xe000e014

1a004930 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a004930:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a004940 <vPortEnableVFP+0x10>
1a004934:	6801      	ldr	r1, [r0, #0]
1a004936:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a00493a:	6001      	str	r1, [r0, #0]
1a00493c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
1a00493e:	bf00      	nop
1a004940:	e000ed88 	.word	0xe000ed88

1a004944 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
1a004944:	b480      	push	{r7}
1a004946:	b085      	sub	sp, #20
1a004948:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a00494a:	f3ef 8305 	mrs	r3, IPSR
1a00494e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a004950:	68fb      	ldr	r3, [r7, #12]
1a004952:	2b0f      	cmp	r3, #15
1a004954:	d913      	bls.n	1a00497e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a004956:	4a16      	ldr	r2, [pc, #88]	; (1a0049b0 <vPortValidateInterruptPriority+0x6c>)
1a004958:	68fb      	ldr	r3, [r7, #12]
1a00495a:	4413      	add	r3, r2
1a00495c:	781b      	ldrb	r3, [r3, #0]
1a00495e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a004960:	4b14      	ldr	r3, [pc, #80]	; (1a0049b4 <vPortValidateInterruptPriority+0x70>)
1a004962:	781b      	ldrb	r3, [r3, #0]
1a004964:	7afa      	ldrb	r2, [r7, #11]
1a004966:	429a      	cmp	r2, r3
1a004968:	d209      	bcs.n	1a00497e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
1a00496a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00496e:	f383 8811 	msr	BASEPRI, r3
1a004972:	f3bf 8f6f 	isb	sy
1a004976:	f3bf 8f4f 	dsb	sy
1a00497a:	607b      	str	r3, [r7, #4]
1a00497c:	e7fe      	b.n	1a00497c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a00497e:	4b0e      	ldr	r3, [pc, #56]	; (1a0049b8 <vPortValidateInterruptPriority+0x74>)
1a004980:	681b      	ldr	r3, [r3, #0]
1a004982:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
1a004986:	4b0d      	ldr	r3, [pc, #52]	; (1a0049bc <vPortValidateInterruptPriority+0x78>)
1a004988:	681b      	ldr	r3, [r3, #0]
1a00498a:	429a      	cmp	r2, r3
1a00498c:	d909      	bls.n	1a0049a2 <vPortValidateInterruptPriority+0x5e>
1a00498e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a004992:	f383 8811 	msr	BASEPRI, r3
1a004996:	f3bf 8f6f 	isb	sy
1a00499a:	f3bf 8f4f 	dsb	sy
1a00499e:	603b      	str	r3, [r7, #0]
1a0049a0:	e7fe      	b.n	1a0049a0 <vPortValidateInterruptPriority+0x5c>
	}
1a0049a2:	bf00      	nop
1a0049a4:	3714      	adds	r7, #20
1a0049a6:	46bd      	mov	sp, r7
1a0049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0049ac:	4770      	bx	lr
1a0049ae:	bf00      	nop
1a0049b0:	e000e3f0 	.word	0xe000e3f0
1a0049b4:	10003478 	.word	0x10003478
1a0049b8:	e000ed0c 	.word	0xe000ed0c
1a0049bc:	1000347c 	.word	0x1000347c

1a0049c0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
1a0049c0:	b480      	push	{r7}
1a0049c2:	b083      	sub	sp, #12
1a0049c4:	af00      	add	r7, sp, #0
1a0049c6:	4603      	mov	r3, r0
1a0049c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
1a0049ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a0049ce:	2b00      	cmp	r3, #0
1a0049d0:	db0c      	blt.n	1a0049ec <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0049d2:	79fb      	ldrb	r3, [r7, #7]
1a0049d4:	f003 021f 	and.w	r2, r3, #31
1a0049d8:	4907      	ldr	r1, [pc, #28]	; (1a0049f8 <__NVIC_ClearPendingIRQ+0x38>)
1a0049da:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a0049de:	095b      	lsrs	r3, r3, #5
1a0049e0:	2001      	movs	r0, #1
1a0049e2:	fa00 f202 	lsl.w	r2, r0, r2
1a0049e6:	3360      	adds	r3, #96	; 0x60
1a0049e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
1a0049ec:	bf00      	nop
1a0049ee:	370c      	adds	r7, #12
1a0049f0:	46bd      	mov	sp, r7
1a0049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0049f6:	4770      	bx	lr
1a0049f8:	e000e100 	.word	0xe000e100

1a0049fc <DAC_IRQHandler>:
}
/*-----------------------------------------------------------*/

// ISR Handler
void vSoftwareInterruptHandler( void )
{
1a0049fc:	b580      	push	{r7, lr}
1a0049fe:	af00      	add	r7, sp, #0
   NVIC_ClearPendingIRQ( mainSW_INTERRUPT_ID );
1a004a00:	2000      	movs	r0, #0
1a004a02:	f7ff ffdd 	bl	1a0049c0 <__NVIC_ClearPendingIRQ>

   // Execute Tick Hook function if pointer is not NULL
   if( freeRtosInterruptCallback != NULL ) {
1a004a06:	4b04      	ldr	r3, [pc, #16]	; (1a004a18 <DAC_IRQHandler+0x1c>)
1a004a08:	681b      	ldr	r3, [r3, #0]
1a004a0a:	2b00      	cmp	r3, #0
1a004a0c:	d002      	beq.n	1a004a14 <DAC_IRQHandler+0x18>
      (* freeRtosInterruptCallback )();
1a004a0e:	4b02      	ldr	r3, [pc, #8]	; (1a004a18 <DAC_IRQHandler+0x1c>)
1a004a10:	681b      	ldr	r3, [r3, #0]
1a004a12:	4798      	blx	r3
   }
}
1a004a14:	bf00      	nop
1a004a16:	bd80      	pop	{r7, pc}
1a004a18:	10003480 	.word	0x10003480

1a004a1c <Chip_SCU_PinMuxSet>:
 * @return	Nothing
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
1a004a1c:	b480      	push	{r7}
1a004a1e:	b083      	sub	sp, #12
1a004a20:	af00      	add	r7, sp, #0
1a004a22:	4603      	mov	r3, r0
1a004a24:	71fb      	strb	r3, [r7, #7]
1a004a26:	460b      	mov	r3, r1
1a004a28:	71bb      	strb	r3, [r7, #6]
1a004a2a:	4613      	mov	r3, r2
1a004a2c:	80bb      	strh	r3, [r7, #4]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a004a2e:	4807      	ldr	r0, [pc, #28]	; (1a004a4c <Chip_SCU_PinMuxSet+0x30>)
1a004a30:	79f9      	ldrb	r1, [r7, #7]
1a004a32:	79bb      	ldrb	r3, [r7, #6]
1a004a34:	88ba      	ldrh	r2, [r7, #4]
1a004a36:	0149      	lsls	r1, r1, #5
1a004a38:	440b      	add	r3, r1
1a004a3a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
1a004a3e:	bf00      	nop
1a004a40:	370c      	adds	r7, #12
1a004a42:	46bd      	mov	sp, r7
1a004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
1a004a48:	4770      	bx	lr
1a004a4a:	bf00      	nop
1a004a4c:	40086000 	.word	0x40086000

1a004a50 <Chip_SCU_SetPinMuxing>:
 * @param	pinArray    : Pointer to array of pin mux selections
 * @param	arrayLength : Number of entries in pinArray
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
1a004a50:	b580      	push	{r7, lr}
1a004a52:	b084      	sub	sp, #16
1a004a54:	af00      	add	r7, sp, #0
1a004a56:	6078      	str	r0, [r7, #4]
1a004a58:	6039      	str	r1, [r7, #0]
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a004a5a:	2300      	movs	r3, #0
1a004a5c:	60fb      	str	r3, [r7, #12]
1a004a5e:	e014      	b.n	1a004a8a <Chip_SCU_SetPinMuxing+0x3a>
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a004a60:	68fb      	ldr	r3, [r7, #12]
1a004a62:	009b      	lsls	r3, r3, #2
1a004a64:	687a      	ldr	r2, [r7, #4]
1a004a66:	4413      	add	r3, r2
1a004a68:	7818      	ldrb	r0, [r3, #0]
1a004a6a:	68fb      	ldr	r3, [r7, #12]
1a004a6c:	009b      	lsls	r3, r3, #2
1a004a6e:	687a      	ldr	r2, [r7, #4]
1a004a70:	4413      	add	r3, r2
1a004a72:	7859      	ldrb	r1, [r3, #1]
1a004a74:	68fb      	ldr	r3, [r7, #12]
1a004a76:	009b      	lsls	r3, r3, #2
1a004a78:	687a      	ldr	r2, [r7, #4]
1a004a7a:	4413      	add	r3, r2
1a004a7c:	885b      	ldrh	r3, [r3, #2]
1a004a7e:	461a      	mov	r2, r3
1a004a80:	f7ff ffcc 	bl	1a004a1c <Chip_SCU_PinMuxSet>
	for (ix = 0; ix < arrayLength; ix++ ) {
1a004a84:	68fb      	ldr	r3, [r7, #12]
1a004a86:	3301      	adds	r3, #1
1a004a88:	60fb      	str	r3, [r7, #12]
1a004a8a:	68fa      	ldr	r2, [r7, #12]
1a004a8c:	683b      	ldr	r3, [r7, #0]
1a004a8e:	429a      	cmp	r2, r3
1a004a90:	d3e6      	bcc.n	1a004a60 <Chip_SCU_SetPinMuxing+0x10>
	}
}
1a004a92:	bf00      	nop
1a004a94:	3710      	adds	r7, #16
1a004a96:	46bd      	mov	sp, r7
1a004a98:	bd80      	pop	{r7, pc}
1a004a9a:	Address 0x1a004a9a is out of bounds.


1a004a9c <Chip_CREG_SetFlashAcceleration>:
 * This function should be called with the higher frequency before the clock frequency is
 * increased and it should be called with the new lower value after the clock frequency is
 * decreased.
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
1a004a9c:	b480      	push	{r7}
1a004a9e:	b085      	sub	sp, #20
1a004aa0:	af00      	add	r7, sp, #0
1a004aa2:	6078      	str	r0, [r7, #4]
	uint32_t FAValue = Hz / 21510000;
1a004aa4:	687b      	ldr	r3, [r7, #4]
1a004aa6:	4a10      	ldr	r2, [pc, #64]	; (1a004ae8 <Chip_CREG_SetFlashAcceleration+0x4c>)
1a004aa8:	fba2 2303 	umull	r2, r3, r2, r3
1a004aac:	0ddb      	lsrs	r3, r3, #23
1a004aae:	60fb      	str	r3, [r7, #12]

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a004ab0:	4b0e      	ldr	r3, [pc, #56]	; (1a004aec <Chip_CREG_SetFlashAcceleration+0x50>)
1a004ab2:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
1a004ab6:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
1a004aba:	68fb      	ldr	r3, [r7, #12]
1a004abc:	031b      	lsls	r3, r3, #12
1a004abe:	490b      	ldr	r1, [pc, #44]	; (1a004aec <Chip_CREG_SetFlashAcceleration+0x50>)
1a004ac0:	4313      	orrs	r3, r2
1a004ac2:	f8c1 3120 	str.w	r3, [r1, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a004ac6:	4b09      	ldr	r3, [pc, #36]	; (1a004aec <Chip_CREG_SetFlashAcceleration+0x50>)
1a004ac8:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
1a004acc:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
1a004ad0:	68fb      	ldr	r3, [r7, #12]
1a004ad2:	031b      	lsls	r3, r3, #12
1a004ad4:	4905      	ldr	r1, [pc, #20]	; (1a004aec <Chip_CREG_SetFlashAcceleration+0x50>)
1a004ad6:	4313      	orrs	r3, r2
1a004ad8:	f8c1 3124 	str.w	r3, [r1, #292]	; 0x124
}
1a004adc:	bf00      	nop
1a004ade:	3714      	adds	r7, #20
1a004ae0:	46bd      	mov	sp, r7
1a004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
1a004ae6:	4770      	bx	lr
1a004ae8:	63d6267d 	.word	0x63d6267d
1a004aec:	40043000 	.word	0x40043000

1a004af0 <Board_SetupMuxing>:
    #endif
};


void Board_SetupMuxing(void)
{
1a004af0:	b580      	push	{r7, lr}
1a004af2:	af00      	add	r7, sp, #0
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
1a004af4:	211d      	movs	r1, #29
1a004af6:	4802      	ldr	r0, [pc, #8]	; (1a004b00 <Board_SetupMuxing+0x10>)
1a004af8:	f7ff ffaa 	bl	1a004a50 <Chip_SCU_SetPinMuxing>
}
1a004afc:	bf00      	nop
1a004afe:	bd80      	pop	{r7, pc}
1a004b00:	1a00cf64 	.word	0x1a00cf64

1a004b04 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a004b04:	b580      	push	{r7, lr}
1a004b06:	b082      	sub	sp, #8
1a004b08:	af00      	add	r7, sp, #0
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
1a004b0a:	4818      	ldr	r0, [pc, #96]	; (1a004b6c <Board_SetupClocking+0x68>)
1a004b0c:	f7ff ffc6 	bl	1a004a9c <Chip_CREG_SetFlashAcceleration>
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a004b10:	2201      	movs	r2, #1
1a004b12:	4916      	ldr	r1, [pc, #88]	; (1a004b6c <Board_SetupClocking+0x68>)
1a004b14:	2006      	movs	r0, #6
1a004b16:	f000 fcfb 	bl	1a005510 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a004b1a:	2300      	movs	r3, #0
1a004b1c:	607b      	str	r3, [r7, #4]
1a004b1e:	e011      	b.n	1a004b44 <Board_SetupClocking+0x40>
    {
        const struct CLK_BASE_STATES *c = &InitClkStates[i];
1a004b20:	687b      	ldr	r3, [r7, #4]
1a004b22:	009b      	lsls	r3, r3, #2
1a004b24:	4a12      	ldr	r2, [pc, #72]	; (1a004b70 <Board_SetupClocking+0x6c>)
1a004b26:	4413      	add	r3, r2
1a004b28:	603b      	str	r3, [r7, #0]
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a004b2a:	683b      	ldr	r3, [r7, #0]
1a004b2c:	7818      	ldrb	r0, [r3, #0]
1a004b2e:	683b      	ldr	r3, [r7, #0]
1a004b30:	7859      	ldrb	r1, [r3, #1]
1a004b32:	683b      	ldr	r3, [r7, #0]
1a004b34:	789a      	ldrb	r2, [r3, #2]
1a004b36:	683b      	ldr	r3, [r7, #0]
1a004b38:	78db      	ldrb	r3, [r3, #3]
1a004b3a:	f001 f957 	bl	1a005dec <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a004b3e:	687b      	ldr	r3, [r7, #4]
1a004b40:	3301      	adds	r3, #1
1a004b42:	607b      	str	r3, [r7, #4]
1a004b44:	687b      	ldr	r3, [r7, #4]
1a004b46:	2b00      	cmp	r3, #0
1a004b48:	d0ea      	beq.n	1a004b20 <Board_SetupClocking+0x1c>
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a004b4a:	4b0a      	ldr	r3, [pc, #40]	; (1a004b74 <Board_SetupClocking+0x70>)
1a004b4c:	685b      	ldr	r3, [r3, #4]
1a004b4e:	4a09      	ldr	r2, [pc, #36]	; (1a004b74 <Board_SetupClocking+0x70>)
1a004b50:	f023 030c 	bic.w	r3, r3, #12
1a004b54:	6053      	str	r3, [r2, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a004b56:	4b07      	ldr	r3, [pc, #28]	; (1a004b74 <Board_SetupClocking+0x70>)
1a004b58:	685b      	ldr	r3, [r3, #4]
1a004b5a:	4a06      	ldr	r2, [pc, #24]	; (1a004b74 <Board_SetupClocking+0x70>)
1a004b5c:	f043 0303 	orr.w	r3, r3, #3
1a004b60:	6053      	str	r3, [r2, #4]
}
1a004b62:	bf00      	nop
1a004b64:	3708      	adds	r7, #8
1a004b66:	46bd      	mov	sp, r7
1a004b68:	bd80      	pop	{r7, pc}
1a004b6a:	bf00      	nop
1a004b6c:	0c28cb00 	.word	0x0c28cb00
1a004b70:	1a00cf60 	.word	0x1a00cf60
1a004b74:	40043000 	.word	0x40043000

1a004b78 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a004b78:	b580      	push	{r7, lr}
1a004b7a:	af00      	add	r7, sp, #0
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a004b7c:	f7ff ffb8 	bl	1a004af0 <Board_SetupMuxing>
    Board_SetupClocking();
1a004b80:	f7ff ffc0 	bl	1a004b04 <Board_SetupClocking>
}
1a004b84:	bf00      	nop
1a004b86:	bd80      	pop	{r7, pc}

1a004b88 <Chip_SCU_I2C0PinConfig>:
{
1a004b88:	b480      	push	{r7}
1a004b8a:	b083      	sub	sp, #12
1a004b8c:	af00      	add	r7, sp, #0
1a004b8e:	6078      	str	r0, [r7, #4]
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a004b90:	4a04      	ldr	r2, [pc, #16]	; (1a004ba4 <Chip_SCU_I2C0PinConfig+0x1c>)
1a004b92:	687b      	ldr	r3, [r7, #4]
1a004b94:	f8c2 3c84 	str.w	r3, [r2, #3204]	; 0xc84
}
1a004b98:	bf00      	nop
1a004b9a:	370c      	adds	r7, #12
1a004b9c:	46bd      	mov	sp, r7
1a004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
1a004ba2:	4770      	bx	lr
1a004ba4:	40086000 	.word	0x40086000

1a004ba8 <Chip_GPIO_SetPinState>:
 * @param	setting	: true for high, false for low
 * @return	Nothing
 * @note	This function replaces Chip_GPIO_WritePortBit()
 */
STATIC INLINE void Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)
{
1a004ba8:	b480      	push	{r7}
1a004baa:	b083      	sub	sp, #12
1a004bac:	af00      	add	r7, sp, #0
1a004bae:	6078      	str	r0, [r7, #4]
1a004bb0:	4608      	mov	r0, r1
1a004bb2:	4611      	mov	r1, r2
1a004bb4:	461a      	mov	r2, r3
1a004bb6:	4603      	mov	r3, r0
1a004bb8:	70fb      	strb	r3, [r7, #3]
1a004bba:	460b      	mov	r3, r1
1a004bbc:	70bb      	strb	r3, [r7, #2]
1a004bbe:	4613      	mov	r3, r2
1a004bc0:	707b      	strb	r3, [r7, #1]
	pGPIO->B[port][pin] = setting;
1a004bc2:	78fa      	ldrb	r2, [r7, #3]
1a004bc4:	78bb      	ldrb	r3, [r7, #2]
1a004bc6:	7878      	ldrb	r0, [r7, #1]
1a004bc8:	6879      	ldr	r1, [r7, #4]
1a004bca:	0152      	lsls	r2, r2, #5
1a004bcc:	440a      	add	r2, r1
1a004bce:	4413      	add	r3, r2
1a004bd0:	4602      	mov	r2, r0
1a004bd2:	701a      	strb	r2, [r3, #0]
}
1a004bd4:	bf00      	nop
1a004bd6:	370c      	adds	r7, #12
1a004bd8:	46bd      	mov	sp, r7
1a004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
1a004bde:	4770      	bx	lr

1a004be0 <Chip_GPIO_SetPinDIROutput>:
 * @param	port	: GPIO Port number where @a pin is located
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
1a004be0:	b480      	push	{r7}
1a004be2:	b083      	sub	sp, #12
1a004be4:	af00      	add	r7, sp, #0
1a004be6:	6078      	str	r0, [r7, #4]
1a004be8:	460b      	mov	r3, r1
1a004bea:	70fb      	strb	r3, [r7, #3]
1a004bec:	4613      	mov	r3, r2
1a004bee:	70bb      	strb	r3, [r7, #2]
	pGPIO->DIR[port] |= 1UL << pin;
1a004bf0:	78fa      	ldrb	r2, [r7, #3]
1a004bf2:	687b      	ldr	r3, [r7, #4]
1a004bf4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a004bf8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
1a004bfc:	78bb      	ldrb	r3, [r7, #2]
1a004bfe:	2201      	movs	r2, #1
1a004c00:	fa02 f303 	lsl.w	r3, r2, r3
1a004c04:	78fa      	ldrb	r2, [r7, #3]
1a004c06:	4319      	orrs	r1, r3
1a004c08:	687b      	ldr	r3, [r7, #4]
1a004c0a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a004c0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
1a004c12:	bf00      	nop
1a004c14:	370c      	adds	r7, #12
1a004c16:	46bd      	mov	sp, r7
1a004c18:	f85d 7b04 	ldr.w	r7, [sp], #4
1a004c1c:	4770      	bx	lr

1a004c1e <Chip_GPIO_SetPinDIRInput>:
 * @param	port	: GPIO Port number where @a pin is located
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
1a004c1e:	b480      	push	{r7}
1a004c20:	b083      	sub	sp, #12
1a004c22:	af00      	add	r7, sp, #0
1a004c24:	6078      	str	r0, [r7, #4]
1a004c26:	460b      	mov	r3, r1
1a004c28:	70fb      	strb	r3, [r7, #3]
1a004c2a:	4613      	mov	r3, r2
1a004c2c:	70bb      	strb	r3, [r7, #2]
	pGPIO->DIR[port] &= ~(1UL << pin);
1a004c2e:	78fa      	ldrb	r2, [r7, #3]
1a004c30:	687b      	ldr	r3, [r7, #4]
1a004c32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a004c36:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
1a004c3a:	78bb      	ldrb	r3, [r7, #2]
1a004c3c:	2201      	movs	r2, #1
1a004c3e:	fa02 f303 	lsl.w	r3, r2, r3
1a004c42:	43db      	mvns	r3, r3
1a004c44:	78fa      	ldrb	r2, [r7, #3]
1a004c46:	4019      	ands	r1, r3
1a004c48:	687b      	ldr	r3, [r7, #4]
1a004c4a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a004c4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
1a004c52:	bf00      	nop
1a004c54:	370c      	adds	r7, #12
1a004c56:	46bd      	mov	sp, r7
1a004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
1a004c5c:	4770      	bx	lr

1a004c5e <Chip_SSP_Enable>:
 * @brief	Enable SSP operation
 * @param	pSSP		: The base of SSP peripheral on the chip
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Enable(LPC_SSP_T *pSSP)
{
1a004c5e:	b480      	push	{r7}
1a004c60:	b083      	sub	sp, #12
1a004c62:	af00      	add	r7, sp, #0
1a004c64:	6078      	str	r0, [r7, #4]
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a004c66:	687b      	ldr	r3, [r7, #4]
1a004c68:	685b      	ldr	r3, [r3, #4]
1a004c6a:	f043 0202 	orr.w	r2, r3, #2
1a004c6e:	687b      	ldr	r3, [r7, #4]
1a004c70:	605a      	str	r2, [r3, #4]
}
1a004c72:	bf00      	nop
1a004c74:	370c      	adds	r7, #12
1a004c76:	46bd      	mov	sp, r7
1a004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
1a004c7c:	4770      	bx	lr

1a004c7e <Chip_SSP_SetFormat>:
 *							- SSP_CLOCK_CPHA1_CPOL1
 * @return	 Nothing
 * @note	Note: The clockFormat is only used in SPI mode
 */
STATIC INLINE void Chip_SSP_SetFormat(LPC_SSP_T *pSSP, uint32_t bits, uint32_t frameFormat, uint32_t clockMode)
{
1a004c7e:	b480      	push	{r7}
1a004c80:	b085      	sub	sp, #20
1a004c82:	af00      	add	r7, sp, #0
1a004c84:	60f8      	str	r0, [r7, #12]
1a004c86:	60b9      	str	r1, [r7, #8]
1a004c88:	607a      	str	r2, [r7, #4]
1a004c8a:	603b      	str	r3, [r7, #0]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a004c8c:	68fb      	ldr	r3, [r7, #12]
1a004c8e:	681b      	ldr	r3, [r3, #0]
1a004c90:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
1a004c94:	68bb      	ldr	r3, [r7, #8]
1a004c96:	431a      	orrs	r2, r3
1a004c98:	687b      	ldr	r3, [r7, #4]
1a004c9a:	431a      	orrs	r2, r3
1a004c9c:	683b      	ldr	r3, [r7, #0]
1a004c9e:	431a      	orrs	r2, r3
1a004ca0:	68fb      	ldr	r3, [r7, #12]
1a004ca2:	601a      	str	r2, [r3, #0]
}
1a004ca4:	bf00      	nop
1a004ca6:	3714      	adds	r7, #20
1a004ca8:	46bd      	mov	sp, r7
1a004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
1a004cae:	4770      	bx	lr

1a004cb0 <Chip_SSP_Set_Mode>:
 *						- SSP_MODE_MASTER
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
1a004cb0:	b480      	push	{r7}
1a004cb2:	b083      	sub	sp, #12
1a004cb4:	af00      	add	r7, sp, #0
1a004cb6:	6078      	str	r0, [r7, #4]
1a004cb8:	6039      	str	r1, [r7, #0]
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a004cba:	687b      	ldr	r3, [r7, #4]
1a004cbc:	685b      	ldr	r3, [r3, #4]
1a004cbe:	f023 0204 	bic.w	r2, r3, #4
1a004cc2:	683b      	ldr	r3, [r7, #0]
1a004cc4:	431a      	orrs	r2, r3
1a004cc6:	687b      	ldr	r3, [r7, #4]
1a004cc8:	605a      	str	r2, [r3, #4]
}
1a004cca:	bf00      	nop
1a004ccc:	370c      	adds	r7, #12
1a004cce:	46bd      	mov	sp, r7
1a004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
1a004cd4:	4770      	bx	lr

1a004cd6 <Chip_UART_TXEnable>:
 * @brief	Enable transmission on UART TxD pin
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
1a004cd6:	b480      	push	{r7}
1a004cd8:	b083      	sub	sp, #12
1a004cda:	af00      	add	r7, sp, #0
1a004cdc:	6078      	str	r0, [r7, #4]
    pUART->TER2 = UART_TER2_TXEN;
1a004cde:	687b      	ldr	r3, [r7, #4]
1a004ce0:	2201      	movs	r2, #1
1a004ce2:	65da      	str	r2, [r3, #92]	; 0x5c
}
1a004ce4:	bf00      	nop
1a004ce6:	370c      	adds	r7, #12
1a004ce8:	46bd      	mov	sp, r7
1a004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
1a004cee:	4770      	bx	lr

1a004cf0 <Chip_UART_SendByte>:
 * @return	Nothing
 * @note	This function attempts to place a byte into the UART transmit
 *			FIFO or transmit hold register regard regardless of UART state
 */
STATIC INLINE void Chip_UART_SendByte(LPC_USART_T *pUART, uint8_t data)
{
1a004cf0:	b480      	push	{r7}
1a004cf2:	b083      	sub	sp, #12
1a004cf4:	af00      	add	r7, sp, #0
1a004cf6:	6078      	str	r0, [r7, #4]
1a004cf8:	460b      	mov	r3, r1
1a004cfa:	70fb      	strb	r3, [r7, #3]
	pUART->THR = (uint32_t) data;
1a004cfc:	78fa      	ldrb	r2, [r7, #3]
1a004cfe:	687b      	ldr	r3, [r7, #4]
1a004d00:	601a      	str	r2, [r3, #0]
}
1a004d02:	bf00      	nop
1a004d04:	370c      	adds	r7, #12
1a004d06:	46bd      	mov	sp, r7
1a004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
1a004d0c:	4770      	bx	lr

1a004d0e <Chip_UART_ReadByte>:
 * @note	This function reads a byte from the UART receive FIFO or
 *			receive hold register regard regardless of UART state. The
 *			FIFO status should be read first prior to using this function
 */
STATIC INLINE uint8_t Chip_UART_ReadByte(LPC_USART_T *pUART)
{
1a004d0e:	b480      	push	{r7}
1a004d10:	b083      	sub	sp, #12
1a004d12:	af00      	add	r7, sp, #0
1a004d14:	6078      	str	r0, [r7, #4]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a004d16:	687b      	ldr	r3, [r7, #4]
1a004d18:	681b      	ldr	r3, [r3, #0]
1a004d1a:	b2db      	uxtb	r3, r3
}
1a004d1c:	4618      	mov	r0, r3
1a004d1e:	370c      	adds	r7, #12
1a004d20:	46bd      	mov	sp, r7
1a004d22:	f85d 7b04 	ldr.w	r7, [sp], #4
1a004d26:	4770      	bx	lr

1a004d28 <Chip_UART_ConfigData>:
 *			definitions. For example, a configuration of 8 data bits, 1
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
1a004d28:	b480      	push	{r7}
1a004d2a:	b083      	sub	sp, #12
1a004d2c:	af00      	add	r7, sp, #0
1a004d2e:	6078      	str	r0, [r7, #4]
1a004d30:	6039      	str	r1, [r7, #0]
	pUART->LCR = config;
1a004d32:	687b      	ldr	r3, [r7, #4]
1a004d34:	683a      	ldr	r2, [r7, #0]
1a004d36:	60da      	str	r2, [r3, #12]
}
1a004d38:	bf00      	nop
1a004d3a:	370c      	adds	r7, #12
1a004d3c:	46bd      	mov	sp, r7
1a004d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
1a004d42:	4770      	bx	lr

1a004d44 <Chip_UART_ReadLineStatus>:
 * @return	Line Status register (status)
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
1a004d44:	b480      	push	{r7}
1a004d46:	b083      	sub	sp, #12
1a004d48:	af00      	add	r7, sp, #0
1a004d4a:	6078      	str	r0, [r7, #4]
	return pUART->LSR;
1a004d4c:	687b      	ldr	r3, [r7, #4]
1a004d4e:	695b      	ldr	r3, [r3, #20]
}
1a004d50:	4618      	mov	r0, r3
1a004d52:	370c      	adds	r7, #12
1a004d54:	46bd      	mov	sp, r7
1a004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
1a004d5a:	4770      	bx	lr

1a004d5c <Board_LED_Init>:
#define GPIO_BUTTONS_SIZE   (sizeof(GpioButtons) / sizeof(struct gpio_t))
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
1a004d5c:	b580      	push	{r7, lr}
1a004d5e:	b082      	sub	sp, #8
1a004d60:	af00      	add	r7, sp, #0
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a004d62:	2300      	movs	r3, #0
1a004d64:	607b      	str	r3, [r7, #4]
1a004d66:	e017      	b.n	1a004d98 <Board_LED_Init+0x3c>
      const struct gpio_t *io = &GpioLeds[i];
1a004d68:	687b      	ldr	r3, [r7, #4]
1a004d6a:	005b      	lsls	r3, r3, #1
1a004d6c:	4a0e      	ldr	r2, [pc, #56]	; (1a004da8 <Board_LED_Init+0x4c>)
1a004d6e:	4413      	add	r3, r2
1a004d70:	603b      	str	r3, [r7, #0]
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a004d72:	683b      	ldr	r3, [r7, #0]
1a004d74:	7819      	ldrb	r1, [r3, #0]
1a004d76:	683b      	ldr	r3, [r7, #0]
1a004d78:	785b      	ldrb	r3, [r3, #1]
1a004d7a:	461a      	mov	r2, r3
1a004d7c:	480b      	ldr	r0, [pc, #44]	; (1a004dac <Board_LED_Init+0x50>)
1a004d7e:	f7ff ff2f 	bl	1a004be0 <Chip_GPIO_SetPinDIROutput>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
1a004d82:	683b      	ldr	r3, [r7, #0]
1a004d84:	7819      	ldrb	r1, [r3, #0]
1a004d86:	683b      	ldr	r3, [r7, #0]
1a004d88:	785a      	ldrb	r2, [r3, #1]
1a004d8a:	2300      	movs	r3, #0
1a004d8c:	4807      	ldr	r0, [pc, #28]	; (1a004dac <Board_LED_Init+0x50>)
1a004d8e:	f7ff ff0b 	bl	1a004ba8 <Chip_GPIO_SetPinState>
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a004d92:	687b      	ldr	r3, [r7, #4]
1a004d94:	3301      	adds	r3, #1
1a004d96:	607b      	str	r3, [r7, #4]
1a004d98:	687b      	ldr	r3, [r7, #4]
1a004d9a:	2b05      	cmp	r3, #5
1a004d9c:	d9e4      	bls.n	1a004d68 <Board_LED_Init+0xc>
   }
}
1a004d9e:	bf00      	nop
1a004da0:	3708      	adds	r7, #8
1a004da2:	46bd      	mov	sp, r7
1a004da4:	bd80      	pop	{r7, pc}
1a004da6:	bf00      	nop
1a004da8:	1a00cfe0 	.word	0x1a00cfe0
1a004dac:	400f4000 	.word	0x400f4000

1a004db0 <Board_TEC_Init>:


static void Board_TEC_Init()
{
1a004db0:	b580      	push	{r7, lr}
1a004db2:	b082      	sub	sp, #8
1a004db4:	af00      	add	r7, sp, #0
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a004db6:	2300      	movs	r3, #0
1a004db8:	607b      	str	r3, [r7, #4]
1a004dba:	e00f      	b.n	1a004ddc <Board_TEC_Init+0x2c>
      const struct gpio_t *io = &GpioButtons[i];
1a004dbc:	687b      	ldr	r3, [r7, #4]
1a004dbe:	005b      	lsls	r3, r3, #1
1a004dc0:	4a0a      	ldr	r2, [pc, #40]	; (1a004dec <Board_TEC_Init+0x3c>)
1a004dc2:	4413      	add	r3, r2
1a004dc4:	603b      	str	r3, [r7, #0]
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a004dc6:	683b      	ldr	r3, [r7, #0]
1a004dc8:	7819      	ldrb	r1, [r3, #0]
1a004dca:	683b      	ldr	r3, [r7, #0]
1a004dcc:	785b      	ldrb	r3, [r3, #1]
1a004dce:	461a      	mov	r2, r3
1a004dd0:	4807      	ldr	r0, [pc, #28]	; (1a004df0 <Board_TEC_Init+0x40>)
1a004dd2:	f7ff ff24 	bl	1a004c1e <Chip_GPIO_SetPinDIRInput>
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a004dd6:	687b      	ldr	r3, [r7, #4]
1a004dd8:	3301      	adds	r3, #1
1a004dda:	607b      	str	r3, [r7, #4]
1a004ddc:	687b      	ldr	r3, [r7, #4]
1a004dde:	2b03      	cmp	r3, #3
1a004de0:	d9ec      	bls.n	1a004dbc <Board_TEC_Init+0xc>
   }
}
1a004de2:	bf00      	nop
1a004de4:	3708      	adds	r7, #8
1a004de6:	46bd      	mov	sp, r7
1a004de8:	bd80      	pop	{r7, pc}
1a004dea:	bf00      	nop
1a004dec:	1a00cfec 	.word	0x1a00cfec
1a004df0:	400f4000 	.word	0x400f4000

1a004df4 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
1a004df4:	b580      	push	{r7, lr}
1a004df6:	b082      	sub	sp, #8
1a004df8:	af00      	add	r7, sp, #0
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a004dfa:	2300      	movs	r3, #0
1a004dfc:	607b      	str	r3, [r7, #4]
1a004dfe:	e00f      	b.n	1a004e20 <Board_GPIO_Init+0x2c>
      const struct gpio_t *io = &GpioPorts[i];
1a004e00:	687b      	ldr	r3, [r7, #4]
1a004e02:	005b      	lsls	r3, r3, #1
1a004e04:	4a0a      	ldr	r2, [pc, #40]	; (1a004e30 <Board_GPIO_Init+0x3c>)
1a004e06:	4413      	add	r3, r2
1a004e08:	603b      	str	r3, [r7, #0]
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a004e0a:	683b      	ldr	r3, [r7, #0]
1a004e0c:	7819      	ldrb	r1, [r3, #0]
1a004e0e:	683b      	ldr	r3, [r7, #0]
1a004e10:	785b      	ldrb	r3, [r3, #1]
1a004e12:	461a      	mov	r2, r3
1a004e14:	4807      	ldr	r0, [pc, #28]	; (1a004e34 <Board_GPIO_Init+0x40>)
1a004e16:	f7ff ff02 	bl	1a004c1e <Chip_GPIO_SetPinDIRInput>
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a004e1a:	687b      	ldr	r3, [r7, #4]
1a004e1c:	3301      	adds	r3, #1
1a004e1e:	607b      	str	r3, [r7, #4]
1a004e20:	687b      	ldr	r3, [r7, #4]
1a004e22:	2b08      	cmp	r3, #8
1a004e24:	d9ec      	bls.n	1a004e00 <Board_GPIO_Init+0xc>
   }
}
1a004e26:	bf00      	nop
1a004e28:	3708      	adds	r7, #8
1a004e2a:	46bd      	mov	sp, r7
1a004e2c:	bd80      	pop	{r7, pc}
1a004e2e:	bf00      	nop
1a004e30:	1a00cff4 	.word	0x1a00cff4
1a004e34:	400f4000 	.word	0x400f4000

1a004e38 <Board_I2C_Init>:


static void Board_I2C_Init()
{
1a004e38:	b580      	push	{r7, lr}
1a004e3a:	af00      	add	r7, sp, #0
   Chip_I2C_Init(I2C0);
1a004e3c:	2000      	movs	r0, #0
1a004e3e:	f000 f9eb 	bl	1a005218 <Chip_I2C_Init>
   Chip_SCU_I2C0PinConfig(BOARD_I2C_MODE);
1a004e42:	f640 0008 	movw	r0, #2056	; 0x808
1a004e46:	f7ff fe9f 	bl	1a004b88 <Chip_SCU_I2C0PinConfig>
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a004e4a:	4903      	ldr	r1, [pc, #12]	; (1a004e58 <Board_I2C_Init+0x20>)
1a004e4c:	2000      	movs	r0, #0
1a004e4e:	f000 f9fd 	bl	1a00524c <Chip_I2C_SetClockRate>
}
1a004e52:	bf00      	nop
1a004e54:	bd80      	pop	{r7, pc}
1a004e56:	bf00      	nop
1a004e58:	000f4240 	.word	0x000f4240

1a004e5c <Board_SPI_Init>:


static void Board_SPI_Init()
{
1a004e5c:	b580      	push	{r7, lr}
1a004e5e:	af00      	add	r7, sp, #0
   Chip_SSP_Init(LPC_SSP1);
1a004e60:	480a      	ldr	r0, [pc, #40]	; (1a004e8c <Board_SPI_Init+0x30>)
1a004e62:	f000 f95d 	bl	1a005120 <Chip_SSP_Init>
   Chip_SSP_Set_Mode(LPC_SSP1, BOARD_SPI_MODE);
1a004e66:	2100      	movs	r1, #0
1a004e68:	4808      	ldr	r0, [pc, #32]	; (1a004e8c <Board_SPI_Init+0x30>)
1a004e6a:	f7ff ff21 	bl	1a004cb0 <Chip_SSP_Set_Mode>
   Chip_SSP_SetFormat(LPC_SSP1, BOARD_SPI_BITS, BOARD_SPI_FORMAT,
1a004e6e:	2300      	movs	r3, #0
1a004e70:	2200      	movs	r2, #0
1a004e72:	2107      	movs	r1, #7
1a004e74:	4805      	ldr	r0, [pc, #20]	; (1a004e8c <Board_SPI_Init+0x30>)
1a004e76:	f7ff ff02 	bl	1a004c7e <Chip_SSP_SetFormat>
                      BOARD_SPI_POLARITY);
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a004e7a:	4905      	ldr	r1, [pc, #20]	; (1a004e90 <Board_SPI_Init+0x34>)
1a004e7c:	4803      	ldr	r0, [pc, #12]	; (1a004e8c <Board_SPI_Init+0x30>)
1a004e7e:	f000 f914 	bl	1a0050aa <Chip_SSP_SetBitRate>
   Chip_SSP_Enable(LPC_SSP1);
1a004e82:	4802      	ldr	r0, [pc, #8]	; (1a004e8c <Board_SPI_Init+0x30>)
1a004e84:	f7ff feeb 	bl	1a004c5e <Chip_SSP_Enable>
}
1a004e88:	bf00      	nop
1a004e8a:	bd80      	pop	{r7, pc}
1a004e8c:	400c5000 	.word	0x400c5000
1a004e90:	000186a0 	.word	0x000186a0

1a004e94 <Board_ADC_Init>:


static void Board_ADC_Init()
{
1a004e94:	b580      	push	{r7, lr}
1a004e96:	b082      	sub	sp, #8
1a004e98:	af00      	add	r7, sp, #0
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a004e9a:	463b      	mov	r3, r7
1a004e9c:	4619      	mov	r1, r3
1a004e9e:	4809      	ldr	r0, [pc, #36]	; (1a004ec4 <Board_ADC_Init+0x30>)
1a004ea0:	f000 fa64 	bl	1a00536c <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a004ea4:	463b      	mov	r3, r7
1a004ea6:	4a08      	ldr	r2, [pc, #32]	; (1a004ec8 <Board_ADC_Init+0x34>)
1a004ea8:	4619      	mov	r1, r3
1a004eaa:	4806      	ldr	r0, [pc, #24]	; (1a004ec4 <Board_ADC_Init+0x30>)
1a004eac:	f000 faa2 	bl	1a0053f4 <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a004eb0:	463b      	mov	r3, r7
1a004eb2:	2200      	movs	r2, #0
1a004eb4:	4619      	mov	r1, r3
1a004eb6:	4803      	ldr	r0, [pc, #12]	; (1a004ec4 <Board_ADC_Init+0x30>)
1a004eb8:	f000 face 	bl	1a005458 <Chip_ADC_SetResolution>
}
1a004ebc:	bf00      	nop
1a004ebe:	3708      	adds	r7, #8
1a004ec0:	46bd      	mov	sp, r7
1a004ec2:	bd80      	pop	{r7, pc}
1a004ec4:	400e3000 	.word	0x400e3000
1a004ec8:	00061a80 	.word	0x00061a80

1a004ecc <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a004ecc:	b580      	push	{r7, lr}
1a004ece:	af00      	add	r7, sp, #0
   Chip_UART_Init(DEBUG_UART);
1a004ed0:	4808      	ldr	r0, [pc, #32]	; (1a004ef4 <Board_Debug_Init+0x28>)
1a004ed2:	f001 f943 	bl	1a00615c <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a004ed6:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a004eda:	4806      	ldr	r0, [pc, #24]	; (1a004ef4 <Board_Debug_Init+0x28>)
1a004edc:	f001 f9ba 	bl	1a006254 <Chip_UART_SetBaudFDR>
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
1a004ee0:	2103      	movs	r1, #3
1a004ee2:	4804      	ldr	r0, [pc, #16]	; (1a004ef4 <Board_Debug_Init+0x28>)
1a004ee4:	f7ff ff20 	bl	1a004d28 <Chip_UART_ConfigData>
   Chip_UART_TXEnable(DEBUG_UART);
1a004ee8:	4802      	ldr	r0, [pc, #8]	; (1a004ef4 <Board_Debug_Init+0x28>)
1a004eea:	f7ff fef4 	bl	1a004cd6 <Chip_UART_TXEnable>
}
1a004eee:	bf00      	nop
1a004ef0:	bd80      	pop	{r7, pc}
1a004ef2:	bf00      	nop
1a004ef4:	400c1000 	.word	0x400c1000

1a004ef8 <Board_UARTPutChar>:


void Board_UARTPutChar(char ch)
{
1a004ef8:	b580      	push	{r7, lr}
1a004efa:	b082      	sub	sp, #8
1a004efc:	af00      	add	r7, sp, #0
1a004efe:	4603      	mov	r3, r0
1a004f00:	71fb      	strb	r3, [r7, #7]
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a004f02:	bf00      	nop
1a004f04:	4808      	ldr	r0, [pc, #32]	; (1a004f28 <Board_UARTPutChar+0x30>)
1a004f06:	f7ff ff1d 	bl	1a004d44 <Chip_UART_ReadLineStatus>
1a004f0a:	4603      	mov	r3, r0
1a004f0c:	f003 0320 	and.w	r3, r3, #32
1a004f10:	2b00      	cmp	r3, #0
1a004f12:	d0f7      	beq.n	1a004f04 <Board_UARTPutChar+0xc>
   Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
1a004f14:	79fb      	ldrb	r3, [r7, #7]
1a004f16:	4619      	mov	r1, r3
1a004f18:	4803      	ldr	r0, [pc, #12]	; (1a004f28 <Board_UARTPutChar+0x30>)
1a004f1a:	f7ff fee9 	bl	1a004cf0 <Chip_UART_SendByte>
}
1a004f1e:	bf00      	nop
1a004f20:	3708      	adds	r7, #8
1a004f22:	46bd      	mov	sp, r7
1a004f24:	bd80      	pop	{r7, pc}
1a004f26:	bf00      	nop
1a004f28:	400c1000 	.word	0x400c1000

1a004f2c <Board_UARTGetChar>:


int Board_UARTGetChar(void)
{
1a004f2c:	b580      	push	{r7, lr}
1a004f2e:	af00      	add	r7, sp, #0
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a004f30:	4808      	ldr	r0, [pc, #32]	; (1a004f54 <Board_UARTGetChar+0x28>)
1a004f32:	f7ff ff07 	bl	1a004d44 <Chip_UART_ReadLineStatus>
1a004f36:	4603      	mov	r3, r0
1a004f38:	f003 0301 	and.w	r3, r3, #1
1a004f3c:	2b00      	cmp	r3, #0
1a004f3e:	d004      	beq.n	1a004f4a <Board_UARTGetChar+0x1e>
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a004f40:	4804      	ldr	r0, [pc, #16]	; (1a004f54 <Board_UARTGetChar+0x28>)
1a004f42:	f7ff fee4 	bl	1a004d0e <Chip_UART_ReadByte>
1a004f46:	4603      	mov	r3, r0
1a004f48:	e001      	b.n	1a004f4e <Board_UARTGetChar+0x22>
   }
   return EOF;
1a004f4a:	f04f 33ff 	mov.w	r3, #4294967295
}
1a004f4e:	4618      	mov	r0, r3
1a004f50:	bd80      	pop	{r7, pc}
1a004f52:	bf00      	nop
1a004f54:	400c1000 	.word	0x400c1000

1a004f58 <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a004f58:	b580      	push	{r7, lr}
1a004f5a:	af00      	add	r7, sp, #0
   DEBUGINIT();
1a004f5c:	f7ff ffb6 	bl	1a004ecc <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a004f60:	4809      	ldr	r0, [pc, #36]	; (1a004f88 <Board_Init+0x30>)
1a004f62:	f000 f9a7 	bl	1a0052b4 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a004f66:	f7ff ff45 	bl	1a004df4 <Board_GPIO_Init>
   Board_ADC_Init();
1a004f6a:	f7ff ff93 	bl	1a004e94 <Board_ADC_Init>
   Board_SPI_Init();
1a004f6e:	f7ff ff75 	bl	1a004e5c <Board_SPI_Init>
   Board_I2C_Init();
1a004f72:	f7ff ff61 	bl	1a004e38 <Board_I2C_Init>

   Board_LED_Init();
1a004f76:	f7ff fef1 	bl	1a004d5c <Board_LED_Init>
   Board_TEC_Init();
1a004f7a:	f7ff ff19 	bl	1a004db0 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a004f7e:	f000 fb6b 	bl	1a005658 <SystemCoreClockUpdate>
}
1a004f82:	bf00      	nop
1a004f84:	bd80      	pop	{r7, pc}
1a004f86:	bf00      	nop
1a004f88:	400f4000 	.word	0x400f4000

1a004f8c <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a004f8c:	b580      	push	{r7, lr}
1a004f8e:	b082      	sub	sp, #8
1a004f90:	af00      	add	r7, sp, #0
1a004f92:	6078      	str	r0, [r7, #4]
   Board_UARTPutChar(c);
1a004f94:	687b      	ldr	r3, [r7, #4]
1a004f96:	b2db      	uxtb	r3, r3
1a004f98:	4618      	mov	r0, r3
1a004f9a:	f7ff ffad 	bl	1a004ef8 <Board_UARTPutChar>
}
1a004f9e:	bf00      	nop
1a004fa0:	3708      	adds	r7, #8
1a004fa2:	46bd      	mov	sp, r7
1a004fa4:	bd80      	pop	{r7, pc}

1a004fa6 <__stdio_getchar>:

int __stdio_getchar()
{
1a004fa6:	b580      	push	{r7, lr}
1a004fa8:	af00      	add	r7, sp, #0
   return Board_UARTGetChar();;
1a004faa:	f7ff ffbf 	bl	1a004f2c <Board_UARTGetChar>
1a004fae:	4603      	mov	r3, r0
}
1a004fb0:	4618      	mov	r0, r3
1a004fb2:	bd80      	pop	{r7, pc}

1a004fb4 <__stdio_init>:

void __stdio_init()
{
1a004fb4:	b580      	push	{r7, lr}
1a004fb6:	af00      	add	r7, sp, #0
   Board_Debug_Init();
1a004fb8:	f7ff ff88 	bl	1a004ecc <Board_Debug_Init>
1a004fbc:	bf00      	nop
1a004fbe:	bd80      	pop	{r7, pc}

1a004fc0 <Chip_SSP_SetFormat>:
{
1a004fc0:	b480      	push	{r7}
1a004fc2:	b085      	sub	sp, #20
1a004fc4:	af00      	add	r7, sp, #0
1a004fc6:	60f8      	str	r0, [r7, #12]
1a004fc8:	60b9      	str	r1, [r7, #8]
1a004fca:	607a      	str	r2, [r7, #4]
1a004fcc:	603b      	str	r3, [r7, #0]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a004fce:	68fb      	ldr	r3, [r7, #12]
1a004fd0:	681b      	ldr	r3, [r3, #0]
1a004fd2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
1a004fd6:	68bb      	ldr	r3, [r7, #8]
1a004fd8:	431a      	orrs	r2, r3
1a004fda:	687b      	ldr	r3, [r7, #4]
1a004fdc:	431a      	orrs	r2, r3
1a004fde:	683b      	ldr	r3, [r7, #0]
1a004fe0:	431a      	orrs	r2, r3
1a004fe2:	68fb      	ldr	r3, [r7, #12]
1a004fe4:	601a      	str	r2, [r3, #0]
}
1a004fe6:	bf00      	nop
1a004fe8:	3714      	adds	r7, #20
1a004fea:	46bd      	mov	sp, r7
1a004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
1a004ff0:	4770      	bx	lr

1a004ff2 <Chip_SSP_Set_Mode>:
{
1a004ff2:	b480      	push	{r7}
1a004ff4:	b083      	sub	sp, #12
1a004ff6:	af00      	add	r7, sp, #0
1a004ff8:	6078      	str	r0, [r7, #4]
1a004ffa:	6039      	str	r1, [r7, #0]
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a004ffc:	687b      	ldr	r3, [r7, #4]
1a004ffe:	685b      	ldr	r3, [r3, #4]
1a005000:	f023 0204 	bic.w	r2, r3, #4
1a005004:	683b      	ldr	r3, [r7, #0]
1a005006:	431a      	orrs	r2, r3
1a005008:	687b      	ldr	r3, [r7, #4]
1a00500a:	605a      	str	r2, [r3, #4]
}
1a00500c:	bf00      	nop
1a00500e:	370c      	adds	r7, #12
1a005010:	46bd      	mov	sp, r7
1a005012:	f85d 7b04 	ldr.w	r7, [sp], #4
1a005016:	4770      	bx	lr

1a005018 <Chip_SSP_GetClockIndex>:
	}
}

/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
1a005018:	b480      	push	{r7}
1a00501a:	b085      	sub	sp, #20
1a00501c:	af00      	add	r7, sp, #0
1a00501e:	6078      	str	r0, [r7, #4]
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a005020:	687b      	ldr	r3, [r7, #4]
1a005022:	4a07      	ldr	r2, [pc, #28]	; (1a005040 <Chip_SSP_GetClockIndex+0x28>)
1a005024:	4293      	cmp	r3, r2
1a005026:	d102      	bne.n	1a00502e <Chip_SSP_GetClockIndex+0x16>
		clkSSP = CLK_MX_SSP1;
1a005028:	23a5      	movs	r3, #165	; 0xa5
1a00502a:	81fb      	strh	r3, [r7, #14]
1a00502c:	e001      	b.n	1a005032 <Chip_SSP_GetClockIndex+0x1a>
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a00502e:	2383      	movs	r3, #131	; 0x83
1a005030:	81fb      	strh	r3, [r7, #14]
	}

	return clkSSP;
1a005032:	89fb      	ldrh	r3, [r7, #14]
}
1a005034:	4618      	mov	r0, r3
1a005036:	3714      	adds	r7, #20
1a005038:	46bd      	mov	sp, r7
1a00503a:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00503e:	4770      	bx	lr
1a005040:	400c5000 	.word	0x400c5000

1a005044 <Chip_SSP_GetPeriphClockIndex>:

/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
1a005044:	b480      	push	{r7}
1a005046:	b085      	sub	sp, #20
1a005048:	af00      	add	r7, sp, #0
1a00504a:	6078      	str	r0, [r7, #4]
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a00504c:	687b      	ldr	r3, [r7, #4]
1a00504e:	4a08      	ldr	r2, [pc, #32]	; (1a005070 <Chip_SSP_GetPeriphClockIndex+0x2c>)
1a005050:	4293      	cmp	r3, r2
1a005052:	d103      	bne.n	1a00505c <Chip_SSP_GetPeriphClockIndex+0x18>
		clkSSP = CLK_APB2_SSP1;
1a005054:	f44f 73f1 	mov.w	r3, #482	; 0x1e2
1a005058:	81fb      	strh	r3, [r7, #14]
1a00505a:	e002      	b.n	1a005062 <Chip_SSP_GetPeriphClockIndex+0x1e>
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a00505c:	f240 2302 	movw	r3, #514	; 0x202
1a005060:	81fb      	strh	r3, [r7, #14]
	}

	return clkSSP;
1a005062:	89fb      	ldrh	r3, [r7, #14]
}
1a005064:	4618      	mov	r0, r3
1a005066:	3714      	adds	r7, #20
1a005068:	46bd      	mov	sp, r7
1a00506a:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00506e:	4770      	bx	lr
1a005070:	400c5000 	.word	0x400c5000

1a005074 <Chip_SSP_SetClockRate>:
 * Public functions
 ****************************************************************************/

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
1a005074:	b480      	push	{r7}
1a005076:	b087      	sub	sp, #28
1a005078:	af00      	add	r7, sp, #0
1a00507a:	60f8      	str	r0, [r7, #12]
1a00507c:	60b9      	str	r1, [r7, #8]
1a00507e:	607a      	str	r2, [r7, #4]
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a005080:	68fb      	ldr	r3, [r7, #12]
1a005082:	681b      	ldr	r3, [r3, #0]
1a005084:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
1a005088:	617b      	str	r3, [r7, #20]
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a00508a:	68bb      	ldr	r3, [r7, #8]
1a00508c:	021b      	lsls	r3, r3, #8
1a00508e:	b29a      	uxth	r2, r3
1a005090:	697b      	ldr	r3, [r7, #20]
1a005092:	431a      	orrs	r2, r3
1a005094:	68fb      	ldr	r3, [r7, #12]
1a005096:	601a      	str	r2, [r3, #0]
	pSSP->CPSR = prescale;
1a005098:	68fb      	ldr	r3, [r7, #12]
1a00509a:	687a      	ldr	r2, [r7, #4]
1a00509c:	611a      	str	r2, [r3, #16]
}
1a00509e:	bf00      	nop
1a0050a0:	371c      	adds	r7, #28
1a0050a2:	46bd      	mov	sp, r7
1a0050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0050a8:	4770      	bx	lr

1a0050aa <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a0050aa:	b580      	push	{r7, lr}
1a0050ac:	b086      	sub	sp, #24
1a0050ae:	af00      	add	r7, sp, #0
1a0050b0:	6078      	str	r0, [r7, #4]
1a0050b2:	6039      	str	r1, [r7, #0]
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0050b4:	6878      	ldr	r0, [r7, #4]
1a0050b6:	f7ff ffc5 	bl	1a005044 <Chip_SSP_GetPeriphClockIndex>
1a0050ba:	4603      	mov	r3, r0
1a0050bc:	4618      	mov	r0, r3
1a0050be:	f000 ff77 	bl	1a005fb0 <Chip_Clock_GetRate>
1a0050c2:	60b8      	str	r0, [r7, #8]

	cr0_div = 0;
1a0050c4:	2300      	movs	r3, #0
1a0050c6:	617b      	str	r3, [r7, #20]
	cmp_clk = 0xFFFFFFFF;
1a0050c8:	f04f 33ff 	mov.w	r3, #4294967295
1a0050cc:	613b      	str	r3, [r7, #16]
	prescale = 2;
1a0050ce:	2302      	movs	r3, #2
1a0050d0:	60fb      	str	r3, [r7, #12]

	while (cmp_clk > bitRate) {
1a0050d2:	e017      	b.n	1a005104 <Chip_SSP_SetBitRate+0x5a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a0050d4:	697b      	ldr	r3, [r7, #20]
1a0050d6:	3301      	adds	r3, #1
1a0050d8:	68fa      	ldr	r2, [r7, #12]
1a0050da:	fb02 f303 	mul.w	r3, r2, r3
1a0050de:	68ba      	ldr	r2, [r7, #8]
1a0050e0:	fbb2 f3f3 	udiv	r3, r2, r3
1a0050e4:	613b      	str	r3, [r7, #16]
		if (cmp_clk > bitRate) {
1a0050e6:	693a      	ldr	r2, [r7, #16]
1a0050e8:	683b      	ldr	r3, [r7, #0]
1a0050ea:	429a      	cmp	r2, r3
1a0050ec:	d90a      	bls.n	1a005104 <Chip_SSP_SetBitRate+0x5a>
			cr0_div++;
1a0050ee:	697b      	ldr	r3, [r7, #20]
1a0050f0:	3301      	adds	r3, #1
1a0050f2:	617b      	str	r3, [r7, #20]
			if (cr0_div > 0xFF) {
1a0050f4:	697b      	ldr	r3, [r7, #20]
1a0050f6:	2bff      	cmp	r3, #255	; 0xff
1a0050f8:	d904      	bls.n	1a005104 <Chip_SSP_SetBitRate+0x5a>
				cr0_div = 0;
1a0050fa:	2300      	movs	r3, #0
1a0050fc:	617b      	str	r3, [r7, #20]
				prescale += 2;
1a0050fe:	68fb      	ldr	r3, [r7, #12]
1a005100:	3302      	adds	r3, #2
1a005102:	60fb      	str	r3, [r7, #12]
	while (cmp_clk > bitRate) {
1a005104:	693a      	ldr	r2, [r7, #16]
1a005106:	683b      	ldr	r3, [r7, #0]
1a005108:	429a      	cmp	r2, r3
1a00510a:	d8e3      	bhi.n	1a0050d4 <Chip_SSP_SetBitRate+0x2a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a00510c:	68fa      	ldr	r2, [r7, #12]
1a00510e:	6979      	ldr	r1, [r7, #20]
1a005110:	6878      	ldr	r0, [r7, #4]
1a005112:	f7ff ffaf 	bl	1a005074 <Chip_SSP_SetClockRate>
}
1a005116:	bf00      	nop
1a005118:	3718      	adds	r7, #24
1a00511a:	46bd      	mov	sp, r7
1a00511c:	bd80      	pop	{r7, pc}
1a00511e:	Address 0x1a00511e is out of bounds.


1a005120 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a005120:	b580      	push	{r7, lr}
1a005122:	b082      	sub	sp, #8
1a005124:	af00      	add	r7, sp, #0
1a005126:	6078      	str	r0, [r7, #4]
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a005128:	6878      	ldr	r0, [r7, #4]
1a00512a:	f7ff ff75 	bl	1a005018 <Chip_SSP_GetClockIndex>
1a00512e:	4603      	mov	r3, r0
1a005130:	4618      	mov	r0, r3
1a005132:	f000 ff0d 	bl	1a005f50 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a005136:	6878      	ldr	r0, [r7, #4]
1a005138:	f7ff ff84 	bl	1a005044 <Chip_SSP_GetPeriphClockIndex>
1a00513c:	4603      	mov	r3, r0
1a00513e:	4618      	mov	r0, r3
1a005140:	f000 ff06 	bl	1a005f50 <Chip_Clock_Enable>

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
1a005144:	2100      	movs	r1, #0
1a005146:	6878      	ldr	r0, [r7, #4]
1a005148:	f7ff ff53 	bl	1a004ff2 <Chip_SSP_Set_Mode>
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
1a00514c:	2300      	movs	r3, #0
1a00514e:	2200      	movs	r2, #0
1a005150:	2107      	movs	r1, #7
1a005152:	6878      	ldr	r0, [r7, #4]
1a005154:	f7ff ff34 	bl	1a004fc0 <Chip_SSP_SetFormat>
	Chip_SSP_SetBitRate(pSSP, 100000);
1a005158:	4903      	ldr	r1, [pc, #12]	; (1a005168 <Chip_SSP_Init+0x48>)
1a00515a:	6878      	ldr	r0, [r7, #4]
1a00515c:	f7ff ffa5 	bl	1a0050aa <Chip_SSP_SetBitRate>
}
1a005160:	bf00      	nop
1a005162:	3708      	adds	r7, #8
1a005164:	46bd      	mov	sp, r7
1a005166:	bd80      	pop	{r7, pc}
1a005168:	000186a0 	.word	0x000186a0

1a00516c <enableClk>:
/*****************************************************************************
 * Private functions
 ****************************************************************************/

STATIC INLINE void enableClk(I2C_ID_T id)
{
1a00516c:	b580      	push	{r7, lr}
1a00516e:	b082      	sub	sp, #8
1a005170:	af00      	add	r7, sp, #0
1a005172:	4603      	mov	r3, r0
1a005174:	71fb      	strb	r3, [r7, #7]
	Chip_Clock_Enable(i2c[id].clk);
1a005176:	79fa      	ldrb	r2, [r7, #7]
1a005178:	4907      	ldr	r1, [pc, #28]	; (1a005198 <enableClk+0x2c>)
1a00517a:	4613      	mov	r3, r2
1a00517c:	00db      	lsls	r3, r3, #3
1a00517e:	1a9b      	subs	r3, r3, r2
1a005180:	009b      	lsls	r3, r3, #2
1a005182:	440b      	add	r3, r1
1a005184:	3304      	adds	r3, #4
1a005186:	881b      	ldrh	r3, [r3, #0]
1a005188:	4618      	mov	r0, r3
1a00518a:	f000 fee1 	bl	1a005f50 <Chip_Clock_Enable>
}
1a00518e:	bf00      	nop
1a005190:	3708      	adds	r7, #8
1a005192:	46bd      	mov	sp, r7
1a005194:	bd80      	pop	{r7, pc}
1a005196:	bf00      	nop
1a005198:	10000014 	.word	0x10000014

1a00519c <getClkRate>:
	Chip_Clock_Disable(i2c[id].clk);
}

/* Get the ADC Clock Rate */
STATIC INLINE uint32_t getClkRate(I2C_ID_T id)
{
1a00519c:	b580      	push	{r7, lr}
1a00519e:	b082      	sub	sp, #8
1a0051a0:	af00      	add	r7, sp, #0
1a0051a2:	4603      	mov	r3, r0
1a0051a4:	71fb      	strb	r3, [r7, #7]
	return Chip_Clock_GetRate(i2c[id].clk);
1a0051a6:	79fa      	ldrb	r2, [r7, #7]
1a0051a8:	4907      	ldr	r1, [pc, #28]	; (1a0051c8 <getClkRate+0x2c>)
1a0051aa:	4613      	mov	r3, r2
1a0051ac:	00db      	lsls	r3, r3, #3
1a0051ae:	1a9b      	subs	r3, r3, r2
1a0051b0:	009b      	lsls	r3, r3, #2
1a0051b2:	440b      	add	r3, r1
1a0051b4:	3304      	adds	r3, #4
1a0051b6:	881b      	ldrh	r3, [r3, #0]
1a0051b8:	4618      	mov	r0, r3
1a0051ba:	f000 fef9 	bl	1a005fb0 <Chip_Clock_GetRate>
1a0051be:	4603      	mov	r3, r0
}
1a0051c0:	4618      	mov	r0, r3
1a0051c2:	3708      	adds	r7, #8
1a0051c4:	46bd      	mov	sp, r7
1a0051c6:	bd80      	pop	{r7, pc}
1a0051c8:	10000014 	.word	0x10000014

1a0051cc <Chip_I2C_EventHandler>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Chip event handler interrupt based */
void Chip_I2C_EventHandler(I2C_ID_T id, I2C_EVENT_T event)
{
1a0051cc:	b480      	push	{r7}
1a0051ce:	b085      	sub	sp, #20
1a0051d0:	af00      	add	r7, sp, #0
1a0051d2:	4603      	mov	r3, r0
1a0051d4:	460a      	mov	r2, r1
1a0051d6:	71fb      	strb	r3, [r7, #7]
1a0051d8:	4613      	mov	r3, r2
1a0051da:	71bb      	strb	r3, [r7, #6]
	struct i2c_interface *iic = &i2c[id];
1a0051dc:	79fa      	ldrb	r2, [r7, #7]
1a0051de:	4613      	mov	r3, r2
1a0051e0:	00db      	lsls	r3, r3, #3
1a0051e2:	1a9b      	subs	r3, r3, r2
1a0051e4:	009b      	lsls	r3, r3, #2
1a0051e6:	4a0b      	ldr	r2, [pc, #44]	; (1a005214 <Chip_I2C_EventHandler+0x48>)
1a0051e8:	4413      	add	r3, r2
1a0051ea:	60fb      	str	r3, [r7, #12]
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a0051ec:	79bb      	ldrb	r3, [r7, #6]
1a0051ee:	2b01      	cmp	r3, #1
1a0051f0:	d10a      	bne.n	1a005208 <Chip_I2C_EventHandler+0x3c>
		return;
	}

	stat = &iic->mXfer->status;
1a0051f2:	68fb      	ldr	r3, [r7, #12]
1a0051f4:	691b      	ldr	r3, [r3, #16]
1a0051f6:	3314      	adds	r3, #20
1a0051f8:	60bb      	str	r3, [r7, #8]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a0051fa:	bf00      	nop
1a0051fc:	68bb      	ldr	r3, [r7, #8]
1a0051fe:	781b      	ldrb	r3, [r3, #0]
1a005200:	b2db      	uxtb	r3, r3
1a005202:	2b04      	cmp	r3, #4
1a005204:	d0fa      	beq.n	1a0051fc <Chip_I2C_EventHandler+0x30>
1a005206:	e000      	b.n	1a00520a <Chip_I2C_EventHandler+0x3e>
		return;
1a005208:	bf00      	nop
}
1a00520a:	3714      	adds	r7, #20
1a00520c:	46bd      	mov	sp, r7
1a00520e:	f85d 7b04 	ldr.w	r7, [sp], #4
1a005212:	4770      	bx	lr
1a005214:	10000014 	.word	0x10000014

1a005218 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a005218:	b580      	push	{r7, lr}
1a00521a:	b082      	sub	sp, #8
1a00521c:	af00      	add	r7, sp, #0
1a00521e:	4603      	mov	r3, r0
1a005220:	71fb      	strb	r3, [r7, #7]
	enableClk(id);
1a005222:	79fb      	ldrb	r3, [r7, #7]
1a005224:	4618      	mov	r0, r3
1a005226:	f7ff ffa1 	bl	1a00516c <enableClk>

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a00522a:	79fa      	ldrb	r2, [r7, #7]
1a00522c:	4906      	ldr	r1, [pc, #24]	; (1a005248 <Chip_I2C_Init+0x30>)
1a00522e:	4613      	mov	r3, r2
1a005230:	00db      	lsls	r3, r3, #3
1a005232:	1a9b      	subs	r3, r3, r2
1a005234:	009b      	lsls	r3, r3, #2
1a005236:	440b      	add	r3, r1
1a005238:	681b      	ldr	r3, [r3, #0]
1a00523a:	226c      	movs	r2, #108	; 0x6c
1a00523c:	619a      	str	r2, [r3, #24]
}
1a00523e:	bf00      	nop
1a005240:	3708      	adds	r7, #8
1a005242:	46bd      	mov	sp, r7
1a005244:	bd80      	pop	{r7, pc}
1a005246:	bf00      	nop
1a005248:	10000014 	.word	0x10000014

1a00524c <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a00524c:	b580      	push	{r7, lr}
1a00524e:	b084      	sub	sp, #16
1a005250:	af00      	add	r7, sp, #0
1a005252:	4603      	mov	r3, r0
1a005254:	6039      	str	r1, [r7, #0]
1a005256:	71fb      	strb	r3, [r7, #7]
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a005258:	79fb      	ldrb	r3, [r7, #7]
1a00525a:	4618      	mov	r0, r3
1a00525c:	f7ff ff9e 	bl	1a00519c <getClkRate>
1a005260:	4602      	mov	r2, r0
1a005262:	683b      	ldr	r3, [r7, #0]
1a005264:	fbb2 f3f3 	udiv	r3, r2, r3
1a005268:	60fb      	str	r3, [r7, #12]
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a00526a:	79fa      	ldrb	r2, [r7, #7]
1a00526c:	4910      	ldr	r1, [pc, #64]	; (1a0052b0 <Chip_I2C_SetClockRate+0x64>)
1a00526e:	4613      	mov	r3, r2
1a005270:	00db      	lsls	r3, r3, #3
1a005272:	1a9b      	subs	r3, r3, r2
1a005274:	009b      	lsls	r3, r3, #2
1a005276:	440b      	add	r3, r1
1a005278:	681b      	ldr	r3, [r3, #0]
1a00527a:	68fa      	ldr	r2, [r7, #12]
1a00527c:	0852      	lsrs	r2, r2, #1
1a00527e:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a005280:	79fa      	ldrb	r2, [r7, #7]
1a005282:	490b      	ldr	r1, [pc, #44]	; (1a0052b0 <Chip_I2C_SetClockRate+0x64>)
1a005284:	4613      	mov	r3, r2
1a005286:	00db      	lsls	r3, r3, #3
1a005288:	1a9b      	subs	r3, r3, r2
1a00528a:	009b      	lsls	r3, r3, #2
1a00528c:	440b      	add	r3, r1
1a00528e:	681b      	ldr	r3, [r3, #0]
1a005290:	6919      	ldr	r1, [r3, #16]
1a005292:	79fa      	ldrb	r2, [r7, #7]
1a005294:	4806      	ldr	r0, [pc, #24]	; (1a0052b0 <Chip_I2C_SetClockRate+0x64>)
1a005296:	4613      	mov	r3, r2
1a005298:	00db      	lsls	r3, r3, #3
1a00529a:	1a9b      	subs	r3, r3, r2
1a00529c:	009b      	lsls	r3, r3, #2
1a00529e:	4403      	add	r3, r0
1a0052a0:	681b      	ldr	r3, [r3, #0]
1a0052a2:	68fa      	ldr	r2, [r7, #12]
1a0052a4:	1a52      	subs	r2, r2, r1
1a0052a6:	615a      	str	r2, [r3, #20]
}
1a0052a8:	bf00      	nop
1a0052aa:	3710      	adds	r7, #16
1a0052ac:	46bd      	mov	sp, r7
1a0052ae:	bd80      	pop	{r7, pc}
1a0052b0:	10000014 	.word	0x10000014

1a0052b4 <Chip_GPIO_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
1a0052b4:	b480      	push	{r7}
1a0052b6:	b083      	sub	sp, #12
1a0052b8:	af00      	add	r7, sp, #0
1a0052ba:	6078      	str	r0, [r7, #4]
}
1a0052bc:	bf00      	nop
1a0052be:	370c      	adds	r7, #12
1a0052c0:	46bd      	mov	sp, r7
1a0052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0052c6:	4770      	bx	lr

1a0052c8 <getFullConvClk>:
 * Private functions
 ****************************************************************************/

/* Get the number of clock for a full conversion */
STATIC INLINE uint8_t getFullConvClk(void)
{
1a0052c8:	b480      	push	{r7}
1a0052ca:	af00      	add	r7, sp, #0
	return 11;
1a0052cc:	230b      	movs	r3, #11
}
1a0052ce:	4618      	mov	r0, r3
1a0052d0:	46bd      	mov	sp, r7
1a0052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0052d6:	4770      	bx	lr

1a0052d8 <Chip_ADC_GetClockIndex>:

/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
1a0052d8:	b480      	push	{r7}
1a0052da:	b085      	sub	sp, #20
1a0052dc:	af00      	add	r7, sp, #0
1a0052de:	6078      	str	r0, [r7, #4]
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a0052e0:	687b      	ldr	r3, [r7, #4]
1a0052e2:	4a07      	ldr	r2, [pc, #28]	; (1a005300 <Chip_ADC_GetClockIndex+0x28>)
1a0052e4:	4293      	cmp	r3, r2
1a0052e6:	d102      	bne.n	1a0052ee <Chip_ADC_GetClockIndex+0x16>
		clkADC = CLK_APB3_ADC1;
1a0052e8:	2304      	movs	r3, #4
1a0052ea:	81fb      	strh	r3, [r7, #14]
1a0052ec:	e001      	b.n	1a0052f2 <Chip_ADC_GetClockIndex+0x1a>
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a0052ee:	2303      	movs	r3, #3
1a0052f0:	81fb      	strh	r3, [r7, #14]
	}

	return clkADC;
1a0052f2:	89fb      	ldrh	r3, [r7, #14]
}
1a0052f4:	4618      	mov	r0, r3
1a0052f6:	3714      	adds	r7, #20
1a0052f8:	46bd      	mov	sp, r7
1a0052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0052fe:	4770      	bx	lr
1a005300:	400e4000 	.word	0x400e4000

1a005304 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a005304:	b580      	push	{r7, lr}
1a005306:	b088      	sub	sp, #32
1a005308:	af00      	add	r7, sp, #0
1a00530a:	60f8      	str	r0, [r7, #12]
1a00530c:	607a      	str	r2, [r7, #4]
1a00530e:	461a      	mov	r2, r3
1a005310:	460b      	mov	r3, r1
1a005312:	72fb      	strb	r3, [r7, #11]
1a005314:	4613      	mov	r3, r2
1a005316:	72bb      	strb	r3, [r7, #10]
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a005318:	68f8      	ldr	r0, [r7, #12]
1a00531a:	f7ff ffdd 	bl	1a0052d8 <Chip_ADC_GetClockIndex>
1a00531e:	4603      	mov	r3, r0
1a005320:	4618      	mov	r0, r3
1a005322:	f000 fe45 	bl	1a005fb0 <Chip_Clock_GetRate>
1a005326:	61b8      	str	r0, [r7, #24]
	if (burstMode) {
1a005328:	7afb      	ldrb	r3, [r7, #11]
1a00532a:	2b00      	cmp	r3, #0
1a00532c:	d005      	beq.n	1a00533a <getClkDiv+0x36>
		fullAdcRate = adcRate * clks;
1a00532e:	7aba      	ldrb	r2, [r7, #10]
1a005330:	687b      	ldr	r3, [r7, #4]
1a005332:	fb02 f303 	mul.w	r3, r2, r3
1a005336:	61fb      	str	r3, [r7, #28]
1a005338:	e007      	b.n	1a00534a <getClkDiv+0x46>
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a00533a:	f7ff ffc5 	bl	1a0052c8 <getFullConvClk>
1a00533e:	4603      	mov	r3, r0
1a005340:	461a      	mov	r2, r3
1a005342:	687b      	ldr	r3, [r7, #4]
1a005344:	fb02 f303 	mul.w	r3, r2, r3
1a005348:	61fb      	str	r3, [r7, #28]
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a00534a:	69bb      	ldr	r3, [r7, #24]
1a00534c:	005a      	lsls	r2, r3, #1
1a00534e:	69fb      	ldr	r3, [r7, #28]
1a005350:	441a      	add	r2, r3
1a005352:	69fb      	ldr	r3, [r7, #28]
1a005354:	005b      	lsls	r3, r3, #1
1a005356:	fbb2 f3f3 	udiv	r3, r2, r3
1a00535a:	b2db      	uxtb	r3, r3
1a00535c:	3b01      	subs	r3, #1
1a00535e:	75fb      	strb	r3, [r7, #23]
	return div;
1a005360:	7dfb      	ldrb	r3, [r7, #23]
}
1a005362:	4618      	mov	r0, r3
1a005364:	3720      	adds	r7, #32
1a005366:	46bd      	mov	sp, r7
1a005368:	bd80      	pop	{r7, pc}
1a00536a:	Address 0x1a00536a is out of bounds.


1a00536c <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a00536c:	b580      	push	{r7, lr}
1a00536e:	b086      	sub	sp, #24
1a005370:	af00      	add	r7, sp, #0
1a005372:	6078      	str	r0, [r7, #4]
1a005374:	6039      	str	r1, [r7, #0]
	uint8_t div;
	uint32_t cr = 0;
1a005376:	2300      	movs	r3, #0
1a005378:	617b      	str	r3, [r7, #20]
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a00537a:	6878      	ldr	r0, [r7, #4]
1a00537c:	f7ff ffac 	bl	1a0052d8 <Chip_ADC_GetClockIndex>
1a005380:	4603      	mov	r3, r0
1a005382:	4618      	mov	r0, r3
1a005384:	2301      	movs	r3, #1
1a005386:	2201      	movs	r2, #1
1a005388:	2101      	movs	r1, #1
1a00538a:	f000 fda3 	bl	1a005ed4 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a00538e:	687b      	ldr	r3, [r7, #4]
1a005390:	2200      	movs	r2, #0
1a005392:	60da      	str	r2, [r3, #12]

	cr |= ADC_CR_PDN;
1a005394:	697b      	ldr	r3, [r7, #20]
1a005396:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
1a00539a:	617b      	str	r3, [r7, #20]
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a00539c:	683b      	ldr	r3, [r7, #0]
1a00539e:	4a14      	ldr	r2, [pc, #80]	; (1a0053f0 <Chip_ADC_Init+0x84>)
1a0053a0:	601a      	str	r2, [r3, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a0053a2:	683b      	ldr	r3, [r7, #0]
1a0053a4:	2200      	movs	r2, #0
1a0053a6:	711a      	strb	r2, [r3, #4]
	clk = 11;
1a0053a8:	230b      	movs	r3, #11
1a0053aa:	613b      	str	r3, [r7, #16]
	ADCSetup->burstMode = false;
1a0053ac:	683b      	ldr	r3, [r7, #0]
1a0053ae:	2200      	movs	r2, #0
1a0053b0:	715a      	strb	r2, [r3, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a0053b2:	683b      	ldr	r3, [r7, #0]
1a0053b4:	681a      	ldr	r2, [r3, #0]
1a0053b6:	693b      	ldr	r3, [r7, #16]
1a0053b8:	b2db      	uxtb	r3, r3
1a0053ba:	2100      	movs	r1, #0
1a0053bc:	6878      	ldr	r0, [r7, #4]
1a0053be:	f7ff ffa1 	bl	1a005304 <getClkDiv>
1a0053c2:	4603      	mov	r3, r0
1a0053c4:	73fb      	strb	r3, [r7, #15]
	cr |= ADC_CR_CLKDIV(div);
1a0053c6:	7bfb      	ldrb	r3, [r7, #15]
1a0053c8:	021b      	lsls	r3, r3, #8
1a0053ca:	461a      	mov	r2, r3
1a0053cc:	697b      	ldr	r3, [r7, #20]
1a0053ce:	4313      	orrs	r3, r2
1a0053d0:	617b      	str	r3, [r7, #20]
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0053d2:	683b      	ldr	r3, [r7, #0]
1a0053d4:	791b      	ldrb	r3, [r3, #4]
1a0053d6:	045b      	lsls	r3, r3, #17
1a0053d8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a0053dc:	697a      	ldr	r2, [r7, #20]
1a0053de:	4313      	orrs	r3, r2
1a0053e0:	617b      	str	r3, [r7, #20]
	pADC->CR = cr;
1a0053e2:	687b      	ldr	r3, [r7, #4]
1a0053e4:	697a      	ldr	r2, [r7, #20]
1a0053e6:	601a      	str	r2, [r3, #0]
}
1a0053e8:	bf00      	nop
1a0053ea:	3718      	adds	r7, #24
1a0053ec:	46bd      	mov	sp, r7
1a0053ee:	bd80      	pop	{r7, pc}
1a0053f0:	00061a80 	.word	0x00061a80

1a0053f4 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a0053f4:	b580      	push	{r7, lr}
1a0053f6:	b086      	sub	sp, #24
1a0053f8:	af00      	add	r7, sp, #0
1a0053fa:	60f8      	str	r0, [r7, #12]
1a0053fc:	60b9      	str	r1, [r7, #8]
1a0053fe:	607a      	str	r2, [r7, #4]
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a005400:	68fb      	ldr	r3, [r7, #12]
1a005402:	681b      	ldr	r3, [r3, #0]
1a005404:	f423 236f 	bic.w	r3, r3, #978944	; 0xef000
1a005408:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
1a00540c:	617b      	str	r3, [r7, #20]
	ADCSetup->adcRate = rate;
1a00540e:	68bb      	ldr	r3, [r7, #8]
1a005410:	687a      	ldr	r2, [r7, #4]
1a005412:	601a      	str	r2, [r3, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a005414:	68bb      	ldr	r3, [r7, #8]
1a005416:	7959      	ldrb	r1, [r3, #5]
1a005418:	68bb      	ldr	r3, [r7, #8]
1a00541a:	791b      	ldrb	r3, [r3, #4]
1a00541c:	f1c3 030b 	rsb	r3, r3, #11
1a005420:	b2db      	uxtb	r3, r3
1a005422:	687a      	ldr	r2, [r7, #4]
1a005424:	68f8      	ldr	r0, [r7, #12]
1a005426:	f7ff ff6d 	bl	1a005304 <getClkDiv>
1a00542a:	4603      	mov	r3, r0
1a00542c:	74fb      	strb	r3, [r7, #19]
	cr |= ADC_CR_CLKDIV(div);
1a00542e:	7cfb      	ldrb	r3, [r7, #19]
1a005430:	021b      	lsls	r3, r3, #8
1a005432:	461a      	mov	r2, r3
1a005434:	697b      	ldr	r3, [r7, #20]
1a005436:	4313      	orrs	r3, r2
1a005438:	617b      	str	r3, [r7, #20]
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a00543a:	68bb      	ldr	r3, [r7, #8]
1a00543c:	791b      	ldrb	r3, [r3, #4]
1a00543e:	045b      	lsls	r3, r3, #17
1a005440:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a005444:	697a      	ldr	r2, [r7, #20]
1a005446:	4313      	orrs	r3, r2
1a005448:	617b      	str	r3, [r7, #20]
	pADC->CR = cr;
1a00544a:	68fb      	ldr	r3, [r7, #12]
1a00544c:	697a      	ldr	r2, [r7, #20]
1a00544e:	601a      	str	r2, [r3, #0]
}
1a005450:	bf00      	nop
1a005452:	3718      	adds	r7, #24
1a005454:	46bd      	mov	sp, r7
1a005456:	bd80      	pop	{r7, pc}

1a005458 <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a005458:	b580      	push	{r7, lr}
1a00545a:	b084      	sub	sp, #16
1a00545c:	af00      	add	r7, sp, #0
1a00545e:	60f8      	str	r0, [r7, #12]
1a005460:	60b9      	str	r1, [r7, #8]
1a005462:	4613      	mov	r3, r2
1a005464:	71fb      	strb	r3, [r7, #7]
	ADCSetup->bitsAccuracy = resolution;
1a005466:	68bb      	ldr	r3, [r7, #8]
1a005468:	79fa      	ldrb	r2, [r7, #7]
1a00546a:	711a      	strb	r2, [r3, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a00546c:	68bb      	ldr	r3, [r7, #8]
1a00546e:	681b      	ldr	r3, [r3, #0]
1a005470:	461a      	mov	r2, r3
1a005472:	68b9      	ldr	r1, [r7, #8]
1a005474:	68f8      	ldr	r0, [r7, #12]
1a005476:	f7ff ffbd 	bl	1a0053f4 <Chip_ADC_SetSampleRate>
}
1a00547a:	bf00      	nop
1a00547c:	3710      	adds	r7, #16
1a00547e:	46bd      	mov	sp, r7
1a005480:	bd80      	pop	{r7, pc}
1a005482:	Address 0x1a005482 is out of bounds.


1a005484 <Chip_Clock_DisableMainPLL>:
 * @return	none
 * Make sure the main PLL is not needed to clock the part before disabling it.
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
1a005484:	b480      	push	{r7}
1a005486:	af00      	add	r7, sp, #0
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a005488:	4b05      	ldr	r3, [pc, #20]	; (1a0054a0 <Chip_Clock_DisableMainPLL+0x1c>)
1a00548a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
1a00548c:	4a04      	ldr	r2, [pc, #16]	; (1a0054a0 <Chip_Clock_DisableMainPLL+0x1c>)
1a00548e:	f043 0301 	orr.w	r3, r3, #1
1a005492:	6453      	str	r3, [r2, #68]	; 0x44
}
1a005494:	bf00      	nop
1a005496:	46bd      	mov	sp, r7
1a005498:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00549c:	4770      	bx	lr
1a00549e:	bf00      	nop
1a0054a0:	40050000 	.word	0x40050000

1a0054a4 <Chip_Clock_SetupMainPLL>:
 * @param	ppll	: Pointer to pll param structure #PLL_PARAM_T
 * @return	none
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
1a0054a4:	b480      	push	{r7}
1a0054a6:	b083      	sub	sp, #12
1a0054a8:	af00      	add	r7, sp, #0
1a0054aa:	6078      	str	r0, [r7, #4]
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a0054ac:	687b      	ldr	r3, [r7, #4]
1a0054ae:	681b      	ldr	r3, [r3, #0]
1a0054b0:	461a      	mov	r2, r3
1a0054b2:	687b      	ldr	r3, [r7, #4]
1a0054b4:	791b      	ldrb	r3, [r3, #4]
1a0054b6:	061b      	lsls	r3, r3, #24
1a0054b8:	4313      	orrs	r3, r2
1a0054ba:	687a      	ldr	r2, [r7, #4]
1a0054bc:	6912      	ldr	r2, [r2, #16]
1a0054be:	0412      	lsls	r2, r2, #16
1a0054c0:	4313      	orrs	r3, r2
1a0054c2:	687a      	ldr	r2, [r7, #4]
1a0054c4:	6892      	ldr	r2, [r2, #8]
1a0054c6:	0312      	lsls	r2, r2, #12
1a0054c8:	4313      	orrs	r3, r2
1a0054ca:	687a      	ldr	r2, [r7, #4]
1a0054cc:	68d2      	ldr	r2, [r2, #12]
1a0054ce:	0212      	lsls	r2, r2, #8
1a0054d0:	4313      	orrs	r3, r2
1a0054d2:	4a05      	ldr	r2, [pc, #20]	; (1a0054e8 <Chip_Clock_SetupMainPLL+0x44>)
1a0054d4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0054d8:	6453      	str	r3, [r2, #68]	; 0x44
}
1a0054da:	bf00      	nop
1a0054dc:	370c      	adds	r7, #12
1a0054de:	46bd      	mov	sp, r7
1a0054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0054e4:	4770      	bx	lr
1a0054e6:	bf00      	nop
1a0054e8:	40050000 	.word	0x40050000

1a0054ec <Chip_Clock_MainPLLLocked>:
 * @brief	Wait for Main PLL to be locked
 * @return	1 - PLL is LOCKED; 0 - PLL is not locked
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
1a0054ec:	b480      	push	{r7}
1a0054ee:	af00      	add	r7, sp, #0
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a0054f0:	4b06      	ldr	r3, [pc, #24]	; (1a00550c <Chip_Clock_MainPLLLocked+0x20>)
1a0054f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a0054f4:	f003 0301 	and.w	r3, r3, #1
1a0054f8:	2b00      	cmp	r3, #0
1a0054fa:	bf14      	ite	ne
1a0054fc:	2301      	movne	r3, #1
1a0054fe:	2300      	moveq	r3, #0
1a005500:	b2db      	uxtb	r3, r3
}
1a005502:	4618      	mov	r0, r3
1a005504:	46bd      	mov	sp, r7
1a005506:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00550a:	4770      	bx	lr
1a00550c:	40050000 	.word	0x40050000

1a005510 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a005510:	b590      	push	{r4, r7, lr}
1a005512:	b08f      	sub	sp, #60	; 0x3c
1a005514:	af00      	add	r7, sp, #0
1a005516:	4603      	mov	r3, r0
1a005518:	6039      	str	r1, [r7, #0]
1a00551a:	71fb      	strb	r3, [r7, #7]
1a00551c:	4613      	mov	r3, r2
1a00551e:	71bb      	strb	r3, [r7, #6]
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a005520:	f24c 3350 	movw	r3, #50000	; 0xc350
1a005524:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t direct = 0, pdivide = 0;
1a005526:	2300      	movs	r3, #0
1a005528:	633b      	str	r3, [r7, #48]	; 0x30
1a00552a:	2300      	movs	r3, #0
1a00552c:	62fb      	str	r3, [r7, #44]	; 0x2c
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a00552e:	79fb      	ldrb	r3, [r7, #7]
1a005530:	2b06      	cmp	r3, #6
1a005532:	d101      	bne.n	1a005538 <Chip_SetupCoreClock+0x28>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
1a005534:	f000 fa68 	bl	1a005a08 <Chip_Clock_EnableCrystal>
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a005538:	79f9      	ldrb	r1, [r7, #7]
1a00553a:	2300      	movs	r3, #0
1a00553c:	2201      	movs	r2, #1
1a00553e:	2004      	movs	r0, #4
1a005540:	f000 fc54 	bl	1a005dec <Chip_Clock_SetBaseClock>
	Chip_Clock_DisableMainPLL(); /* Disable PLL */
1a005544:	f7ff ff9e 	bl	1a005484 <Chip_Clock_DisableMainPLL>

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a005548:	79fb      	ldrb	r3, [r7, #7]
1a00554a:	733b      	strb	r3, [r7, #12]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a00554c:	f107 0308 	add.w	r3, r7, #8
1a005550:	4619      	mov	r1, r3
1a005552:	6838      	ldr	r0, [r7, #0]
1a005554:	f000 fa90 	bl	1a005a78 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a005558:	683b      	ldr	r3, [r7, #0]
1a00555a:	4a3d      	ldr	r2, [pc, #244]	; (1a005650 <Chip_SetupCoreClock+0x140>)
1a00555c:	4293      	cmp	r3, r2
1a00555e:	d916      	bls.n	1a00558e <Chip_SetupCoreClock+0x7e>
		if (ppll.ctrl & (1 << 6)) {
1a005560:	68bb      	ldr	r3, [r7, #8]
1a005562:	f003 0340 	and.w	r3, r3, #64	; 0x40
1a005566:	2b00      	cmp	r3, #0
1a005568:	d000      	beq.n	1a00556c <Chip_SetupCoreClock+0x5c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a00556a:	e7fe      	b.n	1a00556a <Chip_SetupCoreClock+0x5a>
		} else if (ppll.ctrl & (1 << 7)){
1a00556c:	68bb      	ldr	r3, [r7, #8]
1a00556e:	f003 0380 	and.w	r3, r3, #128	; 0x80
1a005572:	2b00      	cmp	r3, #0
1a005574:	d006      	beq.n	1a005584 <Chip_SetupCoreClock+0x74>
			direct = 1;
1a005576:	2301      	movs	r3, #1
1a005578:	633b      	str	r3, [r7, #48]	; 0x30
			ppll.ctrl &= ~(1 << 7);
1a00557a:	68bb      	ldr	r3, [r7, #8]
1a00557c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a005580:	60bb      	str	r3, [r7, #8]
1a005582:	e004      	b.n	1a00558e <Chip_SetupCoreClock+0x7e>
		} else {
			pdivide = 1;
1a005584:	2301      	movs	r3, #1
1a005586:	62fb      	str	r3, [r7, #44]	; 0x2c
			ppll.psel++;
1a005588:	697b      	ldr	r3, [r7, #20]
1a00558a:	3301      	adds	r3, #1
1a00558c:	617b      	str	r3, [r7, #20]
		}
	}

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);
1a00558e:	f107 0308 	add.w	r3, r7, #8
1a005592:	4618      	mov	r0, r3
1a005594:	f7ff ff86 	bl	1a0054a4 <Chip_Clock_SetupMainPLL>

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a005598:	bf00      	nop
1a00559a:	f7ff ffa7 	bl	1a0054ec <Chip_Clock_MainPLLLocked>
1a00559e:	4603      	mov	r3, r0
1a0055a0:	2b00      	cmp	r3, #0
1a0055a2:	d0fa      	beq.n	1a00559a <Chip_SetupCoreClock+0x8a>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a0055a4:	2300      	movs	r3, #0
1a0055a6:	2201      	movs	r2, #1
1a0055a8:	2109      	movs	r1, #9
1a0055aa:	2004      	movs	r0, #4
1a0055ac:	f000 fc1e 	bl	1a005dec <Chip_Clock_SetBaseClock>

	if (direct) {
1a0055b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a0055b2:	2b00      	cmp	r3, #0
1a0055b4:	d012      	beq.n	1a0055dc <Chip_SetupCoreClock+0xcc>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a0055b6:	f24c 3350 	movw	r3, #50000	; 0xc350
1a0055ba:	62bb      	str	r3, [r7, #40]	; 0x28
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a0055bc:	bf00      	nop
1a0055be:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a0055c0:	1e5a      	subs	r2, r3, #1
1a0055c2:	62ba      	str	r2, [r7, #40]	; 0x28
1a0055c4:	2b00      	cmp	r3, #0
1a0055c6:	d1fa      	bne.n	1a0055be <Chip_SetupCoreClock+0xae>
		ppll.ctrl |= 1 << 7;
1a0055c8:	68bb      	ldr	r3, [r7, #8]
1a0055ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0055ce:	60bb      	str	r3, [r7, #8]
		Chip_Clock_SetupMainPLL(&ppll); /* Set DIRECT to operate at full frequency */
1a0055d0:	f107 0308 	add.w	r3, r7, #8
1a0055d4:	4618      	mov	r0, r3
1a0055d6:	f7ff ff65 	bl	1a0054a4 <Chip_Clock_SetupMainPLL>
1a0055da:	e013      	b.n	1a005604 <Chip_SetupCoreClock+0xf4>
	} else if (pdivide) {
1a0055dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a0055de:	2b00      	cmp	r3, #0
1a0055e0:	d010      	beq.n	1a005604 <Chip_SetupCoreClock+0xf4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a0055e2:	f24c 3350 	movw	r3, #50000	; 0xc350
1a0055e6:	62bb      	str	r3, [r7, #40]	; 0x28
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a0055e8:	bf00      	nop
1a0055ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a0055ec:	1e5a      	subs	r2, r3, #1
1a0055ee:	62ba      	str	r2, [r7, #40]	; 0x28
1a0055f0:	2b00      	cmp	r3, #0
1a0055f2:	d1fa      	bne.n	1a0055ea <Chip_SetupCoreClock+0xda>
		ppll.psel--;
1a0055f4:	697b      	ldr	r3, [r7, #20]
1a0055f6:	3b01      	subs	r3, #1
1a0055f8:	617b      	str	r3, [r7, #20]
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
1a0055fa:	f107 0308 	add.w	r3, r7, #8
1a0055fe:	4618      	mov	r0, r3
1a005600:	f7ff ff50 	bl	1a0054a4 <Chip_Clock_SetupMainPLL>
	}

	if (setbase) {
1a005604:	79bb      	ldrb	r3, [r7, #6]
1a005606:	2b00      	cmp	r3, #0
1a005608:	d01e      	beq.n	1a005648 <Chip_SetupCoreClock+0x138>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a00560a:	2300      	movs	r3, #0
1a00560c:	637b      	str	r3, [r7, #52]	; 0x34
1a00560e:	e018      	b.n	1a005642 <Chip_SetupCoreClock+0x132>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a005610:	4a10      	ldr	r2, [pc, #64]	; (1a005654 <Chip_SetupCoreClock+0x144>)
1a005612:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1a005614:	f812 0023 	ldrb.w	r0, [r2, r3, lsl #2]
1a005618:	4a0e      	ldr	r2, [pc, #56]	; (1a005654 <Chip_SetupCoreClock+0x144>)
1a00561a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1a00561c:	009b      	lsls	r3, r3, #2
1a00561e:	4413      	add	r3, r2
1a005620:	7859      	ldrb	r1, [r3, #1]
1a005622:	4a0c      	ldr	r2, [pc, #48]	; (1a005654 <Chip_SetupCoreClock+0x144>)
1a005624:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1a005626:	009b      	lsls	r3, r3, #2
1a005628:	4413      	add	r3, r2
1a00562a:	789c      	ldrb	r4, [r3, #2]
1a00562c:	4a09      	ldr	r2, [pc, #36]	; (1a005654 <Chip_SetupCoreClock+0x144>)
1a00562e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1a005630:	009b      	lsls	r3, r3, #2
1a005632:	4413      	add	r3, r2
1a005634:	78db      	ldrb	r3, [r3, #3]
1a005636:	4622      	mov	r2, r4
1a005638:	f000 fbd8 	bl	1a005dec <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a00563c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1a00563e:	3301      	adds	r3, #1
1a005640:	637b      	str	r3, [r7, #52]	; 0x34
1a005642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1a005644:	2b11      	cmp	r3, #17
1a005646:	d9e3      	bls.n	1a005610 <Chip_SetupCoreClock+0x100>
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a005648:	bf00      	nop
1a00564a:	373c      	adds	r7, #60	; 0x3c
1a00564c:	46bd      	mov	sp, r7
1a00564e:	bd90      	pop	{r4, r7, pc}
1a005650:	068e7780 	.word	0x068e7780
1a005654:	1a00d008 	.word	0x1a00d008

1a005658 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a005658:	b580      	push	{r7, lr}
1a00565a:	af00      	add	r7, sp, #0
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a00565c:	2069      	movs	r0, #105	; 0x69
1a00565e:	f000 fca7 	bl	1a005fb0 <Chip_Clock_GetRate>
1a005662:	4602      	mov	r2, r0
1a005664:	4b01      	ldr	r3, [pc, #4]	; (1a00566c <SystemCoreClockUpdate+0x14>)
1a005666:	601a      	str	r2, [r3, #0]
}
1a005668:	bf00      	nop
1a00566a:	bd80      	pop	{r7, pc}
1a00566c:	100035a4 	.word	0x100035a4

1a005670 <ABS>:

/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
1a005670:	b480      	push	{r7}
1a005672:	b083      	sub	sp, #12
1a005674:	af00      	add	r7, sp, #0
1a005676:	6078      	str	r0, [r7, #4]
	if (val < 0)
1a005678:	687b      	ldr	r3, [r7, #4]
1a00567a:	2b00      	cmp	r3, #0
1a00567c:	da02      	bge.n	1a005684 <ABS+0x14>
		return -val;
1a00567e:	687b      	ldr	r3, [r7, #4]
1a005680:	425b      	negs	r3, r3
1a005682:	e000      	b.n	1a005686 <ABS+0x16>
	return val;
1a005684:	687b      	ldr	r3, [r7, #4]
}
1a005686:	4618      	mov	r0, r3
1a005688:	370c      	adds	r7, #12
1a00568a:	46bd      	mov	sp, r7
1a00568c:	f85d 7b04 	ldr.w	r7, [sp], #4
1a005690:	4770      	bx	lr
1a005692:	Address 0x1a005692 is out of bounds.


1a005694 <pll_calc_divs>:

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a005694:	b580      	push	{r7, lr}
1a005696:	b088      	sub	sp, #32
1a005698:	af00      	add	r7, sp, #0
1a00569a:	6078      	str	r0, [r7, #4]
1a00569c:	6039      	str	r1, [r7, #0]

	uint32_t prev = freq;
1a00569e:	687b      	ldr	r3, [r7, #4]
1a0056a0:	61fb      	str	r3, [r7, #28]
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a0056a2:	683b      	ldr	r3, [r7, #0]
1a0056a4:	681b      	ldr	r3, [r3, #0]
1a0056a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
1a0056aa:	2b00      	cmp	r3, #0
1a0056ac:	d005      	beq.n	1a0056ba <pll_calc_divs+0x26>
		ppll->ctrl &= ~(1 << 6);
1a0056ae:	683b      	ldr	r3, [r7, #0]
1a0056b0:	681b      	ldr	r3, [r3, #0]
1a0056b2:	f023 0240 	bic.w	r2, r3, #64	; 0x40
1a0056b6:	683b      	ldr	r3, [r7, #0]
1a0056b8:	601a      	str	r2, [r3, #0]
	}
	for (n = 1; n <= 4; n++) {
1a0056ba:	2301      	movs	r3, #1
1a0056bc:	61bb      	str	r3, [r7, #24]
1a0056be:	e06f      	b.n	1a0057a0 <pll_calc_divs+0x10c>
		for (p = 0; p < 4; p ++) {
1a0056c0:	2300      	movs	r3, #0
1a0056c2:	613b      	str	r3, [r7, #16]
1a0056c4:	e066      	b.n	1a005794 <pll_calc_divs+0x100>
			for (m = 1; m <= 256; m++) {
1a0056c6:	2301      	movs	r3, #1
1a0056c8:	617b      	str	r3, [r7, #20]
1a0056ca:	e05a      	b.n	1a005782 <pll_calc_divs+0xee>
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
1a0056cc:	683b      	ldr	r3, [r7, #0]
1a0056ce:	681b      	ldr	r3, [r3, #0]
1a0056d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
1a0056d4:	2b00      	cmp	r3, #0
1a0056d6:	d00e      	beq.n	1a0056f6 <pll_calc_divs+0x62>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a0056d8:	693b      	ldr	r3, [r7, #16]
1a0056da:	3301      	adds	r3, #1
1a0056dc:	697a      	ldr	r2, [r7, #20]
1a0056de:	fa02 f303 	lsl.w	r3, r2, r3
1a0056e2:	461a      	mov	r2, r3
1a0056e4:	683b      	ldr	r3, [r7, #0]
1a0056e6:	695b      	ldr	r3, [r3, #20]
1a0056e8:	fb03 f202 	mul.w	r2, r3, r2
1a0056ec:	69bb      	ldr	r3, [r7, #24]
1a0056ee:	fbb2 f3f3 	udiv	r3, r2, r3
1a0056f2:	60fb      	str	r3, [r7, #12]
1a0056f4:	e008      	b.n	1a005708 <pll_calc_divs+0x74>
				} else {
					fcco = (m * ppll->fin) / n;
1a0056f6:	683b      	ldr	r3, [r7, #0]
1a0056f8:	695b      	ldr	r3, [r3, #20]
1a0056fa:	697a      	ldr	r2, [r7, #20]
1a0056fc:	fb02 f203 	mul.w	r2, r2, r3
1a005700:	69bb      	ldr	r3, [r7, #24]
1a005702:	fbb2 f3f3 	udiv	r3, r2, r3
1a005706:	60fb      	str	r3, [r7, #12]
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a005708:	68fb      	ldr	r3, [r7, #12]
1a00570a:	4a29      	ldr	r2, [pc, #164]	; (1a0057b0 <pll_calc_divs+0x11c>)
1a00570c:	4293      	cmp	r3, r2
1a00570e:	d934      	bls.n	1a00577a <pll_calc_divs+0xe6>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a005710:	68fb      	ldr	r3, [r7, #12]
1a005712:	4a28      	ldr	r2, [pc, #160]	; (1a0057b4 <pll_calc_divs+0x120>)
1a005714:	4293      	cmp	r3, r2
1a005716:	d839      	bhi.n	1a00578c <pll_calc_divs+0xf8>
				if (ppll->ctrl & (1 << 7)) {
1a005718:	683b      	ldr	r3, [r7, #0]
1a00571a:	681b      	ldr	r3, [r3, #0]
1a00571c:	f003 0380 	and.w	r3, r3, #128	; 0x80
1a005720:	2b00      	cmp	r3, #0
1a005722:	d002      	beq.n	1a00572a <pll_calc_divs+0x96>
					fout = fcco;
1a005724:	68fb      	ldr	r3, [r7, #12]
1a005726:	60bb      	str	r3, [r7, #8]
1a005728:	e005      	b.n	1a005736 <pll_calc_divs+0xa2>
				} else {
					fout = fcco >> (p + 1);
1a00572a:	693b      	ldr	r3, [r7, #16]
1a00572c:	3301      	adds	r3, #1
1a00572e:	68fa      	ldr	r2, [r7, #12]
1a005730:	fa22 f303 	lsr.w	r3, r2, r3
1a005734:	60bb      	str	r3, [r7, #8]
				}

				if (ABS(freq - fout) < prev) {
1a005736:	687a      	ldr	r2, [r7, #4]
1a005738:	68bb      	ldr	r3, [r7, #8]
1a00573a:	1ad3      	subs	r3, r2, r3
1a00573c:	4618      	mov	r0, r3
1a00573e:	f7ff ff97 	bl	1a005670 <ABS>
1a005742:	4602      	mov	r2, r0
1a005744:	69fb      	ldr	r3, [r7, #28]
1a005746:	4293      	cmp	r3, r2
1a005748:	d918      	bls.n	1a00577c <pll_calc_divs+0xe8>
					ppll->nsel = n;
1a00574a:	683b      	ldr	r3, [r7, #0]
1a00574c:	69ba      	ldr	r2, [r7, #24]
1a00574e:	609a      	str	r2, [r3, #8]
					ppll->psel = p + 1;
1a005750:	693b      	ldr	r3, [r7, #16]
1a005752:	1c5a      	adds	r2, r3, #1
1a005754:	683b      	ldr	r3, [r7, #0]
1a005756:	60da      	str	r2, [r3, #12]
					ppll->msel = m;
1a005758:	683b      	ldr	r3, [r7, #0]
1a00575a:	697a      	ldr	r2, [r7, #20]
1a00575c:	611a      	str	r2, [r3, #16]
					ppll->fout = fout;
1a00575e:	683b      	ldr	r3, [r7, #0]
1a005760:	68ba      	ldr	r2, [r7, #8]
1a005762:	619a      	str	r2, [r3, #24]
					ppll->fcco = fcco;
1a005764:	683b      	ldr	r3, [r7, #0]
1a005766:	68fa      	ldr	r2, [r7, #12]
1a005768:	61da      	str	r2, [r3, #28]
					prev = ABS(freq - fout);
1a00576a:	687a      	ldr	r2, [r7, #4]
1a00576c:	68bb      	ldr	r3, [r7, #8]
1a00576e:	1ad3      	subs	r3, r2, r3
1a005770:	4618      	mov	r0, r3
1a005772:	f7ff ff7d 	bl	1a005670 <ABS>
1a005776:	61f8      	str	r0, [r7, #28]
1a005778:	e000      	b.n	1a00577c <pll_calc_divs+0xe8>
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a00577a:	bf00      	nop
			for (m = 1; m <= 256; m++) {
1a00577c:	697b      	ldr	r3, [r7, #20]
1a00577e:	3301      	adds	r3, #1
1a005780:	617b      	str	r3, [r7, #20]
1a005782:	697b      	ldr	r3, [r7, #20]
1a005784:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
1a005788:	dda0      	ble.n	1a0056cc <pll_calc_divs+0x38>
1a00578a:	e000      	b.n	1a00578e <pll_calc_divs+0xfa>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a00578c:	bf00      	nop
		for (p = 0; p < 4; p ++) {
1a00578e:	693b      	ldr	r3, [r7, #16]
1a005790:	3301      	adds	r3, #1
1a005792:	613b      	str	r3, [r7, #16]
1a005794:	693b      	ldr	r3, [r7, #16]
1a005796:	2b03      	cmp	r3, #3
1a005798:	dd95      	ble.n	1a0056c6 <pll_calc_divs+0x32>
	for (n = 1; n <= 4; n++) {
1a00579a:	69bb      	ldr	r3, [r7, #24]
1a00579c:	3301      	adds	r3, #1
1a00579e:	61bb      	str	r3, [r7, #24]
1a0057a0:	69bb      	ldr	r3, [r7, #24]
1a0057a2:	2b04      	cmp	r3, #4
1a0057a4:	dd8c      	ble.n	1a0056c0 <pll_calc_divs+0x2c>
				}
			}
		}
	}
}
1a0057a6:	bf00      	nop
1a0057a8:	3720      	adds	r7, #32
1a0057aa:	46bd      	mov	sp, r7
1a0057ac:	bd80      	pop	{r7, pc}
1a0057ae:	bf00      	nop
1a0057b0:	094c5eff 	.word	0x094c5eff
1a0057b4:	1312d000 	.word	0x1312d000

1a0057b8 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0057b8:	b5b0      	push	{r4, r5, r7, lr}
1a0057ba:	b09e      	sub	sp, #120	; 0x78
1a0057bc:	af00      	add	r7, sp, #0
1a0057be:	6078      	str	r0, [r7, #4]
1a0057c0:	6039      	str	r1, [r7, #0]
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a0057c2:	f107 030c 	add.w	r3, r7, #12
1a0057c6:	2260      	movs	r2, #96	; 0x60
1a0057c8:	2100      	movs	r1, #0
1a0057ca:	4618      	mov	r0, r3
1a0057cc:	f003 f96c 	bl	1a008aa8 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a0057d0:	68fb      	ldr	r3, [r7, #12]
1a0057d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0057d6:	60fb      	str	r3, [r7, #12]
	pll[0].fin = ppll->fin;
1a0057d8:	683b      	ldr	r3, [r7, #0]
1a0057da:	695b      	ldr	r3, [r3, #20]
1a0057dc:	623b      	str	r3, [r7, #32]
	pll[0].srcin = ppll->srcin;
1a0057de:	683b      	ldr	r3, [r7, #0]
1a0057e0:	791b      	ldrb	r3, [r3, #4]
1a0057e2:	743b      	strb	r3, [r7, #16]
	pll_calc_divs(freq, &pll[0]);
1a0057e4:	f107 030c 	add.w	r3, r7, #12
1a0057e8:	4619      	mov	r1, r3
1a0057ea:	6878      	ldr	r0, [r7, #4]
1a0057ec:	f7ff ff52 	bl	1a005694 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a0057f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a0057f2:	687a      	ldr	r2, [r7, #4]
1a0057f4:	429a      	cmp	r2, r3
1a0057f6:	d10a      	bne.n	1a00580e <pll_get_frac+0x56>
		*ppll = pll[0];
1a0057f8:	683b      	ldr	r3, [r7, #0]
1a0057fa:	461d      	mov	r5, r3
1a0057fc:	f107 040c 	add.w	r4, r7, #12
1a005800:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
1a005802:	c50f      	stmia	r5!, {r0, r1, r2, r3}
1a005804:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
1a005808:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		return ;
1a00580c:	e08e      	b.n	1a00592c <pll_get_frac+0x174>
	}
	diff[0] = ABS(freq - pll[0].fout);
1a00580e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a005810:	687a      	ldr	r2, [r7, #4]
1a005812:	1ad3      	subs	r3, r2, r3
1a005814:	4618      	mov	r0, r3
1a005816:	f7ff ff2b 	bl	1a005670 <ABS>
1a00581a:	4603      	mov	r3, r0
1a00581c:	66fb      	str	r3, [r7, #108]	; 0x6c

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a00581e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
1a005820:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a005824:	64fb      	str	r3, [r7, #76]	; 0x4c
	pll[2].fin = ppll->fin;
1a005826:	683b      	ldr	r3, [r7, #0]
1a005828:	695b      	ldr	r3, [r3, #20]
1a00582a:	663b      	str	r3, [r7, #96]	; 0x60
	pll[2].srcin = ppll->srcin;
1a00582c:	683b      	ldr	r3, [r7, #0]
1a00582e:	791b      	ldrb	r3, [r3, #4]
1a005830:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
	pll_calc_divs(freq, &pll[2]);
1a005834:	f107 030c 	add.w	r3, r7, #12
1a005838:	3340      	adds	r3, #64	; 0x40
1a00583a:	4619      	mov	r1, r3
1a00583c:	6878      	ldr	r0, [r7, #4]
1a00583e:	f7ff ff29 	bl	1a005694 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a005842:	6e7b      	ldr	r3, [r7, #100]	; 0x64
1a005844:	687a      	ldr	r2, [r7, #4]
1a005846:	429a      	cmp	r2, r3
1a005848:	d10a      	bne.n	1a005860 <pll_get_frac+0xa8>
		*ppll = pll[2];
1a00584a:	683b      	ldr	r3, [r7, #0]
1a00584c:	461d      	mov	r5, r3
1a00584e:	f107 044c 	add.w	r4, r7, #76	; 0x4c
1a005852:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
1a005854:	c50f      	stmia	r5!, {r0, r1, r2, r3}
1a005856:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
1a00585a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		return ;
1a00585e:	e065      	b.n	1a00592c <pll_get_frac+0x174>
	}
	diff[2] = ABS(freq - pll[2].fout);
1a005860:	6e7b      	ldr	r3, [r7, #100]	; 0x64
1a005862:	687a      	ldr	r2, [r7, #4]
1a005864:	1ad3      	subs	r3, r2, r3
1a005866:	4618      	mov	r0, r3
1a005868:	f7ff ff02 	bl	1a005670 <ABS>
1a00586c:	4603      	mov	r3, r0
1a00586e:	677b      	str	r3, [r7, #116]	; 0x74
	
	if (freq <= 110000000) {
1a005870:	687b      	ldr	r3, [r7, #4]
1a005872:	4a30      	ldr	r2, [pc, #192]	; (1a005934 <pll_get_frac+0x17c>)
1a005874:	4293      	cmp	r3, r2
1a005876:	d81a      	bhi.n	1a0058ae <pll_get_frac+0xf6>
		/* Try integer mode */
		pll[1].ctrl = (1 << 6);
1a005878:	2340      	movs	r3, #64	; 0x40
1a00587a:	62fb      	str	r3, [r7, #44]	; 0x2c
		pll[1].fin = ppll->fin;
1a00587c:	683b      	ldr	r3, [r7, #0]
1a00587e:	695b      	ldr	r3, [r3, #20]
1a005880:	643b      	str	r3, [r7, #64]	; 0x40
		pll_calc_divs(freq, &pll[1]);
1a005882:	f107 030c 	add.w	r3, r7, #12
1a005886:	3320      	adds	r3, #32
1a005888:	4619      	mov	r1, r3
1a00588a:	6878      	ldr	r0, [r7, #4]
1a00588c:	f7ff ff02 	bl	1a005694 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a005890:	6c7b      	ldr	r3, [r7, #68]	; 0x44
1a005892:	687a      	ldr	r2, [r7, #4]
1a005894:	429a      	cmp	r2, r3
1a005896:	d10a      	bne.n	1a0058ae <pll_get_frac+0xf6>
			*ppll = pll[1];
1a005898:	683b      	ldr	r3, [r7, #0]
1a00589a:	461d      	mov	r5, r3
1a00589c:	f107 042c 	add.w	r4, r7, #44	; 0x2c
1a0058a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
1a0058a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
1a0058a4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
1a0058a8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
			return ;
1a0058ac:	e03e      	b.n	1a00592c <pll_get_frac+0x174>
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a0058ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
1a0058b0:	687a      	ldr	r2, [r7, #4]
1a0058b2:	1ad3      	subs	r3, r2, r3
1a0058b4:	4618      	mov	r0, r3
1a0058b6:	f7ff fedb 	bl	1a005670 <ABS>
1a0058ba:	4603      	mov	r3, r0
1a0058bc:	673b      	str	r3, [r7, #112]	; 0x70

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a0058be:	6efa      	ldr	r2, [r7, #108]	; 0x6c
1a0058c0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
1a0058c2:	429a      	cmp	r2, r3
1a0058c4:	dc19      	bgt.n	1a0058fa <pll_get_frac+0x142>
		if (diff[0] <= diff[2]) {
1a0058c6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
1a0058c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
1a0058ca:	429a      	cmp	r2, r3
1a0058cc:	dc0a      	bgt.n	1a0058e4 <pll_get_frac+0x12c>
			*ppll = pll[0];
1a0058ce:	683b      	ldr	r3, [r7, #0]
1a0058d0:	461d      	mov	r5, r3
1a0058d2:	f107 040c 	add.w	r4, r7, #12
1a0058d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
1a0058d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
1a0058da:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
1a0058de:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
1a0058e2:	e023      	b.n	1a00592c <pll_get_frac+0x174>
		} else {
			*ppll = pll[2];
1a0058e4:	683b      	ldr	r3, [r7, #0]
1a0058e6:	461d      	mov	r5, r3
1a0058e8:	f107 044c 	add.w	r4, r7, #76	; 0x4c
1a0058ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
1a0058ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
1a0058f0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
1a0058f4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
1a0058f8:	e018      	b.n	1a00592c <pll_get_frac+0x174>
		}
	} else {
		if (diff[1] <= diff[2]) {
1a0058fa:	6f3a      	ldr	r2, [r7, #112]	; 0x70
1a0058fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
1a0058fe:	429a      	cmp	r2, r3
1a005900:	dc0a      	bgt.n	1a005918 <pll_get_frac+0x160>
			*ppll = pll[1];
1a005902:	683b      	ldr	r3, [r7, #0]
1a005904:	461d      	mov	r5, r3
1a005906:	f107 042c 	add.w	r4, r7, #44	; 0x2c
1a00590a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
1a00590c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
1a00590e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
1a005912:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
1a005916:	e009      	b.n	1a00592c <pll_get_frac+0x174>
		} else {
			*ppll = pll[2];
1a005918:	683b      	ldr	r3, [r7, #0]
1a00591a:	461d      	mov	r5, r3
1a00591c:	f107 044c 	add.w	r4, r7, #76	; 0x4c
1a005920:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
1a005922:	c50f      	stmia	r5!, {r0, r1, r2, r3}
1a005924:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
1a005928:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		}
	}
}
1a00592c:	3778      	adds	r7, #120	; 0x78
1a00592e:	46bd      	mov	sp, r7
1a005930:	bdb0      	pop	{r4, r5, r7, pc}
1a005932:	bf00      	nop
1a005934:	068e7780 	.word	0x068e7780

1a005938 <Chip_Clock_GetDivRate>:
	return TestHz;
}

/* Returns clock rate out of a divider */
static uint32_t Chip_Clock_GetDivRate(CHIP_CGU_CLKIN_T clock, CHIP_CGU_IDIV_T divider)
{
1a005938:	b580      	push	{r7, lr}
1a00593a:	b084      	sub	sp, #16
1a00593c:	af00      	add	r7, sp, #0
1a00593e:	4603      	mov	r3, r0
1a005940:	460a      	mov	r2, r1
1a005942:	71fb      	strb	r3, [r7, #7]
1a005944:	4613      	mov	r3, r2
1a005946:	71bb      	strb	r3, [r7, #6]
	CHIP_CGU_CLKIN_T input;
	uint32_t div;

	input = Chip_Clock_GetDividerSource(divider);
1a005948:	79bb      	ldrb	r3, [r7, #6]
1a00594a:	4618      	mov	r0, r3
1a00594c:	f000 f960 	bl	1a005c10 <Chip_Clock_GetDividerSource>
1a005950:	4603      	mov	r3, r0
1a005952:	73fb      	strb	r3, [r7, #15]
	div = Chip_Clock_GetDividerDivisor(divider);
1a005954:	79bb      	ldrb	r3, [r7, #6]
1a005956:	4618      	mov	r0, r3
1a005958:	f000 f97a 	bl	1a005c50 <Chip_Clock_GetDividerDivisor>
1a00595c:	60b8      	str	r0, [r7, #8]
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a00595e:	7bfb      	ldrb	r3, [r7, #15]
1a005960:	4618      	mov	r0, r3
1a005962:	f000 f991 	bl	1a005c88 <Chip_Clock_GetClockInputHz>
1a005966:	4602      	mov	r2, r0
1a005968:	68bb      	ldr	r3, [r7, #8]
1a00596a:	3301      	adds	r3, #1
1a00596c:	fbb2 f3f3 	udiv	r3, r2, r3
}
1a005970:	4618      	mov	r0, r3
1a005972:	3710      	adds	r7, #16
1a005974:	46bd      	mov	sp, r7
1a005976:	bd80      	pop	{r7, pc}

1a005978 <Chip_Clock_FindBaseClock>:

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a005978:	b480      	push	{r7}
1a00597a:	b085      	sub	sp, #20
1a00597c:	af00      	add	r7, sp, #0
1a00597e:	4603      	mov	r3, r0
1a005980:	80fb      	strh	r3, [r7, #6]
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a005982:	231c      	movs	r3, #28
1a005984:	73fb      	strb	r3, [r7, #15]
	int i = 0;
1a005986:	2300      	movs	r3, #0
1a005988:	60bb      	str	r3, [r7, #8]

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a00598a:	e024      	b.n	1a0059d6 <Chip_Clock_FindBaseClock+0x5e>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a00598c:	491d      	ldr	r1, [pc, #116]	; (1a005a04 <Chip_Clock_FindBaseClock+0x8c>)
1a00598e:	68ba      	ldr	r2, [r7, #8]
1a005990:	4613      	mov	r3, r2
1a005992:	005b      	lsls	r3, r3, #1
1a005994:	4413      	add	r3, r2
1a005996:	005b      	lsls	r3, r3, #1
1a005998:	440b      	add	r3, r1
1a00599a:	881b      	ldrh	r3, [r3, #0]
1a00599c:	88fa      	ldrh	r2, [r7, #6]
1a00599e:	429a      	cmp	r2, r3
1a0059a0:	d316      	bcc.n	1a0059d0 <Chip_Clock_FindBaseClock+0x58>
1a0059a2:	4918      	ldr	r1, [pc, #96]	; (1a005a04 <Chip_Clock_FindBaseClock+0x8c>)
1a0059a4:	68ba      	ldr	r2, [r7, #8]
1a0059a6:	4613      	mov	r3, r2
1a0059a8:	005b      	lsls	r3, r3, #1
1a0059aa:	4413      	add	r3, r2
1a0059ac:	005b      	lsls	r3, r3, #1
1a0059ae:	440b      	add	r3, r1
1a0059b0:	3302      	adds	r3, #2
1a0059b2:	881b      	ldrh	r3, [r3, #0]
1a0059b4:	88fa      	ldrh	r2, [r7, #6]
1a0059b6:	429a      	cmp	r2, r3
1a0059b8:	d80a      	bhi.n	1a0059d0 <Chip_Clock_FindBaseClock+0x58>
			baseclk = periph_to_base[i].clkbase;
1a0059ba:	4912      	ldr	r1, [pc, #72]	; (1a005a04 <Chip_Clock_FindBaseClock+0x8c>)
1a0059bc:	68ba      	ldr	r2, [r7, #8]
1a0059be:	4613      	mov	r3, r2
1a0059c0:	005b      	lsls	r3, r3, #1
1a0059c2:	4413      	add	r3, r2
1a0059c4:	005b      	lsls	r3, r3, #1
1a0059c6:	440b      	add	r3, r1
1a0059c8:	3304      	adds	r3, #4
1a0059ca:	781b      	ldrb	r3, [r3, #0]
1a0059cc:	73fb      	strb	r3, [r7, #15]
1a0059ce:	e002      	b.n	1a0059d6 <Chip_Clock_FindBaseClock+0x5e>
		}
		else {
			i++;
1a0059d0:	68bb      	ldr	r3, [r7, #8]
1a0059d2:	3301      	adds	r3, #1
1a0059d4:	60bb      	str	r3, [r7, #8]
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0059d6:	7bfb      	ldrb	r3, [r7, #15]
1a0059d8:	2b1c      	cmp	r3, #28
1a0059da:	d10b      	bne.n	1a0059f4 <Chip_Clock_FindBaseClock+0x7c>
1a0059dc:	4909      	ldr	r1, [pc, #36]	; (1a005a04 <Chip_Clock_FindBaseClock+0x8c>)
1a0059de:	68ba      	ldr	r2, [r7, #8]
1a0059e0:	4613      	mov	r3, r2
1a0059e2:	005b      	lsls	r3, r3, #1
1a0059e4:	4413      	add	r3, r2
1a0059e6:	005b      	lsls	r3, r3, #1
1a0059e8:	440b      	add	r3, r1
1a0059ea:	3304      	adds	r3, #4
1a0059ec:	781b      	ldrb	r3, [r3, #0]
1a0059ee:	7bfa      	ldrb	r2, [r7, #15]
1a0059f0:	429a      	cmp	r2, r3
1a0059f2:	d1cb      	bne.n	1a00598c <Chip_Clock_FindBaseClock+0x14>
		}
	}

	return baseclk;
1a0059f4:	7bfb      	ldrb	r3, [r7, #15]
}
1a0059f6:	4618      	mov	r0, r3
1a0059f8:	3714      	adds	r7, #20
1a0059fa:	46bd      	mov	sp, r7
1a0059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
1a005a00:	4770      	bx	lr
1a005a02:	bf00      	nop
1a005a04:	1a00d050 	.word	0x1a00d050

1a005a08 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a005a08:	b480      	push	{r7}
1a005a0a:	b083      	sub	sp, #12
1a005a0c:	af00      	add	r7, sp, #0
	volatile uint32_t delay = 1000;
1a005a0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a005a12:	603b      	str	r3, [r7, #0]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a005a14:	4b15      	ldr	r3, [pc, #84]	; (1a005a6c <Chip_Clock_EnableCrystal+0x64>)
1a005a16:	699b      	ldr	r3, [r3, #24]
1a005a18:	607b      	str	r3, [r7, #4]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a005a1a:	687b      	ldr	r3, [r7, #4]
1a005a1c:	f023 0302 	bic.w	r3, r3, #2
1a005a20:	607b      	str	r3, [r7, #4]
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a005a22:	4b12      	ldr	r3, [pc, #72]	; (1a005a6c <Chip_Clock_EnableCrystal+0x64>)
1a005a24:	699b      	ldr	r3, [r3, #24]
1a005a26:	687a      	ldr	r2, [r7, #4]
1a005a28:	429a      	cmp	r2, r3
1a005a2a:	d002      	beq.n	1a005a32 <Chip_Clock_EnableCrystal+0x2a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a005a2c:	4a0f      	ldr	r2, [pc, #60]	; (1a005a6c <Chip_Clock_EnableCrystal+0x64>)
1a005a2e:	687b      	ldr	r3, [r7, #4]
1a005a30:	6193      	str	r3, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a005a32:	687b      	ldr	r3, [r7, #4]
1a005a34:	f023 0301 	bic.w	r3, r3, #1
1a005a38:	607b      	str	r3, [r7, #4]
	if (OscRateIn >= 20000000) {
1a005a3a:	4b0d      	ldr	r3, [pc, #52]	; (1a005a70 <Chip_Clock_EnableCrystal+0x68>)
1a005a3c:	681b      	ldr	r3, [r3, #0]
1a005a3e:	4a0d      	ldr	r2, [pc, #52]	; (1a005a74 <Chip_Clock_EnableCrystal+0x6c>)
1a005a40:	4293      	cmp	r3, r2
1a005a42:	d903      	bls.n	1a005a4c <Chip_Clock_EnableCrystal+0x44>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a005a44:	687b      	ldr	r3, [r7, #4]
1a005a46:	f043 0304 	orr.w	r3, r3, #4
1a005a4a:	607b      	str	r3, [r7, #4]

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a005a4c:	4a07      	ldr	r2, [pc, #28]	; (1a005a6c <Chip_Clock_EnableCrystal+0x64>)
1a005a4e:	687b      	ldr	r3, [r7, #4]
1a005a50:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a005a52:	bf00      	nop
1a005a54:	683b      	ldr	r3, [r7, #0]
1a005a56:	1e5a      	subs	r2, r3, #1
1a005a58:	603a      	str	r2, [r7, #0]
1a005a5a:	2b00      	cmp	r3, #0
1a005a5c:	d1fa      	bne.n	1a005a54 <Chip_Clock_EnableCrystal+0x4c>
}
1a005a5e:	bf00      	nop
1a005a60:	370c      	adds	r7, #12
1a005a62:	46bd      	mov	sp, r7
1a005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
1a005a68:	4770      	bx	lr
1a005a6a:	bf00      	nop
1a005a6c:	40050000 	.word	0x40050000
1a005a70:	1a00cfdc 	.word	0x1a00cfdc
1a005a74:	01312cff 	.word	0x01312cff

1a005a78 <Chip_Clock_CalcMainPLLValue>:

/* Calculate the Main PLL div values */
int Chip_Clock_CalcMainPLLValue(uint32_t freq, PLL_PARAM_T *ppll)
{
1a005a78:	b580      	push	{r7, lr}
1a005a7a:	b082      	sub	sp, #8
1a005a7c:	af00      	add	r7, sp, #0
1a005a7e:	6078      	str	r0, [r7, #4]
1a005a80:	6039      	str	r1, [r7, #0]
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a005a82:	683b      	ldr	r3, [r7, #0]
1a005a84:	791b      	ldrb	r3, [r3, #4]
1a005a86:	4618      	mov	r0, r3
1a005a88:	f000 f8fe 	bl	1a005c88 <Chip_Clock_GetClockInputHz>
1a005a8c:	4602      	mov	r2, r0
1a005a8e:	683b      	ldr	r3, [r7, #0]
1a005a90:	615a      	str	r2, [r3, #20]

	/* Do sanity check on frequency */
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a005a92:	687b      	ldr	r3, [r7, #4]
1a005a94:	4a2b      	ldr	r2, [pc, #172]	; (1a005b44 <Chip_Clock_CalcMainPLLValue+0xcc>)
1a005a96:	4293      	cmp	r3, r2
1a005a98:	d807      	bhi.n	1a005aaa <Chip_Clock_CalcMainPLLValue+0x32>
1a005a9a:	687b      	ldr	r3, [r7, #4]
1a005a9c:	4a2a      	ldr	r2, [pc, #168]	; (1a005b48 <Chip_Clock_CalcMainPLLValue+0xd0>)
1a005a9e:	4293      	cmp	r3, r2
1a005aa0:	d903      	bls.n	1a005aaa <Chip_Clock_CalcMainPLLValue+0x32>
1a005aa2:	683b      	ldr	r3, [r7, #0]
1a005aa4:	695b      	ldr	r3, [r3, #20]
1a005aa6:	2b00      	cmp	r3, #0
1a005aa8:	d102      	bne.n	1a005ab0 <Chip_Clock_CalcMainPLLValue+0x38>
		return -1;
1a005aaa:	f04f 33ff 	mov.w	r3, #4294967295
1a005aae:	e044      	b.n	1a005b3a <Chip_Clock_CalcMainPLLValue+0xc2>
	}

	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a005ab0:	683b      	ldr	r3, [r7, #0]
1a005ab2:	2280      	movs	r2, #128	; 0x80
1a005ab4:	601a      	str	r2, [r3, #0]
	ppll->nsel = 0;
1a005ab6:	683b      	ldr	r3, [r7, #0]
1a005ab8:	2200      	movs	r2, #0
1a005aba:	609a      	str	r2, [r3, #8]
	ppll->psel = 0;
1a005abc:	683b      	ldr	r3, [r7, #0]
1a005abe:	2200      	movs	r2, #0
1a005ac0:	60da      	str	r2, [r3, #12]
	ppll->msel = freq / ppll->fin;
1a005ac2:	683b      	ldr	r3, [r7, #0]
1a005ac4:	695b      	ldr	r3, [r3, #20]
1a005ac6:	687a      	ldr	r2, [r7, #4]
1a005ac8:	fbb2 f3f3 	udiv	r3, r2, r3
1a005acc:	461a      	mov	r2, r3
1a005ace:	683b      	ldr	r3, [r7, #0]
1a005ad0:	611a      	str	r2, [r3, #16]

	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a005ad2:	687b      	ldr	r3, [r7, #4]
1a005ad4:	4a1d      	ldr	r2, [pc, #116]	; (1a005b4c <Chip_Clock_CalcMainPLLValue+0xd4>)
1a005ad6:	4293      	cmp	r3, r2
1a005ad8:	d909      	bls.n	1a005aee <Chip_Clock_CalcMainPLLValue+0x76>
1a005ada:	683b      	ldr	r3, [r7, #0]
1a005adc:	691b      	ldr	r3, [r3, #16]
1a005ade:	461a      	mov	r2, r3
1a005ae0:	683b      	ldr	r3, [r7, #0]
1a005ae2:	695b      	ldr	r3, [r3, #20]
1a005ae4:	fb03 f302 	mul.w	r3, r3, r2
1a005ae8:	687a      	ldr	r2, [r7, #4]
1a005aea:	429a      	cmp	r2, r3
1a005aec:	d00f      	beq.n	1a005b0e <Chip_Clock_CalcMainPLLValue+0x96>
		pll_get_frac(freq, ppll);
1a005aee:	6839      	ldr	r1, [r7, #0]
1a005af0:	6878      	ldr	r0, [r7, #4]
1a005af2:	f7ff fe61 	bl	1a0057b8 <pll_get_frac>
		if (!ppll->nsel) {
1a005af6:	683b      	ldr	r3, [r7, #0]
1a005af8:	689b      	ldr	r3, [r3, #8]
1a005afa:	2b00      	cmp	r3, #0
1a005afc:	d102      	bne.n	1a005b04 <Chip_Clock_CalcMainPLLValue+0x8c>
			return -1;
1a005afe:	f04f 33ff 	mov.w	r3, #4294967295
1a005b02:	e01a      	b.n	1a005b3a <Chip_Clock_CalcMainPLLValue+0xc2>
		}
		ppll->nsel --;
1a005b04:	683b      	ldr	r3, [r7, #0]
1a005b06:	689b      	ldr	r3, [r3, #8]
1a005b08:	1e5a      	subs	r2, r3, #1
1a005b0a:	683b      	ldr	r3, [r7, #0]
1a005b0c:	609a      	str	r2, [r3, #8]
	}

	if (ppll->msel == 0) {
1a005b0e:	683b      	ldr	r3, [r7, #0]
1a005b10:	691b      	ldr	r3, [r3, #16]
1a005b12:	2b00      	cmp	r3, #0
1a005b14:	d102      	bne.n	1a005b1c <Chip_Clock_CalcMainPLLValue+0xa4>
		return - 1;
1a005b16:	f04f 33ff 	mov.w	r3, #4294967295
1a005b1a:	e00e      	b.n	1a005b3a <Chip_Clock_CalcMainPLLValue+0xc2>
	}

	if (ppll->psel) {
1a005b1c:	683b      	ldr	r3, [r7, #0]
1a005b1e:	68db      	ldr	r3, [r3, #12]
1a005b20:	2b00      	cmp	r3, #0
1a005b22:	d004      	beq.n	1a005b2e <Chip_Clock_CalcMainPLLValue+0xb6>
		ppll->psel --;
1a005b24:	683b      	ldr	r3, [r7, #0]
1a005b26:	68db      	ldr	r3, [r3, #12]
1a005b28:	1e5a      	subs	r2, r3, #1
1a005b2a:	683b      	ldr	r3, [r7, #0]
1a005b2c:	60da      	str	r2, [r3, #12]
	}

	ppll->msel --;
1a005b2e:	683b      	ldr	r3, [r7, #0]
1a005b30:	691b      	ldr	r3, [r3, #16]
1a005b32:	1e5a      	subs	r2, r3, #1
1a005b34:	683b      	ldr	r3, [r7, #0]
1a005b36:	611a      	str	r2, [r3, #16]

	return 0;
1a005b38:	2300      	movs	r3, #0
}
1a005b3a:	4618      	mov	r0, r3
1a005b3c:	3708      	adds	r7, #8
1a005b3e:	46bd      	mov	sp, r7
1a005b40:	bd80      	pop	{r7, pc}
1a005b42:	bf00      	nop
1a005b44:	0c28cb00 	.word	0x0c28cb00
1a005b48:	0094c5ef 	.word	0x0094c5ef
1a005b4c:	094c5eff 	.word	0x094c5eff

1a005b50 <Chip_Clock_GetMainPLLHz>:
	return freq;
}

/* Returns the frequency of the main PLL */
uint32_t Chip_Clock_GetMainPLLHz(void)
{
1a005b50:	b580      	push	{r7, lr}
1a005b52:	b08c      	sub	sp, #48	; 0x30
1a005b54:	af00      	add	r7, sp, #0
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a005b56:	4b2c      	ldr	r3, [pc, #176]	; (1a005c08 <Chip_Clock_GetMainPLLHz+0xb8>)
1a005b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
1a005b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a005b5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a005b5e:	0e1b      	lsrs	r3, r3, #24
1a005b60:	b2db      	uxtb	r3, r3
1a005b62:	f003 030f 	and.w	r3, r3, #15
1a005b66:	b2db      	uxtb	r3, r3
1a005b68:	4618      	mov	r0, r3
1a005b6a:	f000 f88d 	bl	1a005c88 <Chip_Clock_GetClockInputHz>
1a005b6e:	62b8      	str	r0, [r7, #40]	; 0x28
	uint32_t msel, nsel, psel, direct, fbsel;
	uint32_t m, n, p;
	const uint8_t ptab[] = {1, 2, 4, 8};
1a005b70:	4b26      	ldr	r3, [pc, #152]	; (1a005c0c <Chip_Clock_GetMainPLLHz+0xbc>)
1a005b72:	681b      	ldr	r3, [r3, #0]
1a005b74:	607b      	str	r3, [r7, #4]

	/* No lock? */
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a005b76:	4b24      	ldr	r3, [pc, #144]	; (1a005c08 <Chip_Clock_GetMainPLLHz+0xb8>)
1a005b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a005b7a:	f003 0301 	and.w	r3, r3, #1
1a005b7e:	2b00      	cmp	r3, #0
1a005b80:	d101      	bne.n	1a005b86 <Chip_Clock_GetMainPLLHz+0x36>
		return 0;
1a005b82:	2300      	movs	r3, #0
1a005b84:	e03b      	b.n	1a005bfe <Chip_Clock_GetMainPLLHz+0xae>
	}

	msel = (PLLReg >> 16) & 0xFF;
1a005b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a005b88:	0c1b      	lsrs	r3, r3, #16
1a005b8a:	b2db      	uxtb	r3, r3
1a005b8c:	627b      	str	r3, [r7, #36]	; 0x24
	nsel = (PLLReg >> 12) & 0x3;
1a005b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a005b90:	0b1b      	lsrs	r3, r3, #12
1a005b92:	f003 0303 	and.w	r3, r3, #3
1a005b96:	623b      	str	r3, [r7, #32]
	psel = (PLLReg >> 8) & 0x3;
1a005b98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a005b9a:	0a1b      	lsrs	r3, r3, #8
1a005b9c:	f003 0303 	and.w	r3, r3, #3
1a005ba0:	61fb      	str	r3, [r7, #28]
	direct = (PLLReg >> 7) & 0x1;
1a005ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a005ba4:	09db      	lsrs	r3, r3, #7
1a005ba6:	f003 0301 	and.w	r3, r3, #1
1a005baa:	61bb      	str	r3, [r7, #24]
	fbsel = (PLLReg >> 6) & 0x1;
1a005bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a005bae:	099b      	lsrs	r3, r3, #6
1a005bb0:	f003 0301 	and.w	r3, r3, #1
1a005bb4:	617b      	str	r3, [r7, #20]

	m = msel + 1;
1a005bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a005bb8:	3301      	adds	r3, #1
1a005bba:	613b      	str	r3, [r7, #16]
	n = nsel + 1;
1a005bbc:	6a3b      	ldr	r3, [r7, #32]
1a005bbe:	3301      	adds	r3, #1
1a005bc0:	60fb      	str	r3, [r7, #12]
	p = ptab[psel];
1a005bc2:	1d3a      	adds	r2, r7, #4
1a005bc4:	69fb      	ldr	r3, [r7, #28]
1a005bc6:	4413      	add	r3, r2
1a005bc8:	781b      	ldrb	r3, [r3, #0]
1a005bca:	60bb      	str	r3, [r7, #8]

	if (direct || fbsel) {
1a005bcc:	69bb      	ldr	r3, [r7, #24]
1a005bce:	2b00      	cmp	r3, #0
1a005bd0:	d102      	bne.n	1a005bd8 <Chip_Clock_GetMainPLLHz+0x88>
1a005bd2:	697b      	ldr	r3, [r7, #20]
1a005bd4:	2b00      	cmp	r3, #0
1a005bd6:	d007      	beq.n	1a005be8 <Chip_Clock_GetMainPLLHz+0x98>
		return m * (freq / n);
1a005bd8:	6aba      	ldr	r2, [r7, #40]	; 0x28
1a005bda:	68fb      	ldr	r3, [r7, #12]
1a005bdc:	fbb2 f3f3 	udiv	r3, r2, r3
1a005be0:	693a      	ldr	r2, [r7, #16]
1a005be2:	fb02 f303 	mul.w	r3, r2, r3
1a005be6:	e00a      	b.n	1a005bfe <Chip_Clock_GetMainPLLHz+0xae>
	}

	return (m / (2 * p)) * (freq / n);
1a005be8:	68bb      	ldr	r3, [r7, #8]
1a005bea:	005b      	lsls	r3, r3, #1
1a005bec:	693a      	ldr	r2, [r7, #16]
1a005bee:	fbb2 f3f3 	udiv	r3, r2, r3
1a005bf2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
1a005bf4:	68fa      	ldr	r2, [r7, #12]
1a005bf6:	fbb1 f2f2 	udiv	r2, r1, r2
1a005bfa:	fb02 f303 	mul.w	r3, r2, r3
}
1a005bfe:	4618      	mov	r0, r3
1a005c00:	3730      	adds	r7, #48	; 0x30
1a005c02:	46bd      	mov	sp, r7
1a005c04:	bd80      	pop	{r7, pc}
1a005c06:	bf00      	nop
1a005c08:	40050000 	.word	0x40050000
1a005c0c:	1a00d0bc 	.word	0x1a00d0bc

1a005c10 <Chip_Clock_GetDividerSource>:
	}
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
1a005c10:	b480      	push	{r7}
1a005c12:	b085      	sub	sp, #20
1a005c14:	af00      	add	r7, sp, #0
1a005c16:	4603      	mov	r3, r0
1a005c18:	71fb      	strb	r3, [r7, #7]
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a005c1a:	4a0c      	ldr	r2, [pc, #48]	; (1a005c4c <Chip_Clock_GetDividerSource+0x3c>)
1a005c1c:	79fb      	ldrb	r3, [r7, #7]
1a005c1e:	3312      	adds	r3, #18
1a005c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a005c24:	60fb      	str	r3, [r7, #12]

	if (reg & 1) {	/* divider is powered down */
1a005c26:	68fb      	ldr	r3, [r7, #12]
1a005c28:	f003 0301 	and.w	r3, r3, #1
1a005c2c:	2b00      	cmp	r3, #0
1a005c2e:	d001      	beq.n	1a005c34 <Chip_Clock_GetDividerSource+0x24>
		return CLKINPUT_PD;
1a005c30:	2311      	movs	r3, #17
1a005c32:	e005      	b.n	1a005c40 <Chip_Clock_GetDividerSource+0x30>
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a005c34:	68fb      	ldr	r3, [r7, #12]
1a005c36:	0e1b      	lsrs	r3, r3, #24
1a005c38:	b2db      	uxtb	r3, r3
1a005c3a:	f003 031f 	and.w	r3, r3, #31
1a005c3e:	b2db      	uxtb	r3, r3
}
1a005c40:	4618      	mov	r0, r3
1a005c42:	3714      	adds	r7, #20
1a005c44:	46bd      	mov	sp, r7
1a005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
1a005c4a:	4770      	bx	lr
1a005c4c:	40050000 	.word	0x40050000

1a005c50 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
1a005c50:	b480      	push	{r7}
1a005c52:	b083      	sub	sp, #12
1a005c54:	af00      	add	r7, sp, #0
1a005c56:	4603      	mov	r3, r0
1a005c58:	71fb      	strb	r3, [r7, #7]
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a005c5a:	4a09      	ldr	r2, [pc, #36]	; (1a005c80 <Chip_Clock_GetDividerDivisor+0x30>)
1a005c5c:	79fb      	ldrb	r3, [r7, #7]
1a005c5e:	3312      	adds	r3, #18
1a005c60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a005c64:	089b      	lsrs	r3, r3, #2
1a005c66:	b2da      	uxtb	r2, r3
1a005c68:	79fb      	ldrb	r3, [r7, #7]
1a005c6a:	4906      	ldr	r1, [pc, #24]	; (1a005c84 <Chip_Clock_GetDividerDivisor+0x34>)
1a005c6c:	5ccb      	ldrb	r3, [r1, r3]
1a005c6e:	4013      	ands	r3, r2
1a005c70:	b2db      	uxtb	r3, r3
}
1a005c72:	4618      	mov	r0, r3
1a005c74:	370c      	adds	r7, #12
1a005c76:	46bd      	mov	sp, r7
1a005c78:	f85d 7b04 	ldr.w	r7, [sp], #4
1a005c7c:	4770      	bx	lr
1a005c7e:	bf00      	nop
1a005c80:	40050000 	.word	0x40050000
1a005c84:	1a00d0c0 	.word	0x1a00d0c0

1a005c88 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a005c88:	b580      	push	{r7, lr}
1a005c8a:	b084      	sub	sp, #16
1a005c8c:	af00      	add	r7, sp, #0
1a005c8e:	4603      	mov	r3, r0
1a005c90:	71fb      	strb	r3, [r7, #7]
	uint32_t rate = 0;
1a005c92:	2300      	movs	r3, #0
1a005c94:	60fb      	str	r3, [r7, #12]

	switch (input) {
1a005c96:	79fb      	ldrb	r3, [r7, #7]
1a005c98:	2b11      	cmp	r3, #17
1a005c9a:	d87f      	bhi.n	1a005d9c <Chip_Clock_GetClockInputHz+0x114>
1a005c9c:	a201      	add	r2, pc, #4	; (adr r2, 1a005ca4 <Chip_Clock_GetClockInputHz+0x1c>)
1a005c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a005ca2:	bf00      	nop
1a005ca4:	1a005ced 	.word	0x1a005ced
1a005ca8:	1a005cf5 	.word	0x1a005cf5
1a005cac:	1a005cfb 	.word	0x1a005cfb
1a005cb0:	1a005d0f 	.word	0x1a005d0f
1a005cb4:	1a005d29 	.word	0x1a005d29
1a005cb8:	1a005d9d 	.word	0x1a005d9d
1a005cbc:	1a005d31 	.word	0x1a005d31
1a005cc0:	1a005d39 	.word	0x1a005d39
1a005cc4:	1a005d41 	.word	0x1a005d41
1a005cc8:	1a005d49 	.word	0x1a005d49
1a005ccc:	1a005d9d 	.word	0x1a005d9d
1a005cd0:	1a005d9d 	.word	0x1a005d9d
1a005cd4:	1a005d51 	.word	0x1a005d51
1a005cd8:	1a005d5f 	.word	0x1a005d5f
1a005cdc:	1a005d6d 	.word	0x1a005d6d
1a005ce0:	1a005d7b 	.word	0x1a005d7b
1a005ce4:	1a005d89 	.word	0x1a005d89
1a005ce8:	1a005d97 	.word	0x1a005d97
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
1a005cec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
1a005cf0:	60fb      	str	r3, [r7, #12]
		break;
1a005cf2:	e056      	b.n	1a005da2 <Chip_Clock_GetClockInputHz+0x11a>

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a005cf4:	4b2d      	ldr	r3, [pc, #180]	; (1a005dac <Chip_Clock_GetClockInputHz+0x124>)
1a005cf6:	60fb      	str	r3, [r7, #12]
		break;
1a005cf8:	e053      	b.n	1a005da2 <Chip_Clock_GetClockInputHz+0x11a>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a005cfa:	4b2d      	ldr	r3, [pc, #180]	; (1a005db0 <Chip_Clock_GetClockInputHz+0x128>)
1a005cfc:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a005d00:	f003 0307 	and.w	r3, r3, #7
1a005d04:	2b04      	cmp	r3, #4
1a005d06:	d04b      	beq.n	1a005da0 <Chip_Clock_GetClockInputHz+0x118>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a005d08:	4b2a      	ldr	r3, [pc, #168]	; (1a005db4 <Chip_Clock_GetClockInputHz+0x12c>)
1a005d0a:	60fb      	str	r3, [r7, #12]
		}
		break;
1a005d0c:	e048      	b.n	1a005da0 <Chip_Clock_GetClockInputHz+0x118>

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a005d0e:	4b28      	ldr	r3, [pc, #160]	; (1a005db0 <Chip_Clock_GetClockInputHz+0x128>)
1a005d10:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a005d14:	f003 0307 	and.w	r3, r3, #7
1a005d18:	2b04      	cmp	r3, #4
1a005d1a:	d002      	beq.n	1a005d22 <Chip_Clock_GetClockInputHz+0x9a>
			rate = 25000000; /* MII uses 25 MHz */
1a005d1c:	4b25      	ldr	r3, [pc, #148]	; (1a005db4 <Chip_Clock_GetClockInputHz+0x12c>)
1a005d1e:	60fb      	str	r3, [r7, #12]
		} else {
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;
1a005d20:	e03f      	b.n	1a005da2 <Chip_Clock_GetClockInputHz+0x11a>
			rate = 50000000; /* RMII uses 50 MHz */
1a005d22:	4b25      	ldr	r3, [pc, #148]	; (1a005db8 <Chip_Clock_GetClockInputHz+0x130>)
1a005d24:	60fb      	str	r3, [r7, #12]
		break;
1a005d26:	e03c      	b.n	1a005da2 <Chip_Clock_GetClockInputHz+0x11a>

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a005d28:	4b24      	ldr	r3, [pc, #144]	; (1a005dbc <Chip_Clock_GetClockInputHz+0x134>)
1a005d2a:	681b      	ldr	r3, [r3, #0]
1a005d2c:	60fb      	str	r3, [r7, #12]
		break;
1a005d2e:	e038      	b.n	1a005da2 <Chip_Clock_GetClockInputHz+0x11a>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a005d30:	4b23      	ldr	r3, [pc, #140]	; (1a005dc0 <Chip_Clock_GetClockInputHz+0x138>)
1a005d32:	681b      	ldr	r3, [r3, #0]
1a005d34:	60fb      	str	r3, [r7, #12]
		break;
1a005d36:	e034      	b.n	1a005da2 <Chip_Clock_GetClockInputHz+0x11a>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a005d38:	4b22      	ldr	r3, [pc, #136]	; (1a005dc4 <Chip_Clock_GetClockInputHz+0x13c>)
1a005d3a:	681b      	ldr	r3, [r3, #0]
1a005d3c:	60fb      	str	r3, [r7, #12]
		break;
1a005d3e:	e030      	b.n	1a005da2 <Chip_Clock_GetClockInputHz+0x11a>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a005d40:	4b20      	ldr	r3, [pc, #128]	; (1a005dc4 <Chip_Clock_GetClockInputHz+0x13c>)
1a005d42:	685b      	ldr	r3, [r3, #4]
1a005d44:	60fb      	str	r3, [r7, #12]
		break;
1a005d46:	e02c      	b.n	1a005da2 <Chip_Clock_GetClockInputHz+0x11a>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a005d48:	f7ff ff02 	bl	1a005b50 <Chip_Clock_GetMainPLLHz>
1a005d4c:	60f8      	str	r0, [r7, #12]
		break;
1a005d4e:	e028      	b.n	1a005da2 <Chip_Clock_GetClockInputHz+0x11a>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a005d50:	79fb      	ldrb	r3, [r7, #7]
1a005d52:	2100      	movs	r1, #0
1a005d54:	4618      	mov	r0, r3
1a005d56:	f7ff fdef 	bl	1a005938 <Chip_Clock_GetDivRate>
1a005d5a:	60f8      	str	r0, [r7, #12]
		break;
1a005d5c:	e021      	b.n	1a005da2 <Chip_Clock_GetClockInputHz+0x11a>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a005d5e:	79fb      	ldrb	r3, [r7, #7]
1a005d60:	2101      	movs	r1, #1
1a005d62:	4618      	mov	r0, r3
1a005d64:	f7ff fde8 	bl	1a005938 <Chip_Clock_GetDivRate>
1a005d68:	60f8      	str	r0, [r7, #12]
		break;
1a005d6a:	e01a      	b.n	1a005da2 <Chip_Clock_GetClockInputHz+0x11a>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a005d6c:	79fb      	ldrb	r3, [r7, #7]
1a005d6e:	2102      	movs	r1, #2
1a005d70:	4618      	mov	r0, r3
1a005d72:	f7ff fde1 	bl	1a005938 <Chip_Clock_GetDivRate>
1a005d76:	60f8      	str	r0, [r7, #12]
		break;
1a005d78:	e013      	b.n	1a005da2 <Chip_Clock_GetClockInputHz+0x11a>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a005d7a:	79fb      	ldrb	r3, [r7, #7]
1a005d7c:	2103      	movs	r1, #3
1a005d7e:	4618      	mov	r0, r3
1a005d80:	f7ff fdda 	bl	1a005938 <Chip_Clock_GetDivRate>
1a005d84:	60f8      	str	r0, [r7, #12]
		break;
1a005d86:	e00c      	b.n	1a005da2 <Chip_Clock_GetClockInputHz+0x11a>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a005d88:	79fb      	ldrb	r3, [r7, #7]
1a005d8a:	2104      	movs	r1, #4
1a005d8c:	4618      	mov	r0, r3
1a005d8e:	f7ff fdd3 	bl	1a005938 <Chip_Clock_GetDivRate>
1a005d92:	60f8      	str	r0, [r7, #12]
		break;
1a005d94:	e005      	b.n	1a005da2 <Chip_Clock_GetClockInputHz+0x11a>

	case CLKINPUT_PD:
		rate = 0;
1a005d96:	2300      	movs	r3, #0
1a005d98:	60fb      	str	r3, [r7, #12]
		break;
1a005d9a:	e002      	b.n	1a005da2 <Chip_Clock_GetClockInputHz+0x11a>

	default:
		break;
1a005d9c:	bf00      	nop
1a005d9e:	e000      	b.n	1a005da2 <Chip_Clock_GetClockInputHz+0x11a>
		break;
1a005da0:	bf00      	nop
	}

	return rate;
1a005da2:	68fb      	ldr	r3, [r7, #12]
}
1a005da4:	4618      	mov	r0, r3
1a005da6:	3710      	adds	r7, #16
1a005da8:	46bd      	mov	sp, r7
1a005daa:	bd80      	pop	{r7, pc}
1a005dac:	00b71b00 	.word	0x00b71b00
1a005db0:	40043000 	.word	0x40043000
1a005db4:	017d7840 	.word	0x017d7840
1a005db8:	02faf080 	.word	0x02faf080
1a005dbc:	1a00cfd8 	.word	0x1a00cfd8
1a005dc0:	1a00cfdc 	.word	0x1a00cfdc
1a005dc4:	10003484 	.word	0x10003484

1a005dc8 <Chip_Clock_GetBaseClocktHz>:

/* Returns the frequency of the specified base clock source */
uint32_t Chip_Clock_GetBaseClocktHz(CHIP_CGU_BASE_CLK_T clock)
{
1a005dc8:	b580      	push	{r7, lr}
1a005dca:	b082      	sub	sp, #8
1a005dcc:	af00      	add	r7, sp, #0
1a005dce:	4603      	mov	r3, r0
1a005dd0:	71fb      	strb	r3, [r7, #7]
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a005dd2:	79fb      	ldrb	r3, [r7, #7]
1a005dd4:	4618      	mov	r0, r3
1a005dd6:	f000 f857 	bl	1a005e88 <Chip_Clock_GetBaseClock>
1a005dda:	4603      	mov	r3, r0
1a005ddc:	4618      	mov	r0, r3
1a005dde:	f7ff ff53 	bl	1a005c88 <Chip_Clock_GetClockInputHz>
1a005de2:	4603      	mov	r3, r0
}
1a005de4:	4618      	mov	r0, r3
1a005de6:	3708      	adds	r7, #8
1a005de8:	46bd      	mov	sp, r7
1a005dea:	bd80      	pop	{r7, pc}

1a005dec <Chip_Clock_SetBaseClock>:

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a005dec:	b490      	push	{r4, r7}
1a005dee:	b084      	sub	sp, #16
1a005df0:	af00      	add	r7, sp, #0
1a005df2:	4604      	mov	r4, r0
1a005df4:	4608      	mov	r0, r1
1a005df6:	4611      	mov	r1, r2
1a005df8:	461a      	mov	r2, r3
1a005dfa:	4623      	mov	r3, r4
1a005dfc:	71fb      	strb	r3, [r7, #7]
1a005dfe:	4603      	mov	r3, r0
1a005e00:	71bb      	strb	r3, [r7, #6]
1a005e02:	460b      	mov	r3, r1
1a005e04:	717b      	strb	r3, [r7, #5]
1a005e06:	4613      	mov	r3, r2
1a005e08:	713b      	strb	r3, [r7, #4]
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a005e0a:	4a1d      	ldr	r2, [pc, #116]	; (1a005e80 <Chip_Clock_SetBaseClock+0x94>)
1a005e0c:	79fb      	ldrb	r3, [r7, #7]
1a005e0e:	3316      	adds	r3, #22
1a005e10:	009b      	lsls	r3, r3, #2
1a005e12:	4413      	add	r3, r2
1a005e14:	685b      	ldr	r3, [r3, #4]
1a005e16:	60fb      	str	r3, [r7, #12]

	if (BaseClock < CLK_BASE_NONE) {
1a005e18:	79fb      	ldrb	r3, [r7, #7]
1a005e1a:	2b1b      	cmp	r3, #27
1a005e1c:	d822      	bhi.n	1a005e64 <Chip_Clock_SetBaseClock+0x78>
		if (Input != CLKINPUT_PD) {
1a005e1e:	79bb      	ldrb	r3, [r7, #6]
1a005e20:	2b11      	cmp	r3, #17
1a005e22:	d028      	beq.n	1a005e76 <Chip_Clock_SetBaseClock+0x8a>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a005e24:	68fa      	ldr	r2, [r7, #12]
1a005e26:	4b17      	ldr	r3, [pc, #92]	; (1a005e84 <Chip_Clock_SetBaseClock+0x98>)
1a005e28:	4013      	ands	r3, r2
1a005e2a:	60fb      	str	r3, [r7, #12]

			if (autoblocken) {
1a005e2c:	797b      	ldrb	r3, [r7, #5]
1a005e2e:	2b00      	cmp	r3, #0
1a005e30:	d003      	beq.n	1a005e3a <Chip_Clock_SetBaseClock+0x4e>
				reg |= (1 << 11);
1a005e32:	68fb      	ldr	r3, [r7, #12]
1a005e34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a005e38:	60fb      	str	r3, [r7, #12]
			}
			if (powerdn) {
1a005e3a:	793b      	ldrb	r3, [r7, #4]
1a005e3c:	2b00      	cmp	r3, #0
1a005e3e:	d003      	beq.n	1a005e48 <Chip_Clock_SetBaseClock+0x5c>
				reg |= (1 << 0);
1a005e40:	68fb      	ldr	r3, [r7, #12]
1a005e42:	f043 0301 	orr.w	r3, r3, #1
1a005e46:	60fb      	str	r3, [r7, #12]
			}

			/* Set clock source */
			reg |= (Input << 24);
1a005e48:	79bb      	ldrb	r3, [r7, #6]
1a005e4a:	061b      	lsls	r3, r3, #24
1a005e4c:	461a      	mov	r2, r3
1a005e4e:	68fb      	ldr	r3, [r7, #12]
1a005e50:	4313      	orrs	r3, r2
1a005e52:	60fb      	str	r3, [r7, #12]

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a005e54:	4a0a      	ldr	r2, [pc, #40]	; (1a005e80 <Chip_Clock_SetBaseClock+0x94>)
1a005e56:	79fb      	ldrb	r3, [r7, #7]
1a005e58:	3316      	adds	r3, #22
1a005e5a:	009b      	lsls	r3, r3, #2
1a005e5c:	4413      	add	r3, r2
1a005e5e:	68fa      	ldr	r2, [r7, #12]
1a005e60:	605a      	str	r2, [r3, #4]
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
	}
}
1a005e62:	e008      	b.n	1a005e76 <Chip_Clock_SetBaseClock+0x8a>
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a005e64:	4906      	ldr	r1, [pc, #24]	; (1a005e80 <Chip_Clock_SetBaseClock+0x94>)
1a005e66:	79fb      	ldrb	r3, [r7, #7]
1a005e68:	68fa      	ldr	r2, [r7, #12]
1a005e6a:	f042 0201 	orr.w	r2, r2, #1
1a005e6e:	3316      	adds	r3, #22
1a005e70:	009b      	lsls	r3, r3, #2
1a005e72:	440b      	add	r3, r1
1a005e74:	605a      	str	r2, [r3, #4]
}
1a005e76:	bf00      	nop
1a005e78:	3710      	adds	r7, #16
1a005e7a:	46bd      	mov	sp, r7
1a005e7c:	bc90      	pop	{r4, r7}
1a005e7e:	4770      	bx	lr
1a005e80:	40050000 	.word	0x40050000
1a005e84:	e0fff7fe 	.word	0xe0fff7fe

1a005e88 <Chip_Clock_GetBaseClock>:
	return enabled;
}

/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
1a005e88:	b480      	push	{r7}
1a005e8a:	b085      	sub	sp, #20
1a005e8c:	af00      	add	r7, sp, #0
1a005e8e:	4603      	mov	r3, r0
1a005e90:	71fb      	strb	r3, [r7, #7]
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a005e92:	79fb      	ldrb	r3, [r7, #7]
1a005e94:	2b1b      	cmp	r3, #27
1a005e96:	d901      	bls.n	1a005e9c <Chip_Clock_GetBaseClock+0x14>
		return CLKINPUT_PD;
1a005e98:	2311      	movs	r3, #17
1a005e9a:	e013      	b.n	1a005ec4 <Chip_Clock_GetBaseClock+0x3c>
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a005e9c:	4a0c      	ldr	r2, [pc, #48]	; (1a005ed0 <Chip_Clock_GetBaseClock+0x48>)
1a005e9e:	79fb      	ldrb	r3, [r7, #7]
1a005ea0:	3316      	adds	r3, #22
1a005ea2:	009b      	lsls	r3, r3, #2
1a005ea4:	4413      	add	r3, r2
1a005ea6:	685b      	ldr	r3, [r3, #4]
1a005ea8:	60fb      	str	r3, [r7, #12]

	/* base clock is powered down? */
	if (reg & 1) {
1a005eaa:	68fb      	ldr	r3, [r7, #12]
1a005eac:	f003 0301 	and.w	r3, r3, #1
1a005eb0:	2b00      	cmp	r3, #0
1a005eb2:	d001      	beq.n	1a005eb8 <Chip_Clock_GetBaseClock+0x30>
		return CLKINPUT_PD;
1a005eb4:	2311      	movs	r3, #17
1a005eb6:	e005      	b.n	1a005ec4 <Chip_Clock_GetBaseClock+0x3c>
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a005eb8:	68fb      	ldr	r3, [r7, #12]
1a005eba:	0e1b      	lsrs	r3, r3, #24
1a005ebc:	b2db      	uxtb	r3, r3
1a005ebe:	f003 031f 	and.w	r3, r3, #31
1a005ec2:	b2db      	uxtb	r3, r3
}
1a005ec4:	4618      	mov	r0, r3
1a005ec6:	3714      	adds	r7, #20
1a005ec8:	46bd      	mov	sp, r7
1a005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
1a005ece:	4770      	bx	lr
1a005ed0:	40050000 	.word	0x40050000

1a005ed4 <Chip_Clock_EnableOpts>:

/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
1a005ed4:	b480      	push	{r7}
1a005ed6:	b085      	sub	sp, #20
1a005ed8:	af00      	add	r7, sp, #0
1a005eda:	603b      	str	r3, [r7, #0]
1a005edc:	4603      	mov	r3, r0
1a005ede:	80fb      	strh	r3, [r7, #6]
1a005ee0:	460b      	mov	r3, r1
1a005ee2:	717b      	strb	r3, [r7, #5]
1a005ee4:	4613      	mov	r3, r2
1a005ee6:	713b      	strb	r3, [r7, #4]
	uint32_t reg = 1;
1a005ee8:	2301      	movs	r3, #1
1a005eea:	60fb      	str	r3, [r7, #12]

	if (autoen) {
1a005eec:	797b      	ldrb	r3, [r7, #5]
1a005eee:	2b00      	cmp	r3, #0
1a005ef0:	d003      	beq.n	1a005efa <Chip_Clock_EnableOpts+0x26>
		reg |= (1 << 1);
1a005ef2:	68fb      	ldr	r3, [r7, #12]
1a005ef4:	f043 0302 	orr.w	r3, r3, #2
1a005ef8:	60fb      	str	r3, [r7, #12]
	}
	if (wakeupen) {
1a005efa:	793b      	ldrb	r3, [r7, #4]
1a005efc:	2b00      	cmp	r3, #0
1a005efe:	d003      	beq.n	1a005f08 <Chip_Clock_EnableOpts+0x34>
		reg |= (1 << 2);
1a005f00:	68fb      	ldr	r3, [r7, #12]
1a005f02:	f043 0304 	orr.w	r3, r3, #4
1a005f06:	60fb      	str	r3, [r7, #12]
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a005f08:	683b      	ldr	r3, [r7, #0]
1a005f0a:	2b02      	cmp	r3, #2
1a005f0c:	d103      	bne.n	1a005f16 <Chip_Clock_EnableOpts+0x42>
		reg |= (1 << 5);
1a005f0e:	68fb      	ldr	r3, [r7, #12]
1a005f10:	f043 0320 	orr.w	r3, r3, #32
1a005f14:	60fb      	str	r3, [r7, #12]
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a005f16:	88fb      	ldrh	r3, [r7, #6]
1a005f18:	f5b3 7fa1 	cmp.w	r3, #322	; 0x142
1a005f1c:	d308      	bcc.n	1a005f30 <Chip_Clock_EnableOpts+0x5c>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a005f1e:	490a      	ldr	r1, [pc, #40]	; (1a005f48 <Chip_Clock_EnableOpts+0x74>)
1a005f20:	88fb      	ldrh	r3, [r7, #6]
1a005f22:	f5a3 73a1 	sub.w	r3, r3, #322	; 0x142
1a005f26:	3320      	adds	r3, #32
1a005f28:	68fa      	ldr	r2, [r7, #12]
1a005f2a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
	}
}
1a005f2e:	e005      	b.n	1a005f3c <Chip_Clock_EnableOpts+0x68>
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a005f30:	4906      	ldr	r1, [pc, #24]	; (1a005f4c <Chip_Clock_EnableOpts+0x78>)
1a005f32:	88fb      	ldrh	r3, [r7, #6]
1a005f34:	3320      	adds	r3, #32
1a005f36:	68fa      	ldr	r2, [r7, #12]
1a005f38:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
}
1a005f3c:	bf00      	nop
1a005f3e:	3714      	adds	r7, #20
1a005f40:	46bd      	mov	sp, r7
1a005f42:	f85d 7b04 	ldr.w	r7, [sp], #4
1a005f46:	4770      	bx	lr
1a005f48:	40052000 	.word	0x40052000
1a005f4c:	40051000 	.word	0x40051000

1a005f50 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
1a005f50:	b480      	push	{r7}
1a005f52:	b083      	sub	sp, #12
1a005f54:	af00      	add	r7, sp, #0
1a005f56:	4603      	mov	r3, r0
1a005f58:	80fb      	strh	r3, [r7, #6]
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a005f5a:	88fb      	ldrh	r3, [r7, #6]
1a005f5c:	f5b3 7fa1 	cmp.w	r3, #322	; 0x142
1a005f60:	d310      	bcc.n	1a005f84 <Chip_Clock_Enable+0x34>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a005f62:	4a11      	ldr	r2, [pc, #68]	; (1a005fa8 <Chip_Clock_Enable+0x58>)
1a005f64:	88fb      	ldrh	r3, [r7, #6]
1a005f66:	f5a3 73a1 	sub.w	r3, r3, #322	; 0x142
1a005f6a:	3320      	adds	r3, #32
1a005f6c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a005f70:	490d      	ldr	r1, [pc, #52]	; (1a005fa8 <Chip_Clock_Enable+0x58>)
1a005f72:	88fb      	ldrh	r3, [r7, #6]
1a005f74:	f5a3 73a1 	sub.w	r3, r3, #322	; 0x142
1a005f78:	f042 0201 	orr.w	r2, r2, #1
1a005f7c:	3320      	adds	r3, #32
1a005f7e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
	}
}
1a005f82:	e00b      	b.n	1a005f9c <Chip_Clock_Enable+0x4c>
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a005f84:	4a09      	ldr	r2, [pc, #36]	; (1a005fac <Chip_Clock_Enable+0x5c>)
1a005f86:	88fb      	ldrh	r3, [r7, #6]
1a005f88:	3320      	adds	r3, #32
1a005f8a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a005f8e:	4907      	ldr	r1, [pc, #28]	; (1a005fac <Chip_Clock_Enable+0x5c>)
1a005f90:	88fb      	ldrh	r3, [r7, #6]
1a005f92:	f042 0201 	orr.w	r2, r2, #1
1a005f96:	3320      	adds	r3, #32
1a005f98:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
}
1a005f9c:	bf00      	nop
1a005f9e:	370c      	adds	r7, #12
1a005fa0:	46bd      	mov	sp, r7
1a005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
1a005fa6:	4770      	bx	lr
1a005fa8:	40052000 	.word	0x40052000
1a005fac:	40051000 	.word	0x40051000

1a005fb0 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a005fb0:	b580      	push	{r7, lr}
1a005fb2:	b086      	sub	sp, #24
1a005fb4:	af00      	add	r7, sp, #0
1a005fb6:	4603      	mov	r3, r0
1a005fb8:	80fb      	strh	r3, [r7, #6]
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a005fba:	88fb      	ldrh	r3, [r7, #6]
1a005fbc:	f5b3 7fa1 	cmp.w	r3, #322	; 0x142
1a005fc0:	d308      	bcc.n	1a005fd4 <Chip_Clock_GetRate+0x24>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a005fc2:	4a1b      	ldr	r2, [pc, #108]	; (1a006030 <Chip_Clock_GetRate+0x80>)
1a005fc4:	88fb      	ldrh	r3, [r7, #6]
1a005fc6:	f5a3 73a1 	sub.w	r3, r3, #322	; 0x142
1a005fca:	3320      	adds	r3, #32
1a005fcc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
1a005fd0:	617b      	str	r3, [r7, #20]
1a005fd2:	e005      	b.n	1a005fe0 <Chip_Clock_GetRate+0x30>
	}
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a005fd4:	4a17      	ldr	r2, [pc, #92]	; (1a006034 <Chip_Clock_GetRate+0x84>)
1a005fd6:	88fb      	ldrh	r3, [r7, #6]
1a005fd8:	3320      	adds	r3, #32
1a005fda:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
1a005fde:	617b      	str	r3, [r7, #20]
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a005fe0:	697b      	ldr	r3, [r7, #20]
1a005fe2:	f003 0301 	and.w	r3, r3, #1
1a005fe6:	2b00      	cmp	r3, #0
1a005fe8:	d01b      	beq.n	1a006022 <Chip_Clock_GetRate+0x72>
		/* Get base clock for this peripheral clock */
		baseclk = Chip_Clock_FindBaseClock(clk);
1a005fea:	88fb      	ldrh	r3, [r7, #6]
1a005fec:	4618      	mov	r0, r3
1a005fee:	f7ff fcc3 	bl	1a005978 <Chip_Clock_FindBaseClock>
1a005ff2:	4603      	mov	r3, r0
1a005ff4:	72fb      	strb	r3, [r7, #11]

		/* Get base clock rate */
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a005ff6:	7afb      	ldrb	r3, [r7, #11]
1a005ff8:	4618      	mov	r0, r3
1a005ffa:	f7ff fee5 	bl	1a005dc8 <Chip_Clock_GetBaseClocktHz>
1a005ffe:	60f8      	str	r0, [r7, #12]

		/* Get divider for this clock */
		if (((reg >> 5) & 0x7) == 0) {
1a006000:	697b      	ldr	r3, [r7, #20]
1a006002:	095b      	lsrs	r3, r3, #5
1a006004:	f003 0307 	and.w	r3, r3, #7
1a006008:	2b00      	cmp	r3, #0
1a00600a:	d102      	bne.n	1a006012 <Chip_Clock_GetRate+0x62>
			div = 1;
1a00600c:	2301      	movs	r3, #1
1a00600e:	613b      	str	r3, [r7, #16]
1a006010:	e001      	b.n	1a006016 <Chip_Clock_GetRate+0x66>
		}
		else {
			div = 2;/* No other dividers supported */
1a006012:	2302      	movs	r3, #2
1a006014:	613b      	str	r3, [r7, #16]

		}
		rate = rate / div;
1a006016:	68fa      	ldr	r2, [r7, #12]
1a006018:	693b      	ldr	r3, [r7, #16]
1a00601a:	fbb2 f3f3 	udiv	r3, r2, r3
1a00601e:	60fb      	str	r3, [r7, #12]
1a006020:	e001      	b.n	1a006026 <Chip_Clock_GetRate+0x76>
	}
	else {
		rate = 0;
1a006022:	2300      	movs	r3, #0
1a006024:	60fb      	str	r3, [r7, #12]
	}

	return rate;
1a006026:	68fb      	ldr	r3, [r7, #12]
}
1a006028:	4618      	mov	r0, r3
1a00602a:	3718      	adds	r7, #24
1a00602c:	46bd      	mov	sp, r7
1a00602e:	bd80      	pop	{r7, pc}
1a006030:	40052000 	.word	0x40052000
1a006034:	40051000 	.word	0x40051000

1a006038 <Chip_UART_TXDisable>:
{
1a006038:	b480      	push	{r7}
1a00603a:	b083      	sub	sp, #12
1a00603c:	af00      	add	r7, sp, #0
1a00603e:	6078      	str	r0, [r7, #4]
    pUART->TER2 = 0;
1a006040:	687b      	ldr	r3, [r7, #4]
1a006042:	2200      	movs	r2, #0
1a006044:	65da      	str	r2, [r3, #92]	; 0x5c
}
1a006046:	bf00      	nop
1a006048:	370c      	adds	r7, #12
1a00604a:	46bd      	mov	sp, r7
1a00604c:	f85d 7b04 	ldr.w	r7, [sp], #4
1a006050:	4770      	bx	lr

1a006052 <Chip_UART_SetupFIFOS>:
{
1a006052:	b480      	push	{r7}
1a006054:	b083      	sub	sp, #12
1a006056:	af00      	add	r7, sp, #0
1a006058:	6078      	str	r0, [r7, #4]
1a00605a:	6039      	str	r1, [r7, #0]
	pUART->FCR = fcr;
1a00605c:	687b      	ldr	r3, [r7, #4]
1a00605e:	683a      	ldr	r2, [r7, #0]
1a006060:	609a      	str	r2, [r3, #8]
}
1a006062:	bf00      	nop
1a006064:	370c      	adds	r7, #12
1a006066:	46bd      	mov	sp, r7
1a006068:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00606c:	4770      	bx	lr

1a00606e <Chip_UART_ConfigData>:
{
1a00606e:	b480      	push	{r7}
1a006070:	b083      	sub	sp, #12
1a006072:	af00      	add	r7, sp, #0
1a006074:	6078      	str	r0, [r7, #4]
1a006076:	6039      	str	r1, [r7, #0]
	pUART->LCR = config;
1a006078:	687b      	ldr	r3, [r7, #4]
1a00607a:	683a      	ldr	r2, [r7, #0]
1a00607c:	60da      	str	r2, [r3, #12]
}
1a00607e:	bf00      	nop
1a006080:	370c      	adds	r7, #12
1a006082:	46bd      	mov	sp, r7
1a006084:	f85d 7b04 	ldr.w	r7, [sp], #4
1a006088:	4770      	bx	lr

1a00608a <Chip_UART_EnableDivisorAccess>:
{
1a00608a:	b480      	push	{r7}
1a00608c:	b083      	sub	sp, #12
1a00608e:	af00      	add	r7, sp, #0
1a006090:	6078      	str	r0, [r7, #4]
	pUART->LCR |= UART_LCR_DLAB_EN;
1a006092:	687b      	ldr	r3, [r7, #4]
1a006094:	68db      	ldr	r3, [r3, #12]
1a006096:	f043 0280 	orr.w	r2, r3, #128	; 0x80
1a00609a:	687b      	ldr	r3, [r7, #4]
1a00609c:	60da      	str	r2, [r3, #12]
}
1a00609e:	bf00      	nop
1a0060a0:	370c      	adds	r7, #12
1a0060a2:	46bd      	mov	sp, r7
1a0060a4:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0060a8:	4770      	bx	lr

1a0060aa <Chip_UART_DisableDivisorAccess>:
{
1a0060aa:	b480      	push	{r7}
1a0060ac:	b083      	sub	sp, #12
1a0060ae:	af00      	add	r7, sp, #0
1a0060b0:	6078      	str	r0, [r7, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a0060b2:	687b      	ldr	r3, [r7, #4]
1a0060b4:	68db      	ldr	r3, [r3, #12]
1a0060b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
1a0060ba:	687b      	ldr	r3, [r7, #4]
1a0060bc:	60da      	str	r2, [r3, #12]
}
1a0060be:	bf00      	nop
1a0060c0:	370c      	adds	r7, #12
1a0060c2:	46bd      	mov	sp, r7
1a0060c4:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0060c8:	4770      	bx	lr

1a0060ca <Chip_UART_SetDivisorLatches>:
{
1a0060ca:	b480      	push	{r7}
1a0060cc:	b083      	sub	sp, #12
1a0060ce:	af00      	add	r7, sp, #0
1a0060d0:	6078      	str	r0, [r7, #4]
1a0060d2:	460b      	mov	r3, r1
1a0060d4:	70fb      	strb	r3, [r7, #3]
1a0060d6:	4613      	mov	r3, r2
1a0060d8:	70bb      	strb	r3, [r7, #2]
	pUART->DLL = (uint32_t) dll;
1a0060da:	78fa      	ldrb	r2, [r7, #3]
1a0060dc:	687b      	ldr	r3, [r7, #4]
1a0060de:	601a      	str	r2, [r3, #0]
	pUART->DLM = (uint32_t) dlm;
1a0060e0:	78ba      	ldrb	r2, [r7, #2]
1a0060e2:	687b      	ldr	r3, [r7, #4]
1a0060e4:	605a      	str	r2, [r3, #4]
}
1a0060e6:	bf00      	nop
1a0060e8:	370c      	adds	r7, #12
1a0060ea:	46bd      	mov	sp, r7
1a0060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0060f0:	4770      	bx	lr
1a0060f2:	Address 0x1a0060f2 is out of bounds.


1a0060f4 <Chip_UART_GetIndex>:
/* UART Bus clocks */
static const CHIP_CCU_CLK_T UART_BClock[] = {CLK_APB0_UART0, CLK_APB0_UART1, CLK_APB2_UART2, CLK_APB2_UART3};

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
1a0060f4:	b480      	push	{r7}
1a0060f6:	b085      	sub	sp, #20
1a0060f8:	af00      	add	r7, sp, #0
1a0060fa:	6078      	str	r0, [r7, #4]
	uint32_t base = (uint32_t) pUART;
1a0060fc:	687b      	ldr	r3, [r7, #4]
1a0060fe:	60fb      	str	r3, [r7, #12]
	switch(base) {
1a006100:	68fb      	ldr	r3, [r7, #12]
1a006102:	4a12      	ldr	r2, [pc, #72]	; (1a00614c <Chip_UART_GetIndex+0x58>)
1a006104:	4293      	cmp	r3, r2
1a006106:	d013      	beq.n	1a006130 <Chip_UART_GetIndex+0x3c>
1a006108:	68fb      	ldr	r3, [r7, #12]
1a00610a:	4a10      	ldr	r2, [pc, #64]	; (1a00614c <Chip_UART_GetIndex+0x58>)
1a00610c:	4293      	cmp	r3, r2
1a00610e:	d804      	bhi.n	1a00611a <Chip_UART_GetIndex+0x26>
1a006110:	68fb      	ldr	r3, [r7, #12]
1a006112:	4a0f      	ldr	r2, [pc, #60]	; (1a006150 <Chip_UART_GetIndex+0x5c>)
1a006114:	4293      	cmp	r3, r2
1a006116:	d009      	beq.n	1a00612c <Chip_UART_GetIndex+0x38>
1a006118:	e010      	b.n	1a00613c <Chip_UART_GetIndex+0x48>
1a00611a:	68fb      	ldr	r3, [r7, #12]
1a00611c:	4a0d      	ldr	r2, [pc, #52]	; (1a006154 <Chip_UART_GetIndex+0x60>)
1a00611e:	4293      	cmp	r3, r2
1a006120:	d008      	beq.n	1a006134 <Chip_UART_GetIndex+0x40>
1a006122:	68fb      	ldr	r3, [r7, #12]
1a006124:	4a0c      	ldr	r2, [pc, #48]	; (1a006158 <Chip_UART_GetIndex+0x64>)
1a006126:	4293      	cmp	r3, r2
1a006128:	d006      	beq.n	1a006138 <Chip_UART_GetIndex+0x44>
1a00612a:	e007      	b.n	1a00613c <Chip_UART_GetIndex+0x48>
		case LPC_USART0_BASE:
			return 0;
1a00612c:	2300      	movs	r3, #0
1a00612e:	e006      	b.n	1a00613e <Chip_UART_GetIndex+0x4a>
		case LPC_UART1_BASE:
			return 1;
1a006130:	2301      	movs	r3, #1
1a006132:	e004      	b.n	1a00613e <Chip_UART_GetIndex+0x4a>
		case LPC_USART2_BASE:
			return 2;
1a006134:	2302      	movs	r3, #2
1a006136:	e002      	b.n	1a00613e <Chip_UART_GetIndex+0x4a>
		case LPC_USART3_BASE:
			return 3;
1a006138:	2303      	movs	r3, #3
1a00613a:	e000      	b.n	1a00613e <Chip_UART_GetIndex+0x4a>
		default:
			return 0; /* Should never come here */
1a00613c:	2300      	movs	r3, #0
	}
}
1a00613e:	4618      	mov	r0, r3
1a006140:	3714      	adds	r7, #20
1a006142:	46bd      	mov	sp, r7
1a006144:	f85d 7b04 	ldr.w	r7, [sp], #4
1a006148:	4770      	bx	lr
1a00614a:	bf00      	nop
1a00614c:	40082000 	.word	0x40082000
1a006150:	40081000 	.word	0x40081000
1a006154:	400c1000 	.word	0x400c1000
1a006158:	400c2000 	.word	0x400c2000

1a00615c <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a00615c:	b580      	push	{r7, lr}
1a00615e:	b084      	sub	sp, #16
1a006160:	af00      	add	r7, sp, #0
1a006162:	6078      	str	r0, [r7, #4]
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a006164:	6878      	ldr	r0, [r7, #4]
1a006166:	f7ff ffc5 	bl	1a0060f4 <Chip_UART_GetIndex>
1a00616a:	4602      	mov	r2, r0
1a00616c:	4b1b      	ldr	r3, [pc, #108]	; (1a0061dc <Chip_UART_Init+0x80>)
1a00616e:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
1a006172:	2301      	movs	r3, #1
1a006174:	2201      	movs	r2, #1
1a006176:	2101      	movs	r1, #1
1a006178:	f7ff feac 	bl	1a005ed4 <Chip_Clock_EnableOpts>

	/* Enable FIFOs by default, reset them */
	Chip_UART_SetupFIFOS(pUART, (UART_FCR_FIFO_EN | UART_FCR_RX_RS | UART_FCR_TX_RS));
1a00617c:	2107      	movs	r1, #7
1a00617e:	6878      	ldr	r0, [r7, #4]
1a006180:	f7ff ff67 	bl	1a006052 <Chip_UART_SetupFIFOS>

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);
1a006184:	6878      	ldr	r0, [r7, #4]
1a006186:	f7ff ff57 	bl	1a006038 <Chip_UART_TXDisable>

    /* Disable interrupts */
	pUART->IER = 0;
1a00618a:	687b      	ldr	r3, [r7, #4]
1a00618c:	2200      	movs	r2, #0
1a00618e:	605a      	str	r2, [r3, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a006190:	687b      	ldr	r3, [r7, #4]
1a006192:	2200      	movs	r2, #0
1a006194:	60da      	str	r2, [r3, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a006196:	687b      	ldr	r3, [r7, #4]
1a006198:	2200      	movs	r2, #0
1a00619a:	621a      	str	r2, [r3, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a00619c:	687b      	ldr	r3, [r7, #4]
1a00619e:	2200      	movs	r2, #0
1a0061a0:	64da      	str	r2, [r3, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a0061a2:	687b      	ldr	r3, [r7, #4]
1a0061a4:	2200      	movs	r2, #0
1a0061a6:	655a      	str	r2, [r3, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a0061a8:	687b      	ldr	r3, [r7, #4]
1a0061aa:	2200      	movs	r2, #0
1a0061ac:	651a      	str	r2, [r3, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0061ae:	687b      	ldr	r3, [r7, #4]
1a0061b0:	4a0b      	ldr	r2, [pc, #44]	; (1a0061e0 <Chip_UART_Init+0x84>)
1a0061b2:	4293      	cmp	r3, r2
1a0061b4:	d105      	bne.n	1a0061c2 <Chip_UART_Init+0x66>
		/* Set Modem Control to default state */
		pUART->MCR = 0;
1a0061b6:	687b      	ldr	r3, [r7, #4]
1a0061b8:	2200      	movs	r2, #0
1a0061ba:	611a      	str	r2, [r3, #16]
		/*Dummy Reading to Clear Status */
		tmp = pUART->MSR;
1a0061bc:	687b      	ldr	r3, [r7, #4]
1a0061be:	699b      	ldr	r3, [r3, #24]
1a0061c0:	60fb      	str	r3, [r7, #12]
	}

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));
1a0061c2:	2103      	movs	r1, #3
1a0061c4:	6878      	ldr	r0, [r7, #4]
1a0061c6:	f7ff ff52 	bl	1a00606e <Chip_UART_ConfigData>

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a0061ca:	687b      	ldr	r3, [r7, #4]
1a0061cc:	2210      	movs	r2, #16
1a0061ce:	629a      	str	r2, [r3, #40]	; 0x28

    (void) tmp;
1a0061d0:	68fb      	ldr	r3, [r7, #12]
}
1a0061d2:	bf00      	nop
1a0061d4:	3710      	adds	r7, #16
1a0061d6:	46bd      	mov	sp, r7
1a0061d8:	bd80      	pop	{r7, pc}
1a0061da:	bf00      	nop
1a0061dc:	1a00d0c8 	.word	0x1a00d0c8
1a0061e0:	40082000 	.word	0x40082000

1a0061e4 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a0061e4:	b580      	push	{r7, lr}
1a0061e6:	b086      	sub	sp, #24
1a0061e8:	af00      	add	r7, sp, #0
1a0061ea:	6078      	str	r0, [r7, #4]
1a0061ec:	6039      	str	r1, [r7, #0]
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0061ee:	6878      	ldr	r0, [r7, #4]
1a0061f0:	f7ff ff80 	bl	1a0060f4 <Chip_UART_GetIndex>
1a0061f4:	4602      	mov	r2, r0
1a0061f6:	4b16      	ldr	r3, [pc, #88]	; (1a006250 <Chip_UART_SetBaud+0x6c>)
1a0061f8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
1a0061fc:	4618      	mov	r0, r3
1a0061fe:	f7ff fed7 	bl	1a005fb0 <Chip_Clock_GetRate>
1a006202:	6178      	str	r0, [r7, #20]
	div = clkin / (baudrate * 16);
1a006204:	683b      	ldr	r3, [r7, #0]
1a006206:	011b      	lsls	r3, r3, #4
1a006208:	697a      	ldr	r2, [r7, #20]
1a00620a:	fbb2 f3f3 	udiv	r3, r2, r3
1a00620e:	613b      	str	r3, [r7, #16]

	/* High and low halves of the divider */
	divh = div / 256;
1a006210:	693b      	ldr	r3, [r7, #16]
1a006212:	0a1b      	lsrs	r3, r3, #8
1a006214:	60fb      	str	r3, [r7, #12]
	divl = div - (divh * 256);
1a006216:	68fb      	ldr	r3, [r7, #12]
1a006218:	021b      	lsls	r3, r3, #8
1a00621a:	693a      	ldr	r2, [r7, #16]
1a00621c:	1ad3      	subs	r3, r2, r3
1a00621e:	60bb      	str	r3, [r7, #8]

	Chip_UART_EnableDivisorAccess(pUART);
1a006220:	6878      	ldr	r0, [r7, #4]
1a006222:	f7ff ff32 	bl	1a00608a <Chip_UART_EnableDivisorAccess>
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
1a006226:	68bb      	ldr	r3, [r7, #8]
1a006228:	b2db      	uxtb	r3, r3
1a00622a:	68fa      	ldr	r2, [r7, #12]
1a00622c:	b2d2      	uxtb	r2, r2
1a00622e:	4619      	mov	r1, r3
1a006230:	6878      	ldr	r0, [r7, #4]
1a006232:	f7ff ff4a 	bl	1a0060ca <Chip_UART_SetDivisorLatches>
	Chip_UART_DisableDivisorAccess(pUART);
1a006236:	6878      	ldr	r0, [r7, #4]
1a006238:	f7ff ff37 	bl	1a0060aa <Chip_UART_DisableDivisorAccess>

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a00623c:	697a      	ldr	r2, [r7, #20]
1a00623e:	693b      	ldr	r3, [r7, #16]
1a006240:	fbb2 f3f3 	udiv	r3, r2, r3
1a006244:	091b      	lsrs	r3, r3, #4
}
1a006246:	4618      	mov	r0, r3
1a006248:	3718      	adds	r7, #24
1a00624a:	46bd      	mov	sp, r7
1a00624c:	bd80      	pop	{r7, pc}
1a00624e:	bf00      	nop
1a006250:	1a00d0d0 	.word	0x1a00d0d0

1a006254 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a006254:	b5f0      	push	{r4, r5, r6, r7, lr}
1a006256:	b08f      	sub	sp, #60	; 0x3c
1a006258:	af00      	add	r7, sp, #0
1a00625a:	6078      	str	r0, [r7, #4]
1a00625c:	6039      	str	r1, [r7, #0]
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a00625e:	2300      	movs	r3, #0
1a006260:	637b      	str	r3, [r7, #52]	; 0x34
1a006262:	2301      	movs	r3, #1
1a006264:	633b      	str	r3, [r7, #48]	; 0x30
1a006266:	2300      	movs	r3, #0
1a006268:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */
1a00626a:	f04f 33ff 	mov.w	r3, #4294967295
1a00626e:	623b      	str	r3, [r7, #32]

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a006270:	6878      	ldr	r0, [r7, #4]
1a006272:	f7ff ff3f 	bl	1a0060f4 <Chip_UART_GetIndex>
1a006276:	4602      	mov	r2, r0
1a006278:	4b50      	ldr	r3, [pc, #320]	; (1a0063bc <Chip_UART_SetBaudFDR+0x168>)
1a00627a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
1a00627e:	4618      	mov	r0, r3
1a006280:	f7ff fe96 	bl	1a005fb0 <Chip_Clock_GetRate>
1a006284:	6178      	str	r0, [r7, #20]

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a006286:	2301      	movs	r3, #1
1a006288:	62bb      	str	r3, [r7, #40]	; 0x28
1a00628a:	e063      	b.n	1a006354 <Chip_UART_SetBaudFDR+0x100>
		for (d = 0; d < m; d++) {
1a00628c:	2300      	movs	r3, #0
1a00628e:	627b      	str	r3, [r7, #36]	; 0x24
1a006290:	e057      	b.n	1a006342 <Chip_UART_SetBaudFDR+0xee>
			uint32_t diff, div;
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a006292:	697b      	ldr	r3, [r7, #20]
1a006294:	461a      	mov	r2, r3
1a006296:	f04f 0300 	mov.w	r3, #0
1a00629a:	0915      	lsrs	r5, r2, #4
1a00629c:	0714      	lsls	r4, r2, #28
1a00629e:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a0062a0:	461a      	mov	r2, r3
1a0062a2:	f04f 0300 	mov.w	r3, #0
1a0062a6:	fb02 f005 	mul.w	r0, r2, r5
1a0062aa:	fb04 f103 	mul.w	r1, r4, r3
1a0062ae:	1846      	adds	r6, r0, r1
1a0062b0:	fba4 0102 	umull	r0, r1, r4, r2
1a0062b4:	1873      	adds	r3, r6, r1
1a0062b6:	4619      	mov	r1, r3
1a0062b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
1a0062ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a0062bc:	4413      	add	r3, r2
1a0062be:	683a      	ldr	r2, [r7, #0]
1a0062c0:	fb02 f303 	mul.w	r3, r2, r3
1a0062c4:	461a      	mov	r2, r3
1a0062c6:	f04f 0300 	mov.w	r3, #0
1a0062ca:	f001 fbdd 	bl	1a007a88 <__aeabi_uldivmod>
1a0062ce:	4602      	mov	r2, r0
1a0062d0:	460b      	mov	r3, r1
1a0062d2:	e9c7 2302 	strd	r2, r3, [r7, #8]

			/* Lower 32-bit of dval has diff */
			diff = (uint32_t) dval;
1a0062d6:	68bb      	ldr	r3, [r7, #8]
1a0062d8:	61fb      	str	r3, [r7, #28]
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);
1a0062da:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
1a0062de:	f04f 0200 	mov.w	r2, #0
1a0062e2:	f04f 0300 	mov.w	r3, #0
1a0062e6:	000a      	movs	r2, r1
1a0062e8:	2300      	movs	r3, #0
1a0062ea:	4613      	mov	r3, r2
1a0062ec:	61bb      	str	r3, [r7, #24]

			/* Closer to next div */
			if ((int)diff < 0) {
1a0062ee:	69fb      	ldr	r3, [r7, #28]
1a0062f0:	2b00      	cmp	r3, #0
1a0062f2:	da05      	bge.n	1a006300 <Chip_UART_SetBaudFDR+0xac>
				diff = -diff;
1a0062f4:	69fb      	ldr	r3, [r7, #28]
1a0062f6:	425b      	negs	r3, r3
1a0062f8:	61fb      	str	r3, [r7, #28]
				div ++;
1a0062fa:	69bb      	ldr	r3, [r7, #24]
1a0062fc:	3301      	adds	r3, #1
1a0062fe:	61bb      	str	r3, [r7, #24]
			}

			/* Check if new value is worse than old or out of range */
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a006300:	6a3a      	ldr	r2, [r7, #32]
1a006302:	69fb      	ldr	r3, [r7, #28]
1a006304:	429a      	cmp	r2, r3
1a006306:	d318      	bcc.n	1a00633a <Chip_UART_SetBaudFDR+0xe6>
1a006308:	69bb      	ldr	r3, [r7, #24]
1a00630a:	2b00      	cmp	r3, #0
1a00630c:	d015      	beq.n	1a00633a <Chip_UART_SetBaudFDR+0xe6>
1a00630e:	69bb      	ldr	r3, [r7, #24]
1a006310:	0c1b      	lsrs	r3, r3, #16
1a006312:	2b00      	cmp	r3, #0
1a006314:	d111      	bne.n	1a00633a <Chip_UART_SetBaudFDR+0xe6>
1a006316:	69bb      	ldr	r3, [r7, #24]
1a006318:	2b02      	cmp	r3, #2
1a00631a:	d802      	bhi.n	1a006322 <Chip_UART_SetBaudFDR+0xce>
1a00631c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a00631e:	2b00      	cmp	r3, #0
1a006320:	d10b      	bne.n	1a00633a <Chip_UART_SetBaudFDR+0xe6>
				continue;
			}

			/* Store the new better values */
			sdiv = div;
1a006322:	69bb      	ldr	r3, [r7, #24]
1a006324:	637b      	str	r3, [r7, #52]	; 0x34
			sd = d;
1a006326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a006328:	62fb      	str	r3, [r7, #44]	; 0x2c
			sm = m;
1a00632a:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a00632c:	633b      	str	r3, [r7, #48]	; 0x30
			odiff = diff;
1a00632e:	69fb      	ldr	r3, [r7, #28]
1a006330:	623b      	str	r3, [r7, #32]

			/* On perfect match, break loop */
			if(!diff) {
1a006332:	69fb      	ldr	r3, [r7, #28]
1a006334:	2b00      	cmp	r3, #0
1a006336:	d009      	beq.n	1a00634c <Chip_UART_SetBaudFDR+0xf8>
1a006338:	e000      	b.n	1a00633c <Chip_UART_SetBaudFDR+0xe8>
				continue;
1a00633a:	bf00      	nop
		for (d = 0; d < m; d++) {
1a00633c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1a00633e:	3301      	adds	r3, #1
1a006340:	627b      	str	r3, [r7, #36]	; 0x24
1a006342:	6a7a      	ldr	r2, [r7, #36]	; 0x24
1a006344:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a006346:	429a      	cmp	r2, r3
1a006348:	d3a3      	bcc.n	1a006292 <Chip_UART_SetBaudFDR+0x3e>
1a00634a:	e000      	b.n	1a00634e <Chip_UART_SetBaudFDR+0xfa>
				break;
1a00634c:	bf00      	nop
	for (m = 1; odiff && m < 16; m++) {
1a00634e:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a006350:	3301      	adds	r3, #1
1a006352:	62bb      	str	r3, [r7, #40]	; 0x28
1a006354:	6a3b      	ldr	r3, [r7, #32]
1a006356:	2b00      	cmp	r3, #0
1a006358:	d002      	beq.n	1a006360 <Chip_UART_SetBaudFDR+0x10c>
1a00635a:	6abb      	ldr	r3, [r7, #40]	; 0x28
1a00635c:	2b0f      	cmp	r3, #15
1a00635e:	d995      	bls.n	1a00628c <Chip_UART_SetBaudFDR+0x38>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a006360:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1a006362:	2b00      	cmp	r3, #0
1a006364:	d101      	bne.n	1a00636a <Chip_UART_SetBaudFDR+0x116>
		return 0;
1a006366:	2300      	movs	r3, #0
1a006368:	e024      	b.n	1a0063b4 <Chip_UART_SetBaudFDR+0x160>
	}

	/* Update UART registers */
	Chip_UART_EnableDivisorAccess(pUART);
1a00636a:	6878      	ldr	r0, [r7, #4]
1a00636c:	f7ff fe8d 	bl	1a00608a <Chip_UART_EnableDivisorAccess>
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
1a006370:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1a006372:	b2d9      	uxtb	r1, r3
1a006374:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1a006376:	0a1b      	lsrs	r3, r3, #8
1a006378:	b2db      	uxtb	r3, r3
1a00637a:	461a      	mov	r2, r3
1a00637c:	6878      	ldr	r0, [r7, #4]
1a00637e:	f7ff fea4 	bl	1a0060ca <Chip_UART_SetDivisorLatches>
	Chip_UART_DisableDivisorAccess(pUART);
1a006382:	6878      	ldr	r0, [r7, #4]
1a006384:	f7ff fe91 	bl	1a0060aa <Chip_UART_DisableDivisorAccess>

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a006388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1a00638a:	011b      	lsls	r3, r3, #4
1a00638c:	b2da      	uxtb	r2, r3
1a00638e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a006390:	f003 030f 	and.w	r3, r3, #15
1a006394:	431a      	orrs	r2, r3
1a006396:	687b      	ldr	r3, [r7, #4]
1a006398:	629a      	str	r2, [r3, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a00639a:	697b      	ldr	r3, [r7, #20]
1a00639c:	091b      	lsrs	r3, r3, #4
1a00639e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
1a0063a0:	fb02 f203 	mul.w	r2, r2, r3
1a0063a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
1a0063a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1a0063a8:	440b      	add	r3, r1
1a0063aa:	6b79      	ldr	r1, [r7, #52]	; 0x34
1a0063ac:	fb01 f303 	mul.w	r3, r1, r3
1a0063b0:	fbb2 f3f3 	udiv	r3, r2, r3
}
1a0063b4:	4618      	mov	r0, r3
1a0063b6:	373c      	adds	r7, #60	; 0x3c
1a0063b8:	46bd      	mov	sp, r7
1a0063ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a0063bc:	1a00d0d0 	.word	0x1a00d0d0

1a0063c0 <SCB_GetFPUType>:
   - \b  0: No FPU
   - \b  1: Single precision FPU
   - \b  2: Double + Single precision FPU
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
1a0063c0:	b480      	push	{r7}
1a0063c2:	b083      	sub	sp, #12
1a0063c4:	af00      	add	r7, sp, #0
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a0063c6:	4b08      	ldr	r3, [pc, #32]	; (1a0063e8 <SCB_GetFPUType+0x28>)
1a0063c8:	691b      	ldr	r3, [r3, #16]
1a0063ca:	607b      	str	r3, [r7, #4]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a0063cc:	687b      	ldr	r3, [r7, #4]
1a0063ce:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a0063d2:	2b20      	cmp	r3, #32
1a0063d4:	d101      	bne.n	1a0063da <SCB_GetFPUType+0x1a>
  {
    return 1U;           /* Single precision FPU */
1a0063d6:	2301      	movs	r3, #1
1a0063d8:	e000      	b.n	1a0063dc <SCB_GetFPUType+0x1c>
  }
  else
  {
    return 0U;           /* No FPU */
1a0063da:	2300      	movs	r3, #0
  }
}
1a0063dc:	4618      	mov	r0, r3
1a0063de:	370c      	adds	r7, #12
1a0063e0:	46bd      	mov	sp, r7
1a0063e2:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0063e6:	4770      	bx	lr
1a0063e8:	e000ef30 	.word	0xe000ef30

1a0063ec <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a0063ec:	b580      	push	{r7, lr}
1a0063ee:	af00      	add	r7, sp, #0
   // to use CMSIS.
   volatile unsigned int *pCREG_M0APPMAP = (volatile unsigned int *) 0x40043404;
   // CMSIS : CREG->M0APPMAP = <address of vector table>
   *pCREG_M0APPMAP = (unsigned int)g_pfnVectors;
#else
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a0063f0:	4b0a      	ldr	r3, [pc, #40]	; (1a00641c <SystemInit+0x30>)
1a0063f2:	4a0b      	ldr	r2, [pc, #44]	; (1a006420 <SystemInit+0x34>)
1a0063f4:	609a      	str	r2, [r3, #8]

   if (SCB_GetFPUType() > 0)
1a0063f6:	f7ff ffe3 	bl	1a0063c0 <SCB_GetFPUType>
1a0063fa:	4603      	mov	r3, r0
1a0063fc:	2b00      	cmp	r3, #0
1a0063fe:	d007      	beq.n	1a006410 <SystemInit+0x24>
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a006400:	4b06      	ldr	r3, [pc, #24]	; (1a00641c <SystemInit+0x30>)
1a006402:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
1a006406:	4a05      	ldr	r2, [pc, #20]	; (1a00641c <SystemInit+0x30>)
1a006408:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a00640c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

   /* Board specific SystemInit only in M4 */
   Board_SystemInit();
1a006410:	f7fe fbb2 	bl	1a004b78 <Board_SystemInit>
   Board_Init();
1a006414:	f7fe fda0 	bl	1a004f58 <Board_Init>
#endif
}
1a006418:	bf00      	nop
1a00641a:	bd80      	pop	{r7, pc}
1a00641c:	e000ed00 	.word	0xe000ed00
1a006420:	1a000000 	.word	0x1a000000

1a006424 <cyclesCounterInit>:
/**
 * Funcion para configurar los registros para contar ciclos de clock.
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
1a006424:	b480      	push	{r7}
1a006426:	b083      	sub	sp, #12
1a006428:	af00      	add	r7, sp, #0
1a00642a:	6078      	str	r0, [r7, #4]
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a00642c:	4a07      	ldr	r2, [pc, #28]	; (1a00644c <cyclesCounterInit+0x28>)
1a00642e:	687b      	ldr	r3, [r7, #4]
1a006430:	6013      	str	r3, [r2, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a006432:	4b07      	ldr	r3, [pc, #28]	; (1a006450 <cyclesCounterInit+0x2c>)
1a006434:	681b      	ldr	r3, [r3, #0]
1a006436:	4a06      	ldr	r2, [pc, #24]	; (1a006450 <cyclesCounterInit+0x2c>)
1a006438:	f043 0301 	orr.w	r3, r3, #1
1a00643c:	6013      	str	r3, [r2, #0]
   return TRUE;
1a00643e:	2301      	movs	r3, #1
}
1a006440:	4618      	mov	r0, r3
1a006442:	370c      	adds	r7, #12
1a006444:	46bd      	mov	sp, r7
1a006446:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00644a:	4770      	bx	lr
1a00644c:	1000004c 	.word	0x1000004c
1a006450:	e0001000 	.word	0xe0001000

1a006454 <Chip_SCU_PinMuxSet>:
{
1a006454:	b480      	push	{r7}
1a006456:	b083      	sub	sp, #12
1a006458:	af00      	add	r7, sp, #0
1a00645a:	4603      	mov	r3, r0
1a00645c:	71fb      	strb	r3, [r7, #7]
1a00645e:	460b      	mov	r3, r1
1a006460:	71bb      	strb	r3, [r7, #6]
1a006462:	4613      	mov	r3, r2
1a006464:	80bb      	strh	r3, [r7, #4]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a006466:	4807      	ldr	r0, [pc, #28]	; (1a006484 <Chip_SCU_PinMuxSet+0x30>)
1a006468:	79f9      	ldrb	r1, [r7, #7]
1a00646a:	79bb      	ldrb	r3, [r7, #6]
1a00646c:	88ba      	ldrh	r2, [r7, #4]
1a00646e:	0149      	lsls	r1, r1, #5
1a006470:	440b      	add	r3, r1
1a006472:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
1a006476:	bf00      	nop
1a006478:	370c      	adds	r7, #12
1a00647a:	46bd      	mov	sp, r7
1a00647c:	f85d 7b04 	ldr.w	r7, [sp], #4
1a006480:	4770      	bx	lr
1a006482:	bf00      	nop
1a006484:	40086000 	.word	0x40086000

1a006488 <Chip_SCU_PinMux>:
{
1a006488:	b590      	push	{r4, r7, lr}
1a00648a:	b083      	sub	sp, #12
1a00648c:	af00      	add	r7, sp, #0
1a00648e:	4604      	mov	r4, r0
1a006490:	4608      	mov	r0, r1
1a006492:	4611      	mov	r1, r2
1a006494:	461a      	mov	r2, r3
1a006496:	4623      	mov	r3, r4
1a006498:	71fb      	strb	r3, [r7, #7]
1a00649a:	4603      	mov	r3, r0
1a00649c:	71bb      	strb	r3, [r7, #6]
1a00649e:	460b      	mov	r3, r1
1a0064a0:	80bb      	strh	r3, [r7, #4]
1a0064a2:	4613      	mov	r3, r2
1a0064a4:	70fb      	strb	r3, [r7, #3]
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a0064a6:	78fb      	ldrb	r3, [r7, #3]
1a0064a8:	b29a      	uxth	r2, r3
1a0064aa:	88bb      	ldrh	r3, [r7, #4]
1a0064ac:	4313      	orrs	r3, r2
1a0064ae:	b29a      	uxth	r2, r3
1a0064b0:	79b9      	ldrb	r1, [r7, #6]
1a0064b2:	79fb      	ldrb	r3, [r7, #7]
1a0064b4:	4618      	mov	r0, r3
1a0064b6:	f7ff ffcd 	bl	1a006454 <Chip_SCU_PinMuxSet>
}
1a0064ba:	bf00      	nop
1a0064bc:	370c      	adds	r7, #12
1a0064be:	46bd      	mov	sp, r7
1a0064c0:	bd90      	pop	{r4, r7, pc}

1a0064c2 <Chip_GPIO_SetPinState>:
{
1a0064c2:	b480      	push	{r7}
1a0064c4:	b083      	sub	sp, #12
1a0064c6:	af00      	add	r7, sp, #0
1a0064c8:	6078      	str	r0, [r7, #4]
1a0064ca:	4608      	mov	r0, r1
1a0064cc:	4611      	mov	r1, r2
1a0064ce:	461a      	mov	r2, r3
1a0064d0:	4603      	mov	r3, r0
1a0064d2:	70fb      	strb	r3, [r7, #3]
1a0064d4:	460b      	mov	r3, r1
1a0064d6:	70bb      	strb	r3, [r7, #2]
1a0064d8:	4613      	mov	r3, r2
1a0064da:	707b      	strb	r3, [r7, #1]
	pGPIO->B[port][pin] = setting;
1a0064dc:	78fa      	ldrb	r2, [r7, #3]
1a0064de:	78bb      	ldrb	r3, [r7, #2]
1a0064e0:	7878      	ldrb	r0, [r7, #1]
1a0064e2:	6879      	ldr	r1, [r7, #4]
1a0064e4:	0152      	lsls	r2, r2, #5
1a0064e6:	440a      	add	r2, r1
1a0064e8:	4413      	add	r3, r2
1a0064ea:	4602      	mov	r2, r0
1a0064ec:	701a      	strb	r2, [r3, #0]
}
1a0064ee:	bf00      	nop
1a0064f0:	370c      	adds	r7, #12
1a0064f2:	46bd      	mov	sp, r7
1a0064f4:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0064f8:	4770      	bx	lr

1a0064fa <Chip_GPIO_SetDir>:
 * @return	None
 * @note	Bits set to '0' are not altered. It is recommended to use the
 * Chip_GPIO_SetPortDIR() function instead.
 */
STATIC INLINE void Chip_GPIO_SetDir(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue, uint8_t out)
{
1a0064fa:	b480      	push	{r7}
1a0064fc:	b085      	sub	sp, #20
1a0064fe:	af00      	add	r7, sp, #0
1a006500:	60f8      	str	r0, [r7, #12]
1a006502:	607a      	str	r2, [r7, #4]
1a006504:	461a      	mov	r2, r3
1a006506:	460b      	mov	r3, r1
1a006508:	72fb      	strb	r3, [r7, #11]
1a00650a:	4613      	mov	r3, r2
1a00650c:	72bb      	strb	r3, [r7, #10]
	if (out) {
1a00650e:	7abb      	ldrb	r3, [r7, #10]
1a006510:	2b00      	cmp	r3, #0
1a006512:	d00e      	beq.n	1a006532 <Chip_GPIO_SetDir+0x38>
		pGPIO->DIR[portNum] |= bitValue;
1a006514:	7afa      	ldrb	r2, [r7, #11]
1a006516:	68fb      	ldr	r3, [r7, #12]
1a006518:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a00651c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
1a006520:	7afa      	ldrb	r2, [r7, #11]
1a006522:	687b      	ldr	r3, [r7, #4]
1a006524:	4319      	orrs	r1, r3
1a006526:	68fb      	ldr	r3, [r7, #12]
1a006528:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a00652c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
	}
}
1a006530:	e00e      	b.n	1a006550 <Chip_GPIO_SetDir+0x56>
		pGPIO->DIR[portNum] &= ~bitValue;
1a006532:	7afa      	ldrb	r2, [r7, #11]
1a006534:	68fb      	ldr	r3, [r7, #12]
1a006536:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a00653a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
1a00653e:	687b      	ldr	r3, [r7, #4]
1a006540:	43db      	mvns	r3, r3
1a006542:	7afa      	ldrb	r2, [r7, #11]
1a006544:	4019      	ands	r1, r3
1a006546:	68fb      	ldr	r3, [r7, #12]
1a006548:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a00654c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
1a006550:	bf00      	nop
1a006552:	3714      	adds	r7, #20
1a006554:	46bd      	mov	sp, r7
1a006556:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00655a:	4770      	bx	lr

1a00655c <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a00655c:	b480      	push	{r7}
1a00655e:	b085      	sub	sp, #20
1a006560:	af00      	add	r7, sp, #0
1a006562:	60b9      	str	r1, [r7, #8]
1a006564:	607a      	str	r2, [r7, #4]
1a006566:	603b      	str	r3, [r7, #0]
1a006568:	4603      	mov	r3, r0
1a00656a:	73fb      	strb	r3, [r7, #15]

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a00656c:	f997 200f 	ldrsb.w	r2, [r7, #15]
1a006570:	491f      	ldr	r1, [pc, #124]	; (1a0065f0 <gpioObtainPinInit+0x94>)
1a006572:	4613      	mov	r3, r2
1a006574:	009b      	lsls	r3, r3, #2
1a006576:	4413      	add	r3, r2
1a006578:	440b      	add	r3, r1
1a00657a:	f993 2000 	ldrsb.w	r2, [r3]
1a00657e:	68bb      	ldr	r3, [r7, #8]
1a006580:	701a      	strb	r2, [r3, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a006582:	f997 200f 	ldrsb.w	r2, [r7, #15]
1a006586:	491a      	ldr	r1, [pc, #104]	; (1a0065f0 <gpioObtainPinInit+0x94>)
1a006588:	4613      	mov	r3, r2
1a00658a:	009b      	lsls	r3, r3, #2
1a00658c:	4413      	add	r3, r2
1a00658e:	440b      	add	r3, r1
1a006590:	3301      	adds	r3, #1
1a006592:	f993 2000 	ldrsb.w	r2, [r3]
1a006596:	687b      	ldr	r3, [r7, #4]
1a006598:	701a      	strb	r2, [r3, #0]
   *func        = gpioPinsInit[pin].func;
1a00659a:	f997 200f 	ldrsb.w	r2, [r7, #15]
1a00659e:	4914      	ldr	r1, [pc, #80]	; (1a0065f0 <gpioObtainPinInit+0x94>)
1a0065a0:	4613      	mov	r3, r2
1a0065a2:	009b      	lsls	r3, r3, #2
1a0065a4:	4413      	add	r3, r2
1a0065a6:	440b      	add	r3, r1
1a0065a8:	3302      	adds	r3, #2
1a0065aa:	f993 2000 	ldrsb.w	r2, [r3]
1a0065ae:	683b      	ldr	r3, [r7, #0]
1a0065b0:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a0065b2:	f997 200f 	ldrsb.w	r2, [r7, #15]
1a0065b6:	490e      	ldr	r1, [pc, #56]	; (1a0065f0 <gpioObtainPinInit+0x94>)
1a0065b8:	4613      	mov	r3, r2
1a0065ba:	009b      	lsls	r3, r3, #2
1a0065bc:	4413      	add	r3, r2
1a0065be:	440b      	add	r3, r1
1a0065c0:	3303      	adds	r3, #3
1a0065c2:	f993 2000 	ldrsb.w	r2, [r3]
1a0065c6:	69bb      	ldr	r3, [r7, #24]
1a0065c8:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a0065ca:	f997 200f 	ldrsb.w	r2, [r7, #15]
1a0065ce:	4908      	ldr	r1, [pc, #32]	; (1a0065f0 <gpioObtainPinInit+0x94>)
1a0065d0:	4613      	mov	r3, r2
1a0065d2:	009b      	lsls	r3, r3, #2
1a0065d4:	4413      	add	r3, r2
1a0065d6:	440b      	add	r3, r1
1a0065d8:	3304      	adds	r3, #4
1a0065da:	f993 2000 	ldrsb.w	r2, [r3]
1a0065de:	69fb      	ldr	r3, [r7, #28]
1a0065e0:	701a      	strb	r2, [r3, #0]
}
1a0065e2:	bf00      	nop
1a0065e4:	3714      	adds	r7, #20
1a0065e6:	46bd      	mov	sp, r7
1a0065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0065ec:	4770      	bx	lr
1a0065ee:	bf00      	nop
1a0065f0:	1a00d0d8 	.word	0x1a00d0d8

1a0065f4 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
1a0065f4:	b590      	push	{r4, r7, lr}
1a0065f6:	b087      	sub	sp, #28
1a0065f8:	af02      	add	r7, sp, #8
1a0065fa:	4603      	mov	r3, r0
1a0065fc:	460a      	mov	r2, r1
1a0065fe:	71fb      	strb	r3, [r7, #7]
1a006600:	4613      	mov	r3, r2
1a006602:	71bb      	strb	r3, [r7, #6]
   if( pin == VCC ){
1a006604:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a006608:	f113 0f02 	cmn.w	r3, #2
1a00660c:	d101      	bne.n	1a006612 <gpioInit+0x1e>
	  return FALSE;
1a00660e:	2300      	movs	r3, #0
1a006610:	e0ca      	b.n	1a0067a8 <gpioInit+0x1b4>
   }
   if( pin == GND ){
1a006612:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a006616:	f1b3 3fff 	cmp.w	r3, #4294967295
1a00661a:	d101      	bne.n	1a006620 <gpioInit+0x2c>
	  return FALSE;
1a00661c:	2300      	movs	r3, #0
1a00661e:	e0c3      	b.n	1a0067a8 <gpioInit+0x1b4>
   }

   bool_t ret_val     = 1;
1a006620:	2301      	movs	r3, #1
1a006622:	73fb      	strb	r3, [r7, #15]

   int8_t pinNamePort = 0;
1a006624:	2300      	movs	r3, #0
1a006626:	73bb      	strb	r3, [r7, #14]
   int8_t pinNamePin  = 0;
1a006628:	2300      	movs	r3, #0
1a00662a:	737b      	strb	r3, [r7, #13]

   int8_t func        = 0;
1a00662c:	2300      	movs	r3, #0
1a00662e:	733b      	strb	r3, [r7, #12]

   int8_t gpioPort    = 0;
1a006630:	2300      	movs	r3, #0
1a006632:	72fb      	strb	r3, [r7, #11]
   int8_t gpioPin     = 0;
1a006634:	2300      	movs	r3, #0
1a006636:	72bb      	strb	r3, [r7, #10]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a006638:	f107 040c 	add.w	r4, r7, #12
1a00663c:	f107 020d 	add.w	r2, r7, #13
1a006640:	f107 010e 	add.w	r1, r7, #14
1a006644:	f997 0007 	ldrsb.w	r0, [r7, #7]
1a006648:	f107 030a 	add.w	r3, r7, #10
1a00664c:	9301      	str	r3, [sp, #4]
1a00664e:	f107 030b 	add.w	r3, r7, #11
1a006652:	9300      	str	r3, [sp, #0]
1a006654:	4623      	mov	r3, r4
1a006656:	f7ff ff81 	bl	1a00655c <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a00665a:	79bb      	ldrb	r3, [r7, #6]
1a00665c:	2b05      	cmp	r3, #5
1a00665e:	f200 809f 	bhi.w	1a0067a0 <gpioInit+0x1ac>
1a006662:	a201      	add	r2, pc, #4	; (adr r2, 1a006668 <gpioInit+0x74>)
1a006664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a006668:	1a006689 	.word	0x1a006689
1a00666c:	1a006759 	.word	0x1a006759
1a006670:	1a0066bd 	.word	0x1a0066bd
1a006674:	1a0066f1 	.word	0x1a0066f1
1a006678:	1a006725 	.word	0x1a006725
1a00667c:	1a006681 	.word	0x1a006681

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a006680:	484b      	ldr	r0, [pc, #300]	; (1a0067b0 <gpioInit+0x1bc>)
1a006682:	f7fe fe17 	bl	1a0052b4 <Chip_GPIO_Init>
      break;
1a006686:	e08e      	b.n	1a0067a6 <gpioInit+0x1b2>

   case GPIO_INPUT:
      Chip_SCU_PinMux(
1a006688:	f997 300e 	ldrsb.w	r3, [r7, #14]
1a00668c:	b2d8      	uxtb	r0, r3
1a00668e:	f997 300d 	ldrsb.w	r3, [r7, #13]
1a006692:	b2d9      	uxtb	r1, r3
1a006694:	f997 300c 	ldrsb.w	r3, [r7, #12]
1a006698:	b2db      	uxtb	r3, r3
1a00669a:	22d0      	movs	r2, #208	; 0xd0
1a00669c:	f7ff fef4 	bl	1a006488 <Chip_SCU_PinMux>
         pinNamePort,
         pinNamePin,
         SCU_MODE_INACT | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0066a0:	f997 300b 	ldrsb.w	r3, [r7, #11]
1a0066a4:	b2d9      	uxtb	r1, r3
1a0066a6:	f997 300a 	ldrsb.w	r3, [r7, #10]
1a0066aa:	461a      	mov	r2, r3
1a0066ac:	2301      	movs	r3, #1
1a0066ae:	4093      	lsls	r3, r2
1a0066b0:	461a      	mov	r2, r3
1a0066b2:	2300      	movs	r3, #0
1a0066b4:	483e      	ldr	r0, [pc, #248]	; (1a0067b0 <gpioInit+0x1bc>)
1a0066b6:	f7ff ff20 	bl	1a0064fa <Chip_GPIO_SetDir>
      break;
1a0066ba:	e074      	b.n	1a0067a6 <gpioInit+0x1b2>

   case GPIO_INPUT_PULLUP:
      Chip_SCU_PinMux(
1a0066bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
1a0066c0:	b2d8      	uxtb	r0, r3
1a0066c2:	f997 300d 	ldrsb.w	r3, [r7, #13]
1a0066c6:	b2d9      	uxtb	r1, r3
1a0066c8:	f997 300c 	ldrsb.w	r3, [r7, #12]
1a0066cc:	b2db      	uxtb	r3, r3
1a0066ce:	22c0      	movs	r2, #192	; 0xc0
1a0066d0:	f7ff feda 	bl	1a006488 <Chip_SCU_PinMux>
         pinNamePort,
         pinNamePin,
         SCU_MODE_PULLUP | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0066d4:	f997 300b 	ldrsb.w	r3, [r7, #11]
1a0066d8:	b2d9      	uxtb	r1, r3
1a0066da:	f997 300a 	ldrsb.w	r3, [r7, #10]
1a0066de:	461a      	mov	r2, r3
1a0066e0:	2301      	movs	r3, #1
1a0066e2:	4093      	lsls	r3, r2
1a0066e4:	461a      	mov	r2, r3
1a0066e6:	2300      	movs	r3, #0
1a0066e8:	4831      	ldr	r0, [pc, #196]	; (1a0067b0 <gpioInit+0x1bc>)
1a0066ea:	f7ff ff06 	bl	1a0064fa <Chip_GPIO_SetDir>
      break;
1a0066ee:	e05a      	b.n	1a0067a6 <gpioInit+0x1b2>

   case GPIO_INPUT_PULLDOWN:
      Chip_SCU_PinMux(
1a0066f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
1a0066f4:	b2d8      	uxtb	r0, r3
1a0066f6:	f997 300d 	ldrsb.w	r3, [r7, #13]
1a0066fa:	b2d9      	uxtb	r1, r3
1a0066fc:	f997 300c 	ldrsb.w	r3, [r7, #12]
1a006700:	b2db      	uxtb	r3, r3
1a006702:	22d8      	movs	r2, #216	; 0xd8
1a006704:	f7ff fec0 	bl	1a006488 <Chip_SCU_PinMux>
         pinNamePort,
         pinNamePin,
         SCU_MODE_PULLDOWN | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a006708:	f997 300b 	ldrsb.w	r3, [r7, #11]
1a00670c:	b2d9      	uxtb	r1, r3
1a00670e:	f997 300a 	ldrsb.w	r3, [r7, #10]
1a006712:	461a      	mov	r2, r3
1a006714:	2301      	movs	r3, #1
1a006716:	4093      	lsls	r3, r2
1a006718:	461a      	mov	r2, r3
1a00671a:	2300      	movs	r3, #0
1a00671c:	4824      	ldr	r0, [pc, #144]	; (1a0067b0 <gpioInit+0x1bc>)
1a00671e:	f7ff feec 	bl	1a0064fa <Chip_GPIO_SetDir>
      break;
1a006722:	e040      	b.n	1a0067a6 <gpioInit+0x1b2>
   case GPIO_INPUT_PULLUP_PULLDOWN:
      Chip_SCU_PinMux(
1a006724:	f997 300e 	ldrsb.w	r3, [r7, #14]
1a006728:	b2d8      	uxtb	r0, r3
1a00672a:	f997 300d 	ldrsb.w	r3, [r7, #13]
1a00672e:	b2d9      	uxtb	r1, r3
1a006730:	f997 300c 	ldrsb.w	r3, [r7, #12]
1a006734:	b2db      	uxtb	r3, r3
1a006736:	22c8      	movs	r2, #200	; 0xc8
1a006738:	f7ff fea6 	bl	1a006488 <Chip_SCU_PinMux>
         pinNamePort,
         pinNamePin,
         SCU_MODE_REPEATER | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00673c:	f997 300b 	ldrsb.w	r3, [r7, #11]
1a006740:	b2d9      	uxtb	r1, r3
1a006742:	f997 300a 	ldrsb.w	r3, [r7, #10]
1a006746:	461a      	mov	r2, r3
1a006748:	2301      	movs	r3, #1
1a00674a:	4093      	lsls	r3, r2
1a00674c:	461a      	mov	r2, r3
1a00674e:	2300      	movs	r3, #0
1a006750:	4817      	ldr	r0, [pc, #92]	; (1a0067b0 <gpioInit+0x1bc>)
1a006752:	f7ff fed2 	bl	1a0064fa <Chip_GPIO_SetDir>
      break;
1a006756:	e026      	b.n	1a0067a6 <gpioInit+0x1b2>

   case GPIO_OUTPUT:
      Chip_SCU_PinMux(
1a006758:	f997 300e 	ldrsb.w	r3, [r7, #14]
1a00675c:	b2d8      	uxtb	r0, r3
1a00675e:	f997 300d 	ldrsb.w	r3, [r7, #13]
1a006762:	b2d9      	uxtb	r1, r3
1a006764:	f997 300c 	ldrsb.w	r3, [r7, #12]
1a006768:	b2db      	uxtb	r3, r3
1a00676a:	22d0      	movs	r2, #208	; 0xd0
1a00676c:	f7ff fe8c 	bl	1a006488 <Chip_SCU_PinMux>
         pinNamePort,
         pinNamePin,
         SCU_MODE_INACT | SCU_MODE_ZIF_DIS | SCU_MODE_INBUFF_EN,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a006770:	f997 300b 	ldrsb.w	r3, [r7, #11]
1a006774:	b2d9      	uxtb	r1, r3
1a006776:	f997 300a 	ldrsb.w	r3, [r7, #10]
1a00677a:	461a      	mov	r2, r3
1a00677c:	2301      	movs	r3, #1
1a00677e:	4093      	lsls	r3, r2
1a006780:	461a      	mov	r2, r3
1a006782:	2301      	movs	r3, #1
1a006784:	480a      	ldr	r0, [pc, #40]	; (1a0067b0 <gpioInit+0x1bc>)
1a006786:	f7ff feb8 	bl	1a0064fa <Chip_GPIO_SetDir>
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a00678a:	f997 300b 	ldrsb.w	r3, [r7, #11]
1a00678e:	b2d9      	uxtb	r1, r3
1a006790:	f997 300a 	ldrsb.w	r3, [r7, #10]
1a006794:	b2da      	uxtb	r2, r3
1a006796:	2300      	movs	r3, #0
1a006798:	4805      	ldr	r0, [pc, #20]	; (1a0067b0 <gpioInit+0x1bc>)
1a00679a:	f7ff fe92 	bl	1a0064c2 <Chip_GPIO_SetPinState>
      break;
1a00679e:	e002      	b.n	1a0067a6 <gpioInit+0x1b2>

   default:
      ret_val = 0;
1a0067a0:	2300      	movs	r3, #0
1a0067a2:	73fb      	strb	r3, [r7, #15]
      break;
1a0067a4:	bf00      	nop
   }

   return ret_val;
1a0067a6:	7bfb      	ldrb	r3, [r7, #15]

}
1a0067a8:	4618      	mov	r0, r3
1a0067aa:	3714      	adds	r7, #20
1a0067ac:	46bd      	mov	sp, r7
1a0067ae:	bd90      	pop	{r4, r7, pc}
1a0067b0:	400f4000 	.word	0x400f4000

1a0067b4 <Chip_TIMER_MatchPending>:
 * @return	false if the interrupt is not pending, otherwise true
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
1a0067b4:	b480      	push	{r7}
1a0067b6:	b083      	sub	sp, #12
1a0067b8:	af00      	add	r7, sp, #0
1a0067ba:	6078      	str	r0, [r7, #4]
1a0067bc:	460b      	mov	r3, r1
1a0067be:	70fb      	strb	r3, [r7, #3]
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0067c0:	687b      	ldr	r3, [r7, #4]
1a0067c2:	681b      	ldr	r3, [r3, #0]
1a0067c4:	78fa      	ldrb	r2, [r7, #3]
1a0067c6:	f002 020f 	and.w	r2, r2, #15
1a0067ca:	2101      	movs	r1, #1
1a0067cc:	fa01 f202 	lsl.w	r2, r1, r2
1a0067d0:	4013      	ands	r3, r2
1a0067d2:	2b00      	cmp	r3, #0
1a0067d4:	bf14      	ite	ne
1a0067d6:	2301      	movne	r3, #1
1a0067d8:	2300      	moveq	r3, #0
1a0067da:	b2db      	uxtb	r3, r3
}
1a0067dc:	4618      	mov	r0, r3
1a0067de:	370c      	adds	r7, #12
1a0067e0:	46bd      	mov	sp, r7
1a0067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0067e6:	4770      	bx	lr

1a0067e8 <Chip_TIMER_ClearMatch>:
 * @param	matchnum	: Match interrupt number to clear
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
1a0067e8:	b480      	push	{r7}
1a0067ea:	b083      	sub	sp, #12
1a0067ec:	af00      	add	r7, sp, #0
1a0067ee:	6078      	str	r0, [r7, #4]
1a0067f0:	460b      	mov	r3, r1
1a0067f2:	70fb      	strb	r3, [r7, #3]
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0067f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
1a0067f8:	2201      	movs	r2, #1
1a0067fa:	fa02 f303 	lsl.w	r3, r2, r3
1a0067fe:	461a      	mov	r2, r3
1a006800:	687b      	ldr	r3, [r7, #4]
1a006802:	601a      	str	r2, [r3, #0]
}
1a006804:	bf00      	nop
1a006806:	370c      	adds	r7, #12
1a006808:	46bd      	mov	sp, r7
1a00680a:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00680e:	4770      	bx	lr

1a006810 <errorOcurred>:

/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred( void* ptr )
{
1a006810:	b480      	push	{r7}
1a006812:	b083      	sub	sp, #12
1a006814:	af00      	add	r7, sp, #0
1a006816:	6078      	str	r0, [r7, #4]
   while(1);
1a006818:	e7fe      	b.n	1a006818 <errorOcurred+0x8>

1a00681a <doNothing>:
}

static void doNothing( void* ptr )
{
1a00681a:	b480      	push	{r7}
1a00681c:	b083      	sub	sp, #12
1a00681e:	af00      	add	r7, sp, #0
1a006820:	6078      	str	r0, [r7, #4]
}
1a006822:	bf00      	nop
1a006824:	370c      	adds	r7, #12
1a006826:	46bd      	mov	sp, r7
1a006828:	f85d 7b04 	ldr.w	r7, [sp], #4
1a00682c:	4770      	bx	lr
1a00682e:	Address 0x1a00682e is out of bounds.


1a006830 <TIMER0_IRQHandler>:
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void)
{
1a006830:	b580      	push	{r7, lr}
1a006832:	b082      	sub	sp, #8
1a006834:	af00      	add	r7, sp, #0

   uint8_t compareMatchNumber = 0;
1a006836:	2300      	movs	r3, #0
1a006838:	71fb      	strb	r3, [r7, #7]

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00683a:	2300      	movs	r3, #0
1a00683c:	71fb      	strb	r3, [r7, #7]
1a00683e:	e017      	b.n	1a006870 <TIMER0_IRQHandler+0x40>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ) {
1a006840:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a006844:	4619      	mov	r1, r3
1a006846:	480e      	ldr	r0, [pc, #56]	; (1a006880 <TIMER0_IRQHandler+0x50>)
1a006848:	f7ff ffb4 	bl	1a0067b4 <Chip_TIMER_MatchPending>
1a00684c:	4603      	mov	r3, r0
1a00684e:	2b00      	cmp	r3, #0
1a006850:	d00b      	beq.n	1a00686a <TIMER0_IRQHandler+0x3a>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a006852:	79fb      	ldrb	r3, [r7, #7]
1a006854:	4a0b      	ldr	r2, [pc, #44]	; (1a006884 <TIMER0_IRQHandler+0x54>)
1a006856:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a00685a:	2000      	movs	r0, #0
1a00685c:	4798      	blx	r3
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
1a00685e:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a006862:	4619      	mov	r1, r3
1a006864:	4806      	ldr	r0, [pc, #24]	; (1a006880 <TIMER0_IRQHandler+0x50>)
1a006866:	f7ff ffbf 	bl	1a0067e8 <Chip_TIMER_ClearMatch>
        compareMatchNumber++ ) {
1a00686a:	79fb      	ldrb	r3, [r7, #7]
1a00686c:	3301      	adds	r3, #1
1a00686e:	71fb      	strb	r3, [r7, #7]
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a006870:	79fb      	ldrb	r3, [r7, #7]
1a006872:	2b03      	cmp	r3, #3
1a006874:	d9e4      	bls.n	1a006840 <TIMER0_IRQHandler+0x10>
      }
   }
}
1a006876:	bf00      	nop
1a006878:	3708      	adds	r7, #8
1a00687a:	46bd      	mov	sp, r7
1a00687c:	bd80      	pop	{r7, pc}
1a00687e:	bf00      	nop
1a006880:	40084000 	.word	0x40084000
1a006884:	10000050 	.word	0x10000050

1a006888 <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void )
{
1a006888:	b580      	push	{r7, lr}
1a00688a:	b082      	sub	sp, #8
1a00688c:	af00      	add	r7, sp, #0

   uint8_t compareMatchNumber = 0;
1a00688e:	2300      	movs	r3, #0
1a006890:	71fb      	strb	r3, [r7, #7]

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a006892:	2300      	movs	r3, #0
1a006894:	71fb      	strb	r3, [r7, #7]
1a006896:	e018      	b.n	1a0068ca <TIMER1_IRQHandler+0x42>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ) {
1a006898:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a00689c:	4619      	mov	r1, r3
1a00689e:	480e      	ldr	r0, [pc, #56]	; (1a0068d8 <TIMER1_IRQHandler+0x50>)
1a0068a0:	f7ff ff88 	bl	1a0067b4 <Chip_TIMER_MatchPending>
1a0068a4:	4603      	mov	r3, r0
1a0068a6:	2b00      	cmp	r3, #0
1a0068a8:	d00c      	beq.n	1a0068c4 <TIMER1_IRQHandler+0x3c>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a0068aa:	79fb      	ldrb	r3, [r7, #7]
1a0068ac:	4a0b      	ldr	r2, [pc, #44]	; (1a0068dc <TIMER1_IRQHandler+0x54>)
1a0068ae:	3304      	adds	r3, #4
1a0068b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0068b4:	2000      	movs	r0, #0
1a0068b6:	4798      	blx	r3
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
1a0068b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a0068bc:	4619      	mov	r1, r3
1a0068be:	4806      	ldr	r0, [pc, #24]	; (1a0068d8 <TIMER1_IRQHandler+0x50>)
1a0068c0:	f7ff ff92 	bl	1a0067e8 <Chip_TIMER_ClearMatch>
        compareMatchNumber++ ) {
1a0068c4:	79fb      	ldrb	r3, [r7, #7]
1a0068c6:	3301      	adds	r3, #1
1a0068c8:	71fb      	strb	r3, [r7, #7]
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0068ca:	79fb      	ldrb	r3, [r7, #7]
1a0068cc:	2b03      	cmp	r3, #3
1a0068ce:	d9e3      	bls.n	1a006898 <TIMER1_IRQHandler+0x10>
      }
   }
}
1a0068d0:	bf00      	nop
1a0068d2:	3708      	adds	r7, #8
1a0068d4:	46bd      	mov	sp, r7
1a0068d6:	bd80      	pop	{r7, pc}
1a0068d8:	40085000 	.word	0x40085000
1a0068dc:	10000050 	.word	0x10000050

1a0068e0 <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void )
{
1a0068e0:	b580      	push	{r7, lr}
1a0068e2:	b082      	sub	sp, #8
1a0068e4:	af00      	add	r7, sp, #0
   uint8_t compareMatchNumber = 0;
1a0068e6:	2300      	movs	r3, #0
1a0068e8:	71fb      	strb	r3, [r7, #7]

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0068ea:	2300      	movs	r3, #0
1a0068ec:	71fb      	strb	r3, [r7, #7]
1a0068ee:	e018      	b.n	1a006922 <TIMER2_IRQHandler+0x42>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ) {
1a0068f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a0068f4:	4619      	mov	r1, r3
1a0068f6:	480e      	ldr	r0, [pc, #56]	; (1a006930 <TIMER2_IRQHandler+0x50>)
1a0068f8:	f7ff ff5c 	bl	1a0067b4 <Chip_TIMER_MatchPending>
1a0068fc:	4603      	mov	r3, r0
1a0068fe:	2b00      	cmp	r3, #0
1a006900:	d00c      	beq.n	1a00691c <TIMER2_IRQHandler+0x3c>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a006902:	79fb      	ldrb	r3, [r7, #7]
1a006904:	4a0b      	ldr	r2, [pc, #44]	; (1a006934 <TIMER2_IRQHandler+0x54>)
1a006906:	3308      	adds	r3, #8
1a006908:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a00690c:	2000      	movs	r0, #0
1a00690e:	4798      	blx	r3
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
1a006910:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a006914:	4619      	mov	r1, r3
1a006916:	4806      	ldr	r0, [pc, #24]	; (1a006930 <TIMER2_IRQHandler+0x50>)
1a006918:	f7ff ff66 	bl	1a0067e8 <Chip_TIMER_ClearMatch>
        compareMatchNumber++ ) {
1a00691c:	79fb      	ldrb	r3, [r7, #7]
1a00691e:	3301      	adds	r3, #1
1a006920:	71fb      	strb	r3, [r7, #7]
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a006922:	79fb      	ldrb	r3, [r7, #7]
1a006924:	2b03      	cmp	r3, #3
1a006926:	d9e3      	bls.n	1a0068f0 <TIMER2_IRQHandler+0x10>
      }
   }
}
1a006928:	bf00      	nop
1a00692a:	3708      	adds	r7, #8
1a00692c:	46bd      	mov	sp, r7
1a00692e:	bd80      	pop	{r7, pc}
1a006930:	400c3000 	.word	0x400c3000
1a006934:	10000050 	.word	0x10000050

1a006938 <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void )
{
1a006938:	b580      	push	{r7, lr}
1a00693a:	b082      	sub	sp, #8
1a00693c:	af00      	add	r7, sp, #0

   uint8_t compareMatchNumber = 0;
1a00693e:	2300      	movs	r3, #0
1a006940:	71fb      	strb	r3, [r7, #7]

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a006942:	2300      	movs	r3, #0
1a006944:	71fb      	strb	r3, [r7, #7]
1a006946:	e018      	b.n	1a00697a <TIMER3_IRQHandler+0x42>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)) {
1a006948:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a00694c:	4619      	mov	r1, r3
1a00694e:	480e      	ldr	r0, [pc, #56]	; (1a006988 <TIMER3_IRQHandler+0x50>)
1a006950:	f7ff ff30 	bl	1a0067b4 <Chip_TIMER_MatchPending>
1a006954:	4603      	mov	r3, r0
1a006956:	2b00      	cmp	r3, #0
1a006958:	d00c      	beq.n	1a006974 <TIMER3_IRQHandler+0x3c>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a00695a:	79fb      	ldrb	r3, [r7, #7]
1a00695c:	4a0b      	ldr	r2, [pc, #44]	; (1a00698c <TIMER3_IRQHandler+0x54>)
1a00695e:	330c      	adds	r3, #12
1a006960:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a006964:	2000      	movs	r0, #0
1a006966:	4798      	blx	r3
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
1a006968:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a00696c:	4619      	mov	r1, r3
1a00696e:	4806      	ldr	r0, [pc, #24]	; (1a006988 <TIMER3_IRQHandler+0x50>)
1a006970:	f7ff ff3a 	bl	1a0067e8 <Chip_TIMER_ClearMatch>
        compareMatchNumber++ ) {
1a006974:	79fb      	ldrb	r3, [r7, #7]
1a006976:	3301      	adds	r3, #1
1a006978:	71fb      	strb	r3, [r7, #7]
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00697a:	79fb      	ldrb	r3, [r7, #7]
1a00697c:	2b03      	cmp	r3, #3
1a00697e:	d9e3      	bls.n	1a006948 <TIMER3_IRQHandler+0x10>
      }
   }
}
1a006980:	bf00      	nop
1a006982:	3708      	adds	r7, #8
1a006984:	46bd      	mov	sp, r7
1a006986:	bd80      	pop	{r7, pc}
1a006988:	400c4000 	.word	0x400c4000
1a00698c:	10000050 	.word	0x10000050

1a006990 <__NVIC_EnableIRQ>:
{
1a006990:	b480      	push	{r7}
1a006992:	b083      	sub	sp, #12
1a006994:	af00      	add	r7, sp, #0
1a006996:	4603      	mov	r3, r0
1a006998:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
1a00699a:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a00699e:	2b00      	cmp	r3, #0
1a0069a0:	db0b      	blt.n	1a0069ba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0069a2:	79fb      	ldrb	r3, [r7, #7]
1a0069a4:	f003 021f 	and.w	r2, r3, #31
1a0069a8:	4907      	ldr	r1, [pc, #28]	; (1a0069c8 <__NVIC_EnableIRQ+0x38>)
1a0069aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a0069ae:	095b      	lsrs	r3, r3, #5
1a0069b0:	2001      	movs	r0, #1
1a0069b2:	fa00 f202 	lsl.w	r2, r0, r2
1a0069b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
1a0069ba:	bf00      	nop
1a0069bc:	370c      	adds	r7, #12
1a0069be:	46bd      	mov	sp, r7
1a0069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
1a0069c4:	4770      	bx	lr
1a0069c6:	bf00      	nop
1a0069c8:	e000e100 	.word	0xe000e100

1a0069cc <__NVIC_DisableIRQ>:
{
1a0069cc:	b480      	push	{r7}
1a0069ce:	b083      	sub	sp, #12
1a0069d0:	af00      	add	r7, sp, #0
1a0069d2:	4603      	mov	r3, r0
1a0069d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
1a0069d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a0069da:	2b00      	cmp	r3, #0
1a0069dc:	db10      	blt.n	1a006a00 <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0069de:	79fb      	ldrb	r3, [r7, #7]
1a0069e0:	f003 021f 	and.w	r2, r3, #31
1a0069e4:	4909      	ldr	r1, [pc, #36]	; (1a006a0c <__NVIC_DisableIRQ+0x40>)
1a0069e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a0069ea:	095b      	lsrs	r3, r3, #5
1a0069ec:	2001      	movs	r0, #1
1a0069ee:	fa00 f202 	lsl.w	r2, r0, r2
1a0069f2:	3320      	adds	r3, #32
1a0069f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
1a0069f8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
1a0069fc:	f3bf 8f6f 	isb	sy
}
1a006a00:	bf00      	nop
1a006a02:	370c      	adds	r7, #12
1a006a04:	46bd      	mov	sp, r7
1a006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
1a006a0a:	4770      	bx	lr
1a006a0c:	e000e100 	.word	0xe000e100

1a006a10 <__NVIC_SetPendingIRQ>:
{
1a006a10:	b480      	push	{r7}
1a006a12:	b083      	sub	sp, #12
1a006a14:	af00      	add	r7, sp, #0
1a006a16:	4603      	mov	r3, r0
1a006a18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
1a006a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a006a1e:	2b00      	cmp	r3, #0
1a006a20:	db0c      	blt.n	1a006a3c <__NVIC_SetPendingIRQ+0x2c>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a006a22:	79fb      	ldrb	r3, [r7, #7]
1a006a24:	f003 021f 	and.w	r2, r3, #31
1a006a28:	4907      	ldr	r1, [pc, #28]	; (1a006a48 <__NVIC_SetPendingIRQ+0x38>)
1a006a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a006a2e:	095b      	lsrs	r3, r3, #5
1a006a30:	2001      	movs	r0, #1
1a006a32:	fa00 f202 	lsl.w	r2, r0, r2
1a006a36:	3340      	adds	r3, #64	; 0x40
1a006a38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
1a006a3c:	bf00      	nop
1a006a3e:	370c      	adds	r7, #12
1a006a40:	46bd      	mov	sp, r7
1a006a42:	f85d 7b04 	ldr.w	r7, [sp], #4
1a006a46:	4770      	bx	lr
1a006a48:	e000e100 	.word	0xe000e100

1a006a4c <__NVIC_SetPriority>:
{
1a006a4c:	b480      	push	{r7}
1a006a4e:	b083      	sub	sp, #12
1a006a50:	af00      	add	r7, sp, #0
1a006a52:	4603      	mov	r3, r0
1a006a54:	6039      	str	r1, [r7, #0]
1a006a56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
1a006a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a006a5c:	2b00      	cmp	r3, #0
1a006a5e:	db0a      	blt.n	1a006a76 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a006a60:	683b      	ldr	r3, [r7, #0]
1a006a62:	b2da      	uxtb	r2, r3
1a006a64:	490c      	ldr	r1, [pc, #48]	; (1a006a98 <__NVIC_SetPriority+0x4c>)
1a006a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
1a006a6a:	0152      	lsls	r2, r2, #5
1a006a6c:	b2d2      	uxtb	r2, r2
1a006a6e:	440b      	add	r3, r1
1a006a70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
1a006a74:	e00a      	b.n	1a006a8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a006a76:	683b      	ldr	r3, [r7, #0]
1a006a78:	b2da      	uxtb	r2, r3
1a006a7a:	4908      	ldr	r1, [pc, #32]	; (1a006a9c <__NVIC_SetPriority+0x50>)
1a006a7c:	79fb      	ldrb	r3, [r7, #7]
1a006a7e:	f003 030f 	and.w	r3, r3, #15
1a006a82:	3b04      	subs	r3, #4
1a006a84:	0152      	lsls	r2, r2, #5
1a006a86:	b2d2      	uxtb	r2, r2
1a006a88:	440b      	add	r3, r1
1a006a8a:	761a      	strb	r2, [r3, #24]
}
1a006a8c:	bf00      	nop
1a006a8e:	370c      	adds	r7, #12
1a006a90:	46bd      	mov	sp, r7
1a006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
1a006a96:	4770      	bx	lr
1a006a98:	e000e100 	.word	0xe000e100
1a006a9c:	e000ed00 	.word	0xe000ed00

1a006aa0 <Chip_SCU_PinMuxSet>:
{
1a006aa0:	b480      	push	{r7}
1a006aa2:	b083      	sub	sp, #12
1a006aa4:	af00      	add	r7, sp, #0
1a006aa6:	4603      	mov	r3, r0
1a006aa8:	71fb      	strb	r3, [r7, #7]
1a006aaa:	460b      	mov	r3, r1
1a006aac:	71bb      	strb	r3, [r7, #6]
1a006aae:	4613      	mov	r3, r2
1a006ab0:	80bb      	strh	r3, [r7, #4]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a006ab2:	4807      	ldr	r0, [pc, #28]	; (1a006ad0 <Chip_SCU_PinMuxSet+0x30>)
1a006ab4:	79f9      	ldrb	r1, [r7, #7]
1a006ab6:	79bb      	ldrb	r3, [r7, #6]
1a006ab8:	88ba      	ldrh	r2, [r7, #4]
1a006aba:	0149      	lsls	r1, r1, #5
1a006abc:	440b      	add	r3, r1
1a006abe:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
1a006ac2:	bf00      	nop
1a006ac4:	370c      	adds	r7, #12
1a006ac6:	46bd      	mov	sp, r7
1a006ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
1a006acc:	4770      	bx	lr
1a006ace:	bf00      	nop
1a006ad0:	40086000 	.word	0x40086000

1a006ad4 <Chip_SCU_PinMux>:
{
1a006ad4:	b590      	push	{r4, r7, lr}
1a006ad6:	b083      	sub	sp, #12
1a006ad8:	af00      	add	r7, sp, #0
1a006ada:	4604      	mov	r4, r0
1a006adc:	4608      	mov	r0, r1
1a006ade:	4611      	mov	r1, r2
1a006ae0:	461a      	mov	r2, r3
1a006ae2:	4623      	mov	r3, r4
1a006ae4:	71fb      	strb	r3, [r7, #7]
1a006ae6:	4603      	mov	r3, r0
1a006ae8:	71bb      	strb	r3, [r7, #6]
1a006aea:	460b      	mov	r3, r1
1a006aec:	80bb      	strh	r3, [r7, #4]
1a006aee:	4613      	mov	r3, r2
1a006af0:	70fb      	strb	r3, [r7, #3]
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a006af2:	78fb      	ldrb	r3, [r7, #3]
1a006af4:	b29a      	uxth	r2, r3
1a006af6:	88bb      	ldrh	r3, [r7, #4]
1a006af8:	4313      	orrs	r3, r2
1a006afa:	b29a      	uxth	r2, r3
1a006afc:	79b9      	ldrb	r1, [r7, #6]
1a006afe:	79fb      	ldrb	r3, [r7, #7]
1a006b00:	4618      	mov	r0, r3
1a006b02:	f7ff ffcd 	bl	1a006aa0 <Chip_SCU_PinMuxSet>
}
1a006b06:	bf00      	nop
1a006b08:	370c      	adds	r7, #12
1a006b0a:	46bd      	mov	sp, r7
1a006b0c:	bd90      	pop	{r4, r7, pc}

1a006b0e <Chip_UART_TXEnable>:
{
1a006b0e:	b480      	push	{r7}
1a006b10:	b083      	sub	sp, #12
1a006b12:	af00      	add	r7, sp, #0
1a006b14:	6078      	str	r0, [r7, #4]
    pUART->TER2 = UART_TER2_TXEN;
1a006b16:	687b      	ldr	r3, [r7, #4]
1a006b18:	2201      	movs	r2, #1
1a006b1a:	65da      	str	r2, [r3, #92]	; 0x5c
}
1a006b1c:	bf00      	nop
1a006b1e:	370c      	adds	r7, #12
1a006b20:	46bd      	mov	sp, r7
1a006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
1a006b26:	4770      	bx	lr

1a006b28 <Chip_UART_SendByte>:
{
1a006b28:	b480      	push	{r7}
1a006b2a:	b083      	sub	sp, #12
1a006b2c:	af00      	add	r7, sp, #0
1a006b2e:	6078      	str	r0, [r7, #4]
1a006b30:	460b      	mov	r3, r1
1a006b32:	70fb      	strb	r3, [r7, #3]
	pUART->THR = (uint32_t) data;
1a006b34:	78fa      	ldrb	r2, [r7, #3]
1a006b36:	687b      	ldr	r3, [r7, #4]
1a006b38:	601a      	str	r2, [r3, #0]
}
1a006b3a:	bf00      	nop
1a006b3c:	370c      	adds	r7, #12
1a006b3e:	46bd      	mov	sp, r7
1a006b40:	f85d 7b04 	ldr.w	r7, [sp], #4
1a006b44:	4770      	bx	lr

1a006b46 <Chip_UART_ReadByte>:
{
1a006b46:	b480      	push	{r7}
1a006b48:	b083      	sub	sp, #12
1a006b4a:	af00      	add	r7, sp, #0
1a006b4c:	6078      	str	r0, [r7, #4]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a006b4e:	687b      	ldr	r3, [r7, #4]
1a006b50:	681b      	ldr	r3, [r3, #0]
1a006b52:	b2db      	uxtb	r3, r3
}
1a006b54:	4618      	mov	r0, r3
1a006b56:	370c      	adds	r7, #12
1a006b58:	46bd      	mov	sp, r7
1a006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
1a006b5e:	4770      	bx	lr

1a006b60 <Chip_UART_IntEnable>:
{
1a006b60:	b480      	push	{r7}
1a006b62:	b083      	sub	sp, #12
1a006b64:	af00      	add	r7, sp, #0
1a006b66:	6078      	str	r0, [r7, #4]
1a006b68:	6039      	str	r1, [r7, #0]
	pUART->IER |= intMask;
1a006b6a:	687b      	ldr	r3, [r7, #4]
1a006b6c:	685a      	ldr	r2, [r3, #4]
1a006b6e:	683b      	ldr	r3, [r7, #0]
1a006b70:	431a      	orrs	r2, r3
1a006b72:	687b      	ldr	r3, [r7, #4]
1a006b74:	605a      	str	r2, [r3, #4]
}
1a006b76:	bf00      	nop
1a006b78:	370c      	adds	r7, #12
1a006b7a:	46bd      	mov	sp, r7
1a006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
1a006b80:	4770      	bx	lr

1a006b82 <Chip_UART_IntDisable>:
{
1a006b82:	b480      	push	{r7}
1a006b84:	b083      	sub	sp, #12
1a006b86:	af00      	add	r7, sp, #0
1a006b88:	6078      	str	r0, [r7, #4]
1a006b8a:	6039      	str	r1, [r7, #0]
	pUART->IER &= ~intMask;
1a006b8c:	687b      	ldr	r3, [r7, #4]
1a006b8e:	685a      	ldr	r2, [r3, #4]
1a006b90:	683b      	ldr	r3, [r7, #0]
1a006b92:	43db      	mvns	r3, r3
1a006b94:	401a      	ands	r2, r3
1a006b96:	687b      	ldr	r3, [r7, #4]
1a006b98:	605a      	str	r2, [r3, #4]
}
1a006b9a:	bf00      	nop
1a006b9c:	370c      	adds	r7, #12
1a006b9e:	46bd      	mov	sp, r7
1a006ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
1a006ba4:	4770      	bx	lr

1a006ba6 <Chip_UART_GetIntsEnabled>:
{
1a006ba6:	b480      	push	{r7}
1a006ba8:	b083      	sub	sp, #12
1a006baa:	af00      	add	r7, sp, #0
1a006bac:	6078      	str	r0, [r7, #4]
	return pUART->IER;
1a006bae:	687b      	ldr	r3, [r7, #4]
1a006bb0:	685b      	ldr	r3, [r3, #4]
}
1a006bb2:	4618      	mov	r0, r3
1a006bb4:	370c      	adds	r7, #12
1a006bb6:	46bd      	mov	sp, r7
1a006bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
1a006bbc:	4770      	bx	lr

1a006bbe <Chip_UART_SetupFIFOS>:
{
1a006bbe:	b480      	push	{r7}
1a006bc0:	b083      	sub	sp, #12
1a006bc2:	af00      	add	r7, sp, #0
1a006bc4:	6078      	str	r0, [r7, #4]
1a006bc6:	6039      	str	r1, [r7, #0]
	pUART->FCR = fcr;
1a006bc8:	687b      	ldr	r3, [r7, #4]
1a006bca:	683a      	ldr	r2, [r7, #0]
1a006bcc:	609a      	str	r2, [r3, #8]
}
1a006bce:	bf00      	nop
1a006bd0:	370c      	adds	r7, #12
1a006bd2:	46bd      	mov	sp, r7
1a006bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
1a006bd8:	4770      	bx	lr

1a006bda <Chip_UART_ReadLineStatus>:
{
1a006bda:	b480      	push	{r7}
1a006bdc:	b083      	sub	sp, #12
1a006bde:	af00      	add	r7, sp, #0
1a006be0:	6078      	str	r0, [r7, #4]
	return pUART->LSR;
1a006be2:	687b      	ldr	r3, [r7, #4]
1a006be4:	695b      	ldr	r3, [r3, #20]
}
1a006be6:	4618      	mov	r0, r3
1a006be8:	370c      	adds	r7, #12
1a006bea:	46bd      	mov	sp, r7
1a006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
1a006bf0:	4770      	bx	lr

1a006bf2 <Chip_UART_SetRS485Flags>:
 * @return	Nothing
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
1a006bf2:	b480      	push	{r7}
1a006bf4:	b083      	sub	sp, #12
1a006bf6:	af00      	add	r7, sp, #0
1a006bf8:	6078      	str	r0, [r7, #4]
1a006bfa:	6039      	str	r1, [r7, #0]
	pUART->RS485CTRL |= ctrl;
1a006bfc:	687b      	ldr	r3, [r7, #4]
1a006bfe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
1a006c00:	683b      	ldr	r3, [r7, #0]
1a006c02:	431a      	orrs	r2, r3
1a006c04:	687b      	ldr	r3, [r7, #4]
1a006c06:	64da      	str	r2, [r3, #76]	; 0x4c
}
1a006c08:	bf00      	nop
1a006c0a:	370c      	adds	r7, #12
1a006c0c:	46bd      	mov	sp, r7
1a006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
1a006c12:	4770      	bx	lr

1a006c14 <uartProcessIRQ>:
{
1a006c14:	b580      	push	{r7, lr}
1a006c16:	b084      	sub	sp, #16
1a006c18:	af00      	add	r7, sp, #0
1a006c1a:	4603      	mov	r3, r0
1a006c1c:	71fb      	strb	r3, [r7, #7]
   uint8_t status = Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr );
1a006c1e:	79fa      	ldrb	r2, [r7, #7]
1a006c20:	493b      	ldr	r1, [pc, #236]	; (1a006d10 <uartProcessIRQ+0xfc>)
1a006c22:	4613      	mov	r3, r2
1a006c24:	005b      	lsls	r3, r3, #1
1a006c26:	4413      	add	r3, r2
1a006c28:	009b      	lsls	r3, r3, #2
1a006c2a:	440b      	add	r3, r1
1a006c2c:	681b      	ldr	r3, [r3, #0]
1a006c2e:	4618      	mov	r0, r3
1a006c30:	f7ff ffd3 	bl	1a006bda <Chip_UART_ReadLineStatus>
1a006c34:	4603      	mov	r3, r0
1a006c36:	73fb      	strb	r3, [r7, #15]
   if(status & UART_LSR_RDR) { // uartRxReady
1a006c38:	7bfb      	ldrb	r3, [r7, #15]
1a006c3a:	f003 0301 	and.w	r3, r3, #1
1a006c3e:	2b00      	cmp	r3, #0
1a006c40:	d026      	beq.n	1a006c90 <uartProcessIRQ+0x7c>
      if( ( uart == UART_GPIO ) && (rxIsrCallbackUART0 != 0) )
1a006c42:	79fb      	ldrb	r3, [r7, #7]
1a006c44:	2b00      	cmp	r3, #0
1a006c46:	d109      	bne.n	1a006c5c <uartProcessIRQ+0x48>
1a006c48:	4b32      	ldr	r3, [pc, #200]	; (1a006d14 <uartProcessIRQ+0x100>)
1a006c4a:	681b      	ldr	r3, [r3, #0]
1a006c4c:	2b00      	cmp	r3, #0
1a006c4e:	d005      	beq.n	1a006c5c <uartProcessIRQ+0x48>
         (*rxIsrCallbackUART0)(rxIsrCallbackUART0Params);
1a006c50:	4b30      	ldr	r3, [pc, #192]	; (1a006d14 <uartProcessIRQ+0x100>)
1a006c52:	681b      	ldr	r3, [r3, #0]
1a006c54:	4a30      	ldr	r2, [pc, #192]	; (1a006d18 <uartProcessIRQ+0x104>)
1a006c56:	6812      	ldr	r2, [r2, #0]
1a006c58:	4610      	mov	r0, r2
1a006c5a:	4798      	blx	r3
      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a006c5c:	79fb      	ldrb	r3, [r7, #7]
1a006c5e:	2b03      	cmp	r3, #3
1a006c60:	d109      	bne.n	1a006c76 <uartProcessIRQ+0x62>
1a006c62:	4b2e      	ldr	r3, [pc, #184]	; (1a006d1c <uartProcessIRQ+0x108>)
1a006c64:	681b      	ldr	r3, [r3, #0]
1a006c66:	2b00      	cmp	r3, #0
1a006c68:	d005      	beq.n	1a006c76 <uartProcessIRQ+0x62>
         (*rxIsrCallbackUART2)(rxIsrCallbackUART2Params);
1a006c6a:	4b2c      	ldr	r3, [pc, #176]	; (1a006d1c <uartProcessIRQ+0x108>)
1a006c6c:	681b      	ldr	r3, [r3, #0]
1a006c6e:	4a2c      	ldr	r2, [pc, #176]	; (1a006d20 <uartProcessIRQ+0x10c>)
1a006c70:	6812      	ldr	r2, [r2, #0]
1a006c72:	4610      	mov	r0, r2
1a006c74:	4798      	blx	r3
      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a006c76:	79fb      	ldrb	r3, [r7, #7]
1a006c78:	2b05      	cmp	r3, #5
1a006c7a:	d109      	bne.n	1a006c90 <uartProcessIRQ+0x7c>
1a006c7c:	4b29      	ldr	r3, [pc, #164]	; (1a006d24 <uartProcessIRQ+0x110>)
1a006c7e:	681b      	ldr	r3, [r3, #0]
1a006c80:	2b00      	cmp	r3, #0
1a006c82:	d005      	beq.n	1a006c90 <uartProcessIRQ+0x7c>
         (*rxIsrCallbackUART3)(rxIsrCallbackUART3Params);
1a006c84:	4b27      	ldr	r3, [pc, #156]	; (1a006d24 <uartProcessIRQ+0x110>)
1a006c86:	681b      	ldr	r3, [r3, #0]
1a006c88:	4a27      	ldr	r2, [pc, #156]	; (1a006d28 <uartProcessIRQ+0x114>)
1a006c8a:	6812      	ldr	r2, [r2, #0]
1a006c8c:	4610      	mov	r0, r2
1a006c8e:	4798      	blx	r3
   if( ( status & UART_LSR_THRE ) && // uartTxReady
1a006c90:	7bfb      	ldrb	r3, [r7, #15]
1a006c92:	f003 0320 	and.w	r3, r3, #32
1a006c96:	2b00      	cmp	r3, #0
1a006c98:	d036      	beq.n	1a006d08 <uartProcessIRQ+0xf4>
       ( Chip_UART_GetIntsEnabled( lpcUarts[uart].uartAddr ) & UART_IER_THREINT ) ) {
1a006c9a:	79fa      	ldrb	r2, [r7, #7]
1a006c9c:	491c      	ldr	r1, [pc, #112]	; (1a006d10 <uartProcessIRQ+0xfc>)
1a006c9e:	4613      	mov	r3, r2
1a006ca0:	005b      	lsls	r3, r3, #1
1a006ca2:	4413      	add	r3, r2
1a006ca4:	009b      	lsls	r3, r3, #2
1a006ca6:	440b      	add	r3, r1
1a006ca8:	681b      	ldr	r3, [r3, #0]
1a006caa:	4618      	mov	r0, r3
1a006cac:	f7ff ff7b 	bl	1a006ba6 <Chip_UART_GetIntsEnabled>
1a006cb0:	4603      	mov	r3, r0
1a006cb2:	f003 0302 	and.w	r3, r3, #2
   if( ( status & UART_LSR_THRE ) && // uartTxReady
1a006cb6:	2b00      	cmp	r3, #0
1a006cb8:	d026      	beq.n	1a006d08 <uartProcessIRQ+0xf4>
      if( ( uart == UART_GPIO ) && (txIsrCallbackUART0 != 0) )
1a006cba:	79fb      	ldrb	r3, [r7, #7]
1a006cbc:	2b00      	cmp	r3, #0
1a006cbe:	d109      	bne.n	1a006cd4 <uartProcessIRQ+0xc0>
1a006cc0:	4b1a      	ldr	r3, [pc, #104]	; (1a006d2c <uartProcessIRQ+0x118>)
1a006cc2:	681b      	ldr	r3, [r3, #0]
1a006cc4:	2b00      	cmp	r3, #0
1a006cc6:	d005      	beq.n	1a006cd4 <uartProcessIRQ+0xc0>
         (*txIsrCallbackUART0)(txIsrCallbackUART0Params);
1a006cc8:	4b18      	ldr	r3, [pc, #96]	; (1a006d2c <uartProcessIRQ+0x118>)
1a006cca:	681b      	ldr	r3, [r3, #0]
1a006ccc:	4a18      	ldr	r2, [pc, #96]	; (1a006d30 <uartProcessIRQ+0x11c>)
1a006cce:	6812      	ldr	r2, [r2, #0]
1a006cd0:	4610      	mov	r0, r2
1a006cd2:	4798      	blx	r3
      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a006cd4:	79fb      	ldrb	r3, [r7, #7]
1a006cd6:	2b03      	cmp	r3, #3
1a006cd8:	d109      	bne.n	1a006cee <uartProcessIRQ+0xda>
1a006cda:	4b16      	ldr	r3, [pc, #88]	; (1a006d34 <uartProcessIRQ+0x120>)
1a006cdc:	681b      	ldr	r3, [r3, #0]
1a006cde:	2b00      	cmp	r3, #0
1a006ce0:	d005      	beq.n	1a006cee <uartProcessIRQ+0xda>
         (*txIsrCallbackUART2)(txIsrCallbackUART2Params);
1a006ce2:	4b14      	ldr	r3, [pc, #80]	; (1a006d34 <uartProcessIRQ+0x120>)
1a006ce4:	681b      	ldr	r3, [r3, #0]
1a006ce6:	4a14      	ldr	r2, [pc, #80]	; (1a006d38 <uartProcessIRQ+0x124>)
1a006ce8:	6812      	ldr	r2, [r2, #0]
1a006cea:	4610      	mov	r0, r2
1a006cec:	4798      	blx	r3
      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a006cee:	79fb      	ldrb	r3, [r7, #7]
1a006cf0:	2b05      	cmp	r3, #5
1a006cf2:	d109      	bne.n	1a006d08 <uartProcessIRQ+0xf4>
1a006cf4:	4b11      	ldr	r3, [pc, #68]	; (1a006d3c <uartProcessIRQ+0x128>)
1a006cf6:	681b      	ldr	r3, [r3, #0]
1a006cf8:	2b00      	cmp	r3, #0
1a006cfa:	d005      	beq.n	1a006d08 <uartProcessIRQ+0xf4>
         (*txIsrCallbackUART3)(txIsrCallbackUART3Params);
1a006cfc:	4b0f      	ldr	r3, [pc, #60]	; (1a006d3c <uartProcessIRQ+0x128>)
1a006cfe:	681b      	ldr	r3, [r3, #0]
1a006d00:	4a0f      	ldr	r2, [pc, #60]	; (1a006d40 <uartProcessIRQ+0x12c>)
1a006d02:	6812      	ldr	r2, [r2, #0]
1a006d04:	4610      	mov	r0, r2
1a006d06:	4798      	blx	r3
}
1a006d08:	bf00      	nop
1a006d0a:	3710      	adds	r7, #16
1a006d0c:	46bd      	mov	sp, r7
1a006d0e:	bd80      	pop	{r7, pc}
1a006d10:	1a00d1c0 	.word	0x1a00d1c0
1a006d14:	1000348c 	.word	0x1000348c
1a006d18:	10003490 	.word	0x10003490
1a006d1c:	10003494 	.word	0x10003494
1a006d20:	10003498 	.word	0x10003498
1a006d24:	1000349c 	.word	0x1000349c
1a006d28:	100034a0 	.word	0x100034a0
1a006d2c:	100034a4 	.word	0x100034a4
1a006d30:	100034a8 	.word	0x100034a8
1a006d34:	100034ac 	.word	0x100034ac
1a006d38:	100034b0 	.word	0x100034b0
1a006d3c:	100034b4 	.word	0x100034b4
1a006d40:	100034b8 	.word	0x100034b8

1a006d44 <uartInterrupt>:
{
1a006d44:	b580      	push	{r7, lr}
1a006d46:	b082      	sub	sp, #8
1a006d48:	af00      	add	r7, sp, #0
1a006d4a:	4603      	mov	r3, r0
1a006d4c:	460a      	mov	r2, r1
1a006d4e:	71fb      	strb	r3, [r7, #7]
1a006d50:	4613      	mov	r3, r2
1a006d52:	71bb      	strb	r3, [r7, #6]
   if( enable ) {
1a006d54:	79bb      	ldrb	r3, [r7, #6]
1a006d56:	2b00      	cmp	r3, #0
1a006d58:	d01b      	beq.n	1a006d92 <uartInterrupt+0x4e>
      NVIC_SetPriority( lpcUarts[uart].uartIrqAddr, 5 ); // FreeRTOS Requiere prioridad >= 5 (numero mas alto, mas baja prioridad)
1a006d5a:	79fa      	ldrb	r2, [r7, #7]
1a006d5c:	4915      	ldr	r1, [pc, #84]	; (1a006db4 <uartInterrupt+0x70>)
1a006d5e:	4613      	mov	r3, r2
1a006d60:	005b      	lsls	r3, r3, #1
1a006d62:	4413      	add	r3, r2
1a006d64:	009b      	lsls	r3, r3, #2
1a006d66:	440b      	add	r3, r1
1a006d68:	330a      	adds	r3, #10
1a006d6a:	f993 3000 	ldrsb.w	r3, [r3]
1a006d6e:	2105      	movs	r1, #5
1a006d70:	4618      	mov	r0, r3
1a006d72:	f7ff fe6b 	bl	1a006a4c <__NVIC_SetPriority>
      NVIC_EnableIRQ( lpcUarts[uart].uartIrqAddr );
1a006d76:	79fa      	ldrb	r2, [r7, #7]
1a006d78:	490e      	ldr	r1, [pc, #56]	; (1a006db4 <uartInterrupt+0x70>)
1a006d7a:	4613      	mov	r3, r2
1a006d7c:	005b      	lsls	r3, r3, #1
1a006d7e:	4413      	add	r3, r2
1a006d80:	009b      	lsls	r3, r3, #2
1a006d82:	440b      	add	r3, r1
1a006d84:	330a      	adds	r3, #10
1a006d86:	f993 3000 	ldrsb.w	r3, [r3]
1a006d8a:	4618      	mov	r0, r3
1a006d8c:	f7ff fe00 	bl	1a006990 <__NVIC_EnableIRQ>
}
1a006d90:	e00c      	b.n	1a006dac <uartInterrupt+0x68>
      NVIC_DisableIRQ( lpcUarts[uart].uartIrqAddr );
1a006d92:	79fa      	ldrb	r2, [r7, #7]
1a006d94:	4907      	ldr	r1, [pc, #28]	; (1a006db4 <uartInterrupt+0x70>)
1a006d96:	4613      	mov	r3, r2
1a006d98:	005b      	lsls	r3, r3, #1
1a006d9a:	4413      	add	r3, r2
1a006d9c:	009b      	lsls	r3, r3, #2
1a006d9e:	440b      	add	r3, r1
1a006da0:	330a      	adds	r3, #10
1a006da2:	f993 3000 	ldrsb.w	r3, [r3]
1a006da6:	4618      	mov	r0, r3
1a006da8:	f7ff fe10 	bl	1a0069cc <__NVIC_DisableIRQ>
}
1a006dac:	bf00      	nop
1a006dae:	3708      	adds	r7, #8
1a006db0:	46bd      	mov	sp, r7
1a006db2:	bd80      	pop	{r7, pc}
1a006db4:	1a00d1c0 	.word	0x1a00d1c0

1a006db8 <uartCallbackSet>:
{   
1a006db8:	b580      	push	{r7, lr}
1a006dba:	b086      	sub	sp, #24
1a006dbc:	af00      	add	r7, sp, #0
1a006dbe:	60ba      	str	r2, [r7, #8]
1a006dc0:	607b      	str	r3, [r7, #4]
1a006dc2:	4603      	mov	r3, r0
1a006dc4:	73fb      	strb	r3, [r7, #15]
1a006dc6:	460b      	mov	r3, r1
1a006dc8:	73bb      	strb	r3, [r7, #14]
   switch(event){
1a006dca:	7bbb      	ldrb	r3, [r7, #14]
1a006dcc:	2b00      	cmp	r3, #0
1a006dce:	d002      	beq.n	1a006dd6 <uartCallbackSet+0x1e>
1a006dd0:	2b01      	cmp	r3, #1
1a006dd2:	d027      	beq.n	1a006e24 <uartCallbackSet+0x6c>
         return;
1a006dd4:	e060      	b.n	1a006e98 <uartCallbackSet+0xe0>
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a006dd6:	2305      	movs	r3, #5
1a006dd8:	617b      	str	r3, [r7, #20]
         if( callbackFunc != 0 ) {
1a006dda:	68bb      	ldr	r3, [r7, #8]
1a006ddc:	2b00      	cmp	r3, #0
1a006dde:	d058      	beq.n	1a006e92 <uartCallbackSet+0xda>
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a006de0:	7bfb      	ldrb	r3, [r7, #15]
1a006de2:	2b00      	cmp	r3, #0
1a006de4:	d002      	beq.n	1a006dec <uartCallbackSet+0x34>
1a006de6:	7bfb      	ldrb	r3, [r7, #15]
1a006de8:	2b01      	cmp	r3, #1
1a006dea:	d105      	bne.n	1a006df8 <uartCallbackSet+0x40>
               rxIsrCallbackUART0 = callbackFunc;
1a006dec:	4a2c      	ldr	r2, [pc, #176]	; (1a006ea0 <uartCallbackSet+0xe8>)
1a006dee:	68bb      	ldr	r3, [r7, #8]
1a006df0:	6013      	str	r3, [r2, #0]
               rxIsrCallbackUART0Params = callbackParam;
1a006df2:	4a2c      	ldr	r2, [pc, #176]	; (1a006ea4 <uartCallbackSet+0xec>)
1a006df4:	687b      	ldr	r3, [r7, #4]
1a006df6:	6013      	str	r3, [r2, #0]
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a006df8:	7bfb      	ldrb	r3, [r7, #15]
1a006dfa:	2b03      	cmp	r3, #3
1a006dfc:	d002      	beq.n	1a006e04 <uartCallbackSet+0x4c>
1a006dfe:	7bfb      	ldrb	r3, [r7, #15]
1a006e00:	2b04      	cmp	r3, #4
1a006e02:	d105      	bne.n	1a006e10 <uartCallbackSet+0x58>
               rxIsrCallbackUART2 = callbackFunc;
1a006e04:	4a28      	ldr	r2, [pc, #160]	; (1a006ea8 <uartCallbackSet+0xf0>)
1a006e06:	68bb      	ldr	r3, [r7, #8]
1a006e08:	6013      	str	r3, [r2, #0]
               rxIsrCallbackUART2Params = callbackParam;
1a006e0a:	4a28      	ldr	r2, [pc, #160]	; (1a006eac <uartCallbackSet+0xf4>)
1a006e0c:	687b      	ldr	r3, [r7, #4]
1a006e0e:	6013      	str	r3, [r2, #0]
            if( uart == UART_232 ){
1a006e10:	7bfb      	ldrb	r3, [r7, #15]
1a006e12:	2b05      	cmp	r3, #5
1a006e14:	d12d      	bne.n	1a006e72 <uartCallbackSet+0xba>
               rxIsrCallbackUART3 = callbackFunc;
1a006e16:	4a26      	ldr	r2, [pc, #152]	; (1a006eb0 <uartCallbackSet+0xf8>)
1a006e18:	68bb      	ldr	r3, [r7, #8]
1a006e1a:	6013      	str	r3, [r2, #0]
               rxIsrCallbackUART3Params = callbackParam;
1a006e1c:	4a25      	ldr	r2, [pc, #148]	; (1a006eb4 <uartCallbackSet+0xfc>)
1a006e1e:	687b      	ldr	r3, [r7, #4]
1a006e20:	6013      	str	r3, [r2, #0]
      break;
1a006e22:	e026      	b.n	1a006e72 <uartCallbackSet+0xba>
         intMask = UART_IER_THREINT;
1a006e24:	2302      	movs	r3, #2
1a006e26:	617b      	str	r3, [r7, #20]
         if( callbackFunc != 0 ) {
1a006e28:	68bb      	ldr	r3, [r7, #8]
1a006e2a:	2b00      	cmp	r3, #0
1a006e2c:	d033      	beq.n	1a006e96 <uartCallbackSet+0xde>
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a006e2e:	7bfb      	ldrb	r3, [r7, #15]
1a006e30:	2b00      	cmp	r3, #0
1a006e32:	d002      	beq.n	1a006e3a <uartCallbackSet+0x82>
1a006e34:	7bfb      	ldrb	r3, [r7, #15]
1a006e36:	2b01      	cmp	r3, #1
1a006e38:	d105      	bne.n	1a006e46 <uartCallbackSet+0x8e>
               txIsrCallbackUART0 = callbackFunc;
1a006e3a:	4a1f      	ldr	r2, [pc, #124]	; (1a006eb8 <uartCallbackSet+0x100>)
1a006e3c:	68bb      	ldr	r3, [r7, #8]
1a006e3e:	6013      	str	r3, [r2, #0]
               txIsrCallbackUART0Params = callbackParam;
1a006e40:	4a1e      	ldr	r2, [pc, #120]	; (1a006ebc <uartCallbackSet+0x104>)
1a006e42:	687b      	ldr	r3, [r7, #4]
1a006e44:	6013      	str	r3, [r2, #0]
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a006e46:	7bfb      	ldrb	r3, [r7, #15]
1a006e48:	2b03      	cmp	r3, #3
1a006e4a:	d002      	beq.n	1a006e52 <uartCallbackSet+0x9a>
1a006e4c:	7bfb      	ldrb	r3, [r7, #15]
1a006e4e:	2b04      	cmp	r3, #4
1a006e50:	d105      	bne.n	1a006e5e <uartCallbackSet+0xa6>
               txIsrCallbackUART2 = callbackFunc;
1a006e52:	4a1b      	ldr	r2, [pc, #108]	; (1a006ec0 <uartCallbackSet+0x108>)
1a006e54:	68bb      	ldr	r3, [r7, #8]
1a006e56:	6013      	str	r3, [r2, #0]
               txIsrCallbackUART2Params = callbackParam;
1a006e58:	4a1a      	ldr	r2, [pc, #104]	; (1a006ec4 <uartCallbackSet+0x10c>)
1a006e5a:	687b      	ldr	r3, [r7, #4]
1a006e5c:	6013      	str	r3, [r2, #0]
            if( uart == UART_232 ){
1a006e5e:	7bfb      	ldrb	r3, [r7, #15]
1a006e60:	2b05      	cmp	r3, #5
1a006e62:	d108      	bne.n	1a006e76 <uartCallbackSet+0xbe>
               txIsrCallbackUART3 = callbackFunc;
1a006e64:	4a18      	ldr	r2, [pc, #96]	; (1a006ec8 <uartCallbackSet+0x110>)
1a006e66:	68bb      	ldr	r3, [r7, #8]
1a006e68:	6013      	str	r3, [r2, #0]
               txIsrCallbackUART3Params = callbackParam;
1a006e6a:	4a18      	ldr	r2, [pc, #96]	; (1a006ecc <uartCallbackSet+0x114>)
1a006e6c:	687b      	ldr	r3, [r7, #4]
1a006e6e:	6013      	str	r3, [r2, #0]
      break;
1a006e70:	e001      	b.n	1a006e76 <uartCallbackSet+0xbe>
      break;
1a006e72:	bf00      	nop
1a006e74:	e000      	b.n	1a006e78 <uartCallbackSet+0xc0>
      break;
1a006e76:	bf00      	nop
   Chip_UART_IntEnable(lpcUarts[uart].uartAddr, intMask);
1a006e78:	7bfa      	ldrb	r2, [r7, #15]
1a006e7a:	4915      	ldr	r1, [pc, #84]	; (1a006ed0 <uartCallbackSet+0x118>)
1a006e7c:	4613      	mov	r3, r2
1a006e7e:	005b      	lsls	r3, r3, #1
1a006e80:	4413      	add	r3, r2
1a006e82:	009b      	lsls	r3, r3, #2
1a006e84:	440b      	add	r3, r1
1a006e86:	681b      	ldr	r3, [r3, #0]
1a006e88:	6979      	ldr	r1, [r7, #20]
1a006e8a:	4618      	mov	r0, r3
1a006e8c:	f7ff fe68 	bl	1a006b60 <Chip_UART_IntEnable>
1a006e90:	e002      	b.n	1a006e98 <uartCallbackSet+0xe0>
            return;
1a006e92:	bf00      	nop
1a006e94:	e000      	b.n	1a006e98 <uartCallbackSet+0xe0>
            return;
1a006e96:	bf00      	nop
}
1a006e98:	3718      	adds	r7, #24
1a006e9a:	46bd      	mov	sp, r7
1a006e9c:	bd80      	pop	{r7, pc}
1a006e9e:	bf00      	nop
1a006ea0:	1000348c 	.word	0x1000348c
1a006ea4:	10003490 	.word	0x10003490
1a006ea8:	10003494 	.word	0x10003494
1a006eac:	10003498 	.word	0x10003498
1a006eb0:	1000349c 	.word	0x1000349c
1a006eb4:	100034a0 	.word	0x100034a0
1a006eb8:	100034a4 	.word	0x100034a4
1a006ebc:	100034a8 	.word	0x100034a8
1a006ec0:	100034ac 	.word	0x100034ac
1a006ec4:	100034b0 	.word	0x100034b0
1a006ec8:	100034b4 	.word	0x100034b4
1a006ecc:	100034b8 	.word	0x100034b8
1a006ed0:	1a00d1c0 	.word	0x1a00d1c0

1a006ed4 <uartCallbackClr>:
{
1a006ed4:	b580      	push	{r7, lr}
1a006ed6:	b084      	sub	sp, #16
1a006ed8:	af00      	add	r7, sp, #0
1a006eda:	4603      	mov	r3, r0
1a006edc:	460a      	mov	r2, r1
1a006ede:	71fb      	strb	r3, [r7, #7]
1a006ee0:	4613      	mov	r3, r2
1a006ee2:	71bb      	strb	r3, [r7, #6]
   switch(event){
1a006ee4:	79bb      	ldrb	r3, [r7, #6]
1a006ee6:	2b00      	cmp	r3, #0
1a006ee8:	d002      	beq.n	1a006ef0 <uartCallbackClr+0x1c>
1a006eea:	2b01      	cmp	r3, #1
1a006eec:	d003      	beq.n	1a006ef6 <uartCallbackClr+0x22>
         return;
1a006eee:	e011      	b.n	1a006f14 <uartCallbackClr+0x40>
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a006ef0:	2305      	movs	r3, #5
1a006ef2:	60fb      	str	r3, [r7, #12]
      break;
1a006ef4:	e002      	b.n	1a006efc <uartCallbackClr+0x28>
         intMask = UART_IER_THREINT;
1a006ef6:	2302      	movs	r3, #2
1a006ef8:	60fb      	str	r3, [r7, #12]
      break;
1a006efa:	bf00      	nop
   Chip_UART_IntDisable(lpcUarts[uart].uartAddr, intMask);
1a006efc:	79fa      	ldrb	r2, [r7, #7]
1a006efe:	4907      	ldr	r1, [pc, #28]	; (1a006f1c <uartCallbackClr+0x48>)
1a006f00:	4613      	mov	r3, r2
1a006f02:	005b      	lsls	r3, r3, #1
1a006f04:	4413      	add	r3, r2
1a006f06:	009b      	lsls	r3, r3, #2
1a006f08:	440b      	add	r3, r1
1a006f0a:	681b      	ldr	r3, [r3, #0]
1a006f0c:	68f9      	ldr	r1, [r7, #12]
1a006f0e:	4618      	mov	r0, r3
1a006f10:	f7ff fe37 	bl	1a006b82 <Chip_UART_IntDisable>
}
1a006f14:	3710      	adds	r7, #16
1a006f16:	46bd      	mov	sp, r7
1a006f18:	bd80      	pop	{r7, pc}
1a006f1a:	bf00      	nop
1a006f1c:	1a00d1c0 	.word	0x1a00d1c0

1a006f20 <uartSetPendingInterrupt>:
void uartSetPendingInterrupt(uartMap_t uart) {
1a006f20:	b580      	push	{r7, lr}
1a006f22:	b082      	sub	sp, #8
1a006f24:	af00      	add	r7, sp, #0
1a006f26:	4603      	mov	r3, r0
1a006f28:	71fb      	strb	r3, [r7, #7]
   NVIC_SetPendingIRQ(lpcUarts[uart].uartIrqAddr);
1a006f2a:	79fa      	ldrb	r2, [r7, #7]
1a006f2c:	4907      	ldr	r1, [pc, #28]	; (1a006f4c <uartSetPendingInterrupt+0x2c>)
1a006f2e:	4613      	mov	r3, r2
1a006f30:	005b      	lsls	r3, r3, #1
1a006f32:	4413      	add	r3, r2
1a006f34:	009b      	lsls	r3, r3, #2
1a006f36:	440b      	add	r3, r1
1a006f38:	330a      	adds	r3, #10
1a006f3a:	f993 3000 	ldrsb.w	r3, [r3]
1a006f3e:	4618      	mov	r0, r3
1a006f40:	f7ff fd66 	bl	1a006a10 <__NVIC_SetPendingIRQ>
}
1a006f44:	bf00      	nop
1a006f46:	3708      	adds	r7, #8
1a006f48:	46bd      	mov	sp, r7
1a006f4a:	bd80      	pop	{r7, pc}
1a006f4c:	1a00d1c0 	.word	0x1a00d1c0

1a006f50 <uartRxRead>:
{
1a006f50:	b580      	push	{r7, lr}
1a006f52:	b082      	sub	sp, #8
1a006f54:	af00      	add	r7, sp, #0
1a006f56:	4603      	mov	r3, r0
1a006f58:	71fb      	strb	r3, [r7, #7]
   return Chip_UART_ReadByte( lpcUarts[uart].uartAddr );
1a006f5a:	79fa      	ldrb	r2, [r7, #7]
1a006f5c:	4907      	ldr	r1, [pc, #28]	; (1a006f7c <uartRxRead+0x2c>)
1a006f5e:	4613      	mov	r3, r2
1a006f60:	005b      	lsls	r3, r3, #1
1a006f62:	4413      	add	r3, r2
1a006f64:	009b      	lsls	r3, r3, #2
1a006f66:	440b      	add	r3, r1
1a006f68:	681b      	ldr	r3, [r3, #0]
1a006f6a:	4618      	mov	r0, r3
1a006f6c:	f7ff fdeb 	bl	1a006b46 <Chip_UART_ReadByte>
1a006f70:	4603      	mov	r3, r0
}
1a006f72:	4618      	mov	r0, r3
1a006f74:	3708      	adds	r7, #8
1a006f76:	46bd      	mov	sp, r7
1a006f78:	bd80      	pop	{r7, pc}
1a006f7a:	bf00      	nop
1a006f7c:	1a00d1c0 	.word	0x1a00d1c0

1a006f80 <uartTxWrite>:
{
1a006f80:	b580      	push	{r7, lr}
1a006f82:	b082      	sub	sp, #8
1a006f84:	af00      	add	r7, sp, #0
1a006f86:	4603      	mov	r3, r0
1a006f88:	460a      	mov	r2, r1
1a006f8a:	71fb      	strb	r3, [r7, #7]
1a006f8c:	4613      	mov	r3, r2
1a006f8e:	71bb      	strb	r3, [r7, #6]
   Chip_UART_SendByte( lpcUarts[uart].uartAddr, value );
1a006f90:	79fa      	ldrb	r2, [r7, #7]
1a006f92:	4908      	ldr	r1, [pc, #32]	; (1a006fb4 <uartTxWrite+0x34>)
1a006f94:	4613      	mov	r3, r2
1a006f96:	005b      	lsls	r3, r3, #1
1a006f98:	4413      	add	r3, r2
1a006f9a:	009b      	lsls	r3, r3, #2
1a006f9c:	440b      	add	r3, r1
1a006f9e:	681b      	ldr	r3, [r3, #0]
1a006fa0:	79ba      	ldrb	r2, [r7, #6]
1a006fa2:	4611      	mov	r1, r2
1a006fa4:	4618      	mov	r0, r3
1a006fa6:	f7ff fdbf 	bl	1a006b28 <Chip_UART_SendByte>
}
1a006faa:	bf00      	nop
1a006fac:	3708      	adds	r7, #8
1a006fae:	46bd      	mov	sp, r7
1a006fb0:	bd80      	pop	{r7, pc}
1a006fb2:	bf00      	nop
1a006fb4:	1a00d1c0 	.word	0x1a00d1c0

1a006fb8 <uartInit>:
{
1a006fb8:	b590      	push	{r4, r7, lr}
1a006fba:	b083      	sub	sp, #12
1a006fbc:	af00      	add	r7, sp, #0
1a006fbe:	4603      	mov	r3, r0
1a006fc0:	6039      	str	r1, [r7, #0]
1a006fc2:	71fb      	strb	r3, [r7, #7]
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a006fc4:	79fa      	ldrb	r2, [r7, #7]
1a006fc6:	4943      	ldr	r1, [pc, #268]	; (1a0070d4 <uartInit+0x11c>)
1a006fc8:	4613      	mov	r3, r2
1a006fca:	005b      	lsls	r3, r3, #1
1a006fcc:	4413      	add	r3, r2
1a006fce:	009b      	lsls	r3, r3, #2
1a006fd0:	440b      	add	r3, r1
1a006fd2:	681b      	ldr	r3, [r3, #0]
1a006fd4:	4618      	mov	r0, r3
1a006fd6:	f7ff f8c1 	bl	1a00615c <Chip_UART_Init>
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a006fda:	79fa      	ldrb	r2, [r7, #7]
1a006fdc:	493d      	ldr	r1, [pc, #244]	; (1a0070d4 <uartInit+0x11c>)
1a006fde:	4613      	mov	r3, r2
1a006fe0:	005b      	lsls	r3, r3, #1
1a006fe2:	4413      	add	r3, r2
1a006fe4:	009b      	lsls	r3, r3, #2
1a006fe6:	440b      	add	r3, r1
1a006fe8:	681b      	ldr	r3, [r3, #0]
1a006fea:	6839      	ldr	r1, [r7, #0]
1a006fec:	4618      	mov	r0, r3
1a006fee:	f7ff f8f9 	bl	1a0061e4 <Chip_UART_SetBaud>
   Chip_UART_SetupFIFOS( lpcUarts[uart].uartAddr,
1a006ff2:	79fa      	ldrb	r2, [r7, #7]
1a006ff4:	4937      	ldr	r1, [pc, #220]	; (1a0070d4 <uartInit+0x11c>)
1a006ff6:	4613      	mov	r3, r2
1a006ff8:	005b      	lsls	r3, r3, #1
1a006ffa:	4413      	add	r3, r2
1a006ffc:	009b      	lsls	r3, r3, #2
1a006ffe:	440b      	add	r3, r1
1a007000:	681b      	ldr	r3, [r3, #0]
1a007002:	2107      	movs	r1, #7
1a007004:	4618      	mov	r0, r3
1a007006:	f7ff fdda 	bl	1a006bbe <Chip_UART_SetupFIFOS>
   Chip_UART_ReadByte( lpcUarts[uart].uartAddr );
1a00700a:	79fa      	ldrb	r2, [r7, #7]
1a00700c:	4931      	ldr	r1, [pc, #196]	; (1a0070d4 <uartInit+0x11c>)
1a00700e:	4613      	mov	r3, r2
1a007010:	005b      	lsls	r3, r3, #1
1a007012:	4413      	add	r3, r2
1a007014:	009b      	lsls	r3, r3, #2
1a007016:	440b      	add	r3, r1
1a007018:	681b      	ldr	r3, [r3, #0]
1a00701a:	4618      	mov	r0, r3
1a00701c:	f7ff fd93 	bl	1a006b46 <Chip_UART_ReadByte>
   Chip_UART_TXEnable( lpcUarts[uart].uartAddr );
1a007020:	79fa      	ldrb	r2, [r7, #7]
1a007022:	492c      	ldr	r1, [pc, #176]	; (1a0070d4 <uartInit+0x11c>)
1a007024:	4613      	mov	r3, r2
1a007026:	005b      	lsls	r3, r3, #1
1a007028:	4413      	add	r3, r2
1a00702a:	009b      	lsls	r3, r3, #2
1a00702c:	440b      	add	r3, r1
1a00702e:	681b      	ldr	r3, [r3, #0]
1a007030:	4618      	mov	r0, r3
1a007032:	f7ff fd6c 	bl	1a006b0e <Chip_UART_TXEnable>
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a007036:	79fa      	ldrb	r2, [r7, #7]
1a007038:	4926      	ldr	r1, [pc, #152]	; (1a0070d4 <uartInit+0x11c>)
1a00703a:	4613      	mov	r3, r2
1a00703c:	005b      	lsls	r3, r3, #1
1a00703e:	4413      	add	r3, r2
1a007040:	009b      	lsls	r3, r3, #2
1a007042:	440b      	add	r3, r1
1a007044:	3304      	adds	r3, #4
1a007046:	7818      	ldrb	r0, [r3, #0]
1a007048:	79fa      	ldrb	r2, [r7, #7]
1a00704a:	4922      	ldr	r1, [pc, #136]	; (1a0070d4 <uartInit+0x11c>)
1a00704c:	4613      	mov	r3, r2
1a00704e:	005b      	lsls	r3, r3, #1
1a007050:	4413      	add	r3, r2
1a007052:	009b      	lsls	r3, r3, #2
1a007054:	440b      	add	r3, r1
1a007056:	3305      	adds	r3, #5
1a007058:	781c      	ldrb	r4, [r3, #0]
1a00705a:	79fa      	ldrb	r2, [r7, #7]
1a00705c:	491d      	ldr	r1, [pc, #116]	; (1a0070d4 <uartInit+0x11c>)
1a00705e:	4613      	mov	r3, r2
1a007060:	005b      	lsls	r3, r3, #1
1a007062:	4413      	add	r3, r2
1a007064:	009b      	lsls	r3, r3, #2
1a007066:	440b      	add	r3, r1
1a007068:	3306      	adds	r3, #6
1a00706a:	781b      	ldrb	r3, [r3, #0]
1a00706c:	2218      	movs	r2, #24
1a00706e:	4621      	mov	r1, r4
1a007070:	f7ff fd30 	bl	1a006ad4 <Chip_SCU_PinMux>
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a007074:	79fa      	ldrb	r2, [r7, #7]
1a007076:	4917      	ldr	r1, [pc, #92]	; (1a0070d4 <uartInit+0x11c>)
1a007078:	4613      	mov	r3, r2
1a00707a:	005b      	lsls	r3, r3, #1
1a00707c:	4413      	add	r3, r2
1a00707e:	009b      	lsls	r3, r3, #2
1a007080:	440b      	add	r3, r1
1a007082:	3307      	adds	r3, #7
1a007084:	7818      	ldrb	r0, [r3, #0]
1a007086:	79fa      	ldrb	r2, [r7, #7]
1a007088:	4912      	ldr	r1, [pc, #72]	; (1a0070d4 <uartInit+0x11c>)
1a00708a:	4613      	mov	r3, r2
1a00708c:	005b      	lsls	r3, r3, #1
1a00708e:	4413      	add	r3, r2
1a007090:	009b      	lsls	r3, r3, #2
1a007092:	440b      	add	r3, r1
1a007094:	3308      	adds	r3, #8
1a007096:	781c      	ldrb	r4, [r3, #0]
1a007098:	79fa      	ldrb	r2, [r7, #7]
1a00709a:	490e      	ldr	r1, [pc, #56]	; (1a0070d4 <uartInit+0x11c>)
1a00709c:	4613      	mov	r3, r2
1a00709e:	005b      	lsls	r3, r3, #1
1a0070a0:	4413      	add	r3, r2
1a0070a2:	009b      	lsls	r3, r3, #2
1a0070a4:	440b      	add	r3, r1
1a0070a6:	3309      	adds	r3, #9
1a0070a8:	781b      	ldrb	r3, [r3, #0]
1a0070aa:	22d0      	movs	r2, #208	; 0xd0
1a0070ac:	4621      	mov	r1, r4
1a0070ae:	f7ff fd11 	bl	1a006ad4 <Chip_SCU_PinMux>
   if( uart == UART_485 ) {
1a0070b2:	79fb      	ldrb	r3, [r7, #7]
1a0070b4:	2b01      	cmp	r3, #1
1a0070b6:	d109      	bne.n	1a0070cc <uartInit+0x114>
      Chip_UART_SetRS485Flags( LPC_USART0,
1a0070b8:	2130      	movs	r1, #48	; 0x30
1a0070ba:	4807      	ldr	r0, [pc, #28]	; (1a0070d8 <uartInit+0x120>)
1a0070bc:	f7ff fd99 	bl	1a006bf2 <Chip_UART_SetRS485Flags>
      Chip_SCU_PinMux( lpcUart485DirPin.lpcScuPort,
1a0070c0:	2006      	movs	r0, #6
1a0070c2:	2102      	movs	r1, #2
1a0070c4:	2302      	movs	r3, #2
1a0070c6:	2218      	movs	r2, #24
1a0070c8:	f7ff fd04 	bl	1a006ad4 <Chip_SCU_PinMux>
}
1a0070cc:	bf00      	nop
1a0070ce:	370c      	adds	r7, #12
1a0070d0:	46bd      	mov	sp, r7
1a0070d2:	bd90      	pop	{r4, r7, pc}
1a0070d4:	1a00d1c0 	.word	0x1a00d1c0
1a0070d8:	40081000 	.word	0x40081000

1a0070dc <UART2_IRQHandler>:

// UART2 (USB-UART) or UART_ENET
// 0x2a 0x000000A8 - Handler for ISR UART2 (IRQ 26)
void UART2_IRQHandler(void)
{
1a0070dc:	b580      	push	{r7, lr}
1a0070de:	af00      	add	r7, sp, #0
   uartProcessIRQ( UART_USB );
1a0070e0:	2003      	movs	r0, #3
1a0070e2:	f7ff fd97 	bl	1a006c14 <uartProcessIRQ>
}
1a0070e6:	bf00      	nop
1a0070e8:	bd80      	pop	{r7, pc}

1a0070ea <UART3_IRQHandler>:

// UART3 (RS232)
// 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27)
void UART3_IRQHandler(void)
{
1a0070ea:	b580      	push	{r7, lr}
1a0070ec:	af00      	add	r7, sp, #0
   uartProcessIRQ( UART_232 );
1a0070ee:	2005      	movs	r0, #5
1a0070f0:	f7ff fd90 	bl	1a006c14 <uartProcessIRQ>
}
1a0070f4:	bf00      	nop
1a0070f6:	bd80      	pop	{r7, pc}

1a0070f8 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a0070f8:	b580      	push	{r7, lr}
1a0070fa:	af00      	add	r7, sp, #0
   USBD_API->hw->ISR(g_hUsb);
1a0070fc:	4b04      	ldr	r3, [pc, #16]	; (1a007110 <USB0_IRQHandler+0x18>)
1a0070fe:	681b      	ldr	r3, [r3, #0]
1a007100:	681b      	ldr	r3, [r3, #0]
1a007102:	68db      	ldr	r3, [r3, #12]
1a007104:	4a03      	ldr	r2, [pc, #12]	; (1a007114 <USB0_IRQHandler+0x1c>)
1a007106:	6812      	ldr	r2, [r2, #0]
1a007108:	4610      	mov	r0, r2
1a00710a:	4798      	blx	r3
}
1a00710c:	bf00      	nop
1a00710e:	bd80      	pop	{r7, pc}
1a007110:	100035a8 	.word	0x100035a8
1a007114:	100034bc 	.word	0x100034bc

1a007118 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a007118:	b580      	push	{r7, lr}
1a00711a:	af00      	add	r7, sp, #0
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a00711c:	f7fe fa9c 	bl	1a005658 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a007120:	4b19      	ldr	r3, [pc, #100]	; (1a007188 <boardInit+0x70>)
1a007122:	681b      	ldr	r3, [r3, #0]
1a007124:	4618      	mov	r0, r3
1a007126:	f7ff f97d 	bl	1a006424 <cyclesCounterInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a00712a:	2105      	movs	r1, #5
1a00712c:	2000      	movs	r0, #0
1a00712e:	f7ff fa61 	bl	1a0065f4 <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a007132:	2100      	movs	r1, #0
1a007134:	2024      	movs	r0, #36	; 0x24
1a007136:	f7ff fa5d 	bl	1a0065f4 <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a00713a:	2100      	movs	r1, #0
1a00713c:	2025      	movs	r0, #37	; 0x25
1a00713e:	f7ff fa59 	bl	1a0065f4 <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a007142:	2100      	movs	r1, #0
1a007144:	2026      	movs	r0, #38	; 0x26
1a007146:	f7ff fa55 	bl	1a0065f4 <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a00714a:	2100      	movs	r1, #0
1a00714c:	2027      	movs	r0, #39	; 0x27
1a00714e:	f7ff fa51 	bl	1a0065f4 <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a007152:	2101      	movs	r1, #1
1a007154:	2028      	movs	r0, #40	; 0x28
1a007156:	f7ff fa4d 	bl	1a0065f4 <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a00715a:	2101      	movs	r1, #1
1a00715c:	2029      	movs	r0, #41	; 0x29
1a00715e:	f7ff fa49 	bl	1a0065f4 <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a007162:	2101      	movs	r1, #1
1a007164:	202a      	movs	r0, #42	; 0x2a
1a007166:	f7ff fa45 	bl	1a0065f4 <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a00716a:	2101      	movs	r1, #1
1a00716c:	202b      	movs	r0, #43	; 0x2b
1a00716e:	f7ff fa41 	bl	1a0065f4 <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a007172:	2101      	movs	r1, #1
1a007174:	202c      	movs	r0, #44	; 0x2c
1a007176:	f7ff fa3d 	bl	1a0065f4 <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a00717a:	2101      	movs	r1, #1
1a00717c:	202d      	movs	r0, #45	; 0x2d
1a00717e:	f7ff fa39 	bl	1a0065f4 <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a007182:	bf00      	nop
1a007184:	bd80      	pop	{r7, pc}
1a007186:	bf00      	nop
1a007188:	100035a4 	.word	0x100035a4

1a00718c <__aeabi_drsub>:
1a00718c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
1a007190:	e002      	b.n	1a007198 <__adddf3>
1a007192:	bf00      	nop

1a007194 <__aeabi_dsub>:
1a007194:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

1a007198 <__adddf3>:
1a007198:	b530      	push	{r4, r5, lr}
1a00719a:	ea4f 0441 	mov.w	r4, r1, lsl #1
1a00719e:	ea4f 0543 	mov.w	r5, r3, lsl #1
1a0071a2:	ea94 0f05 	teq	r4, r5
1a0071a6:	bf08      	it	eq
1a0071a8:	ea90 0f02 	teqeq	r0, r2
1a0071ac:	bf1f      	itttt	ne
1a0071ae:	ea54 0c00 	orrsne.w	ip, r4, r0
1a0071b2:	ea55 0c02 	orrsne.w	ip, r5, r2
1a0071b6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
1a0071ba:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
1a0071be:	f000 80e2 	beq.w	1a007386 <__adddf3+0x1ee>
1a0071c2:	ea4f 5454 	mov.w	r4, r4, lsr #21
1a0071c6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
1a0071ca:	bfb8      	it	lt
1a0071cc:	426d      	neglt	r5, r5
1a0071ce:	dd0c      	ble.n	1a0071ea <__adddf3+0x52>
1a0071d0:	442c      	add	r4, r5
1a0071d2:	ea80 0202 	eor.w	r2, r0, r2
1a0071d6:	ea81 0303 	eor.w	r3, r1, r3
1a0071da:	ea82 0000 	eor.w	r0, r2, r0
1a0071de:	ea83 0101 	eor.w	r1, r3, r1
1a0071e2:	ea80 0202 	eor.w	r2, r0, r2
1a0071e6:	ea81 0303 	eor.w	r3, r1, r3
1a0071ea:	2d36      	cmp	r5, #54	; 0x36
1a0071ec:	bf88      	it	hi
1a0071ee:	bd30      	pophi	{r4, r5, pc}
1a0071f0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
1a0071f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
1a0071f8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
1a0071fc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
1a007200:	d002      	beq.n	1a007208 <__adddf3+0x70>
1a007202:	4240      	negs	r0, r0
1a007204:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a007208:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
1a00720c:	ea4f 3303 	mov.w	r3, r3, lsl #12
1a007210:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
1a007214:	d002      	beq.n	1a00721c <__adddf3+0x84>
1a007216:	4252      	negs	r2, r2
1a007218:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a00721c:	ea94 0f05 	teq	r4, r5
1a007220:	f000 80a7 	beq.w	1a007372 <__adddf3+0x1da>
1a007224:	f1a4 0401 	sub.w	r4, r4, #1
1a007228:	f1d5 0e20 	rsbs	lr, r5, #32
1a00722c:	db0d      	blt.n	1a00724a <__adddf3+0xb2>
1a00722e:	fa02 fc0e 	lsl.w	ip, r2, lr
1a007232:	fa22 f205 	lsr.w	r2, r2, r5
1a007236:	1880      	adds	r0, r0, r2
1a007238:	f141 0100 	adc.w	r1, r1, #0
1a00723c:	fa03 f20e 	lsl.w	r2, r3, lr
1a007240:	1880      	adds	r0, r0, r2
1a007242:	fa43 f305 	asr.w	r3, r3, r5
1a007246:	4159      	adcs	r1, r3
1a007248:	e00e      	b.n	1a007268 <__adddf3+0xd0>
1a00724a:	f1a5 0520 	sub.w	r5, r5, #32
1a00724e:	f10e 0e20 	add.w	lr, lr, #32
1a007252:	2a01      	cmp	r2, #1
1a007254:	fa03 fc0e 	lsl.w	ip, r3, lr
1a007258:	bf28      	it	cs
1a00725a:	f04c 0c02 	orrcs.w	ip, ip, #2
1a00725e:	fa43 f305 	asr.w	r3, r3, r5
1a007262:	18c0      	adds	r0, r0, r3
1a007264:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
1a007268:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a00726c:	d507      	bpl.n	1a00727e <__adddf3+0xe6>
1a00726e:	f04f 0e00 	mov.w	lr, #0
1a007272:	f1dc 0c00 	rsbs	ip, ip, #0
1a007276:	eb7e 0000 	sbcs.w	r0, lr, r0
1a00727a:	eb6e 0101 	sbc.w	r1, lr, r1
1a00727e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
1a007282:	d31b      	bcc.n	1a0072bc <__adddf3+0x124>
1a007284:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
1a007288:	d30c      	bcc.n	1a0072a4 <__adddf3+0x10c>
1a00728a:	0849      	lsrs	r1, r1, #1
1a00728c:	ea5f 0030 	movs.w	r0, r0, rrx
1a007290:	ea4f 0c3c 	mov.w	ip, ip, rrx
1a007294:	f104 0401 	add.w	r4, r4, #1
1a007298:	ea4f 5244 	mov.w	r2, r4, lsl #21
1a00729c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
1a0072a0:	f080 809a 	bcs.w	1a0073d8 <__adddf3+0x240>
1a0072a4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
1a0072a8:	bf08      	it	eq
1a0072aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
1a0072ae:	f150 0000 	adcs.w	r0, r0, #0
1a0072b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a0072b6:	ea41 0105 	orr.w	r1, r1, r5
1a0072ba:	bd30      	pop	{r4, r5, pc}
1a0072bc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
1a0072c0:	4140      	adcs	r0, r0
1a0072c2:	eb41 0101 	adc.w	r1, r1, r1
1a0072c6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a0072ca:	f1a4 0401 	sub.w	r4, r4, #1
1a0072ce:	d1e9      	bne.n	1a0072a4 <__adddf3+0x10c>
1a0072d0:	f091 0f00 	teq	r1, #0
1a0072d4:	bf04      	itt	eq
1a0072d6:	4601      	moveq	r1, r0
1a0072d8:	2000      	moveq	r0, #0
1a0072da:	fab1 f381 	clz	r3, r1
1a0072de:	bf08      	it	eq
1a0072e0:	3320      	addeq	r3, #32
1a0072e2:	f1a3 030b 	sub.w	r3, r3, #11
1a0072e6:	f1b3 0220 	subs.w	r2, r3, #32
1a0072ea:	da0c      	bge.n	1a007306 <__adddf3+0x16e>
1a0072ec:	320c      	adds	r2, #12
1a0072ee:	dd08      	ble.n	1a007302 <__adddf3+0x16a>
1a0072f0:	f102 0c14 	add.w	ip, r2, #20
1a0072f4:	f1c2 020c 	rsb	r2, r2, #12
1a0072f8:	fa01 f00c 	lsl.w	r0, r1, ip
1a0072fc:	fa21 f102 	lsr.w	r1, r1, r2
1a007300:	e00c      	b.n	1a00731c <__adddf3+0x184>
1a007302:	f102 0214 	add.w	r2, r2, #20
1a007306:	bfd8      	it	le
1a007308:	f1c2 0c20 	rsble	ip, r2, #32
1a00730c:	fa01 f102 	lsl.w	r1, r1, r2
1a007310:	fa20 fc0c 	lsr.w	ip, r0, ip
1a007314:	bfdc      	itt	le
1a007316:	ea41 010c 	orrle.w	r1, r1, ip
1a00731a:	4090      	lslle	r0, r2
1a00731c:	1ae4      	subs	r4, r4, r3
1a00731e:	bfa2      	ittt	ge
1a007320:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
1a007324:	4329      	orrge	r1, r5
1a007326:	bd30      	popge	{r4, r5, pc}
1a007328:	ea6f 0404 	mvn.w	r4, r4
1a00732c:	3c1f      	subs	r4, #31
1a00732e:	da1c      	bge.n	1a00736a <__adddf3+0x1d2>
1a007330:	340c      	adds	r4, #12
1a007332:	dc0e      	bgt.n	1a007352 <__adddf3+0x1ba>
1a007334:	f104 0414 	add.w	r4, r4, #20
1a007338:	f1c4 0220 	rsb	r2, r4, #32
1a00733c:	fa20 f004 	lsr.w	r0, r0, r4
1a007340:	fa01 f302 	lsl.w	r3, r1, r2
1a007344:	ea40 0003 	orr.w	r0, r0, r3
1a007348:	fa21 f304 	lsr.w	r3, r1, r4
1a00734c:	ea45 0103 	orr.w	r1, r5, r3
1a007350:	bd30      	pop	{r4, r5, pc}
1a007352:	f1c4 040c 	rsb	r4, r4, #12
1a007356:	f1c4 0220 	rsb	r2, r4, #32
1a00735a:	fa20 f002 	lsr.w	r0, r0, r2
1a00735e:	fa01 f304 	lsl.w	r3, r1, r4
1a007362:	ea40 0003 	orr.w	r0, r0, r3
1a007366:	4629      	mov	r1, r5
1a007368:	bd30      	pop	{r4, r5, pc}
1a00736a:	fa21 f004 	lsr.w	r0, r1, r4
1a00736e:	4629      	mov	r1, r5
1a007370:	bd30      	pop	{r4, r5, pc}
1a007372:	f094 0f00 	teq	r4, #0
1a007376:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
1a00737a:	bf06      	itte	eq
1a00737c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
1a007380:	3401      	addeq	r4, #1
1a007382:	3d01      	subne	r5, #1
1a007384:	e74e      	b.n	1a007224 <__adddf3+0x8c>
1a007386:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1a00738a:	bf18      	it	ne
1a00738c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
1a007390:	d029      	beq.n	1a0073e6 <__adddf3+0x24e>
1a007392:	ea94 0f05 	teq	r4, r5
1a007396:	bf08      	it	eq
1a007398:	ea90 0f02 	teqeq	r0, r2
1a00739c:	d005      	beq.n	1a0073aa <__adddf3+0x212>
1a00739e:	ea54 0c00 	orrs.w	ip, r4, r0
1a0073a2:	bf04      	itt	eq
1a0073a4:	4619      	moveq	r1, r3
1a0073a6:	4610      	moveq	r0, r2
1a0073a8:	bd30      	pop	{r4, r5, pc}
1a0073aa:	ea91 0f03 	teq	r1, r3
1a0073ae:	bf1e      	ittt	ne
1a0073b0:	2100      	movne	r1, #0
1a0073b2:	2000      	movne	r0, #0
1a0073b4:	bd30      	popne	{r4, r5, pc}
1a0073b6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
1a0073ba:	d105      	bne.n	1a0073c8 <__adddf3+0x230>
1a0073bc:	0040      	lsls	r0, r0, #1
1a0073be:	4149      	adcs	r1, r1
1a0073c0:	bf28      	it	cs
1a0073c2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
1a0073c6:	bd30      	pop	{r4, r5, pc}
1a0073c8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
1a0073cc:	bf3c      	itt	cc
1a0073ce:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
1a0073d2:	bd30      	popcc	{r4, r5, pc}
1a0073d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a0073d8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
1a0073dc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a0073e0:	f04f 0000 	mov.w	r0, #0
1a0073e4:	bd30      	pop	{r4, r5, pc}
1a0073e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1a0073ea:	bf1a      	itte	ne
1a0073ec:	4619      	movne	r1, r3
1a0073ee:	4610      	movne	r0, r2
1a0073f0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
1a0073f4:	bf1c      	itt	ne
1a0073f6:	460b      	movne	r3, r1
1a0073f8:	4602      	movne	r2, r0
1a0073fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
1a0073fe:	bf06      	itte	eq
1a007400:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
1a007404:	ea91 0f03 	teqeq	r1, r3
1a007408:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
1a00740c:	bd30      	pop	{r4, r5, pc}
1a00740e:	bf00      	nop

1a007410 <__aeabi_ui2d>:
1a007410:	f090 0f00 	teq	r0, #0
1a007414:	bf04      	itt	eq
1a007416:	2100      	moveq	r1, #0
1a007418:	4770      	bxeq	lr
1a00741a:	b530      	push	{r4, r5, lr}
1a00741c:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a007420:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a007424:	f04f 0500 	mov.w	r5, #0
1a007428:	f04f 0100 	mov.w	r1, #0
1a00742c:	e750      	b.n	1a0072d0 <__adddf3+0x138>
1a00742e:	bf00      	nop

1a007430 <__aeabi_i2d>:
1a007430:	f090 0f00 	teq	r0, #0
1a007434:	bf04      	itt	eq
1a007436:	2100      	moveq	r1, #0
1a007438:	4770      	bxeq	lr
1a00743a:	b530      	push	{r4, r5, lr}
1a00743c:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a007440:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a007444:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
1a007448:	bf48      	it	mi
1a00744a:	4240      	negmi	r0, r0
1a00744c:	f04f 0100 	mov.w	r1, #0
1a007450:	e73e      	b.n	1a0072d0 <__adddf3+0x138>
1a007452:	bf00      	nop

1a007454 <__aeabi_f2d>:
1a007454:	0042      	lsls	r2, r0, #1
1a007456:	ea4f 01e2 	mov.w	r1, r2, asr #3
1a00745a:	ea4f 0131 	mov.w	r1, r1, rrx
1a00745e:	ea4f 7002 	mov.w	r0, r2, lsl #28
1a007462:	bf1f      	itttt	ne
1a007464:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
1a007468:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
1a00746c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
1a007470:	4770      	bxne	lr
1a007472:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
1a007476:	bf08      	it	eq
1a007478:	4770      	bxeq	lr
1a00747a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
1a00747e:	bf04      	itt	eq
1a007480:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
1a007484:	4770      	bxeq	lr
1a007486:	b530      	push	{r4, r5, lr}
1a007488:	f44f 7460 	mov.w	r4, #896	; 0x380
1a00748c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a007490:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
1a007494:	e71c      	b.n	1a0072d0 <__adddf3+0x138>
1a007496:	bf00      	nop

1a007498 <__aeabi_ul2d>:
1a007498:	ea50 0201 	orrs.w	r2, r0, r1
1a00749c:	bf08      	it	eq
1a00749e:	4770      	bxeq	lr
1a0074a0:	b530      	push	{r4, r5, lr}
1a0074a2:	f04f 0500 	mov.w	r5, #0
1a0074a6:	e00a      	b.n	1a0074be <__aeabi_l2d+0x16>

1a0074a8 <__aeabi_l2d>:
1a0074a8:	ea50 0201 	orrs.w	r2, r0, r1
1a0074ac:	bf08      	it	eq
1a0074ae:	4770      	bxeq	lr
1a0074b0:	b530      	push	{r4, r5, lr}
1a0074b2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
1a0074b6:	d502      	bpl.n	1a0074be <__aeabi_l2d+0x16>
1a0074b8:	4240      	negs	r0, r0
1a0074ba:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a0074be:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a0074c2:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a0074c6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
1a0074ca:	f43f aed8 	beq.w	1a00727e <__adddf3+0xe6>
1a0074ce:	f04f 0203 	mov.w	r2, #3
1a0074d2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1a0074d6:	bf18      	it	ne
1a0074d8:	3203      	addne	r2, #3
1a0074da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1a0074de:	bf18      	it	ne
1a0074e0:	3203      	addne	r2, #3
1a0074e2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
1a0074e6:	f1c2 0320 	rsb	r3, r2, #32
1a0074ea:	fa00 fc03 	lsl.w	ip, r0, r3
1a0074ee:	fa20 f002 	lsr.w	r0, r0, r2
1a0074f2:	fa01 fe03 	lsl.w	lr, r1, r3
1a0074f6:	ea40 000e 	orr.w	r0, r0, lr
1a0074fa:	fa21 f102 	lsr.w	r1, r1, r2
1a0074fe:	4414      	add	r4, r2
1a007500:	e6bd      	b.n	1a00727e <__adddf3+0xe6>
1a007502:	bf00      	nop

1a007504 <__aeabi_dmul>:
1a007504:	b570      	push	{r4, r5, r6, lr}
1a007506:	f04f 0cff 	mov.w	ip, #255	; 0xff
1a00750a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
1a00750e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
1a007512:	bf1d      	ittte	ne
1a007514:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
1a007518:	ea94 0f0c 	teqne	r4, ip
1a00751c:	ea95 0f0c 	teqne	r5, ip
1a007520:	f000 f8de 	bleq	1a0076e0 <__aeabi_dmul+0x1dc>
1a007524:	442c      	add	r4, r5
1a007526:	ea81 0603 	eor.w	r6, r1, r3
1a00752a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
1a00752e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
1a007532:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
1a007536:	bf18      	it	ne
1a007538:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
1a00753c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a007540:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
1a007544:	d038      	beq.n	1a0075b8 <__aeabi_dmul+0xb4>
1a007546:	fba0 ce02 	umull	ip, lr, r0, r2
1a00754a:	f04f 0500 	mov.w	r5, #0
1a00754e:	fbe1 e502 	umlal	lr, r5, r1, r2
1a007552:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
1a007556:	fbe0 e503 	umlal	lr, r5, r0, r3
1a00755a:	f04f 0600 	mov.w	r6, #0
1a00755e:	fbe1 5603 	umlal	r5, r6, r1, r3
1a007562:	f09c 0f00 	teq	ip, #0
1a007566:	bf18      	it	ne
1a007568:	f04e 0e01 	orrne.w	lr, lr, #1
1a00756c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
1a007570:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
1a007574:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
1a007578:	d204      	bcs.n	1a007584 <__aeabi_dmul+0x80>
1a00757a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
1a00757e:	416d      	adcs	r5, r5
1a007580:	eb46 0606 	adc.w	r6, r6, r6
1a007584:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
1a007588:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
1a00758c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
1a007590:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
1a007594:	ea4f 2ece 	mov.w	lr, lr, lsl #11
1a007598:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
1a00759c:	bf88      	it	hi
1a00759e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
1a0075a2:	d81e      	bhi.n	1a0075e2 <__aeabi_dmul+0xde>
1a0075a4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
1a0075a8:	bf08      	it	eq
1a0075aa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
1a0075ae:	f150 0000 	adcs.w	r0, r0, #0
1a0075b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a0075b6:	bd70      	pop	{r4, r5, r6, pc}
1a0075b8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
1a0075bc:	ea46 0101 	orr.w	r1, r6, r1
1a0075c0:	ea40 0002 	orr.w	r0, r0, r2
1a0075c4:	ea81 0103 	eor.w	r1, r1, r3
1a0075c8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
1a0075cc:	bfc2      	ittt	gt
1a0075ce:	ebd4 050c 	rsbsgt	r5, r4, ip
1a0075d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
1a0075d6:	bd70      	popgt	{r4, r5, r6, pc}
1a0075d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a0075dc:	f04f 0e00 	mov.w	lr, #0
1a0075e0:	3c01      	subs	r4, #1
1a0075e2:	f300 80ab 	bgt.w	1a00773c <__aeabi_dmul+0x238>
1a0075e6:	f114 0f36 	cmn.w	r4, #54	; 0x36
1a0075ea:	bfde      	ittt	le
1a0075ec:	2000      	movle	r0, #0
1a0075ee:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
1a0075f2:	bd70      	pople	{r4, r5, r6, pc}
1a0075f4:	f1c4 0400 	rsb	r4, r4, #0
1a0075f8:	3c20      	subs	r4, #32
1a0075fa:	da35      	bge.n	1a007668 <__aeabi_dmul+0x164>
1a0075fc:	340c      	adds	r4, #12
1a0075fe:	dc1b      	bgt.n	1a007638 <__aeabi_dmul+0x134>
1a007600:	f104 0414 	add.w	r4, r4, #20
1a007604:	f1c4 0520 	rsb	r5, r4, #32
1a007608:	fa00 f305 	lsl.w	r3, r0, r5
1a00760c:	fa20 f004 	lsr.w	r0, r0, r4
1a007610:	fa01 f205 	lsl.w	r2, r1, r5
1a007614:	ea40 0002 	orr.w	r0, r0, r2
1a007618:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
1a00761c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
1a007620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
1a007624:	fa21 f604 	lsr.w	r6, r1, r4
1a007628:	eb42 0106 	adc.w	r1, r2, r6
1a00762c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1a007630:	bf08      	it	eq
1a007632:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
1a007636:	bd70      	pop	{r4, r5, r6, pc}
1a007638:	f1c4 040c 	rsb	r4, r4, #12
1a00763c:	f1c4 0520 	rsb	r5, r4, #32
1a007640:	fa00 f304 	lsl.w	r3, r0, r4
1a007644:	fa20 f005 	lsr.w	r0, r0, r5
1a007648:	fa01 f204 	lsl.w	r2, r1, r4
1a00764c:	ea40 0002 	orr.w	r0, r0, r2
1a007650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a007654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
1a007658:	f141 0100 	adc.w	r1, r1, #0
1a00765c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1a007660:	bf08      	it	eq
1a007662:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
1a007666:	bd70      	pop	{r4, r5, r6, pc}
1a007668:	f1c4 0520 	rsb	r5, r4, #32
1a00766c:	fa00 f205 	lsl.w	r2, r0, r5
1a007670:	ea4e 0e02 	orr.w	lr, lr, r2
1a007674:	fa20 f304 	lsr.w	r3, r0, r4
1a007678:	fa01 f205 	lsl.w	r2, r1, r5
1a00767c:	ea43 0302 	orr.w	r3, r3, r2
1a007680:	fa21 f004 	lsr.w	r0, r1, r4
1a007684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a007688:	fa21 f204 	lsr.w	r2, r1, r4
1a00768c:	ea20 0002 	bic.w	r0, r0, r2
1a007690:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
1a007694:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1a007698:	bf08      	it	eq
1a00769a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
1a00769e:	bd70      	pop	{r4, r5, r6, pc}
1a0076a0:	f094 0f00 	teq	r4, #0
1a0076a4:	d10f      	bne.n	1a0076c6 <__aeabi_dmul+0x1c2>
1a0076a6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
1a0076aa:	0040      	lsls	r0, r0, #1
1a0076ac:	eb41 0101 	adc.w	r1, r1, r1
1a0076b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a0076b4:	bf08      	it	eq
1a0076b6:	3c01      	subeq	r4, #1
1a0076b8:	d0f7      	beq.n	1a0076aa <__aeabi_dmul+0x1a6>
1a0076ba:	ea41 0106 	orr.w	r1, r1, r6
1a0076be:	f095 0f00 	teq	r5, #0
1a0076c2:	bf18      	it	ne
1a0076c4:	4770      	bxne	lr
1a0076c6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
1a0076ca:	0052      	lsls	r2, r2, #1
1a0076cc:	eb43 0303 	adc.w	r3, r3, r3
1a0076d0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
1a0076d4:	bf08      	it	eq
1a0076d6:	3d01      	subeq	r5, #1
1a0076d8:	d0f7      	beq.n	1a0076ca <__aeabi_dmul+0x1c6>
1a0076da:	ea43 0306 	orr.w	r3, r3, r6
1a0076de:	4770      	bx	lr
1a0076e0:	ea94 0f0c 	teq	r4, ip
1a0076e4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
1a0076e8:	bf18      	it	ne
1a0076ea:	ea95 0f0c 	teqne	r5, ip
1a0076ee:	d00c      	beq.n	1a00770a <__aeabi_dmul+0x206>
1a0076f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
1a0076f4:	bf18      	it	ne
1a0076f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1a0076fa:	d1d1      	bne.n	1a0076a0 <__aeabi_dmul+0x19c>
1a0076fc:	ea81 0103 	eor.w	r1, r1, r3
1a007700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a007704:	f04f 0000 	mov.w	r0, #0
1a007708:	bd70      	pop	{r4, r5, r6, pc}
1a00770a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
1a00770e:	bf06      	itte	eq
1a007710:	4610      	moveq	r0, r2
1a007712:	4619      	moveq	r1, r3
1a007714:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1a007718:	d019      	beq.n	1a00774e <__aeabi_dmul+0x24a>
1a00771a:	ea94 0f0c 	teq	r4, ip
1a00771e:	d102      	bne.n	1a007726 <__aeabi_dmul+0x222>
1a007720:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
1a007724:	d113      	bne.n	1a00774e <__aeabi_dmul+0x24a>
1a007726:	ea95 0f0c 	teq	r5, ip
1a00772a:	d105      	bne.n	1a007738 <__aeabi_dmul+0x234>
1a00772c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
1a007730:	bf1c      	itt	ne
1a007732:	4610      	movne	r0, r2
1a007734:	4619      	movne	r1, r3
1a007736:	d10a      	bne.n	1a00774e <__aeabi_dmul+0x24a>
1a007738:	ea81 0103 	eor.w	r1, r1, r3
1a00773c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a007740:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
1a007744:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a007748:	f04f 0000 	mov.w	r0, #0
1a00774c:	bd70      	pop	{r4, r5, r6, pc}
1a00774e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
1a007752:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
1a007756:	bd70      	pop	{r4, r5, r6, pc}

1a007758 <__aeabi_ddiv>:
1a007758:	b570      	push	{r4, r5, r6, lr}
1a00775a:	f04f 0cff 	mov.w	ip, #255	; 0xff
1a00775e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
1a007762:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
1a007766:	bf1d      	ittte	ne
1a007768:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
1a00776c:	ea94 0f0c 	teqne	r4, ip
1a007770:	ea95 0f0c 	teqne	r5, ip
1a007774:	f000 f8a7 	bleq	1a0078c6 <__aeabi_ddiv+0x16e>
1a007778:	eba4 0405 	sub.w	r4, r4, r5
1a00777c:	ea81 0e03 	eor.w	lr, r1, r3
1a007780:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
1a007784:	ea4f 3101 	mov.w	r1, r1, lsl #12
1a007788:	f000 8088 	beq.w	1a00789c <__aeabi_ddiv+0x144>
1a00778c:	ea4f 3303 	mov.w	r3, r3, lsl #12
1a007790:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
1a007794:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
1a007798:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
1a00779c:	ea4f 2202 	mov.w	r2, r2, lsl #8
1a0077a0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
1a0077a4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
1a0077a8:	ea4f 2600 	mov.w	r6, r0, lsl #8
1a0077ac:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
1a0077b0:	429d      	cmp	r5, r3
1a0077b2:	bf08      	it	eq
1a0077b4:	4296      	cmpeq	r6, r2
1a0077b6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
1a0077ba:	f504 7440 	add.w	r4, r4, #768	; 0x300
1a0077be:	d202      	bcs.n	1a0077c6 <__aeabi_ddiv+0x6e>
1a0077c0:	085b      	lsrs	r3, r3, #1
1a0077c2:	ea4f 0232 	mov.w	r2, r2, rrx
1a0077c6:	1ab6      	subs	r6, r6, r2
1a0077c8:	eb65 0503 	sbc.w	r5, r5, r3
1a0077cc:	085b      	lsrs	r3, r3, #1
1a0077ce:	ea4f 0232 	mov.w	r2, r2, rrx
1a0077d2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
1a0077d6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
1a0077da:	ebb6 0e02 	subs.w	lr, r6, r2
1a0077de:	eb75 0e03 	sbcs.w	lr, r5, r3
1a0077e2:	bf22      	ittt	cs
1a0077e4:	1ab6      	subcs	r6, r6, r2
1a0077e6:	4675      	movcs	r5, lr
1a0077e8:	ea40 000c 	orrcs.w	r0, r0, ip
1a0077ec:	085b      	lsrs	r3, r3, #1
1a0077ee:	ea4f 0232 	mov.w	r2, r2, rrx
1a0077f2:	ebb6 0e02 	subs.w	lr, r6, r2
1a0077f6:	eb75 0e03 	sbcs.w	lr, r5, r3
1a0077fa:	bf22      	ittt	cs
1a0077fc:	1ab6      	subcs	r6, r6, r2
1a0077fe:	4675      	movcs	r5, lr
1a007800:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
1a007804:	085b      	lsrs	r3, r3, #1
1a007806:	ea4f 0232 	mov.w	r2, r2, rrx
1a00780a:	ebb6 0e02 	subs.w	lr, r6, r2
1a00780e:	eb75 0e03 	sbcs.w	lr, r5, r3
1a007812:	bf22      	ittt	cs
1a007814:	1ab6      	subcs	r6, r6, r2
1a007816:	4675      	movcs	r5, lr
1a007818:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
1a00781c:	085b      	lsrs	r3, r3, #1
1a00781e:	ea4f 0232 	mov.w	r2, r2, rrx
1a007822:	ebb6 0e02 	subs.w	lr, r6, r2
1a007826:	eb75 0e03 	sbcs.w	lr, r5, r3
1a00782a:	bf22      	ittt	cs
1a00782c:	1ab6      	subcs	r6, r6, r2
1a00782e:	4675      	movcs	r5, lr
1a007830:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
1a007834:	ea55 0e06 	orrs.w	lr, r5, r6
1a007838:	d018      	beq.n	1a00786c <__aeabi_ddiv+0x114>
1a00783a:	ea4f 1505 	mov.w	r5, r5, lsl #4
1a00783e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
1a007842:	ea4f 1606 	mov.w	r6, r6, lsl #4
1a007846:	ea4f 03c3 	mov.w	r3, r3, lsl #3
1a00784a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
1a00784e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
1a007852:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
1a007856:	d1c0      	bne.n	1a0077da <__aeabi_ddiv+0x82>
1a007858:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a00785c:	d10b      	bne.n	1a007876 <__aeabi_ddiv+0x11e>
1a00785e:	ea41 0100 	orr.w	r1, r1, r0
1a007862:	f04f 0000 	mov.w	r0, #0
1a007866:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
1a00786a:	e7b6      	b.n	1a0077da <__aeabi_ddiv+0x82>
1a00786c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a007870:	bf04      	itt	eq
1a007872:	4301      	orreq	r1, r0
1a007874:	2000      	moveq	r0, #0
1a007876:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
1a00787a:	bf88      	it	hi
1a00787c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
1a007880:	f63f aeaf 	bhi.w	1a0075e2 <__aeabi_dmul+0xde>
1a007884:	ebb5 0c03 	subs.w	ip, r5, r3
1a007888:	bf04      	itt	eq
1a00788a:	ebb6 0c02 	subseq.w	ip, r6, r2
1a00788e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
1a007892:	f150 0000 	adcs.w	r0, r0, #0
1a007896:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a00789a:	bd70      	pop	{r4, r5, r6, pc}
1a00789c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
1a0078a0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
1a0078a4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
1a0078a8:	bfc2      	ittt	gt
1a0078aa:	ebd4 050c 	rsbsgt	r5, r4, ip
1a0078ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
1a0078b2:	bd70      	popgt	{r4, r5, r6, pc}
1a0078b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a0078b8:	f04f 0e00 	mov.w	lr, #0
1a0078bc:	3c01      	subs	r4, #1
1a0078be:	e690      	b.n	1a0075e2 <__aeabi_dmul+0xde>
1a0078c0:	ea45 0e06 	orr.w	lr, r5, r6
1a0078c4:	e68d      	b.n	1a0075e2 <__aeabi_dmul+0xde>
1a0078c6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
1a0078ca:	ea94 0f0c 	teq	r4, ip
1a0078ce:	bf08      	it	eq
1a0078d0:	ea95 0f0c 	teqeq	r5, ip
1a0078d4:	f43f af3b 	beq.w	1a00774e <__aeabi_dmul+0x24a>
1a0078d8:	ea94 0f0c 	teq	r4, ip
1a0078dc:	d10a      	bne.n	1a0078f4 <__aeabi_ddiv+0x19c>
1a0078de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
1a0078e2:	f47f af34 	bne.w	1a00774e <__aeabi_dmul+0x24a>
1a0078e6:	ea95 0f0c 	teq	r5, ip
1a0078ea:	f47f af25 	bne.w	1a007738 <__aeabi_dmul+0x234>
1a0078ee:	4610      	mov	r0, r2
1a0078f0:	4619      	mov	r1, r3
1a0078f2:	e72c      	b.n	1a00774e <__aeabi_dmul+0x24a>
1a0078f4:	ea95 0f0c 	teq	r5, ip
1a0078f8:	d106      	bne.n	1a007908 <__aeabi_ddiv+0x1b0>
1a0078fa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
1a0078fe:	f43f aefd 	beq.w	1a0076fc <__aeabi_dmul+0x1f8>
1a007902:	4610      	mov	r0, r2
1a007904:	4619      	mov	r1, r3
1a007906:	e722      	b.n	1a00774e <__aeabi_dmul+0x24a>
1a007908:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
1a00790c:	bf18      	it	ne
1a00790e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1a007912:	f47f aec5 	bne.w	1a0076a0 <__aeabi_dmul+0x19c>
1a007916:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
1a00791a:	f47f af0d 	bne.w	1a007738 <__aeabi_dmul+0x234>
1a00791e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
1a007922:	f47f aeeb 	bne.w	1a0076fc <__aeabi_dmul+0x1f8>
1a007926:	e712      	b.n	1a00774e <__aeabi_dmul+0x24a>

1a007928 <__gedf2>:
1a007928:	f04f 3cff 	mov.w	ip, #4294967295
1a00792c:	e006      	b.n	1a00793c <__cmpdf2+0x4>
1a00792e:	bf00      	nop

1a007930 <__ledf2>:
1a007930:	f04f 0c01 	mov.w	ip, #1
1a007934:	e002      	b.n	1a00793c <__cmpdf2+0x4>
1a007936:	bf00      	nop

1a007938 <__cmpdf2>:
1a007938:	f04f 0c01 	mov.w	ip, #1
1a00793c:	f84d cd04 	str.w	ip, [sp, #-4]!
1a007940:	ea4f 0c41 	mov.w	ip, r1, lsl #1
1a007944:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a007948:	ea4f 0c43 	mov.w	ip, r3, lsl #1
1a00794c:	bf18      	it	ne
1a00794e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
1a007952:	d01b      	beq.n	1a00798c <__cmpdf2+0x54>
1a007954:	b001      	add	sp, #4
1a007956:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
1a00795a:	bf0c      	ite	eq
1a00795c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
1a007960:	ea91 0f03 	teqne	r1, r3
1a007964:	bf02      	ittt	eq
1a007966:	ea90 0f02 	teqeq	r0, r2
1a00796a:	2000      	moveq	r0, #0
1a00796c:	4770      	bxeq	lr
1a00796e:	f110 0f00 	cmn.w	r0, #0
1a007972:	ea91 0f03 	teq	r1, r3
1a007976:	bf58      	it	pl
1a007978:	4299      	cmppl	r1, r3
1a00797a:	bf08      	it	eq
1a00797c:	4290      	cmpeq	r0, r2
1a00797e:	bf2c      	ite	cs
1a007980:	17d8      	asrcs	r0, r3, #31
1a007982:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
1a007986:	f040 0001 	orr.w	r0, r0, #1
1a00798a:	4770      	bx	lr
1a00798c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
1a007990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a007994:	d102      	bne.n	1a00799c <__cmpdf2+0x64>
1a007996:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
1a00799a:	d107      	bne.n	1a0079ac <__cmpdf2+0x74>
1a00799c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
1a0079a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a0079a4:	d1d6      	bne.n	1a007954 <__cmpdf2+0x1c>
1a0079a6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
1a0079aa:	d0d3      	beq.n	1a007954 <__cmpdf2+0x1c>
1a0079ac:	f85d 0b04 	ldr.w	r0, [sp], #4
1a0079b0:	4770      	bx	lr
1a0079b2:	bf00      	nop

1a0079b4 <__aeabi_cdrcmple>:
1a0079b4:	4684      	mov	ip, r0
1a0079b6:	4610      	mov	r0, r2
1a0079b8:	4662      	mov	r2, ip
1a0079ba:	468c      	mov	ip, r1
1a0079bc:	4619      	mov	r1, r3
1a0079be:	4663      	mov	r3, ip
1a0079c0:	e000      	b.n	1a0079c4 <__aeabi_cdcmpeq>
1a0079c2:	bf00      	nop

1a0079c4 <__aeabi_cdcmpeq>:
1a0079c4:	b501      	push	{r0, lr}
1a0079c6:	f7ff ffb7 	bl	1a007938 <__cmpdf2>
1a0079ca:	2800      	cmp	r0, #0
1a0079cc:	bf48      	it	mi
1a0079ce:	f110 0f00 	cmnmi.w	r0, #0
1a0079d2:	bd01      	pop	{r0, pc}

1a0079d4 <__aeabi_dcmpeq>:
1a0079d4:	f84d ed08 	str.w	lr, [sp, #-8]!
1a0079d8:	f7ff fff4 	bl	1a0079c4 <__aeabi_cdcmpeq>
1a0079dc:	bf0c      	ite	eq
1a0079de:	2001      	moveq	r0, #1
1a0079e0:	2000      	movne	r0, #0
1a0079e2:	f85d fb08 	ldr.w	pc, [sp], #8
1a0079e6:	bf00      	nop

1a0079e8 <__aeabi_dcmplt>:
1a0079e8:	f84d ed08 	str.w	lr, [sp, #-8]!
1a0079ec:	f7ff ffea 	bl	1a0079c4 <__aeabi_cdcmpeq>
1a0079f0:	bf34      	ite	cc
1a0079f2:	2001      	movcc	r0, #1
1a0079f4:	2000      	movcs	r0, #0
1a0079f6:	f85d fb08 	ldr.w	pc, [sp], #8
1a0079fa:	bf00      	nop

1a0079fc <__aeabi_dcmple>:
1a0079fc:	f84d ed08 	str.w	lr, [sp, #-8]!
1a007a00:	f7ff ffe0 	bl	1a0079c4 <__aeabi_cdcmpeq>
1a007a04:	bf94      	ite	ls
1a007a06:	2001      	movls	r0, #1
1a007a08:	2000      	movhi	r0, #0
1a007a0a:	f85d fb08 	ldr.w	pc, [sp], #8
1a007a0e:	bf00      	nop

1a007a10 <__aeabi_dcmpge>:
1a007a10:	f84d ed08 	str.w	lr, [sp, #-8]!
1a007a14:	f7ff ffce 	bl	1a0079b4 <__aeabi_cdrcmple>
1a007a18:	bf94      	ite	ls
1a007a1a:	2001      	movls	r0, #1
1a007a1c:	2000      	movhi	r0, #0
1a007a1e:	f85d fb08 	ldr.w	pc, [sp], #8
1a007a22:	bf00      	nop

1a007a24 <__aeabi_dcmpgt>:
1a007a24:	f84d ed08 	str.w	lr, [sp, #-8]!
1a007a28:	f7ff ffc4 	bl	1a0079b4 <__aeabi_cdrcmple>
1a007a2c:	bf34      	ite	cc
1a007a2e:	2001      	movcc	r0, #1
1a007a30:	2000      	movcs	r0, #0
1a007a32:	f85d fb08 	ldr.w	pc, [sp], #8
1a007a36:	bf00      	nop

1a007a38 <__aeabi_d2iz>:
1a007a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
1a007a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
1a007a40:	d215      	bcs.n	1a007a6e <__aeabi_d2iz+0x36>
1a007a42:	d511      	bpl.n	1a007a68 <__aeabi_d2iz+0x30>
1a007a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
1a007a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
1a007a4c:	d912      	bls.n	1a007a74 <__aeabi_d2iz+0x3c>
1a007a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
1a007a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
1a007a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
1a007a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
1a007a5e:	fa23 f002 	lsr.w	r0, r3, r2
1a007a62:	bf18      	it	ne
1a007a64:	4240      	negne	r0, r0
1a007a66:	4770      	bx	lr
1a007a68:	f04f 0000 	mov.w	r0, #0
1a007a6c:	4770      	bx	lr
1a007a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
1a007a72:	d105      	bne.n	1a007a80 <__aeabi_d2iz+0x48>
1a007a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
1a007a78:	bf08      	it	eq
1a007a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
1a007a7e:	4770      	bx	lr
1a007a80:	f04f 0000 	mov.w	r0, #0
1a007a84:	4770      	bx	lr
1a007a86:	bf00      	nop

1a007a88 <__aeabi_uldivmod>:
1a007a88:	b953      	cbnz	r3, 1a007aa0 <__aeabi_uldivmod+0x18>
1a007a8a:	b94a      	cbnz	r2, 1a007aa0 <__aeabi_uldivmod+0x18>
1a007a8c:	2900      	cmp	r1, #0
1a007a8e:	bf08      	it	eq
1a007a90:	2800      	cmpeq	r0, #0
1a007a92:	bf1c      	itt	ne
1a007a94:	f04f 31ff 	movne.w	r1, #4294967295
1a007a98:	f04f 30ff 	movne.w	r0, #4294967295
1a007a9c:	f000 b974 	b.w	1a007d88 <__aeabi_idiv0>
1a007aa0:	f1ad 0c08 	sub.w	ip, sp, #8
1a007aa4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a007aa8:	f000 f806 	bl	1a007ab8 <__udivmoddi4>
1a007aac:	f8dd e004 	ldr.w	lr, [sp, #4]
1a007ab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a007ab4:	b004      	add	sp, #16
1a007ab6:	4770      	bx	lr

1a007ab8 <__udivmoddi4>:
1a007ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a007abc:	9e08      	ldr	r6, [sp, #32]
1a007abe:	4604      	mov	r4, r0
1a007ac0:	4688      	mov	r8, r1
1a007ac2:	2b00      	cmp	r3, #0
1a007ac4:	f040 8085 	bne.w	1a007bd2 <__udivmoddi4+0x11a>
1a007ac8:	428a      	cmp	r2, r1
1a007aca:	4615      	mov	r5, r2
1a007acc:	d948      	bls.n	1a007b60 <__udivmoddi4+0xa8>
1a007ace:	fab2 f282 	clz	r2, r2
1a007ad2:	b14a      	cbz	r2, 1a007ae8 <__udivmoddi4+0x30>
1a007ad4:	f1c2 0720 	rsb	r7, r2, #32
1a007ad8:	fa01 f302 	lsl.w	r3, r1, r2
1a007adc:	fa20 f707 	lsr.w	r7, r0, r7
1a007ae0:	4095      	lsls	r5, r2
1a007ae2:	ea47 0803 	orr.w	r8, r7, r3
1a007ae6:	4094      	lsls	r4, r2
1a007ae8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a007aec:	0c23      	lsrs	r3, r4, #16
1a007aee:	fbb8 f7fe 	udiv	r7, r8, lr
1a007af2:	fa1f fc85 	uxth.w	ip, r5
1a007af6:	fb0e 8817 	mls	r8, lr, r7, r8
1a007afa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a007afe:	fb07 f10c 	mul.w	r1, r7, ip
1a007b02:	4299      	cmp	r1, r3
1a007b04:	d909      	bls.n	1a007b1a <__udivmoddi4+0x62>
1a007b06:	18eb      	adds	r3, r5, r3
1a007b08:	f107 30ff 	add.w	r0, r7, #4294967295
1a007b0c:	f080 80e3 	bcs.w	1a007cd6 <__udivmoddi4+0x21e>
1a007b10:	4299      	cmp	r1, r3
1a007b12:	f240 80e0 	bls.w	1a007cd6 <__udivmoddi4+0x21e>
1a007b16:	3f02      	subs	r7, #2
1a007b18:	442b      	add	r3, r5
1a007b1a:	1a5b      	subs	r3, r3, r1
1a007b1c:	b2a4      	uxth	r4, r4
1a007b1e:	fbb3 f0fe 	udiv	r0, r3, lr
1a007b22:	fb0e 3310 	mls	r3, lr, r0, r3
1a007b26:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a007b2a:	fb00 fc0c 	mul.w	ip, r0, ip
1a007b2e:	45a4      	cmp	ip, r4
1a007b30:	d909      	bls.n	1a007b46 <__udivmoddi4+0x8e>
1a007b32:	192c      	adds	r4, r5, r4
1a007b34:	f100 33ff 	add.w	r3, r0, #4294967295
1a007b38:	f080 80cb 	bcs.w	1a007cd2 <__udivmoddi4+0x21a>
1a007b3c:	45a4      	cmp	ip, r4
1a007b3e:	f240 80c8 	bls.w	1a007cd2 <__udivmoddi4+0x21a>
1a007b42:	3802      	subs	r0, #2
1a007b44:	442c      	add	r4, r5
1a007b46:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a007b4a:	eba4 040c 	sub.w	r4, r4, ip
1a007b4e:	2700      	movs	r7, #0
1a007b50:	b11e      	cbz	r6, 1a007b5a <__udivmoddi4+0xa2>
1a007b52:	40d4      	lsrs	r4, r2
1a007b54:	2300      	movs	r3, #0
1a007b56:	e9c6 4300 	strd	r4, r3, [r6]
1a007b5a:	4639      	mov	r1, r7
1a007b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a007b60:	2a00      	cmp	r2, #0
1a007b62:	d053      	beq.n	1a007c0c <__udivmoddi4+0x154>
1a007b64:	fab2 f282 	clz	r2, r2
1a007b68:	2a00      	cmp	r2, #0
1a007b6a:	f040 80b6 	bne.w	1a007cda <__udivmoddi4+0x222>
1a007b6e:	1b49      	subs	r1, r1, r5
1a007b70:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a007b74:	fa1f f885 	uxth.w	r8, r5
1a007b78:	2701      	movs	r7, #1
1a007b7a:	fbb1 fcfe 	udiv	ip, r1, lr
1a007b7e:	0c23      	lsrs	r3, r4, #16
1a007b80:	fb0e 111c 	mls	r1, lr, ip, r1
1a007b84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a007b88:	fb08 f10c 	mul.w	r1, r8, ip
1a007b8c:	4299      	cmp	r1, r3
1a007b8e:	d907      	bls.n	1a007ba0 <__udivmoddi4+0xe8>
1a007b90:	18eb      	adds	r3, r5, r3
1a007b92:	f10c 30ff 	add.w	r0, ip, #4294967295
1a007b96:	d202      	bcs.n	1a007b9e <__udivmoddi4+0xe6>
1a007b98:	4299      	cmp	r1, r3
1a007b9a:	f200 80ec 	bhi.w	1a007d76 <__udivmoddi4+0x2be>
1a007b9e:	4684      	mov	ip, r0
1a007ba0:	1a59      	subs	r1, r3, r1
1a007ba2:	b2a3      	uxth	r3, r4
1a007ba4:	fbb1 f0fe 	udiv	r0, r1, lr
1a007ba8:	fb0e 1410 	mls	r4, lr, r0, r1
1a007bac:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a007bb0:	fb08 f800 	mul.w	r8, r8, r0
1a007bb4:	45a0      	cmp	r8, r4
1a007bb6:	d907      	bls.n	1a007bc8 <__udivmoddi4+0x110>
1a007bb8:	192c      	adds	r4, r5, r4
1a007bba:	f100 33ff 	add.w	r3, r0, #4294967295
1a007bbe:	d202      	bcs.n	1a007bc6 <__udivmoddi4+0x10e>
1a007bc0:	45a0      	cmp	r8, r4
1a007bc2:	f200 80dc 	bhi.w	1a007d7e <__udivmoddi4+0x2c6>
1a007bc6:	4618      	mov	r0, r3
1a007bc8:	eba4 0408 	sub.w	r4, r4, r8
1a007bcc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a007bd0:	e7be      	b.n	1a007b50 <__udivmoddi4+0x98>
1a007bd2:	428b      	cmp	r3, r1
1a007bd4:	d908      	bls.n	1a007be8 <__udivmoddi4+0x130>
1a007bd6:	2e00      	cmp	r6, #0
1a007bd8:	d078      	beq.n	1a007ccc <__udivmoddi4+0x214>
1a007bda:	2700      	movs	r7, #0
1a007bdc:	e9c6 0100 	strd	r0, r1, [r6]
1a007be0:	4638      	mov	r0, r7
1a007be2:	4639      	mov	r1, r7
1a007be4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a007be8:	fab3 f783 	clz	r7, r3
1a007bec:	b97f      	cbnz	r7, 1a007c0e <__udivmoddi4+0x156>
1a007bee:	428b      	cmp	r3, r1
1a007bf0:	d302      	bcc.n	1a007bf8 <__udivmoddi4+0x140>
1a007bf2:	4282      	cmp	r2, r0
1a007bf4:	f200 80bd 	bhi.w	1a007d72 <__udivmoddi4+0x2ba>
1a007bf8:	1a84      	subs	r4, r0, r2
1a007bfa:	eb61 0303 	sbc.w	r3, r1, r3
1a007bfe:	2001      	movs	r0, #1
1a007c00:	4698      	mov	r8, r3
1a007c02:	2e00      	cmp	r6, #0
1a007c04:	d0a9      	beq.n	1a007b5a <__udivmoddi4+0xa2>
1a007c06:	e9c6 4800 	strd	r4, r8, [r6]
1a007c0a:	e7a6      	b.n	1a007b5a <__udivmoddi4+0xa2>
1a007c0c:	deff      	udf	#255	; 0xff
1a007c0e:	f1c7 0520 	rsb	r5, r7, #32
1a007c12:	40bb      	lsls	r3, r7
1a007c14:	fa22 fc05 	lsr.w	ip, r2, r5
1a007c18:	ea4c 0c03 	orr.w	ip, ip, r3
1a007c1c:	fa01 f407 	lsl.w	r4, r1, r7
1a007c20:	fa20 f805 	lsr.w	r8, r0, r5
1a007c24:	fa21 f305 	lsr.w	r3, r1, r5
1a007c28:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a007c2c:	ea48 0404 	orr.w	r4, r8, r4
1a007c30:	fbb3 f9fe 	udiv	r9, r3, lr
1a007c34:	0c21      	lsrs	r1, r4, #16
1a007c36:	fb0e 3319 	mls	r3, lr, r9, r3
1a007c3a:	fa1f f88c 	uxth.w	r8, ip
1a007c3e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a007c42:	fb09 fa08 	mul.w	sl, r9, r8
1a007c46:	459a      	cmp	sl, r3
1a007c48:	fa02 f207 	lsl.w	r2, r2, r7
1a007c4c:	fa00 f107 	lsl.w	r1, r0, r7
1a007c50:	d90b      	bls.n	1a007c6a <__udivmoddi4+0x1b2>
1a007c52:	eb1c 0303 	adds.w	r3, ip, r3
1a007c56:	f109 30ff 	add.w	r0, r9, #4294967295
1a007c5a:	f080 8088 	bcs.w	1a007d6e <__udivmoddi4+0x2b6>
1a007c5e:	459a      	cmp	sl, r3
1a007c60:	f240 8085 	bls.w	1a007d6e <__udivmoddi4+0x2b6>
1a007c64:	f1a9 0902 	sub.w	r9, r9, #2
1a007c68:	4463      	add	r3, ip
1a007c6a:	eba3 030a 	sub.w	r3, r3, sl
1a007c6e:	b2a4      	uxth	r4, r4
1a007c70:	fbb3 f0fe 	udiv	r0, r3, lr
1a007c74:	fb0e 3310 	mls	r3, lr, r0, r3
1a007c78:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a007c7c:	fb00 f808 	mul.w	r8, r0, r8
1a007c80:	45a0      	cmp	r8, r4
1a007c82:	d908      	bls.n	1a007c96 <__udivmoddi4+0x1de>
1a007c84:	eb1c 0404 	adds.w	r4, ip, r4
1a007c88:	f100 33ff 	add.w	r3, r0, #4294967295
1a007c8c:	d26b      	bcs.n	1a007d66 <__udivmoddi4+0x2ae>
1a007c8e:	45a0      	cmp	r8, r4
1a007c90:	d969      	bls.n	1a007d66 <__udivmoddi4+0x2ae>
1a007c92:	3802      	subs	r0, #2
1a007c94:	4464      	add	r4, ip
1a007c96:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a007c9a:	eba4 0408 	sub.w	r4, r4, r8
1a007c9e:	fba0 8902 	umull	r8, r9, r0, r2
1a007ca2:	454c      	cmp	r4, r9
1a007ca4:	46c6      	mov	lr, r8
1a007ca6:	464b      	mov	r3, r9
1a007ca8:	d354      	bcc.n	1a007d54 <__udivmoddi4+0x29c>
1a007caa:	d051      	beq.n	1a007d50 <__udivmoddi4+0x298>
1a007cac:	2e00      	cmp	r6, #0
1a007cae:	d069      	beq.n	1a007d84 <__udivmoddi4+0x2cc>
1a007cb0:	ebb1 020e 	subs.w	r2, r1, lr
1a007cb4:	eb64 0403 	sbc.w	r4, r4, r3
1a007cb8:	fa04 f505 	lsl.w	r5, r4, r5
1a007cbc:	fa22 f307 	lsr.w	r3, r2, r7
1a007cc0:	40fc      	lsrs	r4, r7
1a007cc2:	431d      	orrs	r5, r3
1a007cc4:	e9c6 5400 	strd	r5, r4, [r6]
1a007cc8:	2700      	movs	r7, #0
1a007cca:	e746      	b.n	1a007b5a <__udivmoddi4+0xa2>
1a007ccc:	4637      	mov	r7, r6
1a007cce:	4630      	mov	r0, r6
1a007cd0:	e743      	b.n	1a007b5a <__udivmoddi4+0xa2>
1a007cd2:	4618      	mov	r0, r3
1a007cd4:	e737      	b.n	1a007b46 <__udivmoddi4+0x8e>
1a007cd6:	4607      	mov	r7, r0
1a007cd8:	e71f      	b.n	1a007b1a <__udivmoddi4+0x62>
1a007cda:	f1c2 0320 	rsb	r3, r2, #32
1a007cde:	fa20 f703 	lsr.w	r7, r0, r3
1a007ce2:	4095      	lsls	r5, r2
1a007ce4:	fa01 f002 	lsl.w	r0, r1, r2
1a007ce8:	fa21 f303 	lsr.w	r3, r1, r3
1a007cec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a007cf0:	4338      	orrs	r0, r7
1a007cf2:	0c01      	lsrs	r1, r0, #16
1a007cf4:	fbb3 f7fe 	udiv	r7, r3, lr
1a007cf8:	fa1f f885 	uxth.w	r8, r5
1a007cfc:	fb0e 3317 	mls	r3, lr, r7, r3
1a007d00:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a007d04:	fb07 f308 	mul.w	r3, r7, r8
1a007d08:	428b      	cmp	r3, r1
1a007d0a:	fa04 f402 	lsl.w	r4, r4, r2
1a007d0e:	d907      	bls.n	1a007d20 <__udivmoddi4+0x268>
1a007d10:	1869      	adds	r1, r5, r1
1a007d12:	f107 3cff 	add.w	ip, r7, #4294967295
1a007d16:	d228      	bcs.n	1a007d6a <__udivmoddi4+0x2b2>
1a007d18:	428b      	cmp	r3, r1
1a007d1a:	d926      	bls.n	1a007d6a <__udivmoddi4+0x2b2>
1a007d1c:	3f02      	subs	r7, #2
1a007d1e:	4429      	add	r1, r5
1a007d20:	1acb      	subs	r3, r1, r3
1a007d22:	b281      	uxth	r1, r0
1a007d24:	fbb3 f0fe 	udiv	r0, r3, lr
1a007d28:	fb0e 3310 	mls	r3, lr, r0, r3
1a007d2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a007d30:	fb00 f308 	mul.w	r3, r0, r8
1a007d34:	428b      	cmp	r3, r1
1a007d36:	d907      	bls.n	1a007d48 <__udivmoddi4+0x290>
1a007d38:	1869      	adds	r1, r5, r1
1a007d3a:	f100 3cff 	add.w	ip, r0, #4294967295
1a007d3e:	d210      	bcs.n	1a007d62 <__udivmoddi4+0x2aa>
1a007d40:	428b      	cmp	r3, r1
1a007d42:	d90e      	bls.n	1a007d62 <__udivmoddi4+0x2aa>
1a007d44:	3802      	subs	r0, #2
1a007d46:	4429      	add	r1, r5
1a007d48:	1ac9      	subs	r1, r1, r3
1a007d4a:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a007d4e:	e714      	b.n	1a007b7a <__udivmoddi4+0xc2>
1a007d50:	4541      	cmp	r1, r8
1a007d52:	d2ab      	bcs.n	1a007cac <__udivmoddi4+0x1f4>
1a007d54:	ebb8 0e02 	subs.w	lr, r8, r2
1a007d58:	eb69 020c 	sbc.w	r2, r9, ip
1a007d5c:	3801      	subs	r0, #1
1a007d5e:	4613      	mov	r3, r2
1a007d60:	e7a4      	b.n	1a007cac <__udivmoddi4+0x1f4>
1a007d62:	4660      	mov	r0, ip
1a007d64:	e7f0      	b.n	1a007d48 <__udivmoddi4+0x290>
1a007d66:	4618      	mov	r0, r3
1a007d68:	e795      	b.n	1a007c96 <__udivmoddi4+0x1de>
1a007d6a:	4667      	mov	r7, ip
1a007d6c:	e7d8      	b.n	1a007d20 <__udivmoddi4+0x268>
1a007d6e:	4681      	mov	r9, r0
1a007d70:	e77b      	b.n	1a007c6a <__udivmoddi4+0x1b2>
1a007d72:	4638      	mov	r0, r7
1a007d74:	e745      	b.n	1a007c02 <__udivmoddi4+0x14a>
1a007d76:	f1ac 0c02 	sub.w	ip, ip, #2
1a007d7a:	442b      	add	r3, r5
1a007d7c:	e710      	b.n	1a007ba0 <__udivmoddi4+0xe8>
1a007d7e:	3802      	subs	r0, #2
1a007d80:	442c      	add	r4, r5
1a007d82:	e721      	b.n	1a007bc8 <__udivmoddi4+0x110>
1a007d84:	4637      	mov	r7, r6
1a007d86:	e6e8      	b.n	1a007b5a <__udivmoddi4+0xa2>

1a007d88 <__aeabi_idiv0>:
1a007d88:	4770      	bx	lr
1a007d8a:	bf00      	nop

1a007d8c <_fclose_r>:
1a007d8c:	b570      	push	{r4, r5, r6, lr}
1a007d8e:	2900      	cmp	r1, #0
1a007d90:	d04a      	beq.n	1a007e28 <_fclose_r+0x9c>
1a007d92:	4605      	mov	r5, r0
1a007d94:	460c      	mov	r4, r1
1a007d96:	b110      	cbz	r0, 1a007d9e <_fclose_r+0x12>
1a007d98:	6b83      	ldr	r3, [r0, #56]	; 0x38
1a007d9a:	2b00      	cmp	r3, #0
1a007d9c:	d047      	beq.n	1a007e2e <_fclose_r+0xa2>
1a007d9e:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a007da0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a007da4:	07d8      	lsls	r0, r3, #31
1a007da6:	d532      	bpl.n	1a007e0e <_fclose_r+0x82>
1a007da8:	2a00      	cmp	r2, #0
1a007daa:	d03d      	beq.n	1a007e28 <_fclose_r+0x9c>
1a007dac:	4621      	mov	r1, r4
1a007dae:	4628      	mov	r0, r5
1a007db0:	f000 f854 	bl	1a007e5c <__sflush_r>
1a007db4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a007db6:	4606      	mov	r6, r0
1a007db8:	b133      	cbz	r3, 1a007dc8 <_fclose_r+0x3c>
1a007dba:	69e1      	ldr	r1, [r4, #28]
1a007dbc:	4628      	mov	r0, r5
1a007dbe:	4798      	blx	r3
1a007dc0:	2800      	cmp	r0, #0
1a007dc2:	bfb8      	it	lt
1a007dc4:	f04f 36ff 	movlt.w	r6, #4294967295
1a007dc8:	89a3      	ldrh	r3, [r4, #12]
1a007dca:	061a      	lsls	r2, r3, #24
1a007dcc:	d43c      	bmi.n	1a007e48 <_fclose_r+0xbc>
1a007dce:	6b21      	ldr	r1, [r4, #48]	; 0x30
1a007dd0:	b141      	cbz	r1, 1a007de4 <_fclose_r+0x58>
1a007dd2:	f104 0340 	add.w	r3, r4, #64	; 0x40
1a007dd6:	4299      	cmp	r1, r3
1a007dd8:	d002      	beq.n	1a007de0 <_fclose_r+0x54>
1a007dda:	4628      	mov	r0, r5
1a007ddc:	f000 f9c6 	bl	1a00816c <_free_r>
1a007de0:	2300      	movs	r3, #0
1a007de2:	6323      	str	r3, [r4, #48]	; 0x30
1a007de4:	6c61      	ldr	r1, [r4, #68]	; 0x44
1a007de6:	b121      	cbz	r1, 1a007df2 <_fclose_r+0x66>
1a007de8:	4628      	mov	r0, r5
1a007dea:	f000 f9bf 	bl	1a00816c <_free_r>
1a007dee:	2300      	movs	r3, #0
1a007df0:	6463      	str	r3, [r4, #68]	; 0x44
1a007df2:	f000 f95f 	bl	1a0080b4 <__sfp_lock_acquire>
1a007df6:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a007df8:	2200      	movs	r2, #0
1a007dfa:	07db      	lsls	r3, r3, #31
1a007dfc:	81a2      	strh	r2, [r4, #12]
1a007dfe:	d528      	bpl.n	1a007e52 <_fclose_r+0xc6>
1a007e00:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a007e02:	f000 faf9 	bl	1a0083f8 <__retarget_lock_close_recursive>
1a007e06:	f000 f95b 	bl	1a0080c0 <__sfp_lock_release>
1a007e0a:	4630      	mov	r0, r6
1a007e0c:	bd70      	pop	{r4, r5, r6, pc}
1a007e0e:	0591      	lsls	r1, r2, #22
1a007e10:	d4cc      	bmi.n	1a007dac <_fclose_r+0x20>
1a007e12:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a007e14:	f000 faf2 	bl	1a0083fc <__retarget_lock_acquire_recursive>
1a007e18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a007e1c:	2b00      	cmp	r3, #0
1a007e1e:	d1c5      	bne.n	1a007dac <_fclose_r+0x20>
1a007e20:	6e66      	ldr	r6, [r4, #100]	; 0x64
1a007e22:	f016 0601 	ands.w	r6, r6, #1
1a007e26:	d00a      	beq.n	1a007e3e <_fclose_r+0xb2>
1a007e28:	2600      	movs	r6, #0
1a007e2a:	4630      	mov	r0, r6
1a007e2c:	bd70      	pop	{r4, r5, r6, pc}
1a007e2e:	f000 f917 	bl	1a008060 <__sinit>
1a007e32:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a007e34:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a007e38:	07d8      	lsls	r0, r3, #31
1a007e3a:	d4b5      	bmi.n	1a007da8 <_fclose_r+0x1c>
1a007e3c:	e7e7      	b.n	1a007e0e <_fclose_r+0x82>
1a007e3e:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a007e40:	f000 fade 	bl	1a008400 <__retarget_lock_release_recursive>
1a007e44:	4630      	mov	r0, r6
1a007e46:	bd70      	pop	{r4, r5, r6, pc}
1a007e48:	6921      	ldr	r1, [r4, #16]
1a007e4a:	4628      	mov	r0, r5
1a007e4c:	f000 f98e 	bl	1a00816c <_free_r>
1a007e50:	e7bd      	b.n	1a007dce <_fclose_r+0x42>
1a007e52:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a007e54:	f000 fad4 	bl	1a008400 <__retarget_lock_release_recursive>
1a007e58:	e7d2      	b.n	1a007e00 <_fclose_r+0x74>
1a007e5a:	bf00      	nop

1a007e5c <__sflush_r>:
1a007e5c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
1a007e60:	b29a      	uxth	r2, r3
1a007e62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a007e66:	460c      	mov	r4, r1
1a007e68:	0711      	lsls	r1, r2, #28
1a007e6a:	4680      	mov	r8, r0
1a007e6c:	d448      	bmi.n	1a007f00 <__sflush_r+0xa4>
1a007e6e:	6862      	ldr	r2, [r4, #4]
1a007e70:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a007e74:	2a00      	cmp	r2, #0
1a007e76:	81a3      	strh	r3, [r4, #12]
1a007e78:	dd5d      	ble.n	1a007f36 <__sflush_r+0xda>
1a007e7a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
1a007e7c:	2d00      	cmp	r5, #0
1a007e7e:	d057      	beq.n	1a007f30 <__sflush_r+0xd4>
1a007e80:	2200      	movs	r2, #0
1a007e82:	b29b      	uxth	r3, r3
1a007e84:	f8d8 6000 	ldr.w	r6, [r8]
1a007e88:	69e1      	ldr	r1, [r4, #28]
1a007e8a:	f8c8 2000 	str.w	r2, [r8]
1a007e8e:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
1a007e92:	d154      	bne.n	1a007f3e <__sflush_r+0xe2>
1a007e94:	2301      	movs	r3, #1
1a007e96:	4640      	mov	r0, r8
1a007e98:	47a8      	blx	r5
1a007e9a:	1c43      	adds	r3, r0, #1
1a007e9c:	4602      	mov	r2, r0
1a007e9e:	d065      	beq.n	1a007f6c <__sflush_r+0x110>
1a007ea0:	89a3      	ldrh	r3, [r4, #12]
1a007ea2:	6aa5      	ldr	r5, [r4, #40]	; 0x28
1a007ea4:	69e1      	ldr	r1, [r4, #28]
1a007ea6:	075f      	lsls	r7, r3, #29
1a007ea8:	d505      	bpl.n	1a007eb6 <__sflush_r+0x5a>
1a007eaa:	6860      	ldr	r0, [r4, #4]
1a007eac:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a007eae:	1a12      	subs	r2, r2, r0
1a007eb0:	b10b      	cbz	r3, 1a007eb6 <__sflush_r+0x5a>
1a007eb2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a007eb4:	1ad2      	subs	r2, r2, r3
1a007eb6:	2300      	movs	r3, #0
1a007eb8:	4640      	mov	r0, r8
1a007eba:	47a8      	blx	r5
1a007ebc:	1c45      	adds	r5, r0, #1
1a007ebe:	d148      	bne.n	1a007f52 <__sflush_r+0xf6>
1a007ec0:	f8d8 2000 	ldr.w	r2, [r8]
1a007ec4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a007ec8:	2a00      	cmp	r2, #0
1a007eca:	d05c      	beq.n	1a007f86 <__sflush_r+0x12a>
1a007ecc:	2a1d      	cmp	r2, #29
1a007ece:	d001      	beq.n	1a007ed4 <__sflush_r+0x78>
1a007ed0:	2a16      	cmp	r2, #22
1a007ed2:	d164      	bne.n	1a007f9e <__sflush_r+0x142>
1a007ed4:	6922      	ldr	r2, [r4, #16]
1a007ed6:	2100      	movs	r1, #0
1a007ed8:	e9c4 2100 	strd	r2, r1, [r4]
1a007edc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
1a007ee0:	81a3      	strh	r3, [r4, #12]
1a007ee2:	6b21      	ldr	r1, [r4, #48]	; 0x30
1a007ee4:	f8c8 6000 	str.w	r6, [r8]
1a007ee8:	b311      	cbz	r1, 1a007f30 <__sflush_r+0xd4>
1a007eea:	f104 0340 	add.w	r3, r4, #64	; 0x40
1a007eee:	4299      	cmp	r1, r3
1a007ef0:	d002      	beq.n	1a007ef8 <__sflush_r+0x9c>
1a007ef2:	4640      	mov	r0, r8
1a007ef4:	f000 f93a 	bl	1a00816c <_free_r>
1a007ef8:	2000      	movs	r0, #0
1a007efa:	6320      	str	r0, [r4, #48]	; 0x30
1a007efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a007f00:	6926      	ldr	r6, [r4, #16]
1a007f02:	b1ae      	cbz	r6, 1a007f30 <__sflush_r+0xd4>
1a007f04:	6825      	ldr	r5, [r4, #0]
1a007f06:	6026      	str	r6, [r4, #0]
1a007f08:	0791      	lsls	r1, r2, #30
1a007f0a:	bf0c      	ite	eq
1a007f0c:	6963      	ldreq	r3, [r4, #20]
1a007f0e:	2300      	movne	r3, #0
1a007f10:	1bad      	subs	r5, r5, r6
1a007f12:	60a3      	str	r3, [r4, #8]
1a007f14:	e00a      	b.n	1a007f2c <__sflush_r+0xd0>
1a007f16:	462b      	mov	r3, r5
1a007f18:	4632      	mov	r2, r6
1a007f1a:	6a67      	ldr	r7, [r4, #36]	; 0x24
1a007f1c:	69e1      	ldr	r1, [r4, #28]
1a007f1e:	4640      	mov	r0, r8
1a007f20:	47b8      	blx	r7
1a007f22:	2800      	cmp	r0, #0
1a007f24:	eba5 0500 	sub.w	r5, r5, r0
1a007f28:	4406      	add	r6, r0
1a007f2a:	dd0a      	ble.n	1a007f42 <__sflush_r+0xe6>
1a007f2c:	2d00      	cmp	r5, #0
1a007f2e:	dcf2      	bgt.n	1a007f16 <__sflush_r+0xba>
1a007f30:	2000      	movs	r0, #0
1a007f32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a007f36:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a007f38:	2a00      	cmp	r2, #0
1a007f3a:	dc9e      	bgt.n	1a007e7a <__sflush_r+0x1e>
1a007f3c:	e7f8      	b.n	1a007f30 <__sflush_r+0xd4>
1a007f3e:	6d22      	ldr	r2, [r4, #80]	; 0x50
1a007f40:	e7b1      	b.n	1a007ea6 <__sflush_r+0x4a>
1a007f42:	89a3      	ldrh	r3, [r4, #12]
1a007f44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a007f48:	81a3      	strh	r3, [r4, #12]
1a007f4a:	f04f 30ff 	mov.w	r0, #4294967295
1a007f4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a007f52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a007f56:	6922      	ldr	r2, [r4, #16]
1a007f58:	6022      	str	r2, [r4, #0]
1a007f5a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
1a007f5e:	2200      	movs	r2, #0
1a007f60:	6062      	str	r2, [r4, #4]
1a007f62:	04da      	lsls	r2, r3, #19
1a007f64:	81a3      	strh	r3, [r4, #12]
1a007f66:	d5bc      	bpl.n	1a007ee2 <__sflush_r+0x86>
1a007f68:	6520      	str	r0, [r4, #80]	; 0x50
1a007f6a:	e7ba      	b.n	1a007ee2 <__sflush_r+0x86>
1a007f6c:	f8d8 3000 	ldr.w	r3, [r8]
1a007f70:	2b00      	cmp	r3, #0
1a007f72:	d095      	beq.n	1a007ea0 <__sflush_r+0x44>
1a007f74:	2b1d      	cmp	r3, #29
1a007f76:	d00f      	beq.n	1a007f98 <__sflush_r+0x13c>
1a007f78:	2b16      	cmp	r3, #22
1a007f7a:	d00d      	beq.n	1a007f98 <__sflush_r+0x13c>
1a007f7c:	89a3      	ldrh	r3, [r4, #12]
1a007f7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a007f82:	81a3      	strh	r3, [r4, #12]
1a007f84:	e7d5      	b.n	1a007f32 <__sflush_r+0xd6>
1a007f86:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
1a007f8a:	6921      	ldr	r1, [r4, #16]
1a007f8c:	81a3      	strh	r3, [r4, #12]
1a007f8e:	04db      	lsls	r3, r3, #19
1a007f90:	e9c4 1200 	strd	r1, r2, [r4]
1a007f94:	d5a5      	bpl.n	1a007ee2 <__sflush_r+0x86>
1a007f96:	e7e7      	b.n	1a007f68 <__sflush_r+0x10c>
1a007f98:	f8c8 6000 	str.w	r6, [r8]
1a007f9c:	e7c8      	b.n	1a007f30 <__sflush_r+0xd4>
1a007f9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a007fa2:	81a3      	strh	r3, [r4, #12]
1a007fa4:	e7c5      	b.n	1a007f32 <__sflush_r+0xd6>
1a007fa6:	bf00      	nop

1a007fa8 <_fflush_r>:
1a007fa8:	b538      	push	{r3, r4, r5, lr}
1a007faa:	460d      	mov	r5, r1
1a007fac:	4604      	mov	r4, r0
1a007fae:	b108      	cbz	r0, 1a007fb4 <_fflush_r+0xc>
1a007fb0:	6b83      	ldr	r3, [r0, #56]	; 0x38
1a007fb2:	b1a3      	cbz	r3, 1a007fde <_fflush_r+0x36>
1a007fb4:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
1a007fb8:	b1b8      	cbz	r0, 1a007fea <_fflush_r+0x42>
1a007fba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a007fbc:	07db      	lsls	r3, r3, #31
1a007fbe:	d401      	bmi.n	1a007fc4 <_fflush_r+0x1c>
1a007fc0:	0581      	lsls	r1, r0, #22
1a007fc2:	d515      	bpl.n	1a007ff0 <_fflush_r+0x48>
1a007fc4:	4620      	mov	r0, r4
1a007fc6:	4629      	mov	r1, r5
1a007fc8:	f7ff ff48 	bl	1a007e5c <__sflush_r>
1a007fcc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a007fce:	07da      	lsls	r2, r3, #31
1a007fd0:	4604      	mov	r4, r0
1a007fd2:	d402      	bmi.n	1a007fda <_fflush_r+0x32>
1a007fd4:	89ab      	ldrh	r3, [r5, #12]
1a007fd6:	059b      	lsls	r3, r3, #22
1a007fd8:	d50e      	bpl.n	1a007ff8 <_fflush_r+0x50>
1a007fda:	4620      	mov	r0, r4
1a007fdc:	bd38      	pop	{r3, r4, r5, pc}
1a007fde:	f000 f83f 	bl	1a008060 <__sinit>
1a007fe2:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
1a007fe6:	2800      	cmp	r0, #0
1a007fe8:	d1e7      	bne.n	1a007fba <_fflush_r+0x12>
1a007fea:	4604      	mov	r4, r0
1a007fec:	4620      	mov	r0, r4
1a007fee:	bd38      	pop	{r3, r4, r5, pc}
1a007ff0:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a007ff2:	f000 fa03 	bl	1a0083fc <__retarget_lock_acquire_recursive>
1a007ff6:	e7e5      	b.n	1a007fc4 <_fflush_r+0x1c>
1a007ff8:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a007ffa:	f000 fa01 	bl	1a008400 <__retarget_lock_release_recursive>
1a007ffe:	4620      	mov	r0, r4
1a008000:	bd38      	pop	{r3, r4, r5, pc}
1a008002:	bf00      	nop

1a008004 <std>:
1a008004:	b510      	push	{r4, lr}
1a008006:	2300      	movs	r3, #0
1a008008:	4604      	mov	r4, r0
1a00800a:	8181      	strh	r1, [r0, #12]
1a00800c:	81c2      	strh	r2, [r0, #14]
1a00800e:	e9c0 3300 	strd	r3, r3, [r0]
1a008012:	6083      	str	r3, [r0, #8]
1a008014:	6643      	str	r3, [r0, #100]	; 0x64
1a008016:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a00801a:	6183      	str	r3, [r0, #24]
1a00801c:	4619      	mov	r1, r3
1a00801e:	2208      	movs	r2, #8
1a008020:	305c      	adds	r0, #92	; 0x5c
1a008022:	f000 fd41 	bl	1a008aa8 <memset>
1a008026:	4807      	ldr	r0, [pc, #28]	; (1a008044 <std+0x40>)
1a008028:	4907      	ldr	r1, [pc, #28]	; (1a008048 <std+0x44>)
1a00802a:	4a08      	ldr	r2, [pc, #32]	; (1a00804c <std+0x48>)
1a00802c:	4b08      	ldr	r3, [pc, #32]	; (1a008050 <std+0x4c>)
1a00802e:	62e3      	str	r3, [r4, #44]	; 0x2c
1a008030:	e9c4 4007 	strd	r4, r0, [r4, #28]
1a008034:	e9c4 1209 	strd	r1, r2, [r4, #36]	; 0x24
1a008038:	f104 0058 	add.w	r0, r4, #88	; 0x58
1a00803c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a008040:	f000 b9d8 	b.w	1a0083f4 <__retarget_lock_init_recursive>
1a008044:	1a008c35 	.word	0x1a008c35
1a008048:	1a008c59 	.word	0x1a008c59
1a00804c:	1a008c99 	.word	0x1a008c99
1a008050:	1a008cb9 	.word	0x1a008cb9

1a008054 <_cleanup_r>:
1a008054:	4901      	ldr	r1, [pc, #4]	; (1a00805c <_cleanup_r+0x8>)
1a008056:	f000 b97f 	b.w	1a008358 <_fwalk_reent>
1a00805a:	bf00      	nop
1a00805c:	1a007d8d 	.word	0x1a007d8d

1a008060 <__sinit>:
1a008060:	b510      	push	{r4, lr}
1a008062:	4604      	mov	r4, r0
1a008064:	4811      	ldr	r0, [pc, #68]	; (1a0080ac <__sinit+0x4c>)
1a008066:	f000 f9c9 	bl	1a0083fc <__retarget_lock_acquire_recursive>
1a00806a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a00806c:	b9c2      	cbnz	r2, 1a0080a0 <__sinit+0x40>
1a00806e:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
1a008072:	480f      	ldr	r0, [pc, #60]	; (1a0080b0 <__sinit+0x50>)
1a008074:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
1a008078:	2103      	movs	r1, #3
1a00807a:	e9c4 13b9 	strd	r1, r3, [r4, #740]	; 0x2e4
1a00807e:	63e0      	str	r0, [r4, #60]	; 0x3c
1a008080:	2104      	movs	r1, #4
1a008082:	6860      	ldr	r0, [r4, #4]
1a008084:	f7ff ffbe 	bl	1a008004 <std>
1a008088:	2201      	movs	r2, #1
1a00808a:	2109      	movs	r1, #9
1a00808c:	68a0      	ldr	r0, [r4, #8]
1a00808e:	f7ff ffb9 	bl	1a008004 <std>
1a008092:	2202      	movs	r2, #2
1a008094:	2112      	movs	r1, #18
1a008096:	68e0      	ldr	r0, [r4, #12]
1a008098:	f7ff ffb4 	bl	1a008004 <std>
1a00809c:	2301      	movs	r3, #1
1a00809e:	63a3      	str	r3, [r4, #56]	; 0x38
1a0080a0:	4802      	ldr	r0, [pc, #8]	; (1a0080ac <__sinit+0x4c>)
1a0080a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a0080a6:	f000 b9ab 	b.w	1a008400 <__retarget_lock_release_recursive>
1a0080aa:	bf00      	nop
1a0080ac:	100035b8 	.word	0x100035b8
1a0080b0:	1a008055 	.word	0x1a008055

1a0080b4 <__sfp_lock_acquire>:
1a0080b4:	4801      	ldr	r0, [pc, #4]	; (1a0080bc <__sfp_lock_acquire+0x8>)
1a0080b6:	f000 b9a1 	b.w	1a0083fc <__retarget_lock_acquire_recursive>
1a0080ba:	bf00      	nop
1a0080bc:	100035cc 	.word	0x100035cc

1a0080c0 <__sfp_lock_release>:
1a0080c0:	4801      	ldr	r0, [pc, #4]	; (1a0080c8 <__sfp_lock_release+0x8>)
1a0080c2:	f000 b99d 	b.w	1a008400 <__retarget_lock_release_recursive>
1a0080c6:	bf00      	nop
1a0080c8:	100035cc 	.word	0x100035cc

1a0080cc <_malloc_trim_r>:
1a0080cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0080ce:	4f24      	ldr	r7, [pc, #144]	; (1a008160 <_malloc_trim_r+0x94>)
1a0080d0:	460c      	mov	r4, r1
1a0080d2:	4606      	mov	r6, r0
1a0080d4:	f000 fd38 	bl	1a008b48 <__malloc_lock>
1a0080d8:	68bb      	ldr	r3, [r7, #8]
1a0080da:	685d      	ldr	r5, [r3, #4]
1a0080dc:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
1a0080e0:	310f      	adds	r1, #15
1a0080e2:	f025 0503 	bic.w	r5, r5, #3
1a0080e6:	4429      	add	r1, r5
1a0080e8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
1a0080ec:	f021 010f 	bic.w	r1, r1, #15
1a0080f0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
1a0080f4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
1a0080f8:	db07      	blt.n	1a00810a <_malloc_trim_r+0x3e>
1a0080fa:	2100      	movs	r1, #0
1a0080fc:	4630      	mov	r0, r6
1a0080fe:	f7f9 f9e5 	bl	1a0014cc <_sbrk_r>
1a008102:	68bb      	ldr	r3, [r7, #8]
1a008104:	442b      	add	r3, r5
1a008106:	4298      	cmp	r0, r3
1a008108:	d004      	beq.n	1a008114 <_malloc_trim_r+0x48>
1a00810a:	4630      	mov	r0, r6
1a00810c:	f000 fd22 	bl	1a008b54 <__malloc_unlock>
1a008110:	2000      	movs	r0, #0
1a008112:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a008114:	4261      	negs	r1, r4
1a008116:	4630      	mov	r0, r6
1a008118:	f7f9 f9d8 	bl	1a0014cc <_sbrk_r>
1a00811c:	3001      	adds	r0, #1
1a00811e:	d00d      	beq.n	1a00813c <_malloc_trim_r+0x70>
1a008120:	4b10      	ldr	r3, [pc, #64]	; (1a008164 <_malloc_trim_r+0x98>)
1a008122:	68ba      	ldr	r2, [r7, #8]
1a008124:	6819      	ldr	r1, [r3, #0]
1a008126:	1b2d      	subs	r5, r5, r4
1a008128:	f045 0501 	orr.w	r5, r5, #1
1a00812c:	4630      	mov	r0, r6
1a00812e:	1b09      	subs	r1, r1, r4
1a008130:	6055      	str	r5, [r2, #4]
1a008132:	6019      	str	r1, [r3, #0]
1a008134:	f000 fd0e 	bl	1a008b54 <__malloc_unlock>
1a008138:	2001      	movs	r0, #1
1a00813a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00813c:	2100      	movs	r1, #0
1a00813e:	4630      	mov	r0, r6
1a008140:	f7f9 f9c4 	bl	1a0014cc <_sbrk_r>
1a008144:	68ba      	ldr	r2, [r7, #8]
1a008146:	1a83      	subs	r3, r0, r2
1a008148:	2b0f      	cmp	r3, #15
1a00814a:	ddde      	ble.n	1a00810a <_malloc_trim_r+0x3e>
1a00814c:	4c06      	ldr	r4, [pc, #24]	; (1a008168 <_malloc_trim_r+0x9c>)
1a00814e:	4905      	ldr	r1, [pc, #20]	; (1a008164 <_malloc_trim_r+0x98>)
1a008150:	6824      	ldr	r4, [r4, #0]
1a008152:	f043 0301 	orr.w	r3, r3, #1
1a008156:	1b00      	subs	r0, r0, r4
1a008158:	6053      	str	r3, [r2, #4]
1a00815a:	6008      	str	r0, [r1, #0]
1a00815c:	e7d5      	b.n	1a00810a <_malloc_trim_r+0x3e>
1a00815e:	bf00      	nop
1a008160:	100004c0 	.word	0x100004c0
1a008164:	100034c0 	.word	0x100034c0
1a008168:	100008c8 	.word	0x100008c8

1a00816c <_free_r>:
1a00816c:	2900      	cmp	r1, #0
1a00816e:	d05d      	beq.n	1a00822c <_free_r+0xc0>
1a008170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a008172:	460f      	mov	r7, r1
1a008174:	4606      	mov	r6, r0
1a008176:	f000 fce7 	bl	1a008b48 <__malloc_lock>
1a00817a:	f857 cc04 	ldr.w	ip, [r7, #-4]
1a00817e:	4c73      	ldr	r4, [pc, #460]	; (1a00834c <_free_r+0x1e0>)
1a008180:	f02c 0301 	bic.w	r3, ip, #1
1a008184:	f1a7 0008 	sub.w	r0, r7, #8
1a008188:	18c2      	adds	r2, r0, r3
1a00818a:	68a1      	ldr	r1, [r4, #8]
1a00818c:	6855      	ldr	r5, [r2, #4]
1a00818e:	4291      	cmp	r1, r2
1a008190:	f025 0503 	bic.w	r5, r5, #3
1a008194:	d07f      	beq.n	1a008296 <_free_r+0x12a>
1a008196:	f01c 0f01 	tst.w	ip, #1
1a00819a:	6055      	str	r5, [r2, #4]
1a00819c:	eb02 0105 	add.w	r1, r2, r5
1a0081a0:	d133      	bne.n	1a00820a <_free_r+0x9e>
1a0081a2:	f857 ec08 	ldr.w	lr, [r7, #-8]
1a0081a6:	6849      	ldr	r1, [r1, #4]
1a0081a8:	eba0 000e 	sub.w	r0, r0, lr
1a0081ac:	f104 0c08 	add.w	ip, r4, #8
1a0081b0:	6887      	ldr	r7, [r0, #8]
1a0081b2:	4567      	cmp	r7, ip
1a0081b4:	4473      	add	r3, lr
1a0081b6:	f001 0101 	and.w	r1, r1, #1
1a0081ba:	d060      	beq.n	1a00827e <_free_r+0x112>
1a0081bc:	f8d0 e00c 	ldr.w	lr, [r0, #12]
1a0081c0:	f8c7 e00c 	str.w	lr, [r7, #12]
1a0081c4:	f8ce 7008 	str.w	r7, [lr, #8]
1a0081c8:	2900      	cmp	r1, #0
1a0081ca:	f000 8089 	beq.w	1a0082e0 <_free_r+0x174>
1a0081ce:	f043 0101 	orr.w	r1, r3, #1
1a0081d2:	6041      	str	r1, [r0, #4]
1a0081d4:	6013      	str	r3, [r2, #0]
1a0081d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a0081da:	d230      	bcs.n	1a00823e <_free_r+0xd2>
1a0081dc:	08db      	lsrs	r3, r3, #3
1a0081de:	1c59      	adds	r1, r3, #1
1a0081e0:	6865      	ldr	r5, [r4, #4]
1a0081e2:	109a      	asrs	r2, r3, #2
1a0081e4:	2301      	movs	r3, #1
1a0081e6:	4093      	lsls	r3, r2
1a0081e8:	432b      	orrs	r3, r5
1a0081ea:	eb04 02c1 	add.w	r2, r4, r1, lsl #3
1a0081ee:	f854 5031 	ldr.w	r5, [r4, r1, lsl #3]
1a0081f2:	6063      	str	r3, [r4, #4]
1a0081f4:	3a08      	subs	r2, #8
1a0081f6:	e9c0 5202 	strd	r5, r2, [r0, #8]
1a0081fa:	f844 0031 	str.w	r0, [r4, r1, lsl #3]
1a0081fe:	60e8      	str	r0, [r5, #12]
1a008200:	4630      	mov	r0, r6
1a008202:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
1a008206:	f000 bca5 	b.w	1a008b54 <__malloc_unlock>
1a00820a:	6849      	ldr	r1, [r1, #4]
1a00820c:	07c9      	lsls	r1, r1, #31
1a00820e:	d40e      	bmi.n	1a00822e <_free_r+0xc2>
1a008210:	442b      	add	r3, r5
1a008212:	f104 0c08 	add.w	ip, r4, #8
1a008216:	6891      	ldr	r1, [r2, #8]
1a008218:	4561      	cmp	r1, ip
1a00821a:	f043 0501 	orr.w	r5, r3, #1
1a00821e:	d067      	beq.n	1a0082f0 <_free_r+0x184>
1a008220:	68d2      	ldr	r2, [r2, #12]
1a008222:	60ca      	str	r2, [r1, #12]
1a008224:	6091      	str	r1, [r2, #8]
1a008226:	6045      	str	r5, [r0, #4]
1a008228:	50c3      	str	r3, [r0, r3]
1a00822a:	e7d4      	b.n	1a0081d6 <_free_r+0x6a>
1a00822c:	4770      	bx	lr
1a00822e:	f043 0101 	orr.w	r1, r3, #1
1a008232:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a008236:	f847 1c04 	str.w	r1, [r7, #-4]
1a00823a:	6013      	str	r3, [r2, #0]
1a00823c:	d3ce      	bcc.n	1a0081dc <_free_r+0x70>
1a00823e:	0a5a      	lsrs	r2, r3, #9
1a008240:	2a04      	cmp	r2, #4
1a008242:	d842      	bhi.n	1a0082ca <_free_r+0x15e>
1a008244:	099a      	lsrs	r2, r3, #6
1a008246:	f102 0739 	add.w	r7, r2, #57	; 0x39
1a00824a:	00ff      	lsls	r7, r7, #3
1a00824c:	f102 0138 	add.w	r1, r2, #56	; 0x38
1a008250:	19e5      	adds	r5, r4, r7
1a008252:	59e2      	ldr	r2, [r4, r7]
1a008254:	3d08      	subs	r5, #8
1a008256:	4295      	cmp	r5, r2
1a008258:	d051      	beq.n	1a0082fe <_free_r+0x192>
1a00825a:	6851      	ldr	r1, [r2, #4]
1a00825c:	f021 0103 	bic.w	r1, r1, #3
1a008260:	4299      	cmp	r1, r3
1a008262:	d902      	bls.n	1a00826a <_free_r+0xfe>
1a008264:	6892      	ldr	r2, [r2, #8]
1a008266:	4295      	cmp	r5, r2
1a008268:	d1f7      	bne.n	1a00825a <_free_r+0xee>
1a00826a:	68d5      	ldr	r5, [r2, #12]
1a00826c:	e9c0 2502 	strd	r2, r5, [r0, #8]
1a008270:	60a8      	str	r0, [r5, #8]
1a008272:	60d0      	str	r0, [r2, #12]
1a008274:	4630      	mov	r0, r6
1a008276:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
1a00827a:	f000 bc6b 	b.w	1a008b54 <__malloc_unlock>
1a00827e:	2900      	cmp	r1, #0
1a008280:	d15e      	bne.n	1a008340 <_free_r+0x1d4>
1a008282:	e9d2 1202 	ldrd	r1, r2, [r2, #8]
1a008286:	442b      	add	r3, r5
1a008288:	f043 0401 	orr.w	r4, r3, #1
1a00828c:	60ca      	str	r2, [r1, #12]
1a00828e:	6091      	str	r1, [r2, #8]
1a008290:	6044      	str	r4, [r0, #4]
1a008292:	50c3      	str	r3, [r0, r3]
1a008294:	e7b4      	b.n	1a008200 <_free_r+0x94>
1a008296:	f01c 0f01 	tst.w	ip, #1
1a00829a:	442b      	add	r3, r5
1a00829c:	d107      	bne.n	1a0082ae <_free_r+0x142>
1a00829e:	f857 2c08 	ldr.w	r2, [r7, #-8]
1a0082a2:	1a80      	subs	r0, r0, r2
1a0082a4:	4413      	add	r3, r2
1a0082a6:	e9d0 1202 	ldrd	r1, r2, [r0, #8]
1a0082aa:	60ca      	str	r2, [r1, #12]
1a0082ac:	6091      	str	r1, [r2, #8]
1a0082ae:	4a28      	ldr	r2, [pc, #160]	; (1a008350 <_free_r+0x1e4>)
1a0082b0:	6812      	ldr	r2, [r2, #0]
1a0082b2:	f043 0101 	orr.w	r1, r3, #1
1a0082b6:	429a      	cmp	r2, r3
1a0082b8:	6041      	str	r1, [r0, #4]
1a0082ba:	60a0      	str	r0, [r4, #8]
1a0082bc:	d8a0      	bhi.n	1a008200 <_free_r+0x94>
1a0082be:	4b25      	ldr	r3, [pc, #148]	; (1a008354 <_free_r+0x1e8>)
1a0082c0:	4630      	mov	r0, r6
1a0082c2:	6819      	ldr	r1, [r3, #0]
1a0082c4:	f7ff ff02 	bl	1a0080cc <_malloc_trim_r>
1a0082c8:	e79a      	b.n	1a008200 <_free_r+0x94>
1a0082ca:	2a14      	cmp	r2, #20
1a0082cc:	d90a      	bls.n	1a0082e4 <_free_r+0x178>
1a0082ce:	2a54      	cmp	r2, #84	; 0x54
1a0082d0:	d81d      	bhi.n	1a00830e <_free_r+0x1a2>
1a0082d2:	0b1a      	lsrs	r2, r3, #12
1a0082d4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
1a0082d8:	00ff      	lsls	r7, r7, #3
1a0082da:	f102 016e 	add.w	r1, r2, #110	; 0x6e
1a0082de:	e7b7      	b.n	1a008250 <_free_r+0xe4>
1a0082e0:	442b      	add	r3, r5
1a0082e2:	e798      	b.n	1a008216 <_free_r+0xaa>
1a0082e4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
1a0082e8:	00ff      	lsls	r7, r7, #3
1a0082ea:	f102 015b 	add.w	r1, r2, #91	; 0x5b
1a0082ee:	e7af      	b.n	1a008250 <_free_r+0xe4>
1a0082f0:	e9c4 0004 	strd	r0, r0, [r4, #16]
1a0082f4:	e9c0 cc02 	strd	ip, ip, [r0, #8]
1a0082f8:	6045      	str	r5, [r0, #4]
1a0082fa:	50c3      	str	r3, [r0, r3]
1a0082fc:	e780      	b.n	1a008200 <_free_r+0x94>
1a0082fe:	6863      	ldr	r3, [r4, #4]
1a008300:	1089      	asrs	r1, r1, #2
1a008302:	2701      	movs	r7, #1
1a008304:	fa07 f101 	lsl.w	r1, r7, r1
1a008308:	4319      	orrs	r1, r3
1a00830a:	6061      	str	r1, [r4, #4]
1a00830c:	e7ae      	b.n	1a00826c <_free_r+0x100>
1a00830e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
1a008312:	d806      	bhi.n	1a008322 <_free_r+0x1b6>
1a008314:	0bda      	lsrs	r2, r3, #15
1a008316:	f102 0778 	add.w	r7, r2, #120	; 0x78
1a00831a:	00ff      	lsls	r7, r7, #3
1a00831c:	f102 0177 	add.w	r1, r2, #119	; 0x77
1a008320:	e796      	b.n	1a008250 <_free_r+0xe4>
1a008322:	f240 5154 	movw	r1, #1364	; 0x554
1a008326:	428a      	cmp	r2, r1
1a008328:	d806      	bhi.n	1a008338 <_free_r+0x1cc>
1a00832a:	0c9a      	lsrs	r2, r3, #18
1a00832c:	f102 077d 	add.w	r7, r2, #125	; 0x7d
1a008330:	00ff      	lsls	r7, r7, #3
1a008332:	f102 017c 	add.w	r1, r2, #124	; 0x7c
1a008336:	e78b      	b.n	1a008250 <_free_r+0xe4>
1a008338:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
1a00833c:	217e      	movs	r1, #126	; 0x7e
1a00833e:	e787      	b.n	1a008250 <_free_r+0xe4>
1a008340:	f043 0101 	orr.w	r1, r3, #1
1a008344:	6041      	str	r1, [r0, #4]
1a008346:	6013      	str	r3, [r2, #0]
1a008348:	e75a      	b.n	1a008200 <_free_r+0x94>
1a00834a:	bf00      	nop
1a00834c:	100004c0 	.word	0x100004c0
1a008350:	100008cc 	.word	0x100008cc
1a008354:	100034f0 	.word	0x100034f0

1a008358 <_fwalk_reent>:
1a008358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a00835c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
1a008360:	d01f      	beq.n	1a0083a2 <_fwalk_reent+0x4a>
1a008362:	4688      	mov	r8, r1
1a008364:	4606      	mov	r6, r0
1a008366:	f04f 0900 	mov.w	r9, #0
1a00836a:	e9d7 5401 	ldrd	r5, r4, [r7, #4]
1a00836e:	3d01      	subs	r5, #1
1a008370:	d411      	bmi.n	1a008396 <_fwalk_reent+0x3e>
1a008372:	89a3      	ldrh	r3, [r4, #12]
1a008374:	2b01      	cmp	r3, #1
1a008376:	f105 35ff 	add.w	r5, r5, #4294967295
1a00837a:	d908      	bls.n	1a00838e <_fwalk_reent+0x36>
1a00837c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
1a008380:	3301      	adds	r3, #1
1a008382:	4621      	mov	r1, r4
1a008384:	4630      	mov	r0, r6
1a008386:	d002      	beq.n	1a00838e <_fwalk_reent+0x36>
1a008388:	47c0      	blx	r8
1a00838a:	ea49 0900 	orr.w	r9, r9, r0
1a00838e:	1c6b      	adds	r3, r5, #1
1a008390:	f104 0468 	add.w	r4, r4, #104	; 0x68
1a008394:	d1ed      	bne.n	1a008372 <_fwalk_reent+0x1a>
1a008396:	683f      	ldr	r7, [r7, #0]
1a008398:	2f00      	cmp	r7, #0
1a00839a:	d1e6      	bne.n	1a00836a <_fwalk_reent+0x12>
1a00839c:	4648      	mov	r0, r9
1a00839e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a0083a2:	46b9      	mov	r9, r7
1a0083a4:	4648      	mov	r0, r9
1a0083a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a0083aa:	bf00      	nop

1a0083ac <__libc_init_array>:
1a0083ac:	b570      	push	{r4, r5, r6, lr}
1a0083ae:	4e0d      	ldr	r6, [pc, #52]	; (1a0083e4 <__libc_init_array+0x38>)
1a0083b0:	4d0d      	ldr	r5, [pc, #52]	; (1a0083e8 <__libc_init_array+0x3c>)
1a0083b2:	1b76      	subs	r6, r6, r5
1a0083b4:	10b6      	asrs	r6, r6, #2
1a0083b6:	d006      	beq.n	1a0083c6 <__libc_init_array+0x1a>
1a0083b8:	2400      	movs	r4, #0
1a0083ba:	3401      	adds	r4, #1
1a0083bc:	f855 3b04 	ldr.w	r3, [r5], #4
1a0083c0:	4798      	blx	r3
1a0083c2:	42a6      	cmp	r6, r4
1a0083c4:	d1f9      	bne.n	1a0083ba <__libc_init_array+0xe>
1a0083c6:	4e09      	ldr	r6, [pc, #36]	; (1a0083ec <__libc_init_array+0x40>)
1a0083c8:	4d09      	ldr	r5, [pc, #36]	; (1a0083f0 <__libc_init_array+0x44>)
1a0083ca:	1b76      	subs	r6, r6, r5
1a0083cc:	f7f8 ff69 	bl	1a0012a2 <_init>
1a0083d0:	10b6      	asrs	r6, r6, #2
1a0083d2:	d006      	beq.n	1a0083e2 <__libc_init_array+0x36>
1a0083d4:	2400      	movs	r4, #0
1a0083d6:	3401      	adds	r4, #1
1a0083d8:	f855 3b04 	ldr.w	r3, [r5], #4
1a0083dc:	4798      	blx	r3
1a0083de:	42a6      	cmp	r6, r4
1a0083e0:	d1f9      	bne.n	1a0083d6 <__libc_init_array+0x2a>
1a0083e2:	bd70      	pop	{r4, r5, r6, pc}
1a0083e4:	1a00d494 	.word	0x1a00d494
1a0083e8:	1a00d494 	.word	0x1a00d494
1a0083ec:	1a00d498 	.word	0x1a00d498
1a0083f0:	1a00d494 	.word	0x1a00d494

1a0083f4 <__retarget_lock_init_recursive>:
1a0083f4:	4770      	bx	lr
1a0083f6:	bf00      	nop

1a0083f8 <__retarget_lock_close_recursive>:
1a0083f8:	4770      	bx	lr
1a0083fa:	bf00      	nop

1a0083fc <__retarget_lock_acquire_recursive>:
1a0083fc:	4770      	bx	lr
1a0083fe:	bf00      	nop

1a008400 <__retarget_lock_release_recursive>:
1a008400:	4770      	bx	lr
1a008402:	bf00      	nop

1a008404 <_malloc_r>:
1a008404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a008408:	f101 050b 	add.w	r5, r1, #11
1a00840c:	2d16      	cmp	r5, #22
1a00840e:	b083      	sub	sp, #12
1a008410:	4606      	mov	r6, r0
1a008412:	d823      	bhi.n	1a00845c <_malloc_r+0x58>
1a008414:	2910      	cmp	r1, #16
1a008416:	f200 80b9 	bhi.w	1a00858c <_malloc_r+0x188>
1a00841a:	f000 fb95 	bl	1a008b48 <__malloc_lock>
1a00841e:	2510      	movs	r5, #16
1a008420:	2318      	movs	r3, #24
1a008422:	2002      	movs	r0, #2
1a008424:	4fba      	ldr	r7, [pc, #744]	; (1a008710 <_malloc_r+0x30c>)
1a008426:	443b      	add	r3, r7
1a008428:	f1a3 0208 	sub.w	r2, r3, #8
1a00842c:	685c      	ldr	r4, [r3, #4]
1a00842e:	4294      	cmp	r4, r2
1a008430:	f000 80b9 	beq.w	1a0085a6 <_malloc_r+0x1a2>
1a008434:	6863      	ldr	r3, [r4, #4]
1a008436:	f023 0303 	bic.w	r3, r3, #3
1a00843a:	4423      	add	r3, r4
1a00843c:	e9d4 5102 	ldrd	r5, r1, [r4, #8]
1a008440:	685a      	ldr	r2, [r3, #4]
1a008442:	60e9      	str	r1, [r5, #12]
1a008444:	f042 0201 	orr.w	r2, r2, #1
1a008448:	4630      	mov	r0, r6
1a00844a:	608d      	str	r5, [r1, #8]
1a00844c:	605a      	str	r2, [r3, #4]
1a00844e:	f000 fb81 	bl	1a008b54 <__malloc_unlock>
1a008452:	3408      	adds	r4, #8
1a008454:	4620      	mov	r0, r4
1a008456:	b003      	add	sp, #12
1a008458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00845c:	f035 0507 	bics.w	r5, r5, #7
1a008460:	f100 8094 	bmi.w	1a00858c <_malloc_r+0x188>
1a008464:	42a9      	cmp	r1, r5
1a008466:	f200 8091 	bhi.w	1a00858c <_malloc_r+0x188>
1a00846a:	f000 fb6d 	bl	1a008b48 <__malloc_lock>
1a00846e:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
1a008472:	f0c0 81a2 	bcc.w	1a0087ba <_malloc_r+0x3b6>
1a008476:	0a6b      	lsrs	r3, r5, #9
1a008478:	f000 808f 	beq.w	1a00859a <_malloc_r+0x196>
1a00847c:	2b04      	cmp	r3, #4
1a00847e:	f200 8178 	bhi.w	1a008772 <_malloc_r+0x36e>
1a008482:	09ab      	lsrs	r3, r5, #6
1a008484:	f103 0039 	add.w	r0, r3, #57	; 0x39
1a008488:	f103 0c38 	add.w	ip, r3, #56	; 0x38
1a00848c:	00c3      	lsls	r3, r0, #3
1a00848e:	4fa0      	ldr	r7, [pc, #640]	; (1a008710 <_malloc_r+0x30c>)
1a008490:	443b      	add	r3, r7
1a008492:	f1a3 0108 	sub.w	r1, r3, #8
1a008496:	685c      	ldr	r4, [r3, #4]
1a008498:	42a1      	cmp	r1, r4
1a00849a:	d106      	bne.n	1a0084aa <_malloc_r+0xa6>
1a00849c:	e00c      	b.n	1a0084b8 <_malloc_r+0xb4>
1a00849e:	2a00      	cmp	r2, #0
1a0084a0:	f280 8127 	bge.w	1a0086f2 <_malloc_r+0x2ee>
1a0084a4:	68e4      	ldr	r4, [r4, #12]
1a0084a6:	42a1      	cmp	r1, r4
1a0084a8:	d006      	beq.n	1a0084b8 <_malloc_r+0xb4>
1a0084aa:	6863      	ldr	r3, [r4, #4]
1a0084ac:	f023 0303 	bic.w	r3, r3, #3
1a0084b0:	1b5a      	subs	r2, r3, r5
1a0084b2:	2a0f      	cmp	r2, #15
1a0084b4:	ddf3      	ble.n	1a00849e <_malloc_r+0x9a>
1a0084b6:	4660      	mov	r0, ip
1a0084b8:	693c      	ldr	r4, [r7, #16]
1a0084ba:	f8df c268 	ldr.w	ip, [pc, #616]	; 1a008724 <_malloc_r+0x320>
1a0084be:	4564      	cmp	r4, ip
1a0084c0:	d07c      	beq.n	1a0085bc <_malloc_r+0x1b8>
1a0084c2:	6863      	ldr	r3, [r4, #4]
1a0084c4:	f023 0303 	bic.w	r3, r3, #3
1a0084c8:	1b5a      	subs	r2, r3, r5
1a0084ca:	2a0f      	cmp	r2, #15
1a0084cc:	f300 8183 	bgt.w	1a0087d6 <_malloc_r+0x3d2>
1a0084d0:	2a00      	cmp	r2, #0
1a0084d2:	e9c7 cc04 	strd	ip, ip, [r7, #16]
1a0084d6:	f280 8174 	bge.w	1a0087c2 <_malloc_r+0x3be>
1a0084da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a0084de:	f080 8125 	bcs.w	1a00872c <_malloc_r+0x328>
1a0084e2:	08db      	lsrs	r3, r3, #3
1a0084e4:	1c59      	adds	r1, r3, #1
1a0084e6:	687a      	ldr	r2, [r7, #4]
1a0084e8:	f857 8031 	ldr.w	r8, [r7, r1, lsl #3]
1a0084ec:	f8c4 8008 	str.w	r8, [r4, #8]
1a0084f0:	f04f 0e01 	mov.w	lr, #1
1a0084f4:	109b      	asrs	r3, r3, #2
1a0084f6:	fa0e f303 	lsl.w	r3, lr, r3
1a0084fa:	eb07 0ec1 	add.w	lr, r7, r1, lsl #3
1a0084fe:	4313      	orrs	r3, r2
1a008500:	f1ae 0208 	sub.w	r2, lr, #8
1a008504:	60e2      	str	r2, [r4, #12]
1a008506:	607b      	str	r3, [r7, #4]
1a008508:	f847 4031 	str.w	r4, [r7, r1, lsl #3]
1a00850c:	f8c8 400c 	str.w	r4, [r8, #12]
1a008510:	1082      	asrs	r2, r0, #2
1a008512:	2401      	movs	r4, #1
1a008514:	4094      	lsls	r4, r2
1a008516:	429c      	cmp	r4, r3
1a008518:	d856      	bhi.n	1a0085c8 <_malloc_r+0x1c4>
1a00851a:	421c      	tst	r4, r3
1a00851c:	d106      	bne.n	1a00852c <_malloc_r+0x128>
1a00851e:	f020 0003 	bic.w	r0, r0, #3
1a008522:	0064      	lsls	r4, r4, #1
1a008524:	421c      	tst	r4, r3
1a008526:	f100 0004 	add.w	r0, r0, #4
1a00852a:	d0fa      	beq.n	1a008522 <_malloc_r+0x11e>
1a00852c:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
1a008530:	46ce      	mov	lr, r9
1a008532:	4680      	mov	r8, r0
1a008534:	f8de 300c 	ldr.w	r3, [lr, #12]
1a008538:	459e      	cmp	lr, r3
1a00853a:	d107      	bne.n	1a00854c <_malloc_r+0x148>
1a00853c:	e125      	b.n	1a00878a <_malloc_r+0x386>
1a00853e:	2a00      	cmp	r2, #0
1a008540:	f280 812c 	bge.w	1a00879c <_malloc_r+0x398>
1a008544:	68db      	ldr	r3, [r3, #12]
1a008546:	459e      	cmp	lr, r3
1a008548:	f000 811f 	beq.w	1a00878a <_malloc_r+0x386>
1a00854c:	6859      	ldr	r1, [r3, #4]
1a00854e:	f021 0103 	bic.w	r1, r1, #3
1a008552:	1b4a      	subs	r2, r1, r5
1a008554:	2a0f      	cmp	r2, #15
1a008556:	ddf2      	ble.n	1a00853e <_malloc_r+0x13a>
1a008558:	e9d3 8e02 	ldrd	r8, lr, [r3, #8]
1a00855c:	195c      	adds	r4, r3, r5
1a00855e:	f045 0501 	orr.w	r5, r5, #1
1a008562:	605d      	str	r5, [r3, #4]
1a008564:	f042 0501 	orr.w	r5, r2, #1
1a008568:	f8c8 e00c 	str.w	lr, [r8, #12]
1a00856c:	4630      	mov	r0, r6
1a00856e:	f8ce 8008 	str.w	r8, [lr, #8]
1a008572:	e9c7 4404 	strd	r4, r4, [r7, #16]
1a008576:	e9c4 cc02 	strd	ip, ip, [r4, #8]
1a00857a:	6065      	str	r5, [r4, #4]
1a00857c:	505a      	str	r2, [r3, r1]
1a00857e:	9300      	str	r3, [sp, #0]
1a008580:	f000 fae8 	bl	1a008b54 <__malloc_unlock>
1a008584:	9b00      	ldr	r3, [sp, #0]
1a008586:	f103 0408 	add.w	r4, r3, #8
1a00858a:	e002      	b.n	1a008592 <_malloc_r+0x18e>
1a00858c:	230c      	movs	r3, #12
1a00858e:	6033      	str	r3, [r6, #0]
1a008590:	2400      	movs	r4, #0
1a008592:	4620      	mov	r0, r4
1a008594:	b003      	add	sp, #12
1a008596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00859a:	f44f 7300 	mov.w	r3, #512	; 0x200
1a00859e:	2040      	movs	r0, #64	; 0x40
1a0085a0:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
1a0085a4:	e773      	b.n	1a00848e <_malloc_r+0x8a>
1a0085a6:	68dc      	ldr	r4, [r3, #12]
1a0085a8:	42a3      	cmp	r3, r4
1a0085aa:	bf08      	it	eq
1a0085ac:	3002      	addeq	r0, #2
1a0085ae:	f47f af41 	bne.w	1a008434 <_malloc_r+0x30>
1a0085b2:	693c      	ldr	r4, [r7, #16]
1a0085b4:	f8df c16c 	ldr.w	ip, [pc, #364]	; 1a008724 <_malloc_r+0x320>
1a0085b8:	4564      	cmp	r4, ip
1a0085ba:	d182      	bne.n	1a0084c2 <_malloc_r+0xbe>
1a0085bc:	687b      	ldr	r3, [r7, #4]
1a0085be:	1082      	asrs	r2, r0, #2
1a0085c0:	2401      	movs	r4, #1
1a0085c2:	4094      	lsls	r4, r2
1a0085c4:	429c      	cmp	r4, r3
1a0085c6:	d9a8      	bls.n	1a00851a <_malloc_r+0x116>
1a0085c8:	68bc      	ldr	r4, [r7, #8]
1a0085ca:	6863      	ldr	r3, [r4, #4]
1a0085cc:	f023 0803 	bic.w	r8, r3, #3
1a0085d0:	45a8      	cmp	r8, r5
1a0085d2:	d303      	bcc.n	1a0085dc <_malloc_r+0x1d8>
1a0085d4:	eba8 0305 	sub.w	r3, r8, r5
1a0085d8:	2b0f      	cmp	r3, #15
1a0085da:	dc7a      	bgt.n	1a0086d2 <_malloc_r+0x2ce>
1a0085dc:	f8df 9148 	ldr.w	r9, [pc, #328]	; 1a008728 <_malloc_r+0x324>
1a0085e0:	4b4c      	ldr	r3, [pc, #304]	; (1a008714 <_malloc_r+0x310>)
1a0085e2:	f8d9 2000 	ldr.w	r2, [r9]
1a0085e6:	681b      	ldr	r3, [r3, #0]
1a0085e8:	3201      	adds	r2, #1
1a0085ea:	442b      	add	r3, r5
1a0085ec:	eb04 0a08 	add.w	sl, r4, r8
1a0085f0:	f000 813c 	beq.w	1a00886c <_malloc_r+0x468>
1a0085f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a0085f8:	330f      	adds	r3, #15
1a0085fa:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
1a0085fe:	f02b 0b0f 	bic.w	fp, fp, #15
1a008602:	4659      	mov	r1, fp
1a008604:	4630      	mov	r0, r6
1a008606:	f7f8 ff61 	bl	1a0014cc <_sbrk_r>
1a00860a:	1c41      	adds	r1, r0, #1
1a00860c:	4602      	mov	r2, r0
1a00860e:	f000 80fc 	beq.w	1a00880a <_malloc_r+0x406>
1a008612:	4582      	cmp	sl, r0
1a008614:	f200 80f7 	bhi.w	1a008806 <_malloc_r+0x402>
1a008618:	4b3f      	ldr	r3, [pc, #252]	; (1a008718 <_malloc_r+0x314>)
1a00861a:	6818      	ldr	r0, [r3, #0]
1a00861c:	4458      	add	r0, fp
1a00861e:	6018      	str	r0, [r3, #0]
1a008620:	4601      	mov	r1, r0
1a008622:	f000 8157 	beq.w	1a0088d4 <_malloc_r+0x4d0>
1a008626:	f8d9 0000 	ldr.w	r0, [r9]
1a00862a:	9301      	str	r3, [sp, #4]
1a00862c:	3001      	adds	r0, #1
1a00862e:	bf1b      	ittet	ne
1a008630:	eba2 0a0a 	subne.w	sl, r2, sl
1a008634:	4451      	addne	r1, sl
1a008636:	f8c9 2000 	streq.w	r2, [r9]
1a00863a:	6019      	strne	r1, [r3, #0]
1a00863c:	f012 0a07 	ands.w	sl, r2, #7
1a008640:	f000 8120 	beq.w	1a008884 <_malloc_r+0x480>
1a008644:	f1ca 0108 	rsb	r1, sl, #8
1a008648:	440a      	add	r2, r1
1a00864a:	f5ca 5180 	rsb	r1, sl, #4096	; 0x1000
1a00864e:	4493      	add	fp, r2
1a008650:	3108      	adds	r1, #8
1a008652:	eba1 010b 	sub.w	r1, r1, fp
1a008656:	f3c1 090b 	ubfx	r9, r1, #0, #12
1a00865a:	4649      	mov	r1, r9
1a00865c:	4630      	mov	r0, r6
1a00865e:	9200      	str	r2, [sp, #0]
1a008660:	f7f8 ff34 	bl	1a0014cc <_sbrk_r>
1a008664:	1c42      	adds	r2, r0, #1
1a008666:	e9dd 2300 	ldrd	r2, r3, [sp]
1a00866a:	f000 8158 	beq.w	1a00891e <_malloc_r+0x51a>
1a00866e:	1a80      	subs	r0, r0, r2
1a008670:	eb00 0b09 	add.w	fp, r0, r9
1a008674:	6818      	ldr	r0, [r3, #0]
1a008676:	60ba      	str	r2, [r7, #8]
1a008678:	f04b 0101 	orr.w	r1, fp, #1
1a00867c:	4448      	add	r0, r9
1a00867e:	42bc      	cmp	r4, r7
1a008680:	6051      	str	r1, [r2, #4]
1a008682:	6018      	str	r0, [r3, #0]
1a008684:	f000 8132 	beq.w	1a0088ec <_malloc_r+0x4e8>
1a008688:	f1b8 0f0f 	cmp.w	r8, #15
1a00868c:	f240 8130 	bls.w	1a0088f0 <_malloc_r+0x4ec>
1a008690:	6861      	ldr	r1, [r4, #4]
1a008692:	f1a8 0c0c 	sub.w	ip, r8, #12
1a008696:	f02c 0c07 	bic.w	ip, ip, #7
1a00869a:	f001 0101 	and.w	r1, r1, #1
1a00869e:	eb04 0e0c 	add.w	lr, r4, ip
1a0086a2:	ea41 010c 	orr.w	r1, r1, ip
1a0086a6:	f04f 0805 	mov.w	r8, #5
1a0086aa:	f1bc 0f0f 	cmp.w	ip, #15
1a0086ae:	6061      	str	r1, [r4, #4]
1a0086b0:	e9ce 8801 	strd	r8, r8, [lr, #4]
1a0086b4:	f200 813b 	bhi.w	1a00892e <_malloc_r+0x52a>
1a0086b8:	6851      	ldr	r1, [r2, #4]
1a0086ba:	4614      	mov	r4, r2
1a0086bc:	4b17      	ldr	r3, [pc, #92]	; (1a00871c <_malloc_r+0x318>)
1a0086be:	681a      	ldr	r2, [r3, #0]
1a0086c0:	4282      	cmp	r2, r0
1a0086c2:	bf38      	it	cc
1a0086c4:	6018      	strcc	r0, [r3, #0]
1a0086c6:	4b16      	ldr	r3, [pc, #88]	; (1a008720 <_malloc_r+0x31c>)
1a0086c8:	681a      	ldr	r2, [r3, #0]
1a0086ca:	4282      	cmp	r2, r0
1a0086cc:	bf38      	it	cc
1a0086ce:	6018      	strcc	r0, [r3, #0]
1a0086d0:	e09d      	b.n	1a00880e <_malloc_r+0x40a>
1a0086d2:	1962      	adds	r2, r4, r5
1a0086d4:	f043 0301 	orr.w	r3, r3, #1
1a0086d8:	f045 0501 	orr.w	r5, r5, #1
1a0086dc:	6065      	str	r5, [r4, #4]
1a0086de:	4630      	mov	r0, r6
1a0086e0:	60ba      	str	r2, [r7, #8]
1a0086e2:	6053      	str	r3, [r2, #4]
1a0086e4:	f000 fa36 	bl	1a008b54 <__malloc_unlock>
1a0086e8:	3408      	adds	r4, #8
1a0086ea:	4620      	mov	r0, r4
1a0086ec:	b003      	add	sp, #12
1a0086ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0086f2:	4423      	add	r3, r4
1a0086f4:	68e1      	ldr	r1, [r4, #12]
1a0086f6:	685a      	ldr	r2, [r3, #4]
1a0086f8:	68a5      	ldr	r5, [r4, #8]
1a0086fa:	f042 0201 	orr.w	r2, r2, #1
1a0086fe:	60e9      	str	r1, [r5, #12]
1a008700:	4630      	mov	r0, r6
1a008702:	608d      	str	r5, [r1, #8]
1a008704:	605a      	str	r2, [r3, #4]
1a008706:	f000 fa25 	bl	1a008b54 <__malloc_unlock>
1a00870a:	3408      	adds	r4, #8
1a00870c:	e741      	b.n	1a008592 <_malloc_r+0x18e>
1a00870e:	bf00      	nop
1a008710:	100004c0 	.word	0x100004c0
1a008714:	100034f0 	.word	0x100034f0
1a008718:	100034c0 	.word	0x100034c0
1a00871c:	100034e8 	.word	0x100034e8
1a008720:	100034ec 	.word	0x100034ec
1a008724:	100004c8 	.word	0x100004c8
1a008728:	100008c8 	.word	0x100008c8
1a00872c:	0a5a      	lsrs	r2, r3, #9
1a00872e:	2a04      	cmp	r2, #4
1a008730:	d963      	bls.n	1a0087fa <_malloc_r+0x3f6>
1a008732:	2a14      	cmp	r2, #20
1a008734:	f200 80b7 	bhi.w	1a0088a6 <_malloc_r+0x4a2>
1a008738:	f102 015c 	add.w	r1, r2, #92	; 0x5c
1a00873c:	00c9      	lsls	r1, r1, #3
1a00873e:	325b      	adds	r2, #91	; 0x5b
1a008740:	eb07 0e01 	add.w	lr, r7, r1
1a008744:	5879      	ldr	r1, [r7, r1]
1a008746:	f1ae 0e08 	sub.w	lr, lr, #8
1a00874a:	458e      	cmp	lr, r1
1a00874c:	f000 8091 	beq.w	1a008872 <_malloc_r+0x46e>
1a008750:	684a      	ldr	r2, [r1, #4]
1a008752:	f022 0203 	bic.w	r2, r2, #3
1a008756:	429a      	cmp	r2, r3
1a008758:	d902      	bls.n	1a008760 <_malloc_r+0x35c>
1a00875a:	6889      	ldr	r1, [r1, #8]
1a00875c:	458e      	cmp	lr, r1
1a00875e:	d1f7      	bne.n	1a008750 <_malloc_r+0x34c>
1a008760:	f8d1 e00c 	ldr.w	lr, [r1, #12]
1a008764:	687b      	ldr	r3, [r7, #4]
1a008766:	e9c4 1e02 	strd	r1, lr, [r4, #8]
1a00876a:	f8ce 4008 	str.w	r4, [lr, #8]
1a00876e:	60cc      	str	r4, [r1, #12]
1a008770:	e6ce      	b.n	1a008510 <_malloc_r+0x10c>
1a008772:	2b14      	cmp	r3, #20
1a008774:	d959      	bls.n	1a00882a <_malloc_r+0x426>
1a008776:	2b54      	cmp	r3, #84	; 0x54
1a008778:	f200 809d 	bhi.w	1a0088b6 <_malloc_r+0x4b2>
1a00877c:	0b2b      	lsrs	r3, r5, #12
1a00877e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
1a008782:	f103 0c6e 	add.w	ip, r3, #110	; 0x6e
1a008786:	00c3      	lsls	r3, r0, #3
1a008788:	e681      	b.n	1a00848e <_malloc_r+0x8a>
1a00878a:	f108 0801 	add.w	r8, r8, #1
1a00878e:	f018 0f03 	tst.w	r8, #3
1a008792:	f10e 0e08 	add.w	lr, lr, #8
1a008796:	f47f aecd 	bne.w	1a008534 <_malloc_r+0x130>
1a00879a:	e051      	b.n	1a008840 <_malloc_r+0x43c>
1a00879c:	4419      	add	r1, r3
1a00879e:	461c      	mov	r4, r3
1a0087a0:	684a      	ldr	r2, [r1, #4]
1a0087a2:	68db      	ldr	r3, [r3, #12]
1a0087a4:	f854 5f08 	ldr.w	r5, [r4, #8]!
1a0087a8:	f042 0201 	orr.w	r2, r2, #1
1a0087ac:	604a      	str	r2, [r1, #4]
1a0087ae:	4630      	mov	r0, r6
1a0087b0:	60eb      	str	r3, [r5, #12]
1a0087b2:	609d      	str	r5, [r3, #8]
1a0087b4:	f000 f9ce 	bl	1a008b54 <__malloc_unlock>
1a0087b8:	e6eb      	b.n	1a008592 <_malloc_r+0x18e>
1a0087ba:	08e8      	lsrs	r0, r5, #3
1a0087bc:	f105 0308 	add.w	r3, r5, #8
1a0087c0:	e630      	b.n	1a008424 <_malloc_r+0x20>
1a0087c2:	4423      	add	r3, r4
1a0087c4:	4630      	mov	r0, r6
1a0087c6:	685a      	ldr	r2, [r3, #4]
1a0087c8:	f042 0201 	orr.w	r2, r2, #1
1a0087cc:	605a      	str	r2, [r3, #4]
1a0087ce:	3408      	adds	r4, #8
1a0087d0:	f000 f9c0 	bl	1a008b54 <__malloc_unlock>
1a0087d4:	e6dd      	b.n	1a008592 <_malloc_r+0x18e>
1a0087d6:	1961      	adds	r1, r4, r5
1a0087d8:	f045 0e01 	orr.w	lr, r5, #1
1a0087dc:	f042 0501 	orr.w	r5, r2, #1
1a0087e0:	f8c4 e004 	str.w	lr, [r4, #4]
1a0087e4:	4630      	mov	r0, r6
1a0087e6:	e9c7 1104 	strd	r1, r1, [r7, #16]
1a0087ea:	e9c1 cc02 	strd	ip, ip, [r1, #8]
1a0087ee:	604d      	str	r5, [r1, #4]
1a0087f0:	50e2      	str	r2, [r4, r3]
1a0087f2:	f000 f9af 	bl	1a008b54 <__malloc_unlock>
1a0087f6:	3408      	adds	r4, #8
1a0087f8:	e6cb      	b.n	1a008592 <_malloc_r+0x18e>
1a0087fa:	099a      	lsrs	r2, r3, #6
1a0087fc:	f102 0139 	add.w	r1, r2, #57	; 0x39
1a008800:	00c9      	lsls	r1, r1, #3
1a008802:	3238      	adds	r2, #56	; 0x38
1a008804:	e79c      	b.n	1a008740 <_malloc_r+0x33c>
1a008806:	42bc      	cmp	r4, r7
1a008808:	d05f      	beq.n	1a0088ca <_malloc_r+0x4c6>
1a00880a:	68bc      	ldr	r4, [r7, #8]
1a00880c:	6861      	ldr	r1, [r4, #4]
1a00880e:	f021 0b03 	bic.w	fp, r1, #3
1a008812:	45ab      	cmp	fp, r5
1a008814:	ebab 0305 	sub.w	r3, fp, r5
1a008818:	d302      	bcc.n	1a008820 <_malloc_r+0x41c>
1a00881a:	2b0f      	cmp	r3, #15
1a00881c:	f73f af59 	bgt.w	1a0086d2 <_malloc_r+0x2ce>
1a008820:	4630      	mov	r0, r6
1a008822:	f000 f997 	bl	1a008b54 <__malloc_unlock>
1a008826:	2400      	movs	r4, #0
1a008828:	e6b3      	b.n	1a008592 <_malloc_r+0x18e>
1a00882a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
1a00882e:	f103 0c5b 	add.w	ip, r3, #91	; 0x5b
1a008832:	00c3      	lsls	r3, r0, #3
1a008834:	e62b      	b.n	1a00848e <_malloc_r+0x8a>
1a008836:	f859 3908 	ldr.w	r3, [r9], #-8
1a00883a:	454b      	cmp	r3, r9
1a00883c:	f040 8096 	bne.w	1a00896c <_malloc_r+0x568>
1a008840:	f010 0f03 	tst.w	r0, #3
1a008844:	f100 30ff 	add.w	r0, r0, #4294967295
1a008848:	d1f5      	bne.n	1a008836 <_malloc_r+0x432>
1a00884a:	687b      	ldr	r3, [r7, #4]
1a00884c:	ea23 0304 	bic.w	r3, r3, r4
1a008850:	607b      	str	r3, [r7, #4]
1a008852:	0064      	lsls	r4, r4, #1
1a008854:	429c      	cmp	r4, r3
1a008856:	f63f aeb7 	bhi.w	1a0085c8 <_malloc_r+0x1c4>
1a00885a:	b91c      	cbnz	r4, 1a008864 <_malloc_r+0x460>
1a00885c:	e6b4      	b.n	1a0085c8 <_malloc_r+0x1c4>
1a00885e:	0064      	lsls	r4, r4, #1
1a008860:	f108 0804 	add.w	r8, r8, #4
1a008864:	421c      	tst	r4, r3
1a008866:	d0fa      	beq.n	1a00885e <_malloc_r+0x45a>
1a008868:	4640      	mov	r0, r8
1a00886a:	e65f      	b.n	1a00852c <_malloc_r+0x128>
1a00886c:	f103 0b10 	add.w	fp, r3, #16
1a008870:	e6c7      	b.n	1a008602 <_malloc_r+0x1fe>
1a008872:	687b      	ldr	r3, [r7, #4]
1a008874:	1092      	asrs	r2, r2, #2
1a008876:	f04f 0801 	mov.w	r8, #1
1a00887a:	fa08 f202 	lsl.w	r2, r8, r2
1a00887e:	4313      	orrs	r3, r2
1a008880:	607b      	str	r3, [r7, #4]
1a008882:	e770      	b.n	1a008766 <_malloc_r+0x362>
1a008884:	eb02 000b 	add.w	r0, r2, fp
1a008888:	4240      	negs	r0, r0
1a00888a:	f3c0 090b 	ubfx	r9, r0, #0, #12
1a00888e:	4649      	mov	r1, r9
1a008890:	4630      	mov	r0, r6
1a008892:	9200      	str	r2, [sp, #0]
1a008894:	f7f8 fe1a 	bl	1a0014cc <_sbrk_r>
1a008898:	1c43      	adds	r3, r0, #1
1a00889a:	e9dd 2300 	ldrd	r2, r3, [sp]
1a00889e:	f47f aee6 	bne.w	1a00866e <_malloc_r+0x26a>
1a0088a2:	46d1      	mov	r9, sl
1a0088a4:	e6e6      	b.n	1a008674 <_malloc_r+0x270>
1a0088a6:	2a54      	cmp	r2, #84	; 0x54
1a0088a8:	d825      	bhi.n	1a0088f6 <_malloc_r+0x4f2>
1a0088aa:	0b1a      	lsrs	r2, r3, #12
1a0088ac:	f102 016f 	add.w	r1, r2, #111	; 0x6f
1a0088b0:	00c9      	lsls	r1, r1, #3
1a0088b2:	326e      	adds	r2, #110	; 0x6e
1a0088b4:	e744      	b.n	1a008740 <_malloc_r+0x33c>
1a0088b6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
1a0088ba:	d825      	bhi.n	1a008908 <_malloc_r+0x504>
1a0088bc:	0beb      	lsrs	r3, r5, #15
1a0088be:	f103 0078 	add.w	r0, r3, #120	; 0x78
1a0088c2:	f103 0c77 	add.w	ip, r3, #119	; 0x77
1a0088c6:	00c3      	lsls	r3, r0, #3
1a0088c8:	e5e1      	b.n	1a00848e <_malloc_r+0x8a>
1a0088ca:	4b29      	ldr	r3, [pc, #164]	; (1a008970 <_malloc_r+0x56c>)
1a0088cc:	6819      	ldr	r1, [r3, #0]
1a0088ce:	4459      	add	r1, fp
1a0088d0:	6019      	str	r1, [r3, #0]
1a0088d2:	e6a8      	b.n	1a008626 <_malloc_r+0x222>
1a0088d4:	f3ca 0c0b 	ubfx	ip, sl, #0, #12
1a0088d8:	f1bc 0f00 	cmp.w	ip, #0
1a0088dc:	f47f aea3 	bne.w	1a008626 <_malloc_r+0x222>
1a0088e0:	44c3      	add	fp, r8
1a0088e2:	68bc      	ldr	r4, [r7, #8]
1a0088e4:	f04b 0101 	orr.w	r1, fp, #1
1a0088e8:	6061      	str	r1, [r4, #4]
1a0088ea:	e6e7      	b.n	1a0086bc <_malloc_r+0x2b8>
1a0088ec:	4614      	mov	r4, r2
1a0088ee:	e6e5      	b.n	1a0086bc <_malloc_r+0x2b8>
1a0088f0:	2301      	movs	r3, #1
1a0088f2:	6053      	str	r3, [r2, #4]
1a0088f4:	e794      	b.n	1a008820 <_malloc_r+0x41c>
1a0088f6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
1a0088fa:	d823      	bhi.n	1a008944 <_malloc_r+0x540>
1a0088fc:	0bda      	lsrs	r2, r3, #15
1a0088fe:	f102 0178 	add.w	r1, r2, #120	; 0x78
1a008902:	00c9      	lsls	r1, r1, #3
1a008904:	3277      	adds	r2, #119	; 0x77
1a008906:	e71b      	b.n	1a008740 <_malloc_r+0x33c>
1a008908:	f240 5254 	movw	r2, #1364	; 0x554
1a00890c:	4293      	cmp	r3, r2
1a00890e:	d823      	bhi.n	1a008958 <_malloc_r+0x554>
1a008910:	0cab      	lsrs	r3, r5, #18
1a008912:	f103 007d 	add.w	r0, r3, #125	; 0x7d
1a008916:	f103 0c7c 	add.w	ip, r3, #124	; 0x7c
1a00891a:	00c3      	lsls	r3, r0, #3
1a00891c:	e5b7      	b.n	1a00848e <_malloc_r+0x8a>
1a00891e:	f1aa 0a08 	sub.w	sl, sl, #8
1a008922:	44d3      	add	fp, sl
1a008924:	ebab 0b02 	sub.w	fp, fp, r2
1a008928:	f04f 0900 	mov.w	r9, #0
1a00892c:	e6a2      	b.n	1a008674 <_malloc_r+0x270>
1a00892e:	f104 0108 	add.w	r1, r4, #8
1a008932:	4630      	mov	r0, r6
1a008934:	9300      	str	r3, [sp, #0]
1a008936:	f7ff fc19 	bl	1a00816c <_free_r>
1a00893a:	68bc      	ldr	r4, [r7, #8]
1a00893c:	9b00      	ldr	r3, [sp, #0]
1a00893e:	6861      	ldr	r1, [r4, #4]
1a008940:	6818      	ldr	r0, [r3, #0]
1a008942:	e6bb      	b.n	1a0086bc <_malloc_r+0x2b8>
1a008944:	f240 5154 	movw	r1, #1364	; 0x554
1a008948:	428a      	cmp	r2, r1
1a00894a:	d80b      	bhi.n	1a008964 <_malloc_r+0x560>
1a00894c:	0c9a      	lsrs	r2, r3, #18
1a00894e:	f102 017d 	add.w	r1, r2, #125	; 0x7d
1a008952:	00c9      	lsls	r1, r1, #3
1a008954:	327c      	adds	r2, #124	; 0x7c
1a008956:	e6f3      	b.n	1a008740 <_malloc_r+0x33c>
1a008958:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
1a00895c:	207f      	movs	r0, #127	; 0x7f
1a00895e:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
1a008962:	e594      	b.n	1a00848e <_malloc_r+0x8a>
1a008964:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
1a008968:	227e      	movs	r2, #126	; 0x7e
1a00896a:	e6e9      	b.n	1a008740 <_malloc_r+0x33c>
1a00896c:	687b      	ldr	r3, [r7, #4]
1a00896e:	e770      	b.n	1a008852 <_malloc_r+0x44e>
1a008970:	100034c0 	.word	0x100034c0

1a008974 <memcpy>:
1a008974:	4684      	mov	ip, r0
1a008976:	ea41 0300 	orr.w	r3, r1, r0
1a00897a:	f013 0303 	ands.w	r3, r3, #3
1a00897e:	d16d      	bne.n	1a008a5c <memcpy+0xe8>
1a008980:	3a40      	subs	r2, #64	; 0x40
1a008982:	d341      	bcc.n	1a008a08 <memcpy+0x94>
1a008984:	f851 3b04 	ldr.w	r3, [r1], #4
1a008988:	f840 3b04 	str.w	r3, [r0], #4
1a00898c:	f851 3b04 	ldr.w	r3, [r1], #4
1a008990:	f840 3b04 	str.w	r3, [r0], #4
1a008994:	f851 3b04 	ldr.w	r3, [r1], #4
1a008998:	f840 3b04 	str.w	r3, [r0], #4
1a00899c:	f851 3b04 	ldr.w	r3, [r1], #4
1a0089a0:	f840 3b04 	str.w	r3, [r0], #4
1a0089a4:	f851 3b04 	ldr.w	r3, [r1], #4
1a0089a8:	f840 3b04 	str.w	r3, [r0], #4
1a0089ac:	f851 3b04 	ldr.w	r3, [r1], #4
1a0089b0:	f840 3b04 	str.w	r3, [r0], #4
1a0089b4:	f851 3b04 	ldr.w	r3, [r1], #4
1a0089b8:	f840 3b04 	str.w	r3, [r0], #4
1a0089bc:	f851 3b04 	ldr.w	r3, [r1], #4
1a0089c0:	f840 3b04 	str.w	r3, [r0], #4
1a0089c4:	f851 3b04 	ldr.w	r3, [r1], #4
1a0089c8:	f840 3b04 	str.w	r3, [r0], #4
1a0089cc:	f851 3b04 	ldr.w	r3, [r1], #4
1a0089d0:	f840 3b04 	str.w	r3, [r0], #4
1a0089d4:	f851 3b04 	ldr.w	r3, [r1], #4
1a0089d8:	f840 3b04 	str.w	r3, [r0], #4
1a0089dc:	f851 3b04 	ldr.w	r3, [r1], #4
1a0089e0:	f840 3b04 	str.w	r3, [r0], #4
1a0089e4:	f851 3b04 	ldr.w	r3, [r1], #4
1a0089e8:	f840 3b04 	str.w	r3, [r0], #4
1a0089ec:	f851 3b04 	ldr.w	r3, [r1], #4
1a0089f0:	f840 3b04 	str.w	r3, [r0], #4
1a0089f4:	f851 3b04 	ldr.w	r3, [r1], #4
1a0089f8:	f840 3b04 	str.w	r3, [r0], #4
1a0089fc:	f851 3b04 	ldr.w	r3, [r1], #4
1a008a00:	f840 3b04 	str.w	r3, [r0], #4
1a008a04:	3a40      	subs	r2, #64	; 0x40
1a008a06:	d2bd      	bcs.n	1a008984 <memcpy+0x10>
1a008a08:	3230      	adds	r2, #48	; 0x30
1a008a0a:	d311      	bcc.n	1a008a30 <memcpy+0xbc>
1a008a0c:	f851 3b04 	ldr.w	r3, [r1], #4
1a008a10:	f840 3b04 	str.w	r3, [r0], #4
1a008a14:	f851 3b04 	ldr.w	r3, [r1], #4
1a008a18:	f840 3b04 	str.w	r3, [r0], #4
1a008a1c:	f851 3b04 	ldr.w	r3, [r1], #4
1a008a20:	f840 3b04 	str.w	r3, [r0], #4
1a008a24:	f851 3b04 	ldr.w	r3, [r1], #4
1a008a28:	f840 3b04 	str.w	r3, [r0], #4
1a008a2c:	3a10      	subs	r2, #16
1a008a2e:	d2ed      	bcs.n	1a008a0c <memcpy+0x98>
1a008a30:	320c      	adds	r2, #12
1a008a32:	d305      	bcc.n	1a008a40 <memcpy+0xcc>
1a008a34:	f851 3b04 	ldr.w	r3, [r1], #4
1a008a38:	f840 3b04 	str.w	r3, [r0], #4
1a008a3c:	3a04      	subs	r2, #4
1a008a3e:	d2f9      	bcs.n	1a008a34 <memcpy+0xc0>
1a008a40:	3204      	adds	r2, #4
1a008a42:	d008      	beq.n	1a008a56 <memcpy+0xe2>
1a008a44:	07d2      	lsls	r2, r2, #31
1a008a46:	bf1c      	itt	ne
1a008a48:	f811 3b01 	ldrbne.w	r3, [r1], #1
1a008a4c:	f800 3b01 	strbne.w	r3, [r0], #1
1a008a50:	d301      	bcc.n	1a008a56 <memcpy+0xe2>
1a008a52:	880b      	ldrh	r3, [r1, #0]
1a008a54:	8003      	strh	r3, [r0, #0]
1a008a56:	4660      	mov	r0, ip
1a008a58:	4770      	bx	lr
1a008a5a:	bf00      	nop
1a008a5c:	2a08      	cmp	r2, #8
1a008a5e:	d313      	bcc.n	1a008a88 <memcpy+0x114>
1a008a60:	078b      	lsls	r3, r1, #30
1a008a62:	d08d      	beq.n	1a008980 <memcpy+0xc>
1a008a64:	f010 0303 	ands.w	r3, r0, #3
1a008a68:	d08a      	beq.n	1a008980 <memcpy+0xc>
1a008a6a:	f1c3 0304 	rsb	r3, r3, #4
1a008a6e:	1ad2      	subs	r2, r2, r3
1a008a70:	07db      	lsls	r3, r3, #31
1a008a72:	bf1c      	itt	ne
1a008a74:	f811 3b01 	ldrbne.w	r3, [r1], #1
1a008a78:	f800 3b01 	strbne.w	r3, [r0], #1
1a008a7c:	d380      	bcc.n	1a008980 <memcpy+0xc>
1a008a7e:	f831 3b02 	ldrh.w	r3, [r1], #2
1a008a82:	f820 3b02 	strh.w	r3, [r0], #2
1a008a86:	e77b      	b.n	1a008980 <memcpy+0xc>
1a008a88:	3a04      	subs	r2, #4
1a008a8a:	d3d9      	bcc.n	1a008a40 <memcpy+0xcc>
1a008a8c:	3a01      	subs	r2, #1
1a008a8e:	f811 3b01 	ldrb.w	r3, [r1], #1
1a008a92:	f800 3b01 	strb.w	r3, [r0], #1
1a008a96:	d2f9      	bcs.n	1a008a8c <memcpy+0x118>
1a008a98:	780b      	ldrb	r3, [r1, #0]
1a008a9a:	7003      	strb	r3, [r0, #0]
1a008a9c:	784b      	ldrb	r3, [r1, #1]
1a008a9e:	7043      	strb	r3, [r0, #1]
1a008aa0:	788b      	ldrb	r3, [r1, #2]
1a008aa2:	7083      	strb	r3, [r0, #2]
1a008aa4:	4660      	mov	r0, ip
1a008aa6:	4770      	bx	lr

1a008aa8 <memset>:
1a008aa8:	b4f0      	push	{r4, r5, r6, r7}
1a008aaa:	0786      	lsls	r6, r0, #30
1a008aac:	d046      	beq.n	1a008b3c <memset+0x94>
1a008aae:	1e54      	subs	r4, r2, #1
1a008ab0:	2a00      	cmp	r2, #0
1a008ab2:	d03c      	beq.n	1a008b2e <memset+0x86>
1a008ab4:	b2ca      	uxtb	r2, r1
1a008ab6:	4603      	mov	r3, r0
1a008ab8:	e002      	b.n	1a008ac0 <memset+0x18>
1a008aba:	f114 34ff 	adds.w	r4, r4, #4294967295
1a008abe:	d336      	bcc.n	1a008b2e <memset+0x86>
1a008ac0:	f803 2b01 	strb.w	r2, [r3], #1
1a008ac4:	079d      	lsls	r5, r3, #30
1a008ac6:	d1f8      	bne.n	1a008aba <memset+0x12>
1a008ac8:	2c03      	cmp	r4, #3
1a008aca:	d929      	bls.n	1a008b20 <memset+0x78>
1a008acc:	b2cd      	uxtb	r5, r1
1a008ace:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
1a008ad2:	2c0f      	cmp	r4, #15
1a008ad4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
1a008ad8:	d933      	bls.n	1a008b42 <memset+0x9a>
1a008ada:	f1a4 0610 	sub.w	r6, r4, #16
1a008ade:	0936      	lsrs	r6, r6, #4
1a008ae0:	f103 0720 	add.w	r7, r3, #32
1a008ae4:	eb07 1706 	add.w	r7, r7, r6, lsl #4
1a008ae8:	f103 0210 	add.w	r2, r3, #16
1a008aec:	e942 5504 	strd	r5, r5, [r2, #-16]
1a008af0:	e942 5502 	strd	r5, r5, [r2, #-8]
1a008af4:	3210      	adds	r2, #16
1a008af6:	42ba      	cmp	r2, r7
1a008af8:	d1f8      	bne.n	1a008aec <memset+0x44>
1a008afa:	1c72      	adds	r2, r6, #1
1a008afc:	f014 0f0c 	tst.w	r4, #12
1a008b00:	eb03 1202 	add.w	r2, r3, r2, lsl #4
1a008b04:	f004 060f 	and.w	r6, r4, #15
1a008b08:	d013      	beq.n	1a008b32 <memset+0x8a>
1a008b0a:	1f33      	subs	r3, r6, #4
1a008b0c:	f023 0303 	bic.w	r3, r3, #3
1a008b10:	3304      	adds	r3, #4
1a008b12:	4413      	add	r3, r2
1a008b14:	f842 5b04 	str.w	r5, [r2], #4
1a008b18:	4293      	cmp	r3, r2
1a008b1a:	d1fb      	bne.n	1a008b14 <memset+0x6c>
1a008b1c:	f006 0403 	and.w	r4, r6, #3
1a008b20:	b12c      	cbz	r4, 1a008b2e <memset+0x86>
1a008b22:	b2c9      	uxtb	r1, r1
1a008b24:	441c      	add	r4, r3
1a008b26:	f803 1b01 	strb.w	r1, [r3], #1
1a008b2a:	429c      	cmp	r4, r3
1a008b2c:	d1fb      	bne.n	1a008b26 <memset+0x7e>
1a008b2e:	bcf0      	pop	{r4, r5, r6, r7}
1a008b30:	4770      	bx	lr
1a008b32:	4634      	mov	r4, r6
1a008b34:	4613      	mov	r3, r2
1a008b36:	2c00      	cmp	r4, #0
1a008b38:	d1f3      	bne.n	1a008b22 <memset+0x7a>
1a008b3a:	e7f8      	b.n	1a008b2e <memset+0x86>
1a008b3c:	4614      	mov	r4, r2
1a008b3e:	4603      	mov	r3, r0
1a008b40:	e7c2      	b.n	1a008ac8 <memset+0x20>
1a008b42:	461a      	mov	r2, r3
1a008b44:	4626      	mov	r6, r4
1a008b46:	e7e0      	b.n	1a008b0a <memset+0x62>

1a008b48 <__malloc_lock>:
1a008b48:	4801      	ldr	r0, [pc, #4]	; (1a008b50 <__malloc_lock+0x8>)
1a008b4a:	f7ff bc57 	b.w	1a0083fc <__retarget_lock_acquire_recursive>
1a008b4e:	bf00      	nop
1a008b50:	100035bc 	.word	0x100035bc

1a008b54 <__malloc_unlock>:
1a008b54:	4801      	ldr	r0, [pc, #4]	; (1a008b5c <__malloc_unlock+0x8>)
1a008b56:	f7ff bc53 	b.w	1a008400 <__retarget_lock_release_recursive>
1a008b5a:	bf00      	nop
1a008b5c:	100035bc 	.word	0x100035bc

1a008b60 <printf>:
1a008b60:	b40f      	push	{r0, r1, r2, r3}
1a008b62:	b500      	push	{lr}
1a008b64:	4907      	ldr	r1, [pc, #28]	; (1a008b84 <printf+0x24>)
1a008b66:	b083      	sub	sp, #12
1a008b68:	ab04      	add	r3, sp, #16
1a008b6a:	6808      	ldr	r0, [r1, #0]
1a008b6c:	f853 2b04 	ldr.w	r2, [r3], #4
1a008b70:	6881      	ldr	r1, [r0, #8]
1a008b72:	9301      	str	r3, [sp, #4]
1a008b74:	f000 f914 	bl	1a008da0 <_vfprintf_r>
1a008b78:	b003      	add	sp, #12
1a008b7a:	f85d eb04 	ldr.w	lr, [sp], #4
1a008b7e:	b004      	add	sp, #16
1a008b80:	4770      	bx	lr
1a008b82:	bf00      	nop
1a008b84:	10000090 	.word	0x10000090

1a008b88 <_puts_r>:
1a008b88:	b570      	push	{r4, r5, r6, lr}
1a008b8a:	4605      	mov	r5, r0
1a008b8c:	b088      	sub	sp, #32
1a008b8e:	4608      	mov	r0, r1
1a008b90:	460c      	mov	r4, r1
1a008b92:	f000 f895 	bl	1a008cc0 <strlen>
1a008b96:	4a22      	ldr	r2, [pc, #136]	; (1a008c20 <_puts_r+0x98>)
1a008b98:	6bab      	ldr	r3, [r5, #56]	; 0x38
1a008b9a:	9404      	str	r4, [sp, #16]
1a008b9c:	2601      	movs	r6, #1
1a008b9e:	1c44      	adds	r4, r0, #1
1a008ba0:	a904      	add	r1, sp, #16
1a008ba2:	9206      	str	r2, [sp, #24]
1a008ba4:	2202      	movs	r2, #2
1a008ba6:	9403      	str	r4, [sp, #12]
1a008ba8:	9005      	str	r0, [sp, #20]
1a008baa:	68ac      	ldr	r4, [r5, #8]
1a008bac:	9607      	str	r6, [sp, #28]
1a008bae:	e9cd 1201 	strd	r1, r2, [sp, #4]
1a008bb2:	b31b      	cbz	r3, 1a008bfc <_puts_r+0x74>
1a008bb4:	6e61      	ldr	r1, [r4, #100]	; 0x64
1a008bb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a008bba:	07ce      	lsls	r6, r1, #31
1a008bbc:	b29a      	uxth	r2, r3
1a008bbe:	d401      	bmi.n	1a008bc4 <_puts_r+0x3c>
1a008bc0:	0590      	lsls	r0, r2, #22
1a008bc2:	d525      	bpl.n	1a008c10 <_puts_r+0x88>
1a008bc4:	0491      	lsls	r1, r2, #18
1a008bc6:	d406      	bmi.n	1a008bd6 <_puts_r+0x4e>
1a008bc8:	6e62      	ldr	r2, [r4, #100]	; 0x64
1a008bca:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
1a008bce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
1a008bd2:	81a3      	strh	r3, [r4, #12]
1a008bd4:	6662      	str	r2, [r4, #100]	; 0x64
1a008bd6:	4628      	mov	r0, r5
1a008bd8:	aa01      	add	r2, sp, #4
1a008bda:	4621      	mov	r1, r4
1a008bdc:	f002 fef2 	bl	1a00b9c4 <__sfvwrite_r>
1a008be0:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a008be2:	2800      	cmp	r0, #0
1a008be4:	bf14      	ite	ne
1a008be6:	f04f 35ff 	movne.w	r5, #4294967295
1a008bea:	250a      	moveq	r5, #10
1a008bec:	07da      	lsls	r2, r3, #31
1a008bee:	d402      	bmi.n	1a008bf6 <_puts_r+0x6e>
1a008bf0:	89a3      	ldrh	r3, [r4, #12]
1a008bf2:	059b      	lsls	r3, r3, #22
1a008bf4:	d506      	bpl.n	1a008c04 <_puts_r+0x7c>
1a008bf6:	4628      	mov	r0, r5
1a008bf8:	b008      	add	sp, #32
1a008bfa:	bd70      	pop	{r4, r5, r6, pc}
1a008bfc:	4628      	mov	r0, r5
1a008bfe:	f7ff fa2f 	bl	1a008060 <__sinit>
1a008c02:	e7d7      	b.n	1a008bb4 <_puts_r+0x2c>
1a008c04:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a008c06:	f7ff fbfb 	bl	1a008400 <__retarget_lock_release_recursive>
1a008c0a:	4628      	mov	r0, r5
1a008c0c:	b008      	add	sp, #32
1a008c0e:	bd70      	pop	{r4, r5, r6, pc}
1a008c10:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a008c12:	f7ff fbf3 	bl	1a0083fc <__retarget_lock_acquire_recursive>
1a008c16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a008c1a:	b29a      	uxth	r2, r3
1a008c1c:	e7d2      	b.n	1a008bc4 <_puts_r+0x3c>
1a008c1e:	bf00      	nop
1a008c20:	1a00d30c 	.word	0x1a00d30c

1a008c24 <puts>:
1a008c24:	4b02      	ldr	r3, [pc, #8]	; (1a008c30 <puts+0xc>)
1a008c26:	4601      	mov	r1, r0
1a008c28:	6818      	ldr	r0, [r3, #0]
1a008c2a:	f7ff bfad 	b.w	1a008b88 <_puts_r>
1a008c2e:	bf00      	nop
1a008c30:	10000090 	.word	0x10000090

1a008c34 <__sread>:
1a008c34:	b510      	push	{r4, lr}
1a008c36:	460c      	mov	r4, r1
1a008c38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a008c3c:	f7f8 fbe6 	bl	1a00140c <_read_r>
1a008c40:	2800      	cmp	r0, #0
1a008c42:	db03      	blt.n	1a008c4c <__sread+0x18>
1a008c44:	6d23      	ldr	r3, [r4, #80]	; 0x50
1a008c46:	4403      	add	r3, r0
1a008c48:	6523      	str	r3, [r4, #80]	; 0x50
1a008c4a:	bd10      	pop	{r4, pc}
1a008c4c:	89a3      	ldrh	r3, [r4, #12]
1a008c4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a008c52:	81a3      	strh	r3, [r4, #12]
1a008c54:	bd10      	pop	{r4, pc}
1a008c56:	bf00      	nop

1a008c58 <__swrite>:
1a008c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a008c5c:	4616      	mov	r6, r2
1a008c5e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
1a008c62:	461f      	mov	r7, r3
1a008c64:	05d3      	lsls	r3, r2, #23
1a008c66:	460c      	mov	r4, r1
1a008c68:	4605      	mov	r5, r0
1a008c6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a008c6e:	d409      	bmi.n	1a008c84 <__swrite+0x2c>
1a008c70:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
1a008c74:	81a2      	strh	r2, [r4, #12]
1a008c76:	463b      	mov	r3, r7
1a008c78:	4632      	mov	r2, r6
1a008c7a:	4628      	mov	r0, r5
1a008c7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a008c80:	f7f8 bbfd 	b.w	1a00147e <_write_r>
1a008c84:	2200      	movs	r2, #0
1a008c86:	2302      	movs	r3, #2
1a008c88:	f7f8 fbae 	bl	1a0013e8 <_lseek_r>
1a008c8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a008c90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a008c94:	e7ec      	b.n	1a008c70 <__swrite+0x18>
1a008c96:	bf00      	nop

1a008c98 <__sseek>:
1a008c98:	b510      	push	{r4, lr}
1a008c9a:	460c      	mov	r4, r1
1a008c9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a008ca0:	f7f8 fba2 	bl	1a0013e8 <_lseek_r>
1a008ca4:	89a3      	ldrh	r3, [r4, #12]
1a008ca6:	1c42      	adds	r2, r0, #1
1a008ca8:	bf0e      	itee	eq
1a008caa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a008cae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a008cb2:	6520      	strne	r0, [r4, #80]	; 0x50
1a008cb4:	81a3      	strh	r3, [r4, #12]
1a008cb6:	bd10      	pop	{r4, pc}

1a008cb8 <__sclose>:
1a008cb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a008cbc:	f7f8 bb5e 	b.w	1a00137c <_close_r>

1a008cc0 <strlen>:
1a008cc0:	f890 f000 	pld	[r0]
1a008cc4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
1a008cc8:	f020 0107 	bic.w	r1, r0, #7
1a008ccc:	f06f 0c00 	mvn.w	ip, #0
1a008cd0:	f010 0407 	ands.w	r4, r0, #7
1a008cd4:	f891 f020 	pld	[r1, #32]
1a008cd8:	f040 8049 	bne.w	1a008d6e <strlen+0xae>
1a008cdc:	f04f 0400 	mov.w	r4, #0
1a008ce0:	f06f 0007 	mvn.w	r0, #7
1a008ce4:	e9d1 2300 	ldrd	r2, r3, [r1]
1a008ce8:	f891 f040 	pld	[r1, #64]	; 0x40
1a008cec:	f100 0008 	add.w	r0, r0, #8
1a008cf0:	fa82 f24c 	uadd8	r2, r2, ip
1a008cf4:	faa4 f28c 	sel	r2, r4, ip
1a008cf8:	fa83 f34c 	uadd8	r3, r3, ip
1a008cfc:	faa2 f38c 	sel	r3, r2, ip
1a008d00:	bb4b      	cbnz	r3, 1a008d56 <strlen+0x96>
1a008d02:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
1a008d06:	fa82 f24c 	uadd8	r2, r2, ip
1a008d0a:	f100 0008 	add.w	r0, r0, #8
1a008d0e:	faa4 f28c 	sel	r2, r4, ip
1a008d12:	fa83 f34c 	uadd8	r3, r3, ip
1a008d16:	faa2 f38c 	sel	r3, r2, ip
1a008d1a:	b9e3      	cbnz	r3, 1a008d56 <strlen+0x96>
1a008d1c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
1a008d20:	fa82 f24c 	uadd8	r2, r2, ip
1a008d24:	f100 0008 	add.w	r0, r0, #8
1a008d28:	faa4 f28c 	sel	r2, r4, ip
1a008d2c:	fa83 f34c 	uadd8	r3, r3, ip
1a008d30:	faa2 f38c 	sel	r3, r2, ip
1a008d34:	b97b      	cbnz	r3, 1a008d56 <strlen+0x96>
1a008d36:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
1a008d3a:	f101 0120 	add.w	r1, r1, #32
1a008d3e:	fa82 f24c 	uadd8	r2, r2, ip
1a008d42:	f100 0008 	add.w	r0, r0, #8
1a008d46:	faa4 f28c 	sel	r2, r4, ip
1a008d4a:	fa83 f34c 	uadd8	r3, r3, ip
1a008d4e:	faa2 f38c 	sel	r3, r2, ip
1a008d52:	2b00      	cmp	r3, #0
1a008d54:	d0c6      	beq.n	1a008ce4 <strlen+0x24>
1a008d56:	2a00      	cmp	r2, #0
1a008d58:	bf04      	itt	eq
1a008d5a:	3004      	addeq	r0, #4
1a008d5c:	461a      	moveq	r2, r3
1a008d5e:	ba12      	rev	r2, r2
1a008d60:	fab2 f282 	clz	r2, r2
1a008d64:	e8fd 4502 	ldrd	r4, r5, [sp], #8
1a008d68:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
1a008d6c:	4770      	bx	lr
1a008d6e:	e9d1 2300 	ldrd	r2, r3, [r1]
1a008d72:	f004 0503 	and.w	r5, r4, #3
1a008d76:	f1c4 0000 	rsb	r0, r4, #0
1a008d7a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
1a008d7e:	f014 0f04 	tst.w	r4, #4
1a008d82:	f891 f040 	pld	[r1, #64]	; 0x40
1a008d86:	fa0c f505 	lsl.w	r5, ip, r5
1a008d8a:	ea62 0205 	orn	r2, r2, r5
1a008d8e:	bf1c      	itt	ne
1a008d90:	ea63 0305 	ornne	r3, r3, r5
1a008d94:	4662      	movne	r2, ip
1a008d96:	f04f 0400 	mov.w	r4, #0
1a008d9a:	e7a9      	b.n	1a008cf0 <strlen+0x30>
1a008d9c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a008da0 <_vfprintf_r>:
1a008da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a008da4:	b0d5      	sub	sp, #340	; 0x154
1a008da6:	461c      	mov	r4, r3
1a008da8:	4689      	mov	r9, r1
1a008daa:	4617      	mov	r7, r2
1a008dac:	4605      	mov	r5, r0
1a008dae:	9005      	str	r0, [sp, #20]
1a008db0:	f002 ff8c 	bl	1a00bccc <_localeconv_r>
1a008db4:	6803      	ldr	r3, [r0, #0]
1a008db6:	9315      	str	r3, [sp, #84]	; 0x54
1a008db8:	4618      	mov	r0, r3
1a008dba:	f7ff ff81 	bl	1a008cc0 <strlen>
1a008dbe:	9408      	str	r4, [sp, #32]
1a008dc0:	9013      	str	r0, [sp, #76]	; 0x4c
1a008dc2:	b11d      	cbz	r5, 1a008dcc <_vfprintf_r+0x2c>
1a008dc4:	6bab      	ldr	r3, [r5, #56]	; 0x38
1a008dc6:	2b00      	cmp	r3, #0
1a008dc8:	f000 8411 	beq.w	1a0095ee <_vfprintf_r+0x84e>
1a008dcc:	f8d9 1064 	ldr.w	r1, [r9, #100]	; 0x64
1a008dd0:	f9b9 200c 	ldrsh.w	r2, [r9, #12]
1a008dd4:	07cd      	lsls	r5, r1, #31
1a008dd6:	b293      	uxth	r3, r2
1a008dd8:	d402      	bmi.n	1a008de0 <_vfprintf_r+0x40>
1a008dda:	0598      	lsls	r0, r3, #22
1a008ddc:	f140 8754 	bpl.w	1a009c88 <_vfprintf_r+0xee8>
1a008de0:	0499      	lsls	r1, r3, #18
1a008de2:	d40a      	bmi.n	1a008dfa <_vfprintf_r+0x5a>
1a008de4:	f8d9 1064 	ldr.w	r1, [r9, #100]	; 0x64
1a008de8:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
1a008dec:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
1a008df0:	f8a9 300c 	strh.w	r3, [r9, #12]
1a008df4:	f8c9 1064 	str.w	r1, [r9, #100]	; 0x64
1a008df8:	b29b      	uxth	r3, r3
1a008dfa:	071a      	lsls	r2, r3, #28
1a008dfc:	f140 80bf 	bpl.w	1a008f7e <_vfprintf_r+0x1de>
1a008e00:	f8d9 2010 	ldr.w	r2, [r9, #16]
1a008e04:	2a00      	cmp	r2, #0
1a008e06:	f000 80ba 	beq.w	1a008f7e <_vfprintf_r+0x1de>
1a008e0a:	f003 021a 	and.w	r2, r3, #26
1a008e0e:	2a0a      	cmp	r2, #10
1a008e10:	f000 80c3 	beq.w	1a008f9a <_vfprintf_r+0x1fa>
1a008e14:	2300      	movs	r3, #0
1a008e16:	ed9f 7b9c 	vldr	d7, [pc, #624]	; 1a009088 <_vfprintf_r+0x2e8>
1a008e1a:	9312      	str	r3, [sp, #72]	; 0x48
1a008e1c:	e9cd 3329 	strd	r3, r3, [sp, #164]	; 0xa4
1a008e20:	9314      	str	r3, [sp, #80]	; 0x50
1a008e22:	9316      	str	r3, [sp, #88]	; 0x58
1a008e24:	e9cd 3318 	strd	r3, r3, [sp, #96]	; 0x60
1a008e28:	9317      	str	r3, [sp, #92]	; 0x5c
1a008e2a:	9304      	str	r3, [sp, #16]
1a008e2c:	ab2b      	add	r3, sp, #172	; 0xac
1a008e2e:	9328      	str	r3, [sp, #160]	; 0xa0
1a008e30:	469b      	mov	fp, r3
1a008e32:	783b      	ldrb	r3, [r7, #0]
1a008e34:	f8cd 901c 	str.w	r9, [sp, #28]
1a008e38:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
1a008e3c:	2b00      	cmp	r3, #0
1a008e3e:	f000 8267 	beq.w	1a009310 <_vfprintf_r+0x570>
1a008e42:	2b25      	cmp	r3, #37	; 0x25
1a008e44:	f001 80ab 	beq.w	1a009f9e <_vfprintf_r+0x11fe>
1a008e48:	463d      	mov	r5, r7
1a008e4a:	e003      	b.n	1a008e54 <_vfprintf_r+0xb4>
1a008e4c:	2b25      	cmp	r3, #37	; 0x25
1a008e4e:	f000 80bb 	beq.w	1a008fc8 <_vfprintf_r+0x228>
1a008e52:	4625      	mov	r5, r4
1a008e54:	786b      	ldrb	r3, [r5, #1]
1a008e56:	1c6c      	adds	r4, r5, #1
1a008e58:	2b00      	cmp	r3, #0
1a008e5a:	d1f7      	bne.n	1a008e4c <_vfprintf_r+0xac>
1a008e5c:	1be6      	subs	r6, r4, r7
1a008e5e:	f000 8257 	beq.w	1a009310 <_vfprintf_r+0x570>
1a008e62:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
1a008e66:	3301      	adds	r3, #1
1a008e68:	4432      	add	r2, r6
1a008e6a:	2b07      	cmp	r3, #7
1a008e6c:	f8cb 7000 	str.w	r7, [fp]
1a008e70:	f8cb 6004 	str.w	r6, [fp, #4]
1a008e74:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
1a008e78:	f300 80aa 	bgt.w	1a008fd0 <_vfprintf_r+0x230>
1a008e7c:	f10b 0b08 	add.w	fp, fp, #8
1a008e80:	9a04      	ldr	r2, [sp, #16]
1a008e82:	786b      	ldrb	r3, [r5, #1]
1a008e84:	4432      	add	r2, r6
1a008e86:	9204      	str	r2, [sp, #16]
1a008e88:	2b00      	cmp	r3, #0
1a008e8a:	f000 8241 	beq.w	1a009310 <_vfprintf_r+0x570>
1a008e8e:	2300      	movs	r3, #0
1a008e90:	f894 8001 	ldrb.w	r8, [r4, #1]
1a008e94:	9306      	str	r3, [sp, #24]
1a008e96:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
1a008e9a:	9302      	str	r3, [sp, #8]
1a008e9c:	f104 0a01 	add.w	sl, r4, #1
1a008ea0:	f04f 39ff 	mov.w	r9, #4294967295
1a008ea4:	262b      	movs	r6, #43	; 0x2b
1a008ea6:	2120      	movs	r1, #32
1a008ea8:	f10a 0a01 	add.w	sl, sl, #1
1a008eac:	f1a8 0320 	sub.w	r3, r8, #32
1a008eb0:	2b5a      	cmp	r3, #90	; 0x5a
1a008eb2:	f200 83a1 	bhi.w	1a0095f8 <_vfprintf_r+0x858>
1a008eb6:	e8df f013 	tbh	[pc, r3, lsl #1]
1a008eba:	0282      	.short	0x0282
1a008ebc:	039f039f 	.word	0x039f039f
1a008ec0:	039f027b 	.word	0x039f027b
1a008ec4:	039f039f 	.word	0x039f039f
1a008ec8:	039f0301 	.word	0x039f0301
1a008ecc:	02f6039f 	.word	0x02f6039f
1a008ed0:	039f00df 	.word	0x039f00df
1a008ed4:	032b00c4 	.word	0x032b00c4
1a008ed8:	0324039f 	.word	0x0324039f
1a008edc:	00960096 	.word	0x00960096
1a008ee0:	00960096 	.word	0x00960096
1a008ee4:	00960096 	.word	0x00960096
1a008ee8:	00960096 	.word	0x00960096
1a008eec:	039f0096 	.word	0x039f0096
1a008ef0:	039f039f 	.word	0x039f039f
1a008ef4:	039f039f 	.word	0x039f039f
1a008ef8:	039f039f 	.word	0x039f039f
1a008efc:	039f0345 	.word	0x039f0345
1a008f00:	016201a8 	.word	0x016201a8
1a008f04:	03450345 	.word	0x03450345
1a008f08:	039f0345 	.word	0x039f0345
1a008f0c:	039f039f 	.word	0x039f039f
1a008f10:	015b039f 	.word	0x015b039f
1a008f14:	039f039f 	.word	0x039f039f
1a008f18:	039f014e 	.word	0x039f014e
1a008f1c:	039f039f 	.word	0x039f039f
1a008f20:	039f0123 	.word	0x039f0123
1a008f24:	039f0115 	.word	0x039f0115
1a008f28:	00cb039f 	.word	0x00cb039f
1a008f2c:	039f039f 	.word	0x039f039f
1a008f30:	039f039f 	.word	0x039f039f
1a008f34:	039f039f 	.word	0x039f039f
1a008f38:	039f039f 	.word	0x039f039f
1a008f3c:	039f0345 	.word	0x039f0345
1a008f40:	00ef01a8 	.word	0x00ef01a8
1a008f44:	03450345 	.word	0x03450345
1a008f48:	02700345 	.word	0x02700345
1a008f4c:	005b00ef 	.word	0x005b00ef
1a008f50:	02eb039f 	.word	0x02eb039f
1a008f54:	02d1039f 	.word	0x02d1039f
1a008f58:	028c02bd 	.word	0x028c02bd
1a008f5c:	039f005b 	.word	0x039f005b
1a008f60:	005f0123 	.word	0x005f0123
1a008f64:	039f0387 	.word	0x039f0387
1a008f68:	00a5039f 	.word	0x00a5039f
1a008f6c:	005f039f 	.word	0x005f039f
1a008f70:	9b02      	ldr	r3, [sp, #8]
1a008f72:	f043 0320 	orr.w	r3, r3, #32
1a008f76:	9302      	str	r3, [sp, #8]
1a008f78:	f89a 8000 	ldrb.w	r8, [sl]
1a008f7c:	e794      	b.n	1a008ea8 <_vfprintf_r+0x108>
1a008f7e:	4649      	mov	r1, r9
1a008f80:	9805      	ldr	r0, [sp, #20]
1a008f82:	f001 fcf9 	bl	1a00a978 <__swsetup_r>
1a008f86:	2800      	cmp	r0, #0
1a008f88:	f041 8381 	bne.w	1a00a68e <_vfprintf_r+0x18ee>
1a008f8c:	f8b9 300c 	ldrh.w	r3, [r9, #12]
1a008f90:	f003 021a 	and.w	r2, r3, #26
1a008f94:	2a0a      	cmp	r2, #10
1a008f96:	f47f af3d 	bne.w	1a008e14 <_vfprintf_r+0x74>
1a008f9a:	f9b9 200e 	ldrsh.w	r2, [r9, #14]
1a008f9e:	2a00      	cmp	r2, #0
1a008fa0:	f6ff af38 	blt.w	1a008e14 <_vfprintf_r+0x74>
1a008fa4:	f8d9 2064 	ldr.w	r2, [r9, #100]	; 0x64
1a008fa8:	07d6      	lsls	r6, r2, #31
1a008faa:	d402      	bmi.n	1a008fb2 <_vfprintf_r+0x212>
1a008fac:	059d      	lsls	r5, r3, #22
1a008fae:	f141 8190 	bpl.w	1a00a2d2 <_vfprintf_r+0x1532>
1a008fb2:	4623      	mov	r3, r4
1a008fb4:	463a      	mov	r2, r7
1a008fb6:	4649      	mov	r1, r9
1a008fb8:	9805      	ldr	r0, [sp, #20]
1a008fba:	f001 fc9b 	bl	1a00a8f4 <__sbprintf>
1a008fbe:	9004      	str	r0, [sp, #16]
1a008fc0:	9804      	ldr	r0, [sp, #16]
1a008fc2:	b055      	add	sp, #340	; 0x154
1a008fc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a008fc8:	1be6      	subs	r6, r4, r7
1a008fca:	f43f af60 	beq.w	1a008e8e <_vfprintf_r+0xee>
1a008fce:	e748      	b.n	1a008e62 <_vfprintf_r+0xc2>
1a008fd0:	aa28      	add	r2, sp, #160	; 0xa0
1a008fd2:	9907      	ldr	r1, [sp, #28]
1a008fd4:	9805      	ldr	r0, [sp, #20]
1a008fd6:	f003 fd1f 	bl	1a00ca18 <__sprint_r>
1a008fda:	2800      	cmp	r0, #0
1a008fdc:	f041 8427 	bne.w	1a00a82e <_vfprintf_r+0x1a8e>
1a008fe0:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a008fe4:	e74c      	b.n	1a008e80 <_vfprintf_r+0xe0>
1a008fe6:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
1a008fea:	2200      	movs	r2, #0
1a008fec:	f81a 8b01 	ldrb.w	r8, [sl], #1
1a008ff0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
1a008ff4:	eb03 0242 	add.w	r2, r3, r2, lsl #1
1a008ff8:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
1a008ffc:	2b09      	cmp	r3, #9
1a008ffe:	d9f5      	bls.n	1a008fec <_vfprintf_r+0x24c>
1a009000:	9206      	str	r2, [sp, #24]
1a009002:	e753      	b.n	1a008eac <_vfprintf_r+0x10c>
1a009004:	4b22      	ldr	r3, [pc, #136]	; (1a009090 <_vfprintf_r+0x2f0>)
1a009006:	9314      	str	r3, [sp, #80]	; 0x50
1a009008:	9b02      	ldr	r3, [sp, #8]
1a00900a:	069f      	lsls	r7, r3, #26
1a00900c:	d525      	bpl.n	1a00905a <_vfprintf_r+0x2ba>
1a00900e:	9c08      	ldr	r4, [sp, #32]
1a009010:	3407      	adds	r4, #7
1a009012:	f024 0307 	bic.w	r3, r4, #7
1a009016:	e8f3 4502 	ldrd	r4, r5, [r3], #8
1a00901a:	9308      	str	r3, [sp, #32]
1a00901c:	9a02      	ldr	r2, [sp, #8]
1a00901e:	07d1      	lsls	r1, r2, #31
1a009020:	d50a      	bpl.n	1a009038 <_vfprintf_r+0x298>
1a009022:	ea54 0305 	orrs.w	r3, r4, r5
1a009026:	d007      	beq.n	1a009038 <_vfprintf_r+0x298>
1a009028:	2330      	movs	r3, #48	; 0x30
1a00902a:	f042 0202 	orr.w	r2, r2, #2
1a00902e:	f88d 8085 	strb.w	r8, [sp, #133]	; 0x85
1a009032:	9202      	str	r2, [sp, #8]
1a009034:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
1a009038:	9b02      	ldr	r3, [sp, #8]
1a00903a:	f423 6680 	bic.w	r6, r3, #1024	; 0x400
1a00903e:	2302      	movs	r3, #2
1a009040:	e1d9      	b.n	1a0093f6 <_vfprintf_r+0x656>
1a009042:	f89a 8000 	ldrb.w	r8, [sl]
1a009046:	9b02      	ldr	r3, [sp, #8]
1a009048:	f043 0304 	orr.w	r3, r3, #4
1a00904c:	9302      	str	r3, [sp, #8]
1a00904e:	e72b      	b.n	1a008ea8 <_vfprintf_r+0x108>
1a009050:	4b10      	ldr	r3, [pc, #64]	; (1a009094 <_vfprintf_r+0x2f4>)
1a009052:	9314      	str	r3, [sp, #80]	; 0x50
1a009054:	9b02      	ldr	r3, [sp, #8]
1a009056:	069f      	lsls	r7, r3, #26
1a009058:	d4d9      	bmi.n	1a00900e <_vfprintf_r+0x26e>
1a00905a:	9b08      	ldr	r3, [sp, #32]
1a00905c:	f853 4b04 	ldr.w	r4, [r3], #4
1a009060:	9308      	str	r3, [sp, #32]
1a009062:	9b02      	ldr	r3, [sp, #8]
1a009064:	06de      	lsls	r6, r3, #27
1a009066:	f100 864f 	bmi.w	1a009d08 <_vfprintf_r+0xf68>
1a00906a:	9b02      	ldr	r3, [sp, #8]
1a00906c:	065d      	lsls	r5, r3, #25
1a00906e:	f140 8647 	bpl.w	1a009d00 <_vfprintf_r+0xf60>
1a009072:	b2a4      	uxth	r4, r4
1a009074:	2500      	movs	r5, #0
1a009076:	e7d1      	b.n	1a00901c <_vfprintf_r+0x27c>
1a009078:	f88d 6083 	strb.w	r6, [sp, #131]	; 0x83
1a00907c:	f89a 8000 	ldrb.w	r8, [sl]
1a009080:	e712      	b.n	1a008ea8 <_vfprintf_r+0x108>
1a009082:	bf00      	nop
1a009084:	f3af 8000 	nop.w
	...
1a009090:	1a00d334 	.word	0x1a00d334
1a009094:	1a00d320 	.word	0x1a00d320
1a009098:	9e02      	ldr	r6, [sp, #8]
1a00909a:	06b0      	lsls	r0, r6, #26
1a00909c:	f140 870b 	bpl.w	1a009eb6 <_vfprintf_r+0x1116>
1a0090a0:	9c08      	ldr	r4, [sp, #32]
1a0090a2:	3407      	adds	r4, #7
1a0090a4:	f024 0307 	bic.w	r3, r4, #7
1a0090a8:	4619      	mov	r1, r3
1a0090aa:	e8f1 2302 	ldrd	r2, r3, [r1], #8
1a0090ae:	9108      	str	r1, [sp, #32]
1a0090b0:	4614      	mov	r4, r2
1a0090b2:	461d      	mov	r5, r3
1a0090b4:	2a00      	cmp	r2, #0
1a0090b6:	f173 0300 	sbcs.w	r3, r3, #0
1a0090ba:	db71      	blt.n	1a0091a0 <_vfprintf_r+0x400>
1a0090bc:	f1b9 3fff 	cmp.w	r9, #4294967295
1a0090c0:	f000 82c5 	beq.w	1a00964e <_vfprintf_r+0x8ae>
1a0090c4:	f026 0380 	bic.w	r3, r6, #128	; 0x80
1a0090c8:	9302      	str	r3, [sp, #8]
1a0090ca:	ea54 0305 	orrs.w	r3, r4, r5
1a0090ce:	f040 82bd 	bne.w	1a00964c <_vfprintf_r+0x8ac>
1a0090d2:	f1b9 0f00 	cmp.w	r9, #0
1a0090d6:	f041 810e 	bne.w	1a00a2f6 <_vfprintf_r+0x1556>
1a0090da:	f04f 0900 	mov.w	r9, #0
1a0090de:	464e      	mov	r6, r9
1a0090e0:	af54      	add	r7, sp, #336	; 0x150
1a0090e2:	e2bf      	b.n	1a009664 <_vfprintf_r+0x8c4>
1a0090e4:	9b02      	ldr	r3, [sp, #8]
1a0090e6:	069d      	lsls	r5, r3, #26
1a0090e8:	f043 0610 	orr.w	r6, r3, #16
1a0090ec:	f100 828f 	bmi.w	1a00960e <_vfprintf_r+0x86e>
1a0090f0:	9b08      	ldr	r3, [sp, #32]
1a0090f2:	1d1a      	adds	r2, r3, #4
1a0090f4:	9b08      	ldr	r3, [sp, #32]
1a0090f6:	9208      	str	r2, [sp, #32]
1a0090f8:	681c      	ldr	r4, [r3, #0]
1a0090fa:	2500      	movs	r5, #0
1a0090fc:	2301      	movs	r3, #1
1a0090fe:	e17a      	b.n	1a0093f6 <_vfprintf_r+0x656>
1a009100:	9c08      	ldr	r4, [sp, #32]
1a009102:	f854 7b04 	ldr.w	r7, [r4], #4
1a009106:	2500      	movs	r5, #0
1a009108:	f88d 5083 	strb.w	r5, [sp, #131]	; 0x83
1a00910c:	2f00      	cmp	r7, #0
1a00910e:	f000 8737 	beq.w	1a009f80 <_vfprintf_r+0x11e0>
1a009112:	f1b9 3fff 	cmp.w	r9, #4294967295
1a009116:	f000 87bc 	beq.w	1a00a092 <_vfprintf_r+0x12f2>
1a00911a:	464a      	mov	r2, r9
1a00911c:	4629      	mov	r1, r5
1a00911e:	4638      	mov	r0, r7
1a009120:	f002 fe56 	bl	1a00bdd0 <memchr>
1a009124:	9009      	str	r0, [sp, #36]	; 0x24
1a009126:	2800      	cmp	r0, #0
1a009128:	f001 824a 	beq.w	1a00a5c0 <_vfprintf_r+0x1820>
1a00912c:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00912e:	46a9      	mov	r9, r5
1a009130:	1bde      	subs	r6, r3, r7
1a009132:	e9cd 990e 	strd	r9, r9, [sp, #56]	; 0x38
1a009136:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
1a00913a:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
1a00913e:	9408      	str	r4, [sp, #32]
1a009140:	9303      	str	r3, [sp, #12]
1a009142:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
1a009146:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
1a00914a:	2a00      	cmp	r2, #0
1a00914c:	d06f      	beq.n	1a00922e <_vfprintf_r+0x48e>
1a00914e:	9b03      	ldr	r3, [sp, #12]
1a009150:	3301      	adds	r3, #1
1a009152:	9303      	str	r3, [sp, #12]
1a009154:	e06b      	b.n	1a00922e <_vfprintf_r+0x48e>
1a009156:	9b02      	ldr	r3, [sp, #8]
1a009158:	069c      	lsls	r4, r3, #26
1a00915a:	f043 0610 	orr.w	r6, r3, #16
1a00915e:	f100 825f 	bmi.w	1a009620 <_vfprintf_r+0x880>
1a009162:	9b08      	ldr	r3, [sp, #32]
1a009164:	1d1a      	adds	r2, r3, #4
1a009166:	9b08      	ldr	r3, [sp, #32]
1a009168:	9208      	str	r2, [sp, #32]
1a00916a:	681c      	ldr	r4, [r3, #0]
1a00916c:	2500      	movs	r5, #0
1a00916e:	e25e      	b.n	1a00962e <_vfprintf_r+0x88e>
1a009170:	9b02      	ldr	r3, [sp, #8]
1a009172:	f89a 8000 	ldrb.w	r8, [sl]
1a009176:	f043 0308 	orr.w	r3, r3, #8
1a00917a:	9302      	str	r3, [sp, #8]
1a00917c:	e694      	b.n	1a008ea8 <_vfprintf_r+0x108>
1a00917e:	9b02      	ldr	r3, [sp, #8]
1a009180:	069c      	lsls	r4, r3, #26
1a009182:	f043 0610 	orr.w	r6, r3, #16
1a009186:	d48b      	bmi.n	1a0090a0 <_vfprintf_r+0x300>
1a009188:	9b08      	ldr	r3, [sp, #32]
1a00918a:	1d1a      	adds	r2, r3, #4
1a00918c:	9b08      	ldr	r3, [sp, #32]
1a00918e:	9208      	str	r2, [sp, #32]
1a009190:	681c      	ldr	r4, [r3, #0]
1a009192:	17e5      	asrs	r5, r4, #31
1a009194:	4622      	mov	r2, r4
1a009196:	462b      	mov	r3, r5
1a009198:	2a00      	cmp	r2, #0
1a00919a:	f173 0300 	sbcs.w	r3, r3, #0
1a00919e:	da8d      	bge.n	1a0090bc <_vfprintf_r+0x31c>
1a0091a0:	4264      	negs	r4, r4
1a0091a2:	f04f 032d 	mov.w	r3, #45	; 0x2d
1a0091a6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
1a0091aa:	f1b9 3fff 	cmp.w	r9, #4294967295
1a0091ae:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
1a0091b2:	f04f 0301 	mov.w	r3, #1
1a0091b6:	f040 8125 	bne.w	1a009404 <_vfprintf_r+0x664>
1a0091ba:	2b01      	cmp	r3, #1
1a0091bc:	f000 8247 	beq.w	1a00964e <_vfprintf_r+0x8ae>
1a0091c0:	2b02      	cmp	r3, #2
1a0091c2:	f000 8479 	beq.w	1a009ab8 <_vfprintf_r+0xd18>
1a0091c6:	a954      	add	r1, sp, #336	; 0x150
1a0091c8:	e000      	b.n	1a0091cc <_vfprintf_r+0x42c>
1a0091ca:	4639      	mov	r1, r7
1a0091cc:	08e2      	lsrs	r2, r4, #3
1a0091ce:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
1a0091d2:	08e8      	lsrs	r0, r5, #3
1a0091d4:	f004 0307 	and.w	r3, r4, #7
1a0091d8:	4605      	mov	r5, r0
1a0091da:	4614      	mov	r4, r2
1a0091dc:	3330      	adds	r3, #48	; 0x30
1a0091de:	ea54 0205 	orrs.w	r2, r4, r5
1a0091e2:	f801 3c01 	strb.w	r3, [r1, #-1]
1a0091e6:	f101 37ff 	add.w	r7, r1, #4294967295
1a0091ea:	d1ee      	bne.n	1a0091ca <_vfprintf_r+0x42a>
1a0091ec:	07f2      	lsls	r2, r6, #31
1a0091ee:	f140 8288 	bpl.w	1a009702 <_vfprintf_r+0x962>
1a0091f2:	2b30      	cmp	r3, #48	; 0x30
1a0091f4:	f000 8285 	beq.w	1a009702 <_vfprintf_r+0x962>
1a0091f8:	2330      	movs	r3, #48	; 0x30
1a0091fa:	3902      	subs	r1, #2
1a0091fc:	f807 3c01 	strb.w	r3, [r7, #-1]
1a009200:	ab54      	add	r3, sp, #336	; 0x150
1a009202:	9602      	str	r6, [sp, #8]
1a009204:	460f      	mov	r7, r1
1a009206:	1a5e      	subs	r6, r3, r1
1a009208:	e22c      	b.n	1a009664 <_vfprintf_r+0x8c4>
1a00920a:	9c08      	ldr	r4, [sp, #32]
1a00920c:	2300      	movs	r3, #0
1a00920e:	f854 2b04 	ldr.w	r2, [r4], #4
1a009212:	f88d 20ec 	strb.w	r2, [sp, #236]	; 0xec
1a009216:	2601      	movs	r6, #1
1a009218:	461a      	mov	r2, r3
1a00921a:	9603      	str	r6, [sp, #12]
1a00921c:	9408      	str	r4, [sp, #32]
1a00921e:	e9cd 220e 	strd	r2, r2, [sp, #56]	; 0x38
1a009222:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
1a009226:	9209      	str	r2, [sp, #36]	; 0x24
1a009228:	4691      	mov	r9, r2
1a00922a:	920c      	str	r2, [sp, #48]	; 0x30
1a00922c:	af3b      	add	r7, sp, #236	; 0xec
1a00922e:	9b02      	ldr	r3, [sp, #8]
1a009230:	f013 0302 	ands.w	r3, r3, #2
1a009234:	930a      	str	r3, [sp, #40]	; 0x28
1a009236:	d002      	beq.n	1a00923e <_vfprintf_r+0x49e>
1a009238:	9b03      	ldr	r3, [sp, #12]
1a00923a:	3302      	adds	r3, #2
1a00923c:	9303      	str	r3, [sp, #12]
1a00923e:	9b02      	ldr	r3, [sp, #8]
1a009240:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
1a009242:	f013 0384 	ands.w	r3, r3, #132	; 0x84
1a009246:	930b      	str	r3, [sp, #44]	; 0x2c
1a009248:	d104      	bne.n	1a009254 <_vfprintf_r+0x4b4>
1a00924a:	9b06      	ldr	r3, [sp, #24]
1a00924c:	9903      	ldr	r1, [sp, #12]
1a00924e:	1a5d      	subs	r5, r3, r1
1a009250:	2d00      	cmp	r5, #0
1a009252:	dc66      	bgt.n	1a009322 <_vfprintf_r+0x582>
1a009254:	b172      	cbz	r2, 1a009274 <_vfprintf_r+0x4d4>
1a009256:	9a29      	ldr	r2, [sp, #164]	; 0xa4
1a009258:	3201      	adds	r2, #1
1a00925a:	3401      	adds	r4, #1
1a00925c:	f10d 0083 	add.w	r0, sp, #131	; 0x83
1a009260:	2101      	movs	r1, #1
1a009262:	2a07      	cmp	r2, #7
1a009264:	e9cd 2429 	strd	r2, r4, [sp, #164]	; 0xa4
1a009268:	e9cb 0100 	strd	r0, r1, [fp]
1a00926c:	f300 83b1 	bgt.w	1a0099d2 <_vfprintf_r+0xc32>
1a009270:	f10b 0b08 	add.w	fp, fp, #8
1a009274:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1a009276:	b16b      	cbz	r3, 1a009294 <_vfprintf_r+0x4f4>
1a009278:	9b29      	ldr	r3, [sp, #164]	; 0xa4
1a00927a:	3301      	adds	r3, #1
1a00927c:	3402      	adds	r4, #2
1a00927e:	a921      	add	r1, sp, #132	; 0x84
1a009280:	2202      	movs	r2, #2
1a009282:	2b07      	cmp	r3, #7
1a009284:	e9cd 3429 	strd	r3, r4, [sp, #164]	; 0xa4
1a009288:	e9cb 1200 	strd	r1, r2, [fp]
1a00928c:	f300 83ad 	bgt.w	1a0099ea <_vfprintf_r+0xc4a>
1a009290:	f10b 0b08 	add.w	fp, fp, #8
1a009294:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1a009296:	2b80      	cmp	r3, #128	; 0x80
1a009298:	f000 8295 	beq.w	1a0097c6 <_vfprintf_r+0xa26>
1a00929c:	eba9 0506 	sub.w	r5, r9, r6
1a0092a0:	2d00      	cmp	r5, #0
1a0092a2:	f300 82d3 	bgt.w	1a00984c <_vfprintf_r+0xaac>
1a0092a6:	9b02      	ldr	r3, [sp, #8]
1a0092a8:	05db      	lsls	r3, r3, #23
1a0092aa:	f100 822e 	bmi.w	1a00970a <_vfprintf_r+0x96a>
1a0092ae:	9b29      	ldr	r3, [sp, #164]	; 0xa4
1a0092b0:	f8cb 7000 	str.w	r7, [fp]
1a0092b4:	3301      	adds	r3, #1
1a0092b6:	4434      	add	r4, r6
1a0092b8:	2b07      	cmp	r3, #7
1a0092ba:	942a      	str	r4, [sp, #168]	; 0xa8
1a0092bc:	f8cb 6004 	str.w	r6, [fp, #4]
1a0092c0:	9329      	str	r3, [sp, #164]	; 0xa4
1a0092c2:	f300 8325 	bgt.w	1a009910 <_vfprintf_r+0xb70>
1a0092c6:	f10b 0b08 	add.w	fp, fp, #8
1a0092ca:	9b02      	ldr	r3, [sp, #8]
1a0092cc:	075d      	lsls	r5, r3, #29
1a0092ce:	d505      	bpl.n	1a0092dc <_vfprintf_r+0x53c>
1a0092d0:	9b06      	ldr	r3, [sp, #24]
1a0092d2:	9a03      	ldr	r2, [sp, #12]
1a0092d4:	1a9d      	subs	r5, r3, r2
1a0092d6:	2d00      	cmp	r5, #0
1a0092d8:	f300 83ae 	bgt.w	1a009a38 <_vfprintf_r+0xc98>
1a0092dc:	9b04      	ldr	r3, [sp, #16]
1a0092de:	9a06      	ldr	r2, [sp, #24]
1a0092e0:	9903      	ldr	r1, [sp, #12]
1a0092e2:	428a      	cmp	r2, r1
1a0092e4:	bfac      	ite	ge
1a0092e6:	189b      	addge	r3, r3, r2
1a0092e8:	185b      	addlt	r3, r3, r1
1a0092ea:	9304      	str	r3, [sp, #16]
1a0092ec:	2c00      	cmp	r4, #0
1a0092ee:	f040 82e7 	bne.w	1a0098c0 <_vfprintf_r+0xb20>
1a0092f2:	2300      	movs	r3, #0
1a0092f4:	9329      	str	r3, [sp, #164]	; 0xa4
1a0092f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0092f8:	b11b      	cbz	r3, 1a009302 <_vfprintf_r+0x562>
1a0092fa:	9909      	ldr	r1, [sp, #36]	; 0x24
1a0092fc:	9805      	ldr	r0, [sp, #20]
1a0092fe:	f7fe ff35 	bl	1a00816c <_free_r>
1a009302:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a009306:	4657      	mov	r7, sl
1a009308:	783b      	ldrb	r3, [r7, #0]
1a00930a:	2b00      	cmp	r3, #0
1a00930c:	f47f ad99 	bne.w	1a008e42 <_vfprintf_r+0xa2>
1a009310:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
1a009312:	f8dd 901c 	ldr.w	r9, [sp, #28]
1a009316:	2b00      	cmp	r3, #0
1a009318:	f040 86f5 	bne.w	1a00a106 <_vfprintf_r+0x1366>
1a00931c:	2300      	movs	r3, #0
1a00931e:	9329      	str	r3, [sp, #164]	; 0xa4
1a009320:	e375      	b.n	1a009a0e <_vfprintf_r+0xc6e>
1a009322:	2d10      	cmp	r5, #16
1a009324:	9a29      	ldr	r2, [sp, #164]	; 0xa4
1a009326:	dd29      	ble.n	1a00937c <_vfprintf_r+0x5dc>
1a009328:	4659      	mov	r1, fp
1a00932a:	4620      	mov	r0, r4
1a00932c:	961e      	str	r6, [sp, #120]	; 0x78
1a00932e:	2310      	movs	r3, #16
1a009330:	9c05      	ldr	r4, [sp, #20]
1a009332:	9e07      	ldr	r6, [sp, #28]
1a009334:	46bb      	mov	fp, r7
1a009336:	e004      	b.n	1a009342 <_vfprintf_r+0x5a2>
1a009338:	3d10      	subs	r5, #16
1a00933a:	2d10      	cmp	r5, #16
1a00933c:	f101 0108 	add.w	r1, r1, #8
1a009340:	dd18      	ble.n	1a009374 <_vfprintf_r+0x5d4>
1a009342:	3201      	adds	r2, #1
1a009344:	4fbc      	ldr	r7, [pc, #752]	; (1a009638 <_vfprintf_r+0x898>)
1a009346:	3010      	adds	r0, #16
1a009348:	2a07      	cmp	r2, #7
1a00934a:	e9cd 2029 	strd	r2, r0, [sp, #164]	; 0xa4
1a00934e:	e9c1 7300 	strd	r7, r3, [r1]
1a009352:	ddf1      	ble.n	1a009338 <_vfprintf_r+0x598>
1a009354:	aa28      	add	r2, sp, #160	; 0xa0
1a009356:	4631      	mov	r1, r6
1a009358:	4620      	mov	r0, r4
1a00935a:	f003 fb5d 	bl	1a00ca18 <__sprint_r>
1a00935e:	2800      	cmp	r0, #0
1a009360:	f040 834f 	bne.w	1a009a02 <_vfprintf_r+0xc62>
1a009364:	3d10      	subs	r5, #16
1a009366:	2d10      	cmp	r5, #16
1a009368:	e9dd 2029 	ldrd	r2, r0, [sp, #164]	; 0xa4
1a00936c:	a92b      	add	r1, sp, #172	; 0xac
1a00936e:	f04f 0310 	mov.w	r3, #16
1a009372:	dce6      	bgt.n	1a009342 <_vfprintf_r+0x5a2>
1a009374:	9e1e      	ldr	r6, [sp, #120]	; 0x78
1a009376:	465f      	mov	r7, fp
1a009378:	4604      	mov	r4, r0
1a00937a:	468b      	mov	fp, r1
1a00937c:	3201      	adds	r2, #1
1a00937e:	4bae      	ldr	r3, [pc, #696]	; (1a009638 <_vfprintf_r+0x898>)
1a009380:	442c      	add	r4, r5
1a009382:	2a07      	cmp	r2, #7
1a009384:	e9cd 2429 	strd	r2, r4, [sp, #164]	; 0xa4
1a009388:	e9cb 3500 	strd	r3, r5, [fp]
1a00938c:	f300 862a 	bgt.w	1a009fe4 <_vfprintf_r+0x1244>
1a009390:	f10b 0b08 	add.w	fp, fp, #8
1a009394:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
1a009398:	e75c      	b.n	1a009254 <_vfprintf_r+0x4b4>
1a00939a:	f89a 8000 	ldrb.w	r8, [sl]
1a00939e:	9b02      	ldr	r3, [sp, #8]
1a0093a0:	f1b8 0f68 	cmp.w	r8, #104	; 0x68
1a0093a4:	f000 85e3 	beq.w	1a009f6e <_vfprintf_r+0x11ce>
1a0093a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0093ac:	9302      	str	r3, [sp, #8]
1a0093ae:	e57b      	b.n	1a008ea8 <_vfprintf_r+0x108>
1a0093b0:	9b02      	ldr	r3, [sp, #8]
1a0093b2:	f89a 8000 	ldrb.w	r8, [sl]
1a0093b6:	f043 0301 	orr.w	r3, r3, #1
1a0093ba:	9302      	str	r3, [sp, #8]
1a0093bc:	e574      	b.n	1a008ea8 <_vfprintf_r+0x108>
1a0093be:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
1a0093c2:	f89a 8000 	ldrb.w	r8, [sl]
1a0093c6:	2b00      	cmp	r3, #0
1a0093c8:	f47f ad6e 	bne.w	1a008ea8 <_vfprintf_r+0x108>
1a0093cc:	f88d 1083 	strb.w	r1, [sp, #131]	; 0x83
1a0093d0:	e56a      	b.n	1a008ea8 <_vfprintf_r+0x108>
1a0093d2:	9c08      	ldr	r4, [sp, #32]
1a0093d4:	f647 0230 	movw	r2, #30768	; 0x7830
1a0093d8:	f854 3b04 	ldr.w	r3, [r4], #4
1a0093dc:	f8ad 2084 	strh.w	r2, [sp, #132]	; 0x84
1a0093e0:	9a02      	ldr	r2, [sp, #8]
1a0093e2:	9408      	str	r4, [sp, #32]
1a0093e4:	461c      	mov	r4, r3
1a0093e6:	4b95      	ldr	r3, [pc, #596]	; (1a00963c <_vfprintf_r+0x89c>)
1a0093e8:	9314      	str	r3, [sp, #80]	; 0x50
1a0093ea:	f042 0602 	orr.w	r6, r2, #2
1a0093ee:	2500      	movs	r5, #0
1a0093f0:	2302      	movs	r3, #2
1a0093f2:	f04f 0878 	mov.w	r8, #120	; 0x78
1a0093f6:	2200      	movs	r2, #0
1a0093f8:	f1b9 3fff 	cmp.w	r9, #4294967295
1a0093fc:	f88d 2083 	strb.w	r2, [sp, #131]	; 0x83
1a009400:	f43f aedb 	beq.w	1a0091ba <_vfprintf_r+0x41a>
1a009404:	f026 0280 	bic.w	r2, r6, #128	; 0x80
1a009408:	9202      	str	r2, [sp, #8]
1a00940a:	ea54 0205 	orrs.w	r2, r4, r5
1a00940e:	f040 82dd 	bne.w	1a0099cc <_vfprintf_r+0xc2c>
1a009412:	f1b9 0f00 	cmp.w	r9, #0
1a009416:	f040 8348 	bne.w	1a009aaa <_vfprintf_r+0xd0a>
1a00941a:	2b00      	cmp	r3, #0
1a00941c:	f47f ae5d 	bne.w	1a0090da <_vfprintf_r+0x33a>
1a009420:	f016 0601 	ands.w	r6, r6, #1
1a009424:	f000 846a 	beq.w	1a009cfc <_vfprintf_r+0xf5c>
1a009428:	2330      	movs	r3, #48	; 0x30
1a00942a:	f88d 314f 	strb.w	r3, [sp, #335]	; 0x14f
1a00942e:	f20d 174f 	addw	r7, sp, #335	; 0x14f
1a009432:	e117      	b.n	1a009664 <_vfprintf_r+0x8c4>
1a009434:	9e02      	ldr	r6, [sp, #8]
1a009436:	06b0      	lsls	r0, r6, #26
1a009438:	f100 80f2 	bmi.w	1a009620 <_vfprintf_r+0x880>
1a00943c:	9b02      	ldr	r3, [sp, #8]
1a00943e:	9a08      	ldr	r2, [sp, #32]
1a009440:	06d9      	lsls	r1, r3, #27
1a009442:	f852 4b04 	ldr.w	r4, [r2], #4
1a009446:	f101 8243 	bmi.w	1a00a8d0 <_vfprintf_r+0x1b30>
1a00944a:	9e02      	ldr	r6, [sp, #8]
1a00944c:	4633      	mov	r3, r6
1a00944e:	065b      	lsls	r3, r3, #25
1a009450:	f140 8635 	bpl.w	1a00a0be <_vfprintf_r+0x131e>
1a009454:	9208      	str	r2, [sp, #32]
1a009456:	b2a4      	uxth	r4, r4
1a009458:	2500      	movs	r5, #0
1a00945a:	e0e8      	b.n	1a00962e <_vfprintf_r+0x88e>
1a00945c:	9902      	ldr	r1, [sp, #8]
1a00945e:	9a08      	ldr	r2, [sp, #32]
1a009460:	0689      	lsls	r1, r1, #26
1a009462:	f102 0304 	add.w	r3, r2, #4
1a009466:	f100 8452 	bmi.w	1a009d0e <_vfprintf_r+0xf6e>
1a00946a:	9a02      	ldr	r2, [sp, #8]
1a00946c:	06d7      	lsls	r7, r2, #27
1a00946e:	f100 85e1 	bmi.w	1a00a034 <_vfprintf_r+0x1294>
1a009472:	9a02      	ldr	r2, [sp, #8]
1a009474:	0656      	lsls	r6, r2, #25
1a009476:	f100 8664 	bmi.w	1a00a142 <_vfprintf_r+0x13a2>
1a00947a:	9a02      	ldr	r2, [sp, #8]
1a00947c:	0595      	lsls	r5, r2, #22
1a00947e:	f140 85d9 	bpl.w	1a00a034 <_vfprintf_r+0x1294>
1a009482:	9a08      	ldr	r2, [sp, #32]
1a009484:	9308      	str	r3, [sp, #32]
1a009486:	6812      	ldr	r2, [r2, #0]
1a009488:	9b04      	ldr	r3, [sp, #16]
1a00948a:	7013      	strb	r3, [r2, #0]
1a00948c:	4657      	mov	r7, sl
1a00948e:	e73b      	b.n	1a009308 <_vfprintf_r+0x568>
1a009490:	f89a 8000 	ldrb.w	r8, [sl]
1a009494:	9b02      	ldr	r3, [sp, #8]
1a009496:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
1a00949a:	f000 855f 	beq.w	1a009f5c <_vfprintf_r+0x11bc>
1a00949e:	f043 0310 	orr.w	r3, r3, #16
1a0094a2:	9302      	str	r3, [sp, #8]
1a0094a4:	e500      	b.n	1a008ea8 <_vfprintf_r+0x108>
1a0094a6:	9b08      	ldr	r3, [sp, #32]
1a0094a8:	f89a 8000 	ldrb.w	r8, [sl]
1a0094ac:	f853 2b04 	ldr.w	r2, [r3], #4
1a0094b0:	9206      	str	r2, [sp, #24]
1a0094b2:	2a00      	cmp	r2, #0
1a0094b4:	f2c0 8513 	blt.w	1a009ede <_vfprintf_r+0x113e>
1a0094b8:	9308      	str	r3, [sp, #32]
1a0094ba:	e4f5      	b.n	1a008ea8 <_vfprintf_r+0x108>
1a0094bc:	9d05      	ldr	r5, [sp, #20]
1a0094be:	4628      	mov	r0, r5
1a0094c0:	f002 fc04 	bl	1a00bccc <_localeconv_r>
1a0094c4:	6843      	ldr	r3, [r0, #4]
1a0094c6:	9317      	str	r3, [sp, #92]	; 0x5c
1a0094c8:	4618      	mov	r0, r3
1a0094ca:	f7ff fbf9 	bl	1a008cc0 <strlen>
1a0094ce:	9019      	str	r0, [sp, #100]	; 0x64
1a0094d0:	4604      	mov	r4, r0
1a0094d2:	4628      	mov	r0, r5
1a0094d4:	f002 fbfa 	bl	1a00bccc <_localeconv_r>
1a0094d8:	6883      	ldr	r3, [r0, #8]
1a0094da:	9318      	str	r3, [sp, #96]	; 0x60
1a0094dc:	2120      	movs	r1, #32
1a0094de:	2c00      	cmp	r4, #0
1a0094e0:	f43f ad4a 	beq.w	1a008f78 <_vfprintf_r+0x1d8>
1a0094e4:	9b18      	ldr	r3, [sp, #96]	; 0x60
1a0094e6:	f89a 8000 	ldrb.w	r8, [sl]
1a0094ea:	2b00      	cmp	r3, #0
1a0094ec:	f43f acdc 	beq.w	1a008ea8 <_vfprintf_r+0x108>
1a0094f0:	781b      	ldrb	r3, [r3, #0]
1a0094f2:	2b00      	cmp	r3, #0
1a0094f4:	f43f acd8 	beq.w	1a008ea8 <_vfprintf_r+0x108>
1a0094f8:	9b02      	ldr	r3, [sp, #8]
1a0094fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
1a0094fe:	9302      	str	r3, [sp, #8]
1a009500:	e4d2      	b.n	1a008ea8 <_vfprintf_r+0x108>
1a009502:	9b02      	ldr	r3, [sp, #8]
1a009504:	f89a 8000 	ldrb.w	r8, [sl]
1a009508:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00950c:	9302      	str	r3, [sp, #8]
1a00950e:	e4cb      	b.n	1a008ea8 <_vfprintf_r+0x108>
1a009510:	4652      	mov	r2, sl
1a009512:	f812 8b01 	ldrb.w	r8, [r2], #1
1a009516:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
1a00951a:	f001 81be 	beq.w	1a00a89a <_vfprintf_r+0x1afa>
1a00951e:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
1a009522:	2b09      	cmp	r3, #9
1a009524:	4692      	mov	sl, r2
1a009526:	f04f 0900 	mov.w	r9, #0
1a00952a:	f63f acbf 	bhi.w	1a008eac <_vfprintf_r+0x10c>
1a00952e:	f81a 8b01 	ldrb.w	r8, [sl], #1
1a009532:	eb09 0989 	add.w	r9, r9, r9, lsl #2
1a009536:	eb03 0949 	add.w	r9, r3, r9, lsl #1
1a00953a:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
1a00953e:	2b09      	cmp	r3, #9
1a009540:	d9f5      	bls.n	1a00952e <_vfprintf_r+0x78e>
1a009542:	e4b3      	b.n	1a008eac <_vfprintf_r+0x10c>
1a009544:	9c08      	ldr	r4, [sp, #32]
1a009546:	3407      	adds	r4, #7
1a009548:	f024 0307 	bic.w	r3, r4, #7
1a00954c:	ecb3 7b02 	vldmia	r3!, {d7}
1a009550:	ec55 4b17 	vmov	r4, r5, d7
1a009554:	9308      	str	r3, [sp, #32]
1a009556:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
1a00955a:	931b      	str	r3, [sp, #108]	; 0x6c
1a00955c:	ed8d 7a1a 	vstr	s14, [sp, #104]	; 0x68
1a009560:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
1a009564:	f04f 32ff 	mov.w	r2, #4294967295
1a009568:	4b35      	ldr	r3, [pc, #212]	; (1a009640 <_vfprintf_r+0x8a0>)
1a00956a:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
1a00956e:	f003 fbab 	bl	1a00ccc8 <__aeabi_dcmpun>
1a009572:	2800      	cmp	r0, #0
1a009574:	f040 83dc 	bne.w	1a009d30 <_vfprintf_r+0xf90>
1a009578:	f04f 32ff 	mov.w	r2, #4294967295
1a00957c:	4b30      	ldr	r3, [pc, #192]	; (1a009640 <_vfprintf_r+0x8a0>)
1a00957e:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
1a009582:	f7fe fa3b 	bl	1a0079fc <__aeabi_dcmple>
1a009586:	2800      	cmp	r0, #0
1a009588:	f040 83d2 	bne.w	1a009d30 <_vfprintf_r+0xf90>
1a00958c:	2200      	movs	r2, #0
1a00958e:	2300      	movs	r3, #0
1a009590:	4620      	mov	r0, r4
1a009592:	4629      	mov	r1, r5
1a009594:	f7fe fa28 	bl	1a0079e8 <__aeabi_dcmplt>
1a009598:	2800      	cmp	r0, #0
1a00959a:	f040 8780 	bne.w	1a00a49e <_vfprintf_r+0x16fe>
1a00959e:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
1a0095a2:	4f28      	ldr	r7, [pc, #160]	; (1a009644 <_vfprintf_r+0x8a4>)
1a0095a4:	4b28      	ldr	r3, [pc, #160]	; (1a009648 <_vfprintf_r+0x8a8>)
1a0095a6:	9802      	ldr	r0, [sp, #8]
1a0095a8:	2100      	movs	r1, #0
1a0095aa:	2603      	movs	r6, #3
1a0095ac:	f020 0080 	bic.w	r0, r0, #128	; 0x80
1a0095b0:	9603      	str	r6, [sp, #12]
1a0095b2:	9109      	str	r1, [sp, #36]	; 0x24
1a0095b4:	9002      	str	r0, [sp, #8]
1a0095b6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
1a0095ba:	bfc8      	it	gt
1a0095bc:	461f      	movgt	r7, r3
1a0095be:	4689      	mov	r9, r1
1a0095c0:	910c      	str	r1, [sp, #48]	; 0x30
1a0095c2:	e9cd 110e 	strd	r1, r1, [sp, #56]	; 0x38
1a0095c6:	e5c0      	b.n	1a00914a <_vfprintf_r+0x3aa>
1a0095c8:	9e02      	ldr	r6, [sp, #8]
1a0095ca:	06b4      	lsls	r4, r6, #26
1a0095cc:	d41f      	bmi.n	1a00960e <_vfprintf_r+0x86e>
1a0095ce:	9b02      	ldr	r3, [sp, #8]
1a0095d0:	9a08      	ldr	r2, [sp, #32]
1a0095d2:	06d8      	lsls	r0, r3, #27
1a0095d4:	f852 4b04 	ldr.w	r4, [r2], #4
1a0095d8:	f101 8174 	bmi.w	1a00a8c4 <_vfprintf_r+0x1b24>
1a0095dc:	9e02      	ldr	r6, [sp, #8]
1a0095de:	0671      	lsls	r1, r6, #25
1a0095e0:	f140 8577 	bpl.w	1a00a0d2 <_vfprintf_r+0x1332>
1a0095e4:	9208      	str	r2, [sp, #32]
1a0095e6:	b2a4      	uxth	r4, r4
1a0095e8:	2500      	movs	r5, #0
1a0095ea:	2301      	movs	r3, #1
1a0095ec:	e703      	b.n	1a0093f6 <_vfprintf_r+0x656>
1a0095ee:	9805      	ldr	r0, [sp, #20]
1a0095f0:	f7fe fd36 	bl	1a008060 <__sinit>
1a0095f4:	f7ff bbea 	b.w	1a008dcc <_vfprintf_r+0x2c>
1a0095f8:	f1b8 0f00 	cmp.w	r8, #0
1a0095fc:	f43f ae88 	beq.w	1a009310 <_vfprintf_r+0x570>
1a009600:	2300      	movs	r3, #0
1a009602:	2601      	movs	r6, #1
1a009604:	461a      	mov	r2, r3
1a009606:	9603      	str	r6, [sp, #12]
1a009608:	f88d 80ec 	strb.w	r8, [sp, #236]	; 0xec
1a00960c:	e607      	b.n	1a00921e <_vfprintf_r+0x47e>
1a00960e:	9c08      	ldr	r4, [sp, #32]
1a009610:	3407      	adds	r4, #7
1a009612:	f024 0307 	bic.w	r3, r4, #7
1a009616:	e8f3 4502 	ldrd	r4, r5, [r3], #8
1a00961a:	9308      	str	r3, [sp, #32]
1a00961c:	2301      	movs	r3, #1
1a00961e:	e6ea      	b.n	1a0093f6 <_vfprintf_r+0x656>
1a009620:	9c08      	ldr	r4, [sp, #32]
1a009622:	3407      	adds	r4, #7
1a009624:	f024 0307 	bic.w	r3, r4, #7
1a009628:	e8f3 4502 	ldrd	r4, r5, [r3], #8
1a00962c:	9308      	str	r3, [sp, #32]
1a00962e:	f426 6680 	bic.w	r6, r6, #1024	; 0x400
1a009632:	2300      	movs	r3, #0
1a009634:	e6df      	b.n	1a0093f6 <_vfprintf_r+0x656>
1a009636:	bf00      	nop
1a009638:	1a00d354 	.word	0x1a00d354
1a00963c:	1a00d334 	.word	0x1a00d334
1a009640:	7fefffff 	.word	0x7fefffff
1a009644:	1a00d310 	.word	0x1a00d310
1a009648:	1a00d314 	.word	0x1a00d314
1a00964c:	9e02      	ldr	r6, [sp, #8]
1a00964e:	2d00      	cmp	r5, #0
1a009650:	bf08      	it	eq
1a009652:	2c0a      	cmpeq	r4, #10
1a009654:	d213      	bcs.n	1a00967e <_vfprintf_r+0x8de>
1a009656:	3430      	adds	r4, #48	; 0x30
1a009658:	9602      	str	r6, [sp, #8]
1a00965a:	f88d 414f 	strb.w	r4, [sp, #335]	; 0x14f
1a00965e:	2601      	movs	r6, #1
1a009660:	f20d 174f 	addw	r7, sp, #335	; 0x14f
1a009664:	2300      	movs	r3, #0
1a009666:	454e      	cmp	r6, r9
1a009668:	9309      	str	r3, [sp, #36]	; 0x24
1a00966a:	930c      	str	r3, [sp, #48]	; 0x30
1a00966c:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
1a009670:	4633      	mov	r3, r6
1a009672:	bfb8      	it	lt
1a009674:	464b      	movlt	r3, r9
1a009676:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
1a00967a:	9303      	str	r3, [sp, #12]
1a00967c:	e565      	b.n	1a00914a <_vfprintf_r+0x3aa>
1a00967e:	f406 6380 	and.w	r3, r6, #1024	; 0x400
1a009682:	2200      	movs	r2, #0
1a009684:	e9cd a802 	strd	sl, r8, [sp, #8]
1a009688:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
1a00968c:	af54      	add	r7, sp, #336	; 0x150
1a00968e:	46cb      	mov	fp, r9
1a009690:	4692      	mov	sl, r2
1a009692:	46b1      	mov	r9, r6
1a009694:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
1a009698:	461e      	mov	r6, r3
1a00969a:	e007      	b.n	1a0096ac <_vfprintf_r+0x90c>
1a00969c:	f7fe f9f4 	bl	1a007a88 <__aeabi_uldivmod>
1a0096a0:	2d00      	cmp	r5, #0
1a0096a2:	bf08      	it	eq
1a0096a4:	2c0a      	cmpeq	r4, #10
1a0096a6:	d320      	bcc.n	1a0096ea <_vfprintf_r+0x94a>
1a0096a8:	4604      	mov	r4, r0
1a0096aa:	460d      	mov	r5, r1
1a0096ac:	220a      	movs	r2, #10
1a0096ae:	2300      	movs	r3, #0
1a0096b0:	4620      	mov	r0, r4
1a0096b2:	4629      	mov	r1, r5
1a0096b4:	f7fe f9e8 	bl	1a007a88 <__aeabi_uldivmod>
1a0096b8:	f102 0c30 	add.w	ip, r2, #48	; 0x30
1a0096bc:	f807 cc01 	strb.w	ip, [r7, #-1]
1a0096c0:	4620      	mov	r0, r4
1a0096c2:	4629      	mov	r1, r5
1a0096c4:	220a      	movs	r2, #10
1a0096c6:	2300      	movs	r3, #0
1a0096c8:	f10a 0a01 	add.w	sl, sl, #1
1a0096cc:	3f01      	subs	r7, #1
1a0096ce:	2e00      	cmp	r6, #0
1a0096d0:	d0e4      	beq.n	1a00969c <_vfprintf_r+0x8fc>
1a0096d2:	f898 c000 	ldrb.w	ip, [r8]
1a0096d6:	45e2      	cmp	sl, ip
1a0096d8:	d1e0      	bne.n	1a00969c <_vfprintf_r+0x8fc>
1a0096da:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
1a0096de:	d0dd      	beq.n	1a00969c <_vfprintf_r+0x8fc>
1a0096e0:	429d      	cmp	r5, r3
1a0096e2:	bf08      	it	eq
1a0096e4:	4294      	cmpeq	r4, r2
1a0096e6:	f080 871e 	bcs.w	1a00a526 <_vfprintf_r+0x1786>
1a0096ea:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
1a0096ee:	464e      	mov	r6, r9
1a0096f0:	f8cd 8060 	str.w	r8, [sp, #96]	; 0x60
1a0096f4:	46d9      	mov	r9, fp
1a0096f6:	f8dd a008 	ldr.w	sl, [sp, #8]
1a0096fa:	f8dd 800c 	ldr.w	r8, [sp, #12]
1a0096fe:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
1a009702:	9602      	str	r6, [sp, #8]
1a009704:	ab54      	add	r3, sp, #336	; 0x150
1a009706:	1bde      	subs	r6, r3, r7
1a009708:	e7ac      	b.n	1a009664 <_vfprintf_r+0x8c4>
1a00970a:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
1a00970e:	f340 810a 	ble.w	1a009926 <_vfprintf_r+0xb86>
1a009712:	2200      	movs	r2, #0
1a009714:	2300      	movs	r3, #0
1a009716:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
1a00971a:	f7fe f95b 	bl	1a0079d4 <__aeabi_dcmpeq>
1a00971e:	2800      	cmp	r0, #0
1a009720:	f000 81de 	beq.w	1a009ae0 <_vfprintf_r+0xd40>
1a009724:	9b29      	ldr	r3, [sp, #164]	; 0xa4
1a009726:	4ac2      	ldr	r2, [pc, #776]	; (1a009a30 <_vfprintf_r+0xc90>)
1a009728:	f8cb 2000 	str.w	r2, [fp]
1a00972c:	3301      	adds	r3, #1
1a00972e:	3401      	adds	r4, #1
1a009730:	2201      	movs	r2, #1
1a009732:	2b07      	cmp	r3, #7
1a009734:	e9cd 3429 	strd	r3, r4, [sp, #164]	; 0xa4
1a009738:	f8cb 2004 	str.w	r2, [fp, #4]
1a00973c:	f300 8463 	bgt.w	1a00a006 <_vfprintf_r+0x1266>
1a009740:	f10b 0b08 	add.w	fp, fp, #8
1a009744:	9b22      	ldr	r3, [sp, #136]	; 0x88
1a009746:	9a12      	ldr	r2, [sp, #72]	; 0x48
1a009748:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
1a00974a:	4293      	cmp	r3, r2
1a00974c:	f280 82a5 	bge.w	1a009c9a <_vfprintf_r+0xefa>
1a009750:	9b29      	ldr	r3, [sp, #164]	; 0xa4
1a009752:	9a15      	ldr	r2, [sp, #84]	; 0x54
1a009754:	f8cb 2000 	str.w	r2, [fp]
1a009758:	9a13      	ldr	r2, [sp, #76]	; 0x4c
1a00975a:	f8cb 2004 	str.w	r2, [fp, #4]
1a00975e:	3301      	adds	r3, #1
1a009760:	4414      	add	r4, r2
1a009762:	2b07      	cmp	r3, #7
1a009764:	e9cd 3429 	strd	r3, r4, [sp, #164]	; 0xa4
1a009768:	f300 83ec 	bgt.w	1a009f44 <_vfprintf_r+0x11a4>
1a00976c:	f10b 0b08 	add.w	fp, fp, #8
1a009770:	9b12      	ldr	r3, [sp, #72]	; 0x48
1a009772:	1e5d      	subs	r5, r3, #1
1a009774:	2d00      	cmp	r5, #0
1a009776:	f77f ada8 	ble.w	1a0092ca <_vfprintf_r+0x52a>
1a00977a:	2d10      	cmp	r5, #16
1a00977c:	9a29      	ldr	r2, [sp, #164]	; 0xa4
1a00977e:	4bad      	ldr	r3, [pc, #692]	; (1a009a34 <_vfprintf_r+0xc94>)
1a009780:	f340 844e 	ble.w	1a00a020 <_vfprintf_r+0x1280>
1a009784:	2610      	movs	r6, #16
1a009786:	9f05      	ldr	r7, [sp, #20]
1a009788:	f8dd 801c 	ldr.w	r8, [sp, #28]
1a00978c:	4699      	mov	r9, r3
1a00978e:	e005      	b.n	1a00979c <_vfprintf_r+0x9fc>
1a009790:	f10b 0b08 	add.w	fp, fp, #8
1a009794:	3d10      	subs	r5, #16
1a009796:	2d10      	cmp	r5, #16
1a009798:	f340 8441 	ble.w	1a00a01e <_vfprintf_r+0x127e>
1a00979c:	3201      	adds	r2, #1
1a00979e:	3410      	adds	r4, #16
1a0097a0:	2a07      	cmp	r2, #7
1a0097a2:	e9cd 2429 	strd	r2, r4, [sp, #164]	; 0xa4
1a0097a6:	e9cb 9600 	strd	r9, r6, [fp]
1a0097aa:	ddf1      	ble.n	1a009790 <_vfprintf_r+0x9f0>
1a0097ac:	aa28      	add	r2, sp, #160	; 0xa0
1a0097ae:	4641      	mov	r1, r8
1a0097b0:	4638      	mov	r0, r7
1a0097b2:	f003 f931 	bl	1a00ca18 <__sprint_r>
1a0097b6:	2800      	cmp	r0, #0
1a0097b8:	f040 8423 	bne.w	1a00a002 <_vfprintf_r+0x1262>
1a0097bc:	e9dd 2429 	ldrd	r2, r4, [sp, #164]	; 0xa4
1a0097c0:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a0097c4:	e7e6      	b.n	1a009794 <_vfprintf_r+0x9f4>
1a0097c6:	9b06      	ldr	r3, [sp, #24]
1a0097c8:	9a03      	ldr	r2, [sp, #12]
1a0097ca:	1a9d      	subs	r5, r3, r2
1a0097cc:	2d00      	cmp	r5, #0
1a0097ce:	f77f ad65 	ble.w	1a00929c <_vfprintf_r+0x4fc>
1a0097d2:	2d10      	cmp	r5, #16
1a0097d4:	9a29      	ldr	r2, [sp, #164]	; 0xa4
1a0097d6:	4b97      	ldr	r3, [pc, #604]	; (1a009a34 <_vfprintf_r+0xc94>)
1a0097d8:	dd28      	ble.n	1a00982c <_vfprintf_r+0xa8c>
1a0097da:	960a      	str	r6, [sp, #40]	; 0x28
1a0097dc:	4659      	mov	r1, fp
1a0097de:	4620      	mov	r0, r4
1a0097e0:	46bb      	mov	fp, r7
1a0097e2:	9c05      	ldr	r4, [sp, #20]
1a0097e4:	9e07      	ldr	r6, [sp, #28]
1a0097e6:	461f      	mov	r7, r3
1a0097e8:	e004      	b.n	1a0097f4 <_vfprintf_r+0xa54>
1a0097ea:	3d10      	subs	r5, #16
1a0097ec:	2d10      	cmp	r5, #16
1a0097ee:	f101 0108 	add.w	r1, r1, #8
1a0097f2:	dd16      	ble.n	1a009822 <_vfprintf_r+0xa82>
1a0097f4:	3201      	adds	r2, #1
1a0097f6:	3010      	adds	r0, #16
1a0097f8:	2310      	movs	r3, #16
1a0097fa:	2a07      	cmp	r2, #7
1a0097fc:	e9cd 2029 	strd	r2, r0, [sp, #164]	; 0xa4
1a009800:	600f      	str	r7, [r1, #0]
1a009802:	604b      	str	r3, [r1, #4]
1a009804:	ddf1      	ble.n	1a0097ea <_vfprintf_r+0xa4a>
1a009806:	aa28      	add	r2, sp, #160	; 0xa0
1a009808:	4631      	mov	r1, r6
1a00980a:	4620      	mov	r0, r4
1a00980c:	f003 f904 	bl	1a00ca18 <__sprint_r>
1a009810:	2800      	cmp	r0, #0
1a009812:	f040 80f6 	bne.w	1a009a02 <_vfprintf_r+0xc62>
1a009816:	3d10      	subs	r5, #16
1a009818:	2d10      	cmp	r5, #16
1a00981a:	e9dd 2029 	ldrd	r2, r0, [sp, #164]	; 0xa4
1a00981e:	a92b      	add	r1, sp, #172	; 0xac
1a009820:	dce8      	bgt.n	1a0097f4 <_vfprintf_r+0xa54>
1a009822:	9e0a      	ldr	r6, [sp, #40]	; 0x28
1a009824:	463b      	mov	r3, r7
1a009826:	4604      	mov	r4, r0
1a009828:	465f      	mov	r7, fp
1a00982a:	468b      	mov	fp, r1
1a00982c:	3201      	adds	r2, #1
1a00982e:	442c      	add	r4, r5
1a009830:	2a07      	cmp	r2, #7
1a009832:	e9cd 2429 	strd	r2, r4, [sp, #164]	; 0xa4
1a009836:	e9cb 3500 	strd	r3, r5, [fp]
1a00983a:	f300 8355 	bgt.w	1a009ee8 <_vfprintf_r+0x1148>
1a00983e:	eba9 0506 	sub.w	r5, r9, r6
1a009842:	2d00      	cmp	r5, #0
1a009844:	f10b 0b08 	add.w	fp, fp, #8
1a009848:	f77f ad2d 	ble.w	1a0092a6 <_vfprintf_r+0x506>
1a00984c:	2d10      	cmp	r5, #16
1a00984e:	9a29      	ldr	r2, [sp, #164]	; 0xa4
1a009850:	4b78      	ldr	r3, [pc, #480]	; (1a009a34 <_vfprintf_r+0xc94>)
1a009852:	dd29      	ble.n	1a0098a8 <_vfprintf_r+0xb08>
1a009854:	960a      	str	r6, [sp, #40]	; 0x28
1a009856:	4659      	mov	r1, fp
1a009858:	4620      	mov	r0, r4
1a00985a:	46bb      	mov	fp, r7
1a00985c:	f04f 0910 	mov.w	r9, #16
1a009860:	9c05      	ldr	r4, [sp, #20]
1a009862:	9e07      	ldr	r6, [sp, #28]
1a009864:	461f      	mov	r7, r3
1a009866:	e004      	b.n	1a009872 <_vfprintf_r+0xad2>
1a009868:	3d10      	subs	r5, #16
1a00986a:	2d10      	cmp	r5, #16
1a00986c:	f101 0108 	add.w	r1, r1, #8
1a009870:	dd15      	ble.n	1a00989e <_vfprintf_r+0xafe>
1a009872:	3201      	adds	r2, #1
1a009874:	3010      	adds	r0, #16
1a009876:	2a07      	cmp	r2, #7
1a009878:	e9cd 2029 	strd	r2, r0, [sp, #164]	; 0xa4
1a00987c:	e9c1 7900 	strd	r7, r9, [r1]
1a009880:	ddf2      	ble.n	1a009868 <_vfprintf_r+0xac8>
1a009882:	aa28      	add	r2, sp, #160	; 0xa0
1a009884:	4631      	mov	r1, r6
1a009886:	4620      	mov	r0, r4
1a009888:	f003 f8c6 	bl	1a00ca18 <__sprint_r>
1a00988c:	2800      	cmp	r0, #0
1a00988e:	f040 80b8 	bne.w	1a009a02 <_vfprintf_r+0xc62>
1a009892:	3d10      	subs	r5, #16
1a009894:	2d10      	cmp	r5, #16
1a009896:	e9dd 2029 	ldrd	r2, r0, [sp, #164]	; 0xa4
1a00989a:	a92b      	add	r1, sp, #172	; 0xac
1a00989c:	dce9      	bgt.n	1a009872 <_vfprintf_r+0xad2>
1a00989e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
1a0098a0:	463b      	mov	r3, r7
1a0098a2:	4604      	mov	r4, r0
1a0098a4:	465f      	mov	r7, fp
1a0098a6:	468b      	mov	fp, r1
1a0098a8:	3201      	adds	r2, #1
1a0098aa:	442c      	add	r4, r5
1a0098ac:	2a07      	cmp	r2, #7
1a0098ae:	e9cd 2429 	strd	r2, r4, [sp, #164]	; 0xa4
1a0098b2:	e9cb 3500 	strd	r3, r5, [fp]
1a0098b6:	f300 81da 	bgt.w	1a009c6e <_vfprintf_r+0xece>
1a0098ba:	f10b 0b08 	add.w	fp, fp, #8
1a0098be:	e4f2      	b.n	1a0092a6 <_vfprintf_r+0x506>
1a0098c0:	aa28      	add	r2, sp, #160	; 0xa0
1a0098c2:	9907      	ldr	r1, [sp, #28]
1a0098c4:	9805      	ldr	r0, [sp, #20]
1a0098c6:	f003 f8a7 	bl	1a00ca18 <__sprint_r>
1a0098ca:	2800      	cmp	r0, #0
1a0098cc:	f43f ad11 	beq.w	1a0092f2 <_vfprintf_r+0x552>
1a0098d0:	f8dd 901c 	ldr.w	r9, [sp, #28]
1a0098d4:	e096      	b.n	1a009a04 <_vfprintf_r+0xc64>
1a0098d6:	9a29      	ldr	r2, [sp, #164]	; 0xa4
1a0098d8:	9915      	ldr	r1, [sp, #84]	; 0x54
1a0098da:	f8cb 1000 	str.w	r1, [fp]
1a0098de:	9913      	ldr	r1, [sp, #76]	; 0x4c
1a0098e0:	f8cb 1004 	str.w	r1, [fp, #4]
1a0098e4:	3201      	adds	r2, #1
1a0098e6:	440c      	add	r4, r1
1a0098e8:	2a07      	cmp	r2, #7
1a0098ea:	942a      	str	r4, [sp, #168]	; 0xa8
1a0098ec:	9229      	str	r2, [sp, #164]	; 0xa4
1a0098ee:	f300 84e1 	bgt.w	1a00a2b4 <_vfprintf_r+0x1514>
1a0098f2:	f10b 0b08 	add.w	fp, fp, #8
1a0098f6:	2b00      	cmp	r3, #0
1a0098f8:	f2c0 86a2 	blt.w	1a00a640 <_vfprintf_r+0x18a0>
1a0098fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
1a0098fe:	3201      	adds	r2, #1
1a009900:	441c      	add	r4, r3
1a009902:	2a07      	cmp	r2, #7
1a009904:	e9cd 2429 	strd	r2, r4, [sp, #164]	; 0xa4
1a009908:	e9cb 7300 	strd	r7, r3, [fp]
1a00990c:	f77f acdb 	ble.w	1a0092c6 <_vfprintf_r+0x526>
1a009910:	aa28      	add	r2, sp, #160	; 0xa0
1a009912:	9907      	ldr	r1, [sp, #28]
1a009914:	9805      	ldr	r0, [sp, #20]
1a009916:	f003 f87f 	bl	1a00ca18 <__sprint_r>
1a00991a:	2800      	cmp	r0, #0
1a00991c:	d1d8      	bne.n	1a0098d0 <_vfprintf_r+0xb30>
1a00991e:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
1a009920:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a009924:	e4d1      	b.n	1a0092ca <_vfprintf_r+0x52a>
1a009926:	9a12      	ldr	r2, [sp, #72]	; 0x48
1a009928:	9b29      	ldr	r3, [sp, #164]	; 0xa4
1a00992a:	2a01      	cmp	r2, #1
1a00992c:	f104 0401 	add.w	r4, r4, #1
1a009930:	f103 0501 	add.w	r5, r3, #1
1a009934:	f10b 0608 	add.w	r6, fp, #8
1a009938:	f340 8158 	ble.w	1a009bec <_vfprintf_r+0xe4c>
1a00993c:	2301      	movs	r3, #1
1a00993e:	2d07      	cmp	r5, #7
1a009940:	f8cb 7000 	str.w	r7, [fp]
1a009944:	e9cd 5429 	strd	r5, r4, [sp, #164]	; 0xa4
1a009948:	f8cb 3004 	str.w	r3, [fp, #4]
1a00994c:	f300 832a 	bgt.w	1a009fa4 <_vfprintf_r+0x1204>
1a009950:	9b13      	ldr	r3, [sp, #76]	; 0x4c
1a009952:	9a15      	ldr	r2, [sp, #84]	; 0x54
1a009954:	1c69      	adds	r1, r5, #1
1a009956:	441c      	add	r4, r3
1a009958:	2907      	cmp	r1, #7
1a00995a:	910b      	str	r1, [sp, #44]	; 0x2c
1a00995c:	e9cd 1429 	strd	r1, r4, [sp, #164]	; 0xa4
1a009960:	e9c6 2300 	strd	r2, r3, [r6]
1a009964:	f300 832a 	bgt.w	1a009fbc <_vfprintf_r+0x121c>
1a009968:	3608      	adds	r6, #8
1a00996a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1a00996c:	9d12      	ldr	r5, [sp, #72]	; 0x48
1a00996e:	f102 0901 	add.w	r9, r2, #1
1a009972:	2300      	movs	r3, #0
1a009974:	2200      	movs	r2, #0
1a009976:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
1a00997a:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
1a00997e:	f106 0b08 	add.w	fp, r6, #8
1a009982:	f105 38ff 	add.w	r8, r5, #4294967295
1a009986:	f7fe f825 	bl	1a0079d4 <__aeabi_dcmpeq>
1a00998a:	2800      	cmp	r0, #0
1a00998c:	f040 8141 	bne.w	1a009c12 <_vfprintf_r+0xe72>
1a009990:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1a009992:	f8c6 8004 	str.w	r8, [r6, #4]
1a009996:	3701      	adds	r7, #1
1a009998:	4444      	add	r4, r8
1a00999a:	2b07      	cmp	r3, #7
1a00999c:	6037      	str	r7, [r6, #0]
1a00999e:	942a      	str	r4, [sp, #168]	; 0xa8
1a0099a0:	9329      	str	r3, [sp, #164]	; 0xa4
1a0099a2:	f300 82bf 	bgt.w	1a009f24 <_vfprintf_r+0x1184>
1a0099a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1a0099a8:	f106 0310 	add.w	r3, r6, #16
1a0099ac:	3202      	adds	r2, #2
1a0099ae:	465e      	mov	r6, fp
1a0099b0:	920a      	str	r2, [sp, #40]	; 0x28
1a0099b2:	469b      	mov	fp, r3
1a0099b4:	9a16      	ldr	r2, [sp, #88]	; 0x58
1a0099b6:	6072      	str	r2, [r6, #4]
1a0099b8:	4414      	add	r4, r2
1a0099ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
1a0099bc:	942a      	str	r4, [sp, #168]	; 0xa8
1a0099be:	ab24      	add	r3, sp, #144	; 0x90
1a0099c0:	2a07      	cmp	r2, #7
1a0099c2:	9229      	str	r2, [sp, #164]	; 0xa4
1a0099c4:	6033      	str	r3, [r6, #0]
1a0099c6:	f77f ac80 	ble.w	1a0092ca <_vfprintf_r+0x52a>
1a0099ca:	e7a1      	b.n	1a009910 <_vfprintf_r+0xb70>
1a0099cc:	9e02      	ldr	r6, [sp, #8]
1a0099ce:	f7ff bbf4 	b.w	1a0091ba <_vfprintf_r+0x41a>
1a0099d2:	aa28      	add	r2, sp, #160	; 0xa0
1a0099d4:	9907      	ldr	r1, [sp, #28]
1a0099d6:	9805      	ldr	r0, [sp, #20]
1a0099d8:	f003 f81e 	bl	1a00ca18 <__sprint_r>
1a0099dc:	2800      	cmp	r0, #0
1a0099de:	f47f af77 	bne.w	1a0098d0 <_vfprintf_r+0xb30>
1a0099e2:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
1a0099e4:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a0099e8:	e444      	b.n	1a009274 <_vfprintf_r+0x4d4>
1a0099ea:	aa28      	add	r2, sp, #160	; 0xa0
1a0099ec:	9907      	ldr	r1, [sp, #28]
1a0099ee:	9805      	ldr	r0, [sp, #20]
1a0099f0:	f003 f812 	bl	1a00ca18 <__sprint_r>
1a0099f4:	2800      	cmp	r0, #0
1a0099f6:	f47f af6b 	bne.w	1a0098d0 <_vfprintf_r+0xb30>
1a0099fa:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
1a0099fc:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a009a00:	e448      	b.n	1a009294 <_vfprintf_r+0x4f4>
1a009a02:	46b1      	mov	r9, r6
1a009a04:	9909      	ldr	r1, [sp, #36]	; 0x24
1a009a06:	b111      	cbz	r1, 1a009a0e <_vfprintf_r+0xc6e>
1a009a08:	9805      	ldr	r0, [sp, #20]
1a009a0a:	f7fe fbaf 	bl	1a00816c <_free_r>
1a009a0e:	f8d9 2064 	ldr.w	r2, [r9, #100]	; 0x64
1a009a12:	f8b9 300c 	ldrh.w	r3, [r9, #12]
1a009a16:	07d4      	lsls	r4, r2, #31
1a009a18:	d402      	bmi.n	1a009a20 <_vfprintf_r+0xc80>
1a009a1a:	0598      	lsls	r0, r3, #22
1a009a1c:	f140 82db 	bpl.w	1a009fd6 <_vfprintf_r+0x1236>
1a009a20:	0659      	lsls	r1, r3, #25
1a009a22:	f100 8640 	bmi.w	1a00a6a6 <_vfprintf_r+0x1906>
1a009a26:	9804      	ldr	r0, [sp, #16]
1a009a28:	b055      	add	sp, #340	; 0x154
1a009a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a009a2e:	bf00      	nop
1a009a30:	1a00d350 	.word	0x1a00d350
1a009a34:	1a00d364 	.word	0x1a00d364
1a009a38:	2d10      	cmp	r5, #16
1a009a3a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
1a009a3c:	dd21      	ble.n	1a009a82 <_vfprintf_r+0xce2>
1a009a3e:	2610      	movs	r6, #16
1a009a40:	9f05      	ldr	r7, [sp, #20]
1a009a42:	f8dd 801c 	ldr.w	r8, [sp, #28]
1a009a46:	e004      	b.n	1a009a52 <_vfprintf_r+0xcb2>
1a009a48:	3d10      	subs	r5, #16
1a009a4a:	2d10      	cmp	r5, #16
1a009a4c:	f10b 0b08 	add.w	fp, fp, #8
1a009a50:	dd17      	ble.n	1a009a82 <_vfprintf_r+0xce2>
1a009a52:	3301      	adds	r3, #1
1a009a54:	4ab3      	ldr	r2, [pc, #716]	; (1a009d24 <_vfprintf_r+0xf84>)
1a009a56:	3410      	adds	r4, #16
1a009a58:	2b07      	cmp	r3, #7
1a009a5a:	e9cd 3429 	strd	r3, r4, [sp, #164]	; 0xa4
1a009a5e:	e9cb 2600 	strd	r2, r6, [fp]
1a009a62:	ddf1      	ble.n	1a009a48 <_vfprintf_r+0xca8>
1a009a64:	aa28      	add	r2, sp, #160	; 0xa0
1a009a66:	4641      	mov	r1, r8
1a009a68:	4638      	mov	r0, r7
1a009a6a:	f002 ffd5 	bl	1a00ca18 <__sprint_r>
1a009a6e:	2800      	cmp	r0, #0
1a009a70:	f040 82c7 	bne.w	1a00a002 <_vfprintf_r+0x1262>
1a009a74:	3d10      	subs	r5, #16
1a009a76:	2d10      	cmp	r5, #16
1a009a78:	e9dd 3429 	ldrd	r3, r4, [sp, #164]	; 0xa4
1a009a7c:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a009a80:	dce7      	bgt.n	1a009a52 <_vfprintf_r+0xcb2>
1a009a82:	3301      	adds	r3, #1
1a009a84:	4aa7      	ldr	r2, [pc, #668]	; (1a009d24 <_vfprintf_r+0xf84>)
1a009a86:	442c      	add	r4, r5
1a009a88:	2b07      	cmp	r3, #7
1a009a8a:	e9cd 3429 	strd	r3, r4, [sp, #164]	; 0xa4
1a009a8e:	e9cb 2500 	strd	r2, r5, [fp]
1a009a92:	f77f ac23 	ble.w	1a0092dc <_vfprintf_r+0x53c>
1a009a96:	aa28      	add	r2, sp, #160	; 0xa0
1a009a98:	9907      	ldr	r1, [sp, #28]
1a009a9a:	9805      	ldr	r0, [sp, #20]
1a009a9c:	f002 ffbc 	bl	1a00ca18 <__sprint_r>
1a009aa0:	2800      	cmp	r0, #0
1a009aa2:	f47f af15 	bne.w	1a0098d0 <_vfprintf_r+0xb30>
1a009aa6:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
1a009aa8:	e418      	b.n	1a0092dc <_vfprintf_r+0x53c>
1a009aaa:	2b01      	cmp	r3, #1
1a009aac:	f000 8423 	beq.w	1a00a2f6 <_vfprintf_r+0x1556>
1a009ab0:	2b02      	cmp	r3, #2
1a009ab2:	9e02      	ldr	r6, [sp, #8]
1a009ab4:	f47f ab87 	bne.w	1a0091c6 <_vfprintf_r+0x426>
1a009ab8:	9814      	ldr	r0, [sp, #80]	; 0x50
1a009aba:	af54      	add	r7, sp, #336	; 0x150
1a009abc:	0923      	lsrs	r3, r4, #4
1a009abe:	f004 010f 	and.w	r1, r4, #15
1a009ac2:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
1a009ac6:	092a      	lsrs	r2, r5, #4
1a009ac8:	461c      	mov	r4, r3
1a009aca:	4615      	mov	r5, r2
1a009acc:	5c43      	ldrb	r3, [r0, r1]
1a009ace:	f807 3d01 	strb.w	r3, [r7, #-1]!
1a009ad2:	ea54 0305 	orrs.w	r3, r4, r5
1a009ad6:	d1f1      	bne.n	1a009abc <_vfprintf_r+0xd1c>
1a009ad8:	ab54      	add	r3, sp, #336	; 0x150
1a009ada:	9602      	str	r6, [sp, #8]
1a009adc:	1bde      	subs	r6, r3, r7
1a009ade:	e5c1      	b.n	1a009664 <_vfprintf_r+0x8c4>
1a009ae0:	9b22      	ldr	r3, [sp, #136]	; 0x88
1a009ae2:	2b00      	cmp	r3, #0
1a009ae4:	f340 80df 	ble.w	1a009ca6 <_vfprintf_r+0xf06>
1a009ae8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a009aea:	9a12      	ldr	r2, [sp, #72]	; 0x48
1a009aec:	4293      	cmp	r3, r2
1a009aee:	bfa8      	it	ge
1a009af0:	4613      	movge	r3, r2
1a009af2:	2b00      	cmp	r3, #0
1a009af4:	461d      	mov	r5, r3
1a009af6:	dd0d      	ble.n	1a009b14 <_vfprintf_r+0xd74>
1a009af8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
1a009afa:	f8cb 7000 	str.w	r7, [fp]
1a009afe:	3301      	adds	r3, #1
1a009b00:	442c      	add	r4, r5
1a009b02:	2b07      	cmp	r3, #7
1a009b04:	942a      	str	r4, [sp, #168]	; 0xa8
1a009b06:	f8cb 5004 	str.w	r5, [fp, #4]
1a009b0a:	9329      	str	r3, [sp, #164]	; 0xa4
1a009b0c:	f300 84fe 	bgt.w	1a00a50c <_vfprintf_r+0x176c>
1a009b10:	f10b 0b08 	add.w	fp, fp, #8
1a009b14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a009b16:	2d00      	cmp	r5, #0
1a009b18:	bfa8      	it	ge
1a009b1a:	1b5b      	subge	r3, r3, r5
1a009b1c:	2b00      	cmp	r3, #0
1a009b1e:	461d      	mov	r5, r3
1a009b20:	f300 8290 	bgt.w	1a00a044 <_vfprintf_r+0x12a4>
1a009b24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a009b26:	443b      	add	r3, r7
1a009b28:	4699      	mov	r9, r3
1a009b2a:	9b02      	ldr	r3, [sp, #8]
1a009b2c:	0558      	lsls	r0, r3, #21
1a009b2e:	f100 8413 	bmi.w	1a00a358 <_vfprintf_r+0x15b8>
1a009b32:	9b22      	ldr	r3, [sp, #136]	; 0x88
1a009b34:	9a12      	ldr	r2, [sp, #72]	; 0x48
1a009b36:	4293      	cmp	r3, r2
1a009b38:	db03      	blt.n	1a009b42 <_vfprintf_r+0xda2>
1a009b3a:	9a02      	ldr	r2, [sp, #8]
1a009b3c:	07d1      	lsls	r1, r2, #31
1a009b3e:	f140 82f7 	bpl.w	1a00a130 <_vfprintf_r+0x1390>
1a009b42:	9a29      	ldr	r2, [sp, #164]	; 0xa4
1a009b44:	9915      	ldr	r1, [sp, #84]	; 0x54
1a009b46:	f8cb 1000 	str.w	r1, [fp]
1a009b4a:	9913      	ldr	r1, [sp, #76]	; 0x4c
1a009b4c:	f8cb 1004 	str.w	r1, [fp, #4]
1a009b50:	3201      	adds	r2, #1
1a009b52:	440c      	add	r4, r1
1a009b54:	2a07      	cmp	r2, #7
1a009b56:	942a      	str	r4, [sp, #168]	; 0xa8
1a009b58:	9229      	str	r2, [sp, #164]	; 0xa4
1a009b5a:	f300 8523 	bgt.w	1a00a5a4 <_vfprintf_r+0x1804>
1a009b5e:	f10b 0b08 	add.w	fp, fp, #8
1a009b62:	9a12      	ldr	r2, [sp, #72]	; 0x48
1a009b64:	18bd      	adds	r5, r7, r2
1a009b66:	eba5 0509 	sub.w	r5, r5, r9
1a009b6a:	1ad3      	subs	r3, r2, r3
1a009b6c:	429d      	cmp	r5, r3
1a009b6e:	bfa8      	it	ge
1a009b70:	461d      	movge	r5, r3
1a009b72:	2d00      	cmp	r5, #0
1a009b74:	dd0d      	ble.n	1a009b92 <_vfprintf_r+0xdf2>
1a009b76:	9a29      	ldr	r2, [sp, #164]	; 0xa4
1a009b78:	f8cb 9000 	str.w	r9, [fp]
1a009b7c:	3201      	adds	r2, #1
1a009b7e:	442c      	add	r4, r5
1a009b80:	2a07      	cmp	r2, #7
1a009b82:	942a      	str	r4, [sp, #168]	; 0xa8
1a009b84:	f8cb 5004 	str.w	r5, [fp, #4]
1a009b88:	9229      	str	r2, [sp, #164]	; 0xa4
1a009b8a:	f300 8546 	bgt.w	1a00a61a <_vfprintf_r+0x187a>
1a009b8e:	f10b 0b08 	add.w	fp, fp, #8
1a009b92:	2d00      	cmp	r5, #0
1a009b94:	bfac      	ite	ge
1a009b96:	1b5d      	subge	r5, r3, r5
1a009b98:	461d      	movlt	r5, r3
1a009b9a:	2d00      	cmp	r5, #0
1a009b9c:	f77f ab95 	ble.w	1a0092ca <_vfprintf_r+0x52a>
1a009ba0:	2d10      	cmp	r5, #16
1a009ba2:	9a29      	ldr	r2, [sp, #164]	; 0xa4
1a009ba4:	4b60      	ldr	r3, [pc, #384]	; (1a009d28 <_vfprintf_r+0xf88>)
1a009ba6:	f340 823b 	ble.w	1a00a020 <_vfprintf_r+0x1280>
1a009baa:	2610      	movs	r6, #16
1a009bac:	9f05      	ldr	r7, [sp, #20]
1a009bae:	f8dd 801c 	ldr.w	r8, [sp, #28]
1a009bb2:	4699      	mov	r9, r3
1a009bb4:	e005      	b.n	1a009bc2 <_vfprintf_r+0xe22>
1a009bb6:	f10b 0b08 	add.w	fp, fp, #8
1a009bba:	3d10      	subs	r5, #16
1a009bbc:	2d10      	cmp	r5, #16
1a009bbe:	f340 822e 	ble.w	1a00a01e <_vfprintf_r+0x127e>
1a009bc2:	3201      	adds	r2, #1
1a009bc4:	3410      	adds	r4, #16
1a009bc6:	2a07      	cmp	r2, #7
1a009bc8:	e9cd 2429 	strd	r2, r4, [sp, #164]	; 0xa4
1a009bcc:	e9cb 9600 	strd	r9, r6, [fp]
1a009bd0:	ddf1      	ble.n	1a009bb6 <_vfprintf_r+0xe16>
1a009bd2:	aa28      	add	r2, sp, #160	; 0xa0
1a009bd4:	4641      	mov	r1, r8
1a009bd6:	4638      	mov	r0, r7
1a009bd8:	f002 ff1e 	bl	1a00ca18 <__sprint_r>
1a009bdc:	2800      	cmp	r0, #0
1a009bde:	f040 8210 	bne.w	1a00a002 <_vfprintf_r+0x1262>
1a009be2:	e9dd 2429 	ldrd	r2, r4, [sp, #164]	; 0xa4
1a009be6:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a009bea:	e7e6      	b.n	1a009bba <_vfprintf_r+0xe1a>
1a009bec:	9a02      	ldr	r2, [sp, #8]
1a009bee:	07d2      	lsls	r2, r2, #31
1a009bf0:	f53f aea4 	bmi.w	1a00993c <_vfprintf_r+0xb9c>
1a009bf4:	2201      	movs	r2, #1
1a009bf6:	2d07      	cmp	r5, #7
1a009bf8:	f8cb 7000 	str.w	r7, [fp]
1a009bfc:	e9cd 5429 	strd	r5, r4, [sp, #164]	; 0xa4
1a009c00:	f8cb 2004 	str.w	r2, [fp, #4]
1a009c04:	f300 818e 	bgt.w	1a009f24 <_vfprintf_r+0x1184>
1a009c08:	3302      	adds	r3, #2
1a009c0a:	930a      	str	r3, [sp, #40]	; 0x28
1a009c0c:	f10b 0b10 	add.w	fp, fp, #16
1a009c10:	e6d0      	b.n	1a0099b4 <_vfprintf_r+0xc14>
1a009c12:	f1b8 0f00 	cmp.w	r8, #0
1a009c16:	f77f aecd 	ble.w	1a0099b4 <_vfprintf_r+0xc14>
1a009c1a:	f1b8 0f10 	cmp.w	r8, #16
1a009c1e:	4b42      	ldr	r3, [pc, #264]	; (1a009d28 <_vfprintf_r+0xf88>)
1a009c20:	f340 8635 	ble.w	1a00a88e <_vfprintf_r+0x1aee>
1a009c24:	461a      	mov	r2, r3
1a009c26:	464d      	mov	r5, r9
1a009c28:	4623      	mov	r3, r4
1a009c2a:	2710      	movs	r7, #16
1a009c2c:	f8dd b01c 	ldr.w	fp, [sp, #28]
1a009c30:	f8dd 9014 	ldr.w	r9, [sp, #20]
1a009c34:	4614      	mov	r4, r2
1a009c36:	e007      	b.n	1a009c48 <_vfprintf_r+0xea8>
1a009c38:	3608      	adds	r6, #8
1a009c3a:	f1a8 0810 	sub.w	r8, r8, #16
1a009c3e:	f1b8 0f10 	cmp.w	r8, #16
1a009c42:	f340 815e 	ble.w	1a009f02 <_vfprintf_r+0x1162>
1a009c46:	3501      	adds	r5, #1
1a009c48:	3310      	adds	r3, #16
1a009c4a:	2d07      	cmp	r5, #7
1a009c4c:	e9cd 5329 	strd	r5, r3, [sp, #164]	; 0xa4
1a009c50:	e9c6 4700 	strd	r4, r7, [r6]
1a009c54:	ddf0      	ble.n	1a009c38 <_vfprintf_r+0xe98>
1a009c56:	aa28      	add	r2, sp, #160	; 0xa0
1a009c58:	4659      	mov	r1, fp
1a009c5a:	4648      	mov	r0, r9
1a009c5c:	f002 fedc 	bl	1a00ca18 <__sprint_r>
1a009c60:	2800      	cmp	r0, #0
1a009c62:	f040 821d 	bne.w	1a00a0a0 <_vfprintf_r+0x1300>
1a009c66:	e9dd 5329 	ldrd	r5, r3, [sp, #164]	; 0xa4
1a009c6a:	ae2b      	add	r6, sp, #172	; 0xac
1a009c6c:	e7e5      	b.n	1a009c3a <_vfprintf_r+0xe9a>
1a009c6e:	aa28      	add	r2, sp, #160	; 0xa0
1a009c70:	9907      	ldr	r1, [sp, #28]
1a009c72:	9805      	ldr	r0, [sp, #20]
1a009c74:	f002 fed0 	bl	1a00ca18 <__sprint_r>
1a009c78:	2800      	cmp	r0, #0
1a009c7a:	f47f ae29 	bne.w	1a0098d0 <_vfprintf_r+0xb30>
1a009c7e:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
1a009c80:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a009c84:	f7ff bb0f 	b.w	1a0092a6 <_vfprintf_r+0x506>
1a009c88:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
1a009c8c:	f7fe fbb6 	bl	1a0083fc <__retarget_lock_acquire_recursive>
1a009c90:	f9b9 200c 	ldrsh.w	r2, [r9, #12]
1a009c94:	b293      	uxth	r3, r2
1a009c96:	f7ff b8a3 	b.w	1a008de0 <_vfprintf_r+0x40>
1a009c9a:	9b02      	ldr	r3, [sp, #8]
1a009c9c:	07dd      	lsls	r5, r3, #31
1a009c9e:	f53f ad57 	bmi.w	1a009750 <_vfprintf_r+0x9b0>
1a009ca2:	f7ff bb12 	b.w	1a0092ca <_vfprintf_r+0x52a>
1a009ca6:	9a29      	ldr	r2, [sp, #164]	; 0xa4
1a009ca8:	4920      	ldr	r1, [pc, #128]	; (1a009d2c <_vfprintf_r+0xf8c>)
1a009caa:	f8cb 1000 	str.w	r1, [fp]
1a009cae:	3201      	adds	r2, #1
1a009cb0:	3401      	adds	r4, #1
1a009cb2:	2101      	movs	r1, #1
1a009cb4:	2a07      	cmp	r2, #7
1a009cb6:	e9cd 2429 	strd	r2, r4, [sp, #164]	; 0xa4
1a009cba:	f8cb 1004 	str.w	r1, [fp, #4]
1a009cbe:	f300 8409 	bgt.w	1a00a4d4 <_vfprintf_r+0x1734>
1a009cc2:	f10b 0b08 	add.w	fp, fp, #8
1a009cc6:	2b00      	cmp	r3, #0
1a009cc8:	f47f ae05 	bne.w	1a0098d6 <_vfprintf_r+0xb36>
1a009ccc:	9b02      	ldr	r3, [sp, #8]
1a009cce:	9a12      	ldr	r2, [sp, #72]	; 0x48
1a009cd0:	f003 0301 	and.w	r3, r3, #1
1a009cd4:	4313      	orrs	r3, r2
1a009cd6:	f43f aaf8 	beq.w	1a0092ca <_vfprintf_r+0x52a>
1a009cda:	9a29      	ldr	r2, [sp, #164]	; 0xa4
1a009cdc:	9b15      	ldr	r3, [sp, #84]	; 0x54
1a009cde:	f8cb 3000 	str.w	r3, [fp]
1a009ce2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
1a009ce4:	f8cb 3004 	str.w	r3, [fp, #4]
1a009ce8:	3201      	adds	r2, #1
1a009cea:	441c      	add	r4, r3
1a009cec:	2a07      	cmp	r2, #7
1a009cee:	942a      	str	r4, [sp, #168]	; 0xa8
1a009cf0:	9229      	str	r2, [sp, #164]	; 0xa4
1a009cf2:	f300 82df 	bgt.w	1a00a2b4 <_vfprintf_r+0x1514>
1a009cf6:	f10b 0b08 	add.w	fp, fp, #8
1a009cfa:	e5ff      	b.n	1a0098fc <_vfprintf_r+0xb5c>
1a009cfc:	af54      	add	r7, sp, #336	; 0x150
1a009cfe:	e4b1      	b.n	1a009664 <_vfprintf_r+0x8c4>
1a009d00:	9b02      	ldr	r3, [sp, #8]
1a009d02:	0598      	lsls	r0, r3, #22
1a009d04:	f100 822d 	bmi.w	1a00a162 <_vfprintf_r+0x13c2>
1a009d08:	2500      	movs	r5, #0
1a009d0a:	f7ff b987 	b.w	1a00901c <_vfprintf_r+0x27c>
1a009d0e:	9904      	ldr	r1, [sp, #16]
1a009d10:	6812      	ldr	r2, [r2, #0]
1a009d12:	9308      	str	r3, [sp, #32]
1a009d14:	17cd      	asrs	r5, r1, #31
1a009d16:	4608      	mov	r0, r1
1a009d18:	4629      	mov	r1, r5
1a009d1a:	e9c2 0100 	strd	r0, r1, [r2]
1a009d1e:	4657      	mov	r7, sl
1a009d20:	f7ff baf2 	b.w	1a009308 <_vfprintf_r+0x568>
1a009d24:	1a00d354 	.word	0x1a00d354
1a009d28:	1a00d364 	.word	0x1a00d364
1a009d2c:	1a00d350 	.word	0x1a00d350
1a009d30:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
1a009d34:	4602      	mov	r2, r0
1a009d36:	460b      	mov	r3, r1
1a009d38:	f002 ffc6 	bl	1a00ccc8 <__aeabi_dcmpun>
1a009d3c:	2800      	cmp	r0, #0
1a009d3e:	f040 853a 	bne.w	1a00a7b6 <_vfprintf_r+0x1a16>
1a009d42:	f1b8 0f61 	cmp.w	r8, #97	; 0x61
1a009d46:	f000 84d0 	beq.w	1a00a6ea <_vfprintf_r+0x194a>
1a009d4a:	f1b8 0f41 	cmp.w	r8, #65	; 0x41
1a009d4e:	f000 820c 	beq.w	1a00a16a <_vfprintf_r+0x13ca>
1a009d52:	f028 0320 	bic.w	r3, r8, #32
1a009d56:	f1b9 3fff 	cmp.w	r9, #4294967295
1a009d5a:	9303      	str	r3, [sp, #12]
1a009d5c:	f000 8500 	beq.w	1a00a760 <_vfprintf_r+0x19c0>
1a009d60:	2b47      	cmp	r3, #71	; 0x47
1a009d62:	d104      	bne.n	1a009d6e <_vfprintf_r+0xfce>
1a009d64:	f1b9 0f00 	cmp.w	r9, #0
1a009d68:	bf08      	it	eq
1a009d6a:	f04f 0901 	moveq.w	r9, #1
1a009d6e:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
1a009d72:	9902      	ldr	r1, [sp, #8]
1a009d74:	2d00      	cmp	r5, #0
1a009d76:	f441 7280 	orr.w	r2, r1, #256	; 0x100
1a009d7a:	f2c0 8395 	blt.w	1a00a4a8 <_vfprintf_r+0x1708>
1a009d7e:	2300      	movs	r3, #0
1a009d80:	e9cd 3109 	strd	r3, r1, [sp, #36]	; 0x24
1a009d84:	e9cd 451c 	strd	r4, r5, [sp, #112]	; 0x70
1a009d88:	931e      	str	r3, [sp, #120]	; 0x78
1a009d8a:	9202      	str	r2, [sp, #8]
1a009d8c:	9b03      	ldr	r3, [sp, #12]
1a009d8e:	2b46      	cmp	r3, #70	; 0x46
1a009d90:	f000 83df 	beq.w	1a00a552 <_vfprintf_r+0x17b2>
1a009d94:	2b45      	cmp	r3, #69	; 0x45
1a009d96:	f000 84d2 	beq.w	1a00a73e <_vfprintf_r+0x199e>
1a009d9a:	aa26      	add	r2, sp, #152	; 0x98
1a009d9c:	ab23      	add	r3, sp, #140	; 0x8c
1a009d9e:	e9cd 3200 	strd	r3, r2, [sp]
1a009da2:	2102      	movs	r1, #2
1a009da4:	ab22      	add	r3, sp, #136	; 0x88
1a009da6:	464a      	mov	r2, r9
1a009da8:	ed9d 0b1c 	vldr	d0, [sp, #112]	; 0x70
1a009dac:	9805      	ldr	r0, [sp, #20]
1a009dae:	f000 fedf 	bl	1a00ab70 <_dtoa_r>
1a009db2:	9b03      	ldr	r3, [sp, #12]
1a009db4:	2b47      	cmp	r3, #71	; 0x47
1a009db6:	4607      	mov	r7, r0
1a009db8:	f040 858d 	bne.w	1a00a8d6 <_vfprintf_r+0x1b36>
1a009dbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1a009dbe:	07db      	lsls	r3, r3, #31
1a009dc0:	f100 843b 	bmi.w	1a00a63a <_vfprintf_r+0x189a>
1a009dc4:	9e26      	ldr	r6, [sp, #152]	; 0x98
1a009dc6:	1bf3      	subs	r3, r6, r7
1a009dc8:	9312      	str	r3, [sp, #72]	; 0x48
1a009dca:	9b22      	ldr	r3, [sp, #136]	; 0x88
1a009dcc:	930e      	str	r3, [sp, #56]	; 0x38
1a009dce:	9b03      	ldr	r3, [sp, #12]
1a009dd0:	2b47      	cmp	r3, #71	; 0x47
1a009dd2:	f000 8293 	beq.w	1a00a2fc <_vfprintf_r+0x155c>
1a009dd6:	9b03      	ldr	r3, [sp, #12]
1a009dd8:	2b46      	cmp	r3, #70	; 0x46
1a009dda:	f000 83fd 	beq.w	1a00a5d8 <_vfprintf_r+0x1838>
1a009dde:	9903      	ldr	r1, [sp, #12]
1a009de0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a009de2:	2941      	cmp	r1, #65	; 0x41
1a009de4:	f103 32ff 	add.w	r2, r3, #4294967295
1a009de8:	fa5f f388 	uxtb.w	r3, r8
1a009dec:	bf03      	ittte	eq
1a009dee:	330f      	addeq	r3, #15
1a009df0:	b2db      	uxtbeq	r3, r3
1a009df2:	2101      	moveq	r1, #1
1a009df4:	2100      	movne	r1, #0
1a009df6:	2a00      	cmp	r2, #0
1a009df8:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
1a009dfc:	bfb8      	it	lt
1a009dfe:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
1a009e00:	9222      	str	r2, [sp, #136]	; 0x88
1a009e02:	bfb6      	itet	lt
1a009e04:	f1c3 0201 	rsblt	r2, r3, #1
1a009e08:	232b      	movge	r3, #43	; 0x2b
1a009e0a:	232d      	movlt	r3, #45	; 0x2d
1a009e0c:	2a09      	cmp	r2, #9
1a009e0e:	f88d 3091 	strb.w	r3, [sp, #145]	; 0x91
1a009e12:	f340 84c1 	ble.w	1a00a798 <_vfprintf_r+0x19f8>
1a009e16:	f10d 049f 	add.w	r4, sp, #159	; 0x9f
1a009e1a:	4620      	mov	r0, r4
1a009e1c:	4dbe      	ldr	r5, [pc, #760]	; (1a00a118 <_vfprintf_r+0x1378>)
1a009e1e:	e001      	b.n	1a009e24 <_vfprintf_r+0x1084>
1a009e20:	4608      	mov	r0, r1
1a009e22:	461a      	mov	r2, r3
1a009e24:	fb85 3102 	smull	r3, r1, r5, r2
1a009e28:	17d3      	asrs	r3, r2, #31
1a009e2a:	ebc3 03a1 	rsb	r3, r3, r1, asr #2
1a009e2e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a009e32:	eba2 0141 	sub.w	r1, r2, r1, lsl #1
1a009e36:	3130      	adds	r1, #48	; 0x30
1a009e38:	2a63      	cmp	r2, #99	; 0x63
1a009e3a:	f800 1c01 	strb.w	r1, [r0, #-1]
1a009e3e:	f100 31ff 	add.w	r1, r0, #4294967295
1a009e42:	dced      	bgt.n	1a009e20 <_vfprintf_r+0x1080>
1a009e44:	3330      	adds	r3, #48	; 0x30
1a009e46:	1e82      	subs	r2, r0, #2
1a009e48:	b2db      	uxtb	r3, r3
1a009e4a:	4294      	cmp	r4, r2
1a009e4c:	f801 3c01 	strb.w	r3, [r1, #-1]
1a009e50:	f240 8544 	bls.w	1a00a8dc <_vfprintf_r+0x1b3c>
1a009e54:	f10d 0292 	add.w	r2, sp, #146	; 0x92
1a009e58:	e001      	b.n	1a009e5e <_vfprintf_r+0x10be>
1a009e5a:	f811 3b01 	ldrb.w	r3, [r1], #1
1a009e5e:	f802 3b01 	strb.w	r3, [r2], #1
1a009e62:	42a1      	cmp	r1, r4
1a009e64:	d1f9      	bne.n	1a009e5a <_vfprintf_r+0x10ba>
1a009e66:	f10d 03a1 	add.w	r3, sp, #161	; 0xa1
1a009e6a:	f10d 0292 	add.w	r2, sp, #146	; 0x92
1a009e6e:	1a1b      	subs	r3, r3, r0
1a009e70:	4413      	add	r3, r2
1a009e72:	aa24      	add	r2, sp, #144	; 0x90
1a009e74:	1a9b      	subs	r3, r3, r2
1a009e76:	9316      	str	r3, [sp, #88]	; 0x58
1a009e78:	9b12      	ldr	r3, [sp, #72]	; 0x48
1a009e7a:	9a16      	ldr	r2, [sp, #88]	; 0x58
1a009e7c:	2b01      	cmp	r3, #1
1a009e7e:	eb03 0602 	add.w	r6, r3, r2
1a009e82:	f340 84ee 	ble.w	1a00a862 <_vfprintf_r+0x1ac2>
1a009e86:	9b13      	ldr	r3, [sp, #76]	; 0x4c
1a009e88:	441e      	add	r6, r3
1a009e8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1a009e8c:	2200      	movs	r2, #0
1a009e8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
1a009e92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
1a009e96:	e9cd 220e 	strd	r2, r2, [sp, #56]	; 0x38
1a009e9a:	9302      	str	r3, [sp, #8]
1a009e9c:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
1a009ea0:	920c      	str	r2, [sp, #48]	; 0x30
1a009ea2:	9303      	str	r3, [sp, #12]
1a009ea4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
1a009ea6:	2b00      	cmp	r3, #0
1a009ea8:	f040 824f 	bne.w	1a00a34a <_vfprintf_r+0x15aa>
1a009eac:	4699      	mov	r9, r3
1a009eae:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
1a009eb2:	f7ff b94a 	b.w	1a00914a <_vfprintf_r+0x3aa>
1a009eb6:	9b08      	ldr	r3, [sp, #32]
1a009eb8:	1d1a      	adds	r2, r3, #4
1a009eba:	9b02      	ldr	r3, [sp, #8]
1a009ebc:	06d9      	lsls	r1, r3, #27
1a009ebe:	f100 8504 	bmi.w	1a00a8ca <_vfprintf_r+0x1b2a>
1a009ec2:	9e02      	ldr	r6, [sp, #8]
1a009ec4:	4633      	mov	r3, r6
1a009ec6:	065b      	lsls	r3, r3, #25
1a009ec8:	f140 80ec 	bpl.w	1a00a0a4 <_vfprintf_r+0x1304>
1a009ecc:	9b08      	ldr	r3, [sp, #32]
1a009ece:	9208      	str	r2, [sp, #32]
1a009ed0:	f9b3 4000 	ldrsh.w	r4, [r3]
1a009ed4:	17e5      	asrs	r5, r4, #31
1a009ed6:	4622      	mov	r2, r4
1a009ed8:	462b      	mov	r3, r5
1a009eda:	f7ff b8eb 	b.w	1a0090b4 <_vfprintf_r+0x314>
1a009ede:	4252      	negs	r2, r2
1a009ee0:	9206      	str	r2, [sp, #24]
1a009ee2:	9308      	str	r3, [sp, #32]
1a009ee4:	f7ff b8af 	b.w	1a009046 <_vfprintf_r+0x2a6>
1a009ee8:	aa28      	add	r2, sp, #160	; 0xa0
1a009eea:	9907      	ldr	r1, [sp, #28]
1a009eec:	9805      	ldr	r0, [sp, #20]
1a009eee:	f002 fd93 	bl	1a00ca18 <__sprint_r>
1a009ef2:	2800      	cmp	r0, #0
1a009ef4:	f47f acec 	bne.w	1a0098d0 <_vfprintf_r+0xb30>
1a009ef8:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
1a009efa:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a009efe:	f7ff b9cd 	b.w	1a00929c <_vfprintf_r+0x4fc>
1a009f02:	4622      	mov	r2, r4
1a009f04:	461c      	mov	r4, r3
1a009f06:	4613      	mov	r3, r2
1a009f08:	462a      	mov	r2, r5
1a009f0a:	3201      	adds	r2, #1
1a009f0c:	920a      	str	r2, [sp, #40]	; 0x28
1a009f0e:	f106 0208 	add.w	r2, r6, #8
1a009f12:	e9c6 3800 	strd	r3, r8, [r6]
1a009f16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1a009f18:	9329      	str	r3, [sp, #164]	; 0xa4
1a009f1a:	4444      	add	r4, r8
1a009f1c:	2b07      	cmp	r3, #7
1a009f1e:	942a      	str	r4, [sp, #168]	; 0xa8
1a009f20:	f340 8100 	ble.w	1a00a124 <_vfprintf_r+0x1384>
1a009f24:	aa28      	add	r2, sp, #160	; 0xa0
1a009f26:	9907      	ldr	r1, [sp, #28]
1a009f28:	9805      	ldr	r0, [sp, #20]
1a009f2a:	f002 fd75 	bl	1a00ca18 <__sprint_r>
1a009f2e:	2800      	cmp	r0, #0
1a009f30:	f47f acce 	bne.w	1a0098d0 <_vfprintf_r+0xb30>
1a009f34:	e9dd 3429 	ldrd	r3, r4, [sp, #164]	; 0xa4
1a009f38:	3301      	adds	r3, #1
1a009f3a:	930a      	str	r3, [sp, #40]	; 0x28
1a009f3c:	f10d 0bb4 	add.w	fp, sp, #180	; 0xb4
1a009f40:	ae2b      	add	r6, sp, #172	; 0xac
1a009f42:	e537      	b.n	1a0099b4 <_vfprintf_r+0xc14>
1a009f44:	aa28      	add	r2, sp, #160	; 0xa0
1a009f46:	9907      	ldr	r1, [sp, #28]
1a009f48:	9805      	ldr	r0, [sp, #20]
1a009f4a:	f002 fd65 	bl	1a00ca18 <__sprint_r>
1a009f4e:	2800      	cmp	r0, #0
1a009f50:	f47f acbe 	bne.w	1a0098d0 <_vfprintf_r+0xb30>
1a009f54:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
1a009f56:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a009f5a:	e409      	b.n	1a009770 <_vfprintf_r+0x9d0>
1a009f5c:	f043 0320 	orr.w	r3, r3, #32
1a009f60:	f89a 8001 	ldrb.w	r8, [sl, #1]
1a009f64:	9302      	str	r3, [sp, #8]
1a009f66:	f10a 0a01 	add.w	sl, sl, #1
1a009f6a:	f7fe bf9d 	b.w	1a008ea8 <_vfprintf_r+0x108>
1a009f6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
1a009f72:	f89a 8001 	ldrb.w	r8, [sl, #1]
1a009f76:	9302      	str	r3, [sp, #8]
1a009f78:	f10a 0a01 	add.w	sl, sl, #1
1a009f7c:	f7fe bf94 	b.w	1a008ea8 <_vfprintf_r+0x108>
1a009f80:	464e      	mov	r6, r9
1a009f82:	2e06      	cmp	r6, #6
1a009f84:	bf28      	it	cs
1a009f86:	2606      	movcs	r6, #6
1a009f88:	46b9      	mov	r9, r7
1a009f8a:	970c      	str	r7, [sp, #48]	; 0x30
1a009f8c:	e9cd 770e 	strd	r7, r7, [sp, #56]	; 0x38
1a009f90:	9709      	str	r7, [sp, #36]	; 0x24
1a009f92:	463a      	mov	r2, r7
1a009f94:	9603      	str	r6, [sp, #12]
1a009f96:	9408      	str	r4, [sp, #32]
1a009f98:	4f60      	ldr	r7, [pc, #384]	; (1a00a11c <_vfprintf_r+0x137c>)
1a009f9a:	f7ff b8d6 	b.w	1a00914a <_vfprintf_r+0x3aa>
1a009f9e:	463c      	mov	r4, r7
1a009fa0:	f7fe bf75 	b.w	1a008e8e <_vfprintf_r+0xee>
1a009fa4:	aa28      	add	r2, sp, #160	; 0xa0
1a009fa6:	9907      	ldr	r1, [sp, #28]
1a009fa8:	9805      	ldr	r0, [sp, #20]
1a009faa:	f002 fd35 	bl	1a00ca18 <__sprint_r>
1a009fae:	2800      	cmp	r0, #0
1a009fb0:	f47f ac8e 	bne.w	1a0098d0 <_vfprintf_r+0xb30>
1a009fb4:	e9dd 5429 	ldrd	r5, r4, [sp, #164]	; 0xa4
1a009fb8:	ae2b      	add	r6, sp, #172	; 0xac
1a009fba:	e4c9      	b.n	1a009950 <_vfprintf_r+0xbb0>
1a009fbc:	aa28      	add	r2, sp, #160	; 0xa0
1a009fbe:	9907      	ldr	r1, [sp, #28]
1a009fc0:	9805      	ldr	r0, [sp, #20]
1a009fc2:	f002 fd29 	bl	1a00ca18 <__sprint_r>
1a009fc6:	2800      	cmp	r0, #0
1a009fc8:	f47f ac82 	bne.w	1a0098d0 <_vfprintf_r+0xb30>
1a009fcc:	e9dd 3429 	ldrd	r3, r4, [sp, #164]	; 0xa4
1a009fd0:	ae2b      	add	r6, sp, #172	; 0xac
1a009fd2:	930b      	str	r3, [sp, #44]	; 0x2c
1a009fd4:	e4c9      	b.n	1a00996a <_vfprintf_r+0xbca>
1a009fd6:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
1a009fda:	f7fe fa11 	bl	1a008400 <__retarget_lock_release_recursive>
1a009fde:	f8b9 300c 	ldrh.w	r3, [r9, #12]
1a009fe2:	e51d      	b.n	1a009a20 <_vfprintf_r+0xc80>
1a009fe4:	aa28      	add	r2, sp, #160	; 0xa0
1a009fe6:	9907      	ldr	r1, [sp, #28]
1a009fe8:	9805      	ldr	r0, [sp, #20]
1a009fea:	f002 fd15 	bl	1a00ca18 <__sprint_r>
1a009fee:	2800      	cmp	r0, #0
1a009ff0:	f47f ac6e 	bne.w	1a0098d0 <_vfprintf_r+0xb30>
1a009ff4:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
1a009ff8:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
1a009ffa:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a009ffe:	f7ff b929 	b.w	1a009254 <_vfprintf_r+0x4b4>
1a00a002:	46c1      	mov	r9, r8
1a00a004:	e4fe      	b.n	1a009a04 <_vfprintf_r+0xc64>
1a00a006:	aa28      	add	r2, sp, #160	; 0xa0
1a00a008:	9907      	ldr	r1, [sp, #28]
1a00a00a:	9805      	ldr	r0, [sp, #20]
1a00a00c:	f002 fd04 	bl	1a00ca18 <__sprint_r>
1a00a010:	2800      	cmp	r0, #0
1a00a012:	f47f ac5d 	bne.w	1a0098d0 <_vfprintf_r+0xb30>
1a00a016:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a00a01a:	f7ff bb93 	b.w	1a009744 <_vfprintf_r+0x9a4>
1a00a01e:	464b      	mov	r3, r9
1a00a020:	3201      	adds	r2, #1
1a00a022:	442c      	add	r4, r5
1a00a024:	2a07      	cmp	r2, #7
1a00a026:	e9cd 2429 	strd	r2, r4, [sp, #164]	; 0xa4
1a00a02a:	e9cb 3500 	strd	r3, r5, [fp]
1a00a02e:	f77f a94a 	ble.w	1a0092c6 <_vfprintf_r+0x526>
1a00a032:	e46d      	b.n	1a009910 <_vfprintf_r+0xb70>
1a00a034:	9a08      	ldr	r2, [sp, #32]
1a00a036:	6812      	ldr	r2, [r2, #0]
1a00a038:	9308      	str	r3, [sp, #32]
1a00a03a:	9b04      	ldr	r3, [sp, #16]
1a00a03c:	6013      	str	r3, [r2, #0]
1a00a03e:	4657      	mov	r7, sl
1a00a040:	f7ff b962 	b.w	1a009308 <_vfprintf_r+0x568>
1a00a044:	2d10      	cmp	r5, #16
1a00a046:	9a29      	ldr	r2, [sp, #164]	; 0xa4
1a00a048:	4b35      	ldr	r3, [pc, #212]	; (1a00a120 <_vfprintf_r+0x1380>)
1a00a04a:	dd50      	ble.n	1a00a0ee <_vfprintf_r+0x134e>
1a00a04c:	4619      	mov	r1, r3
1a00a04e:	2610      	movs	r6, #16
1a00a050:	4623      	mov	r3, r4
1a00a052:	f8dd 8014 	ldr.w	r8, [sp, #20]
1a00a056:	f8dd 901c 	ldr.w	r9, [sp, #28]
1a00a05a:	460c      	mov	r4, r1
1a00a05c:	e004      	b.n	1a00a068 <_vfprintf_r+0x12c8>
1a00a05e:	f10b 0b08 	add.w	fp, fp, #8
1a00a062:	3d10      	subs	r5, #16
1a00a064:	2d10      	cmp	r5, #16
1a00a066:	dd3f      	ble.n	1a00a0e8 <_vfprintf_r+0x1348>
1a00a068:	3201      	adds	r2, #1
1a00a06a:	3310      	adds	r3, #16
1a00a06c:	2a07      	cmp	r2, #7
1a00a06e:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
1a00a072:	e9cb 4600 	strd	r4, r6, [fp]
1a00a076:	ddf2      	ble.n	1a00a05e <_vfprintf_r+0x12be>
1a00a078:	aa28      	add	r2, sp, #160	; 0xa0
1a00a07a:	4649      	mov	r1, r9
1a00a07c:	4640      	mov	r0, r8
1a00a07e:	f002 fccb 	bl	1a00ca18 <__sprint_r>
1a00a082:	2800      	cmp	r0, #0
1a00a084:	f47f acbe 	bne.w	1a009a04 <_vfprintf_r+0xc64>
1a00a088:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
1a00a08c:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a00a090:	e7e7      	b.n	1a00a062 <_vfprintf_r+0x12c2>
1a00a092:	4638      	mov	r0, r7
1a00a094:	f7fe fe14 	bl	1a008cc0 <strlen>
1a00a098:	46a9      	mov	r9, r5
1a00a09a:	4606      	mov	r6, r0
1a00a09c:	f7ff b849 	b.w	1a009132 <_vfprintf_r+0x392>
1a00a0a0:	46d9      	mov	r9, fp
1a00a0a2:	e4af      	b.n	1a009a04 <_vfprintf_r+0xc64>
1a00a0a4:	9e02      	ldr	r6, [sp, #8]
1a00a0a6:	9b08      	ldr	r3, [sp, #32]
1a00a0a8:	f416 7f00 	tst.w	r6, #512	; 0x200
1a00a0ac:	d051      	beq.n	1a00a152 <_vfprintf_r+0x13b2>
1a00a0ae:	f993 4000 	ldrsb.w	r4, [r3]
1a00a0b2:	9208      	str	r2, [sp, #32]
1a00a0b4:	17e5      	asrs	r5, r4, #31
1a00a0b6:	4622      	mov	r2, r4
1a00a0b8:	462b      	mov	r3, r5
1a00a0ba:	f7fe bffb 	b.w	1a0090b4 <_vfprintf_r+0x314>
1a00a0be:	9e02      	ldr	r6, [sp, #8]
1a00a0c0:	05b7      	lsls	r7, r6, #22
1a00a0c2:	bf47      	ittee	mi
1a00a0c4:	9208      	strmi	r2, [sp, #32]
1a00a0c6:	b2e4      	uxtbmi	r4, r4
1a00a0c8:	9e02      	ldrpl	r6, [sp, #8]
1a00a0ca:	9208      	strpl	r2, [sp, #32]
1a00a0cc:	2500      	movs	r5, #0
1a00a0ce:	f7ff baae 	b.w	1a00962e <_vfprintf_r+0x88e>
1a00a0d2:	9e02      	ldr	r6, [sp, #8]
1a00a0d4:	9208      	str	r2, [sp, #32]
1a00a0d6:	4633      	mov	r3, r6
1a00a0d8:	059b      	lsls	r3, r3, #22
1a00a0da:	bf4c      	ite	mi
1a00a0dc:	b2e4      	uxtbmi	r4, r4
1a00a0de:	9e02      	ldrpl	r6, [sp, #8]
1a00a0e0:	2500      	movs	r5, #0
1a00a0e2:	2301      	movs	r3, #1
1a00a0e4:	f7ff b987 	b.w	1a0093f6 <_vfprintf_r+0x656>
1a00a0e8:	4621      	mov	r1, r4
1a00a0ea:	461c      	mov	r4, r3
1a00a0ec:	460b      	mov	r3, r1
1a00a0ee:	3201      	adds	r2, #1
1a00a0f0:	442c      	add	r4, r5
1a00a0f2:	2a07      	cmp	r2, #7
1a00a0f4:	e9cd 2429 	strd	r2, r4, [sp, #164]	; 0xa4
1a00a0f8:	e9cb 3500 	strd	r3, r5, [fp]
1a00a0fc:	f300 80ef 	bgt.w	1a00a2de <_vfprintf_r+0x153e>
1a00a100:	f10b 0b08 	add.w	fp, fp, #8
1a00a104:	e50e      	b.n	1a009b24 <_vfprintf_r+0xd84>
1a00a106:	9805      	ldr	r0, [sp, #20]
1a00a108:	aa28      	add	r2, sp, #160	; 0xa0
1a00a10a:	4649      	mov	r1, r9
1a00a10c:	f002 fc84 	bl	1a00ca18 <__sprint_r>
1a00a110:	2800      	cmp	r0, #0
1a00a112:	f43f a903 	beq.w	1a00931c <_vfprintf_r+0x57c>
1a00a116:	e47a      	b.n	1a009a0e <_vfprintf_r+0xc6e>
1a00a118:	66666667 	.word	0x66666667
1a00a11c:	1a00d348 	.word	0x1a00d348
1a00a120:	1a00d364 	.word	0x1a00d364
1a00a124:	3301      	adds	r3, #1
1a00a126:	930a      	str	r3, [sp, #40]	; 0x28
1a00a128:	f102 0b08 	add.w	fp, r2, #8
1a00a12c:	4616      	mov	r6, r2
1a00a12e:	e441      	b.n	1a0099b4 <_vfprintf_r+0xc14>
1a00a130:	9a12      	ldr	r2, [sp, #72]	; 0x48
1a00a132:	18bd      	adds	r5, r7, r2
1a00a134:	eba5 0509 	sub.w	r5, r5, r9
1a00a138:	1ad3      	subs	r3, r2, r3
1a00a13a:	429d      	cmp	r5, r3
1a00a13c:	bfa8      	it	ge
1a00a13e:	461d      	movge	r5, r3
1a00a140:	e527      	b.n	1a009b92 <_vfprintf_r+0xdf2>
1a00a142:	9a08      	ldr	r2, [sp, #32]
1a00a144:	9308      	str	r3, [sp, #32]
1a00a146:	6812      	ldr	r2, [r2, #0]
1a00a148:	9b04      	ldr	r3, [sp, #16]
1a00a14a:	8013      	strh	r3, [r2, #0]
1a00a14c:	4657      	mov	r7, sl
1a00a14e:	f7ff b8db 	b.w	1a009308 <_vfprintf_r+0x568>
1a00a152:	681c      	ldr	r4, [r3, #0]
1a00a154:	9208      	str	r2, [sp, #32]
1a00a156:	17e5      	asrs	r5, r4, #31
1a00a158:	9e02      	ldr	r6, [sp, #8]
1a00a15a:	4622      	mov	r2, r4
1a00a15c:	462b      	mov	r3, r5
1a00a15e:	f7fe bfa9 	b.w	1a0090b4 <_vfprintf_r+0x314>
1a00a162:	b2e4      	uxtb	r4, r4
1a00a164:	2500      	movs	r5, #0
1a00a166:	f7fe bf59 	b.w	1a00901c <_vfprintf_r+0x27c>
1a00a16a:	2330      	movs	r3, #48	; 0x30
1a00a16c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
1a00a170:	2358      	movs	r3, #88	; 0x58
1a00a172:	f88d 3085 	strb.w	r3, [sp, #133]	; 0x85
1a00a176:	9b02      	ldr	r3, [sp, #8]
1a00a178:	f1b9 0f63 	cmp.w	r9, #99	; 0x63
1a00a17c:	f043 0302 	orr.w	r3, r3, #2
1a00a180:	930a      	str	r3, [sp, #40]	; 0x28
1a00a182:	f300 82b7 	bgt.w	1a00a6f4 <_vfprintf_r+0x1954>
1a00a186:	2300      	movs	r3, #0
1a00a188:	9309      	str	r3, [sp, #36]	; 0x24
1a00a18a:	af3b      	add	r7, sp, #236	; 0xec
1a00a18c:	9a02      	ldr	r2, [sp, #8]
1a00a18e:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a00a190:	f442 7281 	orr.w	r2, r2, #258	; 0x102
1a00a194:	9202      	str	r2, [sp, #8]
1a00a196:	2b00      	cmp	r3, #0
1a00a198:	f028 0220 	bic.w	r2, r8, #32
1a00a19c:	9203      	str	r2, [sp, #12]
1a00a19e:	f2c0 8188 	blt.w	1a00a4b2 <_vfprintf_r+0x1712>
1a00a1a2:	ed9d 7b10 	vldr	d7, [sp, #64]	; 0x40
1a00a1a6:	ed8d 7b1c 	vstr	d7, [sp, #112]	; 0x70
1a00a1aa:	2300      	movs	r3, #0
1a00a1ac:	931e      	str	r3, [sp, #120]	; 0x78
1a00a1ae:	f1b8 0f61 	cmp.w	r8, #97	; 0x61
1a00a1b2:	f000 82d9 	beq.w	1a00a768 <_vfprintf_r+0x19c8>
1a00a1b6:	f1b8 0f41 	cmp.w	r8, #65	; 0x41
1a00a1ba:	f47f ade7 	bne.w	1a009d8c <_vfprintf_r+0xfec>
1a00a1be:	a822      	add	r0, sp, #136	; 0x88
1a00a1c0:	ed9d 0b1c 	vldr	d0, [sp, #112]	; 0x70
1a00a1c4:	f002 fb7c 	bl	1a00c8c0 <frexp>
1a00a1c8:	2200      	movs	r2, #0
1a00a1ca:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
1a00a1ce:	ec51 0b10 	vmov	r0, r1, d0
1a00a1d2:	f7fd f997 	bl	1a007504 <__aeabi_dmul>
1a00a1d6:	2200      	movs	r2, #0
1a00a1d8:	2300      	movs	r3, #0
1a00a1da:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
1a00a1de:	f7fd fbf9 	bl	1a0079d4 <__aeabi_dcmpeq>
1a00a1e2:	b108      	cbz	r0, 1a00a1e8 <_vfprintf_r+0x1448>
1a00a1e4:	2301      	movs	r3, #1
1a00a1e6:	9322      	str	r3, [sp, #136]	; 0x88
1a00a1e8:	4bb6      	ldr	r3, [pc, #728]	; (1a00a4c4 <_vfprintf_r+0x1724>)
1a00a1ea:	930b      	str	r3, [sp, #44]	; 0x2c
1a00a1ec:	e9cd 8a0e 	strd	r8, sl, [sp, #56]	; 0x38
1a00a1f0:	f109 35ff 	add.w	r5, r9, #4294967295
1a00a1f4:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
1a00a1f8:	f8cd b07c 	str.w	fp, [sp, #124]	; 0x7c
1a00a1fc:	e9dd 890c 	ldrd	r8, r9, [sp, #48]	; 0x30
1a00a200:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
1a00a204:	970c      	str	r7, [sp, #48]	; 0x30
1a00a206:	46ba      	mov	sl, r7
1a00a208:	e003      	b.n	1a00a212 <_vfprintf_r+0x1472>
1a00a20a:	f7fd fbe3 	bl	1a0079d4 <__aeabi_dcmpeq>
1a00a20e:	bb20      	cbnz	r0, 1a00a25a <_vfprintf_r+0x14ba>
1a00a210:	46b2      	mov	sl, r6
1a00a212:	2200      	movs	r2, #0
1a00a214:	4bac      	ldr	r3, [pc, #688]	; (1a00a4c8 <_vfprintf_r+0x1728>)
1a00a216:	4640      	mov	r0, r8
1a00a218:	4649      	mov	r1, r9
1a00a21a:	f7fd f973 	bl	1a007504 <__aeabi_dmul>
1a00a21e:	4689      	mov	r9, r1
1a00a220:	4680      	mov	r8, r0
1a00a222:	f7fd fc09 	bl	1a007a38 <__aeabi_d2iz>
1a00a226:	4607      	mov	r7, r0
1a00a228:	f7fd f902 	bl	1a007430 <__aeabi_i2d>
1a00a22c:	4602      	mov	r2, r0
1a00a22e:	460b      	mov	r3, r1
1a00a230:	4640      	mov	r0, r8
1a00a232:	4649      	mov	r1, r9
1a00a234:	f7fc ffae 	bl	1a007194 <__aeabi_dsub>
1a00a238:	4656      	mov	r6, sl
1a00a23a:	f81b 4007 	ldrb.w	r4, [fp, r7]
1a00a23e:	f806 4b01 	strb.w	r4, [r6], #1
1a00a242:	f1b5 3fff 	cmp.w	r5, #4294967295
1a00a246:	462c      	mov	r4, r5
1a00a248:	4680      	mov	r8, r0
1a00a24a:	4689      	mov	r9, r1
1a00a24c:	f04f 0200 	mov.w	r2, #0
1a00a250:	f04f 0300 	mov.w	r3, #0
1a00a254:	f105 35ff 	add.w	r5, r5, #4294967295
1a00a258:	d1d7      	bne.n	1a00a20a <_vfprintf_r+0x146a>
1a00a25a:	4640      	mov	r0, r8
1a00a25c:	4649      	mov	r1, r9
1a00a25e:	2200      	movs	r2, #0
1a00a260:	4b9a      	ldr	r3, [pc, #616]	; (1a00a4cc <_vfprintf_r+0x172c>)
1a00a262:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
1a00a266:	f8dd b07c 	ldr.w	fp, [sp, #124]	; 0x7c
1a00a26a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
1a00a26e:	463d      	mov	r5, r7
1a00a270:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
1a00a274:	9f0c      	ldr	r7, [sp, #48]	; 0x30
1a00a276:	f8dd a03c 	ldr.w	sl, [sp, #60]	; 0x3c
1a00a27a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
1a00a27e:	f7fd fbd1 	bl	1a007a24 <__aeabi_dcmpgt>
1a00a282:	2800      	cmp	r0, #0
1a00a284:	f040 8214 	bne.w	1a00a6b0 <_vfprintf_r+0x1910>
1a00a288:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
1a00a28c:	2200      	movs	r2, #0
1a00a28e:	4b8f      	ldr	r3, [pc, #572]	; (1a00a4cc <_vfprintf_r+0x172c>)
1a00a290:	f7fd fba0 	bl	1a0079d4 <__aeabi_dcmpeq>
1a00a294:	b118      	cbz	r0, 1a00a29e <_vfprintf_r+0x14fe>
1a00a296:	462b      	mov	r3, r5
1a00a298:	07db      	lsls	r3, r3, #31
1a00a29a:	f100 8209 	bmi.w	1a00a6b0 <_vfprintf_r+0x1910>
1a00a29e:	2c00      	cmp	r4, #0
1a00a2a0:	f6ff ad91 	blt.w	1a009dc6 <_vfprintf_r+0x1026>
1a00a2a4:	1c63      	adds	r3, r4, #1
1a00a2a6:	4433      	add	r3, r6
1a00a2a8:	2230      	movs	r2, #48	; 0x30
1a00a2aa:	f806 2b01 	strb.w	r2, [r6], #1
1a00a2ae:	429e      	cmp	r6, r3
1a00a2b0:	d1fb      	bne.n	1a00a2aa <_vfprintf_r+0x150a>
1a00a2b2:	e588      	b.n	1a009dc6 <_vfprintf_r+0x1026>
1a00a2b4:	aa28      	add	r2, sp, #160	; 0xa0
1a00a2b6:	9907      	ldr	r1, [sp, #28]
1a00a2b8:	9805      	ldr	r0, [sp, #20]
1a00a2ba:	f002 fbad 	bl	1a00ca18 <__sprint_r>
1a00a2be:	2800      	cmp	r0, #0
1a00a2c0:	f47f ab06 	bne.w	1a0098d0 <_vfprintf_r+0xb30>
1a00a2c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
1a00a2c6:	e9dd 2429 	ldrd	r2, r4, [sp, #164]	; 0xa4
1a00a2ca:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a00a2ce:	f7ff bb12 	b.w	1a0098f6 <_vfprintf_r+0xb56>
1a00a2d2:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
1a00a2d6:	f7fe f893 	bl	1a008400 <__retarget_lock_release_recursive>
1a00a2da:	f7fe be6a 	b.w	1a008fb2 <_vfprintf_r+0x212>
1a00a2de:	aa28      	add	r2, sp, #160	; 0xa0
1a00a2e0:	9907      	ldr	r1, [sp, #28]
1a00a2e2:	9805      	ldr	r0, [sp, #20]
1a00a2e4:	f002 fb98 	bl	1a00ca18 <__sprint_r>
1a00a2e8:	2800      	cmp	r0, #0
1a00a2ea:	f47f aaf1 	bne.w	1a0098d0 <_vfprintf_r+0xb30>
1a00a2ee:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
1a00a2f0:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a00a2f4:	e416      	b.n	1a009b24 <_vfprintf_r+0xd84>
1a00a2f6:	9e02      	ldr	r6, [sp, #8]
1a00a2f8:	f7ff b9ad 	b.w	1a009656 <_vfprintf_r+0x8b6>
1a00a2fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a00a2fe:	1cde      	adds	r6, r3, #3
1a00a300:	db01      	blt.n	1a00a306 <_vfprintf_r+0x1566>
1a00a302:	4599      	cmp	r9, r3
1a00a304:	da05      	bge.n	1a00a312 <_vfprintf_r+0x1572>
1a00a306:	f1a8 0802 	sub.w	r8, r8, #2
1a00a30a:	f028 0320 	bic.w	r3, r8, #32
1a00a30e:	9303      	str	r3, [sp, #12]
1a00a310:	e565      	b.n	1a009dde <_vfprintf_r+0x103e>
1a00a312:	9b12      	ldr	r3, [sp, #72]	; 0x48
1a00a314:	4619      	mov	r1, r3
1a00a316:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a00a318:	4299      	cmp	r1, r3
1a00a31a:	f300 8174 	bgt.w	1a00a606 <_vfprintf_r+0x1866>
1a00a31e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
1a00a320:	07d4      	lsls	r4, r2, #31
1a00a322:	f140 8254 	bpl.w	1a00a7ce <_vfprintf_r+0x1a2e>
1a00a326:	9a13      	ldr	r2, [sp, #76]	; 0x4c
1a00a328:	189e      	adds	r6, r3, r2
1a00a32a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1a00a32c:	0558      	lsls	r0, r3, #21
1a00a32e:	d503      	bpl.n	1a00a338 <_vfprintf_r+0x1598>
1a00a330:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a00a332:	2b00      	cmp	r3, #0
1a00a334:	f300 824d 	bgt.w	1a00a7d2 <_vfprintf_r+0x1a32>
1a00a338:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
1a00a33c:	9303      	str	r3, [sp, #12]
1a00a33e:	f04f 0867 	mov.w	r8, #103	; 0x67
1a00a342:	2300      	movs	r3, #0
1a00a344:	930c      	str	r3, [sp, #48]	; 0x30
1a00a346:	930f      	str	r3, [sp, #60]	; 0x3c
1a00a348:	e5ac      	b.n	1a009ea4 <_vfprintf_r+0x1104>
1a00a34a:	222d      	movs	r2, #45	; 0x2d
1a00a34c:	f88d 2083 	strb.w	r2, [sp, #131]	; 0x83
1a00a350:	f04f 0900 	mov.w	r9, #0
1a00a354:	f7fe befb 	b.w	1a00914e <_vfprintf_r+0x3ae>
1a00a358:	9b12      	ldr	r3, [sp, #72]	; 0x48
1a00a35a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
1a00a35e:	18fb      	adds	r3, r7, r3
1a00a360:	930a      	str	r3, [sp, #40]	; 0x28
1a00a362:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
1a00a364:	970e      	str	r7, [sp, #56]	; 0x38
1a00a366:	465a      	mov	r2, fp
1a00a368:	464f      	mov	r7, r9
1a00a36a:	4e59      	ldr	r6, [pc, #356]	; (1a00a4d0 <_vfprintf_r+0x1730>)
1a00a36c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
1a00a370:	f8dd a014 	ldr.w	sl, [sp, #20]
1a00a374:	f8dd b01c 	ldr.w	fp, [sp, #28]
1a00a378:	f8dd 9064 	ldr.w	r9, [sp, #100]	; 0x64
1a00a37c:	4621      	mov	r1, r4
1a00a37e:	2b00      	cmp	r3, #0
1a00a380:	d032      	beq.n	1a00a3e8 <_vfprintf_r+0x1648>
1a00a382:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a00a384:	2b00      	cmp	r3, #0
1a00a386:	d16e      	bne.n	1a00a466 <_vfprintf_r+0x16c6>
1a00a388:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
1a00a38a:	3b01      	subs	r3, #1
1a00a38c:	f108 38ff 	add.w	r8, r8, #4294967295
1a00a390:	930f      	str	r3, [sp, #60]	; 0x3c
1a00a392:	9b29      	ldr	r3, [sp, #164]	; 0xa4
1a00a394:	9817      	ldr	r0, [sp, #92]	; 0x5c
1a00a396:	6010      	str	r0, [r2, #0]
1a00a398:	3301      	adds	r3, #1
1a00a39a:	4449      	add	r1, r9
1a00a39c:	2b07      	cmp	r3, #7
1a00a39e:	912a      	str	r1, [sp, #168]	; 0xa8
1a00a3a0:	f8c2 9004 	str.w	r9, [r2, #4]
1a00a3a4:	9329      	str	r3, [sp, #164]	; 0xa4
1a00a3a6:	dc62      	bgt.n	1a00a46e <_vfprintf_r+0x16ce>
1a00a3a8:	3208      	adds	r2, #8
1a00a3aa:	980a      	ldr	r0, [sp, #40]	; 0x28
1a00a3ac:	f898 3000 	ldrb.w	r3, [r8]
1a00a3b0:	1bc5      	subs	r5, r0, r7
1a00a3b2:	429d      	cmp	r5, r3
1a00a3b4:	bfa8      	it	ge
1a00a3b6:	461d      	movge	r5, r3
1a00a3b8:	2d00      	cmp	r5, #0
1a00a3ba:	dd0b      	ble.n	1a00a3d4 <_vfprintf_r+0x1634>
1a00a3bc:	9b29      	ldr	r3, [sp, #164]	; 0xa4
1a00a3be:	6017      	str	r7, [r2, #0]
1a00a3c0:	3301      	adds	r3, #1
1a00a3c2:	4429      	add	r1, r5
1a00a3c4:	2b07      	cmp	r3, #7
1a00a3c6:	912a      	str	r1, [sp, #168]	; 0xa8
1a00a3c8:	6055      	str	r5, [r2, #4]
1a00a3ca:	9329      	str	r3, [sp, #164]	; 0xa4
1a00a3cc:	dc5a      	bgt.n	1a00a484 <_vfprintf_r+0x16e4>
1a00a3ce:	f898 3000 	ldrb.w	r3, [r8]
1a00a3d2:	3208      	adds	r2, #8
1a00a3d4:	2d00      	cmp	r5, #0
1a00a3d6:	bfac      	ite	ge
1a00a3d8:	1b5d      	subge	r5, r3, r5
1a00a3da:	461d      	movlt	r5, r3
1a00a3dc:	2d00      	cmp	r5, #0
1a00a3de:	dc15      	bgt.n	1a00a40c <_vfprintf_r+0x166c>
1a00a3e0:	441f      	add	r7, r3
1a00a3e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
1a00a3e4:	2b00      	cmp	r3, #0
1a00a3e6:	d1cc      	bne.n	1a00a382 <_vfprintf_r+0x15e2>
1a00a3e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a00a3ea:	2b00      	cmp	r3, #0
1a00a3ec:	d13b      	bne.n	1a00a466 <_vfprintf_r+0x16c6>
1a00a3ee:	46b9      	mov	r9, r7
1a00a3f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
1a00a3f2:	9f0e      	ldr	r7, [sp, #56]	; 0x38
1a00a3f4:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
1a00a3f8:	f8cd 8060 	str.w	r8, [sp, #96]	; 0x60
1a00a3fc:	18fb      	adds	r3, r7, r3
1a00a3fe:	4599      	cmp	r9, r3
1a00a400:	4693      	mov	fp, r2
1a00a402:	460c      	mov	r4, r1
1a00a404:	bf28      	it	cs
1a00a406:	4699      	movcs	r9, r3
1a00a408:	f7ff bb93 	b.w	1a009b32 <_vfprintf_r+0xd92>
1a00a40c:	2d10      	cmp	r5, #16
1a00a40e:	9829      	ldr	r0, [sp, #164]	; 0xa4
1a00a410:	dd1c      	ble.n	1a00a44c <_vfprintf_r+0x16ac>
1a00a412:	2410      	movs	r4, #16
1a00a414:	e004      	b.n	1a00a420 <_vfprintf_r+0x1680>
1a00a416:	3d10      	subs	r5, #16
1a00a418:	2d10      	cmp	r5, #16
1a00a41a:	f102 0208 	add.w	r2, r2, #8
1a00a41e:	dd15      	ble.n	1a00a44c <_vfprintf_r+0x16ac>
1a00a420:	3001      	adds	r0, #1
1a00a422:	3110      	adds	r1, #16
1a00a424:	2807      	cmp	r0, #7
1a00a426:	e9cd 0129 	strd	r0, r1, [sp, #164]	; 0xa4
1a00a42a:	e9c2 6400 	strd	r6, r4, [r2]
1a00a42e:	ddf2      	ble.n	1a00a416 <_vfprintf_r+0x1676>
1a00a430:	aa28      	add	r2, sp, #160	; 0xa0
1a00a432:	4659      	mov	r1, fp
1a00a434:	4650      	mov	r0, sl
1a00a436:	f002 faef 	bl	1a00ca18 <__sprint_r>
1a00a43a:	2800      	cmp	r0, #0
1a00a43c:	f47f ae30 	bne.w	1a00a0a0 <_vfprintf_r+0x1300>
1a00a440:	3d10      	subs	r5, #16
1a00a442:	2d10      	cmp	r5, #16
1a00a444:	e9dd 0129 	ldrd	r0, r1, [sp, #164]	; 0xa4
1a00a448:	aa2b      	add	r2, sp, #172	; 0xac
1a00a44a:	dce9      	bgt.n	1a00a420 <_vfprintf_r+0x1680>
1a00a44c:	3001      	adds	r0, #1
1a00a44e:	4429      	add	r1, r5
1a00a450:	2807      	cmp	r0, #7
1a00a452:	e9cd 0129 	strd	r0, r1, [sp, #164]	; 0xa4
1a00a456:	e9c2 6500 	strd	r6, r5, [r2]
1a00a45a:	dc49      	bgt.n	1a00a4f0 <_vfprintf_r+0x1750>
1a00a45c:	f898 3000 	ldrb.w	r3, [r8]
1a00a460:	3208      	adds	r2, #8
1a00a462:	441f      	add	r7, r3
1a00a464:	e7bd      	b.n	1a00a3e2 <_vfprintf_r+0x1642>
1a00a466:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a00a468:	3b01      	subs	r3, #1
1a00a46a:	930c      	str	r3, [sp, #48]	; 0x30
1a00a46c:	e791      	b.n	1a00a392 <_vfprintf_r+0x15f2>
1a00a46e:	aa28      	add	r2, sp, #160	; 0xa0
1a00a470:	4659      	mov	r1, fp
1a00a472:	4650      	mov	r0, sl
1a00a474:	f002 fad0 	bl	1a00ca18 <__sprint_r>
1a00a478:	2800      	cmp	r0, #0
1a00a47a:	f47f ae11 	bne.w	1a00a0a0 <_vfprintf_r+0x1300>
1a00a47e:	992a      	ldr	r1, [sp, #168]	; 0xa8
1a00a480:	aa2b      	add	r2, sp, #172	; 0xac
1a00a482:	e792      	b.n	1a00a3aa <_vfprintf_r+0x160a>
1a00a484:	aa28      	add	r2, sp, #160	; 0xa0
1a00a486:	4659      	mov	r1, fp
1a00a488:	4650      	mov	r0, sl
1a00a48a:	f002 fac5 	bl	1a00ca18 <__sprint_r>
1a00a48e:	2800      	cmp	r0, #0
1a00a490:	f47f ae06 	bne.w	1a00a0a0 <_vfprintf_r+0x1300>
1a00a494:	f898 3000 	ldrb.w	r3, [r8]
1a00a498:	992a      	ldr	r1, [sp, #168]	; 0xa8
1a00a49a:	aa2b      	add	r2, sp, #172	; 0xac
1a00a49c:	e79a      	b.n	1a00a3d4 <_vfprintf_r+0x1634>
1a00a49e:	222d      	movs	r2, #45	; 0x2d
1a00a4a0:	f88d 2083 	strb.w	r2, [sp, #131]	; 0x83
1a00a4a4:	f7ff b87d 	b.w	1a0095a2 <_vfprintf_r+0x802>
1a00a4a8:	9b02      	ldr	r3, [sp, #8]
1a00a4aa:	930a      	str	r3, [sp, #40]	; 0x28
1a00a4ac:	2300      	movs	r3, #0
1a00a4ae:	9309      	str	r3, [sp, #36]	; 0x24
1a00a4b0:	9202      	str	r2, [sp, #8]
1a00a4b2:	e9dd 1210 	ldrd	r1, r2, [sp, #64]	; 0x40
1a00a4b6:	f102 4300 	add.w	r3, r2, #2147483648	; 0x80000000
1a00a4ba:	931d      	str	r3, [sp, #116]	; 0x74
1a00a4bc:	232d      	movs	r3, #45	; 0x2d
1a00a4be:	911c      	str	r1, [sp, #112]	; 0x70
1a00a4c0:	931e      	str	r3, [sp, #120]	; 0x78
1a00a4c2:	e674      	b.n	1a00a1ae <_vfprintf_r+0x140e>
1a00a4c4:	1a00d320 	.word	0x1a00d320
1a00a4c8:	40300000 	.word	0x40300000
1a00a4cc:	3fe00000 	.word	0x3fe00000
1a00a4d0:	1a00d364 	.word	0x1a00d364
1a00a4d4:	aa28      	add	r2, sp, #160	; 0xa0
1a00a4d6:	9907      	ldr	r1, [sp, #28]
1a00a4d8:	9805      	ldr	r0, [sp, #20]
1a00a4da:	f002 fa9d 	bl	1a00ca18 <__sprint_r>
1a00a4de:	2800      	cmp	r0, #0
1a00a4e0:	f47f a9f6 	bne.w	1a0098d0 <_vfprintf_r+0xb30>
1a00a4e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
1a00a4e6:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
1a00a4e8:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a00a4ec:	f7ff bbeb 	b.w	1a009cc6 <_vfprintf_r+0xf26>
1a00a4f0:	aa28      	add	r2, sp, #160	; 0xa0
1a00a4f2:	4659      	mov	r1, fp
1a00a4f4:	4650      	mov	r0, sl
1a00a4f6:	f002 fa8f 	bl	1a00ca18 <__sprint_r>
1a00a4fa:	2800      	cmp	r0, #0
1a00a4fc:	f47f add0 	bne.w	1a00a0a0 <_vfprintf_r+0x1300>
1a00a500:	f898 3000 	ldrb.w	r3, [r8]
1a00a504:	992a      	ldr	r1, [sp, #168]	; 0xa8
1a00a506:	aa2b      	add	r2, sp, #172	; 0xac
1a00a508:	441f      	add	r7, r3
1a00a50a:	e76a      	b.n	1a00a3e2 <_vfprintf_r+0x1642>
1a00a50c:	aa28      	add	r2, sp, #160	; 0xa0
1a00a50e:	9907      	ldr	r1, [sp, #28]
1a00a510:	9805      	ldr	r0, [sp, #20]
1a00a512:	f002 fa81 	bl	1a00ca18 <__sprint_r>
1a00a516:	2800      	cmp	r0, #0
1a00a518:	f47f a9da 	bne.w	1a0098d0 <_vfprintf_r+0xb30>
1a00a51c:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
1a00a51e:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a00a522:	f7ff baf7 	b.w	1a009b14 <_vfprintf_r+0xd74>
1a00a526:	9b19      	ldr	r3, [sp, #100]	; 0x64
1a00a528:	9917      	ldr	r1, [sp, #92]	; 0x5c
1a00a52a:	1aff      	subs	r7, r7, r3
1a00a52c:	461a      	mov	r2, r3
1a00a52e:	4638      	mov	r0, r7
1a00a530:	f002 f9fc 	bl	1a00c92c <strncpy>
1a00a534:	f898 3001 	ldrb.w	r3, [r8, #1]
1a00a538:	b10b      	cbz	r3, 1a00a53e <_vfprintf_r+0x179e>
1a00a53a:	f108 0801 	add.w	r8, r8, #1
1a00a53e:	220a      	movs	r2, #10
1a00a540:	2300      	movs	r3, #0
1a00a542:	4620      	mov	r0, r4
1a00a544:	4629      	mov	r1, r5
1a00a546:	f04f 0a00 	mov.w	sl, #0
1a00a54a:	f7fd fa9d 	bl	1a007a88 <__aeabi_uldivmod>
1a00a54e:	f7ff b8ab 	b.w	1a0096a8 <_vfprintf_r+0x908>
1a00a552:	aa26      	add	r2, sp, #152	; 0x98
1a00a554:	ab23      	add	r3, sp, #140	; 0x8c
1a00a556:	e9cd 3200 	strd	r3, r2, [sp]
1a00a55a:	2103      	movs	r1, #3
1a00a55c:	ab22      	add	r3, sp, #136	; 0x88
1a00a55e:	464a      	mov	r2, r9
1a00a560:	ed9d 0b1c 	vldr	d0, [sp, #112]	; 0x70
1a00a564:	9805      	ldr	r0, [sp, #20]
1a00a566:	f000 fb03 	bl	1a00ab70 <_dtoa_r>
1a00a56a:	7803      	ldrb	r3, [r0, #0]
1a00a56c:	2b30      	cmp	r3, #48	; 0x30
1a00a56e:	4607      	mov	r7, r0
1a00a570:	f000 8161 	beq.w	1a00a836 <_vfprintf_r+0x1a96>
1a00a574:	9b22      	ldr	r3, [sp, #136]	; 0x88
1a00a576:	444b      	add	r3, r9
1a00a578:	18fc      	adds	r4, r7, r3
1a00a57a:	2200      	movs	r2, #0
1a00a57c:	2300      	movs	r3, #0
1a00a57e:	e9dd 011c 	ldrd	r0, r1, [sp, #112]	; 0x70
1a00a582:	f7fd fa27 	bl	1a0079d4 <__aeabi_dcmpeq>
1a00a586:	b108      	cbz	r0, 1a00a58c <_vfprintf_r+0x17ec>
1a00a588:	4626      	mov	r6, r4
1a00a58a:	e41c      	b.n	1a009dc6 <_vfprintf_r+0x1026>
1a00a58c:	9e26      	ldr	r6, [sp, #152]	; 0x98
1a00a58e:	42a6      	cmp	r6, r4
1a00a590:	f4bf ac19 	bcs.w	1a009dc6 <_vfprintf_r+0x1026>
1a00a594:	2230      	movs	r2, #48	; 0x30
1a00a596:	1c73      	adds	r3, r6, #1
1a00a598:	9326      	str	r3, [sp, #152]	; 0x98
1a00a59a:	7032      	strb	r2, [r6, #0]
1a00a59c:	9e26      	ldr	r6, [sp, #152]	; 0x98
1a00a59e:	42b4      	cmp	r4, r6
1a00a5a0:	d8f9      	bhi.n	1a00a596 <_vfprintf_r+0x17f6>
1a00a5a2:	e410      	b.n	1a009dc6 <_vfprintf_r+0x1026>
1a00a5a4:	aa28      	add	r2, sp, #160	; 0xa0
1a00a5a6:	9907      	ldr	r1, [sp, #28]
1a00a5a8:	9805      	ldr	r0, [sp, #20]
1a00a5aa:	f002 fa35 	bl	1a00ca18 <__sprint_r>
1a00a5ae:	2800      	cmp	r0, #0
1a00a5b0:	f47f a98e 	bne.w	1a0098d0 <_vfprintf_r+0xb30>
1a00a5b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
1a00a5b6:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
1a00a5b8:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a00a5bc:	f7ff bad1 	b.w	1a009b62 <_vfprintf_r+0xdc2>
1a00a5c0:	464e      	mov	r6, r9
1a00a5c2:	f8cd 900c 	str.w	r9, [sp, #12]
1a00a5c6:	9408      	str	r4, [sp, #32]
1a00a5c8:	4681      	mov	r9, r0
1a00a5ca:	900c      	str	r0, [sp, #48]	; 0x30
1a00a5cc:	e9cd 000e 	strd	r0, r0, [sp, #56]	; 0x38
1a00a5d0:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
1a00a5d4:	f7fe bdb9 	b.w	1a00914a <_vfprintf_r+0x3aa>
1a00a5d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1a00a5da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
1a00a5dc:	f003 0301 	and.w	r3, r3, #1
1a00a5e0:	2a00      	cmp	r2, #0
1a00a5e2:	ea43 0309 	orr.w	r3, r3, r9
1a00a5e6:	f340 8142 	ble.w	1a00a86e <_vfprintf_r+0x1ace>
1a00a5ea:	2b00      	cmp	r3, #0
1a00a5ec:	f040 8119 	bne.w	1a00a822 <_vfprintf_r+0x1a82>
1a00a5f0:	9e0e      	ldr	r6, [sp, #56]	; 0x38
1a00a5f2:	f04f 0866 	mov.w	r8, #102	; 0x66
1a00a5f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1a00a5f8:	055a      	lsls	r2, r3, #21
1a00a5fa:	f100 80ec 	bmi.w	1a00a7d6 <_vfprintf_r+0x1a36>
1a00a5fe:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
1a00a602:	9303      	str	r3, [sp, #12]
1a00a604:	e69d      	b.n	1a00a342 <_vfprintf_r+0x15a2>
1a00a606:	e9dd 3212 	ldrd	r3, r2, [sp, #72]	; 0x48
1a00a60a:	189e      	adds	r6, r3, r2
1a00a60c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a00a60e:	2b00      	cmp	r3, #0
1a00a610:	f340 811e 	ble.w	1a00a850 <_vfprintf_r+0x1ab0>
1a00a614:	f04f 0867 	mov.w	r8, #103	; 0x67
1a00a618:	e7ed      	b.n	1a00a5f6 <_vfprintf_r+0x1856>
1a00a61a:	aa28      	add	r2, sp, #160	; 0xa0
1a00a61c:	9907      	ldr	r1, [sp, #28]
1a00a61e:	9805      	ldr	r0, [sp, #20]
1a00a620:	f002 f9fa 	bl	1a00ca18 <__sprint_r>
1a00a624:	2800      	cmp	r0, #0
1a00a626:	f47f a953 	bne.w	1a0098d0 <_vfprintf_r+0xb30>
1a00a62a:	9b22      	ldr	r3, [sp, #136]	; 0x88
1a00a62c:	9a12      	ldr	r2, [sp, #72]	; 0x48
1a00a62e:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
1a00a630:	1ad3      	subs	r3, r2, r3
1a00a632:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a00a636:	f7ff baac 	b.w	1a009b92 <_vfprintf_r+0xdf2>
1a00a63a:	eb07 0409 	add.w	r4, r7, r9
1a00a63e:	e79c      	b.n	1a00a57a <_vfprintf_r+0x17da>
1a00a640:	425d      	negs	r5, r3
1a00a642:	3310      	adds	r3, #16
1a00a644:	4ba7      	ldr	r3, [pc, #668]	; (1a00a8e4 <_vfprintf_r+0x1b44>)
1a00a646:	da63      	bge.n	1a00a710 <_vfprintf_r+0x1970>
1a00a648:	4619      	mov	r1, r3
1a00a64a:	2610      	movs	r6, #16
1a00a64c:	4623      	mov	r3, r4
1a00a64e:	f8dd 8014 	ldr.w	r8, [sp, #20]
1a00a652:	f8dd 901c 	ldr.w	r9, [sp, #28]
1a00a656:	460c      	mov	r4, r1
1a00a658:	e004      	b.n	1a00a664 <_vfprintf_r+0x18c4>
1a00a65a:	f10b 0b08 	add.w	fp, fp, #8
1a00a65e:	3d10      	subs	r5, #16
1a00a660:	2d10      	cmp	r5, #16
1a00a662:	dd52      	ble.n	1a00a70a <_vfprintf_r+0x196a>
1a00a664:	3201      	adds	r2, #1
1a00a666:	3310      	adds	r3, #16
1a00a668:	2a07      	cmp	r2, #7
1a00a66a:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
1a00a66e:	e9cb 4600 	strd	r4, r6, [fp]
1a00a672:	ddf2      	ble.n	1a00a65a <_vfprintf_r+0x18ba>
1a00a674:	aa28      	add	r2, sp, #160	; 0xa0
1a00a676:	4649      	mov	r1, r9
1a00a678:	4640      	mov	r0, r8
1a00a67a:	f002 f9cd 	bl	1a00ca18 <__sprint_r>
1a00a67e:	2800      	cmp	r0, #0
1a00a680:	f47f a9c0 	bne.w	1a009a04 <_vfprintf_r+0xc64>
1a00a684:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
1a00a688:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a00a68c:	e7e7      	b.n	1a00a65e <_vfprintf_r+0x18be>
1a00a68e:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
1a00a692:	07db      	lsls	r3, r3, #31
1a00a694:	d407      	bmi.n	1a00a6a6 <_vfprintf_r+0x1906>
1a00a696:	f8b9 300c 	ldrh.w	r3, [r9, #12]
1a00a69a:	059f      	lsls	r7, r3, #22
1a00a69c:	d403      	bmi.n	1a00a6a6 <_vfprintf_r+0x1906>
1a00a69e:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
1a00a6a2:	f7fd fead 	bl	1a008400 <__retarget_lock_release_recursive>
1a00a6a6:	f04f 33ff 	mov.w	r3, #4294967295
1a00a6aa:	9304      	str	r3, [sp, #16]
1a00a6ac:	f7ff b9bb 	b.w	1a009a26 <_vfprintf_r+0xc86>
1a00a6b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a00a6b2:	9326      	str	r3, [sp, #152]	; 0x98
1a00a6b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1a00a6b6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
1a00a6ba:	7bd9      	ldrb	r1, [r3, #15]
1a00a6bc:	428a      	cmp	r2, r1
1a00a6be:	4633      	mov	r3, r6
1a00a6c0:	d109      	bne.n	1a00a6d6 <_vfprintf_r+0x1936>
1a00a6c2:	2030      	movs	r0, #48	; 0x30
1a00a6c4:	f803 0c01 	strb.w	r0, [r3, #-1]
1a00a6c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
1a00a6ca:	1e5a      	subs	r2, r3, #1
1a00a6cc:	9226      	str	r2, [sp, #152]	; 0x98
1a00a6ce:	f813 2c01 	ldrb.w	r2, [r3, #-1]
1a00a6d2:	4291      	cmp	r1, r2
1a00a6d4:	d0f6      	beq.n	1a00a6c4 <_vfprintf_r+0x1924>
1a00a6d6:	2a39      	cmp	r2, #57	; 0x39
1a00a6d8:	bf0b      	itete	eq
1a00a6da:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
1a00a6dc:	3201      	addne	r2, #1
1a00a6de:	7a92      	ldrbeq	r2, [r2, #10]
1a00a6e0:	b2d2      	uxtbne	r2, r2
1a00a6e2:	f803 2c01 	strb.w	r2, [r3, #-1]
1a00a6e6:	f7ff bb6e 	b.w	1a009dc6 <_vfprintf_r+0x1026>
1a00a6ea:	2330      	movs	r3, #48	; 0x30
1a00a6ec:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
1a00a6f0:	2378      	movs	r3, #120	; 0x78
1a00a6f2:	e53e      	b.n	1a00a172 <_vfprintf_r+0x13d2>
1a00a6f4:	f109 0101 	add.w	r1, r9, #1
1a00a6f8:	9805      	ldr	r0, [sp, #20]
1a00a6fa:	f7fd fe83 	bl	1a008404 <_malloc_r>
1a00a6fe:	4607      	mov	r7, r0
1a00a700:	2800      	cmp	r0, #0
1a00a702:	f000 80d5 	beq.w	1a00a8b0 <_vfprintf_r+0x1b10>
1a00a706:	9009      	str	r0, [sp, #36]	; 0x24
1a00a708:	e540      	b.n	1a00a18c <_vfprintf_r+0x13ec>
1a00a70a:	4621      	mov	r1, r4
1a00a70c:	461c      	mov	r4, r3
1a00a70e:	460b      	mov	r3, r1
1a00a710:	3201      	adds	r2, #1
1a00a712:	442c      	add	r4, r5
1a00a714:	2a07      	cmp	r2, #7
1a00a716:	e9cd 2429 	strd	r2, r4, [sp, #164]	; 0xa4
1a00a71a:	e9cb 3500 	strd	r3, r5, [fp]
1a00a71e:	f77f aaea 	ble.w	1a009cf6 <_vfprintf_r+0xf56>
1a00a722:	aa28      	add	r2, sp, #160	; 0xa0
1a00a724:	9907      	ldr	r1, [sp, #28]
1a00a726:	9805      	ldr	r0, [sp, #20]
1a00a728:	f002 f976 	bl	1a00ca18 <__sprint_r>
1a00a72c:	2800      	cmp	r0, #0
1a00a72e:	f47f a8cf 	bne.w	1a0098d0 <_vfprintf_r+0xb30>
1a00a732:	e9dd 2429 	ldrd	r2, r4, [sp, #164]	; 0xa4
1a00a736:	f10d 0bac 	add.w	fp, sp, #172	; 0xac
1a00a73a:	f7ff b8df 	b.w	1a0098fc <_vfprintf_r+0xb5c>
1a00a73e:	f109 0401 	add.w	r4, r9, #1
1a00a742:	a926      	add	r1, sp, #152	; 0x98
1a00a744:	ab23      	add	r3, sp, #140	; 0x8c
1a00a746:	e9cd 3100 	strd	r3, r1, [sp]
1a00a74a:	4622      	mov	r2, r4
1a00a74c:	ab22      	add	r3, sp, #136	; 0x88
1a00a74e:	2102      	movs	r1, #2
1a00a750:	ed9d 0b1c 	vldr	d0, [sp, #112]	; 0x70
1a00a754:	9805      	ldr	r0, [sp, #20]
1a00a756:	f000 fa0b 	bl	1a00ab70 <_dtoa_r>
1a00a75a:	4607      	mov	r7, r0
1a00a75c:	443c      	add	r4, r7
1a00a75e:	e70c      	b.n	1a00a57a <_vfprintf_r+0x17da>
1a00a760:	f04f 0906 	mov.w	r9, #6
1a00a764:	f7ff bb03 	b.w	1a009d6e <_vfprintf_r+0xfce>
1a00a768:	a822      	add	r0, sp, #136	; 0x88
1a00a76a:	ed9d 0b1c 	vldr	d0, [sp, #112]	; 0x70
1a00a76e:	f002 f8a7 	bl	1a00c8c0 <frexp>
1a00a772:	2200      	movs	r2, #0
1a00a774:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
1a00a778:	ec51 0b10 	vmov	r0, r1, d0
1a00a77c:	f7fc fec2 	bl	1a007504 <__aeabi_dmul>
1a00a780:	2200      	movs	r2, #0
1a00a782:	2300      	movs	r3, #0
1a00a784:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
1a00a788:	f7fd f924 	bl	1a0079d4 <__aeabi_dcmpeq>
1a00a78c:	b108      	cbz	r0, 1a00a792 <_vfprintf_r+0x19f2>
1a00a78e:	2301      	movs	r3, #1
1a00a790:	9322      	str	r3, [sp, #136]	; 0x88
1a00a792:	4b55      	ldr	r3, [pc, #340]	; (1a00a8e8 <_vfprintf_r+0x1b48>)
1a00a794:	930b      	str	r3, [sp, #44]	; 0x2c
1a00a796:	e529      	b.n	1a00a1ec <_vfprintf_r+0x144c>
1a00a798:	2900      	cmp	r1, #0
1a00a79a:	d17b      	bne.n	1a00a894 <_vfprintf_r+0x1af4>
1a00a79c:	2330      	movs	r3, #48	; 0x30
1a00a79e:	f88d 3092 	strb.w	r3, [sp, #146]	; 0x92
1a00a7a2:	f10d 0393 	add.w	r3, sp, #147	; 0x93
1a00a7a6:	3230      	adds	r2, #48	; 0x30
1a00a7a8:	f803 2b01 	strb.w	r2, [r3], #1
1a00a7ac:	aa24      	add	r2, sp, #144	; 0x90
1a00a7ae:	1a9b      	subs	r3, r3, r2
1a00a7b0:	9316      	str	r3, [sp, #88]	; 0x58
1a00a7b2:	f7ff bb61 	b.w	1a009e78 <_vfprintf_r+0x10d8>
1a00a7b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a00a7b8:	4f4c      	ldr	r7, [pc, #304]	; (1a00a8ec <_vfprintf_r+0x1b4c>)
1a00a7ba:	2b00      	cmp	r3, #0
1a00a7bc:	bfb6      	itet	lt
1a00a7be:	222d      	movlt	r2, #45	; 0x2d
1a00a7c0:	f89d 2083 	ldrbge.w	r2, [sp, #131]	; 0x83
1a00a7c4:	f88d 2083 	strblt.w	r2, [sp, #131]	; 0x83
1a00a7c8:	4b49      	ldr	r3, [pc, #292]	; (1a00a8f0 <_vfprintf_r+0x1b50>)
1a00a7ca:	f7fe beec 	b.w	1a0095a6 <_vfprintf_r+0x806>
1a00a7ce:	9e0e      	ldr	r6, [sp, #56]	; 0x38
1a00a7d0:	e5ab      	b.n	1a00a32a <_vfprintf_r+0x158a>
1a00a7d2:	f04f 0867 	mov.w	r8, #103	; 0x67
1a00a7d6:	9818      	ldr	r0, [sp, #96]	; 0x60
1a00a7d8:	2200      	movs	r2, #0
1a00a7da:	920c      	str	r2, [sp, #48]	; 0x30
1a00a7dc:	920f      	str	r2, [sp, #60]	; 0x3c
1a00a7de:	7803      	ldrb	r3, [r0, #0]
1a00a7e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
1a00a7e2:	2bff      	cmp	r3, #255	; 0xff
1a00a7e4:	d00c      	beq.n	1a00a800 <_vfprintf_r+0x1a60>
1a00a7e6:	4293      	cmp	r3, r2
1a00a7e8:	da0a      	bge.n	1a00a800 <_vfprintf_r+0x1a60>
1a00a7ea:	7841      	ldrb	r1, [r0, #1]
1a00a7ec:	1ad2      	subs	r2, r2, r3
1a00a7ee:	b1a1      	cbz	r1, 1a00a81a <_vfprintf_r+0x1a7a>
1a00a7f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
1a00a7f2:	3301      	adds	r3, #1
1a00a7f4:	930f      	str	r3, [sp, #60]	; 0x3c
1a00a7f6:	460b      	mov	r3, r1
1a00a7f8:	2bff      	cmp	r3, #255	; 0xff
1a00a7fa:	f100 0001 	add.w	r0, r0, #1
1a00a7fe:	d1f2      	bne.n	1a00a7e6 <_vfprintf_r+0x1a46>
1a00a800:	920e      	str	r2, [sp, #56]	; 0x38
1a00a802:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
1a00a804:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a00a806:	9018      	str	r0, [sp, #96]	; 0x60
1a00a808:	4413      	add	r3, r2
1a00a80a:	9a19      	ldr	r2, [sp, #100]	; 0x64
1a00a80c:	fb02 6603 	mla	r6, r2, r3, r6
1a00a810:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
1a00a814:	9303      	str	r3, [sp, #12]
1a00a816:	f7ff bb45 	b.w	1a009ea4 <_vfprintf_r+0x1104>
1a00a81a:	990c      	ldr	r1, [sp, #48]	; 0x30
1a00a81c:	3101      	adds	r1, #1
1a00a81e:	910c      	str	r1, [sp, #48]	; 0x30
1a00a820:	e7df      	b.n	1a00a7e2 <_vfprintf_r+0x1a42>
1a00a822:	9b13      	ldr	r3, [sp, #76]	; 0x4c
1a00a824:	18d6      	adds	r6, r2, r3
1a00a826:	444e      	add	r6, r9
1a00a828:	f04f 0866 	mov.w	r8, #102	; 0x66
1a00a82c:	e6e3      	b.n	1a00a5f6 <_vfprintf_r+0x1856>
1a00a82e:	f8dd 901c 	ldr.w	r9, [sp, #28]
1a00a832:	f7ff b8ec 	b.w	1a009a0e <_vfprintf_r+0xc6e>
1a00a836:	2200      	movs	r2, #0
1a00a838:	2300      	movs	r3, #0
1a00a83a:	e9dd 011c 	ldrd	r0, r1, [sp, #112]	; 0x70
1a00a83e:	f7fd f8c9 	bl	1a0079d4 <__aeabi_dcmpeq>
1a00a842:	2800      	cmp	r0, #0
1a00a844:	f47f ae96 	bne.w	1a00a574 <_vfprintf_r+0x17d4>
1a00a848:	f1c9 0301 	rsb	r3, r9, #1
1a00a84c:	9322      	str	r3, [sp, #136]	; 0x88
1a00a84e:	e692      	b.n	1a00a576 <_vfprintf_r+0x17d6>
1a00a850:	f1c3 0301 	rsb	r3, r3, #1
1a00a854:	441e      	add	r6, r3
1a00a856:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
1a00a85a:	9303      	str	r3, [sp, #12]
1a00a85c:	f04f 0867 	mov.w	r8, #103	; 0x67
1a00a860:	e56f      	b.n	1a00a342 <_vfprintf_r+0x15a2>
1a00a862:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1a00a864:	07dd      	lsls	r5, r3, #31
1a00a866:	f57f ab10 	bpl.w	1a009e8a <_vfprintf_r+0x10ea>
1a00a86a:	f7ff bb0c 	b.w	1a009e86 <_vfprintf_r+0x10e6>
1a00a86e:	b92b      	cbnz	r3, 1a00a87c <_vfprintf_r+0x1adc>
1a00a870:	2301      	movs	r3, #1
1a00a872:	9303      	str	r3, [sp, #12]
1a00a874:	461e      	mov	r6, r3
1a00a876:	f04f 0866 	mov.w	r8, #102	; 0x66
1a00a87a:	e562      	b.n	1a00a342 <_vfprintf_r+0x15a2>
1a00a87c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
1a00a87e:	1c5e      	adds	r6, r3, #1
1a00a880:	444e      	add	r6, r9
1a00a882:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
1a00a886:	9303      	str	r3, [sp, #12]
1a00a888:	f04f 0866 	mov.w	r8, #102	; 0x66
1a00a88c:	e559      	b.n	1a00a342 <_vfprintf_r+0x15a2>
1a00a88e:	465a      	mov	r2, fp
1a00a890:	f7ff bb3f 	b.w	1a009f12 <_vfprintf_r+0x1172>
1a00a894:	f10d 0392 	add.w	r3, sp, #146	; 0x92
1a00a898:	e785      	b.n	1a00a7a6 <_vfprintf_r+0x1a06>
1a00a89a:	9b08      	ldr	r3, [sp, #32]
1a00a89c:	f89a 8001 	ldrb.w	r8, [sl, #1]
1a00a8a0:	f853 0b04 	ldr.w	r0, [r3], #4
1a00a8a4:	9308      	str	r3, [sp, #32]
1a00a8a6:	4692      	mov	sl, r2
1a00a8a8:	ea40 79e0 	orr.w	r9, r0, r0, asr #31
1a00a8ac:	f7fe bafc 	b.w	1a008ea8 <_vfprintf_r+0x108>
1a00a8b0:	f8dd 901c 	ldr.w	r9, [sp, #28]
1a00a8b4:	f8b9 300c 	ldrh.w	r3, [r9, #12]
1a00a8b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00a8bc:	f8a9 300c 	strh.w	r3, [r9, #12]
1a00a8c0:	f7ff b8a5 	b.w	1a009a0e <_vfprintf_r+0xc6e>
1a00a8c4:	461e      	mov	r6, r3
1a00a8c6:	f7fe bc15 	b.w	1a0090f4 <_vfprintf_r+0x354>
1a00a8ca:	461e      	mov	r6, r3
1a00a8cc:	f7fe bc5e 	b.w	1a00918c <_vfprintf_r+0x3ec>
1a00a8d0:	461e      	mov	r6, r3
1a00a8d2:	f7fe bc48 	b.w	1a009166 <_vfprintf_r+0x3c6>
1a00a8d6:	464c      	mov	r4, r9
1a00a8d8:	443c      	add	r4, r7
1a00a8da:	e64e      	b.n	1a00a57a <_vfprintf_r+0x17da>
1a00a8dc:	2302      	movs	r3, #2
1a00a8de:	9316      	str	r3, [sp, #88]	; 0x58
1a00a8e0:	f7ff baca 	b.w	1a009e78 <_vfprintf_r+0x10d8>
1a00a8e4:	1a00d364 	.word	0x1a00d364
1a00a8e8:	1a00d334 	.word	0x1a00d334
1a00a8ec:	1a00d318 	.word	0x1a00d318
1a00a8f0:	1a00d31c 	.word	0x1a00d31c

1a00a8f4 <__sbprintf>:
1a00a8f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00a8f8:	460c      	mov	r4, r1
1a00a8fa:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
1a00a8fe:	8989      	ldrh	r1, [r1, #12]
1a00a900:	6e66      	ldr	r6, [r4, #100]	; 0x64
1a00a902:	89e5      	ldrh	r5, [r4, #14]
1a00a904:	9619      	str	r6, [sp, #100]	; 0x64
1a00a906:	f021 0102 	bic.w	r1, r1, #2
1a00a90a:	4606      	mov	r6, r0
1a00a90c:	69e0      	ldr	r0, [r4, #28]
1a00a90e:	f8ad 100c 	strh.w	r1, [sp, #12]
1a00a912:	4617      	mov	r7, r2
1a00a914:	f44f 6180 	mov.w	r1, #1024	; 0x400
1a00a918:	6a62      	ldr	r2, [r4, #36]	; 0x24
1a00a91a:	f8ad 500e 	strh.w	r5, [sp, #14]
1a00a91e:	4698      	mov	r8, r3
1a00a920:	ad1a      	add	r5, sp, #104	; 0x68
1a00a922:	2300      	movs	r3, #0
1a00a924:	9007      	str	r0, [sp, #28]
1a00a926:	a816      	add	r0, sp, #88	; 0x58
1a00a928:	9209      	str	r2, [sp, #36]	; 0x24
1a00a92a:	9306      	str	r3, [sp, #24]
1a00a92c:	9500      	str	r5, [sp, #0]
1a00a92e:	9504      	str	r5, [sp, #16]
1a00a930:	9102      	str	r1, [sp, #8]
1a00a932:	9105      	str	r1, [sp, #20]
1a00a934:	f7fd fd5e 	bl	1a0083f4 <__retarget_lock_init_recursive>
1a00a938:	4643      	mov	r3, r8
1a00a93a:	463a      	mov	r2, r7
1a00a93c:	4669      	mov	r1, sp
1a00a93e:	4630      	mov	r0, r6
1a00a940:	f7fe fa2e 	bl	1a008da0 <_vfprintf_r>
1a00a944:	1e05      	subs	r5, r0, #0
1a00a946:	db07      	blt.n	1a00a958 <__sbprintf+0x64>
1a00a948:	4630      	mov	r0, r6
1a00a94a:	4669      	mov	r1, sp
1a00a94c:	f7fd fb2c 	bl	1a007fa8 <_fflush_r>
1a00a950:	2800      	cmp	r0, #0
1a00a952:	bf18      	it	ne
1a00a954:	f04f 35ff 	movne.w	r5, #4294967295
1a00a958:	f8bd 300c 	ldrh.w	r3, [sp, #12]
1a00a95c:	065b      	lsls	r3, r3, #25
1a00a95e:	d503      	bpl.n	1a00a968 <__sbprintf+0x74>
1a00a960:	89a3      	ldrh	r3, [r4, #12]
1a00a962:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00a966:	81a3      	strh	r3, [r4, #12]
1a00a968:	9816      	ldr	r0, [sp, #88]	; 0x58
1a00a96a:	f7fd fd45 	bl	1a0083f8 <__retarget_lock_close_recursive>
1a00a96e:	4628      	mov	r0, r5
1a00a970:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
1a00a974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

1a00a978 <__swsetup_r>:
1a00a978:	b538      	push	{r3, r4, r5, lr}
1a00a97a:	4b32      	ldr	r3, [pc, #200]	; (1a00aa44 <__swsetup_r+0xcc>)
1a00a97c:	681b      	ldr	r3, [r3, #0]
1a00a97e:	4605      	mov	r5, r0
1a00a980:	460c      	mov	r4, r1
1a00a982:	b10b      	cbz	r3, 1a00a988 <__swsetup_r+0x10>
1a00a984:	6b9a      	ldr	r2, [r3, #56]	; 0x38
1a00a986:	b312      	cbz	r2, 1a00a9ce <__swsetup_r+0x56>
1a00a988:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a00a98c:	b293      	uxth	r3, r2
1a00a98e:	0718      	lsls	r0, r3, #28
1a00a990:	d525      	bpl.n	1a00a9de <__swsetup_r+0x66>
1a00a992:	6920      	ldr	r0, [r4, #16]
1a00a994:	2800      	cmp	r0, #0
1a00a996:	d02d      	beq.n	1a00a9f4 <__swsetup_r+0x7c>
1a00a998:	f013 0201 	ands.w	r2, r3, #1
1a00a99c:	d007      	beq.n	1a00a9ae <__swsetup_r+0x36>
1a00a99e:	6963      	ldr	r3, [r4, #20]
1a00a9a0:	2200      	movs	r2, #0
1a00a9a2:	425b      	negs	r3, r3
1a00a9a4:	61a3      	str	r3, [r4, #24]
1a00a9a6:	60a2      	str	r2, [r4, #8]
1a00a9a8:	b138      	cbz	r0, 1a00a9ba <__swsetup_r+0x42>
1a00a9aa:	2000      	movs	r0, #0
1a00a9ac:	bd38      	pop	{r3, r4, r5, pc}
1a00a9ae:	0799      	lsls	r1, r3, #30
1a00a9b0:	bf58      	it	pl
1a00a9b2:	6962      	ldrpl	r2, [r4, #20]
1a00a9b4:	60a2      	str	r2, [r4, #8]
1a00a9b6:	2800      	cmp	r0, #0
1a00a9b8:	d1f7      	bne.n	1a00a9aa <__swsetup_r+0x32>
1a00a9ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00a9be:	061a      	lsls	r2, r3, #24
1a00a9c0:	d5f4      	bpl.n	1a00a9ac <__swsetup_r+0x34>
1a00a9c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00a9c6:	81a3      	strh	r3, [r4, #12]
1a00a9c8:	f04f 30ff 	mov.w	r0, #4294967295
1a00a9cc:	bd38      	pop	{r3, r4, r5, pc}
1a00a9ce:	4618      	mov	r0, r3
1a00a9d0:	f7fd fb46 	bl	1a008060 <__sinit>
1a00a9d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a00a9d8:	b293      	uxth	r3, r2
1a00a9da:	0718      	lsls	r0, r3, #28
1a00a9dc:	d4d9      	bmi.n	1a00a992 <__swsetup_r+0x1a>
1a00a9de:	06d9      	lsls	r1, r3, #27
1a00a9e0:	d528      	bpl.n	1a00aa34 <__swsetup_r+0xbc>
1a00a9e2:	0758      	lsls	r0, r3, #29
1a00a9e4:	d412      	bmi.n	1a00aa0c <__swsetup_r+0x94>
1a00a9e6:	6920      	ldr	r0, [r4, #16]
1a00a9e8:	f042 0308 	orr.w	r3, r2, #8
1a00a9ec:	81a3      	strh	r3, [r4, #12]
1a00a9ee:	b29b      	uxth	r3, r3
1a00a9f0:	2800      	cmp	r0, #0
1a00a9f2:	d1d1      	bne.n	1a00a998 <__swsetup_r+0x20>
1a00a9f4:	f403 7220 	and.w	r2, r3, #640	; 0x280
1a00a9f8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
1a00a9fc:	d0cc      	beq.n	1a00a998 <__swsetup_r+0x20>
1a00a9fe:	4628      	mov	r0, r5
1a00aa00:	4621      	mov	r1, r4
1a00aa02:	f001 f995 	bl	1a00bd30 <__smakebuf_r>
1a00aa06:	89a3      	ldrh	r3, [r4, #12]
1a00aa08:	6920      	ldr	r0, [r4, #16]
1a00aa0a:	e7c5      	b.n	1a00a998 <__swsetup_r+0x20>
1a00aa0c:	6b21      	ldr	r1, [r4, #48]	; 0x30
1a00aa0e:	b151      	cbz	r1, 1a00aa26 <__swsetup_r+0xae>
1a00aa10:	f104 0340 	add.w	r3, r4, #64	; 0x40
1a00aa14:	4299      	cmp	r1, r3
1a00aa16:	d004      	beq.n	1a00aa22 <__swsetup_r+0xaa>
1a00aa18:	4628      	mov	r0, r5
1a00aa1a:	f7fd fba7 	bl	1a00816c <_free_r>
1a00aa1e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a00aa22:	2300      	movs	r3, #0
1a00aa24:	6323      	str	r3, [r4, #48]	; 0x30
1a00aa26:	2300      	movs	r3, #0
1a00aa28:	6920      	ldr	r0, [r4, #16]
1a00aa2a:	6063      	str	r3, [r4, #4]
1a00aa2c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
1a00aa30:	6020      	str	r0, [r4, #0]
1a00aa32:	e7d9      	b.n	1a00a9e8 <__swsetup_r+0x70>
1a00aa34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
1a00aa38:	2309      	movs	r3, #9
1a00aa3a:	602b      	str	r3, [r5, #0]
1a00aa3c:	f04f 30ff 	mov.w	r0, #4294967295
1a00aa40:	81a2      	strh	r2, [r4, #12]
1a00aa42:	bd38      	pop	{r3, r4, r5, pc}
1a00aa44:	10000090 	.word	0x10000090

1a00aa48 <quorem>:
1a00aa48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00aa4c:	6903      	ldr	r3, [r0, #16]
1a00aa4e:	690f      	ldr	r7, [r1, #16]
1a00aa50:	42bb      	cmp	r3, r7
1a00aa52:	b083      	sub	sp, #12
1a00aa54:	f2c0 8086 	blt.w	1a00ab64 <quorem+0x11c>
1a00aa58:	3f01      	subs	r7, #1
1a00aa5a:	f101 0614 	add.w	r6, r1, #20
1a00aa5e:	f100 0a14 	add.w	sl, r0, #20
1a00aa62:	f856 3027 	ldr.w	r3, [r6, r7, lsl #2]
1a00aa66:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
1a00aa6a:	00bc      	lsls	r4, r7, #2
1a00aa6c:	3301      	adds	r3, #1
1a00aa6e:	9400      	str	r4, [sp, #0]
1a00aa70:	eb06 0904 	add.w	r9, r6, r4
1a00aa74:	429a      	cmp	r2, r3
1a00aa76:	4454      	add	r4, sl
1a00aa78:	fbb2 f8f3 	udiv	r8, r2, r3
1a00aa7c:	9401      	str	r4, [sp, #4]
1a00aa7e:	d33a      	bcc.n	1a00aaf6 <quorem+0xae>
1a00aa80:	2500      	movs	r5, #0
1a00aa82:	462a      	mov	r2, r5
1a00aa84:	46b6      	mov	lr, r6
1a00aa86:	46d4      	mov	ip, sl
1a00aa88:	f85e 4b04 	ldr.w	r4, [lr], #4
1a00aa8c:	f8dc 3000 	ldr.w	r3, [ip]
1a00aa90:	fa1f fb84 	uxth.w	fp, r4
1a00aa94:	fb08 550b 	mla	r5, r8, fp, r5
1a00aa98:	ea4f 4b15 	mov.w	fp, r5, lsr #16
1a00aa9c:	0c24      	lsrs	r4, r4, #16
1a00aa9e:	fb08 b404 	mla	r4, r8, r4, fp
1a00aaa2:	b2ad      	uxth	r5, r5
1a00aaa4:	1b55      	subs	r5, r2, r5
1a00aaa6:	b2a2      	uxth	r2, r4
1a00aaa8:	ebc2 4213 	rsb	r2, r2, r3, lsr #16
1a00aaac:	fa15 f383 	uxtah	r3, r5, r3
1a00aab0:	eb02 4223 	add.w	r2, r2, r3, asr #16
1a00aab4:	b29b      	uxth	r3, r3
1a00aab6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a00aaba:	45f1      	cmp	r9, lr
1a00aabc:	ea4f 4514 	mov.w	r5, r4, lsr #16
1a00aac0:	f84c 3b04 	str.w	r3, [ip], #4
1a00aac4:	ea4f 4222 	mov.w	r2, r2, asr #16
1a00aac8:	d2de      	bcs.n	1a00aa88 <quorem+0x40>
1a00aaca:	9b00      	ldr	r3, [sp, #0]
1a00aacc:	f85a 3003 	ldr.w	r3, [sl, r3]
1a00aad0:	b98b      	cbnz	r3, 1a00aaf6 <quorem+0xae>
1a00aad2:	9a01      	ldr	r2, [sp, #4]
1a00aad4:	1f13      	subs	r3, r2, #4
1a00aad6:	459a      	cmp	sl, r3
1a00aad8:	d20c      	bcs.n	1a00aaf4 <quorem+0xac>
1a00aada:	f852 3c04 	ldr.w	r3, [r2, #-4]
1a00aade:	b94b      	cbnz	r3, 1a00aaf4 <quorem+0xac>
1a00aae0:	f1a2 0308 	sub.w	r3, r2, #8
1a00aae4:	e002      	b.n	1a00aaec <quorem+0xa4>
1a00aae6:	681a      	ldr	r2, [r3, #0]
1a00aae8:	3b04      	subs	r3, #4
1a00aaea:	b91a      	cbnz	r2, 1a00aaf4 <quorem+0xac>
1a00aaec:	459a      	cmp	sl, r3
1a00aaee:	f107 37ff 	add.w	r7, r7, #4294967295
1a00aaf2:	d3f8      	bcc.n	1a00aae6 <quorem+0x9e>
1a00aaf4:	6107      	str	r7, [r0, #16]
1a00aaf6:	4604      	mov	r4, r0
1a00aaf8:	f001 fc34 	bl	1a00c364 <__mcmp>
1a00aafc:	2800      	cmp	r0, #0
1a00aafe:	db2d      	blt.n	1a00ab5c <quorem+0x114>
1a00ab00:	f108 0801 	add.w	r8, r8, #1
1a00ab04:	4650      	mov	r0, sl
1a00ab06:	2300      	movs	r3, #0
1a00ab08:	f856 1b04 	ldr.w	r1, [r6], #4
1a00ab0c:	6805      	ldr	r5, [r0, #0]
1a00ab0e:	b28a      	uxth	r2, r1
1a00ab10:	1a9a      	subs	r2, r3, r2
1a00ab12:	0c0b      	lsrs	r3, r1, #16
1a00ab14:	fa12 f285 	uxtah	r2, r2, r5
1a00ab18:	ebc3 4315 	rsb	r3, r3, r5, lsr #16
1a00ab1c:	eb03 4322 	add.w	r3, r3, r2, asr #16
1a00ab20:	b292      	uxth	r2, r2
1a00ab22:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
1a00ab26:	45b1      	cmp	r9, r6
1a00ab28:	f840 2b04 	str.w	r2, [r0], #4
1a00ab2c:	ea4f 4323 	mov.w	r3, r3, asr #16
1a00ab30:	d2ea      	bcs.n	1a00ab08 <quorem+0xc0>
1a00ab32:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
1a00ab36:	eb0a 0387 	add.w	r3, sl, r7, lsl #2
1a00ab3a:	b97a      	cbnz	r2, 1a00ab5c <quorem+0x114>
1a00ab3c:	1f1a      	subs	r2, r3, #4
1a00ab3e:	4592      	cmp	sl, r2
1a00ab40:	d20b      	bcs.n	1a00ab5a <quorem+0x112>
1a00ab42:	f853 2c04 	ldr.w	r2, [r3, #-4]
1a00ab46:	b942      	cbnz	r2, 1a00ab5a <quorem+0x112>
1a00ab48:	3b08      	subs	r3, #8
1a00ab4a:	e002      	b.n	1a00ab52 <quorem+0x10a>
1a00ab4c:	681a      	ldr	r2, [r3, #0]
1a00ab4e:	3b04      	subs	r3, #4
1a00ab50:	b91a      	cbnz	r2, 1a00ab5a <quorem+0x112>
1a00ab52:	459a      	cmp	sl, r3
1a00ab54:	f107 37ff 	add.w	r7, r7, #4294967295
1a00ab58:	d3f8      	bcc.n	1a00ab4c <quorem+0x104>
1a00ab5a:	6127      	str	r7, [r4, #16]
1a00ab5c:	4640      	mov	r0, r8
1a00ab5e:	b003      	add	sp, #12
1a00ab60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00ab64:	2000      	movs	r0, #0
1a00ab66:	b003      	add	sp, #12
1a00ab68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00ab6c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a00ab70 <_dtoa_r>:
1a00ab70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00ab74:	ec57 6b10 	vmov	r6, r7, d0
1a00ab78:	b097      	sub	sp, #92	; 0x5c
1a00ab7a:	6c05      	ldr	r5, [r0, #64]	; 0x40
1a00ab7c:	9c20      	ldr	r4, [sp, #128]	; 0x80
1a00ab7e:	9102      	str	r1, [sp, #8]
1a00ab80:	4682      	mov	sl, r0
1a00ab82:	920a      	str	r2, [sp, #40]	; 0x28
1a00ab84:	9307      	str	r3, [sp, #28]
1a00ab86:	e9cd 6700 	strd	r6, r7, [sp]
1a00ab8a:	b155      	cbz	r5, 1a00aba2 <_dtoa_r+0x32>
1a00ab8c:	6c42      	ldr	r2, [r0, #68]	; 0x44
1a00ab8e:	606a      	str	r2, [r5, #4]
1a00ab90:	2301      	movs	r3, #1
1a00ab92:	4093      	lsls	r3, r2
1a00ab94:	60ab      	str	r3, [r5, #8]
1a00ab96:	4629      	mov	r1, r5
1a00ab98:	f001 f9f8 	bl	1a00bf8c <_Bfree>
1a00ab9c:	2300      	movs	r3, #0
1a00ab9e:	f8ca 3040 	str.w	r3, [sl, #64]	; 0x40
1a00aba2:	1e3e      	subs	r6, r7, #0
1a00aba4:	bfb4      	ite	lt
1a00aba6:	2301      	movlt	r3, #1
1a00aba8:	2300      	movge	r3, #0
1a00abaa:	6023      	str	r3, [r4, #0]
1a00abac:	4b76      	ldr	r3, [pc, #472]	; (1a00ad88 <_dtoa_r+0x218>)
1a00abae:	bfbc      	itt	lt
1a00abb0:	f026 4600 	biclt.w	r6, r6, #2147483648	; 0x80000000
1a00abb4:	9601      	strlt	r6, [sp, #4]
1a00abb6:	43b3      	bics	r3, r6
1a00abb8:	f000 80ae 	beq.w	1a00ad18 <_dtoa_r+0x1a8>
1a00abbc:	ed9d 7b00 	vldr	d7, [sp]
1a00abc0:	2200      	movs	r2, #0
1a00abc2:	2300      	movs	r3, #0
1a00abc4:	ec51 0b17 	vmov	r0, r1, d7
1a00abc8:	ed8d 7b04 	vstr	d7, [sp, #16]
1a00abcc:	f7fc ff02 	bl	1a0079d4 <__aeabi_dcmpeq>
1a00abd0:	4605      	mov	r5, r0
1a00abd2:	b178      	cbz	r0, 1a00abf4 <_dtoa_r+0x84>
1a00abd4:	9a07      	ldr	r2, [sp, #28]
1a00abd6:	2301      	movs	r3, #1
1a00abd8:	6013      	str	r3, [r2, #0]
1a00abda:	9b21      	ldr	r3, [sp, #132]	; 0x84
1a00abdc:	2b00      	cmp	r3, #0
1a00abde:	f000 8313 	beq.w	1a00b208 <_dtoa_r+0x698>
1a00abe2:	4b6a      	ldr	r3, [pc, #424]	; (1a00ad8c <_dtoa_r+0x21c>)
1a00abe4:	9a21      	ldr	r2, [sp, #132]	; 0x84
1a00abe6:	6013      	str	r3, [r2, #0]
1a00abe8:	3b01      	subs	r3, #1
1a00abea:	9303      	str	r3, [sp, #12]
1a00abec:	9803      	ldr	r0, [sp, #12]
1a00abee:	b017      	add	sp, #92	; 0x5c
1a00abf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00abf4:	e9dd 7804 	ldrd	r7, r8, [sp, #16]
1a00abf8:	aa14      	add	r2, sp, #80	; 0x50
1a00abfa:	a915      	add	r1, sp, #84	; 0x54
1a00abfc:	ec48 7b10 	vmov	d0, r7, r8
1a00ac00:	4650      	mov	r0, sl
1a00ac02:	f001 fc47 	bl	1a00c494 <__d2b>
1a00ac06:	0d34      	lsrs	r4, r6, #20
1a00ac08:	4683      	mov	fp, r0
1a00ac0a:	f040 809b 	bne.w	1a00ad44 <_dtoa_r+0x1d4>
1a00ac0e:	e9dd 5414 	ldrd	r5, r4, [sp, #80]	; 0x50
1a00ac12:	442c      	add	r4, r5
1a00ac14:	f204 4332 	addw	r3, r4, #1074	; 0x432
1a00ac18:	2b20      	cmp	r3, #32
1a00ac1a:	f340 83bb 	ble.w	1a00b394 <_dtoa_r+0x824>
1a00ac1e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
1a00ac22:	409e      	lsls	r6, r3
1a00ac24:	9b00      	ldr	r3, [sp, #0]
1a00ac26:	f204 4012 	addw	r0, r4, #1042	; 0x412
1a00ac2a:	fa23 f000 	lsr.w	r0, r3, r0
1a00ac2e:	4330      	orrs	r0, r6
1a00ac30:	f7fc fbee 	bl	1a007410 <__aeabi_ui2d>
1a00ac34:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
1a00ac38:	2101      	movs	r1, #1
1a00ac3a:	4602      	mov	r2, r0
1a00ac3c:	3c01      	subs	r4, #1
1a00ac3e:	910e      	str	r1, [sp, #56]	; 0x38
1a00ac40:	4610      	mov	r0, r2
1a00ac42:	4619      	mov	r1, r3
1a00ac44:	2200      	movs	r2, #0
1a00ac46:	4b52      	ldr	r3, [pc, #328]	; (1a00ad90 <_dtoa_r+0x220>)
1a00ac48:	f7fc faa4 	bl	1a007194 <__aeabi_dsub>
1a00ac4c:	a348      	add	r3, pc, #288	; (adr r3, 1a00ad70 <_dtoa_r+0x200>)
1a00ac4e:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00ac52:	f7fc fc57 	bl	1a007504 <__aeabi_dmul>
1a00ac56:	a348      	add	r3, pc, #288	; (adr r3, 1a00ad78 <_dtoa_r+0x208>)
1a00ac58:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00ac5c:	f7fc fa9c 	bl	1a007198 <__adddf3>
1a00ac60:	4606      	mov	r6, r0
1a00ac62:	4620      	mov	r0, r4
1a00ac64:	460f      	mov	r7, r1
1a00ac66:	f7fc fbe3 	bl	1a007430 <__aeabi_i2d>
1a00ac6a:	a345      	add	r3, pc, #276	; (adr r3, 1a00ad80 <_dtoa_r+0x210>)
1a00ac6c:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00ac70:	f7fc fc48 	bl	1a007504 <__aeabi_dmul>
1a00ac74:	4602      	mov	r2, r0
1a00ac76:	460b      	mov	r3, r1
1a00ac78:	4630      	mov	r0, r6
1a00ac7a:	4639      	mov	r1, r7
1a00ac7c:	f7fc fa8c 	bl	1a007198 <__adddf3>
1a00ac80:	4606      	mov	r6, r0
1a00ac82:	460f      	mov	r7, r1
1a00ac84:	f7fc fed8 	bl	1a007a38 <__aeabi_d2iz>
1a00ac88:	2200      	movs	r2, #0
1a00ac8a:	4681      	mov	r9, r0
1a00ac8c:	2300      	movs	r3, #0
1a00ac8e:	4630      	mov	r0, r6
1a00ac90:	4639      	mov	r1, r7
1a00ac92:	f7fc fea9 	bl	1a0079e8 <__aeabi_dcmplt>
1a00ac96:	2800      	cmp	r0, #0
1a00ac98:	f040 82a9 	bne.w	1a00b1ee <_dtoa_r+0x67e>
1a00ac9c:	1b2c      	subs	r4, r5, r4
1a00ac9e:	f1b9 0f16 	cmp.w	r9, #22
1a00aca2:	f104 38ff 	add.w	r8, r4, #4294967295
1a00aca6:	f200 8296 	bhi.w	1a00b1d6 <_dtoa_r+0x666>
1a00acaa:	4b3a      	ldr	r3, [pc, #232]	; (1a00ad94 <_dtoa_r+0x224>)
1a00acac:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
1a00acb0:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00acb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a00acb8:	f7fc fe96 	bl	1a0079e8 <__aeabi_dcmplt>
1a00acbc:	2800      	cmp	r0, #0
1a00acbe:	d06f      	beq.n	1a00ada0 <_dtoa_r+0x230>
1a00acc0:	2300      	movs	r3, #0
1a00acc2:	f1b8 0f00 	cmp.w	r8, #0
1a00acc6:	f109 39ff 	add.w	r9, r9, #4294967295
1a00acca:	930d      	str	r3, [sp, #52]	; 0x34
1a00accc:	f2c0 8289 	blt.w	1a00b1e2 <_dtoa_r+0x672>
1a00acd0:	2300      	movs	r3, #0
1a00acd2:	9308      	str	r3, [sp, #32]
1a00acd4:	f1b9 0f00 	cmp.w	r9, #0
1a00acd8:	da68      	bge.n	1a00adac <_dtoa_r+0x23c>
1a00acda:	9b08      	ldr	r3, [sp, #32]
1a00acdc:	f8cd 9018 	str.w	r9, [sp, #24]
1a00ace0:	eba3 0309 	sub.w	r3, r3, r9
1a00ace4:	9308      	str	r3, [sp, #32]
1a00ace6:	f1c9 0300 	rsb	r3, r9, #0
1a00acea:	930c      	str	r3, [sp, #48]	; 0x30
1a00acec:	9b02      	ldr	r3, [sp, #8]
1a00acee:	2b09      	cmp	r3, #9
1a00acf0:	f04f 0900 	mov.w	r9, #0
1a00acf4:	d862      	bhi.n	1a00adbc <_dtoa_r+0x24c>
1a00acf6:	2b05      	cmp	r3, #5
1a00acf8:	f340 834a 	ble.w	1a00b390 <_dtoa_r+0x820>
1a00acfc:	3b04      	subs	r3, #4
1a00acfe:	9302      	str	r3, [sp, #8]
1a00ad00:	2400      	movs	r4, #0
1a00ad02:	9b02      	ldr	r3, [sp, #8]
1a00ad04:	3b02      	subs	r3, #2
1a00ad06:	2b03      	cmp	r3, #3
1a00ad08:	f200 8641 	bhi.w	1a00b98e <_dtoa_r+0xe1e>
1a00ad0c:	e8df f013 	tbh	[pc, r3, lsl #1]
1a00ad10:	04630466 	.word	0x04630466
1a00ad14:	0456043b 	.word	0x0456043b
1a00ad18:	9a07      	ldr	r2, [sp, #28]
1a00ad1a:	f242 730f 	movw	r3, #9999	; 0x270f
1a00ad1e:	6013      	str	r3, [r2, #0]
1a00ad20:	9b00      	ldr	r3, [sp, #0]
1a00ad22:	f3c6 0613 	ubfx	r6, r6, #0, #20
1a00ad26:	4333      	orrs	r3, r6
1a00ad28:	d118      	bne.n	1a00ad5c <_dtoa_r+0x1ec>
1a00ad2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
1a00ad2c:	2b00      	cmp	r3, #0
1a00ad2e:	f000 8625 	beq.w	1a00b97c <_dtoa_r+0xe0c>
1a00ad32:	4b19      	ldr	r3, [pc, #100]	; (1a00ad98 <_dtoa_r+0x228>)
1a00ad34:	9303      	str	r3, [sp, #12]
1a00ad36:	3308      	adds	r3, #8
1a00ad38:	9a21      	ldr	r2, [sp, #132]	; 0x84
1a00ad3a:	9803      	ldr	r0, [sp, #12]
1a00ad3c:	6013      	str	r3, [r2, #0]
1a00ad3e:	b017      	add	sp, #92	; 0x5c
1a00ad40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00ad44:	f3c8 0113 	ubfx	r1, r8, #0, #20
1a00ad48:	f041 537f 	orr.w	r3, r1, #1069547520	; 0x3fc00000
1a00ad4c:	950e      	str	r5, [sp, #56]	; 0x38
1a00ad4e:	463a      	mov	r2, r7
1a00ad50:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
1a00ad54:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
1a00ad58:	9d14      	ldr	r5, [sp, #80]	; 0x50
1a00ad5a:	e771      	b.n	1a00ac40 <_dtoa_r+0xd0>
1a00ad5c:	9b21      	ldr	r3, [sp, #132]	; 0x84
1a00ad5e:	2b00      	cmp	r3, #0
1a00ad60:	f040 8400 	bne.w	1a00b564 <_dtoa_r+0x9f4>
1a00ad64:	4b0d      	ldr	r3, [pc, #52]	; (1a00ad9c <_dtoa_r+0x22c>)
1a00ad66:	9303      	str	r3, [sp, #12]
1a00ad68:	e740      	b.n	1a00abec <_dtoa_r+0x7c>
1a00ad6a:	bf00      	nop
1a00ad6c:	f3af 8000 	nop.w
1a00ad70:	636f4361 	.word	0x636f4361
1a00ad74:	3fd287a7 	.word	0x3fd287a7
1a00ad78:	8b60c8b3 	.word	0x8b60c8b3
1a00ad7c:	3fc68a28 	.word	0x3fc68a28
1a00ad80:	509f79fb 	.word	0x509f79fb
1a00ad84:	3fd34413 	.word	0x3fd34413
1a00ad88:	7ff00000 	.word	0x7ff00000
1a00ad8c:	1a00d351 	.word	0x1a00d351
1a00ad90:	3ff80000 	.word	0x3ff80000
1a00ad94:	1a00d3b0 	.word	0x1a00d3b0
1a00ad98:	1a00d378 	.word	0x1a00d378
1a00ad9c:	1a00d374 	.word	0x1a00d374
1a00ada0:	f1b8 0f00 	cmp.w	r8, #0
1a00ada4:	f2c0 84b6 	blt.w	1a00b714 <_dtoa_r+0xba4>
1a00ada8:	900d      	str	r0, [sp, #52]	; 0x34
1a00adaa:	9008      	str	r0, [sp, #32]
1a00adac:	2300      	movs	r3, #0
1a00adae:	930c      	str	r3, [sp, #48]	; 0x30
1a00adb0:	9b02      	ldr	r3, [sp, #8]
1a00adb2:	f8cd 9018 	str.w	r9, [sp, #24]
1a00adb6:	2b09      	cmp	r3, #9
1a00adb8:	44c8      	add	r8, r9
1a00adba:	d99c      	bls.n	1a00acf6 <_dtoa_r+0x186>
1a00adbc:	2300      	movs	r3, #0
1a00adbe:	2401      	movs	r4, #1
1a00adc0:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
1a00adc4:	f04f 35ff 	mov.w	r5, #4294967295
1a00adc8:	9302      	str	r3, [sp, #8]
1a00adca:	9509      	str	r5, [sp, #36]	; 0x24
1a00adcc:	2100      	movs	r1, #0
1a00adce:	f8ca 1044 	str.w	r1, [sl, #68]	; 0x44
1a00add2:	950f      	str	r5, [sp, #60]	; 0x3c
1a00add4:	4650      	mov	r0, sl
1a00add6:	f001 f8b3 	bl	1a00bf40 <_Balloc>
1a00adda:	2d0e      	cmp	r5, #14
1a00addc:	9003      	str	r0, [sp, #12]
1a00adde:	f8ca 0040 	str.w	r0, [sl, #64]	; 0x40
1a00ade2:	f200 810a 	bhi.w	1a00affa <_dtoa_r+0x48a>
1a00ade6:	2c00      	cmp	r4, #0
1a00ade8:	f000 8107 	beq.w	1a00affa <_dtoa_r+0x48a>
1a00adec:	9906      	ldr	r1, [sp, #24]
1a00adee:	2900      	cmp	r1, #0
1a00adf0:	f340 8466 	ble.w	1a00b6c0 <_dtoa_r+0xb50>
1a00adf4:	4bb1      	ldr	r3, [pc, #708]	; (1a00b0bc <_dtoa_r+0x54c>)
1a00adf6:	f001 020f 	and.w	r2, r1, #15
1a00adfa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
1a00adfe:	ed93 7b00 	vldr	d7, [r3]
1a00ae02:	110c      	asrs	r4, r1, #4
1a00ae04:	06e3      	lsls	r3, r4, #27
1a00ae06:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
1a00ae0a:	f140 8406 	bpl.w	1a00b61a <_dtoa_r+0xaaa>
1a00ae0e:	4bac      	ldr	r3, [pc, #688]	; (1a00b0c0 <_dtoa_r+0x550>)
1a00ae10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a00ae14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
1a00ae18:	f7fc fc9e 	bl	1a007758 <__aeabi_ddiv>
1a00ae1c:	e9cd 0100 	strd	r0, r1, [sp]
1a00ae20:	f004 040f 	and.w	r4, r4, #15
1a00ae24:	2603      	movs	r6, #3
1a00ae26:	b17c      	cbz	r4, 1a00ae48 <_dtoa_r+0x2d8>
1a00ae28:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
1a00ae2c:	4da4      	ldr	r5, [pc, #656]	; (1a00b0c0 <_dtoa_r+0x550>)
1a00ae2e:	07e7      	lsls	r7, r4, #31
1a00ae30:	d504      	bpl.n	1a00ae3c <_dtoa_r+0x2cc>
1a00ae32:	e9d5 2300 	ldrd	r2, r3, [r5]
1a00ae36:	f7fc fb65 	bl	1a007504 <__aeabi_dmul>
1a00ae3a:	3601      	adds	r6, #1
1a00ae3c:	1064      	asrs	r4, r4, #1
1a00ae3e:	f105 0508 	add.w	r5, r5, #8
1a00ae42:	d1f4      	bne.n	1a00ae2e <_dtoa_r+0x2be>
1a00ae44:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
1a00ae48:	e9dd 0100 	ldrd	r0, r1, [sp]
1a00ae4c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
1a00ae50:	f7fc fc82 	bl	1a007758 <__aeabi_ddiv>
1a00ae54:	e9cd 0100 	strd	r0, r1, [sp]
1a00ae58:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1a00ae5a:	b153      	cbz	r3, 1a00ae72 <_dtoa_r+0x302>
1a00ae5c:	e9dd 4500 	ldrd	r4, r5, [sp]
1a00ae60:	2200      	movs	r2, #0
1a00ae62:	4b98      	ldr	r3, [pc, #608]	; (1a00b0c4 <_dtoa_r+0x554>)
1a00ae64:	4620      	mov	r0, r4
1a00ae66:	4629      	mov	r1, r5
1a00ae68:	f7fc fdbe 	bl	1a0079e8 <__aeabi_dcmplt>
1a00ae6c:	2800      	cmp	r0, #0
1a00ae6e:	f040 8521 	bne.w	1a00b8b4 <_dtoa_r+0xd44>
1a00ae72:	4630      	mov	r0, r6
1a00ae74:	f7fc fadc 	bl	1a007430 <__aeabi_i2d>
1a00ae78:	e9dd 2300 	ldrd	r2, r3, [sp]
1a00ae7c:	f7fc fb42 	bl	1a007504 <__aeabi_dmul>
1a00ae80:	4b91      	ldr	r3, [pc, #580]	; (1a00b0c8 <_dtoa_r+0x558>)
1a00ae82:	2200      	movs	r2, #0
1a00ae84:	f7fc f988 	bl	1a007198 <__adddf3>
1a00ae88:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00ae8a:	4604      	mov	r4, r0
1a00ae8c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
1a00ae90:	2b00      	cmp	r3, #0
1a00ae92:	f000 83f9 	beq.w	1a00b688 <_dtoa_r+0xb18>
1a00ae96:	9b06      	ldr	r3, [sp, #24]
1a00ae98:	9312      	str	r3, [sp, #72]	; 0x48
1a00ae9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00ae9c:	9310      	str	r3, [sp, #64]	; 0x40
1a00ae9e:	e9dd 6700 	ldrd	r6, r7, [sp]
1a00aea2:	4639      	mov	r1, r7
1a00aea4:	4630      	mov	r0, r6
1a00aea6:	f7fc fdc7 	bl	1a007a38 <__aeabi_d2iz>
1a00aeaa:	9000      	str	r0, [sp, #0]
1a00aeac:	f7fc fac0 	bl	1a007430 <__aeabi_i2d>
1a00aeb0:	4602      	mov	r2, r0
1a00aeb2:	460b      	mov	r3, r1
1a00aeb4:	4630      	mov	r0, r6
1a00aeb6:	4639      	mov	r1, r7
1a00aeb8:	f7fc f96c 	bl	1a007194 <__aeabi_dsub>
1a00aebc:	4b7f      	ldr	r3, [pc, #508]	; (1a00b0bc <_dtoa_r+0x54c>)
1a00aebe:	9a00      	ldr	r2, [sp, #0]
1a00aec0:	460f      	mov	r7, r1
1a00aec2:	9910      	ldr	r1, [sp, #64]	; 0x40
1a00aec4:	4606      	mov	r6, r0
1a00aec6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
1a00aeca:	980b      	ldr	r0, [sp, #44]	; 0x2c
1a00aecc:	9903      	ldr	r1, [sp, #12]
1a00aece:	3230      	adds	r2, #48	; 0x30
1a00aed0:	e9cd 4500 	strd	r4, r5, [sp]
1a00aed4:	b2d5      	uxtb	r5, r2
1a00aed6:	1c4c      	adds	r4, r1, #1
1a00aed8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
1a00aedc:	2800      	cmp	r0, #0
1a00aede:	f000 848d 	beq.w	1a00b7fc <_dtoa_r+0xc8c>
1a00aee2:	2000      	movs	r0, #0
1a00aee4:	4979      	ldr	r1, [pc, #484]	; (1a00b0cc <_dtoa_r+0x55c>)
1a00aee6:	f7fc fc37 	bl	1a007758 <__aeabi_ddiv>
1a00aeea:	e9dd 2300 	ldrd	r2, r3, [sp]
1a00aeee:	f7fc f951 	bl	1a007194 <__aeabi_dsub>
1a00aef2:	9b03      	ldr	r3, [sp, #12]
1a00aef4:	4632      	mov	r2, r6
1a00aef6:	701d      	strb	r5, [r3, #0]
1a00aef8:	463b      	mov	r3, r7
1a00aefa:	e9cd 0100 	strd	r0, r1, [sp]
1a00aefe:	f7fc fd91 	bl	1a007a24 <__aeabi_dcmpgt>
1a00af02:	2800      	cmp	r0, #0
1a00af04:	f040 84ca 	bne.w	1a00b89c <_dtoa_r+0xd2c>
1a00af08:	4632      	mov	r2, r6
1a00af0a:	463b      	mov	r3, r7
1a00af0c:	2000      	movs	r0, #0
1a00af0e:	496d      	ldr	r1, [pc, #436]	; (1a00b0c4 <_dtoa_r+0x554>)
1a00af10:	f7fc f940 	bl	1a007194 <__aeabi_dsub>
1a00af14:	4602      	mov	r2, r0
1a00af16:	460b      	mov	r3, r1
1a00af18:	e9dd 0100 	ldrd	r0, r1, [sp]
1a00af1c:	f7fc fd82 	bl	1a007a24 <__aeabi_dcmpgt>
1a00af20:	2800      	cmp	r0, #0
1a00af22:	f040 8526 	bne.w	1a00b972 <_dtoa_r+0xe02>
1a00af26:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a00af28:	2b01      	cmp	r3, #1
1a00af2a:	d062      	beq.n	1a00aff2 <_dtoa_r+0x482>
1a00af2c:	9a03      	ldr	r2, [sp, #12]
1a00af2e:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
1a00af32:	4413      	add	r3, r2
1a00af34:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
1a00af38:	e9dd 8900 	ldrd	r8, r9, [sp]
1a00af3c:	f8cd b000 	str.w	fp, [sp]
1a00af40:	46d3      	mov	fp, sl
1a00af42:	469a      	mov	sl, r3
1a00af44:	e00c      	b.n	1a00af60 <_dtoa_r+0x3f0>
1a00af46:	2000      	movs	r0, #0
1a00af48:	495e      	ldr	r1, [pc, #376]	; (1a00b0c4 <_dtoa_r+0x554>)
1a00af4a:	f7fc f923 	bl	1a007194 <__aeabi_dsub>
1a00af4e:	4642      	mov	r2, r8
1a00af50:	464b      	mov	r3, r9
1a00af52:	f7fc fd49 	bl	1a0079e8 <__aeabi_dcmplt>
1a00af56:	2800      	cmp	r0, #0
1a00af58:	f040 84eb 	bne.w	1a00b932 <_dtoa_r+0xdc2>
1a00af5c:	45a2      	cmp	sl, r4
1a00af5e:	d041      	beq.n	1a00afe4 <_dtoa_r+0x474>
1a00af60:	4640      	mov	r0, r8
1a00af62:	4649      	mov	r1, r9
1a00af64:	2200      	movs	r2, #0
1a00af66:	4b5a      	ldr	r3, [pc, #360]	; (1a00b0d0 <_dtoa_r+0x560>)
1a00af68:	f7fc facc 	bl	1a007504 <__aeabi_dmul>
1a00af6c:	2200      	movs	r2, #0
1a00af6e:	4b58      	ldr	r3, [pc, #352]	; (1a00b0d0 <_dtoa_r+0x560>)
1a00af70:	4680      	mov	r8, r0
1a00af72:	4689      	mov	r9, r1
1a00af74:	4630      	mov	r0, r6
1a00af76:	4639      	mov	r1, r7
1a00af78:	f7fc fac4 	bl	1a007504 <__aeabi_dmul>
1a00af7c:	460f      	mov	r7, r1
1a00af7e:	4606      	mov	r6, r0
1a00af80:	f7fc fd5a 	bl	1a007a38 <__aeabi_d2iz>
1a00af84:	4605      	mov	r5, r0
1a00af86:	f7fc fa53 	bl	1a007430 <__aeabi_i2d>
1a00af8a:	4602      	mov	r2, r0
1a00af8c:	460b      	mov	r3, r1
1a00af8e:	4630      	mov	r0, r6
1a00af90:	4639      	mov	r1, r7
1a00af92:	f7fc f8ff 	bl	1a007194 <__aeabi_dsub>
1a00af96:	3530      	adds	r5, #48	; 0x30
1a00af98:	b2ed      	uxtb	r5, r5
1a00af9a:	4642      	mov	r2, r8
1a00af9c:	464b      	mov	r3, r9
1a00af9e:	f804 5b01 	strb.w	r5, [r4], #1
1a00afa2:	4606      	mov	r6, r0
1a00afa4:	460f      	mov	r7, r1
1a00afa6:	f7fc fd1f 	bl	1a0079e8 <__aeabi_dcmplt>
1a00afaa:	4632      	mov	r2, r6
1a00afac:	463b      	mov	r3, r7
1a00afae:	2800      	cmp	r0, #0
1a00afb0:	d0c9      	beq.n	1a00af46 <_dtoa_r+0x3d6>
1a00afb2:	9b12      	ldr	r3, [sp, #72]	; 0x48
1a00afb4:	46da      	mov	sl, fp
1a00afb6:	3301      	adds	r3, #1
1a00afb8:	f8dd b000 	ldr.w	fp, [sp]
1a00afbc:	9306      	str	r3, [sp, #24]
1a00afbe:	4659      	mov	r1, fp
1a00afc0:	4650      	mov	r0, sl
1a00afc2:	f000 ffe3 	bl	1a00bf8c <_Bfree>
1a00afc6:	2300      	movs	r3, #0
1a00afc8:	7023      	strb	r3, [r4, #0]
1a00afca:	9b07      	ldr	r3, [sp, #28]
1a00afcc:	461a      	mov	r2, r3
1a00afce:	9b06      	ldr	r3, [sp, #24]
1a00afd0:	6013      	str	r3, [r2, #0]
1a00afd2:	9b21      	ldr	r3, [sp, #132]	; 0x84
1a00afd4:	2b00      	cmp	r3, #0
1a00afd6:	f43f ae09 	beq.w	1a00abec <_dtoa_r+0x7c>
1a00afda:	9803      	ldr	r0, [sp, #12]
1a00afdc:	601c      	str	r4, [r3, #0]
1a00afde:	b017      	add	sp, #92	; 0x5c
1a00afe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00afe4:	46da      	mov	sl, fp
1a00afe6:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
1a00afea:	f8dd 804c 	ldr.w	r8, [sp, #76]	; 0x4c
1a00afee:	f8dd b000 	ldr.w	fp, [sp]
1a00aff2:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
1a00aff6:	e9cd 3400 	strd	r3, r4, [sp]
1a00affa:	9b15      	ldr	r3, [sp, #84]	; 0x54
1a00affc:	2b00      	cmp	r3, #0
1a00affe:	f2c0 80c9 	blt.w	1a00b194 <_dtoa_r+0x624>
1a00b002:	9a06      	ldr	r2, [sp, #24]
1a00b004:	2a0e      	cmp	r2, #14
1a00b006:	f300 80c5 	bgt.w	1a00b194 <_dtoa_r+0x624>
1a00b00a:	4b2c      	ldr	r3, [pc, #176]	; (1a00b0bc <_dtoa_r+0x54c>)
1a00b00c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
1a00b010:	e9d3 8900 	ldrd	r8, r9, [r3]
1a00b014:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1a00b016:	2b00      	cmp	r3, #0
1a00b018:	da17      	bge.n	1a00b04a <_dtoa_r+0x4da>
1a00b01a:	9f09      	ldr	r7, [sp, #36]	; 0x24
1a00b01c:	2f00      	cmp	r7, #0
1a00b01e:	dc14      	bgt.n	1a00b04a <_dtoa_r+0x4da>
1a00b020:	f040 834b 	bne.w	1a00b6ba <_dtoa_r+0xb4a>
1a00b024:	2200      	movs	r2, #0
1a00b026:	4b2b      	ldr	r3, [pc, #172]	; (1a00b0d4 <_dtoa_r+0x564>)
1a00b028:	4640      	mov	r0, r8
1a00b02a:	4649      	mov	r1, r9
1a00b02c:	f7fc fa6a 	bl	1a007504 <__aeabi_dmul>
1a00b030:	e9dd 2300 	ldrd	r2, r3, [sp]
1a00b034:	f7fc fcec 	bl	1a007a10 <__aeabi_dcmpge>
1a00b038:	2800      	cmp	r0, #0
1a00b03a:	f000 83be 	beq.w	1a00b7ba <_dtoa_r+0xc4a>
1a00b03e:	9f09      	ldr	r7, [sp, #36]	; 0x24
1a00b040:	463d      	mov	r5, r7
1a00b042:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1a00b044:	9c03      	ldr	r4, [sp, #12]
1a00b046:	43db      	mvns	r3, r3
1a00b048:	e260      	b.n	1a00b50c <_dtoa_r+0x99c>
1a00b04a:	e9dd 4500 	ldrd	r4, r5, [sp]
1a00b04e:	4642      	mov	r2, r8
1a00b050:	464b      	mov	r3, r9
1a00b052:	4620      	mov	r0, r4
1a00b054:	4629      	mov	r1, r5
1a00b056:	f7fc fb7f 	bl	1a007758 <__aeabi_ddiv>
1a00b05a:	f7fc fced 	bl	1a007a38 <__aeabi_d2iz>
1a00b05e:	9000      	str	r0, [sp, #0]
1a00b060:	f7fc f9e6 	bl	1a007430 <__aeabi_i2d>
1a00b064:	4642      	mov	r2, r8
1a00b066:	464b      	mov	r3, r9
1a00b068:	f7fc fa4c 	bl	1a007504 <__aeabi_dmul>
1a00b06c:	4602      	mov	r2, r0
1a00b06e:	460b      	mov	r3, r1
1a00b070:	4620      	mov	r0, r4
1a00b072:	4629      	mov	r1, r5
1a00b074:	f7fc f88e 	bl	1a007194 <__aeabi_dsub>
1a00b078:	9b00      	ldr	r3, [sp, #0]
1a00b07a:	9c03      	ldr	r4, [sp, #12]
1a00b07c:	9a06      	ldr	r2, [sp, #24]
1a00b07e:	3330      	adds	r3, #48	; 0x30
1a00b080:	f804 3b01 	strb.w	r3, [r4], #1
1a00b084:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00b086:	3201      	adds	r2, #1
1a00b088:	2b01      	cmp	r3, #1
1a00b08a:	4606      	mov	r6, r0
1a00b08c:	460f      	mov	r7, r1
1a00b08e:	9206      	str	r2, [sp, #24]
1a00b090:	d054      	beq.n	1a00b13c <_dtoa_r+0x5cc>
1a00b092:	2200      	movs	r2, #0
1a00b094:	4b0e      	ldr	r3, [pc, #56]	; (1a00b0d0 <_dtoa_r+0x560>)
1a00b096:	f7fc fa35 	bl	1a007504 <__aeabi_dmul>
1a00b09a:	2200      	movs	r2, #0
1a00b09c:	2300      	movs	r3, #0
1a00b09e:	4606      	mov	r6, r0
1a00b0a0:	460f      	mov	r7, r1
1a00b0a2:	f7fc fc97 	bl	1a0079d4 <__aeabi_dcmpeq>
1a00b0a6:	2800      	cmp	r0, #0
1a00b0a8:	d189      	bne.n	1a00afbe <_dtoa_r+0x44e>
1a00b0aa:	f8cd b000 	str.w	fp, [sp]
1a00b0ae:	2501      	movs	r5, #1
1a00b0b0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
1a00b0b4:	f8cd a008 	str.w	sl, [sp, #8]
1a00b0b8:	e019      	b.n	1a00b0ee <_dtoa_r+0x57e>
1a00b0ba:	bf00      	nop
1a00b0bc:	1a00d3b0 	.word	0x1a00d3b0
1a00b0c0:	1a00d388 	.word	0x1a00d388
1a00b0c4:	3ff00000 	.word	0x3ff00000
1a00b0c8:	401c0000 	.word	0x401c0000
1a00b0cc:	3fe00000 	.word	0x3fe00000
1a00b0d0:	40240000 	.word	0x40240000
1a00b0d4:	40140000 	.word	0x40140000
1a00b0d8:	f7fc fa14 	bl	1a007504 <__aeabi_dmul>
1a00b0dc:	2200      	movs	r2, #0
1a00b0de:	2300      	movs	r3, #0
1a00b0e0:	4606      	mov	r6, r0
1a00b0e2:	460f      	mov	r7, r1
1a00b0e4:	f7fc fc76 	bl	1a0079d4 <__aeabi_dcmpeq>
1a00b0e8:	2800      	cmp	r0, #0
1a00b0ea:	f040 835c 	bne.w	1a00b7a6 <_dtoa_r+0xc36>
1a00b0ee:	4642      	mov	r2, r8
1a00b0f0:	464b      	mov	r3, r9
1a00b0f2:	4630      	mov	r0, r6
1a00b0f4:	4639      	mov	r1, r7
1a00b0f6:	f7fc fb2f 	bl	1a007758 <__aeabi_ddiv>
1a00b0fa:	f7fc fc9d 	bl	1a007a38 <__aeabi_d2iz>
1a00b0fe:	4682      	mov	sl, r0
1a00b100:	f7fc f996 	bl	1a007430 <__aeabi_i2d>
1a00b104:	4642      	mov	r2, r8
1a00b106:	464b      	mov	r3, r9
1a00b108:	f7fc f9fc 	bl	1a007504 <__aeabi_dmul>
1a00b10c:	4602      	mov	r2, r0
1a00b10e:	460b      	mov	r3, r1
1a00b110:	4630      	mov	r0, r6
1a00b112:	4639      	mov	r1, r7
1a00b114:	f7fc f83e 	bl	1a007194 <__aeabi_dsub>
1a00b118:	3501      	adds	r5, #1
1a00b11a:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
1a00b11e:	45ab      	cmp	fp, r5
1a00b120:	4606      	mov	r6, r0
1a00b122:	460f      	mov	r7, r1
1a00b124:	f04f 0200 	mov.w	r2, #0
1a00b128:	4ba7      	ldr	r3, [pc, #668]	; (1a00b3c8 <_dtoa_r+0x858>)
1a00b12a:	f804 cb01 	strb.w	ip, [r4], #1
1a00b12e:	d1d3      	bne.n	1a00b0d8 <_dtoa_r+0x568>
1a00b130:	f8dd b000 	ldr.w	fp, [sp]
1a00b134:	f8cd a000 	str.w	sl, [sp]
1a00b138:	f8dd a008 	ldr.w	sl, [sp, #8]
1a00b13c:	4632      	mov	r2, r6
1a00b13e:	463b      	mov	r3, r7
1a00b140:	4630      	mov	r0, r6
1a00b142:	4639      	mov	r1, r7
1a00b144:	f7fc f828 	bl	1a007198 <__adddf3>
1a00b148:	4642      	mov	r2, r8
1a00b14a:	464b      	mov	r3, r9
1a00b14c:	4606      	mov	r6, r0
1a00b14e:	460f      	mov	r7, r1
1a00b150:	f7fc fc68 	bl	1a007a24 <__aeabi_dcmpgt>
1a00b154:	b960      	cbnz	r0, 1a00b170 <_dtoa_r+0x600>
1a00b156:	4642      	mov	r2, r8
1a00b158:	464b      	mov	r3, r9
1a00b15a:	4630      	mov	r0, r6
1a00b15c:	4639      	mov	r1, r7
1a00b15e:	f7fc fc39 	bl	1a0079d4 <__aeabi_dcmpeq>
1a00b162:	2800      	cmp	r0, #0
1a00b164:	f43f af2b 	beq.w	1a00afbe <_dtoa_r+0x44e>
1a00b168:	9b00      	ldr	r3, [sp, #0]
1a00b16a:	07db      	lsls	r3, r3, #31
1a00b16c:	f57f af27 	bpl.w	1a00afbe <_dtoa_r+0x44e>
1a00b170:	f814 5c01 	ldrb.w	r5, [r4, #-1]
1a00b174:	9a03      	ldr	r2, [sp, #12]
1a00b176:	1e63      	subs	r3, r4, #1
1a00b178:	e004      	b.n	1a00b184 <_dtoa_r+0x614>
1a00b17a:	429a      	cmp	r2, r3
1a00b17c:	f000 83c0 	beq.w	1a00b900 <_dtoa_r+0xd90>
1a00b180:	f813 5d01 	ldrb.w	r5, [r3, #-1]!
1a00b184:	2d39      	cmp	r5, #57	; 0x39
1a00b186:	f103 0401 	add.w	r4, r3, #1
1a00b18a:	d0f6      	beq.n	1a00b17a <_dtoa_r+0x60a>
1a00b18c:	1c6a      	adds	r2, r5, #1
1a00b18e:	b2d2      	uxtb	r2, r2
1a00b190:	701a      	strb	r2, [r3, #0]
1a00b192:	e714      	b.n	1a00afbe <_dtoa_r+0x44e>
1a00b194:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1a00b196:	2a00      	cmp	r2, #0
1a00b198:	d03c      	beq.n	1a00b214 <_dtoa_r+0x6a4>
1a00b19a:	9a02      	ldr	r2, [sp, #8]
1a00b19c:	2a01      	cmp	r2, #1
1a00b19e:	f340 8258 	ble.w	1a00b652 <_dtoa_r+0xae2>
1a00b1a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00b1a4:	1e5e      	subs	r6, r3, #1
1a00b1a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a00b1a8:	42b3      	cmp	r3, r6
1a00b1aa:	f280 8234 	bge.w	1a00b616 <_dtoa_r+0xaa6>
1a00b1ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a00b1b0:	960c      	str	r6, [sp, #48]	; 0x30
1a00b1b2:	1af3      	subs	r3, r6, r3
1a00b1b4:	4499      	add	r9, r3
1a00b1b6:	2600      	movs	r6, #0
1a00b1b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00b1ba:	2b00      	cmp	r3, #0
1a00b1bc:	f2c0 82f8 	blt.w	1a00b7b0 <_dtoa_r+0xc40>
1a00b1c0:	9a08      	ldr	r2, [sp, #32]
1a00b1c2:	4614      	mov	r4, r2
1a00b1c4:	441a      	add	r2, r3
1a00b1c6:	4498      	add	r8, r3
1a00b1c8:	9208      	str	r2, [sp, #32]
1a00b1ca:	2101      	movs	r1, #1
1a00b1cc:	4650      	mov	r0, sl
1a00b1ce:	f000 ff7d 	bl	1a00c0cc <__i2b>
1a00b1d2:	4605      	mov	r5, r0
1a00b1d4:	e021      	b.n	1a00b21a <_dtoa_r+0x6aa>
1a00b1d6:	2301      	movs	r3, #1
1a00b1d8:	f1b8 0f00 	cmp.w	r8, #0
1a00b1dc:	930d      	str	r3, [sp, #52]	; 0x34
1a00b1de:	f6bf ad77 	bge.w	1a00acd0 <_dtoa_r+0x160>
1a00b1e2:	f1c4 0301 	rsb	r3, r4, #1
1a00b1e6:	9308      	str	r3, [sp, #32]
1a00b1e8:	f04f 0800 	mov.w	r8, #0
1a00b1ec:	e572      	b.n	1a00acd4 <_dtoa_r+0x164>
1a00b1ee:	4648      	mov	r0, r9
1a00b1f0:	f7fc f91e 	bl	1a007430 <__aeabi_i2d>
1a00b1f4:	4632      	mov	r2, r6
1a00b1f6:	463b      	mov	r3, r7
1a00b1f8:	f7fc fbec 	bl	1a0079d4 <__aeabi_dcmpeq>
1a00b1fc:	2800      	cmp	r0, #0
1a00b1fe:	f47f ad4d 	bne.w	1a00ac9c <_dtoa_r+0x12c>
1a00b202:	f109 39ff 	add.w	r9, r9, #4294967295
1a00b206:	e549      	b.n	1a00ac9c <_dtoa_r+0x12c>
1a00b208:	4b70      	ldr	r3, [pc, #448]	; (1a00b3cc <_dtoa_r+0x85c>)
1a00b20a:	9303      	str	r3, [sp, #12]
1a00b20c:	9803      	ldr	r0, [sp, #12]
1a00b20e:	b017      	add	sp, #92	; 0x5c
1a00b210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00b214:	9e0c      	ldr	r6, [sp, #48]	; 0x30
1a00b216:	9c08      	ldr	r4, [sp, #32]
1a00b218:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1a00b21a:	2c00      	cmp	r4, #0
1a00b21c:	dd0c      	ble.n	1a00b238 <_dtoa_r+0x6c8>
1a00b21e:	f1b8 0f00 	cmp.w	r8, #0
1a00b222:	dd09      	ble.n	1a00b238 <_dtoa_r+0x6c8>
1a00b224:	4544      	cmp	r4, r8
1a00b226:	9a08      	ldr	r2, [sp, #32]
1a00b228:	4623      	mov	r3, r4
1a00b22a:	bfa8      	it	ge
1a00b22c:	4643      	movge	r3, r8
1a00b22e:	1ad2      	subs	r2, r2, r3
1a00b230:	9208      	str	r2, [sp, #32]
1a00b232:	1ae4      	subs	r4, r4, r3
1a00b234:	eba8 0803 	sub.w	r8, r8, r3
1a00b238:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a00b23a:	b1d3      	cbz	r3, 1a00b272 <_dtoa_r+0x702>
1a00b23c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1a00b23e:	2b00      	cmp	r3, #0
1a00b240:	f000 8189 	beq.w	1a00b556 <_dtoa_r+0x9e6>
1a00b244:	2e00      	cmp	r6, #0
1a00b246:	dd10      	ble.n	1a00b26a <_dtoa_r+0x6fa>
1a00b248:	4629      	mov	r1, r5
1a00b24a:	4632      	mov	r2, r6
1a00b24c:	4650      	mov	r0, sl
1a00b24e:	f000 ffdf 	bl	1a00c210 <__pow5mult>
1a00b252:	465a      	mov	r2, fp
1a00b254:	4601      	mov	r1, r0
1a00b256:	4605      	mov	r5, r0
1a00b258:	4650      	mov	r0, sl
1a00b25a:	f000 ff41 	bl	1a00c0e0 <__multiply>
1a00b25e:	4659      	mov	r1, fp
1a00b260:	4607      	mov	r7, r0
1a00b262:	4650      	mov	r0, sl
1a00b264:	f000 fe92 	bl	1a00bf8c <_Bfree>
1a00b268:	46bb      	mov	fp, r7
1a00b26a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a00b26c:	1b9a      	subs	r2, r3, r6
1a00b26e:	f040 8173 	bne.w	1a00b558 <_dtoa_r+0x9e8>
1a00b272:	2101      	movs	r1, #1
1a00b274:	4650      	mov	r0, sl
1a00b276:	f000 ff29 	bl	1a00c0cc <__i2b>
1a00b27a:	f1b9 0f00 	cmp.w	r9, #0
1a00b27e:	4607      	mov	r7, r0
1a00b280:	f300 808e 	bgt.w	1a00b3a0 <_dtoa_r+0x830>
1a00b284:	9b02      	ldr	r3, [sp, #8]
1a00b286:	2b01      	cmp	r3, #1
1a00b288:	f340 8171 	ble.w	1a00b56e <_dtoa_r+0x9fe>
1a00b28c:	2600      	movs	r6, #0
1a00b28e:	2001      	movs	r0, #1
1a00b290:	f1b9 0f00 	cmp.w	r9, #0
1a00b294:	f040 808f 	bne.w	1a00b3b6 <_dtoa_r+0x846>
1a00b298:	4440      	add	r0, r8
1a00b29a:	f010 001f 	ands.w	r0, r0, #31
1a00b29e:	d075      	beq.n	1a00b38c <_dtoa_r+0x81c>
1a00b2a0:	f1c0 0320 	rsb	r3, r0, #32
1a00b2a4:	2b04      	cmp	r3, #4
1a00b2a6:	f340 836d 	ble.w	1a00b984 <_dtoa_r+0xe14>
1a00b2aa:	f1c0 001c 	rsb	r0, r0, #28
1a00b2ae:	9b08      	ldr	r3, [sp, #32]
1a00b2b0:	4403      	add	r3, r0
1a00b2b2:	9308      	str	r3, [sp, #32]
1a00b2b4:	4404      	add	r4, r0
1a00b2b6:	4480      	add	r8, r0
1a00b2b8:	9b08      	ldr	r3, [sp, #32]
1a00b2ba:	2b00      	cmp	r3, #0
1a00b2bc:	dd05      	ble.n	1a00b2ca <_dtoa_r+0x75a>
1a00b2be:	4659      	mov	r1, fp
1a00b2c0:	461a      	mov	r2, r3
1a00b2c2:	4650      	mov	r0, sl
1a00b2c4:	f000 fff4 	bl	1a00c2b0 <__lshift>
1a00b2c8:	4683      	mov	fp, r0
1a00b2ca:	f1b8 0f00 	cmp.w	r8, #0
1a00b2ce:	dd05      	ble.n	1a00b2dc <_dtoa_r+0x76c>
1a00b2d0:	4639      	mov	r1, r7
1a00b2d2:	4642      	mov	r2, r8
1a00b2d4:	4650      	mov	r0, sl
1a00b2d6:	f000 ffeb 	bl	1a00c2b0 <__lshift>
1a00b2da:	4607      	mov	r7, r0
1a00b2dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1a00b2de:	2b00      	cmp	r3, #0
1a00b2e0:	f040 811e 	bne.w	1a00b520 <_dtoa_r+0x9b0>
1a00b2e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00b2e6:	2b00      	cmp	r3, #0
1a00b2e8:	f340 80f5 	ble.w	1a00b4d6 <_dtoa_r+0x966>
1a00b2ec:	9b06      	ldr	r3, [sp, #24]
1a00b2ee:	3301      	adds	r3, #1
1a00b2f0:	9306      	str	r3, [sp, #24]
1a00b2f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1a00b2f4:	2b00      	cmp	r3, #0
1a00b2f6:	d177      	bne.n	1a00b3e8 <_dtoa_r+0x878>
1a00b2f8:	9c03      	ldr	r4, [sp, #12]
1a00b2fa:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
1a00b2fe:	2601      	movs	r6, #1
1a00b300:	e003      	b.n	1a00b30a <_dtoa_r+0x79a>
1a00b302:	f000 fe4d 	bl	1a00bfa0 <__multadd>
1a00b306:	3601      	adds	r6, #1
1a00b308:	4683      	mov	fp, r0
1a00b30a:	4639      	mov	r1, r7
1a00b30c:	4658      	mov	r0, fp
1a00b30e:	f7ff fb9b 	bl	1a00aa48 <quorem>
1a00b312:	4546      	cmp	r6, r8
1a00b314:	f100 0930 	add.w	r9, r0, #48	; 0x30
1a00b318:	f804 9b01 	strb.w	r9, [r4], #1
1a00b31c:	f04f 0300 	mov.w	r3, #0
1a00b320:	f04f 020a 	mov.w	r2, #10
1a00b324:	4659      	mov	r1, fp
1a00b326:	4650      	mov	r0, sl
1a00b328:	dbeb      	blt.n	1a00b302 <_dtoa_r+0x792>
1a00b32a:	2300      	movs	r3, #0
1a00b32c:	9300      	str	r3, [sp, #0]
1a00b32e:	4659      	mov	r1, fp
1a00b330:	2201      	movs	r2, #1
1a00b332:	4650      	mov	r0, sl
1a00b334:	f000 ffbc 	bl	1a00c2b0 <__lshift>
1a00b338:	4639      	mov	r1, r7
1a00b33a:	4683      	mov	fp, r0
1a00b33c:	f001 f812 	bl	1a00c364 <__mcmp>
1a00b340:	2800      	cmp	r0, #0
1a00b342:	f814 2c01 	ldrb.w	r2, [r4, #-1]
1a00b346:	f340 816f 	ble.w	1a00b628 <_dtoa_r+0xab8>
1a00b34a:	1e63      	subs	r3, r4, #1
1a00b34c:	9903      	ldr	r1, [sp, #12]
1a00b34e:	e004      	b.n	1a00b35a <_dtoa_r+0x7ea>
1a00b350:	4299      	cmp	r1, r3
1a00b352:	f000 8177 	beq.w	1a00b644 <_dtoa_r+0xad4>
1a00b356:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
1a00b35a:	2a39      	cmp	r2, #57	; 0x39
1a00b35c:	f103 0401 	add.w	r4, r3, #1
1a00b360:	d0f6      	beq.n	1a00b350 <_dtoa_r+0x7e0>
1a00b362:	3201      	adds	r2, #1
1a00b364:	701a      	strb	r2, [r3, #0]
1a00b366:	4639      	mov	r1, r7
1a00b368:	4650      	mov	r0, sl
1a00b36a:	f000 fe0f 	bl	1a00bf8c <_Bfree>
1a00b36e:	2d00      	cmp	r5, #0
1a00b370:	f43f ae25 	beq.w	1a00afbe <_dtoa_r+0x44e>
1a00b374:	9900      	ldr	r1, [sp, #0]
1a00b376:	b121      	cbz	r1, 1a00b382 <_dtoa_r+0x812>
1a00b378:	42a9      	cmp	r1, r5
1a00b37a:	d002      	beq.n	1a00b382 <_dtoa_r+0x812>
1a00b37c:	4650      	mov	r0, sl
1a00b37e:	f000 fe05 	bl	1a00bf8c <_Bfree>
1a00b382:	4629      	mov	r1, r5
1a00b384:	4650      	mov	r0, sl
1a00b386:	f000 fe01 	bl	1a00bf8c <_Bfree>
1a00b38a:	e618      	b.n	1a00afbe <_dtoa_r+0x44e>
1a00b38c:	201c      	movs	r0, #28
1a00b38e:	e78e      	b.n	1a00b2ae <_dtoa_r+0x73e>
1a00b390:	2401      	movs	r4, #1
1a00b392:	e4b6      	b.n	1a00ad02 <_dtoa_r+0x192>
1a00b394:	f1c3 0620 	rsb	r6, r3, #32
1a00b398:	9b00      	ldr	r3, [sp, #0]
1a00b39a:	fa03 f006 	lsl.w	r0, r3, r6
1a00b39e:	e447      	b.n	1a00ac30 <_dtoa_r+0xc0>
1a00b3a0:	4601      	mov	r1, r0
1a00b3a2:	464a      	mov	r2, r9
1a00b3a4:	4650      	mov	r0, sl
1a00b3a6:	f000 ff33 	bl	1a00c210 <__pow5mult>
1a00b3aa:	9b02      	ldr	r3, [sp, #8]
1a00b3ac:	2b01      	cmp	r3, #1
1a00b3ae:	4607      	mov	r7, r0
1a00b3b0:	f340 81b2 	ble.w	1a00b718 <_dtoa_r+0xba8>
1a00b3b4:	2600      	movs	r6, #0
1a00b3b6:	693b      	ldr	r3, [r7, #16]
1a00b3b8:	eb07 0383 	add.w	r3, r7, r3, lsl #2
1a00b3bc:	6918      	ldr	r0, [r3, #16]
1a00b3be:	f000 fe35 	bl	1a00c02c <__hi0bits>
1a00b3c2:	f1c0 0020 	rsb	r0, r0, #32
1a00b3c6:	e767      	b.n	1a00b298 <_dtoa_r+0x728>
1a00b3c8:	40240000 	.word	0x40240000
1a00b3cc:	1a00d350 	.word	0x1a00d350
1a00b3d0:	4629      	mov	r1, r5
1a00b3d2:	2300      	movs	r3, #0
1a00b3d4:	220a      	movs	r2, #10
1a00b3d6:	4650      	mov	r0, sl
1a00b3d8:	f000 fde2 	bl	1a00bfa0 <__multadd>
1a00b3dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
1a00b3de:	2b00      	cmp	r3, #0
1a00b3e0:	4605      	mov	r5, r0
1a00b3e2:	f340 82c1 	ble.w	1a00b968 <_dtoa_r+0xdf8>
1a00b3e6:	9309      	str	r3, [sp, #36]	; 0x24
1a00b3e8:	2c00      	cmp	r4, #0
1a00b3ea:	f300 810d 	bgt.w	1a00b608 <_dtoa_r+0xa98>
1a00b3ee:	2e00      	cmp	r6, #0
1a00b3f0:	f040 81c5 	bne.w	1a00b77e <_dtoa_r+0xc0e>
1a00b3f4:	46a8      	mov	r8, r5
1a00b3f6:	9b00      	ldr	r3, [sp, #0]
1a00b3f8:	9902      	ldr	r1, [sp, #8]
1a00b3fa:	9e03      	ldr	r6, [sp, #12]
1a00b3fc:	f003 0201 	and.w	r2, r3, #1
1a00b400:	920b      	str	r2, [sp, #44]	; 0x2c
1a00b402:	430a      	orrs	r2, r1
1a00b404:	920a      	str	r2, [sp, #40]	; 0x28
1a00b406:	9a09      	ldr	r2, [sp, #36]	; 0x24
1a00b408:	1e73      	subs	r3, r6, #1
1a00b40a:	441a      	add	r2, r3
1a00b40c:	9209      	str	r2, [sp, #36]	; 0x24
1a00b40e:	463c      	mov	r4, r7
1a00b410:	4621      	mov	r1, r4
1a00b412:	4658      	mov	r0, fp
1a00b414:	f7ff fb18 	bl	1a00aa48 <quorem>
1a00b418:	4629      	mov	r1, r5
1a00b41a:	9000      	str	r0, [sp, #0]
1a00b41c:	4658      	mov	r0, fp
1a00b41e:	f000 ffa1 	bl	1a00c364 <__mcmp>
1a00b422:	4642      	mov	r2, r8
1a00b424:	4607      	mov	r7, r0
1a00b426:	4621      	mov	r1, r4
1a00b428:	4650      	mov	r0, sl
1a00b42a:	f000 ffb7 	bl	1a00c39c <__mdiff>
1a00b42e:	9b00      	ldr	r3, [sp, #0]
1a00b430:	f103 0230 	add.w	r2, r3, #48	; 0x30
1a00b434:	68c3      	ldr	r3, [r0, #12]
1a00b436:	4681      	mov	r9, r0
1a00b438:	2b00      	cmp	r3, #0
1a00b43a:	d13e      	bne.n	1a00b4ba <_dtoa_r+0x94a>
1a00b43c:	4601      	mov	r1, r0
1a00b43e:	4658      	mov	r0, fp
1a00b440:	9208      	str	r2, [sp, #32]
1a00b442:	f000 ff8f 	bl	1a00c364 <__mcmp>
1a00b446:	4649      	mov	r1, r9
1a00b448:	9004      	str	r0, [sp, #16]
1a00b44a:	4650      	mov	r0, sl
1a00b44c:	f000 fd9e 	bl	1a00bf8c <_Bfree>
1a00b450:	9b04      	ldr	r3, [sp, #16]
1a00b452:	9a08      	ldr	r2, [sp, #32]
1a00b454:	b91b      	cbnz	r3, 1a00b45e <_dtoa_r+0x8ee>
1a00b456:	990a      	ldr	r1, [sp, #40]	; 0x28
1a00b458:	2900      	cmp	r1, #0
1a00b45a:	f000 8271 	beq.w	1a00b940 <_dtoa_r+0xdd0>
1a00b45e:	2f00      	cmp	r7, #0
1a00b460:	f106 0901 	add.w	r9, r6, #1
1a00b464:	f2c0 816e 	blt.w	1a00b744 <_dtoa_r+0xbd4>
1a00b468:	9902      	ldr	r1, [sp, #8]
1a00b46a:	430f      	orrs	r7, r1
1a00b46c:	990b      	ldr	r1, [sp, #44]	; 0x2c
1a00b46e:	4339      	orrs	r1, r7
1a00b470:	f000 8168 	beq.w	1a00b744 <_dtoa_r+0xbd4>
1a00b474:	2b00      	cmp	r3, #0
1a00b476:	f300 81a2 	bgt.w	1a00b7be <_dtoa_r+0xc4e>
1a00b47a:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00b47c:	7032      	strb	r2, [r6, #0]
1a00b47e:	42b3      	cmp	r3, r6
1a00b480:	f000 81a9 	beq.w	1a00b7d6 <_dtoa_r+0xc66>
1a00b484:	4659      	mov	r1, fp
1a00b486:	2300      	movs	r3, #0
1a00b488:	220a      	movs	r2, #10
1a00b48a:	4650      	mov	r0, sl
1a00b48c:	f000 fd88 	bl	1a00bfa0 <__multadd>
1a00b490:	4545      	cmp	r5, r8
1a00b492:	4683      	mov	fp, r0
1a00b494:	4629      	mov	r1, r5
1a00b496:	f04f 0300 	mov.w	r3, #0
1a00b49a:	f04f 020a 	mov.w	r2, #10
1a00b49e:	4650      	mov	r0, sl
1a00b4a0:	d013      	beq.n	1a00b4ca <_dtoa_r+0x95a>
1a00b4a2:	f000 fd7d 	bl	1a00bfa0 <__multadd>
1a00b4a6:	4641      	mov	r1, r8
1a00b4a8:	4605      	mov	r5, r0
1a00b4aa:	2300      	movs	r3, #0
1a00b4ac:	220a      	movs	r2, #10
1a00b4ae:	4650      	mov	r0, sl
1a00b4b0:	f000 fd76 	bl	1a00bfa0 <__multadd>
1a00b4b4:	464e      	mov	r6, r9
1a00b4b6:	4680      	mov	r8, r0
1a00b4b8:	e7aa      	b.n	1a00b410 <_dtoa_r+0x8a0>
1a00b4ba:	4601      	mov	r1, r0
1a00b4bc:	4650      	mov	r0, sl
1a00b4be:	9204      	str	r2, [sp, #16]
1a00b4c0:	f000 fd64 	bl	1a00bf8c <_Bfree>
1a00b4c4:	2301      	movs	r3, #1
1a00b4c6:	9a04      	ldr	r2, [sp, #16]
1a00b4c8:	e7c9      	b.n	1a00b45e <_dtoa_r+0x8ee>
1a00b4ca:	f000 fd69 	bl	1a00bfa0 <__multadd>
1a00b4ce:	464e      	mov	r6, r9
1a00b4d0:	4605      	mov	r5, r0
1a00b4d2:	4680      	mov	r8, r0
1a00b4d4:	e79c      	b.n	1a00b410 <_dtoa_r+0x8a0>
1a00b4d6:	9b02      	ldr	r3, [sp, #8]
1a00b4d8:	2b02      	cmp	r3, #2
1a00b4da:	f340 8082 	ble.w	1a00b5e2 <_dtoa_r+0xa72>
1a00b4de:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00b4e0:	2b00      	cmp	r3, #0
1a00b4e2:	f47f adae 	bne.w	1a00b042 <_dtoa_r+0x4d2>
1a00b4e6:	4639      	mov	r1, r7
1a00b4e8:	2205      	movs	r2, #5
1a00b4ea:	4650      	mov	r0, sl
1a00b4ec:	f000 fd58 	bl	1a00bfa0 <__multadd>
1a00b4f0:	4601      	mov	r1, r0
1a00b4f2:	4607      	mov	r7, r0
1a00b4f4:	4658      	mov	r0, fp
1a00b4f6:	f000 ff35 	bl	1a00c364 <__mcmp>
1a00b4fa:	2800      	cmp	r0, #0
1a00b4fc:	f77f ada1 	ble.w	1a00b042 <_dtoa_r+0x4d2>
1a00b500:	9c03      	ldr	r4, [sp, #12]
1a00b502:	9b06      	ldr	r3, [sp, #24]
1a00b504:	2231      	movs	r2, #49	; 0x31
1a00b506:	f804 2b01 	strb.w	r2, [r4], #1
1a00b50a:	3301      	adds	r3, #1
1a00b50c:	3301      	adds	r3, #1
1a00b50e:	4639      	mov	r1, r7
1a00b510:	4650      	mov	r0, sl
1a00b512:	9306      	str	r3, [sp, #24]
1a00b514:	f000 fd3a 	bl	1a00bf8c <_Bfree>
1a00b518:	2d00      	cmp	r5, #0
1a00b51a:	f47f af32 	bne.w	1a00b382 <_dtoa_r+0x812>
1a00b51e:	e54e      	b.n	1a00afbe <_dtoa_r+0x44e>
1a00b520:	4639      	mov	r1, r7
1a00b522:	4658      	mov	r0, fp
1a00b524:	f000 ff1e 	bl	1a00c364 <__mcmp>
1a00b528:	2800      	cmp	r0, #0
1a00b52a:	f6bf aedb 	bge.w	1a00b2e4 <_dtoa_r+0x774>
1a00b52e:	4659      	mov	r1, fp
1a00b530:	2300      	movs	r3, #0
1a00b532:	220a      	movs	r2, #10
1a00b534:	4650      	mov	r0, sl
1a00b536:	f000 fd33 	bl	1a00bfa0 <__multadd>
1a00b53a:	9b06      	ldr	r3, [sp, #24]
1a00b53c:	f103 38ff 	add.w	r8, r3, #4294967295
1a00b540:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1a00b542:	4683      	mov	fp, r0
1a00b544:	2b00      	cmp	r3, #0
1a00b546:	f47f af43 	bne.w	1a00b3d0 <_dtoa_r+0x860>
1a00b54a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
1a00b54c:	2b00      	cmp	r3, #0
1a00b54e:	f340 8202 	ble.w	1a00b956 <_dtoa_r+0xde6>
1a00b552:	9309      	str	r3, [sp, #36]	; 0x24
1a00b554:	e6d0      	b.n	1a00b2f8 <_dtoa_r+0x788>
1a00b556:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a00b558:	4659      	mov	r1, fp
1a00b55a:	4650      	mov	r0, sl
1a00b55c:	f000 fe58 	bl	1a00c210 <__pow5mult>
1a00b560:	4683      	mov	fp, r0
1a00b562:	e686      	b.n	1a00b272 <_dtoa_r+0x702>
1a00b564:	4b9f      	ldr	r3, [pc, #636]	; (1a00b7e4 <_dtoa_r+0xc74>)
1a00b566:	9303      	str	r3, [sp, #12]
1a00b568:	3303      	adds	r3, #3
1a00b56a:	f7ff bbe5 	b.w	1a00ad38 <_dtoa_r+0x1c8>
1a00b56e:	e9dd 1200 	ldrd	r1, r2, [sp]
1a00b572:	2900      	cmp	r1, #0
1a00b574:	f47f ae8a 	bne.w	1a00b28c <_dtoa_r+0x71c>
1a00b578:	f3c2 0313 	ubfx	r3, r2, #0, #20
1a00b57c:	2b00      	cmp	r3, #0
1a00b57e:	f000 80d5 	beq.w	1a00b72c <_dtoa_r+0xbbc>
1a00b582:	9e00      	ldr	r6, [sp, #0]
1a00b584:	e683      	b.n	1a00b28e <_dtoa_r+0x71e>
1a00b586:	2301      	movs	r3, #1
1a00b588:	930b      	str	r3, [sp, #44]	; 0x2c
1a00b58a:	980a      	ldr	r0, [sp, #40]	; 0x28
1a00b58c:	2800      	cmp	r0, #0
1a00b58e:	dd46      	ble.n	1a00b61e <_dtoa_r+0xaae>
1a00b590:	900f      	str	r0, [sp, #60]	; 0x3c
1a00b592:	9009      	str	r0, [sp, #36]	; 0x24
1a00b594:	2100      	movs	r1, #0
1a00b596:	2817      	cmp	r0, #23
1a00b598:	f8ca 1044 	str.w	r1, [sl, #68]	; 0x44
1a00b59c:	9d09      	ldr	r5, [sp, #36]	; 0x24
1a00b59e:	f77f ac19 	ble.w	1a00add4 <_dtoa_r+0x264>
1a00b5a2:	2201      	movs	r2, #1
1a00b5a4:	2304      	movs	r3, #4
1a00b5a6:	005b      	lsls	r3, r3, #1
1a00b5a8:	f103 0614 	add.w	r6, r3, #20
1a00b5ac:	42b0      	cmp	r0, r6
1a00b5ae:	4611      	mov	r1, r2
1a00b5b0:	f102 0201 	add.w	r2, r2, #1
1a00b5b4:	d2f7      	bcs.n	1a00b5a6 <_dtoa_r+0xa36>
1a00b5b6:	f8ca 1044 	str.w	r1, [sl, #68]	; 0x44
1a00b5ba:	e40b      	b.n	1a00add4 <_dtoa_r+0x264>
1a00b5bc:	2301      	movs	r3, #1
1a00b5be:	930b      	str	r3, [sp, #44]	; 0x2c
1a00b5c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1a00b5c2:	9a06      	ldr	r2, [sp, #24]
1a00b5c4:	4413      	add	r3, r2
1a00b5c6:	930f      	str	r3, [sp, #60]	; 0x3c
1a00b5c8:	3301      	adds	r3, #1
1a00b5ca:	2b01      	cmp	r3, #1
1a00b5cc:	4618      	mov	r0, r3
1a00b5ce:	9309      	str	r3, [sp, #36]	; 0x24
1a00b5d0:	bfb8      	it	lt
1a00b5d2:	2001      	movlt	r0, #1
1a00b5d4:	e7de      	b.n	1a00b594 <_dtoa_r+0xa24>
1a00b5d6:	2300      	movs	r3, #0
1a00b5d8:	930b      	str	r3, [sp, #44]	; 0x2c
1a00b5da:	e7f1      	b.n	1a00b5c0 <_dtoa_r+0xa50>
1a00b5dc:	2300      	movs	r3, #0
1a00b5de:	930b      	str	r3, [sp, #44]	; 0x2c
1a00b5e0:	e7d3      	b.n	1a00b58a <_dtoa_r+0xa1a>
1a00b5e2:	9b06      	ldr	r3, [sp, #24]
1a00b5e4:	3301      	adds	r3, #1
1a00b5e6:	9306      	str	r3, [sp, #24]
1a00b5e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1a00b5ea:	2b00      	cmp	r3, #0
1a00b5ec:	f47f aefc 	bne.w	1a00b3e8 <_dtoa_r+0x878>
1a00b5f0:	4639      	mov	r1, r7
1a00b5f2:	4658      	mov	r0, fp
1a00b5f4:	f7ff fa28 	bl	1a00aa48 <quorem>
1a00b5f8:	9c03      	ldr	r4, [sp, #12]
1a00b5fa:	f100 0930 	add.w	r9, r0, #48	; 0x30
1a00b5fe:	2300      	movs	r3, #0
1a00b600:	f804 9b01 	strb.w	r9, [r4], #1
1a00b604:	9300      	str	r3, [sp, #0]
1a00b606:	e692      	b.n	1a00b32e <_dtoa_r+0x7be>
1a00b608:	4629      	mov	r1, r5
1a00b60a:	4622      	mov	r2, r4
1a00b60c:	4650      	mov	r0, sl
1a00b60e:	f000 fe4f 	bl	1a00c2b0 <__lshift>
1a00b612:	4605      	mov	r5, r0
1a00b614:	e6eb      	b.n	1a00b3ee <_dtoa_r+0x87e>
1a00b616:	1b9e      	subs	r6, r3, r6
1a00b618:	e5ce      	b.n	1a00b1b8 <_dtoa_r+0x648>
1a00b61a:	2602      	movs	r6, #2
1a00b61c:	e403      	b.n	1a00ae26 <_dtoa_r+0x2b6>
1a00b61e:	2501      	movs	r5, #1
1a00b620:	e9cd 5509 	strd	r5, r5, [sp, #36]	; 0x24
1a00b624:	f7ff bbd2 	b.w	1a00adcc <_dtoa_r+0x25c>
1a00b628:	d103      	bne.n	1a00b632 <_dtoa_r+0xac2>
1a00b62a:	f019 0f01 	tst.w	r9, #1
1a00b62e:	f47f ae8c 	bne.w	1a00b34a <_dtoa_r+0x7da>
1a00b632:	1e63      	subs	r3, r4, #1
1a00b634:	e001      	b.n	1a00b63a <_dtoa_r+0xaca>
1a00b636:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
1a00b63a:	2a30      	cmp	r2, #48	; 0x30
1a00b63c:	f103 0401 	add.w	r4, r3, #1
1a00b640:	d0f9      	beq.n	1a00b636 <_dtoa_r+0xac6>
1a00b642:	e690      	b.n	1a00b366 <_dtoa_r+0x7f6>
1a00b644:	9a06      	ldr	r2, [sp, #24]
1a00b646:	3201      	adds	r2, #1
1a00b648:	9206      	str	r2, [sp, #24]
1a00b64a:	9a03      	ldr	r2, [sp, #12]
1a00b64c:	2331      	movs	r3, #49	; 0x31
1a00b64e:	7013      	strb	r3, [r2, #0]
1a00b650:	e689      	b.n	1a00b366 <_dtoa_r+0x7f6>
1a00b652:	9a0e      	ldr	r2, [sp, #56]	; 0x38
1a00b654:	2a00      	cmp	r2, #0
1a00b656:	f000 8126 	beq.w	1a00b8a6 <_dtoa_r+0xd36>
1a00b65a:	f203 4333 	addw	r3, r3, #1075	; 0x433
1a00b65e:	9a08      	ldr	r2, [sp, #32]
1a00b660:	9e0c      	ldr	r6, [sp, #48]	; 0x30
1a00b662:	4614      	mov	r4, r2
1a00b664:	441a      	add	r2, r3
1a00b666:	4498      	add	r8, r3
1a00b668:	9208      	str	r2, [sp, #32]
1a00b66a:	e5ae      	b.n	1a00b1ca <_dtoa_r+0x65a>
1a00b66c:	4630      	mov	r0, r6
1a00b66e:	f7fb fedf 	bl	1a007430 <__aeabi_i2d>
1a00b672:	e9dd 2300 	ldrd	r2, r3, [sp]
1a00b676:	f7fb ff45 	bl	1a007504 <__aeabi_dmul>
1a00b67a:	2200      	movs	r2, #0
1a00b67c:	4b5a      	ldr	r3, [pc, #360]	; (1a00b7e8 <_dtoa_r+0xc78>)
1a00b67e:	f7fb fd8b 	bl	1a007198 <__adddf3>
1a00b682:	4604      	mov	r4, r0
1a00b684:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
1a00b688:	2200      	movs	r2, #0
1a00b68a:	4b58      	ldr	r3, [pc, #352]	; (1a00b7ec <_dtoa_r+0xc7c>)
1a00b68c:	e9dd 0100 	ldrd	r0, r1, [sp]
1a00b690:	f7fb fd80 	bl	1a007194 <__aeabi_dsub>
1a00b694:	4622      	mov	r2, r4
1a00b696:	462b      	mov	r3, r5
1a00b698:	4606      	mov	r6, r0
1a00b69a:	460f      	mov	r7, r1
1a00b69c:	f7fc f9c2 	bl	1a007a24 <__aeabi_dcmpgt>
1a00b6a0:	2800      	cmp	r0, #0
1a00b6a2:	f040 8089 	bne.w	1a00b7b8 <_dtoa_r+0xc48>
1a00b6a6:	4622      	mov	r2, r4
1a00b6a8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
1a00b6ac:	4630      	mov	r0, r6
1a00b6ae:	4639      	mov	r1, r7
1a00b6b0:	f7fc f99a 	bl	1a0079e8 <__aeabi_dcmplt>
1a00b6b4:	2800      	cmp	r0, #0
1a00b6b6:	f43f ac9c 	beq.w	1a00aff2 <_dtoa_r+0x482>
1a00b6ba:	2700      	movs	r7, #0
1a00b6bc:	463d      	mov	r5, r7
1a00b6be:	e4c0      	b.n	1a00b042 <_dtoa_r+0x4d2>
1a00b6c0:	f000 80f5 	beq.w	1a00b8ae <_dtoa_r+0xd3e>
1a00b6c4:	9b06      	ldr	r3, [sp, #24]
1a00b6c6:	425c      	negs	r4, r3
1a00b6c8:	4b49      	ldr	r3, [pc, #292]	; (1a00b7f0 <_dtoa_r+0xc80>)
1a00b6ca:	f004 020f 	and.w	r2, r4, #15
1a00b6ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
1a00b6d2:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00b6d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a00b6da:	f7fb ff13 	bl	1a007504 <__aeabi_dmul>
1a00b6de:	1124      	asrs	r4, r4, #4
1a00b6e0:	e9cd 0100 	strd	r0, r1, [sp]
1a00b6e4:	f000 80e3 	beq.w	1a00b8ae <_dtoa_r+0xd3e>
1a00b6e8:	4d42      	ldr	r5, [pc, #264]	; (1a00b7f4 <_dtoa_r+0xc84>)
1a00b6ea:	2300      	movs	r3, #0
1a00b6ec:	2602      	movs	r6, #2
1a00b6ee:	07e2      	lsls	r2, r4, #31
1a00b6f0:	d505      	bpl.n	1a00b6fe <_dtoa_r+0xb8e>
1a00b6f2:	e9d5 2300 	ldrd	r2, r3, [r5]
1a00b6f6:	f7fb ff05 	bl	1a007504 <__aeabi_dmul>
1a00b6fa:	3601      	adds	r6, #1
1a00b6fc:	2301      	movs	r3, #1
1a00b6fe:	1064      	asrs	r4, r4, #1
1a00b700:	f105 0508 	add.w	r5, r5, #8
1a00b704:	d1f3      	bne.n	1a00b6ee <_dtoa_r+0xb7e>
1a00b706:	2b00      	cmp	r3, #0
1a00b708:	f43f aba6 	beq.w	1a00ae58 <_dtoa_r+0x2e8>
1a00b70c:	e9cd 0100 	strd	r0, r1, [sp]
1a00b710:	f7ff bba2 	b.w	1a00ae58 <_dtoa_r+0x2e8>
1a00b714:	900d      	str	r0, [sp, #52]	; 0x34
1a00b716:	e564      	b.n	1a00b1e2 <_dtoa_r+0x672>
1a00b718:	e9dd 1200 	ldrd	r1, r2, [sp]
1a00b71c:	2900      	cmp	r1, #0
1a00b71e:	f47f ae49 	bne.w	1a00b3b4 <_dtoa_r+0x844>
1a00b722:	f3c2 0313 	ubfx	r3, r2, #0, #20
1a00b726:	2b00      	cmp	r3, #0
1a00b728:	f47f ae44 	bne.w	1a00b3b4 <_dtoa_r+0x844>
1a00b72c:	4e32      	ldr	r6, [pc, #200]	; (1a00b7f8 <_dtoa_r+0xc88>)
1a00b72e:	4016      	ands	r6, r2
1a00b730:	2e00      	cmp	r6, #0
1a00b732:	f43f adac 	beq.w	1a00b28e <_dtoa_r+0x71e>
1a00b736:	9b08      	ldr	r3, [sp, #32]
1a00b738:	3301      	adds	r3, #1
1a00b73a:	9308      	str	r3, [sp, #32]
1a00b73c:	f108 0801 	add.w	r8, r8, #1
1a00b740:	2601      	movs	r6, #1
1a00b742:	e5a4      	b.n	1a00b28e <_dtoa_r+0x71e>
1a00b744:	2b00      	cmp	r3, #0
1a00b746:	4627      	mov	r7, r4
1a00b748:	464c      	mov	r4, r9
1a00b74a:	4691      	mov	r9, r2
1a00b74c:	dd12      	ble.n	1a00b774 <_dtoa_r+0xc04>
1a00b74e:	4659      	mov	r1, fp
1a00b750:	2201      	movs	r2, #1
1a00b752:	4650      	mov	r0, sl
1a00b754:	f000 fdac 	bl	1a00c2b0 <__lshift>
1a00b758:	4639      	mov	r1, r7
1a00b75a:	4683      	mov	fp, r0
1a00b75c:	f000 fe02 	bl	1a00c364 <__mcmp>
1a00b760:	2800      	cmp	r0, #0
1a00b762:	f340 80df 	ble.w	1a00b924 <_dtoa_r+0xdb4>
1a00b766:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
1a00b76a:	f000 80d0 	beq.w	1a00b90e <_dtoa_r+0xd9e>
1a00b76e:	9b00      	ldr	r3, [sp, #0]
1a00b770:	f103 0931 	add.w	r9, r3, #49	; 0x31
1a00b774:	9500      	str	r5, [sp, #0]
1a00b776:	f886 9000 	strb.w	r9, [r6]
1a00b77a:	4645      	mov	r5, r8
1a00b77c:	e5f3      	b.n	1a00b366 <_dtoa_r+0x7f6>
1a00b77e:	6869      	ldr	r1, [r5, #4]
1a00b780:	4650      	mov	r0, sl
1a00b782:	f000 fbdd 	bl	1a00bf40 <_Balloc>
1a00b786:	692b      	ldr	r3, [r5, #16]
1a00b788:	3302      	adds	r3, #2
1a00b78a:	009a      	lsls	r2, r3, #2
1a00b78c:	4604      	mov	r4, r0
1a00b78e:	f105 010c 	add.w	r1, r5, #12
1a00b792:	300c      	adds	r0, #12
1a00b794:	f7fd f8ee 	bl	1a008974 <memcpy>
1a00b798:	4621      	mov	r1, r4
1a00b79a:	2201      	movs	r2, #1
1a00b79c:	4650      	mov	r0, sl
1a00b79e:	f000 fd87 	bl	1a00c2b0 <__lshift>
1a00b7a2:	4680      	mov	r8, r0
1a00b7a4:	e627      	b.n	1a00b3f6 <_dtoa_r+0x886>
1a00b7a6:	f8dd b000 	ldr.w	fp, [sp]
1a00b7aa:	f8dd a008 	ldr.w	sl, [sp, #8]
1a00b7ae:	e406      	b.n	1a00afbe <_dtoa_r+0x44e>
1a00b7b0:	e9dd 3208 	ldrd	r3, r2, [sp, #32]
1a00b7b4:	1a9c      	subs	r4, r3, r2
1a00b7b6:	e508      	b.n	1a00b1ca <_dtoa_r+0x65a>
1a00b7b8:	2700      	movs	r7, #0
1a00b7ba:	463d      	mov	r5, r7
1a00b7bc:	e6a0      	b.n	1a00b500 <_dtoa_r+0x990>
1a00b7be:	2a39      	cmp	r2, #57	; 0x39
1a00b7c0:	4627      	mov	r7, r4
1a00b7c2:	464c      	mov	r4, r9
1a00b7c4:	f000 80a3 	beq.w	1a00b90e <_dtoa_r+0xd9e>
1a00b7c8:	f102 0901 	add.w	r9, r2, #1
1a00b7cc:	9500      	str	r5, [sp, #0]
1a00b7ce:	f886 9000 	strb.w	r9, [r6]
1a00b7d2:	4645      	mov	r5, r8
1a00b7d4:	e5c7      	b.n	1a00b366 <_dtoa_r+0x7f6>
1a00b7d6:	4627      	mov	r7, r4
1a00b7d8:	9500      	str	r5, [sp, #0]
1a00b7da:	464c      	mov	r4, r9
1a00b7dc:	4645      	mov	r5, r8
1a00b7de:	4691      	mov	r9, r2
1a00b7e0:	e5a5      	b.n	1a00b32e <_dtoa_r+0x7be>
1a00b7e2:	bf00      	nop
1a00b7e4:	1a00d374 	.word	0x1a00d374
1a00b7e8:	401c0000 	.word	0x401c0000
1a00b7ec:	40140000 	.word	0x40140000
1a00b7f0:	1a00d3b0 	.word	0x1a00d3b0
1a00b7f4:	1a00d388 	.word	0x1a00d388
1a00b7f8:	7ff00000 	.word	0x7ff00000
1a00b7fc:	e9dd 0100 	ldrd	r0, r1, [sp]
1a00b800:	f7fb fe80 	bl	1a007504 <__aeabi_dmul>
1a00b804:	9b03      	ldr	r3, [sp, #12]
1a00b806:	701d      	strb	r5, [r3, #0]
1a00b808:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a00b80a:	2b01      	cmp	r3, #1
1a00b80c:	e9cd 0100 	strd	r0, r1, [sp]
1a00b810:	d023      	beq.n	1a00b85a <_dtoa_r+0xcea>
1a00b812:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a00b814:	9a03      	ldr	r2, [sp, #12]
1a00b816:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
1a00b81a:	4413      	add	r3, r2
1a00b81c:	46c1      	mov	r9, r8
1a00b81e:	4698      	mov	r8, r3
1a00b820:	2200      	movs	r2, #0
1a00b822:	4b64      	ldr	r3, [pc, #400]	; (1a00b9b4 <_dtoa_r+0xe44>)
1a00b824:	4630      	mov	r0, r6
1a00b826:	4639      	mov	r1, r7
1a00b828:	f7fb fe6c 	bl	1a007504 <__aeabi_dmul>
1a00b82c:	460f      	mov	r7, r1
1a00b82e:	4606      	mov	r6, r0
1a00b830:	f7fc f902 	bl	1a007a38 <__aeabi_d2iz>
1a00b834:	4605      	mov	r5, r0
1a00b836:	f7fb fdfb 	bl	1a007430 <__aeabi_i2d>
1a00b83a:	3530      	adds	r5, #48	; 0x30
1a00b83c:	4602      	mov	r2, r0
1a00b83e:	460b      	mov	r3, r1
1a00b840:	4630      	mov	r0, r6
1a00b842:	4639      	mov	r1, r7
1a00b844:	f7fb fca6 	bl	1a007194 <__aeabi_dsub>
1a00b848:	f804 5b01 	strb.w	r5, [r4], #1
1a00b84c:	45a0      	cmp	r8, r4
1a00b84e:	4606      	mov	r6, r0
1a00b850:	460f      	mov	r7, r1
1a00b852:	d1e5      	bne.n	1a00b820 <_dtoa_r+0xcb0>
1a00b854:	46c8      	mov	r8, r9
1a00b856:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
1a00b85a:	4b57      	ldr	r3, [pc, #348]	; (1a00b9b8 <_dtoa_r+0xe48>)
1a00b85c:	2200      	movs	r2, #0
1a00b85e:	e9dd 0100 	ldrd	r0, r1, [sp]
1a00b862:	f7fb fc99 	bl	1a007198 <__adddf3>
1a00b866:	4632      	mov	r2, r6
1a00b868:	463b      	mov	r3, r7
1a00b86a:	f7fc f8bd 	bl	1a0079e8 <__aeabi_dcmplt>
1a00b86e:	2800      	cmp	r0, #0
1a00b870:	d152      	bne.n	1a00b918 <_dtoa_r+0xda8>
1a00b872:	e9dd 2300 	ldrd	r2, r3, [sp]
1a00b876:	2000      	movs	r0, #0
1a00b878:	494f      	ldr	r1, [pc, #316]	; (1a00b9b8 <_dtoa_r+0xe48>)
1a00b87a:	f7fb fc8b 	bl	1a007194 <__aeabi_dsub>
1a00b87e:	4632      	mov	r2, r6
1a00b880:	463b      	mov	r3, r7
1a00b882:	f7fc f8cf 	bl	1a007a24 <__aeabi_dcmpgt>
1a00b886:	2800      	cmp	r0, #0
1a00b888:	f43f abb3 	beq.w	1a00aff2 <_dtoa_r+0x482>
1a00b88c:	e000      	b.n	1a00b890 <_dtoa_r+0xd20>
1a00b88e:	4614      	mov	r4, r2
1a00b890:	f814 3c01 	ldrb.w	r3, [r4, #-1]
1a00b894:	2b30      	cmp	r3, #48	; 0x30
1a00b896:	f104 32ff 	add.w	r2, r4, #4294967295
1a00b89a:	d0f8      	beq.n	1a00b88e <_dtoa_r+0xd1e>
1a00b89c:	9b12      	ldr	r3, [sp, #72]	; 0x48
1a00b89e:	3301      	adds	r3, #1
1a00b8a0:	9306      	str	r3, [sp, #24]
1a00b8a2:	f7ff bb8c 	b.w	1a00afbe <_dtoa_r+0x44e>
1a00b8a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
1a00b8a8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
1a00b8ac:	e6d7      	b.n	1a00b65e <_dtoa_r+0xaee>
1a00b8ae:	2602      	movs	r6, #2
1a00b8b0:	f7ff bad2 	b.w	1a00ae58 <_dtoa_r+0x2e8>
1a00b8b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00b8b6:	2b00      	cmp	r3, #0
1a00b8b8:	f43f aed8 	beq.w	1a00b66c <_dtoa_r+0xafc>
1a00b8bc:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
1a00b8be:	2f00      	cmp	r7, #0
1a00b8c0:	f77f ab97 	ble.w	1a00aff2 <_dtoa_r+0x482>
1a00b8c4:	2200      	movs	r2, #0
1a00b8c6:	4b3b      	ldr	r3, [pc, #236]	; (1a00b9b4 <_dtoa_r+0xe44>)
1a00b8c8:	4620      	mov	r0, r4
1a00b8ca:	4629      	mov	r1, r5
1a00b8cc:	f7fb fe1a 	bl	1a007504 <__aeabi_dmul>
1a00b8d0:	4604      	mov	r4, r0
1a00b8d2:	460d      	mov	r5, r1
1a00b8d4:	1c70      	adds	r0, r6, #1
1a00b8d6:	e9cd 4500 	strd	r4, r5, [sp]
1a00b8da:	f7fb fda9 	bl	1a007430 <__aeabi_i2d>
1a00b8de:	4622      	mov	r2, r4
1a00b8e0:	462b      	mov	r3, r5
1a00b8e2:	f7fb fe0f 	bl	1a007504 <__aeabi_dmul>
1a00b8e6:	4b35      	ldr	r3, [pc, #212]	; (1a00b9bc <_dtoa_r+0xe4c>)
1a00b8e8:	2200      	movs	r2, #0
1a00b8ea:	f7fb fc55 	bl	1a007198 <__adddf3>
1a00b8ee:	9b06      	ldr	r3, [sp, #24]
1a00b8f0:	9710      	str	r7, [sp, #64]	; 0x40
1a00b8f2:	3b01      	subs	r3, #1
1a00b8f4:	4604      	mov	r4, r0
1a00b8f6:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
1a00b8fa:	9312      	str	r3, [sp, #72]	; 0x48
1a00b8fc:	f7ff bacf 	b.w	1a00ae9e <_dtoa_r+0x32e>
1a00b900:	9a06      	ldr	r2, [sp, #24]
1a00b902:	3201      	adds	r2, #1
1a00b904:	9206      	str	r2, [sp, #24]
1a00b906:	2231      	movs	r2, #49	; 0x31
1a00b908:	701a      	strb	r2, [r3, #0]
1a00b90a:	f7ff bb58 	b.w	1a00afbe <_dtoa_r+0x44e>
1a00b90e:	2239      	movs	r2, #57	; 0x39
1a00b910:	9500      	str	r5, [sp, #0]
1a00b912:	7032      	strb	r2, [r6, #0]
1a00b914:	4645      	mov	r5, r8
1a00b916:	e518      	b.n	1a00b34a <_dtoa_r+0x7da>
1a00b918:	9b12      	ldr	r3, [sp, #72]	; 0x48
1a00b91a:	3301      	adds	r3, #1
1a00b91c:	9306      	str	r3, [sp, #24]
1a00b91e:	f814 5c01 	ldrb.w	r5, [r4, #-1]
1a00b922:	e427      	b.n	1a00b174 <_dtoa_r+0x604>
1a00b924:	f47f af26 	bne.w	1a00b774 <_dtoa_r+0xc04>
1a00b928:	f019 0f01 	tst.w	r9, #1
1a00b92c:	f47f af1b 	bne.w	1a00b766 <_dtoa_r+0xbf6>
1a00b930:	e720      	b.n	1a00b774 <_dtoa_r+0xc04>
1a00b932:	9b12      	ldr	r3, [sp, #72]	; 0x48
1a00b934:	3301      	adds	r3, #1
1a00b936:	46da      	mov	sl, fp
1a00b938:	9306      	str	r3, [sp, #24]
1a00b93a:	f8dd b000 	ldr.w	fp, [sp]
1a00b93e:	e419      	b.n	1a00b174 <_dtoa_r+0x604>
1a00b940:	2a39      	cmp	r2, #57	; 0x39
1a00b942:	463b      	mov	r3, r7
1a00b944:	4691      	mov	r9, r2
1a00b946:	4627      	mov	r7, r4
1a00b948:	f106 0401 	add.w	r4, r6, #1
1a00b94c:	d0df      	beq.n	1a00b90e <_dtoa_r+0xd9e>
1a00b94e:	2b00      	cmp	r3, #0
1a00b950:	f73f af0d 	bgt.w	1a00b76e <_dtoa_r+0xbfe>
1a00b954:	e70e      	b.n	1a00b774 <_dtoa_r+0xc04>
1a00b956:	9b02      	ldr	r3, [sp, #8]
1a00b958:	2b02      	cmp	r3, #2
1a00b95a:	f77f ae49 	ble.w	1a00b5f0 <_dtoa_r+0xa80>
1a00b95e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
1a00b960:	9309      	str	r3, [sp, #36]	; 0x24
1a00b962:	f8cd 8018 	str.w	r8, [sp, #24]
1a00b966:	e5ba      	b.n	1a00b4de <_dtoa_r+0x96e>
1a00b968:	9b02      	ldr	r3, [sp, #8]
1a00b96a:	2b02      	cmp	r3, #2
1a00b96c:	dcf7      	bgt.n	1a00b95e <_dtoa_r+0xdee>
1a00b96e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
1a00b970:	e539      	b.n	1a00b3e6 <_dtoa_r+0x876>
1a00b972:	9b12      	ldr	r3, [sp, #72]	; 0x48
1a00b974:	3301      	adds	r3, #1
1a00b976:	9306      	str	r3, [sp, #24]
1a00b978:	f7ff bbfc 	b.w	1a00b174 <_dtoa_r+0x604>
1a00b97c:	4b10      	ldr	r3, [pc, #64]	; (1a00b9c0 <_dtoa_r+0xe50>)
1a00b97e:	9303      	str	r3, [sp, #12]
1a00b980:	f7ff b934 	b.w	1a00abec <_dtoa_r+0x7c>
1a00b984:	f43f ac98 	beq.w	1a00b2b8 <_dtoa_r+0x748>
1a00b988:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
1a00b98c:	e48f      	b.n	1a00b2ae <_dtoa_r+0x73e>
1a00b98e:	2400      	movs	r4, #0
1a00b990:	f8ca 4044 	str.w	r4, [sl, #68]	; 0x44
1a00b994:	4621      	mov	r1, r4
1a00b996:	4650      	mov	r0, sl
1a00b998:	f000 fad2 	bl	1a00bf40 <_Balloc>
1a00b99c:	f04f 33ff 	mov.w	r3, #4294967295
1a00b9a0:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
1a00b9a4:	930f      	str	r3, [sp, #60]	; 0x3c
1a00b9a6:	2301      	movs	r3, #1
1a00b9a8:	9003      	str	r0, [sp, #12]
1a00b9aa:	f8ca 0040 	str.w	r0, [sl, #64]	; 0x40
1a00b9ae:	930b      	str	r3, [sp, #44]	; 0x2c
1a00b9b0:	f7ff bb23 	b.w	1a00affa <_dtoa_r+0x48a>
1a00b9b4:	40240000 	.word	0x40240000
1a00b9b8:	3fe00000 	.word	0x3fe00000
1a00b9bc:	401c0000 	.word	0x401c0000
1a00b9c0:	1a00d378 	.word	0x1a00d378

1a00b9c4 <__sfvwrite_r>:
1a00b9c4:	6893      	ldr	r3, [r2, #8]
1a00b9c6:	2b00      	cmp	r3, #0
1a00b9c8:	f000 8102 	beq.w	1a00bbd0 <__sfvwrite_r+0x20c>
1a00b9cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00b9d0:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
1a00b9d4:	b29b      	uxth	r3, r3
1a00b9d6:	460c      	mov	r4, r1
1a00b9d8:	0719      	lsls	r1, r3, #28
1a00b9da:	b083      	sub	sp, #12
1a00b9dc:	4682      	mov	sl, r0
1a00b9de:	4690      	mov	r8, r2
1a00b9e0:	d535      	bpl.n	1a00ba4e <__sfvwrite_r+0x8a>
1a00b9e2:	6922      	ldr	r2, [r4, #16]
1a00b9e4:	b39a      	cbz	r2, 1a00ba4e <__sfvwrite_r+0x8a>
1a00b9e6:	f013 0202 	ands.w	r2, r3, #2
1a00b9ea:	f8d8 6000 	ldr.w	r6, [r8]
1a00b9ee:	d03d      	beq.n	1a00ba6c <__sfvwrite_r+0xa8>
1a00b9f0:	2700      	movs	r7, #0
1a00b9f2:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
1a00b9f6:	f8d4 c01c 	ldr.w	ip, [r4, #28]
1a00b9fa:	f8df 92cc 	ldr.w	r9, [pc, #716]	; 1a00bcc8 <__sfvwrite_r+0x304>
1a00b9fe:	463d      	mov	r5, r7
1a00ba00:	454d      	cmp	r5, r9
1a00ba02:	462b      	mov	r3, r5
1a00ba04:	463a      	mov	r2, r7
1a00ba06:	bf28      	it	cs
1a00ba08:	464b      	movcs	r3, r9
1a00ba0a:	4661      	mov	r1, ip
1a00ba0c:	4650      	mov	r0, sl
1a00ba0e:	b1d5      	cbz	r5, 1a00ba46 <__sfvwrite_r+0x82>
1a00ba10:	47d8      	blx	fp
1a00ba12:	2800      	cmp	r0, #0
1a00ba14:	f340 80d2 	ble.w	1a00bbbc <__sfvwrite_r+0x1f8>
1a00ba18:	f8d8 3008 	ldr.w	r3, [r8, #8]
1a00ba1c:	1a1b      	subs	r3, r3, r0
1a00ba1e:	4407      	add	r7, r0
1a00ba20:	1a2d      	subs	r5, r5, r0
1a00ba22:	f8c8 3008 	str.w	r3, [r8, #8]
1a00ba26:	2b00      	cmp	r3, #0
1a00ba28:	f000 80b7 	beq.w	1a00bb9a <__sfvwrite_r+0x1d6>
1a00ba2c:	f8d4 c01c 	ldr.w	ip, [r4, #28]
1a00ba30:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
1a00ba34:	454d      	cmp	r5, r9
1a00ba36:	462b      	mov	r3, r5
1a00ba38:	463a      	mov	r2, r7
1a00ba3a:	bf28      	it	cs
1a00ba3c:	464b      	movcs	r3, r9
1a00ba3e:	4661      	mov	r1, ip
1a00ba40:	4650      	mov	r0, sl
1a00ba42:	2d00      	cmp	r5, #0
1a00ba44:	d1e4      	bne.n	1a00ba10 <__sfvwrite_r+0x4c>
1a00ba46:	e9d6 7500 	ldrd	r7, r5, [r6]
1a00ba4a:	3608      	adds	r6, #8
1a00ba4c:	e7d8      	b.n	1a00ba00 <__sfvwrite_r+0x3c>
1a00ba4e:	4621      	mov	r1, r4
1a00ba50:	4650      	mov	r0, sl
1a00ba52:	f7fe ff91 	bl	1a00a978 <__swsetup_r>
1a00ba56:	2800      	cmp	r0, #0
1a00ba58:	f040 8130 	bne.w	1a00bcbc <__sfvwrite_r+0x2f8>
1a00ba5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00ba60:	f8d8 6000 	ldr.w	r6, [r8]
1a00ba64:	b29b      	uxth	r3, r3
1a00ba66:	f013 0202 	ands.w	r2, r3, #2
1a00ba6a:	d1c1      	bne.n	1a00b9f0 <__sfvwrite_r+0x2c>
1a00ba6c:	f013 0901 	ands.w	r9, r3, #1
1a00ba70:	f040 80b0 	bne.w	1a00bbd4 <__sfvwrite_r+0x210>
1a00ba74:	68a7      	ldr	r7, [r4, #8]
1a00ba76:	6820      	ldr	r0, [r4, #0]
1a00ba78:	464d      	mov	r5, r9
1a00ba7a:	2d00      	cmp	r5, #0
1a00ba7c:	d054      	beq.n	1a00bb28 <__sfvwrite_r+0x164>
1a00ba7e:	059a      	lsls	r2, r3, #22
1a00ba80:	f140 80bc 	bpl.w	1a00bbfc <__sfvwrite_r+0x238>
1a00ba84:	42af      	cmp	r7, r5
1a00ba86:	46bb      	mov	fp, r7
1a00ba88:	f200 80e7 	bhi.w	1a00bc5a <__sfvwrite_r+0x296>
1a00ba8c:	f413 6f90 	tst.w	r3, #1152	; 0x480
1a00ba90:	d02f      	beq.n	1a00baf2 <__sfvwrite_r+0x12e>
1a00ba92:	e9d4 1704 	ldrd	r1, r7, [r4, #16]
1a00ba96:	eb07 0747 	add.w	r7, r7, r7, lsl #1
1a00ba9a:	eba0 0b01 	sub.w	fp, r0, r1
1a00ba9e:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
1a00baa2:	1c68      	adds	r0, r5, #1
1a00baa4:	107f      	asrs	r7, r7, #1
1a00baa6:	4458      	add	r0, fp
1a00baa8:	42b8      	cmp	r0, r7
1a00baaa:	463a      	mov	r2, r7
1a00baac:	bf84      	itt	hi
1a00baae:	4607      	movhi	r7, r0
1a00bab0:	463a      	movhi	r2, r7
1a00bab2:	055b      	lsls	r3, r3, #21
1a00bab4:	f140 80e9 	bpl.w	1a00bc8a <__sfvwrite_r+0x2c6>
1a00bab8:	4611      	mov	r1, r2
1a00baba:	4650      	mov	r0, sl
1a00babc:	f7fc fca2 	bl	1a008404 <_malloc_r>
1a00bac0:	2800      	cmp	r0, #0
1a00bac2:	f000 80f5 	beq.w	1a00bcb0 <__sfvwrite_r+0x2ec>
1a00bac6:	465a      	mov	r2, fp
1a00bac8:	6921      	ldr	r1, [r4, #16]
1a00baca:	9001      	str	r0, [sp, #4]
1a00bacc:	f7fc ff52 	bl	1a008974 <memcpy>
1a00bad0:	89a2      	ldrh	r2, [r4, #12]
1a00bad2:	9b01      	ldr	r3, [sp, #4]
1a00bad4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
1a00bad8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a00badc:	81a2      	strh	r2, [r4, #12]
1a00bade:	eba7 020b 	sub.w	r2, r7, fp
1a00bae2:	eb03 000b 	add.w	r0, r3, fp
1a00bae6:	6167      	str	r7, [r4, #20]
1a00bae8:	6123      	str	r3, [r4, #16]
1a00baea:	6020      	str	r0, [r4, #0]
1a00baec:	60a2      	str	r2, [r4, #8]
1a00baee:	462f      	mov	r7, r5
1a00baf0:	46ab      	mov	fp, r5
1a00baf2:	465a      	mov	r2, fp
1a00baf4:	4649      	mov	r1, r9
1a00baf6:	f000 f9bb 	bl	1a00be70 <memmove>
1a00bafa:	68a2      	ldr	r2, [r4, #8]
1a00bafc:	6823      	ldr	r3, [r4, #0]
1a00bafe:	1bd2      	subs	r2, r2, r7
1a00bb00:	445b      	add	r3, fp
1a00bb02:	462f      	mov	r7, r5
1a00bb04:	60a2      	str	r2, [r4, #8]
1a00bb06:	6023      	str	r3, [r4, #0]
1a00bb08:	2500      	movs	r5, #0
1a00bb0a:	f8d8 3008 	ldr.w	r3, [r8, #8]
1a00bb0e:	1bdb      	subs	r3, r3, r7
1a00bb10:	44b9      	add	r9, r7
1a00bb12:	f8c8 3008 	str.w	r3, [r8, #8]
1a00bb16:	2b00      	cmp	r3, #0
1a00bb18:	d03f      	beq.n	1a00bb9a <__sfvwrite_r+0x1d6>
1a00bb1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00bb1e:	68a7      	ldr	r7, [r4, #8]
1a00bb20:	6820      	ldr	r0, [r4, #0]
1a00bb22:	b29b      	uxth	r3, r3
1a00bb24:	2d00      	cmp	r5, #0
1a00bb26:	d1aa      	bne.n	1a00ba7e <__sfvwrite_r+0xba>
1a00bb28:	e9d6 9500 	ldrd	r9, r5, [r6]
1a00bb2c:	3608      	adds	r6, #8
1a00bb2e:	e7a4      	b.n	1a00ba7a <__sfvwrite_r+0xb6>
1a00bb30:	f10b 0308 	add.w	r3, fp, #8
1a00bb34:	e953 6702 	ldrd	r6, r7, [r3, #-8]
1a00bb38:	469b      	mov	fp, r3
1a00bb3a:	3308      	adds	r3, #8
1a00bb3c:	2f00      	cmp	r7, #0
1a00bb3e:	d0f9      	beq.n	1a00bb34 <__sfvwrite_r+0x170>
1a00bb40:	463a      	mov	r2, r7
1a00bb42:	210a      	movs	r1, #10
1a00bb44:	4630      	mov	r0, r6
1a00bb46:	f000 f943 	bl	1a00bdd0 <memchr>
1a00bb4a:	2800      	cmp	r0, #0
1a00bb4c:	d053      	beq.n	1a00bbf6 <__sfvwrite_r+0x232>
1a00bb4e:	3001      	adds	r0, #1
1a00bb50:	eba0 0906 	sub.w	r9, r0, r6
1a00bb54:	464b      	mov	r3, r9
1a00bb56:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
1a00bb5a:	6820      	ldr	r0, [r4, #0]
1a00bb5c:	42bb      	cmp	r3, r7
1a00bb5e:	bf28      	it	cs
1a00bb60:	463b      	movcs	r3, r7
1a00bb62:	4288      	cmp	r0, r1
1a00bb64:	d903      	bls.n	1a00bb6e <__sfvwrite_r+0x1aa>
1a00bb66:	68a5      	ldr	r5, [r4, #8]
1a00bb68:	4415      	add	r5, r2
1a00bb6a:	42ab      	cmp	r3, r5
1a00bb6c:	dc19      	bgt.n	1a00bba2 <__sfvwrite_r+0x1de>
1a00bb6e:	429a      	cmp	r2, r3
1a00bb70:	dc7d      	bgt.n	1a00bc6e <__sfvwrite_r+0x2aa>
1a00bb72:	4613      	mov	r3, r2
1a00bb74:	6a65      	ldr	r5, [r4, #36]	; 0x24
1a00bb76:	69e1      	ldr	r1, [r4, #28]
1a00bb78:	4632      	mov	r2, r6
1a00bb7a:	4650      	mov	r0, sl
1a00bb7c:	47a8      	blx	r5
1a00bb7e:	1e05      	subs	r5, r0, #0
1a00bb80:	dd1c      	ble.n	1a00bbbc <__sfvwrite_r+0x1f8>
1a00bb82:	ebb9 0905 	subs.w	r9, r9, r5
1a00bb86:	d06b      	beq.n	1a00bc60 <__sfvwrite_r+0x29c>
1a00bb88:	2001      	movs	r0, #1
1a00bb8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
1a00bb8e:	1b5b      	subs	r3, r3, r5
1a00bb90:	442e      	add	r6, r5
1a00bb92:	1b7f      	subs	r7, r7, r5
1a00bb94:	f8c8 3008 	str.w	r3, [r8, #8]
1a00bb98:	bb13      	cbnz	r3, 1a00bbe0 <__sfvwrite_r+0x21c>
1a00bb9a:	2000      	movs	r0, #0
1a00bb9c:	b003      	add	sp, #12
1a00bb9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00bba2:	4631      	mov	r1, r6
1a00bba4:	462a      	mov	r2, r5
1a00bba6:	f000 f963 	bl	1a00be70 <memmove>
1a00bbaa:	6823      	ldr	r3, [r4, #0]
1a00bbac:	442b      	add	r3, r5
1a00bbae:	6023      	str	r3, [r4, #0]
1a00bbb0:	4621      	mov	r1, r4
1a00bbb2:	4650      	mov	r0, sl
1a00bbb4:	f7fc f9f8 	bl	1a007fa8 <_fflush_r>
1a00bbb8:	2800      	cmp	r0, #0
1a00bbba:	d0e2      	beq.n	1a00bb82 <__sfvwrite_r+0x1be>
1a00bbbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00bbc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00bbc4:	f04f 30ff 	mov.w	r0, #4294967295
1a00bbc8:	81a3      	strh	r3, [r4, #12]
1a00bbca:	b003      	add	sp, #12
1a00bbcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00bbd0:	2000      	movs	r0, #0
1a00bbd2:	4770      	bx	lr
1a00bbd4:	4633      	mov	r3, r6
1a00bbd6:	4691      	mov	r9, r2
1a00bbd8:	4610      	mov	r0, r2
1a00bbda:	4617      	mov	r7, r2
1a00bbdc:	464e      	mov	r6, r9
1a00bbde:	469b      	mov	fp, r3
1a00bbe0:	2f00      	cmp	r7, #0
1a00bbe2:	d0a5      	beq.n	1a00bb30 <__sfvwrite_r+0x16c>
1a00bbe4:	2800      	cmp	r0, #0
1a00bbe6:	d1b5      	bne.n	1a00bb54 <__sfvwrite_r+0x190>
1a00bbe8:	463a      	mov	r2, r7
1a00bbea:	210a      	movs	r1, #10
1a00bbec:	4630      	mov	r0, r6
1a00bbee:	f000 f8ef 	bl	1a00bdd0 <memchr>
1a00bbf2:	2800      	cmp	r0, #0
1a00bbf4:	d1ab      	bne.n	1a00bb4e <__sfvwrite_r+0x18a>
1a00bbf6:	1c7b      	adds	r3, r7, #1
1a00bbf8:	4699      	mov	r9, r3
1a00bbfa:	e7ac      	b.n	1a00bb56 <__sfvwrite_r+0x192>
1a00bbfc:	6923      	ldr	r3, [r4, #16]
1a00bbfe:	4283      	cmp	r3, r0
1a00bc00:	d315      	bcc.n	1a00bc2e <__sfvwrite_r+0x26a>
1a00bc02:	6961      	ldr	r1, [r4, #20]
1a00bc04:	42a9      	cmp	r1, r5
1a00bc06:	d812      	bhi.n	1a00bc2e <__sfvwrite_r+0x26a>
1a00bc08:	4b2e      	ldr	r3, [pc, #184]	; (1a00bcc4 <__sfvwrite_r+0x300>)
1a00bc0a:	6a67      	ldr	r7, [r4, #36]	; 0x24
1a00bc0c:	429d      	cmp	r5, r3
1a00bc0e:	bf94      	ite	ls
1a00bc10:	462b      	movls	r3, r5
1a00bc12:	f06f 4300 	mvnhi.w	r3, #2147483648	; 0x80000000
1a00bc16:	464a      	mov	r2, r9
1a00bc18:	fb93 f3f1 	sdiv	r3, r3, r1
1a00bc1c:	4650      	mov	r0, sl
1a00bc1e:	fb01 f303 	mul.w	r3, r1, r3
1a00bc22:	69e1      	ldr	r1, [r4, #28]
1a00bc24:	47b8      	blx	r7
1a00bc26:	1e07      	subs	r7, r0, #0
1a00bc28:	ddc8      	ble.n	1a00bbbc <__sfvwrite_r+0x1f8>
1a00bc2a:	1bed      	subs	r5, r5, r7
1a00bc2c:	e76d      	b.n	1a00bb0a <__sfvwrite_r+0x146>
1a00bc2e:	42af      	cmp	r7, r5
1a00bc30:	bf28      	it	cs
1a00bc32:	462f      	movcs	r7, r5
1a00bc34:	463a      	mov	r2, r7
1a00bc36:	4649      	mov	r1, r9
1a00bc38:	f000 f91a 	bl	1a00be70 <memmove>
1a00bc3c:	68a3      	ldr	r3, [r4, #8]
1a00bc3e:	6822      	ldr	r2, [r4, #0]
1a00bc40:	1bdb      	subs	r3, r3, r7
1a00bc42:	443a      	add	r2, r7
1a00bc44:	60a3      	str	r3, [r4, #8]
1a00bc46:	6022      	str	r2, [r4, #0]
1a00bc48:	2b00      	cmp	r3, #0
1a00bc4a:	d1ee      	bne.n	1a00bc2a <__sfvwrite_r+0x266>
1a00bc4c:	4621      	mov	r1, r4
1a00bc4e:	4650      	mov	r0, sl
1a00bc50:	f7fc f9aa 	bl	1a007fa8 <_fflush_r>
1a00bc54:	2800      	cmp	r0, #0
1a00bc56:	d0e8      	beq.n	1a00bc2a <__sfvwrite_r+0x266>
1a00bc58:	e7b0      	b.n	1a00bbbc <__sfvwrite_r+0x1f8>
1a00bc5a:	462f      	mov	r7, r5
1a00bc5c:	46ab      	mov	fp, r5
1a00bc5e:	e748      	b.n	1a00baf2 <__sfvwrite_r+0x12e>
1a00bc60:	4621      	mov	r1, r4
1a00bc62:	4650      	mov	r0, sl
1a00bc64:	f7fc f9a0 	bl	1a007fa8 <_fflush_r>
1a00bc68:	2800      	cmp	r0, #0
1a00bc6a:	d08e      	beq.n	1a00bb8a <__sfvwrite_r+0x1c6>
1a00bc6c:	e7a6      	b.n	1a00bbbc <__sfvwrite_r+0x1f8>
1a00bc6e:	461a      	mov	r2, r3
1a00bc70:	4631      	mov	r1, r6
1a00bc72:	9301      	str	r3, [sp, #4]
1a00bc74:	f000 f8fc 	bl	1a00be70 <memmove>
1a00bc78:	9b01      	ldr	r3, [sp, #4]
1a00bc7a:	68a1      	ldr	r1, [r4, #8]
1a00bc7c:	6822      	ldr	r2, [r4, #0]
1a00bc7e:	1ac9      	subs	r1, r1, r3
1a00bc80:	441a      	add	r2, r3
1a00bc82:	60a1      	str	r1, [r4, #8]
1a00bc84:	6022      	str	r2, [r4, #0]
1a00bc86:	461d      	mov	r5, r3
1a00bc88:	e77b      	b.n	1a00bb82 <__sfvwrite_r+0x1be>
1a00bc8a:	4650      	mov	r0, sl
1a00bc8c:	f000 fc62 	bl	1a00c554 <_realloc_r>
1a00bc90:	4603      	mov	r3, r0
1a00bc92:	2800      	cmp	r0, #0
1a00bc94:	f47f af23 	bne.w	1a00bade <__sfvwrite_r+0x11a>
1a00bc98:	6921      	ldr	r1, [r4, #16]
1a00bc9a:	4650      	mov	r0, sl
1a00bc9c:	f7fc fa66 	bl	1a00816c <_free_r>
1a00bca0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00bca4:	220c      	movs	r2, #12
1a00bca6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00bcaa:	f8ca 2000 	str.w	r2, [sl]
1a00bcae:	e787      	b.n	1a00bbc0 <__sfvwrite_r+0x1fc>
1a00bcb0:	230c      	movs	r3, #12
1a00bcb2:	f8ca 3000 	str.w	r3, [sl]
1a00bcb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00bcba:	e781      	b.n	1a00bbc0 <__sfvwrite_r+0x1fc>
1a00bcbc:	f04f 30ff 	mov.w	r0, #4294967295
1a00bcc0:	e76c      	b.n	1a00bb9c <__sfvwrite_r+0x1d8>
1a00bcc2:	bf00      	nop
1a00bcc4:	7ffffffe 	.word	0x7ffffffe
1a00bcc8:	7ffffc00 	.word	0x7ffffc00

1a00bccc <_localeconv_r>:
1a00bccc:	4800      	ldr	r0, [pc, #0]	; (1a00bcd0 <_localeconv_r+0x4>)
1a00bcce:	4770      	bx	lr
1a00bcd0:	100009c0 	.word	0x100009c0

1a00bcd4 <__swhatbuf_r>:
1a00bcd4:	b570      	push	{r4, r5, r6, lr}
1a00bcd6:	460c      	mov	r4, r1
1a00bcd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a00bcdc:	2900      	cmp	r1, #0
1a00bcde:	b096      	sub	sp, #88	; 0x58
1a00bce0:	4615      	mov	r5, r2
1a00bce2:	461e      	mov	r6, r3
1a00bce4:	db14      	blt.n	1a00bd10 <__swhatbuf_r+0x3c>
1a00bce6:	466a      	mov	r2, sp
1a00bce8:	f7f5 fb58 	bl	1a00139c <_fstat_r>
1a00bcec:	2800      	cmp	r0, #0
1a00bcee:	db0f      	blt.n	1a00bd10 <__swhatbuf_r+0x3c>
1a00bcf0:	9a01      	ldr	r2, [sp, #4]
1a00bcf2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a00bcf6:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
1a00bcfa:	fab2 f282 	clz	r2, r2
1a00bcfe:	0952      	lsrs	r2, r2, #5
1a00bd00:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a00bd04:	f44f 6000 	mov.w	r0, #2048	; 0x800
1a00bd08:	6032      	str	r2, [r6, #0]
1a00bd0a:	602b      	str	r3, [r5, #0]
1a00bd0c:	b016      	add	sp, #88	; 0x58
1a00bd0e:	bd70      	pop	{r4, r5, r6, pc}
1a00bd10:	89a2      	ldrh	r2, [r4, #12]
1a00bd12:	2300      	movs	r3, #0
1a00bd14:	f012 0080 	ands.w	r0, r2, #128	; 0x80
1a00bd18:	6033      	str	r3, [r6, #0]
1a00bd1a:	d004      	beq.n	1a00bd26 <__swhatbuf_r+0x52>
1a00bd1c:	2240      	movs	r2, #64	; 0x40
1a00bd1e:	4618      	mov	r0, r3
1a00bd20:	602a      	str	r2, [r5, #0]
1a00bd22:	b016      	add	sp, #88	; 0x58
1a00bd24:	bd70      	pop	{r4, r5, r6, pc}
1a00bd26:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a00bd2a:	602b      	str	r3, [r5, #0]
1a00bd2c:	b016      	add	sp, #88	; 0x58
1a00bd2e:	bd70      	pop	{r4, r5, r6, pc}

1a00bd30 <__smakebuf_r>:
1a00bd30:	898a      	ldrh	r2, [r1, #12]
1a00bd32:	0792      	lsls	r2, r2, #30
1a00bd34:	460b      	mov	r3, r1
1a00bd36:	d506      	bpl.n	1a00bd46 <__smakebuf_r+0x16>
1a00bd38:	f101 0243 	add.w	r2, r1, #67	; 0x43
1a00bd3c:	2101      	movs	r1, #1
1a00bd3e:	601a      	str	r2, [r3, #0]
1a00bd40:	e9c3 2104 	strd	r2, r1, [r3, #16]
1a00bd44:	4770      	bx	lr
1a00bd46:	b570      	push	{r4, r5, r6, lr}
1a00bd48:	b082      	sub	sp, #8
1a00bd4a:	ab01      	add	r3, sp, #4
1a00bd4c:	466a      	mov	r2, sp
1a00bd4e:	460c      	mov	r4, r1
1a00bd50:	4606      	mov	r6, r0
1a00bd52:	f7ff ffbf 	bl	1a00bcd4 <__swhatbuf_r>
1a00bd56:	9900      	ldr	r1, [sp, #0]
1a00bd58:	4605      	mov	r5, r0
1a00bd5a:	4630      	mov	r0, r6
1a00bd5c:	f7fc fb52 	bl	1a008404 <_malloc_r>
1a00bd60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00bd64:	b170      	cbz	r0, 1a00bd84 <__smakebuf_r+0x54>
1a00bd66:	4916      	ldr	r1, [pc, #88]	; (1a00bdc0 <__smakebuf_r+0x90>)
1a00bd68:	63f1      	str	r1, [r6, #60]	; 0x3c
1a00bd6a:	9a01      	ldr	r2, [sp, #4]
1a00bd6c:	9900      	ldr	r1, [sp, #0]
1a00bd6e:	6020      	str	r0, [r4, #0]
1a00bd70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00bd74:	81a3      	strh	r3, [r4, #12]
1a00bd76:	e9c4 0104 	strd	r0, r1, [r4, #16]
1a00bd7a:	b98a      	cbnz	r2, 1a00bda0 <__smakebuf_r+0x70>
1a00bd7c:	432b      	orrs	r3, r5
1a00bd7e:	81a3      	strh	r3, [r4, #12]
1a00bd80:	b002      	add	sp, #8
1a00bd82:	bd70      	pop	{r4, r5, r6, pc}
1a00bd84:	059a      	lsls	r2, r3, #22
1a00bd86:	d4fb      	bmi.n	1a00bd80 <__smakebuf_r+0x50>
1a00bd88:	f023 0303 	bic.w	r3, r3, #3
1a00bd8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a00bd90:	f043 0302 	orr.w	r3, r3, #2
1a00bd94:	2101      	movs	r1, #1
1a00bd96:	81a3      	strh	r3, [r4, #12]
1a00bd98:	6022      	str	r2, [r4, #0]
1a00bd9a:	e9c4 2104 	strd	r2, r1, [r4, #16]
1a00bd9e:	e7ef      	b.n	1a00bd80 <__smakebuf_r+0x50>
1a00bda0:	4630      	mov	r0, r6
1a00bda2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a00bda6:	f7f5 fb0a 	bl	1a0013be <_isatty_r>
1a00bdaa:	b910      	cbnz	r0, 1a00bdb2 <__smakebuf_r+0x82>
1a00bdac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00bdb0:	e7e4      	b.n	1a00bd7c <__smakebuf_r+0x4c>
1a00bdb2:	89a3      	ldrh	r3, [r4, #12]
1a00bdb4:	f023 0303 	bic.w	r3, r3, #3
1a00bdb8:	f043 0301 	orr.w	r3, r3, #1
1a00bdbc:	b21b      	sxth	r3, r3
1a00bdbe:	e7dd      	b.n	1a00bd7c <__smakebuf_r+0x4c>
1a00bdc0:	1a008055 	.word	0x1a008055
1a00bdc4:	ffffffff 	.word	0xffffffff
1a00bdc8:	ffffffff 	.word	0xffffffff
1a00bdcc:	ffffffff 	.word	0xffffffff

1a00bdd0 <memchr>:
1a00bdd0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a00bdd4:	2a10      	cmp	r2, #16
1a00bdd6:	db2b      	blt.n	1a00be30 <memchr+0x60>
1a00bdd8:	f010 0f07 	tst.w	r0, #7
1a00bddc:	d008      	beq.n	1a00bdf0 <memchr+0x20>
1a00bdde:	f810 3b01 	ldrb.w	r3, [r0], #1
1a00bde2:	3a01      	subs	r2, #1
1a00bde4:	428b      	cmp	r3, r1
1a00bde6:	d02d      	beq.n	1a00be44 <memchr+0x74>
1a00bde8:	f010 0f07 	tst.w	r0, #7
1a00bdec:	b342      	cbz	r2, 1a00be40 <memchr+0x70>
1a00bdee:	d1f6      	bne.n	1a00bdde <memchr+0xe>
1a00bdf0:	b4f0      	push	{r4, r5, r6, r7}
1a00bdf2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a00bdf6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a00bdfa:	f022 0407 	bic.w	r4, r2, #7
1a00bdfe:	f07f 0700 	mvns.w	r7, #0
1a00be02:	2300      	movs	r3, #0
1a00be04:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a00be08:	3c08      	subs	r4, #8
1a00be0a:	ea85 0501 	eor.w	r5, r5, r1
1a00be0e:	ea86 0601 	eor.w	r6, r6, r1
1a00be12:	fa85 f547 	uadd8	r5, r5, r7
1a00be16:	faa3 f587 	sel	r5, r3, r7
1a00be1a:	fa86 f647 	uadd8	r6, r6, r7
1a00be1e:	faa5 f687 	sel	r6, r5, r7
1a00be22:	b98e      	cbnz	r6, 1a00be48 <memchr+0x78>
1a00be24:	d1ee      	bne.n	1a00be04 <memchr+0x34>
1a00be26:	bcf0      	pop	{r4, r5, r6, r7}
1a00be28:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a00be2c:	f002 0207 	and.w	r2, r2, #7
1a00be30:	b132      	cbz	r2, 1a00be40 <memchr+0x70>
1a00be32:	f810 3b01 	ldrb.w	r3, [r0], #1
1a00be36:	3a01      	subs	r2, #1
1a00be38:	ea83 0301 	eor.w	r3, r3, r1
1a00be3c:	b113      	cbz	r3, 1a00be44 <memchr+0x74>
1a00be3e:	d1f8      	bne.n	1a00be32 <memchr+0x62>
1a00be40:	2000      	movs	r0, #0
1a00be42:	4770      	bx	lr
1a00be44:	3801      	subs	r0, #1
1a00be46:	4770      	bx	lr
1a00be48:	2d00      	cmp	r5, #0
1a00be4a:	bf06      	itte	eq
1a00be4c:	4635      	moveq	r5, r6
1a00be4e:	3803      	subeq	r0, #3
1a00be50:	3807      	subne	r0, #7
1a00be52:	f015 0f01 	tst.w	r5, #1
1a00be56:	d107      	bne.n	1a00be68 <memchr+0x98>
1a00be58:	3001      	adds	r0, #1
1a00be5a:	f415 7f80 	tst.w	r5, #256	; 0x100
1a00be5e:	bf02      	ittt	eq
1a00be60:	3001      	addeq	r0, #1
1a00be62:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a00be66:	3001      	addeq	r0, #1
1a00be68:	bcf0      	pop	{r4, r5, r6, r7}
1a00be6a:	3801      	subs	r0, #1
1a00be6c:	4770      	bx	lr
1a00be6e:	bf00      	nop

1a00be70 <memmove>:
1a00be70:	4288      	cmp	r0, r1
1a00be72:	b4f0      	push	{r4, r5, r6, r7}
1a00be74:	d90d      	bls.n	1a00be92 <memmove+0x22>
1a00be76:	188b      	adds	r3, r1, r2
1a00be78:	4283      	cmp	r3, r0
1a00be7a:	d90a      	bls.n	1a00be92 <memmove+0x22>
1a00be7c:	1884      	adds	r4, r0, r2
1a00be7e:	b132      	cbz	r2, 1a00be8e <memmove+0x1e>
1a00be80:	4622      	mov	r2, r4
1a00be82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
1a00be86:	f802 4d01 	strb.w	r4, [r2, #-1]!
1a00be8a:	4299      	cmp	r1, r3
1a00be8c:	d1f9      	bne.n	1a00be82 <memmove+0x12>
1a00be8e:	bcf0      	pop	{r4, r5, r6, r7}
1a00be90:	4770      	bx	lr
1a00be92:	2a0f      	cmp	r2, #15
1a00be94:	d80e      	bhi.n	1a00beb4 <memmove+0x44>
1a00be96:	4603      	mov	r3, r0
1a00be98:	1e54      	subs	r4, r2, #1
1a00be9a:	2a00      	cmp	r2, #0
1a00be9c:	d0f7      	beq.n	1a00be8e <memmove+0x1e>
1a00be9e:	3401      	adds	r4, #1
1a00bea0:	440c      	add	r4, r1
1a00bea2:	3b01      	subs	r3, #1
1a00bea4:	f811 2b01 	ldrb.w	r2, [r1], #1
1a00bea8:	f803 2f01 	strb.w	r2, [r3, #1]!
1a00beac:	42a1      	cmp	r1, r4
1a00beae:	d1f9      	bne.n	1a00bea4 <memmove+0x34>
1a00beb0:	bcf0      	pop	{r4, r5, r6, r7}
1a00beb2:	4770      	bx	lr
1a00beb4:	ea40 0301 	orr.w	r3, r0, r1
1a00beb8:	079b      	lsls	r3, r3, #30
1a00beba:	d13b      	bne.n	1a00bf34 <memmove+0xc4>
1a00bebc:	f1a2 0710 	sub.w	r7, r2, #16
1a00bec0:	093f      	lsrs	r7, r7, #4
1a00bec2:	f101 0620 	add.w	r6, r1, #32
1a00bec6:	eb06 1607 	add.w	r6, r6, r7, lsl #4
1a00beca:	f101 0310 	add.w	r3, r1, #16
1a00bece:	f100 0410 	add.w	r4, r0, #16
1a00bed2:	f853 5c10 	ldr.w	r5, [r3, #-16]
1a00bed6:	f844 5c10 	str.w	r5, [r4, #-16]
1a00beda:	f853 5c0c 	ldr.w	r5, [r3, #-12]
1a00bede:	f844 5c0c 	str.w	r5, [r4, #-12]
1a00bee2:	f853 5c08 	ldr.w	r5, [r3, #-8]
1a00bee6:	f844 5c08 	str.w	r5, [r4, #-8]
1a00beea:	f853 5c04 	ldr.w	r5, [r3, #-4]
1a00beee:	f844 5c04 	str.w	r5, [r4, #-4]
1a00bef2:	3310      	adds	r3, #16
1a00bef4:	42b3      	cmp	r3, r6
1a00bef6:	f104 0410 	add.w	r4, r4, #16
1a00befa:	d1ea      	bne.n	1a00bed2 <memmove+0x62>
1a00befc:	1c7b      	adds	r3, r7, #1
1a00befe:	011b      	lsls	r3, r3, #4
1a00bf00:	f012 0f0c 	tst.w	r2, #12
1a00bf04:	4419      	add	r1, r3
1a00bf06:	f002 050f 	and.w	r5, r2, #15
1a00bf0a:	4403      	add	r3, r0
1a00bf0c:	d015      	beq.n	1a00bf3a <memmove+0xca>
1a00bf0e:	3d04      	subs	r5, #4
1a00bf10:	08ad      	lsrs	r5, r5, #2
1a00bf12:	eb03 0c85 	add.w	ip, r3, r5, lsl #2
1a00bf16:	1f1c      	subs	r4, r3, #4
1a00bf18:	460e      	mov	r6, r1
1a00bf1a:	f856 7b04 	ldr.w	r7, [r6], #4
1a00bf1e:	f844 7f04 	str.w	r7, [r4, #4]!
1a00bf22:	4564      	cmp	r4, ip
1a00bf24:	d1f9      	bne.n	1a00bf1a <memmove+0xaa>
1a00bf26:	3501      	adds	r5, #1
1a00bf28:	00ad      	lsls	r5, r5, #2
1a00bf2a:	442b      	add	r3, r5
1a00bf2c:	4429      	add	r1, r5
1a00bf2e:	f002 0203 	and.w	r2, r2, #3
1a00bf32:	e7b1      	b.n	1a00be98 <memmove+0x28>
1a00bf34:	1e54      	subs	r4, r2, #1
1a00bf36:	4603      	mov	r3, r0
1a00bf38:	e7b1      	b.n	1a00be9e <memmove+0x2e>
1a00bf3a:	462a      	mov	r2, r5
1a00bf3c:	e7ac      	b.n	1a00be98 <memmove+0x28>
1a00bf3e:	bf00      	nop

1a00bf40 <_Balloc>:
1a00bf40:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
1a00bf42:	b570      	push	{r4, r5, r6, lr}
1a00bf44:	4605      	mov	r5, r0
1a00bf46:	460c      	mov	r4, r1
1a00bf48:	b14b      	cbz	r3, 1a00bf5e <_Balloc+0x1e>
1a00bf4a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
1a00bf4e:	b180      	cbz	r0, 1a00bf72 <_Balloc+0x32>
1a00bf50:	6802      	ldr	r2, [r0, #0]
1a00bf52:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
1a00bf56:	2300      	movs	r3, #0
1a00bf58:	e9c0 3303 	strd	r3, r3, [r0, #12]
1a00bf5c:	bd70      	pop	{r4, r5, r6, pc}
1a00bf5e:	2221      	movs	r2, #33	; 0x21
1a00bf60:	2104      	movs	r1, #4
1a00bf62:	f000 fd63 	bl	1a00ca2c <_calloc_r>
1a00bf66:	4603      	mov	r3, r0
1a00bf68:	64e8      	str	r0, [r5, #76]	; 0x4c
1a00bf6a:	2800      	cmp	r0, #0
1a00bf6c:	d1ed      	bne.n	1a00bf4a <_Balloc+0xa>
1a00bf6e:	2000      	movs	r0, #0
1a00bf70:	bd70      	pop	{r4, r5, r6, pc}
1a00bf72:	2101      	movs	r1, #1
1a00bf74:	fa01 f604 	lsl.w	r6, r1, r4
1a00bf78:	1d72      	adds	r2, r6, #5
1a00bf7a:	4628      	mov	r0, r5
1a00bf7c:	0092      	lsls	r2, r2, #2
1a00bf7e:	f000 fd55 	bl	1a00ca2c <_calloc_r>
1a00bf82:	2800      	cmp	r0, #0
1a00bf84:	d0f3      	beq.n	1a00bf6e <_Balloc+0x2e>
1a00bf86:	e9c0 4601 	strd	r4, r6, [r0, #4]
1a00bf8a:	e7e4      	b.n	1a00bf56 <_Balloc+0x16>

1a00bf8c <_Bfree>:
1a00bf8c:	b131      	cbz	r1, 1a00bf9c <_Bfree+0x10>
1a00bf8e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
1a00bf90:	684a      	ldr	r2, [r1, #4]
1a00bf92:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
1a00bf96:	6008      	str	r0, [r1, #0]
1a00bf98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
1a00bf9c:	4770      	bx	lr
1a00bf9e:	bf00      	nop

1a00bfa0 <__multadd>:
1a00bfa0:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00bfa2:	690c      	ldr	r4, [r1, #16]
1a00bfa4:	b083      	sub	sp, #12
1a00bfa6:	460d      	mov	r5, r1
1a00bfa8:	4606      	mov	r6, r0
1a00bfaa:	f101 0c14 	add.w	ip, r1, #20
1a00bfae:	2700      	movs	r7, #0
1a00bfb0:	f8dc 0000 	ldr.w	r0, [ip]
1a00bfb4:	b281      	uxth	r1, r0
1a00bfb6:	fb02 3301 	mla	r3, r2, r1, r3
1a00bfba:	0c19      	lsrs	r1, r3, #16
1a00bfbc:	0c00      	lsrs	r0, r0, #16
1a00bfbe:	fb02 1000 	mla	r0, r2, r0, r1
1a00bfc2:	b29b      	uxth	r3, r3
1a00bfc4:	3701      	adds	r7, #1
1a00bfc6:	eb03 4300 	add.w	r3, r3, r0, lsl #16
1a00bfca:	42bc      	cmp	r4, r7
1a00bfcc:	f84c 3b04 	str.w	r3, [ip], #4
1a00bfd0:	ea4f 4310 	mov.w	r3, r0, lsr #16
1a00bfd4:	dcec      	bgt.n	1a00bfb0 <__multadd+0x10>
1a00bfd6:	b13b      	cbz	r3, 1a00bfe8 <__multadd+0x48>
1a00bfd8:	68aa      	ldr	r2, [r5, #8]
1a00bfda:	42a2      	cmp	r2, r4
1a00bfdc:	dd07      	ble.n	1a00bfee <__multadd+0x4e>
1a00bfde:	eb05 0284 	add.w	r2, r5, r4, lsl #2
1a00bfe2:	3401      	adds	r4, #1
1a00bfe4:	6153      	str	r3, [r2, #20]
1a00bfe6:	612c      	str	r4, [r5, #16]
1a00bfe8:	4628      	mov	r0, r5
1a00bfea:	b003      	add	sp, #12
1a00bfec:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a00bfee:	6869      	ldr	r1, [r5, #4]
1a00bff0:	9301      	str	r3, [sp, #4]
1a00bff2:	3101      	adds	r1, #1
1a00bff4:	4630      	mov	r0, r6
1a00bff6:	f7ff ffa3 	bl	1a00bf40 <_Balloc>
1a00bffa:	692a      	ldr	r2, [r5, #16]
1a00bffc:	3202      	adds	r2, #2
1a00bffe:	f105 010c 	add.w	r1, r5, #12
1a00c002:	4607      	mov	r7, r0
1a00c004:	0092      	lsls	r2, r2, #2
1a00c006:	300c      	adds	r0, #12
1a00c008:	f7fc fcb4 	bl	1a008974 <memcpy>
1a00c00c:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
1a00c00e:	6869      	ldr	r1, [r5, #4]
1a00c010:	9b01      	ldr	r3, [sp, #4]
1a00c012:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
1a00c016:	6028      	str	r0, [r5, #0]
1a00c018:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
1a00c01c:	463d      	mov	r5, r7
1a00c01e:	eb05 0284 	add.w	r2, r5, r4, lsl #2
1a00c022:	3401      	adds	r4, #1
1a00c024:	6153      	str	r3, [r2, #20]
1a00c026:	612c      	str	r4, [r5, #16]
1a00c028:	e7de      	b.n	1a00bfe8 <__multadd+0x48>
1a00c02a:	bf00      	nop

1a00c02c <__hi0bits>:
1a00c02c:	0c02      	lsrs	r2, r0, #16
1a00c02e:	0412      	lsls	r2, r2, #16
1a00c030:	4603      	mov	r3, r0
1a00c032:	b9ca      	cbnz	r2, 1a00c068 <__hi0bits+0x3c>
1a00c034:	0403      	lsls	r3, r0, #16
1a00c036:	2010      	movs	r0, #16
1a00c038:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
1a00c03c:	bf04      	itt	eq
1a00c03e:	021b      	lsleq	r3, r3, #8
1a00c040:	3008      	addeq	r0, #8
1a00c042:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
1a00c046:	bf04      	itt	eq
1a00c048:	011b      	lsleq	r3, r3, #4
1a00c04a:	3004      	addeq	r0, #4
1a00c04c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
1a00c050:	bf04      	itt	eq
1a00c052:	009b      	lsleq	r3, r3, #2
1a00c054:	3002      	addeq	r0, #2
1a00c056:	2b00      	cmp	r3, #0
1a00c058:	db05      	blt.n	1a00c066 <__hi0bits+0x3a>
1a00c05a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
1a00c05e:	f100 0001 	add.w	r0, r0, #1
1a00c062:	bf08      	it	eq
1a00c064:	2020      	moveq	r0, #32
1a00c066:	4770      	bx	lr
1a00c068:	2000      	movs	r0, #0
1a00c06a:	e7e5      	b.n	1a00c038 <__hi0bits+0xc>

1a00c06c <__lo0bits>:
1a00c06c:	6803      	ldr	r3, [r0, #0]
1a00c06e:	f013 0207 	ands.w	r2, r3, #7
1a00c072:	4601      	mov	r1, r0
1a00c074:	d007      	beq.n	1a00c086 <__lo0bits+0x1a>
1a00c076:	07da      	lsls	r2, r3, #31
1a00c078:	d420      	bmi.n	1a00c0bc <__lo0bits+0x50>
1a00c07a:	0798      	lsls	r0, r3, #30
1a00c07c:	d522      	bpl.n	1a00c0c4 <__lo0bits+0x58>
1a00c07e:	085b      	lsrs	r3, r3, #1
1a00c080:	600b      	str	r3, [r1, #0]
1a00c082:	2001      	movs	r0, #1
1a00c084:	4770      	bx	lr
1a00c086:	b298      	uxth	r0, r3
1a00c088:	b9b0      	cbnz	r0, 1a00c0b8 <__lo0bits+0x4c>
1a00c08a:	0c1b      	lsrs	r3, r3, #16
1a00c08c:	2010      	movs	r0, #16
1a00c08e:	f013 0fff 	tst.w	r3, #255	; 0xff
1a00c092:	bf04      	itt	eq
1a00c094:	0a1b      	lsreq	r3, r3, #8
1a00c096:	3008      	addeq	r0, #8
1a00c098:	071a      	lsls	r2, r3, #28
1a00c09a:	bf04      	itt	eq
1a00c09c:	091b      	lsreq	r3, r3, #4
1a00c09e:	3004      	addeq	r0, #4
1a00c0a0:	079a      	lsls	r2, r3, #30
1a00c0a2:	bf04      	itt	eq
1a00c0a4:	089b      	lsreq	r3, r3, #2
1a00c0a6:	3002      	addeq	r0, #2
1a00c0a8:	07da      	lsls	r2, r3, #31
1a00c0aa:	d403      	bmi.n	1a00c0b4 <__lo0bits+0x48>
1a00c0ac:	085b      	lsrs	r3, r3, #1
1a00c0ae:	f100 0001 	add.w	r0, r0, #1
1a00c0b2:	d005      	beq.n	1a00c0c0 <__lo0bits+0x54>
1a00c0b4:	600b      	str	r3, [r1, #0]
1a00c0b6:	4770      	bx	lr
1a00c0b8:	4610      	mov	r0, r2
1a00c0ba:	e7e8      	b.n	1a00c08e <__lo0bits+0x22>
1a00c0bc:	2000      	movs	r0, #0
1a00c0be:	4770      	bx	lr
1a00c0c0:	2020      	movs	r0, #32
1a00c0c2:	4770      	bx	lr
1a00c0c4:	089b      	lsrs	r3, r3, #2
1a00c0c6:	600b      	str	r3, [r1, #0]
1a00c0c8:	2002      	movs	r0, #2
1a00c0ca:	4770      	bx	lr

1a00c0cc <__i2b>:
1a00c0cc:	b510      	push	{r4, lr}
1a00c0ce:	460c      	mov	r4, r1
1a00c0d0:	2101      	movs	r1, #1
1a00c0d2:	f7ff ff35 	bl	1a00bf40 <_Balloc>
1a00c0d6:	2201      	movs	r2, #1
1a00c0d8:	e9c0 2404 	strd	r2, r4, [r0, #16]
1a00c0dc:	bd10      	pop	{r4, pc}
1a00c0de:	bf00      	nop

1a00c0e0 <__multiply>:
1a00c0e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00c0e4:	690e      	ldr	r6, [r1, #16]
1a00c0e6:	6917      	ldr	r7, [r2, #16]
1a00c0e8:	42be      	cmp	r6, r7
1a00c0ea:	b083      	sub	sp, #12
1a00c0ec:	460c      	mov	r4, r1
1a00c0ee:	4615      	mov	r5, r2
1a00c0f0:	db05      	blt.n	1a00c0fe <__multiply+0x1e>
1a00c0f2:	463a      	mov	r2, r7
1a00c0f4:	462b      	mov	r3, r5
1a00c0f6:	4637      	mov	r7, r6
1a00c0f8:	460d      	mov	r5, r1
1a00c0fa:	4616      	mov	r6, r2
1a00c0fc:	461c      	mov	r4, r3
1a00c0fe:	e9d5 1301 	ldrd	r1, r3, [r5, #4]
1a00c102:	eb07 0806 	add.w	r8, r7, r6
1a00c106:	4543      	cmp	r3, r8
1a00c108:	bfb8      	it	lt
1a00c10a:	3101      	addlt	r1, #1
1a00c10c:	f7ff ff18 	bl	1a00bf40 <_Balloc>
1a00c110:	f100 0a14 	add.w	sl, r0, #20
1a00c114:	eb0a 0988 	add.w	r9, sl, r8, lsl #2
1a00c118:	45ca      	cmp	sl, r9
1a00c11a:	9000      	str	r0, [sp, #0]
1a00c11c:	d205      	bcs.n	1a00c12a <__multiply+0x4a>
1a00c11e:	4653      	mov	r3, sl
1a00c120:	2100      	movs	r1, #0
1a00c122:	f843 1b04 	str.w	r1, [r3], #4
1a00c126:	4599      	cmp	r9, r3
1a00c128:	d8fb      	bhi.n	1a00c122 <__multiply+0x42>
1a00c12a:	f104 0e14 	add.w	lr, r4, #20
1a00c12e:	eb0e 0b86 	add.w	fp, lr, r6, lsl #2
1a00c132:	f105 0314 	add.w	r3, r5, #20
1a00c136:	45de      	cmp	lr, fp
1a00c138:	eb03 0787 	add.w	r7, r3, r7, lsl #2
1a00c13c:	d253      	bcs.n	1a00c1e6 <__multiply+0x106>
1a00c13e:	f8cd 8004 	str.w	r8, [sp, #4]
1a00c142:	4698      	mov	r8, r3
1a00c144:	e005      	b.n	1a00c152 <__multiply+0x72>
1a00c146:	0c09      	lsrs	r1, r1, #16
1a00c148:	d128      	bne.n	1a00c19c <__multiply+0xbc>
1a00c14a:	45f3      	cmp	fp, lr
1a00c14c:	f10a 0a04 	add.w	sl, sl, #4
1a00c150:	d947      	bls.n	1a00c1e2 <__multiply+0x102>
1a00c152:	f85e 1b04 	ldr.w	r1, [lr], #4
1a00c156:	b28e      	uxth	r6, r1
1a00c158:	2e00      	cmp	r6, #0
1a00c15a:	d0f4      	beq.n	1a00c146 <__multiply+0x66>
1a00c15c:	4645      	mov	r5, r8
1a00c15e:	4654      	mov	r4, sl
1a00c160:	2300      	movs	r3, #0
1a00c162:	f855 1b04 	ldr.w	r1, [r5], #4
1a00c166:	6820      	ldr	r0, [r4, #0]
1a00c168:	b28a      	uxth	r2, r1
1a00c16a:	fa1f fc80 	uxth.w	ip, r0
1a00c16e:	fb06 c202 	mla	r2, r6, r2, ip
1a00c172:	0c09      	lsrs	r1, r1, #16
1a00c174:	0c00      	lsrs	r0, r0, #16
1a00c176:	4413      	add	r3, r2
1a00c178:	fb06 0201 	mla	r2, r6, r1, r0
1a00c17c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
1a00c180:	b29b      	uxth	r3, r3
1a00c182:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a00c186:	42af      	cmp	r7, r5
1a00c188:	f844 3b04 	str.w	r3, [r4], #4
1a00c18c:	ea4f 4312 	mov.w	r3, r2, lsr #16
1a00c190:	d8e7      	bhi.n	1a00c162 <__multiply+0x82>
1a00c192:	6023      	str	r3, [r4, #0]
1a00c194:	f85e 1c04 	ldr.w	r1, [lr, #-4]
1a00c198:	0c09      	lsrs	r1, r1, #16
1a00c19a:	d0d6      	beq.n	1a00c14a <__multiply+0x6a>
1a00c19c:	f8da 3000 	ldr.w	r3, [sl]
1a00c1a0:	4640      	mov	r0, r8
1a00c1a2:	461a      	mov	r2, r3
1a00c1a4:	4654      	mov	r4, sl
1a00c1a6:	f04f 0c00 	mov.w	ip, #0
1a00c1aa:	8805      	ldrh	r5, [r0, #0]
1a00c1ac:	0c12      	lsrs	r2, r2, #16
1a00c1ae:	fb01 2205 	mla	r2, r1, r5, r2
1a00c1b2:	4494      	add	ip, r2
1a00c1b4:	b29b      	uxth	r3, r3
1a00c1b6:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
1a00c1ba:	f844 3b04 	str.w	r3, [r4], #4
1a00c1be:	f850 3b04 	ldr.w	r3, [r0], #4
1a00c1c2:	6822      	ldr	r2, [r4, #0]
1a00c1c4:	0c1b      	lsrs	r3, r3, #16
1a00c1c6:	b295      	uxth	r5, r2
1a00c1c8:	fb01 5303 	mla	r3, r1, r3, r5
1a00c1cc:	eb03 431c 	add.w	r3, r3, ip, lsr #16
1a00c1d0:	4287      	cmp	r7, r0
1a00c1d2:	ea4f 4c13 	mov.w	ip, r3, lsr #16
1a00c1d6:	d8e8      	bhi.n	1a00c1aa <__multiply+0xca>
1a00c1d8:	45f3      	cmp	fp, lr
1a00c1da:	6023      	str	r3, [r4, #0]
1a00c1dc:	f10a 0a04 	add.w	sl, sl, #4
1a00c1e0:	d8b7      	bhi.n	1a00c152 <__multiply+0x72>
1a00c1e2:	f8dd 8004 	ldr.w	r8, [sp, #4]
1a00c1e6:	f1b8 0f00 	cmp.w	r8, #0
1a00c1ea:	dd0b      	ble.n	1a00c204 <__multiply+0x124>
1a00c1ec:	f859 3c04 	ldr.w	r3, [r9, #-4]
1a00c1f0:	f1a9 0904 	sub.w	r9, r9, #4
1a00c1f4:	b11b      	cbz	r3, 1a00c1fe <__multiply+0x11e>
1a00c1f6:	e005      	b.n	1a00c204 <__multiply+0x124>
1a00c1f8:	f859 3d04 	ldr.w	r3, [r9, #-4]!
1a00c1fc:	b913      	cbnz	r3, 1a00c204 <__multiply+0x124>
1a00c1fe:	f1b8 0801 	subs.w	r8, r8, #1
1a00c202:	d1f9      	bne.n	1a00c1f8 <__multiply+0x118>
1a00c204:	9800      	ldr	r0, [sp, #0]
1a00c206:	f8c0 8010 	str.w	r8, [r0, #16]
1a00c20a:	b003      	add	sp, #12
1a00c20c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

1a00c210 <__pow5mult>:
1a00c210:	f012 0303 	ands.w	r3, r2, #3
1a00c214:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00c218:	4614      	mov	r4, r2
1a00c21a:	4607      	mov	r7, r0
1a00c21c:	d12e      	bne.n	1a00c27c <__pow5mult+0x6c>
1a00c21e:	460d      	mov	r5, r1
1a00c220:	10a4      	asrs	r4, r4, #2
1a00c222:	d01c      	beq.n	1a00c25e <__pow5mult+0x4e>
1a00c224:	6cbe      	ldr	r6, [r7, #72]	; 0x48
1a00c226:	b396      	cbz	r6, 1a00c28e <__pow5mult+0x7e>
1a00c228:	07e3      	lsls	r3, r4, #31
1a00c22a:	f04f 0800 	mov.w	r8, #0
1a00c22e:	d406      	bmi.n	1a00c23e <__pow5mult+0x2e>
1a00c230:	1064      	asrs	r4, r4, #1
1a00c232:	d014      	beq.n	1a00c25e <__pow5mult+0x4e>
1a00c234:	6830      	ldr	r0, [r6, #0]
1a00c236:	b1a8      	cbz	r0, 1a00c264 <__pow5mult+0x54>
1a00c238:	4606      	mov	r6, r0
1a00c23a:	07e3      	lsls	r3, r4, #31
1a00c23c:	d5f8      	bpl.n	1a00c230 <__pow5mult+0x20>
1a00c23e:	4632      	mov	r2, r6
1a00c240:	4629      	mov	r1, r5
1a00c242:	4638      	mov	r0, r7
1a00c244:	f7ff ff4c 	bl	1a00c0e0 <__multiply>
1a00c248:	b1b5      	cbz	r5, 1a00c278 <__pow5mult+0x68>
1a00c24a:	686a      	ldr	r2, [r5, #4]
1a00c24c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
1a00c24e:	1064      	asrs	r4, r4, #1
1a00c250:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
1a00c254:	6029      	str	r1, [r5, #0]
1a00c256:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
1a00c25a:	4605      	mov	r5, r0
1a00c25c:	d1ea      	bne.n	1a00c234 <__pow5mult+0x24>
1a00c25e:	4628      	mov	r0, r5
1a00c260:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00c264:	4632      	mov	r2, r6
1a00c266:	4631      	mov	r1, r6
1a00c268:	4638      	mov	r0, r7
1a00c26a:	f7ff ff39 	bl	1a00c0e0 <__multiply>
1a00c26e:	6030      	str	r0, [r6, #0]
1a00c270:	f8c0 8000 	str.w	r8, [r0]
1a00c274:	4606      	mov	r6, r0
1a00c276:	e7e0      	b.n	1a00c23a <__pow5mult+0x2a>
1a00c278:	4605      	mov	r5, r0
1a00c27a:	e7d9      	b.n	1a00c230 <__pow5mult+0x20>
1a00c27c:	3b01      	subs	r3, #1
1a00c27e:	4a0b      	ldr	r2, [pc, #44]	; (1a00c2ac <__pow5mult+0x9c>)
1a00c280:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
1a00c284:	2300      	movs	r3, #0
1a00c286:	f7ff fe8b 	bl	1a00bfa0 <__multadd>
1a00c28a:	4605      	mov	r5, r0
1a00c28c:	e7c8      	b.n	1a00c220 <__pow5mult+0x10>
1a00c28e:	2101      	movs	r1, #1
1a00c290:	4638      	mov	r0, r7
1a00c292:	f7ff fe55 	bl	1a00bf40 <_Balloc>
1a00c296:	f240 2371 	movw	r3, #625	; 0x271
1a00c29a:	6143      	str	r3, [r0, #20]
1a00c29c:	2201      	movs	r2, #1
1a00c29e:	2300      	movs	r3, #0
1a00c2a0:	6102      	str	r2, [r0, #16]
1a00c2a2:	4606      	mov	r6, r0
1a00c2a4:	64b8      	str	r0, [r7, #72]	; 0x48
1a00c2a6:	6003      	str	r3, [r0, #0]
1a00c2a8:	e7be      	b.n	1a00c228 <__pow5mult+0x18>
1a00c2aa:	bf00      	nop
1a00c2ac:	1a00d478 	.word	0x1a00d478

1a00c2b0 <__lshift>:
1a00c2b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a00c2b4:	690e      	ldr	r6, [r1, #16]
1a00c2b6:	460d      	mov	r5, r1
1a00c2b8:	ea4f 1962 	mov.w	r9, r2, asr #5
1a00c2bc:	e9d1 1301 	ldrd	r1, r3, [r1, #4]
1a00c2c0:	444e      	add	r6, r9
1a00c2c2:	1c74      	adds	r4, r6, #1
1a00c2c4:	429c      	cmp	r4, r3
1a00c2c6:	4690      	mov	r8, r2
1a00c2c8:	4607      	mov	r7, r0
1a00c2ca:	dd04      	ble.n	1a00c2d6 <__lshift+0x26>
1a00c2cc:	005b      	lsls	r3, r3, #1
1a00c2ce:	429c      	cmp	r4, r3
1a00c2d0:	f101 0101 	add.w	r1, r1, #1
1a00c2d4:	dcfa      	bgt.n	1a00c2cc <__lshift+0x1c>
1a00c2d6:	4638      	mov	r0, r7
1a00c2d8:	f7ff fe32 	bl	1a00bf40 <_Balloc>
1a00c2dc:	f1b9 0f00 	cmp.w	r9, #0
1a00c2e0:	f100 0c14 	add.w	ip, r0, #20
1a00c2e4:	dd0e      	ble.n	1a00c304 <__lshift+0x54>
1a00c2e6:	f109 0905 	add.w	r9, r9, #5
1a00c2ea:	ea4f 0989 	mov.w	r9, r9, lsl #2
1a00c2ee:	eb00 0109 	add.w	r1, r0, r9
1a00c2f2:	4663      	mov	r3, ip
1a00c2f4:	2200      	movs	r2, #0
1a00c2f6:	f843 2b04 	str.w	r2, [r3], #4
1a00c2fa:	428b      	cmp	r3, r1
1a00c2fc:	d1fb      	bne.n	1a00c2f6 <__lshift+0x46>
1a00c2fe:	f1a9 0914 	sub.w	r9, r9, #20
1a00c302:	44cc      	add	ip, r9
1a00c304:	6929      	ldr	r1, [r5, #16]
1a00c306:	f105 0314 	add.w	r3, r5, #20
1a00c30a:	f018 081f 	ands.w	r8, r8, #31
1a00c30e:	eb03 0e81 	add.w	lr, r3, r1, lsl #2
1a00c312:	d01d      	beq.n	1a00c350 <__lshift+0xa0>
1a00c314:	f1c8 0920 	rsb	r9, r8, #32
1a00c318:	2200      	movs	r2, #0
1a00c31a:	6819      	ldr	r1, [r3, #0]
1a00c31c:	fa01 f108 	lsl.w	r1, r1, r8
1a00c320:	4311      	orrs	r1, r2
1a00c322:	f84c 1b04 	str.w	r1, [ip], #4
1a00c326:	f853 2b04 	ldr.w	r2, [r3], #4
1a00c32a:	4573      	cmp	r3, lr
1a00c32c:	fa22 f209 	lsr.w	r2, r2, r9
1a00c330:	d3f3      	bcc.n	1a00c31a <__lshift+0x6a>
1a00c332:	f8cc 2000 	str.w	r2, [ip]
1a00c336:	2a00      	cmp	r2, #0
1a00c338:	bf18      	it	ne
1a00c33a:	4626      	movne	r6, r4
1a00c33c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
1a00c33e:	686a      	ldr	r2, [r5, #4]
1a00c340:	6106      	str	r6, [r0, #16]
1a00c342:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
1a00c346:	6029      	str	r1, [r5, #0]
1a00c348:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
1a00c34c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a00c350:	f1ac 0c04 	sub.w	ip, ip, #4
1a00c354:	f853 2b04 	ldr.w	r2, [r3], #4
1a00c358:	f84c 2f04 	str.w	r2, [ip, #4]!
1a00c35c:	459e      	cmp	lr, r3
1a00c35e:	d8f9      	bhi.n	1a00c354 <__lshift+0xa4>
1a00c360:	e7ec      	b.n	1a00c33c <__lshift+0x8c>
1a00c362:	bf00      	nop

1a00c364 <__mcmp>:
1a00c364:	b430      	push	{r4, r5}
1a00c366:	690b      	ldr	r3, [r1, #16]
1a00c368:	4605      	mov	r5, r0
1a00c36a:	6900      	ldr	r0, [r0, #16]
1a00c36c:	1ac0      	subs	r0, r0, r3
1a00c36e:	d110      	bne.n	1a00c392 <__mcmp+0x2e>
1a00c370:	009b      	lsls	r3, r3, #2
1a00c372:	3514      	adds	r5, #20
1a00c374:	3114      	adds	r1, #20
1a00c376:	4419      	add	r1, r3
1a00c378:	442b      	add	r3, r5
1a00c37a:	e001      	b.n	1a00c380 <__mcmp+0x1c>
1a00c37c:	429d      	cmp	r5, r3
1a00c37e:	d208      	bcs.n	1a00c392 <__mcmp+0x2e>
1a00c380:	f853 4d04 	ldr.w	r4, [r3, #-4]!
1a00c384:	f851 2d04 	ldr.w	r2, [r1, #-4]!
1a00c388:	4294      	cmp	r4, r2
1a00c38a:	d0f7      	beq.n	1a00c37c <__mcmp+0x18>
1a00c38c:	d203      	bcs.n	1a00c396 <__mcmp+0x32>
1a00c38e:	f04f 30ff 	mov.w	r0, #4294967295
1a00c392:	bc30      	pop	{r4, r5}
1a00c394:	4770      	bx	lr
1a00c396:	2001      	movs	r0, #1
1a00c398:	bc30      	pop	{r4, r5}
1a00c39a:	4770      	bx	lr

1a00c39c <__mdiff>:
1a00c39c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a00c3a0:	460f      	mov	r7, r1
1a00c3a2:	690d      	ldr	r5, [r1, #16]
1a00c3a4:	6911      	ldr	r1, [r2, #16]
1a00c3a6:	1a6d      	subs	r5, r5, r1
1a00c3a8:	2d00      	cmp	r5, #0
1a00c3aa:	4690      	mov	r8, r2
1a00c3ac:	4684      	mov	ip, r0
1a00c3ae:	f107 0414 	add.w	r4, r7, #20
1a00c3b2:	f102 0614 	add.w	r6, r2, #20
1a00c3b6:	d114      	bne.n	1a00c3e2 <__mdiff+0x46>
1a00c3b8:	0089      	lsls	r1, r1, #2
1a00c3ba:	1863      	adds	r3, r4, r1
1a00c3bc:	4431      	add	r1, r6
1a00c3be:	e001      	b.n	1a00c3c4 <__mdiff+0x28>
1a00c3c0:	42a3      	cmp	r3, r4
1a00c3c2:	d95d      	bls.n	1a00c480 <__mdiff+0xe4>
1a00c3c4:	f853 0d04 	ldr.w	r0, [r3, #-4]!
1a00c3c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
1a00c3cc:	4290      	cmp	r0, r2
1a00c3ce:	d0f7      	beq.n	1a00c3c0 <__mdiff+0x24>
1a00c3d0:	d209      	bcs.n	1a00c3e6 <__mdiff+0x4a>
1a00c3d2:	4622      	mov	r2, r4
1a00c3d4:	463b      	mov	r3, r7
1a00c3d6:	4634      	mov	r4, r6
1a00c3d8:	4647      	mov	r7, r8
1a00c3da:	4616      	mov	r6, r2
1a00c3dc:	4698      	mov	r8, r3
1a00c3de:	2501      	movs	r5, #1
1a00c3e0:	e001      	b.n	1a00c3e6 <__mdiff+0x4a>
1a00c3e2:	dbf6      	blt.n	1a00c3d2 <__mdiff+0x36>
1a00c3e4:	2500      	movs	r5, #0
1a00c3e6:	4660      	mov	r0, ip
1a00c3e8:	6879      	ldr	r1, [r7, #4]
1a00c3ea:	f7ff fda9 	bl	1a00bf40 <_Balloc>
1a00c3ee:	693f      	ldr	r7, [r7, #16]
1a00c3f0:	f8d8 3010 	ldr.w	r3, [r8, #16]
1a00c3f4:	60c5      	str	r5, [r0, #12]
1a00c3f6:	eb06 0e83 	add.w	lr, r6, r3, lsl #2
1a00c3fa:	eb04 0c87 	add.w	ip, r4, r7, lsl #2
1a00c3fe:	f100 0514 	add.w	r5, r0, #20
1a00c402:	2200      	movs	r2, #0
1a00c404:	e000      	b.n	1a00c408 <__mdiff+0x6c>
1a00c406:	460d      	mov	r5, r1
1a00c408:	f856 1b04 	ldr.w	r1, [r6], #4
1a00c40c:	f854 8b04 	ldr.w	r8, [r4], #4
1a00c410:	fa1f f981 	uxth.w	r9, r1
1a00c414:	fa12 f388 	uxtah	r3, r2, r8
1a00c418:	0c0a      	lsrs	r2, r1, #16
1a00c41a:	eba3 0309 	sub.w	r3, r3, r9
1a00c41e:	ebc2 4218 	rsb	r2, r2, r8, lsr #16
1a00c422:	eb02 4223 	add.w	r2, r2, r3, asr #16
1a00c426:	4629      	mov	r1, r5
1a00c428:	b29b      	uxth	r3, r3
1a00c42a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a00c42e:	45b6      	cmp	lr, r6
1a00c430:	ea4f 4222 	mov.w	r2, r2, asr #16
1a00c434:	f841 3b04 	str.w	r3, [r1], #4
1a00c438:	46a0      	mov	r8, r4
1a00c43a:	d8e4      	bhi.n	1a00c406 <__mdiff+0x6a>
1a00c43c:	45a4      	cmp	ip, r4
1a00c43e:	d916      	bls.n	1a00c46e <__mdiff+0xd2>
1a00c440:	460e      	mov	r6, r1
1a00c442:	f858 5b04 	ldr.w	r5, [r8], #4
1a00c446:	fa12 f385 	uxtah	r3, r2, r5
1a00c44a:	141a      	asrs	r2, r3, #16
1a00c44c:	eb02 4215 	add.w	r2, r2, r5, lsr #16
1a00c450:	b29b      	uxth	r3, r3
1a00c452:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a00c456:	45c4      	cmp	ip, r8
1a00c458:	f846 3b04 	str.w	r3, [r6], #4
1a00c45c:	ea4f 4222 	mov.w	r2, r2, asr #16
1a00c460:	d8ef      	bhi.n	1a00c442 <__mdiff+0xa6>
1a00c462:	f10c 35ff 	add.w	r5, ip, #4294967295
1a00c466:	1b2d      	subs	r5, r5, r4
1a00c468:	f025 0503 	bic.w	r5, r5, #3
1a00c46c:	440d      	add	r5, r1
1a00c46e:	b923      	cbnz	r3, 1a00c47a <__mdiff+0xde>
1a00c470:	f855 3d04 	ldr.w	r3, [r5, #-4]!
1a00c474:	3f01      	subs	r7, #1
1a00c476:	2b00      	cmp	r3, #0
1a00c478:	d0fa      	beq.n	1a00c470 <__mdiff+0xd4>
1a00c47a:	6107      	str	r7, [r0, #16]
1a00c47c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a00c480:	4660      	mov	r0, ip
1a00c482:	2100      	movs	r1, #0
1a00c484:	f7ff fd5c 	bl	1a00bf40 <_Balloc>
1a00c488:	2201      	movs	r2, #1
1a00c48a:	2300      	movs	r3, #0
1a00c48c:	e9c0 2304 	strd	r2, r3, [r0, #16]
1a00c490:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

1a00c494 <__d2b>:
1a00c494:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a00c498:	460f      	mov	r7, r1
1a00c49a:	b083      	sub	sp, #12
1a00c49c:	2101      	movs	r1, #1
1a00c49e:	ec55 4b10 	vmov	r4, r5, d0
1a00c4a2:	4616      	mov	r6, r2
1a00c4a4:	f7ff fd4c 	bl	1a00bf40 <_Balloc>
1a00c4a8:	f3c5 580a 	ubfx	r8, r5, #20, #11
1a00c4ac:	4681      	mov	r9, r0
1a00c4ae:	f3c5 0313 	ubfx	r3, r5, #0, #20
1a00c4b2:	f1b8 0f00 	cmp.w	r8, #0
1a00c4b6:	d001      	beq.n	1a00c4bc <__d2b+0x28>
1a00c4b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
1a00c4bc:	2c00      	cmp	r4, #0
1a00c4be:	9301      	str	r3, [sp, #4]
1a00c4c0:	d02b      	beq.n	1a00c51a <__d2b+0x86>
1a00c4c2:	4668      	mov	r0, sp
1a00c4c4:	9400      	str	r4, [sp, #0]
1a00c4c6:	f7ff fdd1 	bl	1a00c06c <__lo0bits>
1a00c4ca:	b9d0      	cbnz	r0, 1a00c502 <__d2b+0x6e>
1a00c4cc:	e9dd 2300 	ldrd	r2, r3, [sp]
1a00c4d0:	f8c9 2014 	str.w	r2, [r9, #20]
1a00c4d4:	2b00      	cmp	r3, #0
1a00c4d6:	bf14      	ite	ne
1a00c4d8:	2102      	movne	r1, #2
1a00c4da:	2101      	moveq	r1, #1
1a00c4dc:	f8c9 3018 	str.w	r3, [r9, #24]
1a00c4e0:	f8c9 1010 	str.w	r1, [r9, #16]
1a00c4e4:	f1b8 0f00 	cmp.w	r8, #0
1a00c4e8:	d024      	beq.n	1a00c534 <__d2b+0xa0>
1a00c4ea:	f2a8 4833 	subw	r8, r8, #1075	; 0x433
1a00c4ee:	eb08 0300 	add.w	r3, r8, r0
1a00c4f2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
1a00c4f6:	603b      	str	r3, [r7, #0]
1a00c4f8:	6030      	str	r0, [r6, #0]
1a00c4fa:	4648      	mov	r0, r9
1a00c4fc:	b003      	add	sp, #12
1a00c4fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a00c502:	e9dd 1300 	ldrd	r1, r3, [sp]
1a00c506:	f1c0 0220 	rsb	r2, r0, #32
1a00c50a:	fa03 f202 	lsl.w	r2, r3, r2
1a00c50e:	430a      	orrs	r2, r1
1a00c510:	40c3      	lsrs	r3, r0
1a00c512:	9301      	str	r3, [sp, #4]
1a00c514:	f8c9 2014 	str.w	r2, [r9, #20]
1a00c518:	e7dc      	b.n	1a00c4d4 <__d2b+0x40>
1a00c51a:	a801      	add	r0, sp, #4
1a00c51c:	f7ff fda6 	bl	1a00c06c <__lo0bits>
1a00c520:	9b01      	ldr	r3, [sp, #4]
1a00c522:	f8c9 3014 	str.w	r3, [r9, #20]
1a00c526:	2101      	movs	r1, #1
1a00c528:	3020      	adds	r0, #32
1a00c52a:	f8c9 1010 	str.w	r1, [r9, #16]
1a00c52e:	f1b8 0f00 	cmp.w	r8, #0
1a00c532:	d1da      	bne.n	1a00c4ea <__d2b+0x56>
1a00c534:	eb09 0381 	add.w	r3, r9, r1, lsl #2
1a00c538:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
1a00c53c:	6038      	str	r0, [r7, #0]
1a00c53e:	6918      	ldr	r0, [r3, #16]
1a00c540:	f7ff fd74 	bl	1a00c02c <__hi0bits>
1a00c544:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
1a00c548:	6030      	str	r0, [r6, #0]
1a00c54a:	4648      	mov	r0, r9
1a00c54c:	b003      	add	sp, #12
1a00c54e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a00c552:	bf00      	nop

1a00c554 <_realloc_r>:
1a00c554:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00c558:	4617      	mov	r7, r2
1a00c55a:	2900      	cmp	r1, #0
1a00c55c:	f000 80bb 	beq.w	1a00c6d6 <_realloc_r+0x182>
1a00c560:	f107 040b 	add.w	r4, r7, #11
1a00c564:	4681      	mov	r9, r0
1a00c566:	460d      	mov	r5, r1
1a00c568:	f7fc faee 	bl	1a008b48 <__malloc_lock>
1a00c56c:	2c16      	cmp	r4, #22
1a00c56e:	d85e      	bhi.n	1a00c62e <_realloc_r+0xda>
1a00c570:	2410      	movs	r4, #16
1a00c572:	4622      	mov	r2, r4
1a00c574:	42a7      	cmp	r7, r4
1a00c576:	d85f      	bhi.n	1a00c638 <_realloc_r+0xe4>
1a00c578:	f855 ec04 	ldr.w	lr, [r5, #-4]
1a00c57c:	f02e 0603 	bic.w	r6, lr, #3
1a00c580:	f1a5 0808 	sub.w	r8, r5, #8
1a00c584:	4296      	cmp	r6, r2
1a00c586:	eb08 0a06 	add.w	sl, r8, r6
1a00c58a:	f280 8081 	bge.w	1a00c690 <_realloc_r+0x13c>
1a00c58e:	4bcb      	ldr	r3, [pc, #812]	; (1a00c8bc <_realloc_r+0x368>)
1a00c590:	f8da 0004 	ldr.w	r0, [sl, #4]
1a00c594:	6899      	ldr	r1, [r3, #8]
1a00c596:	4551      	cmp	r1, sl
1a00c598:	f000 80b5 	beq.w	1a00c706 <_realloc_r+0x1b2>
1a00c59c:	f020 0301 	bic.w	r3, r0, #1
1a00c5a0:	4453      	add	r3, sl
1a00c5a2:	685b      	ldr	r3, [r3, #4]
1a00c5a4:	07db      	lsls	r3, r3, #31
1a00c5a6:	f100 808a 	bmi.w	1a00c6be <_realloc_r+0x16a>
1a00c5aa:	f020 0003 	bic.w	r0, r0, #3
1a00c5ae:	1833      	adds	r3, r6, r0
1a00c5b0:	4293      	cmp	r3, r2
1a00c5b2:	f280 8112 	bge.w	1a00c7da <_realloc_r+0x286>
1a00c5b6:	f01e 0f01 	tst.w	lr, #1
1a00c5ba:	d10f      	bne.n	1a00c5dc <_realloc_r+0x88>
1a00c5bc:	f855 3c08 	ldr.w	r3, [r5, #-8]
1a00c5c0:	eba8 0b03 	sub.w	fp, r8, r3
1a00c5c4:	f8db 1004 	ldr.w	r1, [fp, #4]
1a00c5c8:	f021 0103 	bic.w	r1, r1, #3
1a00c5cc:	4408      	add	r0, r1
1a00c5ce:	1983      	adds	r3, r0, r6
1a00c5d0:	4293      	cmp	r3, r2
1a00c5d2:	f280 8116 	bge.w	1a00c802 <_realloc_r+0x2ae>
1a00c5d6:	1873      	adds	r3, r6, r1
1a00c5d8:	4293      	cmp	r3, r2
1a00c5da:	da34      	bge.n	1a00c646 <_realloc_r+0xf2>
1a00c5dc:	4639      	mov	r1, r7
1a00c5de:	4648      	mov	r0, r9
1a00c5e0:	f7fb ff10 	bl	1a008404 <_malloc_r>
1a00c5e4:	4607      	mov	r7, r0
1a00c5e6:	b1e0      	cbz	r0, 1a00c622 <_realloc_r+0xce>
1a00c5e8:	f855 3c04 	ldr.w	r3, [r5, #-4]
1a00c5ec:	f023 0301 	bic.w	r3, r3, #1
1a00c5f0:	4443      	add	r3, r8
1a00c5f2:	f1a0 0208 	sub.w	r2, r0, #8
1a00c5f6:	4293      	cmp	r3, r2
1a00c5f8:	f000 80f7 	beq.w	1a00c7ea <_realloc_r+0x296>
1a00c5fc:	1f32      	subs	r2, r6, #4
1a00c5fe:	2a24      	cmp	r2, #36	; 0x24
1a00c600:	f200 80fb 	bhi.w	1a00c7fa <_realloc_r+0x2a6>
1a00c604:	2a13      	cmp	r2, #19
1a00c606:	6829      	ldr	r1, [r5, #0]
1a00c608:	f200 80c9 	bhi.w	1a00c79e <_realloc_r+0x24a>
1a00c60c:	4603      	mov	r3, r0
1a00c60e:	462a      	mov	r2, r5
1a00c610:	6019      	str	r1, [r3, #0]
1a00c612:	6851      	ldr	r1, [r2, #4]
1a00c614:	6059      	str	r1, [r3, #4]
1a00c616:	6892      	ldr	r2, [r2, #8]
1a00c618:	609a      	str	r2, [r3, #8]
1a00c61a:	4629      	mov	r1, r5
1a00c61c:	4648      	mov	r0, r9
1a00c61e:	f7fb fda5 	bl	1a00816c <_free_r>
1a00c622:	4648      	mov	r0, r9
1a00c624:	f7fc fa96 	bl	1a008b54 <__malloc_unlock>
1a00c628:	4638      	mov	r0, r7
1a00c62a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00c62e:	f024 0407 	bic.w	r4, r4, #7
1a00c632:	2c00      	cmp	r4, #0
1a00c634:	4622      	mov	r2, r4
1a00c636:	da9d      	bge.n	1a00c574 <_realloc_r+0x20>
1a00c638:	230c      	movs	r3, #12
1a00c63a:	f8c9 3000 	str.w	r3, [r9]
1a00c63e:	2700      	movs	r7, #0
1a00c640:	4638      	mov	r0, r7
1a00c642:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00c646:	465f      	mov	r7, fp
1a00c648:	f8db 100c 	ldr.w	r1, [fp, #12]
1a00c64c:	f857 0f08 	ldr.w	r0, [r7, #8]!
1a00c650:	1f32      	subs	r2, r6, #4
1a00c652:	2a24      	cmp	r2, #36	; 0x24
1a00c654:	60c1      	str	r1, [r0, #12]
1a00c656:	eb0b 0a03 	add.w	sl, fp, r3
1a00c65a:	6088      	str	r0, [r1, #8]
1a00c65c:	f200 80d9 	bhi.w	1a00c812 <_realloc_r+0x2be>
1a00c660:	2a13      	cmp	r2, #19
1a00c662:	6829      	ldr	r1, [r5, #0]
1a00c664:	f240 80d3 	bls.w	1a00c80e <_realloc_r+0x2ba>
1a00c668:	f8cb 1008 	str.w	r1, [fp, #8]
1a00c66c:	6869      	ldr	r1, [r5, #4]
1a00c66e:	f8cb 100c 	str.w	r1, [fp, #12]
1a00c672:	2a1b      	cmp	r2, #27
1a00c674:	68a9      	ldr	r1, [r5, #8]
1a00c676:	f200 80e0 	bhi.w	1a00c83a <_realloc_r+0x2e6>
1a00c67a:	f10b 0210 	add.w	r2, fp, #16
1a00c67e:	3508      	adds	r5, #8
1a00c680:	6011      	str	r1, [r2, #0]
1a00c682:	6869      	ldr	r1, [r5, #4]
1a00c684:	6051      	str	r1, [r2, #4]
1a00c686:	68a9      	ldr	r1, [r5, #8]
1a00c688:	6091      	str	r1, [r2, #8]
1a00c68a:	461e      	mov	r6, r3
1a00c68c:	46d8      	mov	r8, fp
1a00c68e:	463d      	mov	r5, r7
1a00c690:	f8d8 3004 	ldr.w	r3, [r8, #4]
1a00c694:	1b32      	subs	r2, r6, r4
1a00c696:	2a0f      	cmp	r2, #15
1a00c698:	f003 0301 	and.w	r3, r3, #1
1a00c69c:	d820      	bhi.n	1a00c6e0 <_realloc_r+0x18c>
1a00c69e:	4333      	orrs	r3, r6
1a00c6a0:	f8c8 3004 	str.w	r3, [r8, #4]
1a00c6a4:	f8da 3004 	ldr.w	r3, [sl, #4]
1a00c6a8:	f043 0301 	orr.w	r3, r3, #1
1a00c6ac:	f8ca 3004 	str.w	r3, [sl, #4]
1a00c6b0:	4648      	mov	r0, r9
1a00c6b2:	462f      	mov	r7, r5
1a00c6b4:	f7fc fa4e 	bl	1a008b54 <__malloc_unlock>
1a00c6b8:	4638      	mov	r0, r7
1a00c6ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00c6be:	f01e 0f01 	tst.w	lr, #1
1a00c6c2:	d18b      	bne.n	1a00c5dc <_realloc_r+0x88>
1a00c6c4:	f855 3c08 	ldr.w	r3, [r5, #-8]
1a00c6c8:	eba8 0b03 	sub.w	fp, r8, r3
1a00c6cc:	f8db 1004 	ldr.w	r1, [fp, #4]
1a00c6d0:	f021 0103 	bic.w	r1, r1, #3
1a00c6d4:	e77f      	b.n	1a00c5d6 <_realloc_r+0x82>
1a00c6d6:	4611      	mov	r1, r2
1a00c6d8:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00c6dc:	f7fb be92 	b.w	1a008404 <_malloc_r>
1a00c6e0:	eb08 0104 	add.w	r1, r8, r4
1a00c6e4:	4323      	orrs	r3, r4
1a00c6e6:	f042 0201 	orr.w	r2, r2, #1
1a00c6ea:	f8c8 3004 	str.w	r3, [r8, #4]
1a00c6ee:	604a      	str	r2, [r1, #4]
1a00c6f0:	f8da 3004 	ldr.w	r3, [sl, #4]
1a00c6f4:	f043 0301 	orr.w	r3, r3, #1
1a00c6f8:	3108      	adds	r1, #8
1a00c6fa:	f8ca 3004 	str.w	r3, [sl, #4]
1a00c6fe:	4648      	mov	r0, r9
1a00c700:	f7fb fd34 	bl	1a00816c <_free_r>
1a00c704:	e7d4      	b.n	1a00c6b0 <_realloc_r+0x15c>
1a00c706:	f020 0003 	bic.w	r0, r0, #3
1a00c70a:	1831      	adds	r1, r6, r0
1a00c70c:	f104 0c10 	add.w	ip, r4, #16
1a00c710:	4561      	cmp	r1, ip
1a00c712:	da4f      	bge.n	1a00c7b4 <_realloc_r+0x260>
1a00c714:	f01e 0f01 	tst.w	lr, #1
1a00c718:	f47f af60 	bne.w	1a00c5dc <_realloc_r+0x88>
1a00c71c:	f855 1c08 	ldr.w	r1, [r5, #-8]
1a00c720:	eba8 0b01 	sub.w	fp, r8, r1
1a00c724:	f8db 1004 	ldr.w	r1, [fp, #4]
1a00c728:	f021 0103 	bic.w	r1, r1, #3
1a00c72c:	4408      	add	r0, r1
1a00c72e:	eb00 0a06 	add.w	sl, r0, r6
1a00c732:	45d4      	cmp	ip, sl
1a00c734:	f73f af4f 	bgt.w	1a00c5d6 <_realloc_r+0x82>
1a00c738:	465f      	mov	r7, fp
1a00c73a:	f8db 100c 	ldr.w	r1, [fp, #12]
1a00c73e:	f857 0f08 	ldr.w	r0, [r7, #8]!
1a00c742:	1f32      	subs	r2, r6, #4
1a00c744:	2a24      	cmp	r2, #36	; 0x24
1a00c746:	60c1      	str	r1, [r0, #12]
1a00c748:	6088      	str	r0, [r1, #8]
1a00c74a:	f200 8099 	bhi.w	1a00c880 <_realloc_r+0x32c>
1a00c74e:	2a13      	cmp	r2, #19
1a00c750:	6829      	ldr	r1, [r5, #0]
1a00c752:	f240 8093 	bls.w	1a00c87c <_realloc_r+0x328>
1a00c756:	f8cb 1008 	str.w	r1, [fp, #8]
1a00c75a:	6869      	ldr	r1, [r5, #4]
1a00c75c:	f8cb 100c 	str.w	r1, [fp, #12]
1a00c760:	2a1b      	cmp	r2, #27
1a00c762:	68a9      	ldr	r1, [r5, #8]
1a00c764:	f200 8092 	bhi.w	1a00c88c <_realloc_r+0x338>
1a00c768:	f10b 0210 	add.w	r2, fp, #16
1a00c76c:	3508      	adds	r5, #8
1a00c76e:	6011      	str	r1, [r2, #0]
1a00c770:	6869      	ldr	r1, [r5, #4]
1a00c772:	6051      	str	r1, [r2, #4]
1a00c774:	68a9      	ldr	r1, [r5, #8]
1a00c776:	6091      	str	r1, [r2, #8]
1a00c778:	eb0b 0104 	add.w	r1, fp, r4
1a00c77c:	ebaa 0204 	sub.w	r2, sl, r4
1a00c780:	f042 0201 	orr.w	r2, r2, #1
1a00c784:	6099      	str	r1, [r3, #8]
1a00c786:	604a      	str	r2, [r1, #4]
1a00c788:	f8db 3004 	ldr.w	r3, [fp, #4]
1a00c78c:	f003 0301 	and.w	r3, r3, #1
1a00c790:	431c      	orrs	r4, r3
1a00c792:	4648      	mov	r0, r9
1a00c794:	f8cb 4004 	str.w	r4, [fp, #4]
1a00c798:	f7fc f9dc 	bl	1a008b54 <__malloc_unlock>
1a00c79c:	e750      	b.n	1a00c640 <_realloc_r+0xec>
1a00c79e:	6001      	str	r1, [r0, #0]
1a00c7a0:	686b      	ldr	r3, [r5, #4]
1a00c7a2:	6043      	str	r3, [r0, #4]
1a00c7a4:	2a1b      	cmp	r2, #27
1a00c7a6:	d83c      	bhi.n	1a00c822 <_realloc_r+0x2ce>
1a00c7a8:	f105 0208 	add.w	r2, r5, #8
1a00c7ac:	f100 0308 	add.w	r3, r0, #8
1a00c7b0:	68a9      	ldr	r1, [r5, #8]
1a00c7b2:	e72d      	b.n	1a00c610 <_realloc_r+0xbc>
1a00c7b4:	eb08 0004 	add.w	r0, r8, r4
1a00c7b8:	1b0a      	subs	r2, r1, r4
1a00c7ba:	f042 0201 	orr.w	r2, r2, #1
1a00c7be:	6098      	str	r0, [r3, #8]
1a00c7c0:	6042      	str	r2, [r0, #4]
1a00c7c2:	f855 3c04 	ldr.w	r3, [r5, #-4]
1a00c7c6:	f003 0301 	and.w	r3, r3, #1
1a00c7ca:	431c      	orrs	r4, r3
1a00c7cc:	4648      	mov	r0, r9
1a00c7ce:	f845 4c04 	str.w	r4, [r5, #-4]
1a00c7d2:	f7fc f9bf 	bl	1a008b54 <__malloc_unlock>
1a00c7d6:	462f      	mov	r7, r5
1a00c7d8:	e732      	b.n	1a00c640 <_realloc_r+0xec>
1a00c7da:	e9da 1202 	ldrd	r1, r2, [sl, #8]
1a00c7de:	461e      	mov	r6, r3
1a00c7e0:	60ca      	str	r2, [r1, #12]
1a00c7e2:	eb08 0a03 	add.w	sl, r8, r3
1a00c7e6:	6091      	str	r1, [r2, #8]
1a00c7e8:	e752      	b.n	1a00c690 <_realloc_r+0x13c>
1a00c7ea:	f850 3c04 	ldr.w	r3, [r0, #-4]
1a00c7ee:	f023 0303 	bic.w	r3, r3, #3
1a00c7f2:	441e      	add	r6, r3
1a00c7f4:	eb08 0a06 	add.w	sl, r8, r6
1a00c7f8:	e74a      	b.n	1a00c690 <_realloc_r+0x13c>
1a00c7fa:	4629      	mov	r1, r5
1a00c7fc:	f7ff fb38 	bl	1a00be70 <memmove>
1a00c800:	e70b      	b.n	1a00c61a <_realloc_r+0xc6>
1a00c802:	e9da 1202 	ldrd	r1, r2, [sl, #8]
1a00c806:	465f      	mov	r7, fp
1a00c808:	60ca      	str	r2, [r1, #12]
1a00c80a:	6091      	str	r1, [r2, #8]
1a00c80c:	e71c      	b.n	1a00c648 <_realloc_r+0xf4>
1a00c80e:	463a      	mov	r2, r7
1a00c810:	e736      	b.n	1a00c680 <_realloc_r+0x12c>
1a00c812:	4629      	mov	r1, r5
1a00c814:	4638      	mov	r0, r7
1a00c816:	461e      	mov	r6, r3
1a00c818:	46d8      	mov	r8, fp
1a00c81a:	f7ff fb29 	bl	1a00be70 <memmove>
1a00c81e:	463d      	mov	r5, r7
1a00c820:	e736      	b.n	1a00c690 <_realloc_r+0x13c>
1a00c822:	68ab      	ldr	r3, [r5, #8]
1a00c824:	6083      	str	r3, [r0, #8]
1a00c826:	68eb      	ldr	r3, [r5, #12]
1a00c828:	60c3      	str	r3, [r0, #12]
1a00c82a:	2a24      	cmp	r2, #36	; 0x24
1a00c82c:	d011      	beq.n	1a00c852 <_realloc_r+0x2fe>
1a00c82e:	f105 0210 	add.w	r2, r5, #16
1a00c832:	f100 0310 	add.w	r3, r0, #16
1a00c836:	6929      	ldr	r1, [r5, #16]
1a00c838:	e6ea      	b.n	1a00c610 <_realloc_r+0xbc>
1a00c83a:	f8cb 1010 	str.w	r1, [fp, #16]
1a00c83e:	68e9      	ldr	r1, [r5, #12]
1a00c840:	f8cb 1014 	str.w	r1, [fp, #20]
1a00c844:	2a24      	cmp	r2, #36	; 0x24
1a00c846:	d00e      	beq.n	1a00c866 <_realloc_r+0x312>
1a00c848:	6929      	ldr	r1, [r5, #16]
1a00c84a:	f10b 0218 	add.w	r2, fp, #24
1a00c84e:	3510      	adds	r5, #16
1a00c850:	e716      	b.n	1a00c680 <_realloc_r+0x12c>
1a00c852:	692b      	ldr	r3, [r5, #16]
1a00c854:	6103      	str	r3, [r0, #16]
1a00c856:	696b      	ldr	r3, [r5, #20]
1a00c858:	6143      	str	r3, [r0, #20]
1a00c85a:	69a9      	ldr	r1, [r5, #24]
1a00c85c:	f105 0218 	add.w	r2, r5, #24
1a00c860:	f100 0318 	add.w	r3, r0, #24
1a00c864:	e6d4      	b.n	1a00c610 <_realloc_r+0xbc>
1a00c866:	692a      	ldr	r2, [r5, #16]
1a00c868:	f8cb 2018 	str.w	r2, [fp, #24]
1a00c86c:	696a      	ldr	r2, [r5, #20]
1a00c86e:	f8cb 201c 	str.w	r2, [fp, #28]
1a00c872:	69a9      	ldr	r1, [r5, #24]
1a00c874:	f10b 0220 	add.w	r2, fp, #32
1a00c878:	3518      	adds	r5, #24
1a00c87a:	e701      	b.n	1a00c680 <_realloc_r+0x12c>
1a00c87c:	463a      	mov	r2, r7
1a00c87e:	e776      	b.n	1a00c76e <_realloc_r+0x21a>
1a00c880:	4629      	mov	r1, r5
1a00c882:	4638      	mov	r0, r7
1a00c884:	f7ff faf4 	bl	1a00be70 <memmove>
1a00c888:	4b0c      	ldr	r3, [pc, #48]	; (1a00c8bc <_realloc_r+0x368>)
1a00c88a:	e775      	b.n	1a00c778 <_realloc_r+0x224>
1a00c88c:	f8cb 1010 	str.w	r1, [fp, #16]
1a00c890:	68e9      	ldr	r1, [r5, #12]
1a00c892:	f8cb 1014 	str.w	r1, [fp, #20]
1a00c896:	2a24      	cmp	r2, #36	; 0x24
1a00c898:	d004      	beq.n	1a00c8a4 <_realloc_r+0x350>
1a00c89a:	6929      	ldr	r1, [r5, #16]
1a00c89c:	f10b 0218 	add.w	r2, fp, #24
1a00c8a0:	3510      	adds	r5, #16
1a00c8a2:	e764      	b.n	1a00c76e <_realloc_r+0x21a>
1a00c8a4:	692a      	ldr	r2, [r5, #16]
1a00c8a6:	f8cb 2018 	str.w	r2, [fp, #24]
1a00c8aa:	696a      	ldr	r2, [r5, #20]
1a00c8ac:	f8cb 201c 	str.w	r2, [fp, #28]
1a00c8b0:	69a9      	ldr	r1, [r5, #24]
1a00c8b2:	f10b 0220 	add.w	r2, fp, #32
1a00c8b6:	3518      	adds	r5, #24
1a00c8b8:	e759      	b.n	1a00c76e <_realloc_r+0x21a>
1a00c8ba:	bf00      	nop
1a00c8bc:	100004c0 	.word	0x100004c0

1a00c8c0 <frexp>:
1a00c8c0:	ec53 2b10 	vmov	r2, r3, d0
1a00c8c4:	b570      	push	{r4, r5, r6, lr}
1a00c8c6:	4e16      	ldr	r6, [pc, #88]	; (1a00c920 <frexp+0x60>)
1a00c8c8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
1a00c8cc:	2500      	movs	r5, #0
1a00c8ce:	42b1      	cmp	r1, r6
1a00c8d0:	4604      	mov	r4, r0
1a00c8d2:	6005      	str	r5, [r0, #0]
1a00c8d4:	dc21      	bgt.n	1a00c91a <frexp+0x5a>
1a00c8d6:	ee10 6a10 	vmov	r6, s0
1a00c8da:	430e      	orrs	r6, r1
1a00c8dc:	d01d      	beq.n	1a00c91a <frexp+0x5a>
1a00c8de:	4e11      	ldr	r6, [pc, #68]	; (1a00c924 <frexp+0x64>)
1a00c8e0:	401e      	ands	r6, r3
1a00c8e2:	4618      	mov	r0, r3
1a00c8e4:	b966      	cbnz	r6, 1a00c900 <frexp+0x40>
1a00c8e6:	4619      	mov	r1, r3
1a00c8e8:	2200      	movs	r2, #0
1a00c8ea:	ee10 0a10 	vmov	r0, s0
1a00c8ee:	4b0e      	ldr	r3, [pc, #56]	; (1a00c928 <frexp+0x68>)
1a00c8f0:	f7fa fe08 	bl	1a007504 <__aeabi_dmul>
1a00c8f4:	f06f 0535 	mvn.w	r5, #53	; 0x35
1a00c8f8:	4602      	mov	r2, r0
1a00c8fa:	4608      	mov	r0, r1
1a00c8fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
1a00c900:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
1a00c904:	1509      	asrs	r1, r1, #20
1a00c906:	f420 00e0 	bic.w	r0, r0, #7340032	; 0x700000
1a00c90a:	f2a1 31fe 	subw	r1, r1, #1022	; 0x3fe
1a00c90e:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
1a00c912:	4429      	add	r1, r5
1a00c914:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
1a00c918:	6021      	str	r1, [r4, #0]
1a00c91a:	ec43 2b10 	vmov	d0, r2, r3
1a00c91e:	bd70      	pop	{r4, r5, r6, pc}
1a00c920:	7fefffff 	.word	0x7fefffff
1a00c924:	7ff00000 	.word	0x7ff00000
1a00c928:	43500000 	.word	0x43500000

1a00c92c <strncpy>:
1a00c92c:	b470      	push	{r4, r5, r6}
1a00c92e:	ea40 0401 	orr.w	r4, r0, r1
1a00c932:	07a3      	lsls	r3, r4, #30
1a00c934:	d127      	bne.n	1a00c986 <strncpy+0x5a>
1a00c936:	2a03      	cmp	r2, #3
1a00c938:	d925      	bls.n	1a00c986 <strncpy+0x5a>
1a00c93a:	460b      	mov	r3, r1
1a00c93c:	4606      	mov	r6, r0
1a00c93e:	4619      	mov	r1, r3
1a00c940:	f853 5b04 	ldr.w	r5, [r3], #4
1a00c944:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
1a00c948:	ea24 0405 	bic.w	r4, r4, r5
1a00c94c:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
1a00c950:	d106      	bne.n	1a00c960 <strncpy+0x34>
1a00c952:	3a04      	subs	r2, #4
1a00c954:	2a03      	cmp	r2, #3
1a00c956:	f846 5b04 	str.w	r5, [r6], #4
1a00c95a:	4619      	mov	r1, r3
1a00c95c:	d8ef      	bhi.n	1a00c93e <strncpy+0x12>
1a00c95e:	b182      	cbz	r2, 1a00c982 <strncpy+0x56>
1a00c960:	4633      	mov	r3, r6
1a00c962:	780c      	ldrb	r4, [r1, #0]
1a00c964:	f803 4b01 	strb.w	r4, [r3], #1
1a00c968:	1e55      	subs	r5, r2, #1
1a00c96a:	b174      	cbz	r4, 1a00c98a <strncpy+0x5e>
1a00c96c:	4432      	add	r2, r6
1a00c96e:	442e      	add	r6, r5
1a00c970:	e005      	b.n	1a00c97e <strncpy+0x52>
1a00c972:	f811 4f01 	ldrb.w	r4, [r1, #1]!
1a00c976:	1af5      	subs	r5, r6, r3
1a00c978:	f803 4b01 	strb.w	r4, [r3], #1
1a00c97c:	b12c      	cbz	r4, 1a00c98a <strncpy+0x5e>
1a00c97e:	429a      	cmp	r2, r3
1a00c980:	d1f7      	bne.n	1a00c972 <strncpy+0x46>
1a00c982:	bc70      	pop	{r4, r5, r6}
1a00c984:	4770      	bx	lr
1a00c986:	4606      	mov	r6, r0
1a00c988:	e7e9      	b.n	1a00c95e <strncpy+0x32>
1a00c98a:	2d00      	cmp	r5, #0
1a00c98c:	d0f9      	beq.n	1a00c982 <strncpy+0x56>
1a00c98e:	441d      	add	r5, r3
1a00c990:	2200      	movs	r2, #0
1a00c992:	f803 2b01 	strb.w	r2, [r3], #1
1a00c996:	42ab      	cmp	r3, r5
1a00c998:	d1fb      	bne.n	1a00c992 <strncpy+0x66>
1a00c99a:	bc70      	pop	{r4, r5, r6}
1a00c99c:	4770      	bx	lr
1a00c99e:	bf00      	nop

1a00c9a0 <__sprint_r.part.0>:
1a00c9a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00c9a4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
1a00c9a6:	049c      	lsls	r4, r3, #18
1a00c9a8:	4693      	mov	fp, r2
1a00c9aa:	d52d      	bpl.n	1a00ca08 <__sprint_r.part.0+0x68>
1a00c9ac:	6893      	ldr	r3, [r2, #8]
1a00c9ae:	6812      	ldr	r2, [r2, #0]
1a00c9b0:	b343      	cbz	r3, 1a00ca04 <__sprint_r.part.0+0x64>
1a00c9b2:	460e      	mov	r6, r1
1a00c9b4:	4607      	mov	r7, r0
1a00c9b6:	f102 0908 	add.w	r9, r2, #8
1a00c9ba:	e959 5a02 	ldrd	r5, sl, [r9, #-8]
1a00c9be:	ea5f 089a 	movs.w	r8, sl, lsr #2
1a00c9c2:	d015      	beq.n	1a00c9f0 <__sprint_r.part.0+0x50>
1a00c9c4:	3d04      	subs	r5, #4
1a00c9c6:	2400      	movs	r4, #0
1a00c9c8:	e001      	b.n	1a00c9ce <__sprint_r.part.0+0x2e>
1a00c9ca:	45a0      	cmp	r8, r4
1a00c9cc:	d00e      	beq.n	1a00c9ec <__sprint_r.part.0+0x4c>
1a00c9ce:	4632      	mov	r2, r6
1a00c9d0:	f855 1f04 	ldr.w	r1, [r5, #4]!
1a00c9d4:	4638      	mov	r0, r7
1a00c9d6:	f000 f8a9 	bl	1a00cb2c <_fputwc_r>
1a00c9da:	1c43      	adds	r3, r0, #1
1a00c9dc:	f104 0401 	add.w	r4, r4, #1
1a00c9e0:	d1f3      	bne.n	1a00c9ca <__sprint_r.part.0+0x2a>
1a00c9e2:	2300      	movs	r3, #0
1a00c9e4:	e9cb 3301 	strd	r3, r3, [fp, #4]
1a00c9e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00c9ec:	f8db 3008 	ldr.w	r3, [fp, #8]
1a00c9f0:	f02a 0a03 	bic.w	sl, sl, #3
1a00c9f4:	eba3 030a 	sub.w	r3, r3, sl
1a00c9f8:	f8cb 3008 	str.w	r3, [fp, #8]
1a00c9fc:	f109 0908 	add.w	r9, r9, #8
1a00ca00:	2b00      	cmp	r3, #0
1a00ca02:	d1da      	bne.n	1a00c9ba <__sprint_r.part.0+0x1a>
1a00ca04:	2000      	movs	r0, #0
1a00ca06:	e7ec      	b.n	1a00c9e2 <__sprint_r.part.0+0x42>
1a00ca08:	f7fe ffdc 	bl	1a00b9c4 <__sfvwrite_r>
1a00ca0c:	2300      	movs	r3, #0
1a00ca0e:	e9cb 3301 	strd	r3, r3, [fp, #4]
1a00ca12:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00ca16:	bf00      	nop

1a00ca18 <__sprint_r>:
1a00ca18:	6893      	ldr	r3, [r2, #8]
1a00ca1a:	b10b      	cbz	r3, 1a00ca20 <__sprint_r+0x8>
1a00ca1c:	f7ff bfc0 	b.w	1a00c9a0 <__sprint_r.part.0>
1a00ca20:	b410      	push	{r4}
1a00ca22:	4618      	mov	r0, r3
1a00ca24:	6053      	str	r3, [r2, #4]
1a00ca26:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00ca2a:	4770      	bx	lr

1a00ca2c <_calloc_r>:
1a00ca2c:	b510      	push	{r4, lr}
1a00ca2e:	fb02 f101 	mul.w	r1, r2, r1
1a00ca32:	f7fb fce7 	bl	1a008404 <_malloc_r>
1a00ca36:	4604      	mov	r4, r0
1a00ca38:	b168      	cbz	r0, 1a00ca56 <_calloc_r+0x2a>
1a00ca3a:	f850 2c04 	ldr.w	r2, [r0, #-4]
1a00ca3e:	f022 0203 	bic.w	r2, r2, #3
1a00ca42:	3a04      	subs	r2, #4
1a00ca44:	2a24      	cmp	r2, #36	; 0x24
1a00ca46:	d818      	bhi.n	1a00ca7a <_calloc_r+0x4e>
1a00ca48:	2a13      	cmp	r2, #19
1a00ca4a:	d806      	bhi.n	1a00ca5a <_calloc_r+0x2e>
1a00ca4c:	4602      	mov	r2, r0
1a00ca4e:	2300      	movs	r3, #0
1a00ca50:	e9c2 3300 	strd	r3, r3, [r2]
1a00ca54:	6093      	str	r3, [r2, #8]
1a00ca56:	4620      	mov	r0, r4
1a00ca58:	bd10      	pop	{r4, pc}
1a00ca5a:	2300      	movs	r3, #0
1a00ca5c:	2a1b      	cmp	r2, #27
1a00ca5e:	e9c0 3300 	strd	r3, r3, [r0]
1a00ca62:	d90f      	bls.n	1a00ca84 <_calloc_r+0x58>
1a00ca64:	2a24      	cmp	r2, #36	; 0x24
1a00ca66:	e9c0 3302 	strd	r3, r3, [r0, #8]
1a00ca6a:	bf12      	itee	ne
1a00ca6c:	f100 0210 	addne.w	r2, r0, #16
1a00ca70:	e9c0 3304 	strdeq	r3, r3, [r0, #16]
1a00ca74:	f100 0218 	addeq.w	r2, r0, #24
1a00ca78:	e7e9      	b.n	1a00ca4e <_calloc_r+0x22>
1a00ca7a:	2100      	movs	r1, #0
1a00ca7c:	f7fc f814 	bl	1a008aa8 <memset>
1a00ca80:	4620      	mov	r0, r4
1a00ca82:	bd10      	pop	{r4, pc}
1a00ca84:	f100 0208 	add.w	r2, r0, #8
1a00ca88:	e7e1      	b.n	1a00ca4e <_calloc_r+0x22>
1a00ca8a:	bf00      	nop

1a00ca8c <__fputwc>:
1a00ca8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a00ca90:	b082      	sub	sp, #8
1a00ca92:	4680      	mov	r8, r0
1a00ca94:	4689      	mov	r9, r1
1a00ca96:	4614      	mov	r4, r2
1a00ca98:	f000 f87a 	bl	1a00cb90 <__locale_mb_cur_max>
1a00ca9c:	2801      	cmp	r0, #1
1a00ca9e:	d103      	bne.n	1a00caa8 <__fputwc+0x1c>
1a00caa0:	f109 33ff 	add.w	r3, r9, #4294967295
1a00caa4:	2bfe      	cmp	r3, #254	; 0xfe
1a00caa6:	d933      	bls.n	1a00cb10 <__fputwc+0x84>
1a00caa8:	464a      	mov	r2, r9
1a00caaa:	f104 035c 	add.w	r3, r4, #92	; 0x5c
1a00caae:	a901      	add	r1, sp, #4
1a00cab0:	4640      	mov	r0, r8
1a00cab2:	f000 f8e1 	bl	1a00cc78 <_wcrtomb_r>
1a00cab6:	1c42      	adds	r2, r0, #1
1a00cab8:	4606      	mov	r6, r0
1a00caba:	d02f      	beq.n	1a00cb1c <__fputwc+0x90>
1a00cabc:	b320      	cbz	r0, 1a00cb08 <__fputwc+0x7c>
1a00cabe:	f89d c004 	ldrb.w	ip, [sp, #4]
1a00cac2:	2500      	movs	r5, #0
1a00cac4:	f10d 0a04 	add.w	sl, sp, #4
1a00cac8:	e009      	b.n	1a00cade <__fputwc+0x52>
1a00caca:	6823      	ldr	r3, [r4, #0]
1a00cacc:	1c5a      	adds	r2, r3, #1
1a00cace:	6022      	str	r2, [r4, #0]
1a00cad0:	f883 c000 	strb.w	ip, [r3]
1a00cad4:	3501      	adds	r5, #1
1a00cad6:	42b5      	cmp	r5, r6
1a00cad8:	d216      	bcs.n	1a00cb08 <__fputwc+0x7c>
1a00cada:	f815 c00a 	ldrb.w	ip, [r5, sl]
1a00cade:	68a3      	ldr	r3, [r4, #8]
1a00cae0:	3b01      	subs	r3, #1
1a00cae2:	2b00      	cmp	r3, #0
1a00cae4:	60a3      	str	r3, [r4, #8]
1a00cae6:	daf0      	bge.n	1a00caca <__fputwc+0x3e>
1a00cae8:	69a7      	ldr	r7, [r4, #24]
1a00caea:	42bb      	cmp	r3, r7
1a00caec:	4661      	mov	r1, ip
1a00caee:	4622      	mov	r2, r4
1a00caf0:	4640      	mov	r0, r8
1a00caf2:	db02      	blt.n	1a00cafa <__fputwc+0x6e>
1a00caf4:	f1bc 0f0a 	cmp.w	ip, #10
1a00caf8:	d1e7      	bne.n	1a00caca <__fputwc+0x3e>
1a00cafa:	f000 f865 	bl	1a00cbc8 <__swbuf_r>
1a00cafe:	1c43      	adds	r3, r0, #1
1a00cb00:	d1e8      	bne.n	1a00cad4 <__fputwc+0x48>
1a00cb02:	b002      	add	sp, #8
1a00cb04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00cb08:	4648      	mov	r0, r9
1a00cb0a:	b002      	add	sp, #8
1a00cb0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00cb10:	fa5f fc89 	uxtb.w	ip, r9
1a00cb14:	4606      	mov	r6, r0
1a00cb16:	f88d c004 	strb.w	ip, [sp, #4]
1a00cb1a:	e7d2      	b.n	1a00cac2 <__fputwc+0x36>
1a00cb1c:	89a3      	ldrh	r3, [r4, #12]
1a00cb1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00cb22:	81a3      	strh	r3, [r4, #12]
1a00cb24:	b002      	add	sp, #8
1a00cb26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00cb2a:	bf00      	nop

1a00cb2c <_fputwc_r>:
1a00cb2c:	b530      	push	{r4, r5, lr}
1a00cb2e:	4605      	mov	r5, r0
1a00cb30:	6e50      	ldr	r0, [r2, #100]	; 0x64
1a00cb32:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
1a00cb36:	07c0      	lsls	r0, r0, #31
1a00cb38:	4614      	mov	r4, r2
1a00cb3a:	b083      	sub	sp, #12
1a00cb3c:	b29a      	uxth	r2, r3
1a00cb3e:	d401      	bmi.n	1a00cb44 <_fputwc_r+0x18>
1a00cb40:	0590      	lsls	r0, r2, #22
1a00cb42:	d51c      	bpl.n	1a00cb7e <_fputwc_r+0x52>
1a00cb44:	0490      	lsls	r0, r2, #18
1a00cb46:	d406      	bmi.n	1a00cb56 <_fputwc_r+0x2a>
1a00cb48:	6e62      	ldr	r2, [r4, #100]	; 0x64
1a00cb4a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
1a00cb4e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
1a00cb52:	81a3      	strh	r3, [r4, #12]
1a00cb54:	6662      	str	r2, [r4, #100]	; 0x64
1a00cb56:	4628      	mov	r0, r5
1a00cb58:	4622      	mov	r2, r4
1a00cb5a:	f7ff ff97 	bl	1a00ca8c <__fputwc>
1a00cb5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a00cb60:	07da      	lsls	r2, r3, #31
1a00cb62:	4605      	mov	r5, r0
1a00cb64:	d402      	bmi.n	1a00cb6c <_fputwc_r+0x40>
1a00cb66:	89a3      	ldrh	r3, [r4, #12]
1a00cb68:	059b      	lsls	r3, r3, #22
1a00cb6a:	d502      	bpl.n	1a00cb72 <_fputwc_r+0x46>
1a00cb6c:	4628      	mov	r0, r5
1a00cb6e:	b003      	add	sp, #12
1a00cb70:	bd30      	pop	{r4, r5, pc}
1a00cb72:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a00cb74:	f7fb fc44 	bl	1a008400 <__retarget_lock_release_recursive>
1a00cb78:	4628      	mov	r0, r5
1a00cb7a:	b003      	add	sp, #12
1a00cb7c:	bd30      	pop	{r4, r5, pc}
1a00cb7e:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a00cb80:	9101      	str	r1, [sp, #4]
1a00cb82:	f7fb fc3b 	bl	1a0083fc <__retarget_lock_acquire_recursive>
1a00cb86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00cb8a:	9901      	ldr	r1, [sp, #4]
1a00cb8c:	b29a      	uxth	r2, r3
1a00cb8e:	e7d9      	b.n	1a00cb44 <_fputwc_r+0x18>

1a00cb90 <__locale_mb_cur_max>:
1a00cb90:	4b01      	ldr	r3, [pc, #4]	; (1a00cb98 <__locale_mb_cur_max+0x8>)
1a00cb92:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
1a00cb96:	4770      	bx	lr
1a00cb98:	100008d0 	.word	0x100008d0

1a00cb9c <__ascii_mbtowc>:
1a00cb9c:	b082      	sub	sp, #8
1a00cb9e:	b149      	cbz	r1, 1a00cbb4 <__ascii_mbtowc+0x18>
1a00cba0:	b15a      	cbz	r2, 1a00cbba <__ascii_mbtowc+0x1e>
1a00cba2:	b16b      	cbz	r3, 1a00cbc0 <__ascii_mbtowc+0x24>
1a00cba4:	7813      	ldrb	r3, [r2, #0]
1a00cba6:	600b      	str	r3, [r1, #0]
1a00cba8:	7812      	ldrb	r2, [r2, #0]
1a00cbaa:	1c10      	adds	r0, r2, #0
1a00cbac:	bf18      	it	ne
1a00cbae:	2001      	movne	r0, #1
1a00cbb0:	b002      	add	sp, #8
1a00cbb2:	4770      	bx	lr
1a00cbb4:	a901      	add	r1, sp, #4
1a00cbb6:	2a00      	cmp	r2, #0
1a00cbb8:	d1f3      	bne.n	1a00cba2 <__ascii_mbtowc+0x6>
1a00cbba:	4610      	mov	r0, r2
1a00cbbc:	b002      	add	sp, #8
1a00cbbe:	4770      	bx	lr
1a00cbc0:	f06f 0001 	mvn.w	r0, #1
1a00cbc4:	e7f4      	b.n	1a00cbb0 <__ascii_mbtowc+0x14>
1a00cbc6:	bf00      	nop

1a00cbc8 <__swbuf_r>:
1a00cbc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a00cbca:	460d      	mov	r5, r1
1a00cbcc:	4614      	mov	r4, r2
1a00cbce:	4606      	mov	r6, r0
1a00cbd0:	b110      	cbz	r0, 1a00cbd8 <__swbuf_r+0x10>
1a00cbd2:	6b83      	ldr	r3, [r0, #56]	; 0x38
1a00cbd4:	2b00      	cmp	r3, #0
1a00cbd6:	d043      	beq.n	1a00cc60 <__swbuf_r+0x98>
1a00cbd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a00cbdc:	69a3      	ldr	r3, [r4, #24]
1a00cbde:	60a3      	str	r3, [r4, #8]
1a00cbe0:	b291      	uxth	r1, r2
1a00cbe2:	0708      	lsls	r0, r1, #28
1a00cbe4:	d51b      	bpl.n	1a00cc1e <__swbuf_r+0x56>
1a00cbe6:	6923      	ldr	r3, [r4, #16]
1a00cbe8:	b1cb      	cbz	r3, 1a00cc1e <__swbuf_r+0x56>
1a00cbea:	b2ed      	uxtb	r5, r5
1a00cbec:	0489      	lsls	r1, r1, #18
1a00cbee:	462f      	mov	r7, r5
1a00cbf0:	d522      	bpl.n	1a00cc38 <__swbuf_r+0x70>
1a00cbf2:	6822      	ldr	r2, [r4, #0]
1a00cbf4:	6961      	ldr	r1, [r4, #20]
1a00cbf6:	1ad3      	subs	r3, r2, r3
1a00cbf8:	4299      	cmp	r1, r3
1a00cbfa:	dd29      	ble.n	1a00cc50 <__swbuf_r+0x88>
1a00cbfc:	3301      	adds	r3, #1
1a00cbfe:	68a1      	ldr	r1, [r4, #8]
1a00cc00:	1c50      	adds	r0, r2, #1
1a00cc02:	3901      	subs	r1, #1
1a00cc04:	60a1      	str	r1, [r4, #8]
1a00cc06:	6020      	str	r0, [r4, #0]
1a00cc08:	7015      	strb	r5, [r2, #0]
1a00cc0a:	6962      	ldr	r2, [r4, #20]
1a00cc0c:	429a      	cmp	r2, r3
1a00cc0e:	d02a      	beq.n	1a00cc66 <__swbuf_r+0x9e>
1a00cc10:	89a3      	ldrh	r3, [r4, #12]
1a00cc12:	07db      	lsls	r3, r3, #31
1a00cc14:	d501      	bpl.n	1a00cc1a <__swbuf_r+0x52>
1a00cc16:	2d0a      	cmp	r5, #10
1a00cc18:	d025      	beq.n	1a00cc66 <__swbuf_r+0x9e>
1a00cc1a:	4638      	mov	r0, r7
1a00cc1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00cc1e:	4621      	mov	r1, r4
1a00cc20:	4630      	mov	r0, r6
1a00cc22:	f7fd fea9 	bl	1a00a978 <__swsetup_r>
1a00cc26:	bb20      	cbnz	r0, 1a00cc72 <__swbuf_r+0xaa>
1a00cc28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a00cc2c:	6923      	ldr	r3, [r4, #16]
1a00cc2e:	b291      	uxth	r1, r2
1a00cc30:	b2ed      	uxtb	r5, r5
1a00cc32:	0489      	lsls	r1, r1, #18
1a00cc34:	462f      	mov	r7, r5
1a00cc36:	d4dc      	bmi.n	1a00cbf2 <__swbuf_r+0x2a>
1a00cc38:	6e61      	ldr	r1, [r4, #100]	; 0x64
1a00cc3a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
1a00cc3e:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
1a00cc42:	81a2      	strh	r2, [r4, #12]
1a00cc44:	6822      	ldr	r2, [r4, #0]
1a00cc46:	6661      	str	r1, [r4, #100]	; 0x64
1a00cc48:	6961      	ldr	r1, [r4, #20]
1a00cc4a:	1ad3      	subs	r3, r2, r3
1a00cc4c:	4299      	cmp	r1, r3
1a00cc4e:	dcd5      	bgt.n	1a00cbfc <__swbuf_r+0x34>
1a00cc50:	4621      	mov	r1, r4
1a00cc52:	4630      	mov	r0, r6
1a00cc54:	f7fb f9a8 	bl	1a007fa8 <_fflush_r>
1a00cc58:	b958      	cbnz	r0, 1a00cc72 <__swbuf_r+0xaa>
1a00cc5a:	6822      	ldr	r2, [r4, #0]
1a00cc5c:	2301      	movs	r3, #1
1a00cc5e:	e7ce      	b.n	1a00cbfe <__swbuf_r+0x36>
1a00cc60:	f7fb f9fe 	bl	1a008060 <__sinit>
1a00cc64:	e7b8      	b.n	1a00cbd8 <__swbuf_r+0x10>
1a00cc66:	4621      	mov	r1, r4
1a00cc68:	4630      	mov	r0, r6
1a00cc6a:	f7fb f99d 	bl	1a007fa8 <_fflush_r>
1a00cc6e:	2800      	cmp	r0, #0
1a00cc70:	d0d3      	beq.n	1a00cc1a <__swbuf_r+0x52>
1a00cc72:	f04f 37ff 	mov.w	r7, #4294967295
1a00cc76:	e7d0      	b.n	1a00cc1a <__swbuf_r+0x52>

1a00cc78 <_wcrtomb_r>:
1a00cc78:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00cc7a:	4c0b      	ldr	r4, [pc, #44]	; (1a00cca8 <_wcrtomb_r+0x30>)
1a00cc7c:	b085      	sub	sp, #20
1a00cc7e:	4606      	mov	r6, r0
1a00cc80:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
1a00cc84:	461f      	mov	r7, r3
1a00cc86:	b121      	cbz	r1, 1a00cc92 <_wcrtomb_r+0x1a>
1a00cc88:	47a0      	blx	r4
1a00cc8a:	1c43      	adds	r3, r0, #1
1a00cc8c:	d006      	beq.n	1a00cc9c <_wcrtomb_r+0x24>
1a00cc8e:	b005      	add	sp, #20
1a00cc90:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a00cc92:	460a      	mov	r2, r1
1a00cc94:	a901      	add	r1, sp, #4
1a00cc96:	47a0      	blx	r4
1a00cc98:	1c43      	adds	r3, r0, #1
1a00cc9a:	d1f8      	bne.n	1a00cc8e <_wcrtomb_r+0x16>
1a00cc9c:	2200      	movs	r2, #0
1a00cc9e:	238a      	movs	r3, #138	; 0x8a
1a00cca0:	603a      	str	r2, [r7, #0]
1a00cca2:	6033      	str	r3, [r6, #0]
1a00cca4:	b005      	add	sp, #20
1a00cca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a00cca8:	100008d0 	.word	0x100008d0

1a00ccac <__ascii_wctomb>:
1a00ccac:	b149      	cbz	r1, 1a00ccc2 <__ascii_wctomb+0x16>
1a00ccae:	2aff      	cmp	r2, #255	; 0xff
1a00ccb0:	d802      	bhi.n	1a00ccb8 <__ascii_wctomb+0xc>
1a00ccb2:	700a      	strb	r2, [r1, #0]
1a00ccb4:	2001      	movs	r0, #1
1a00ccb6:	4770      	bx	lr
1a00ccb8:	238a      	movs	r3, #138	; 0x8a
1a00ccba:	6003      	str	r3, [r0, #0]
1a00ccbc:	f04f 30ff 	mov.w	r0, #4294967295
1a00ccc0:	4770      	bx	lr
1a00ccc2:	4608      	mov	r0, r1
1a00ccc4:	4770      	bx	lr
1a00ccc6:	bf00      	nop

1a00ccc8 <__aeabi_dcmpun>:
1a00ccc8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
1a00cccc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a00ccd0:	d102      	bne.n	1a00ccd8 <__aeabi_dcmpun+0x10>
1a00ccd2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
1a00ccd6:	d10a      	bne.n	1a00ccee <__aeabi_dcmpun+0x26>
1a00ccd8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
1a00ccdc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a00cce0:	d102      	bne.n	1a00cce8 <__aeabi_dcmpun+0x20>
1a00cce2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
1a00cce6:	d102      	bne.n	1a00ccee <__aeabi_dcmpun+0x26>
1a00cce8:	f04f 0000 	mov.w	r0, #0
1a00ccec:	4770      	bx	lr
1a00ccee:	f04f 0001 	mov.w	r0, #1
1a00ccf2:	4770      	bx	lr
1a00ccf4:	52524528 	.word	0x52524528
1a00ccf8:	3131524f 	.word	0x3131524f
1a00ccfc:	00002931 	.word	0x00002931
1a00cd00:	72676e69 	.word	0x72676e69
1a00cd04:	206f7365 	.word	0x206f7365
1a00cd08:	70412061 	.word	0x70412061
1a00cd0c:	6f435f70 	.word	0x6f435f70
1a00cd10:	7265766e 	.word	0x7265766e
1a00cd14:	00000d74 	.word	0x00000d74
1a00cd18:	6a696c65 	.word	0x6a696c65
1a00cd1c:	206d206f 	.word	0x206d206f
1a00cd20:	0d4d206f 	.word	0x0d4d206f
1a00cd24:	00000000 	.word	0x00000000
1a00cd28:	72746e65 	.word	0x72746e65
1a00cd2c:	6669206f 	.word	0x6669206f
1a00cd30:	0000000d 	.word	0x0000000d
1a00cd34:	52524528 	.word	0x52524528
1a00cd38:	3232524f 	.word	0x3232524f
1a00cd3c:	ff002932 	.word	0xff002932
1a00cd40:	70757247 	.word	0x70757247
1a00cd44:	5858206f 	.word	0x5858206f
1a00cd48:	202d2058 	.word	0x202d2058
1a00cd4c:	66726146 	.word	0x66726146
1a00cd50:	2d206e61 	.word	0x2d206e61
1a00cd54:	7a695220 	.word	0x7a695220
1a00cd58:	ff000d6f 	.word	0xff000d6f
1a00cd5c:	45524154 	.word	0x45524154
1a00cd60:	65282041 	.word	0x65282041
1a00cd64:	646f636e 	.word	0x646f636e
1a00cd68:	72662065 	.word	0x72662065
1a00cd6c:	73656d61 	.word	0x73656d61
1a00cd70:	00000029 	.word	0x00000029
1a00cd74:	45524154 	.word	0x45524154
1a00cd78:	64282041 	.word	0x64282041
1a00cd7c:	646f6365 	.word	0x646f6365
1a00cd80:	72662065 	.word	0x72662065
1a00cd84:	73656d61 	.word	0x73656d61
1a00cd88:	00000029 	.word	0x00000029
1a00cd8c:	69636552 	.word	0x69636552
1a00cd90:	64206562 	.word	0x64206562
1a00cd94:	20312065 	.word	0x20312065
1a00cd98:	20322061 	.word	0x20322061
1a00cd9c:	654d202d 	.word	0x654d202d
1a00cda0:	6a61736e 	.word	0x6a61736e
1a00cda4:	65642065 	.word	0x65642065
1a00cda8:	676e6920 	.word	0x676e6920
1a00cdac:	6f736572 	.word	0x6f736572
1a00cdb0:	52415520 	.word	0x52415520
1a00cdb4:	25203a54 	.word	0x25203a54
1a00cdb8:	0a0d2073 	.word	0x0a0d2073
1a00cdbc:	00000000 	.word	0x00000000
1a00cdc0:	31435243 	.word	0x31435243
1a00cdc4:	203a632d 	.word	0x203a632d
1a00cdc8:	0d206425 	.word	0x0d206425
1a00cdcc:	0000000a 	.word	0x0000000a
1a00cdd0:	32435243 	.word	0x32435243
1a00cdd4:	6425203a 	.word	0x6425203a
1a00cdd8:	000a0d20 	.word	0x000a0d20
1a00cddc:	38435243 	.word	0x38435243
1a00cde0:	0d4b4f20 	.word	0x0d4b4f20
1a00cde4:	00000000 	.word	0x00000000
1a00cde8:	6f746144 	.word	0x6f746144
1a00cdec:	3a6b6f20 	.word	0x3a6b6f20
1a00cdf0:	20732520 	.word	0x20732520
1a00cdf4:	00000a0d 	.word	0x00000a0d
1a00cdf8:	38435243 	.word	0x38435243
1a00cdfc:	52524520 	.word	0x52524520
1a00ce00:	000d524f 	.word	0x000d524f
1a00ce04:	6f746144 	.word	0x6f746144
1a00ce08:	72726520 	.word	0x72726520
1a00ce0c:	203a726f 	.word	0x203a726f
1a00ce10:	0d207325 	.word	0x0d207325
1a00ce14:	0000000a 	.word	0x0000000a
1a00ce18:	69636552 	.word	0x69636552
1a00ce1c:	206f6962 	.word	0x206f6962
1a00ce20:	33206564 	.word	0x33206564
1a00ce24:	32206120 	.word	0x32206120
1a00ce28:	00000d20 	.word	0x00000d20
1a00ce2c:	69766e45 	.word	0x69766e45
1a00ce30:	6f632061 	.word	0x6f632061
1a00ce34:	6132616c 	.word	0x6132616c
1a00ce38:	000d2031 	.word	0x000d2031
1a00ce3c:	6b736154 	.word	0x6b736154
1a00ce40:	726f4620 	.word	0x726f4620
1a00ce44:	004f4120 	.word	0x004f4120
1a00ce48:	45524154 	.word	0x45524154
1a00ce4c:	41282041 	.word	0x41282041
1a00ce50:	73656363 	.word	0x73656363
1a00ce54:	6c61206f 	.word	0x6c61206f
1a00ce58:	64654d20 	.word	0x64654d20
1a00ce5c:	203a6f69 	.word	0x203a6f69
1a00ce60:	00295854 	.word	0x00295854
1a00ce64:	54205854 	.word	0x54205854
1a00ce68:	20656d69 	.word	0x20656d69
1a00ce6c:	0074754f 	.word	0x0074754f
1a00ce70:	54205852 	.word	0x54205852
1a00ce74:	20656d69 	.word	0x20656d69
1a00ce78:	0074754f 	.word	0x0074754f
1a00ce7c:	20726d54 	.word	0x20726d54
1a00ce80:	00637653 	.word	0x00637653
1a00ce84:	51726d54 	.word	0x51726d54
1a00ce88:	ffffff00 	.word	0xffffff00
1a00ce8c:	454c4449 	.word	0x454c4449
1a00ce90:	ffffff00 	.word	0xffffff00
1a00ce94:	41760a0d 	.word	0x41760a0d
1a00ce98:	72657373 	.word	0x72657373
1a00ce9c:	6c614374 	.word	0x6c614374
1a00cea0:	2864656c 	.word	0x2864656c
1a00cea4:	200a0d29 	.word	0x200a0d29
1a00cea8:	4c4c2020 	.word	0x4c4c2020
1a00ceac:	20656e69 	.word	0x20656e69
1a00ceb0:	626d754e 	.word	0x626d754e
1a00ceb4:	3d207265 	.word	0x3d207265
1a00ceb8:	0d642520 	.word	0x0d642520
1a00cebc:	2020200a 	.word	0x2020200a
1a00cec0:	656c6946 	.word	0x656c6946
1a00cec4:	6d614e20 	.word	0x6d614e20
1a00cec8:	203d2065 	.word	0x203d2065
1a00cecc:	0a0d7325 	.word	0x0a0d7325
1a00ced0:	00000a0d 	.word	0x00000a0d
1a00ced4:	6c707041 	.word	0x6c707041
1a00ced8:	74616369 	.word	0x74616369
1a00cedc:	206e6f69 	.word	0x206e6f69
1a00cee0:	6c6c614d 	.word	0x6c6c614d
1a00cee4:	4620636f 	.word	0x4620636f
1a00cee8:	656c6961 	.word	0x656c6961
1a00ceec:	6f482064 	.word	0x6f482064
1a00cef0:	0d216b6f 	.word	0x0d216b6f
1a00cef4:	00000000 	.word	0x00000000
1a00cef8:	7362696c 	.word	0x7362696c
1a00cefc:	6572662f 	.word	0x6572662f
1a00cf00:	6f747265 	.word	0x6f747265
1a00cf04:	6f732f73 	.word	0x6f732f73
1a00cf08:	65637275 	.word	0x65637275
1a00cf0c:	6f6f682f 	.word	0x6f6f682f
1a00cf10:	632e736b 	.word	0x632e736b
1a00cf14:	00000000 	.word	0x00000000
1a00cf18:	70410a0d 	.word	0x70410a0d
1a00cf1c:	63696c70 	.word	0x63696c70
1a00cf20:	6f697461 	.word	0x6f697461
1a00cf24:	7453206e 	.word	0x7453206e
1a00cf28:	206b6361 	.word	0x206b6361
1a00cf2c:	7265764f 	.word	0x7265764f
1a00cf30:	776f6c66 	.word	0x776f6c66
1a00cf34:	6f202121 	.word	0x6f202121
1a00cf38:	6154206e 	.word	0x6154206e
1a00cf3c:	203a6b73 	.word	0x203a6b73
1a00cf40:	0a0d7325 	.word	0x0a0d7325
1a00cf44:	00000000 	.word	0x00000000
1a00cf48:	6c707041 	.word	0x6c707041
1a00cf4c:	74616369 	.word	0x74616369
1a00cf50:	206e6f69 	.word	0x206e6f69
1a00cf54:	6b636954 	.word	0x6b636954
1a00cf58:	6f6f4820 	.word	0x6f6f4820
1a00cf5c:	000d216b 	.word	0x000d216b

1a00cf60 <InitClkStates>:
1a00cf60:	01010f01                                ....

1a00cf64 <pinmuxing>:
1a00cf64:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a00cf74:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a00cf84:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a00cf94:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a00cfa4:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a00cfb4:	00d50301 00d50401 00160107 00560207     ..............V.
1a00cfc4:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a00cfd4:	00570206                                ..W.

1a00cfd8 <ExtRateIn>:
1a00cfd8:	00000000                                ....

1a00cfdc <OscRateIn>:
1a00cfdc:	00b71b00                                ....

1a00cfe0 <GpioLeds>:
1a00cfe0:	01050005 0e000205 0c010b01              ............

1a00cfec <GpioButtons>:
1a00cfec:	08000400 09010900                       ........

1a00cff4 <GpioPorts>:
1a00cff4:	03030003 0f050403 05031005 07030603     ................
1a00d004:	ffff0802                                ....

1a00d008 <InitClkStates>:
1a00d008:	00010100 00010909 0001090a 01010701     ................
1a00d018:	00010902 00010906 0101090c 0001090d     ................
1a00d028:	0001090e 0001090f 00010910 00010911     ................
1a00d038:	00010912 00010913 00011114 00011119     ................
1a00d048:	0001111a 0001111b                       ........

1a00d050 <periph_to_base>:
1a00d050:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a00d060:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a00d070:	000100e0 01000100 01200003 00060120     .......... . ...
1a00d080:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a00d090:	01820013 00120182 01a201a2 01c20011     ................
1a00d0a0:	001001c2 01e201e2 0202000f 000e0202     ................
1a00d0b0:	02220222 0223000d 001c0223 08040201     "."...#.#.......
1a00d0c0:	0f0f0f03 ffff00ff                       ........

1a00d0c8 <UART_PClock>:
1a00d0c8:	00820081 00a200a1                       ........

1a00d0d0 <UART_BClock>:
1a00d0d0:	01a201c2 01620182                       ......b.

1a00d0d8 <gpioPinsInit>:
1a00d0d8:	02000104 00050701 05010d03 04080100     ................
1a00d0e8:	02020002 02000304 00000403 04070002     ................
1a00d0f8:	030c0300 09050402 05040103 04030208     ................
1a00d108:	04020305 06040504 0802000c 03000b06     ................
1a00d118:	00090607 07060503 060f0504 03030004     ................
1a00d128:	02000404 00050404 06040502 04060200     ................
1a00d138:	0c050408 05040a04 0003010e 14010a00     ................
1a00d148:	010f0000 0d000012 00001101 0010010c     ................
1a00d158:	07070300 000f0300 01000001 00000000     ................
1a00d168:	000a0600 08060603 06100504 04030005     ................
1a00d178:	03000106 04090400 04010d05 010b0000     ................
1a00d188:	0200000f 00000001 00010104 02010800     ................
1a00d198:	01090000 09010006 05040002 04010200     ................
1a00d1a8:	02020105 02020504 0e00000a 01000b02     ................
1a00d1b8:	000c020b ffff0c01                       ........

1a00d1c0 <lpcUarts>:
1a00d1c0:	40081000 06020406 00180205 40081000     ...@...........@
1a00d1d0:	09070509 00180706 40082000 00000000     ......... .@....
1a00d1e0:	00190000 400c1000 07060107 001a0602     .......@........
1a00d1f0:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a00d200:	02020302 001b0204                       ........

1a00d208 <_ctype_>:
1a00d208:	20202000 20202020 28282020 20282828     .         ((((( 
1a00d218:	20202020 20202020 20202020 20202020                     
1a00d228:	10108820 10101010 10101010 10101010      ...............
1a00d238:	04040410 04040404 10040404 10101010     ................
1a00d248:	41411010 41414141 01010101 01010101     ..AAAAAA........
1a00d258:	01010101 01010101 01010101 10101010     ................
1a00d268:	42421010 42424242 02020202 02020202     ..BBBBBB........
1a00d278:	02020202 02020202 02020202 10101010     ................
1a00d288:	00000020 00000000 00000000 00000000      ...............
	...
1a00d308:	ffffff00 ffff000a 00464e49 00666e69     ........INF.inf.
1a00d318:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
1a00d328:	42413938 46454443 00000000 33323130     89ABCDEF....0123
1a00d338:	37363534 62613938 66656463 00000000     456789abcdef....
1a00d348:	6c756e28 0000296c ffff0030              (null)..0...

1a00d354 <blanks.8693>:
1a00d354:	20202020 20202020 20202020 20202020                     

1a00d364 <zeroes.8694>:
1a00d364:	30303030 30303030 30303030 30303030     0000000000000000
1a00d374:	004e614e 69666e49 7974696e ffffff00     NaN.Infinity....
1a00d384:	ffffffff                                ....

1a00d388 <__mprec_bigtens>:
1a00d388:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
1a00d398:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
1a00d3a8:	7f73bf3c 75154fdd                       <.s..O.u

1a00d3b0 <__mprec_tens>:
1a00d3b0:	00000000 3ff00000 00000000 40240000     .......?......$@
1a00d3c0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
1a00d3d0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
1a00d3e0:	00000000 412e8480 00000000 416312d0     .......A......cA
1a00d3f0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
1a00d400:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
1a00d410:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
1a00d420:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
1a00d430:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
1a00d440:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
1a00d450:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
1a00d460:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
1a00d470:	79d99db4 44ea7843                       ...yCx.D

1a00d478 <p05.7442>:
1a00d478:	00000005 00000019 0000007d 00000043     ........}...C...
1a00d488:	49534f50 ffff0058 0000002e              POSIX.......
