;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 1.6.2018. 16:37:58
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2002  	537067516
0x0004	0x15A90000  	5545
0x0008	0x16310000  	5681
0x000C	0x16310000  	5681
0x0010	0x16310000  	5681
0x0014	0x16310000  	5681
0x0018	0x16310000  	5681
0x001C	0x16310000  	5681
0x0020	0x16310000  	5681
0x0024	0x16310000  	5681
0x0028	0x16310000  	5681
0x002C	0x16310000  	5681
0x0030	0x16310000  	5681
0x0034	0x16310000  	5681
0x0038	0x16310000  	5681
0x003C	0x16310000  	5681
0x0040	0x16310000  	5681
0x0044	0x16310000  	5681
0x0048	0x16310000  	5681
0x004C	0x16310000  	5681
0x0050	0x16310000  	5681
0x0054	0x16310000  	5681
0x0058	0x16310000  	5681
0x005C	0x16310000  	5681
0x0060	0x16310000  	5681
0x0064	0x16310000  	5681
0x0068	0x16310000  	5681
0x006C	0x16310000  	5681
0x0070	0x16310000  	5681
0x0074	0x16310000  	5681
0x0078	0x16310000  	5681
0x007C	0x16310000  	5681
0x0080	0x16310000  	5681
0x0084	0x16310000  	5681
0x0088	0x16310000  	5681
0x008C	0x16310000  	5681
0x0090	0x16310000  	5681
0x0094	0x16310000  	5681
0x0098	0x16310000  	5681
0x009C	0x16310000  	5681
0x00A0	0x16310000  	5681
0x00A4	0x16310000  	5681
0x00A8	0x16310000  	5681
0x00AC	0x16310000  	5681
0x00B0	0x16310000  	5681
0x00B4	0x16310000  	5681
0x00B8	0x16310000  	5681
0x00BC	0x16310000  	5681
0x00C0	0x16310000  	5681
0x00C4	0x16310000  	5681
0x00C8	0x16310000  	5681
0x00CC	0x15F90000  	5625
0x00D0	0x16310000  	5681
0x00D4	0x16310000  	5681
0x00D8	0x16310000  	5681
0x00DC	0x16310000  	5681
0x00E0	0x16310000  	5681
0x00E4	0x16310000  	5681
0x00E8	0x16310000  	5681
0x00EC	0x16310000  	5681
0x00F0	0x16310000  	5681
0x00F4	0x16310000  	5681
0x00F8	0x16310000  	5681
0x00FC	0x16310000  	5681
0x0100	0x16310000  	5681
0x0104	0x16310000  	5681
0x0108	0x16310000  	5681
0x010C	0x16310000  	5681
0x0110	0x16310000  	5681
0x0114	0x16310000  	5681
0x0118	0x16310000  	5681
0x011C	0x16310000  	5681
0x0120	0x16310000  	5681
0x0124	0x16310000  	5681
0x0128	0x16310000  	5681
0x012C	0x16310000  	5681
0x0130	0x16310000  	5681
0x0134	0x16310000  	5681
0x0138	0x16310000  	5681
0x013C	0x16310000  	5681
0x0140	0x16310000  	5681
0x0144	0x16310000  	5681
0x0148	0x16310000  	5681
0x014C	0x16310000  	5681
0x0150	0x16310000  	5681
0x0154	0x16310000  	5681
0x0158	0x16310000  	5681
0x015C	0x16310000  	5681
0x0160	0x16310000  	5681
0x0164	0x16310000  	5681
0x0168	0x16310000  	5681
0x016C	0x16310000  	5681
0x0170	0x16310000  	5681
0x0174	0x16310000  	5681
0x0178	0x16310000  	5681
0x017C	0x16310000  	5681
0x0180	0x16310000  	5681
0x0184	0x16310000  	5681
0x0188	0x16310000  	5681
0x018C	0x16310000  	5681
0x0190	0x16310000  	5681
0x0194	0x16310000  	5681
; end of ____SysVT
_main:
;Click_UART1Wire_KINETIS.c, 96 :: 		void main()
0x15A8	0xF000F846  BL	5688
0x15AC	0xF000F80E  BL	5580
0x15B0	0xF000FC20  BL	7668
0x15B4	0xF000FAD6  BL	7012
0x15B8	0xF000FBDC  BL	7540
;Click_UART1Wire_KINETIS.c, 98 :: 		systemInit();
0x15BC	0xF7FFFEFA  BL	_systemInit+0
;Click_UART1Wire_KINETIS.c, 99 :: 		applicationInit();
0x15C0	0xF7FFFF1C  BL	_applicationInit+0
;Click_UART1Wire_KINETIS.c, 101 :: 		while (1)
L_main6:
;Click_UART1Wire_KINETIS.c, 103 :: 		applicationTask();
0x15C4	0xF7FFFF4C  BL	_applicationTask+0
;Click_UART1Wire_KINETIS.c, 104 :: 		}
0x15C8	0xE7FC    B	L_main6
;Click_UART1Wire_KINETIS.c, 105 :: 		}
L_end_main:
L__main_end_loop:
0x15CA	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System.c, 273 :: 		
0x1594	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 275 :: 		
L_loopDW:
;__Lib_System.c, 276 :: 		
0x1596	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System.c, 277 :: 		
0x159A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System.c, 278 :: 		
0x159E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 279 :: 		
0x15A2	0xD1F8    BNE	L_loopDW
;__Lib_System.c, 281 :: 		
L_end___CC2DW:
0x15A4	0xB001    ADD	SP, SP, #4
0x15A6	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System.c, 315 :: 		
0x1544	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 317 :: 		
0x1546	0xF04F0900  MOV	R9, #0
;__Lib_System.c, 318 :: 		
0x154A	0xF04F0C00  MOV	R12, #0
;__Lib_System.c, 319 :: 		
0x154E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System.c, 320 :: 		
0x1552	0xDC04    BGT	L_loopFZs
;__Lib_System.c, 321 :: 		
0x1554	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System.c, 322 :: 		
0x1558	0xDB01    BLT	L_loopFZs
;__Lib_System.c, 323 :: 		
0x155A	0x46D4    MOV	R12, R10
;__Lib_System.c, 324 :: 		
0x155C	0x46EA    MOV	R10, SP
;__Lib_System.c, 325 :: 		
L_loopFZs:
;__Lib_System.c, 326 :: 		
0x155E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System.c, 327 :: 		
0x1562	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 328 :: 		
0x1566	0xD1FA    BNE	L_loopFZs
;__Lib_System.c, 329 :: 		
0x1568	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System.c, 330 :: 		
0x156C	0xDD05    BLE	L_norep
;__Lib_System.c, 331 :: 		
0x156E	0x46E2    MOV	R10, R12
;__Lib_System.c, 332 :: 		
0x1570	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System.c, 333 :: 		
0x1574	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System.c, 334 :: 		
0x1578	0xE7F1    B	L_loopFZs
;__Lib_System.c, 335 :: 		
L_norep:
;__Lib_System.c, 337 :: 		
L_end___FillZeros:
0x157A	0xB001    ADD	SP, SP, #4
0x157C	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_UART1Wire_KINETIS.c, 36 :: 		void systemInit()
0x13B4	0xB081    SUB	SP, SP, #4
0x13B6	0xF8CDE000  STR	LR, [SP, #0]
;Click_UART1Wire_KINETIS.c, 38 :: 		mikrobus_uartInit( _MIKROBUS1, &_UART1WIRE_UART_CFG[0] );
0x13BA	0x480E    LDR	R0, [PC, #56]
0x13BC	0x4601    MOV	R1, R0
0x13BE	0x2000    MOVS	R0, #0
0x13C0	0xF7FFFE1A  BL	_mikrobus_uartInit+0
;Click_UART1Wire_KINETIS.c, 39 :: 		mikrobus_logInit( _LOG_USBUART, 9600 );
0x13C4	0xF2425180  MOVW	R1, #9600
0x13C8	0x2010    MOVS	R0, #16
0x13CA	0xF7FFFE33  BL	_mikrobus_logInit+0
;Click_UART1Wire_KINETIS.c, 40 :: 		mikrobus_logWrite(" --- System init --- ", _LOG_LINE);
0x13CE	0x480A    LDR	R0, [PC, #40]
0x13D0	0x2102    MOVS	R1, #2
0x13D2	0xF7FFFE53  BL	_mikrobus_logWrite+0
;Click_UART1Wire_KINETIS.c, 41 :: 		Delay_ms( 100 );
0x13D6	0xF64007FE  MOVW	R7, #2302
0x13DA	0xF2C0073D  MOVT	R7, #61
0x13DE	0xBF00    NOP
0x13E0	0xBF00    NOP
L_systemInit0:
0x13E2	0x1E7F    SUBS	R7, R7, #1
0x13E4	0xD1FD    BNE	L_systemInit0
0x13E6	0xBF00    NOP
0x13E8	0xBF00    NOP
0x13EA	0xBF00    NOP
;Click_UART1Wire_KINETIS.c, 42 :: 		}
L_end_systemInit:
0x13EC	0xF8DDE000  LDR	LR, [SP, #0]
0x13F0	0xB001    ADD	SP, SP, #4
0x13F2	0x4770    BX	LR
0x13F4	0x1D580000  	__UART1WIRE_UART_CFG+0
0x13F8	0x00001FFF  	?lstr1_Click_UART1Wire_KINETIS+0
; end of _systemInit
_mikrobus_uartInit:
;docking_station_HEXIWEAR.c, 252 :: 		T_mikrobus_ret mikrobus_uartInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x0FF8	0xB081    SUB	SP, SP, #4
0x0FFA	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;docking_station_HEXIWEAR.c, 254 :: 		switch( bus )
0x0FFE	0xE00D    B	L_mikrobus_uartInit123
; bus end address is: 0 (R0)
;docking_station_HEXIWEAR.c, 257 :: 		case _MIKROBUS1 : return _uartInit_1( cfg );
L_mikrobus_uartInit125:
0x1000	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x1002	0xF7FFFDF3  BL	docking_station_HEXIWEAR__uartInit_1+0
0x1006	0xE010    B	L_end_mikrobus_uartInit
;docking_station_HEXIWEAR.c, 260 :: 		case _MIKROBUS2 : return _uartInit_2( cfg );
L_mikrobus_uartInit126:
; cfg start address is: 4 (R1)
0x1008	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x100A	0xF7FFFF51  BL	docking_station_HEXIWEAR__uartInit_2+0
0x100E	0xE00C    B	L_end_mikrobus_uartInit
;docking_station_HEXIWEAR.c, 263 :: 		case _MIKROBUS3 : return _uartInit_3( cfg );
L_mikrobus_uartInit127:
; cfg start address is: 4 (R1)
0x1010	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x1012	0xF7FFFEBB  BL	docking_station_HEXIWEAR__uartInit_3+0
0x1016	0xE008    B	L_end_mikrobus_uartInit
;docking_station_HEXIWEAR.c, 274 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_uartInit128:
0x1018	0x2001    MOVS	R0, #1
0x101A	0xE006    B	L_end_mikrobus_uartInit
;docking_station_HEXIWEAR.c, 275 :: 		}
L_mikrobus_uartInit123:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x101C	0x2800    CMP	R0, #0
0x101E	0xD0EF    BEQ	L_mikrobus_uartInit125
0x1020	0x2801    CMP	R0, #1
0x1022	0xD0F1    BEQ	L_mikrobus_uartInit126
0x1024	0x2802    CMP	R0, #2
0x1026	0xD0F3    BEQ	L_mikrobus_uartInit127
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x1028	0xE7F6    B	L_mikrobus_uartInit128
;docking_station_HEXIWEAR.c, 277 :: 		}
L_end_mikrobus_uartInit:
0x102A	0xF8DDE000  LDR	LR, [SP, #0]
0x102E	0xB001    ADD	SP, SP, #4
0x1030	0x4770    BX	LR
; end of _mikrobus_uartInit
docking_station_HEXIWEAR__uartInit_1:
;__ds_hexi_uart.c, 36 :: 		static T_mikrobus_ret _uartInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x0BEC	0xB081    SUB	SP, SP, #4
0x0BEE	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ds_hexi_uart.c, 38 :: 		UART2_Init_Advanced( cfg[0], cfg[1], cfg[2], cfg[3], &_GPIO_Module_UART2_PD3_2 );
0x0BF2	0x4D0D    LDR	R5, [PC, #52]
0x0BF4	0xF200010C  ADDW	R1, R0, #12
0x0BF8	0x6809    LDR	R1, [R1, #0]
0x0BFA	0xB28C    UXTH	R4, R1
0x0BFC	0xF2000108  ADDW	R1, R0, #8
0x0C00	0x6809    LDR	R1, [R1, #0]
0x0C02	0xB28B    UXTH	R3, R1
0x0C04	0x1D01    ADDS	R1, R0, #4
0x0C06	0x6809    LDR	R1, [R1, #0]
0x0C08	0xB28A    UXTH	R2, R1
0x0C0A	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x0C0C	0x4608    MOV	R0, R1
0x0C0E	0xB291    UXTH	R1, R2
0x0C10	0xB29A    UXTH	R2, R3
0x0C12	0xB2A3    UXTH	R3, R4
0x0C14	0xB420    PUSH	(R5)
0x0C16	0xF7FFFF85  BL	_UART2_Init_Advanced+0
0x0C1A	0xB001    ADD	SP, SP, #4
;__ds_hexi_uart.c, 39 :: 		return _MIKROBUS_OK;
0x0C1C	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_uart.c, 40 :: 		}
L_end__uartInit_1:
0x0C1E	0xF8DDE000  LDR	LR, [SP, #0]
0x0C22	0xB001    ADD	SP, SP, #4
0x0C24	0x4770    BX	LR
0x0C26	0xBF00    NOP
0x0C28	0x1BE40000  	__GPIO_Module_UART2_PD3_2+0
; end of docking_station_HEXIWEAR__uartInit_1
_UART2_Init_Advanced:
;__Lib_UART_012345.c, 306 :: 		
; stopBits start address is: 12 (R3)
; parity start address is: 8 (R2)
; dataBits start address is: 4 (R1)
; baudRate start address is: 0 (R0)
0x0B24	0xB081    SUB	SP, SP, #4
0x0B26	0xF8CDE000  STR	LR, [SP, #0]
0x0B2A	0xB29F    UXTH	R7, R3
0x0B2C	0x4603    MOV	R3, R0
0x0B2E	0xB28D    UXTH	R5, R1
0x0B30	0xB296    UXTH	R6, R2
; stopBits end address is: 12 (R3)
; parity end address is: 8 (R2)
; dataBits end address is: 4 (R1)
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
; dataBits start address is: 20 (R5)
; parity start address is: 24 (R6)
; stopBits start address is: 28 (R7)
; module start address is: 32 (R8)
0x0B32	0xF8DD8004  LDR	R8, [SP, #4]
;__Lib_UART_012345.c, 307 :: 		
0x0B36	0x4808    LDR	R0, [PC, #32]
0x0B38	0xF7FFFE54  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 308 :: 		
0x0B3C	0x4644    MOV	R4, R8
; module end address is: 32 (R8)
0x0B3E	0xB2AA    UXTH	R2, R5
; parity end address is: 24 (R6)
0x0B40	0x4619    MOV	R1, R3
; dataBits end address is: 20 (R5)
0x0B42	0xB2B3    UXTH	R3, R6
; baudRate end address is: 12 (R3)
0x0B44	0x4804    LDR	R0, [PC, #16]
0x0B46	0xB410    PUSH	(R4)
0x0B48	0xB480    PUSH	(R7)
; stopBits end address is: 28 (R7)
0x0B4A	0xF7FFFEF1  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x0B4E	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 309 :: 		
L_end_UART2_Init_Advanced:
0x0B50	0xF8DDE000  LDR	LR, [SP, #0]
0x0B54	0xB001    ADD	SP, SP, #4
0x0B56	0x4770    BX	LR
0x0B58	0xC0004006  	UART2_BDH+0
; end of _UART2_Init_Advanced
__Lib_UART_012345_UART_AssignPtr:
;__Lib_UART_012345.c, 1044 :: 		
; uartBase start address is: 0 (R0)
0x07E4	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 1046 :: 		
0x07E6	0x4930    LDR	R1, [PC, #192]
0x07E8	0x4288    CMP	R0, R1
0x07EA	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr47
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1047 :: 		
0x07EC	0x4A2F    LDR	R2, [PC, #188]
0x07EE	0x4930    LDR	R1, [PC, #192]
0x07F0	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1048 :: 		
0x07F2	0x4A30    LDR	R2, [PC, #192]
0x07F4	0x4930    LDR	R1, [PC, #192]
0x07F6	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1049 :: 		
0x07F8	0x4A30    LDR	R2, [PC, #192]
0x07FA	0x4931    LDR	R1, [PC, #196]
0x07FC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1050 :: 		
0x07FE	0x4A31    LDR	R2, [PC, #196]
0x0800	0x4931    LDR	R1, [PC, #196]
0x0802	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1051 :: 		
0x0804	0xE04E    B	L___Lib_UART_012345_UART_AssignPtr48
L___Lib_UART_012345_UART_AssignPtr47:
; uartBase start address is: 0 (R0)
0x0806	0x4931    LDR	R1, [PC, #196]
0x0808	0x4288    CMP	R0, R1
0x080A	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr49
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1052 :: 		
0x080C	0x4A30    LDR	R2, [PC, #192]
0x080E	0x4928    LDR	R1, [PC, #160]
0x0810	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1053 :: 		
0x0812	0x4A30    LDR	R2, [PC, #192]
0x0814	0x4928    LDR	R1, [PC, #160]
0x0816	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1054 :: 		
0x0818	0x4A2F    LDR	R2, [PC, #188]
0x081A	0x4929    LDR	R1, [PC, #164]
0x081C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1055 :: 		
0x081E	0x4A2F    LDR	R2, [PC, #188]
0x0820	0x4929    LDR	R1, [PC, #164]
0x0822	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1056 :: 		
0x0824	0xE03E    B	L___Lib_UART_012345_UART_AssignPtr50
L___Lib_UART_012345_UART_AssignPtr49:
; uartBase start address is: 0 (R0)
0x0826	0x492E    LDR	R1, [PC, #184]
0x0828	0x4288    CMP	R0, R1
0x082A	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr51
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1057 :: 		
0x082C	0x4A2D    LDR	R2, [PC, #180]
0x082E	0x4920    LDR	R1, [PC, #128]
0x0830	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1058 :: 		
0x0832	0x4A2D    LDR	R2, [PC, #180]
0x0834	0x4920    LDR	R1, [PC, #128]
0x0836	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1059 :: 		
0x0838	0x4A2C    LDR	R2, [PC, #176]
0x083A	0x4921    LDR	R1, [PC, #132]
0x083C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1060 :: 		
0x083E	0x4A2C    LDR	R2, [PC, #176]
0x0840	0x4921    LDR	R1, [PC, #132]
0x0842	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1061 :: 		
0x0844	0xE02E    B	L___Lib_UART_012345_UART_AssignPtr52
L___Lib_UART_012345_UART_AssignPtr51:
; uartBase start address is: 0 (R0)
0x0846	0x492B    LDR	R1, [PC, #172]
0x0848	0x4288    CMP	R0, R1
0x084A	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr53
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1062 :: 		
0x084C	0x4A2A    LDR	R2, [PC, #168]
0x084E	0x4918    LDR	R1, [PC, #96]
0x0850	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1063 :: 		
0x0852	0x4A2A    LDR	R2, [PC, #168]
0x0854	0x4918    LDR	R1, [PC, #96]
0x0856	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1064 :: 		
0x0858	0x4A29    LDR	R2, [PC, #164]
0x085A	0x4919    LDR	R1, [PC, #100]
0x085C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1065 :: 		
0x085E	0x4A29    LDR	R2, [PC, #164]
0x0860	0x4919    LDR	R1, [PC, #100]
0x0862	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1066 :: 		
0x0864	0xE01E    B	L___Lib_UART_012345_UART_AssignPtr54
L___Lib_UART_012345_UART_AssignPtr53:
; uartBase start address is: 0 (R0)
0x0866	0x4928    LDR	R1, [PC, #160]
0x0868	0x4288    CMP	R0, R1
0x086A	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr55
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1067 :: 		
0x086C	0x4A27    LDR	R2, [PC, #156]
0x086E	0x4910    LDR	R1, [PC, #64]
0x0870	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1068 :: 		
0x0872	0x4A27    LDR	R2, [PC, #156]
0x0874	0x4910    LDR	R1, [PC, #64]
0x0876	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1069 :: 		
0x0878	0x4A26    LDR	R2, [PC, #152]
0x087A	0x4911    LDR	R1, [PC, #68]
0x087C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1070 :: 		
0x087E	0x4A26    LDR	R2, [PC, #152]
0x0880	0x4911    LDR	R1, [PC, #68]
0x0882	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1071 :: 		
0x0884	0xE00E    B	L___Lib_UART_012345_UART_AssignPtr56
L___Lib_UART_012345_UART_AssignPtr55:
; uartBase start address is: 0 (R0)
0x0886	0x4925    LDR	R1, [PC, #148]
0x0888	0x4288    CMP	R0, R1
0x088A	0xD10B    BNE	L___Lib_UART_012345_UART_AssignPtr57
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1072 :: 		
0x088C	0x4A24    LDR	R2, [PC, #144]
0x088E	0x4908    LDR	R1, [PC, #32]
0x0890	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1073 :: 		
0x0892	0x4A24    LDR	R2, [PC, #144]
0x0894	0x4908    LDR	R1, [PC, #32]
0x0896	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1074 :: 		
0x0898	0x4A23    LDR	R2, [PC, #140]
0x089A	0x4909    LDR	R1, [PC, #36]
0x089C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1075 :: 		
0x089E	0x4A23    LDR	R2, [PC, #140]
0x08A0	0x4909    LDR	R1, [PC, #36]
0x08A2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1076 :: 		
L___Lib_UART_012345_UART_AssignPtr57:
L___Lib_UART_012345_UART_AssignPtr56:
L___Lib_UART_012345_UART_AssignPtr54:
L___Lib_UART_012345_UART_AssignPtr52:
L___Lib_UART_012345_UART_AssignPtr50:
L___Lib_UART_012345_UART_AssignPtr48:
;__Lib_UART_012345.c, 1077 :: 		
L_end_UART_AssignPtr:
0x08A4	0xB001    ADD	SP, SP, #4
0x08A6	0x4770    BX	LR
0x08A8	0xA0004006  	UART0_BDH+0
0x08AC	0x09C90000  	_UART0_Write+0
0x08B0	0x00801FFF  	_UART_Wr_Ptr+0
0x08B4	0x0C490000  	_UART0_Read+0
0x08B8	0x00841FFF  	_UART_Rd_Ptr+0
0x08BC	0x0C2D0000  	_UART0_Data_Ready+0
0x08C0	0x00881FFF  	_UART_Rdy_Ptr+0
0x08C4	0x0E810000  	_UART0_Tx_Idle+0
0x08C8	0x008C1FFF  	_UART_Tx_Idle_Ptr+0
0x08CC	0xB0004006  	UART1_BDH+0
0x08D0	0x09910000  	_UART1_Write+0
0x08D4	0x0EF10000  	_UART1_Read+0
0x08D8	0x0D510000  	_UART1_Data_Ready+0
0x08DC	0x0E150000  	_UART1_Tx_Idle+0
0x08E0	0xC0004006  	UART2_BDH+0
0x08E4	0x09AD0000  	_UART2_Write+0
0x08E8	0x0E990000  	_UART2_Read+0
0x08EC	0x0CC10000  	_UART2_Data_Ready+0
0x08F0	0x0D190000  	_UART2_Tx_Idle+0
0x08F4	0xD0004006  	UART3_BDH+0
0x08F8	0x0A5D0000  	_UART3_Write+0
0x08FC	0x0C910000  	_UART3_Read+0
0x0900	0x0CA90000  	_UART3_Data_Ready+0
0x0904	0x0C610000  	_UART3_Tx_Idle+0
0x0908	0xA000400E  	UART4_BDH+0
0x090C	0x0AB10000  	_UART4_Write+0
0x0910	0x0C790000  	_UART4_Read+0
0x0914	0x0CD90000  	_UART4_Data_Ready+0
0x0918	0x0E510000  	_UART4_Tx_Idle+0
0x091C	0xB000400E  	UART5_BDH+0
0x0920	0x0ACD0000  	_UART5_Write+0
0x0924	0x0E690000  	_UART5_Read+0
0x0928	0x0F090000  	_UART5_Data_Ready+0
0x092C	0x0F210000  	_UART5_Tx_Idle+0
; end of __Lib_UART_012345_UART_AssignPtr
__Lib_UART_012345_UART_Hal_Init_Advanced:
;__Lib_UART_012345.c, 181 :: 		
0x0930	0xB085    SUB	SP, SP, #20
0x0932	0xF8CDE000  STR	LR, [SP, #0]
0x0936	0x9001    STR	R0, [SP, #4]
0x0938	0x9102    STR	R1, [SP, #8]
0x093A	0xF8AD200C  STRH	R2, [SP, #12]
0x093E	0xF8AD3010  STRH	R3, [SP, #16]
0x0942	0xF8BD4014  LDRH	R4, [SP, #20]
0x0946	0xF8AD4014  STRH	R4, [SP, #20]
; module start address is: 0 (R0)
0x094A	0x9806    LDR	R0, [SP, #24]
;__Lib_UART_012345.c, 184 :: 		
; module end address is: 0 (R0)
0x094C	0xF7FFFEDA  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_012345.c, 186 :: 		
0x0950	0x9801    LDR	R0, [SP, #4]
0x0952	0xF7FFFE59  BL	__Lib_UART_012345_UART_Hal_EnableClock+0
;__Lib_UART_012345.c, 188 :: 		
0x0956	0x9902    LDR	R1, [SP, #8]
0x0958	0x9801    LDR	R0, [SP, #4]
0x095A	0xF7FFFEF9  BL	__Lib_UART_012345_UART_Hal_SetBaudRate+0
;__Lib_UART_012345.c, 190 :: 		
0x095E	0xF8BD100C  LDRH	R1, [SP, #12]
0x0962	0x9801    LDR	R0, [SP, #4]
0x0964	0xF7FFFEBE  BL	__Lib_UART_012345_UART_Hal_SetBitCountPerChar+0
;__Lib_UART_012345.c, 192 :: 		
0x0968	0xF8BD1010  LDRH	R1, [SP, #16]
0x096C	0x9801    LDR	R0, [SP, #4]
0x096E	0xF7FFFE9D  BL	__Lib_UART_012345_UART_Hal_SetParityMode+0
;__Lib_UART_012345.c, 194 :: 		
0x0972	0xF8BD1014  LDRH	R1, [SP, #20]
0x0976	0x9801    LDR	R0, [SP, #4]
0x0978	0xF7FFFE40  BL	__Lib_UART_012345_UART_Hal_SetStopBitCount+0
;__Lib_UART_012345.c, 196 :: 		
0x097C	0x9801    LDR	R0, [SP, #4]
0x097E	0xF7FFFE35  BL	__Lib_UART_012345_UART_Hal_EnableReceiver+0
;__Lib_UART_012345.c, 197 :: 		
0x0982	0x9801    LDR	R0, [SP, #4]
0x0984	0xF7FFFE8A  BL	__Lib_UART_012345_UART_Hal_EnableTrasmitter+0
;__Lib_UART_012345.c, 198 :: 		
L_end_UART_Hal_Init_Advanced:
0x0988	0xF8DDE000  LDR	LR, [SP, #0]
0x098C	0xB005    ADD	SP, SP, #20
0x098E	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO.c, 327 :: 		
; module start address is: 0 (R0)
0x0704	0xB081    SUB	SP, SP, #4
0x0706	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO.c, 331 :: 		
; i start address is: 48 (R12)
0x070A	0xF2400C00  MOVW	R12, #0
; module end address is: 0 (R0)
; i end address is: 48 (R12)
0x070E	0x4683    MOV	R11, R0
;__Lib_GPIO.c, 332 :: 		
L_GPIO_Alternate_Function_Enable14:
; i start address is: 48 (R12)
; module start address is: 44 (R11)
0x0710	0xEA4F018C  LSL	R1, R12, #2
0x0714	0xEB0B0101  ADD	R1, R11, R1, LSL #0
0x0718	0x6809    LDR	R1, [R1, #0]
0x071A	0xF1B13FFF  CMP	R1, #-1
0x071E	0xD012    BEQ	L_GPIO_Alternate_Function_Enable15
;__Lib_GPIO.c, 334 :: 		
0x0720	0xF10B0134  ADD	R1, R11, #52
0x0724	0xEA4F038C  LSL	R3, R12, #2
0x0728	0x18C9    ADDS	R1, R1, R3
0x072A	0x6809    LDR	R1, [R1, #0]
0x072C	0x460A    MOV	R2, R1
0x072E	0xEB0B0103  ADD	R1, R11, R3, LSL #0
0x0732	0x6809    LDR	R1, [R1, #0]
0x0734	0x4608    MOV	R0, R1
0x0736	0x4611    MOV	R1, R2
0x0738	0xF7FFFF2C  BL	__Lib_GPIO_GPIO_Config_Pin_Alternate_Function+0
;__Lib_GPIO.c, 335 :: 		
0x073C	0xF10C0C01  ADD	R12, R12, #1
0x0740	0xFA1FFC8C  UXTH	R12, R12
;__Lib_GPIO.c, 336 :: 		
; module end address is: 44 (R11)
; i end address is: 48 (R12)
0x0744	0xE7E4    B	L_GPIO_Alternate_Function_Enable14
L_GPIO_Alternate_Function_Enable15:
;__Lib_GPIO.c, 337 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0746	0xF8DDE000  LDR	LR, [SP, #0]
0x074A	0xB001    ADD	SP, SP, #4
0x074C	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO.c, 300 :: 		
; muxConfig start address is: 4 (R1)
; muxPin start address is: 0 (R0)
0x0594	0xB082    SUB	SP, SP, #8
0x0596	0xF8CDE000  STR	LR, [SP, #0]
0x059A	0x4680    MOV	R8, R0
; muxConfig end address is: 4 (R1)
; muxPin end address is: 0 (R0)
; muxPin start address is: 32 (R8)
; muxConfig start address is: 4 (R1)
;__Lib_GPIO.c, 310 :: 		
0x059C	0xEA4F1258  LSR	R2, R8, #5
0x05A0	0xF0020207  AND	R2, R2, #7
; port start address is: 36 (R9)
0x05A4	0x4691    MOV	R9, R2
;__Lib_GPIO.c, 311 :: 		
0x05A6	0xF008041F  AND	R4, R8, #31
; pin start address is: 40 (R10)
0x05AA	0x46A2    MOV	R10, R4
;__Lib_GPIO.c, 312 :: 		
0x05AC	0x0193    LSLS	R3, R2, #6
0x05AE	0x4A0D    LDR	R2, [PC, #52]
0x05B0	0x18D3    ADDS	R3, R2, R3
;__Lib_GPIO.c, 315 :: 		
0x05B2	0xF04F0201  MOV	R2, #1
0x05B6	0x40A2    LSLS	R2, R4
0x05B8	0x9201    STR	R2, [SP, #4]
; muxConfig end address is: 4 (R1)
0x05BA	0x4618    MOV	R0, R3
0x05BC	0x460A    MOV	R2, R1
0x05BE	0x9901    LDR	R1, [SP, #4]
0x05C0	0xF7FFFF9E  BL	_GPIO_Config+0
;__Lib_GPIO.c, 318 :: 		
0x05C4	0xEA4F3309  LSL	R3, R9, #12
; port end address is: 36 (R9)
0x05C8	0x4A07    LDR	R2, [PC, #28]
0x05CA	0x18D3    ADDS	R3, R2, R3
0x05CC	0xEA4F028A  LSL	R2, R10, #2
; pin end address is: 40 (R10)
0x05D0	0x189C    ADDS	R4, R3, R2
;__Lib_GPIO.c, 319 :: 		
0x05D2	0xF40863E0  AND	R3, R8, #1792
; muxPin end address is: 32 (R8)
0x05D6	0x6822    LDR	R2, [R4, #0]
0x05D8	0x431A    ORRS	R2, R3
0x05DA	0x6022    STR	R2, [R4, #0]
;__Lib_GPIO.c, 320 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x05DC	0xF8DDE000  LDR	LR, [SP, #0]
0x05E0	0xB002    ADD	SP, SP, #8
0x05E2	0x4770    BX	LR
0x05E4	0xF000400F  	#1074786304
0x05E8	0x90004004  	#1074040832
; end of __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
_GPIO_Config:
;__Lib_GPIO.c, 232 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0500	0xB081    SUB	SP, SP, #4
0x0502	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_GPIO.c, 241 :: 		
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0506	0xF7FFFF9B  BL	__Lib_GPIO_GPIO_HAL_Config+0
;__Lib_GPIO.c, 242 :: 		
L_end_GPIO_Config:
0x050A	0xF8DDE000  LDR	LR, [SP, #0]
0x050E	0xB001    ADD	SP, SP, #4
0x0510	0x4770    BX	LR
; end of _GPIO_Config
__Lib_GPIO_GPIO_HAL_Config:
;__Lib_GPIO.c, 114 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0440	0xB083    SUB	SP, SP, #12
0x0442	0xF8CDE000  STR	LR, [SP, #0]
0x0446	0x4606    MOV	R6, R0
0x0448	0x460C    MOV	R4, R1
0x044A	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 24 (R6)
; pinMask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO.c, 116 :: 		
;__Lib_GPIO.c, 117 :: 		
;__Lib_GPIO.c, 118 :: 		
;__Lib_GPIO.c, 119 :: 		
;__Lib_GPIO.c, 125 :: 		
0x044C	0x4630    MOV	R0, R6
0x044E	0xF7FFFFDF  BL	__Lib_GPIO_GPIO_HAL_Clk_Enable+0
;__Lib_GPIO.c, 127 :: 		
0x0452	0xF24013FF  MOVW	R3, #511
0x0456	0xEA060003  AND	R0, R6, R3, LSL #0
; port end address is: 24 (R6)
0x045A	0x0980    LSRS	R0, R0, #6
; portNum start address is: 0 (R0)
;__Lib_GPIO.c, 130 :: 		
; pinNum start address is: 24 (R6)
0x045C	0x2600    MOVS	R6, #0
; pinMask end address is: 16 (R4)
; config end address is: 20 (R5)
; pinNum end address is: 24 (R6)
0x045E	0x4622    MOV	R2, R4
0x0460	0x4629    MOV	R1, R5
L___Lib_GPIO_GPIO_HAL_Config0:
; pinNum start address is: 24 (R6)
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
; portNum end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; pinMask start address is: 8 (R2)
; pinMask end address is: 8 (R2)
0x0462	0x2E20    CMP	R6, #32
0x0464	0xD239    BCS	L___Lib_GPIO_GPIO_HAL_Config1
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
;__Lib_GPIO.c, 131 :: 		
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
0x0466	0xF04F0301  MOV	R3, #1
0x046A	0xFA03F406  LSL	R4, R3, R6
;__Lib_GPIO.c, 133 :: 		
0x046E	0xEA020304  AND	R3, R2, R4, LSL #0
; currentPin start address is: 28 (R7)
0x0472	0x461F    MOV	R7, R3
;__Lib_GPIO.c, 135 :: 		
0x0474	0x42A3    CMP	R3, R4
0x0476	0xD12E    BNE	L___Lib_GPIO_GPIO_HAL_Config3
;__Lib_GPIO.c, 137 :: 		
0x0478	0x0304    LSLS	R4, R0, #12
0x047A	0x4B1A    LDR	R3, [PC, #104]
0x047C	0x191C    ADDS	R4, R3, R4
0x047E	0x00B3    LSLS	R3, R6, #2
0x0480	0x18E5    ADDS	R5, R4, R3
0x0482	0x9501    STR	R5, [SP, #4]
;__Lib_GPIO.c, 140 :: 		
0x0484	0x682C    LDR	R4, [R5, #0]
0x0486	0x4B18    LDR	R3, [PC, #96]
0x0488	0xEA040303  AND	R3, R4, R3, LSL #0
0x048C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO.c, 141 :: 		
0x048E	0x4B17    LDR	R3, [PC, #92]
0x0490	0xEA010403  AND	R4, R1, R3, LSL #0
0x0494	0x9B01    LDR	R3, [SP, #4]
0x0496	0x681B    LDR	R3, [R3, #0]
0x0498	0xEA430404  ORR	R4, R3, R4, LSL #0
0x049C	0x9B01    LDR	R3, [SP, #4]
0x049E	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO.c, 143 :: 		
0x04A0	0xF4013380  AND	R3, R1, #65536
0x04A4	0xF5B33F80  CMP	R3, #65536
0x04A8	0xD015    BEQ	L___Lib_GPIO_GPIO_HAL_Config4
;__Lib_GPIO.c, 145 :: 		
0x04AA	0x0184    LSLS	R4, R0, #6
0x04AC	0x4B10    LDR	R3, [PC, #64]
0x04AE	0x191B    ADDS	R3, R3, R4
0x04B0	0x3314    ADDS	R3, #20
0x04B2	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO.c, 147 :: 		
0x04B4	0xF4013300  AND	R3, R1, #131072
0x04B8	0xB13B    CBZ	R3, L___Lib_GPIO_GPIO_HAL_Config5
;__Lib_GPIO.c, 148 :: 		
0x04BA	0x43FC    MVN	R4, R7
; currentPin end address is: 28 (R7)
0x04BC	0x9B02    LDR	R3, [SP, #8]
0x04BE	0x681B    LDR	R3, [R3, #0]
0x04C0	0xEA030404  AND	R4, R3, R4, LSL #0
0x04C4	0x9B02    LDR	R3, [SP, #8]
0x04C6	0x601C    STR	R4, [R3, #0]
0x04C8	0xE005    B	L___Lib_GPIO_GPIO_HAL_Config6
L___Lib_GPIO_GPIO_HAL_Config5:
;__Lib_GPIO.c, 150 :: 		
; currentPin start address is: 28 (R7)
0x04CA	0x9B02    LDR	R3, [SP, #8]
0x04CC	0x681B    LDR	R3, [R3, #0]
0x04CE	0xEA430407  ORR	R4, R3, R7, LSL #0
; currentPin end address is: 28 (R7)
0x04D2	0x9B02    LDR	R3, [SP, #8]
0x04D4	0x601C    STR	R4, [R3, #0]
L___Lib_GPIO_GPIO_HAL_Config6:
;__Lib_GPIO.c, 151 :: 		
L___Lib_GPIO_GPIO_HAL_Config4:
;__Lib_GPIO.c, 152 :: 		
L___Lib_GPIO_GPIO_HAL_Config3:
;__Lib_GPIO.c, 130 :: 		
0x04D6	0x1C76    ADDS	R6, R6, #1
;__Lib_GPIO.c, 153 :: 		
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
; pinNum end address is: 24 (R6)
0x04D8	0xE7C3    B	L___Lib_GPIO_GPIO_HAL_Config0
L___Lib_GPIO_GPIO_HAL_Config1:
;__Lib_GPIO.c, 154 :: 		
L_end_GPIO_HAL_Config:
0x04DA	0xF8DDE000  LDR	LR, [SP, #0]
0x04DE	0xB003    ADD	SP, SP, #12
0x04E0	0x4770    BX	LR
0x04E2	0xBF00    NOP
0x04E4	0x90004004  	#1074040832
0x04E8	0x0000FFFF  	#-65536
0x04EC	0xFFFF0000  	#65535
0x04F0	0xF000400F  	#1074786304
; end of __Lib_GPIO_GPIO_HAL_Config
__Lib_GPIO_GPIO_HAL_Clk_Enable:
;__Lib_GPIO.c, 72 :: 		
; portBase start address is: 0 (R0)
0x0410	0xB081    SUB	SP, SP, #4
; portBase end address is: 0 (R0)
; portBase start address is: 0 (R0)
;__Lib_GPIO.c, 75 :: 		
0x0412	0xF24011FF  MOVW	R1, #511
0x0416	0xEA000101  AND	R1, R0, R1, LSL #0
; portBase end address is: 0 (R0)
0x041A	0x0989    LSRS	R1, R1, #6
; port start address is: 0 (R0)
0x041C	0x4608    MOV	R0, R1
;__Lib_GPIO.c, 76 :: 		
0x041E	0xF2000209  ADDW	R2, R0, #9
; port end address is: 0 (R0)
0x0422	0xF04F0101  MOV	R1, #1
0x0426	0xFA01F202  LSL	R2, R1, R2
0x042A	0x4904    LDR	R1, [PC, #16]
0x042C	0x6809    LDR	R1, [R1, #0]
0x042E	0xEA410202  ORR	R2, R1, R2, LSL #0
0x0432	0x4902    LDR	R1, [PC, #8]
0x0434	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO.c, 77 :: 		
L_end_GPIO_HAL_Clk_Enable:
0x0436	0xB001    ADD	SP, SP, #4
0x0438	0x4770    BX	LR
0x043A	0xBF00    NOP
0x043C	0x80384004  	SIM_SCGC5+0
; end of __Lib_GPIO_GPIO_HAL_Clk_Enable
__Lib_UART_012345_UART_Hal_EnableClock:
;__Lib_UART_012345.c, 57 :: 		
; uartBase start address is: 0 (R0)
0x0608	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 58 :: 		
0x060A	0x4918    LDR	R1, [PC, #96]
0x060C	0x4288    CMP	R0, R1
0x060E	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock0
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 59 :: 		
0x0610	0x2201    MOVS	R2, #1
0x0612	0xB252    SXTB	R2, R2
0x0614	0x4916    LDR	R1, [PC, #88]
0x0616	0x600A    STR	R2, [R1, #0]
0x0618	0xE026    B	L___Lib_UART_012345_UART_Hal_EnableClock1
L___Lib_UART_012345_UART_Hal_EnableClock0:
;__Lib_UART_012345.c, 60 :: 		
; uartBase start address is: 0 (R0)
0x061A	0x4916    LDR	R1, [PC, #88]
0x061C	0x4288    CMP	R0, R1
0x061E	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock2
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 61 :: 		
0x0620	0x2201    MOVS	R2, #1
0x0622	0xB252    SXTB	R2, R2
0x0624	0x4914    LDR	R1, [PC, #80]
0x0626	0x600A    STR	R2, [R1, #0]
0x0628	0xE01E    B	L___Lib_UART_012345_UART_Hal_EnableClock3
L___Lib_UART_012345_UART_Hal_EnableClock2:
;__Lib_UART_012345.c, 62 :: 		
; uartBase start address is: 0 (R0)
0x062A	0x4914    LDR	R1, [PC, #80]
0x062C	0x4288    CMP	R0, R1
0x062E	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock4
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 63 :: 		
0x0630	0x2201    MOVS	R2, #1
0x0632	0xB252    SXTB	R2, R2
0x0634	0x4912    LDR	R1, [PC, #72]
0x0636	0x600A    STR	R2, [R1, #0]
0x0638	0xE016    B	L___Lib_UART_012345_UART_Hal_EnableClock5
L___Lib_UART_012345_UART_Hal_EnableClock4:
;__Lib_UART_012345.c, 64 :: 		
; uartBase start address is: 0 (R0)
0x063A	0x4912    LDR	R1, [PC, #72]
0x063C	0x4288    CMP	R0, R1
0x063E	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock6
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 65 :: 		
0x0640	0x2201    MOVS	R2, #1
0x0642	0xB252    SXTB	R2, R2
0x0644	0x4910    LDR	R1, [PC, #64]
0x0646	0x600A    STR	R2, [R1, #0]
0x0648	0xE00E    B	L___Lib_UART_012345_UART_Hal_EnableClock7
L___Lib_UART_012345_UART_Hal_EnableClock6:
;__Lib_UART_012345.c, 66 :: 		
; uartBase start address is: 0 (R0)
0x064A	0x4910    LDR	R1, [PC, #64]
0x064C	0x4288    CMP	R0, R1
0x064E	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock8
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 67 :: 		
0x0650	0x2201    MOVS	R2, #1
0x0652	0xB252    SXTB	R2, R2
0x0654	0x490E    LDR	R1, [PC, #56]
0x0656	0x600A    STR	R2, [R1, #0]
0x0658	0xE006    B	L___Lib_UART_012345_UART_Hal_EnableClock9
L___Lib_UART_012345_UART_Hal_EnableClock8:
;__Lib_UART_012345.c, 68 :: 		
; uartBase start address is: 0 (R0)
0x065A	0x490E    LDR	R1, [PC, #56]
0x065C	0x4288    CMP	R0, R1
0x065E	0xD103    BNE	L___Lib_UART_012345_UART_Hal_EnableClock10
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 69 :: 		
0x0660	0x2201    MOVS	R2, #1
0x0662	0xB252    SXTB	R2, R2
0x0664	0x490C    LDR	R1, [PC, #48]
0x0666	0x600A    STR	R2, [R1, #0]
L___Lib_UART_012345_UART_Hal_EnableClock10:
L___Lib_UART_012345_UART_Hal_EnableClock9:
L___Lib_UART_012345_UART_Hal_EnableClock7:
L___Lib_UART_012345_UART_Hal_EnableClock5:
L___Lib_UART_012345_UART_Hal_EnableClock3:
L___Lib_UART_012345_UART_Hal_EnableClock1:
;__Lib_UART_012345.c, 70 :: 		
L_end_UART_Hal_EnableClock:
0x0668	0xB001    ADD	SP, SP, #4
0x066A	0x4770    BX	LR
0x066C	0xA0004006  	UART0_BDH+0
0x0670	0x06A84290  	SIM_SCGC4+0
0x0674	0xB0004006  	UART1_BDH+0
0x0678	0x06AC4290  	SIM_SCGC4+0
0x067C	0xC0004006  	UART2_BDH+0
0x0680	0x06B04290  	SIM_SCGC4+0
0x0684	0xD0004006  	UART3_BDH+0
0x0688	0x06B44290  	SIM_SCGC4+0
0x068C	0xA000400E  	UART4_BDH+0
0x0690	0x05284290  	SIM_SCGC1+0
0x0694	0xB000400E  	UART5_BDH+0
0x0698	0x052C4290  	SIM_SCGC1+0
; end of __Lib_UART_012345_UART_Hal_EnableClock
__Lib_UART_012345_UART_Hal_SetBaudRate:
;__Lib_UART_012345.c, 79 :: 		
; baudRate start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0750	0xB085    SUB	SP, SP, #20
0x0752	0xF8CDE000  STR	LR, [SP, #0]
0x0756	0x4680    MOV	R8, R0
0x0758	0x4689    MOV	R9, R1
; baudRate end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 32 (R8)
; baudRate start address is: 36 (R9)
;__Lib_UART_012345.c, 86 :: 		
0x075A	0xAA01    ADD	R2, SP, #4
0x075C	0x4610    MOV	R0, R2
0x075E	0xF7FFFED9  BL	_SIM_GetClocksFrequency+0
;__Lib_UART_012345.c, 89 :: 		
0x0762	0x4A16    LDR	R2, [PC, #88]
0x0764	0x4590    CMP	R8, R2
0x0766	0xD003    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate60
0x0768	0x4A15    LDR	R2, [PC, #84]
0x076A	0x4590    CMP	R8, R2
0x076C	0xD000    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate59
0x076E	0xE001    B	L___Lib_UART_012345_UART_Hal_SetBaudRate13
L___Lib_UART_012345_UART_Hal_SetBaudRate60:
L___Lib_UART_012345_UART_Hal_SetBaudRate59:
;__Lib_UART_012345.c, 90 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0770	0x9801    LDR	R0, [SP, #4]
; moduleClockInHz end address is: 0 (R0)
0x0772	0xE000    B	L___Lib_UART_012345_UART_Hal_SetBaudRate14
L___Lib_UART_012345_UART_Hal_SetBaudRate13:
;__Lib_UART_012345.c, 92 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0774	0x9802    LDR	R0, [SP, #8]
; moduleClockInHz end address is: 0 (R0)
L___Lib_UART_012345_UART_Hal_SetBaudRate14:
;__Lib_UART_012345.c, 94 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0776	0xEA4F1209  LSL	R2, R9, #4
0x077A	0xFBB0F2F2  UDIV	R2, R0, R2
; sbr start address is: 4 (R1)
0x077E	0xB291    UXTH	R1, R2
;__Lib_UART_012345.c, 98 :: 		
0x0780	0xB292    UXTH	R2, R2
0x0782	0x0A13    LSRS	R3, R2, #8
0x0784	0xB29B    UXTH	R3, R3
0x0786	0xF8982000  LDRB	R2, [R8, #0]
0x078A	0x431A    ORRS	R2, R3
0x078C	0xF8882000  STRB	R2, [R8, #0]
;__Lib_UART_012345.c, 99 :: 		
0x0790	0xF1080301  ADD	R3, R8, #1
0x0794	0xB2CA    UXTB	R2, R1
0x0796	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 103 :: 		
0x0798	0x0143    LSLS	R3, R0, #5
; moduleClockInHz end address is: 0 (R0)
0x079A	0xEA4F1209  LSL	R2, R9, #4
; baudRate end address is: 36 (R9)
0x079E	0xFBB3F3F2  UDIV	R3, R3, R2
0x07A2	0x014A    LSLS	R2, R1, #5
0x07A4	0xB292    UXTH	R2, R2
; sbr end address is: 4 (R1)
0x07A6	0x1A9A    SUB	R2, R3, R2
; tmp start address is: 0 (R0)
0x07A8	0xB2D0    UXTB	R0, R2
;__Lib_UART_012345.c, 105 :: 		
0x07AA	0xF108030A  ADD	R3, R8, #10
; uartBase end address is: 32 (R8)
0x07AE	0x781A    LDRB	R2, [R3, #0]
0x07B0	0x4302    ORRS	R2, R0
; tmp end address is: 0 (R0)
0x07B2	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 106 :: 		
L_end_UART_Hal_SetBaudRate:
0x07B4	0xF8DDE000  LDR	LR, [SP, #0]
0x07B8	0xB005    ADD	SP, SP, #20
0x07BA	0x4770    BX	LR
0x07BC	0xA0004006  	UART0_BDH+0
0x07C0	0xB0004006  	UART1_BDH+0
; end of __Lib_UART_012345_UART_Hal_SetBaudRate
_SIM_GetClocksFrequency:
;__Lib_System.c, 977 :: 		
; SIM_Clocks start address is: 0 (R0)
0x0514	0xB081    SUB	SP, SP, #4
0x0516	0xF8CDE000  STR	LR, [SP, #0]
0x051A	0x4604    MOV	R4, R0
; SIM_Clocks end address is: 0 (R0)
; SIM_Clocks start address is: 16 (R4)
;__Lib_System.c, 984 :: 		
0x051C	0xF7FFFFEA  BL	_Get_Fosc_kHz+0
0x0520	0xF24031E8  MOVW	R1, #1000
0x0524	0xFB00F301  MUL	R3, R0, R1
;__Lib_System.c, 986 :: 		
0x0528	0x4919    LDR	R1, [PC, #100]
0x052A	0x6809    LDR	R1, [R1, #0]
0x052C	0x0F0A    LSRS	R2, R1, #28
;__Lib_System.c, 987 :: 		
0x052E	0x4918    LDR	R1, [PC, #96]
0x0530	0x6809    LDR	R1, [R1, #0]
0x0532	0xF0016170  AND	R1, R1, #251658240
0x0536	0x0E09    LSRS	R1, R1, #24
; clockDiv2 start address is: 0 (R0)
0x0538	0xB2C8    UXTB	R0, R1
;__Lib_System.c, 988 :: 		
0x053A	0x4915    LDR	R1, [PC, #84]
0x053C	0x6809    LDR	R1, [R1, #0]
0x053E	0xF4010170  AND	R1, R1, #15728640
0x0542	0x0D09    LSRS	R1, R1, #20
; clockDiv3 start address is: 20 (R5)
0x0544	0xB2CD    UXTB	R5, R1
;__Lib_System.c, 989 :: 		
0x0546	0x4912    LDR	R1, [PC, #72]
0x0548	0x6809    LDR	R1, [R1, #0]
0x054A	0xF4012170  AND	R1, R1, #983040
0x054E	0x0C09    LSRS	R1, R1, #16
; clockDiv4 start address is: 24 (R6)
0x0550	0xB2CE    UXTB	R6, R1
;__Lib_System.c, 991 :: 		
0x0552	0xB2D1    UXTB	R1, R2
0x0554	0x1C49    ADDS	R1, R1, #1
0x0556	0xB209    SXTH	R1, R1
0x0558	0x4359    MULS	R1, R3, R1
; mcgOutClockFrequency start address is: 28 (R7)
0x055A	0x460F    MOV	R7, R1
;__Lib_System.c, 993 :: 		
0x055C	0x6023    STR	R3, [R4, #0]
;__Lib_System.c, 994 :: 		
0x055E	0x1D22    ADDS	R2, R4, #4
0x0560	0x1C41    ADDS	R1, R0, #1
0x0562	0xB209    SXTH	R1, R1
; clockDiv2 end address is: 0 (R0)
0x0564	0xFBB7F1F1  UDIV	R1, R7, R1
0x0568	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 995 :: 		
0x056A	0xF2040208  ADDW	R2, R4, #8
0x056E	0x1C69    ADDS	R1, R5, #1
0x0570	0xB209    SXTH	R1, R1
; clockDiv3 end address is: 20 (R5)
0x0572	0xFBB7F1F1  UDIV	R1, R7, R1
0x0576	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 996 :: 		
0x0578	0xF204020C  ADDW	R2, R4, #12
; SIM_Clocks end address is: 16 (R4)
0x057C	0x1C71    ADDS	R1, R6, #1
0x057E	0xB209    SXTH	R1, R1
; clockDiv4 end address is: 24 (R6)
0x0580	0xFBB7F1F1  UDIV	R1, R7, R1
; mcgOutClockFrequency end address is: 28 (R7)
0x0584	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 997 :: 		
L_end_SIM_GetClocksFrequency:
0x0586	0xF8DDE000  LDR	LR, [SP, #0]
0x058A	0xB001    ADD	SP, SP, #4
0x058C	0x4770    BX	LR
0x058E	0xBF00    NOP
0x0590	0x80444004  	SIM_CLKDIV1+0
; end of _SIM_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x04F4	0x4801    LDR	R0, [PC, #4]
0x04F6	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x04F8	0x4770    BX	LR
0x04FA	0xBF00    NOP
0x04FC	0x007C1FFF  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
__Lib_UART_012345_UART_Hal_SetBitCountPerChar:
;__Lib_UART_012345.c, 113 :: 		
; bitCountPerChar start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x06E4	0xB081    SUB	SP, SP, #4
; bitCountPerChar end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; bitCountPerChar start address is: 4 (R1)
;__Lib_UART_012345.c, 115 :: 		
0x06E6	0x1C84    ADDS	R4, R0, #2
0x06E8	0x7823    LDRB	R3, [R4, #0]
0x06EA	0xF64F72EF  MOVW	R2, #65519
0x06EE	0xB212    SXTH	R2, R2
0x06F0	0xEA030202  AND	R2, R3, R2, LSL #0
0x06F4	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 116 :: 		
0x06F6	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x06F8	0x010B    LSLS	R3, R1, #4
; bitCountPerChar end address is: 4 (R1)
0x06FA	0x7822    LDRB	R2, [R4, #0]
0x06FC	0x431A    ORRS	R2, R3
0x06FE	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 117 :: 		
L_end_UART_Hal_SetBitCountPerChar:
0x0700	0xB001    ADD	SP, SP, #4
0x0702	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetBitCountPerChar
__Lib_UART_012345_UART_Hal_SetParityMode:
;__Lib_UART_012345.c, 125 :: 		
; parityMode start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x06AC	0xB081    SUB	SP, SP, #4
; parityMode end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; parityMode start address is: 4 (R1)
;__Lib_UART_012345.c, 127 :: 		
0x06AE	0xF0010202  AND	R2, R1, #2
0x06B2	0xB162    CBZ	R2, L___Lib_UART_012345_UART_Hal_SetParityMode15
;__Lib_UART_012345.c, 128 :: 		
0x06B4	0x1C84    ADDS	R4, R0, #2
0x06B6	0xF0010302  AND	R3, R1, #2
0x06BA	0x7822    LDRB	R2, [R4, #0]
0x06BC	0x431A    ORRS	R2, R3
0x06BE	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 129 :: 		
0x06C0	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x06C2	0xF0010301  AND	R3, R1, #1
; parityMode end address is: 4 (R1)
0x06C6	0x7822    LDRB	R2, [R4, #0]
0x06C8	0x431A    ORRS	R2, R3
0x06CA	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 130 :: 		
0x06CC	0xE007    B	L___Lib_UART_012345_UART_Hal_SetParityMode16
L___Lib_UART_012345_UART_Hal_SetParityMode15:
;__Lib_UART_012345.c, 132 :: 		
; uartBase start address is: 0 (R0)
0x06CE	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x06D0	0x7823    LDRB	R3, [R4, #0]
0x06D2	0xF64F72FD  MOVW	R2, #65533
0x06D6	0xB212    SXTH	R2, R2
0x06D8	0xEA030202  AND	R2, R3, R2, LSL #0
0x06DC	0x7022    STRB	R2, [R4, #0]
L___Lib_UART_012345_UART_Hal_SetParityMode16:
;__Lib_UART_012345.c, 133 :: 		
L_end_UART_Hal_SetParityMode:
0x06DE	0xB001    ADD	SP, SP, #4
0x06E0	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetParityMode
__Lib_UART_012345_UART_Hal_SetStopBitCount:
;__Lib_UART_012345.c, 140 :: 		
; stopBits start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x05FC	0xB081    SUB	SP, SP, #4
; stopBits end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; stopBits start address is: 4 (R1)
;__Lib_UART_012345.c, 141 :: 		
0x05FE	0x7802    LDRB	R2, [R0, #0]
0x0600	0x430A    ORRS	R2, R1
; stopBits end address is: 4 (R1)
0x0602	0x7002    STRB	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 142 :: 		
L_end_UART_Hal_SetStopBitCount:
0x0604	0xB001    ADD	SP, SP, #4
0x0606	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetStopBitCount
__Lib_UART_012345_UART_Hal_EnableReceiver:
;__Lib_UART_012345.c, 148 :: 		
; uartBase start address is: 0 (R0)
0x05EC	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 149 :: 		
0x05EE	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x05F0	0x7811    LDRB	R1, [R2, #0]
0x05F2	0xF0410104  ORR	R1, R1, #4
0x05F6	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 150 :: 		
L_end_UART_Hal_EnableReceiver:
0x05F8	0xB001    ADD	SP, SP, #4
0x05FA	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableReceiver
__Lib_UART_012345_UART_Hal_EnableTrasmitter:
;__Lib_UART_012345.c, 164 :: 		
; uartBase start address is: 0 (R0)
0x069C	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 165 :: 		
0x069E	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x06A0	0x7811    LDRB	R1, [R2, #0]
0x06A2	0xF0410108  ORR	R1, R1, #8
0x06A6	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 166 :: 		
L_end_UART_Hal_EnableTrasmitter:
0x06A8	0xB001    ADD	SP, SP, #4
0x06AA	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableTrasmitter
docking_station_HEXIWEAR__uartInit_2:
;__ds_hexi_uart.c, 42 :: 		static T_mikrobus_ret _uartInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x0EB0	0xB081    SUB	SP, SP, #4
0x0EB2	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ds_hexi_uart.c, 44 :: 		UART3_Init_Advanced( cfg[0], cfg[1], cfg[2], cfg[3], &_GPIO_Module_UART3_PC16_17 );
0x0EB6	0x4D0D    LDR	R5, [PC, #52]
0x0EB8	0xF200010C  ADDW	R1, R0, #12
0x0EBC	0x6809    LDR	R1, [R1, #0]
0x0EBE	0xB28C    UXTH	R4, R1
0x0EC0	0xF2000108  ADDW	R1, R0, #8
0x0EC4	0x6809    LDR	R1, [R1, #0]
0x0EC6	0xB28B    UXTH	R3, R1
0x0EC8	0x1D01    ADDS	R1, R0, #4
0x0ECA	0x6809    LDR	R1, [R1, #0]
0x0ECC	0xB28A    UXTH	R2, R1
0x0ECE	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x0ED0	0x4608    MOV	R0, R1
0x0ED2	0xB291    UXTH	R1, R2
0x0ED4	0xB29A    UXTH	R2, R3
0x0ED6	0xB2A3    UXTH	R3, R4
0x0ED8	0xB420    PUSH	(R5)
0x0EDA	0xF7FFFE3F  BL	_UART3_Init_Advanced+0
0x0EDE	0xB001    ADD	SP, SP, #4
;__ds_hexi_uart.c, 45 :: 		return _MIKROBUS_OK;
0x0EE0	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_uart.c, 46 :: 		}
L_end__uartInit_2:
0x0EE2	0xF8DDE000  LDR	LR, [SP, #0]
0x0EE6	0xB001    ADD	SP, SP, #4
0x0EE8	0x4770    BX	LR
0x0EEA	0xBF00    NOP
0x0EEC	0x1B780000  	__GPIO_Module_UART3_PC16_17+0
; end of docking_station_HEXIWEAR__uartInit_2
_UART3_Init_Advanced:
;__Lib_UART_012345.c, 321 :: 		
; stopBits start address is: 12 (R3)
; parity start address is: 8 (R2)
; dataBits start address is: 4 (R1)
; baudRate start address is: 0 (R0)
0x0B5C	0xB081    SUB	SP, SP, #4
0x0B5E	0xF8CDE000  STR	LR, [SP, #0]
0x0B62	0xB29F    UXTH	R7, R3
0x0B64	0x4603    MOV	R3, R0
0x0B66	0xB28D    UXTH	R5, R1
0x0B68	0xB296    UXTH	R6, R2
; stopBits end address is: 12 (R3)
; parity end address is: 8 (R2)
; dataBits end address is: 4 (R1)
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
; dataBits start address is: 20 (R5)
; parity start address is: 24 (R6)
; stopBits start address is: 28 (R7)
; module start address is: 32 (R8)
0x0B6A	0xF8DD8004  LDR	R8, [SP, #4]
;__Lib_UART_012345.c, 322 :: 		
0x0B6E	0x4808    LDR	R0, [PC, #32]
0x0B70	0xF7FFFE38  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 323 :: 		
0x0B74	0x4644    MOV	R4, R8
; module end address is: 32 (R8)
0x0B76	0xB2AA    UXTH	R2, R5
; parity end address is: 24 (R6)
0x0B78	0x4619    MOV	R1, R3
; dataBits end address is: 20 (R5)
0x0B7A	0xB2B3    UXTH	R3, R6
; baudRate end address is: 12 (R3)
0x0B7C	0x4804    LDR	R0, [PC, #16]
0x0B7E	0xB410    PUSH	(R4)
0x0B80	0xB480    PUSH	(R7)
; stopBits end address is: 28 (R7)
0x0B82	0xF7FFFED5  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x0B86	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 324 :: 		
L_end_UART3_Init_Advanced:
0x0B88	0xF8DDE000  LDR	LR, [SP, #0]
0x0B8C	0xB001    ADD	SP, SP, #4
0x0B8E	0x4770    BX	LR
0x0B90	0xD0004006  	UART3_BDH+0
; end of _UART3_Init_Advanced
docking_station_HEXIWEAR__uartInit_3:
;__ds_hexi_uart.c, 48 :: 		static T_mikrobus_ret _uartInit_3(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x0D8C	0xB081    SUB	SP, SP, #4
0x0D8E	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ds_hexi_uart.c, 50 :: 		UART3_Init_Advanced( cfg[0], cfg[1], cfg[2], cfg[3], &_GPIO_Module_UART3_PC16_17 );
0x0D92	0x4D0D    LDR	R5, [PC, #52]
0x0D94	0xF200010C  ADDW	R1, R0, #12
0x0D98	0x6809    LDR	R1, [R1, #0]
0x0D9A	0xB28C    UXTH	R4, R1
0x0D9C	0xF2000108  ADDW	R1, R0, #8
0x0DA0	0x6809    LDR	R1, [R1, #0]
0x0DA2	0xB28B    UXTH	R3, R1
0x0DA4	0x1D01    ADDS	R1, R0, #4
0x0DA6	0x6809    LDR	R1, [R1, #0]
0x0DA8	0xB28A    UXTH	R2, R1
0x0DAA	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x0DAC	0x4608    MOV	R0, R1
0x0DAE	0xB291    UXTH	R1, R2
0x0DB0	0xB29A    UXTH	R2, R3
0x0DB2	0xB2A3    UXTH	R3, R4
0x0DB4	0xB420    PUSH	(R5)
0x0DB6	0xF7FFFED1  BL	_UART3_Init_Advanced+0
0x0DBA	0xB001    ADD	SP, SP, #4
;__ds_hexi_uart.c, 51 :: 		return _MIKROBUS_OK;
0x0DBC	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_uart.c, 52 :: 		}
L_end__uartInit_3:
0x0DBE	0xF8DDE000  LDR	LR, [SP, #0]
0x0DC2	0xB001    ADD	SP, SP, #4
0x0DC4	0x4770    BX	LR
0x0DC6	0xBF00    NOP
0x0DC8	0x1B780000  	__GPIO_Module_UART3_PC16_17+0
; end of docking_station_HEXIWEAR__uartInit_3
_mikrobus_logInit:
;docking_station_HEXIWEAR.c, 282 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x1034	0xB081    SUB	SP, SP, #4
0x1036	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;docking_station_HEXIWEAR.c, 284 :: 		switch( port )
0x103A	0xE011    B	L_mikrobus_logInit129
; port end address is: 0 (R0)
;docking_station_HEXIWEAR.c, 287 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit131:
0x103C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x103E	0xF7FFFED7  BL	docking_station_HEXIWEAR__log_init1+0
0x1042	0xE016    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 290 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit132:
; baud start address is: 4 (R1)
0x1044	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1046	0xF7FFFE8F  BL	docking_station_HEXIWEAR__log_init2+0
0x104A	0xE012    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 293 :: 		case _MIKROBUS3: return _log_init3( baud );
L_mikrobus_logInit133:
; baud start address is: 4 (R1)
0x104C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x104E	0xF7FFFEBD  BL	docking_station_HEXIWEAR__log_init3+0
0x1052	0xE00E    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 305 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit134:
; baud start address is: 4 (R1)
0x1054	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1056	0xF7FFFEE9  BL	docking_station_HEXIWEAR__log_initUart+0
0x105A	0xE00A    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 313 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit135:
0x105C	0x2001    MOVS	R0, #1
0x105E	0xE008    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 314 :: 		}
L_mikrobus_logInit129:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x1060	0x2800    CMP	R0, #0
0x1062	0xD0EB    BEQ	L_mikrobus_logInit131
0x1064	0x2801    CMP	R0, #1
0x1066	0xD0ED    BEQ	L_mikrobus_logInit132
0x1068	0x2802    CMP	R0, #2
0x106A	0xD0EF    BEQ	L_mikrobus_logInit133
0x106C	0x2810    CMP	R0, #16
0x106E	0xD0F1    BEQ	L_mikrobus_logInit134
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x1070	0xE7F4    B	L_mikrobus_logInit135
;docking_station_HEXIWEAR.c, 316 :: 		}
L_end_mikrobus_logInit:
0x1072	0xF8DDE000  LDR	LR, [SP, #0]
0x1076	0xB001    ADD	SP, SP, #4
0x1078	0x4770    BX	LR
; end of _mikrobus_logInit
docking_station_HEXIWEAR__log_init1:
;__ds_hexi_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x0DF0	0xB081    SUB	SP, SP, #4
0x0DF2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 25 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x0DF6	0xF7FFFE77  BL	_UART2_Init+0
;__ds_hexi_log.c, 26 :: 		logger = UART2_Write;
0x0DFA	0x4A04    LDR	R2, [PC, #16]
0x0DFC	0x4904    LDR	R1, [PC, #16]
0x0DFE	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 27 :: 		return 0;
0x0E00	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 28 :: 		}
L_end__log_init1:
0x0E02	0xF8DDE000  LDR	LR, [SP, #0]
0x0E06	0xB001    ADD	SP, SP, #4
0x0E08	0x4770    BX	LR
0x0E0A	0xBF00    NOP
0x0E0C	0x09AD0000  	_UART2_Write+0
0x0E10	0x00781FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_init1
_UART2_Init:
;__Lib_UART_012345.c, 228 :: 		
; baudRate start address is: 0 (R0)
0x0AE8	0xB081    SUB	SP, SP, #4
0x0AEA	0xF8CDE000  STR	LR, [SP, #0]
0x0AEE	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 229 :: 		
0x0AF0	0x480A    LDR	R0, [PC, #40]
0x0AF2	0xF7FFFE77  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 230 :: 		
0x0AF6	0x4A0A    LDR	R2, [PC, #40]
0x0AF8	0xF2400100  MOVW	R1, #0
0x0AFC	0xB404    PUSH	(R2)
0x0AFE	0xB402    PUSH	(R1)
0x0B00	0xF2400200  MOVW	R2, #0
0x0B04	0x4619    MOV	R1, R3
0x0B06	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x0B0A	0x4804    LDR	R0, [PC, #16]
0x0B0C	0xF7FFFF10  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x0B10	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 231 :: 		
L_end_UART2_Init:
0x0B12	0xF8DDE000  LDR	LR, [SP, #0]
0x0B16	0xB001    ADD	SP, SP, #4
0x0B18	0x4770    BX	LR
0x0B1A	0xBF00    NOP
0x0B1C	0xC0004006  	UART2_BDH+0
0x0B20	0x1BE40000  	__GPIO_Module_UART2_PD3_2+0
; end of _UART2_Init
docking_station_HEXIWEAR__log_init2:
;__ds_hexi_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x0D68	0xB081    SUB	SP, SP, #4
0x0D6A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 32 :: 		UART3_Init(baud);
; baud end address is: 0 (R0)
0x0D6E	0xF7FFFE39  BL	_UART3_Init+0
;__ds_hexi_log.c, 33 :: 		logger = UART3_Write;
0x0D72	0x4A04    LDR	R2, [PC, #16]
0x0D74	0x4904    LDR	R1, [PC, #16]
0x0D76	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 34 :: 		return 0;
0x0D78	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 35 :: 		}
L_end__log_init2:
0x0D7A	0xF8DDE000  LDR	LR, [SP, #0]
0x0D7E	0xB001    ADD	SP, SP, #4
0x0D80	0x4770    BX	LR
0x0D82	0xBF00    NOP
0x0D84	0x0A5D0000  	_UART3_Write+0
0x0D88	0x00781FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_init2
_UART3_Init:
;__Lib_UART_012345.c, 238 :: 		
; baudRate start address is: 0 (R0)
0x09E4	0xB081    SUB	SP, SP, #4
0x09E6	0xF8CDE000  STR	LR, [SP, #0]
0x09EA	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 239 :: 		
0x09EC	0x480A    LDR	R0, [PC, #40]
0x09EE	0xF7FFFEF9  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 240 :: 		
0x09F2	0x4A0A    LDR	R2, [PC, #40]
0x09F4	0xF2400100  MOVW	R1, #0
0x09F8	0xB404    PUSH	(R2)
0x09FA	0xB402    PUSH	(R1)
0x09FC	0xF2400200  MOVW	R2, #0
0x0A00	0x4619    MOV	R1, R3
0x0A02	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x0A06	0x4804    LDR	R0, [PC, #16]
0x0A08	0xF7FFFF92  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x0A0C	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 241 :: 		
L_end_UART3_Init:
0x0A0E	0xF8DDE000  LDR	LR, [SP, #0]
0x0A12	0xB001    ADD	SP, SP, #4
0x0A14	0x4770    BX	LR
0x0A16	0xBF00    NOP
0x0A18	0xD0004006  	UART3_BDH+0
0x0A1C	0x1B780000  	__GPIO_Module_UART3_PC16_17+0
; end of _UART3_Init
docking_station_HEXIWEAR__log_init3:
;__ds_hexi_log.c, 37 :: 		static T_mikrobus_ret _log_init3(uint32_t baud)
; baud start address is: 0 (R0)
0x0DCC	0xB081    SUB	SP, SP, #4
0x0DCE	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 39 :: 		UART3_Init(baud);
; baud end address is: 0 (R0)
0x0DD2	0xF7FFFE07  BL	_UART3_Init+0
;__ds_hexi_log.c, 40 :: 		logger = UART3_Write;
0x0DD6	0x4A04    LDR	R2, [PC, #16]
0x0DD8	0x4904    LDR	R1, [PC, #16]
0x0DDA	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 41 :: 		return 0;
0x0DDC	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 42 :: 		}
L_end__log_init3:
0x0DDE	0xF8DDE000  LDR	LR, [SP, #0]
0x0DE2	0xB001    ADD	SP, SP, #4
0x0DE4	0x4770    BX	LR
0x0DE6	0xBF00    NOP
0x0DE8	0x0A5D0000  	_UART3_Write+0
0x0DEC	0x00781FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_init3
docking_station_HEXIWEAR__log_initUart:
;__ds_hexi_log.c, 44 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
; baud start address is: 0 (R0)
0x0E2C	0xB081    SUB	SP, SP, #4
0x0E2E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 46 :: 		UART0_Init(baud);
; baud end address is: 0 (R0)
0x0E32	0xF7FFFDF5  BL	_UART0_Init+0
;__ds_hexi_log.c, 47 :: 		logger = UART0_Write;
0x0E36	0x4A04    LDR	R2, [PC, #16]
0x0E38	0x4904    LDR	R1, [PC, #16]
0x0E3A	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 48 :: 		return 0;
0x0E3C	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 49 :: 		}
L_end__log_initUart:
0x0E3E	0xF8DDE000  LDR	LR, [SP, #0]
0x0E42	0xB001    ADD	SP, SP, #4
0x0E44	0x4770    BX	LR
0x0E46	0xBF00    NOP
0x0E48	0x09C90000  	_UART0_Write+0
0x0E4C	0x00781FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_initUart
_UART0_Init:
;__Lib_UART_012345.c, 208 :: 		
; baudRate start address is: 0 (R0)
0x0A20	0xB081    SUB	SP, SP, #4
0x0A22	0xF8CDE000  STR	LR, [SP, #0]
0x0A26	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 209 :: 		
0x0A28	0x480A    LDR	R0, [PC, #40]
0x0A2A	0xF7FFFEDB  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 210 :: 		
0x0A2E	0x4A0A    LDR	R2, [PC, #40]
0x0A30	0xF2400100  MOVW	R1, #0
0x0A34	0xB404    PUSH	(R2)
0x0A36	0xB402    PUSH	(R1)
0x0A38	0xF2400200  MOVW	R2, #0
0x0A3C	0x4619    MOV	R1, R3
0x0A3E	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x0A42	0x4804    LDR	R0, [PC, #16]
0x0A44	0xF7FFFF74  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x0A48	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 211 :: 		
L_end_UART0_Init:
0x0A4A	0xF8DDE000  LDR	LR, [SP, #0]
0x0A4E	0xB001    ADD	SP, SP, #4
0x0A50	0x4770    BX	LR
0x0A52	0xBF00    NOP
0x0A54	0xA0004006  	UART0_BDH+0
0x0A58	0x1C500000  	__GPIO_Module_UART0_PB16_17+0
; end of _UART0_Init
_mikrobus_logWrite:
;docking_station_HEXIWEAR.c, 318 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x107C	0xB083    SUB	SP, SP, #12
0x107E	0xF8CDE000  STR	LR, [SP, #0]
0x1082	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;docking_station_HEXIWEAR.c, 320 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x1084	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;docking_station_HEXIWEAR.c, 321 :: 		uint8_t row = 13;
0x1086	0x220D    MOVS	R2, #13
0x1088	0xF88D2008  STRB	R2, [SP, #8]
0x108C	0x220A    MOVS	R2, #10
0x108E	0xF88D2009  STRB	R2, [SP, #9]
;docking_station_HEXIWEAR.c, 322 :: 		uint8_t line = 10;
;docking_station_HEXIWEAR.c, 323 :: 		switch( format )
0x1092	0xE01F    B	L_mikrobus_logWrite136
; format end address is: 4 (R1)
;docking_station_HEXIWEAR.c, 325 :: 		case _LOG_BYTE :
L_mikrobus_logWrite138:
;docking_station_HEXIWEAR.c, 326 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x1094	0xF7FFFE4C  BL	docking_station_HEXIWEAR__log_write+0
;docking_station_HEXIWEAR.c, 327 :: 		break;
0x1098	0xE023    B	L_mikrobus_logWrite137
;docking_station_HEXIWEAR.c, 328 :: 		case _LOG_TEXT :
L_mikrobus_logWrite139:
;docking_station_HEXIWEAR.c, 329 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite140:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x109A	0x7802    LDRB	R2, [R0, #0]
0x109C	0xB12A    CBZ	R2, L_mikrobus_logWrite141
;docking_station_HEXIWEAR.c, 331 :: 		_log_write( ptr );
0x109E	0x9001    STR	R0, [SP, #4]
0x10A0	0xF7FFFE46  BL	docking_station_HEXIWEAR__log_write+0
0x10A4	0x9801    LDR	R0, [SP, #4]
;docking_station_HEXIWEAR.c, 332 :: 		ptr++;
0x10A6	0x1C40    ADDS	R0, R0, #1
;docking_station_HEXIWEAR.c, 333 :: 		}
; ptr end address is: 0 (R0)
0x10A8	0xE7F7    B	L_mikrobus_logWrite140
L_mikrobus_logWrite141:
;docking_station_HEXIWEAR.c, 334 :: 		break;
0x10AA	0xE01A    B	L_mikrobus_logWrite137
;docking_station_HEXIWEAR.c, 335 :: 		case _LOG_LINE :
L_mikrobus_logWrite142:
;docking_station_HEXIWEAR.c, 336 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite143:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x10AC	0x7802    LDRB	R2, [R0, #0]
0x10AE	0xB12A    CBZ	R2, L_mikrobus_logWrite144
;docking_station_HEXIWEAR.c, 338 :: 		_log_write( ptr );
0x10B0	0x9001    STR	R0, [SP, #4]
0x10B2	0xF7FFFE3D  BL	docking_station_HEXIWEAR__log_write+0
0x10B6	0x9801    LDR	R0, [SP, #4]
;docking_station_HEXIWEAR.c, 339 :: 		ptr++;
0x10B8	0x1C40    ADDS	R0, R0, #1
;docking_station_HEXIWEAR.c, 340 :: 		}
; ptr end address is: 0 (R0)
0x10BA	0xE7F7    B	L_mikrobus_logWrite143
L_mikrobus_logWrite144:
;docking_station_HEXIWEAR.c, 341 :: 		_log_write( &row );
0x10BC	0xAA02    ADD	R2, SP, #8
0x10BE	0x4610    MOV	R0, R2
0x10C0	0xF7FFFE36  BL	docking_station_HEXIWEAR__log_write+0
;docking_station_HEXIWEAR.c, 342 :: 		_log_write( &line );
0x10C4	0xF10D0209  ADD	R2, SP, #9
0x10C8	0x4610    MOV	R0, R2
0x10CA	0xF7FFFE31  BL	docking_station_HEXIWEAR__log_write+0
;docking_station_HEXIWEAR.c, 343 :: 		break;
0x10CE	0xE008    B	L_mikrobus_logWrite137
;docking_station_HEXIWEAR.c, 344 :: 		default :
L_mikrobus_logWrite145:
;docking_station_HEXIWEAR.c, 345 :: 		return _MIKROBUS_ERR_LOG;
0x10D0	0x2006    MOVS	R0, #6
0x10D2	0xE007    B	L_end_mikrobus_logWrite
;docking_station_HEXIWEAR.c, 346 :: 		}
L_mikrobus_logWrite136:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x10D4	0x2900    CMP	R1, #0
0x10D6	0xD0DD    BEQ	L_mikrobus_logWrite138
0x10D8	0x2901    CMP	R1, #1
0x10DA	0xD0DE    BEQ	L_mikrobus_logWrite139
0x10DC	0x2902    CMP	R1, #2
0x10DE	0xD0E5    BEQ	L_mikrobus_logWrite142
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x10E0	0xE7F6    B	L_mikrobus_logWrite145
L_mikrobus_logWrite137:
;docking_station_HEXIWEAR.c, 347 :: 		return 0;
0x10E2	0x2000    MOVS	R0, #0
;docking_station_HEXIWEAR.c, 348 :: 		}
L_end_mikrobus_logWrite:
0x10E4	0xF8DDE000  LDR	LR, [SP, #0]
0x10E8	0xB003    ADD	SP, SP, #12
0x10EA	0x4770    BX	LR
; end of _mikrobus_logWrite
docking_station_HEXIWEAR__log_write:
;__ds_hexi_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x0D30	0xB081    SUB	SP, SP, #4
0x0D32	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__ds_hexi_log.c, 19 :: 		logger( *data_ );
0x0D36	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x0D38	0xB2CC    UXTB	R4, R1
0x0D3A	0xB2A0    UXTH	R0, R4
0x0D3C	0x4C03    LDR	R4, [PC, #12]
0x0D3E	0x6824    LDR	R4, [R4, #0]
0x0D40	0x47A0    BLX	R4
;__ds_hexi_log.c, 20 :: 		return 0;
0x0D42	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 21 :: 		}
L_end__log_write:
0x0D44	0xF8DDE000  LDR	LR, [SP, #0]
0x0D48	0xB001    ADD	SP, SP, #4
0x0D4A	0x4770    BX	LR
0x0D4C	0x00781FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_write
_UART0_Write:
;__Lib_UART_012345.c, 385 :: 		
; _data start address is: 0 (R0)
0x09C8	0xB081    SUB	SP, SP, #4
0x09CA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 386 :: 		
0x09CE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x09D0	0x4803    LDR	R0, [PC, #12]
0x09D2	0xF7FFFEF7  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 387 :: 		
L_end_UART0_Write:
0x09D6	0xF8DDE000  LDR	LR, [SP, #0]
0x09DA	0xB001    ADD	SP, SP, #4
0x09DC	0x4770    BX	LR
0x09DE	0xBF00    NOP
0x09E0	0xA0004006  	UART0_BDH+0
; end of _UART0_Write
__Lib_UART_012345_UART_Hal_WriteChar:
;__Lib_UART_012345.c, 361 :: 		
; _data start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x07C4	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; _data start address is: 4 (R1)
0x07C6	0xF8AD1000  STRH	R1, [SP, #0]
; uartBase end address is: 0 (R0)
; _data end address is: 4 (R1)
0x07CA	0x4601    MOV	R1, R0
0x07CC	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_012345.c, 368 :: 		
L___Lib_UART_012345_UART_Hal_WriteChar17:
; _data start address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x07D0	0x1D0A    ADDS	R2, R1, #4
0x07D2	0x7813    LDRB	R3, [R2, #0]
0x07D4	0xF3C312C0  UBFX	R2, R3, #7, #1
0x07D8	0xB902    CBNZ	R2, L___Lib_UART_012345_UART_Hal_WriteChar18
;__Lib_UART_012345.c, 370 :: 		
0x07DA	0xE7F9    B	L___Lib_UART_012345_UART_Hal_WriteChar17
L___Lib_UART_012345_UART_Hal_WriteChar18:
;__Lib_UART_012345.c, 374 :: 		
0x07DC	0x1DCA    ADDS	R2, R1, #7
; uartBase end address is: 4 (R1)
0x07DE	0x7010    STRB	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_012345.c, 375 :: 		
L_end_UART_Hal_WriteChar:
0x07E0	0xB001    ADD	SP, SP, #4
0x07E2	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_WriteChar
_UART1_Write:
;__Lib_UART_012345.c, 394 :: 		
; _data start address is: 0 (R0)
0x0990	0xB081    SUB	SP, SP, #4
0x0992	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 395 :: 		
0x0996	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0998	0x4803    LDR	R0, [PC, #12]
0x099A	0xF7FFFF13  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 396 :: 		
L_end_UART1_Write:
0x099E	0xF8DDE000  LDR	LR, [SP, #0]
0x09A2	0xB001    ADD	SP, SP, #4
0x09A4	0x4770    BX	LR
0x09A6	0xBF00    NOP
0x09A8	0xB0004006  	UART1_BDH+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_012345.c, 403 :: 		
; _data start address is: 0 (R0)
0x09AC	0xB081    SUB	SP, SP, #4
0x09AE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 404 :: 		
0x09B2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x09B4	0x4803    LDR	R0, [PC, #12]
0x09B6	0xF7FFFF05  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 405 :: 		
L_end_UART2_Write:
0x09BA	0xF8DDE000  LDR	LR, [SP, #0]
0x09BE	0xB001    ADD	SP, SP, #4
0x09C0	0x4770    BX	LR
0x09C2	0xBF00    NOP
0x09C4	0xC0004006  	UART2_BDH+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_012345.c, 412 :: 		
; _data start address is: 0 (R0)
0x0A5C	0xB081    SUB	SP, SP, #4
0x0A5E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 413 :: 		
0x0A62	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0A64	0x4803    LDR	R0, [PC, #12]
0x0A66	0xF7FFFEAD  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 414 :: 		
L_end_UART3_Write:
0x0A6A	0xF8DDE000  LDR	LR, [SP, #0]
0x0A6E	0xB001    ADD	SP, SP, #4
0x0A70	0x4770    BX	LR
0x0A72	0xBF00    NOP
0x0A74	0xD0004006  	UART3_BDH+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_012345.c, 421 :: 		
; _data start address is: 0 (R0)
0x0AB0	0xB081    SUB	SP, SP, #4
0x0AB2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 422 :: 		
0x0AB6	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0AB8	0x4803    LDR	R0, [PC, #12]
0x0ABA	0xF7FFFE83  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 423 :: 		
L_end_UART4_Write:
0x0ABE	0xF8DDE000  LDR	LR, [SP, #0]
0x0AC2	0xB001    ADD	SP, SP, #4
0x0AC4	0x4770    BX	LR
0x0AC6	0xBF00    NOP
0x0AC8	0xA000400E  	UART4_BDH+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_012345.c, 430 :: 		
; _data start address is: 0 (R0)
0x0ACC	0xB081    SUB	SP, SP, #4
0x0ACE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 431 :: 		
0x0AD2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0AD4	0x4803    LDR	R0, [PC, #12]
0x0AD6	0xF7FFFE75  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 432 :: 		
L_end_UART5_Write:
0x0ADA	0xF8DDE000  LDR	LR, [SP, #0]
0x0ADE	0xB001    ADD	SP, SP, #4
0x0AE0	0x4770    BX	LR
0x0AE2	0xBF00    NOP
0x0AE4	0xB000400E  	UART5_BDH+0
; end of _UART5_Write
_applicationInit:
;Click_UART1Wire_KINETIS.c, 44 :: 		void applicationInit()
0x13FC	0xB081    SUB	SP, SP, #4
0x13FE	0xF8CDE000  STR	LR, [SP, #0]
;Click_UART1Wire_KINETIS.c, 46 :: 		uart1wire_uartDriverInit( (T_UART1WIRE_P)&_MIKROBUS1_GPIO, (T_UART1WIRE_P)&_MIKROBUS1_UART );
0x1402	0x4914    LDR	R1, [PC, #80]
0x1404	0x4814    LDR	R0, [PC, #80]
0x1406	0xF7FFFDE9  BL	_uart1wire_uartDriverInit+0
;Click_UART1Wire_KINETIS.c, 49 :: 		UART2_C2 |= 1 << 5;
0x140A	0x4814    LDR	R0, [PC, #80]
0x140C	0x7800    LDRB	R0, [R0, #0]
0x140E	0xF0400120  ORR	R1, R0, #32
0x1412	0x4812    LDR	R0, [PC, #72]
0x1414	0x7001    STRB	R1, [R0, #0]
;Click_UART1Wire_KINETIS.c, 50 :: 		NVIC_IntEnable(IVT_INT_UART2_RX_TX);
0x1416	0xF2400033  MOVW	R0, #51
0x141A	0xF7FFFD9B  BL	_NVIC_IntEnable+0
;Click_UART1Wire_KINETIS.c, 51 :: 		EnableInterrupts();
0x141E	0xF7FFFDD5  BL	_EnableInterrupts+0
;Click_UART1Wire_KINETIS.c, 54 :: 		uart1wire_reset();
0x1422	0xF7FFFF95  BL	_uart1wire_reset+0
;Click_UART1Wire_KINETIS.c, 55 :: 		uart1wire_goToDataMode();
0x1426	0xF7FFFFA5  BL	_uart1wire_goToDataMode+0
;Click_UART1Wire_KINETIS.c, 56 :: 		Delay_10ms();
0x142A	0xF7FFFFAD  BL	_Delay_10ms+0
;Click_UART1Wire_KINETIS.c, 57 :: 		uart1wire_writeCommand(_UART1WIRE_SKIP_ROM);
0x142E	0x20CC    MOVS	R0, __UART1WIRE_SKIP_ROM
0x1430	0xF7FFFF52  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_KINETIS.c, 58 :: 		uart1wire_writeCommand( 0x4E );
0x1434	0x204E    MOVS	R0, #78
0x1436	0xF7FFFF4F  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_KINETIS.c, 59 :: 		uart1wire_writeCommand( 0x00 );
0x143A	0x2000    MOVS	R0, #0
0x143C	0xF7FFFF4C  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_KINETIS.c, 60 :: 		uart1wire_writeCommand( 0x00 );
0x1440	0x2000    MOVS	R0, #0
0x1442	0xF7FFFF49  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_KINETIS.c, 61 :: 		uart1wire_writeCommand( 0x60 );
0x1446	0x2060    MOVS	R0, #96
0x1448	0xF7FFFF46  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_KINETIS.c, 62 :: 		}
L_end_applicationInit:
0x144C	0xF8DDE000  LDR	LR, [SP, #0]
0x1450	0xB001    ADD	SP, SP, #4
0x1452	0x4770    BX	LR
0x1454	0x1D680000  	__MIKROBUS1_UART+0
0x1458	0x1CBC0000  	__MIKROBUS1_GPIO+0
0x145C	0xC0034006  	UART2_C2+0
; end of _applicationInit
_NVIC_IntEnable:
;__Lib_System.c, 401 :: 		
; ivt start address is: 0 (R0)
0x0F54	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System.c, 413 :: 		
0x0F56	0x2804    CMP	R0, #4
0x0F58	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System.c, 418 :: 		
0x0F5A	0x4919    LDR	R1, [PC, #100]
0x0F5C	0x6809    LDR	R1, [R1, #0]
0x0F5E	0xF4413280  ORR	R2, R1, #65536
0x0F62	0x4917    LDR	R1, [PC, #92]
0x0F64	0x600A    STR	R2, [R1, #0]
;__Lib_System.c, 419 :: 		
0x0F66	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System.c, 420 :: 		
; ivt start address is: 0 (R0)
0x0F68	0x2805    CMP	R0, #5
0x0F6A	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System.c, 425 :: 		
0x0F6C	0x4914    LDR	R1, [PC, #80]
0x0F6E	0x6809    LDR	R1, [R1, #0]
0x0F70	0xF4413200  ORR	R2, R1, #131072
0x0F74	0x4912    LDR	R1, [PC, #72]
0x0F76	0x600A    STR	R2, [R1, #0]
;__Lib_System.c, 426 :: 		
0x0F78	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System.c, 427 :: 		
; ivt start address is: 0 (R0)
0x0F7A	0x2806    CMP	R0, #6
0x0F7C	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System.c, 432 :: 		
0x0F7E	0x4910    LDR	R1, [PC, #64]
0x0F80	0x6809    LDR	R1, [R1, #0]
0x0F82	0xF4412280  ORR	R2, R1, #262144
0x0F86	0x490E    LDR	R1, [PC, #56]
0x0F88	0x600A    STR	R2, [R1, #0]
;__Lib_System.c, 433 :: 		
0x0F8A	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System.c, 434 :: 		
; ivt start address is: 0 (R0)
0x0F8C	0x280F    CMP	R0, #15
0x0F8E	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System.c, 439 :: 		
0x0F90	0x490C    LDR	R1, [PC, #48]
0x0F92	0x6809    LDR	R1, [R1, #0]
0x0F94	0xF0410202  ORR	R2, R1, #2
0x0F98	0x490A    LDR	R1, [PC, #40]
0x0F9A	0x600A    STR	R2, [R1, #0]
;__Lib_System.c, 440 :: 		
0x0F9C	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System.c, 441 :: 		
; ivt start address is: 0 (R0)
0x0F9E	0x2810    CMP	R0, #16
0x0FA0	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System.c, 446 :: 		
0x0FA2	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0FA6	0x0961    LSRS	R1, R4, #5
0x0FA8	0x008A    LSLS	R2, R1, #2
0x0FAA	0x4907    LDR	R1, [PC, #28]
0x0FAC	0x188B    ADDS	R3, R1, R2
;__Lib_System.c, 447 :: 		
0x0FAE	0xF004021F  AND	R2, R4, #31
0x0FB2	0xF04F0101  MOV	R1, #1
0x0FB6	0x4091    LSLS	R1, R2
0x0FB8	0x6019    STR	R1, [R3, #0]
;__Lib_System.c, 448 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System.c, 450 :: 		
L_end_NVIC_IntEnable:
0x0FBA	0xB001    ADD	SP, SP, #4
0x0FBC	0x4770    BX	LR
0x0FBE	0xBF00    NOP
0x0FC0	0xED24E000  	SCB_SHCRS+0
0x0FC4	0xE010E000  	STK_CTRL+0
0x0FC8	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_EnableInterrupts:
;__Lib_System.c, 352 :: 		
0x0FCC	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 355 :: 		
0x0FCE	0xF3EF8C10  MRS	R12, #16
0x0FD2	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System.c, 356 :: 		
0x0FD4	0xB662    CPSIE	i
;__Lib_System.c, 358 :: 		
; result end address is: 0 (R0)
;__Lib_System.c, 359 :: 		
L_end_EnableInterrupts:
0x0FD6	0xB001    ADD	SP, SP, #4
0x0FD8	0x4770    BX	LR
; end of _EnableInterrupts
_uart1wire_uartDriverInit:
;__uart1wire_driver.c, 66 :: 		void uart1wire_uartDriverInit(T_UART1WIRE_P gpioObj, T_UART1WIRE_P uartObj)
; uartObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x0FDC	0xB081    SUB	SP, SP, #4
0x0FDE	0xF8CDE000  STR	LR, [SP, #0]
0x0FE2	0x4603    MOV	R3, R0
; uartObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 12 (R3)
; uartObj start address is: 4 (R1)
;__uart1wire_driver.c, 68 :: 		hal_uartMap( (T_HAL_P)uartObj );
0x0FE4	0x4608    MOV	R0, R1
; uartObj end address is: 4 (R1)
0x0FE6	0xF7FFFDED  BL	__uart1wire_driver_hal_uartMap+0
;__uart1wire_driver.c, 69 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x0FEA	0x4618    MOV	R0, R3
; gpioObj end address is: 12 (R3)
0x0FEC	0xF7FFFE2A  BL	__uart1wire_driver_hal_gpioMap+0
;__uart1wire_driver.c, 70 :: 		}
L_end_uart1wire_uartDriverInit:
0x0FF0	0xF8DDE000  LDR	LR, [SP, #0]
0x0FF4	0xB001    ADD	SP, SP, #4
0x0FF6	0x4770    BX	LR
; end of _uart1wire_uartDriverInit
__uart1wire_driver_hal_uartMap:
;__hal_kinetis.c, 133 :: 		static void hal_uartMap(T_HAL_P uartObj)
; uartObj start address is: 0 (R0)
; uartObj end address is: 0 (R0)
; uartObj start address is: 0 (R0)
;__hal_kinetis.c, 137 :: 		fp_uartWrite = tmp->uartWrite;
0x0BC4	0x6802    LDR	R2, [R0, #0]
0x0BC6	0x4906    LDR	R1, [PC, #24]
0x0BC8	0x600A    STR	R2, [R1, #0]
;__hal_kinetis.c, 138 :: 		fp_uartRead  = tmp->uartRead;
0x0BCA	0x1D01    ADDS	R1, R0, #4
0x0BCC	0x680A    LDR	R2, [R1, #0]
0x0BCE	0x4905    LDR	R1, [PC, #20]
0x0BD0	0x600A    STR	R2, [R1, #0]
;__hal_kinetis.c, 139 :: 		fp_uartReady = tmp->uartReady;
0x0BD2	0xF2000108  ADDW	R1, R0, #8
; uartObj end address is: 0 (R0)
0x0BD6	0x680A    LDR	R2, [R1, #0]
0x0BD8	0x4903    LDR	R1, [PC, #12]
0x0BDA	0x600A    STR	R2, [R1, #0]
;__hal_kinetis.c, 140 :: 		}
L_end_hal_uartMap:
0x0BDC	0x4770    BX	LR
0x0BDE	0xBF00    NOP
0x0BE0	0x00901FFF  	__uart1wire_driver_fp_uartWrite+0
0x0BE4	0x00941FFF  	__uart1wire_driver_fp_uartRead+0
0x0BE8	0x00981FFF  	__uart1wire_driver_fp_uartReady+0
; end of __uart1wire_driver_hal_uartMap
__uart1wire_driver_hal_gpioMap:
;__uart1wire_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
;__uart1wire_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x0C44	0x4770    BX	LR
; end of __uart1wire_driver_hal_gpioMap
_uart1wire_reset:
;__uart1wire_driver.c, 96 :: 		void uart1wire_reset()
0x1350	0xB081    SUB	SP, SP, #4
0x1352	0xF8CDE000  STR	LR, [SP, #0]
;__uart1wire_driver.c, 98 :: 		hal_uartWrite( _UART1WIRE_COMMAND_MODE );
0x1356	0x20E3    MOVS	R0, #227
0x1358	0xF7FFFC1C  BL	__uart1wire_driver_hal_uartWrite+0
;__uart1wire_driver.c, 99 :: 		Delay_1ms();
0x135C	0xF7FFFC26  BL	_Delay_1ms+0
;__uart1wire_driver.c, 100 :: 		Delay_1ms();
0x1360	0xF7FFFC24  BL	_Delay_1ms+0
;__uart1wire_driver.c, 101 :: 		hal_uartWrite( _UART1WIRE_RESET );
0x1364	0x20C1    MOVS	R0, #193
0x1366	0xF7FFFC15  BL	__uart1wire_driver_hal_uartWrite+0
;__uart1wire_driver.c, 102 :: 		}
L_end_uart1wire_reset:
0x136A	0xF8DDE000  LDR	LR, [SP, #0]
0x136E	0xB001    ADD	SP, SP, #4
0x1370	0x4770    BX	LR
; end of _uart1wire_reset
__uart1wire_driver_hal_uartWrite:
;__hal_kinetis.c, 142 :: 		static void hal_uartWrite(uint8_t input)
; input start address is: 0 (R0)
0x0B94	0xB081    SUB	SP, SP, #4
0x0B96	0xF8CDE000  STR	LR, [SP, #0]
; input end address is: 0 (R0)
; input start address is: 0 (R0)
;__hal_kinetis.c, 144 :: 		fp_uartWrite(input);
; input end address is: 0 (R0)
0x0B9A	0x4C03    LDR	R4, [PC, #12]
0x0B9C	0x6824    LDR	R4, [R4, #0]
0x0B9E	0x47A0    BLX	R4
;__hal_kinetis.c, 145 :: 		}
L_end_hal_uartWrite:
0x0BA0	0xF8DDE000  LDR	LR, [SP, #0]
0x0BA4	0xB001    ADD	SP, SP, #4
0x0BA6	0x4770    BX	LR
0x0BA8	0x00901FFF  	__uart1wire_driver_fp_uartWrite+0
; end of __uart1wire_driver_hal_uartWrite
_Delay_1ms:
;__Lib_Delays.c, 41 :: 		void Delay_1ms() {
;__Lib_Delays.c, 42 :: 		Delay_ms(1);
0x0BAC	0xF649473E  MOVW	R7, #39998
0x0BB0	0xF2C00700  MOVT	R7, #0
0x0BB4	0xBF00    NOP
0x0BB6	0xBF00    NOP
L_Delay_1ms14:
0x0BB8	0x1E7F    SUBS	R7, R7, #1
0x0BBA	0xD1FD    BNE	L_Delay_1ms14
0x0BBC	0xBF00    NOP
0x0BBE	0xBF00    NOP
0x0BC0	0xBF00    NOP
;__Lib_Delays.c, 43 :: 		}
L_end_Delay_1ms:
0x0BC2	0x4770    BX	LR
; end of _Delay_1ms
_uart1wire_goToDataMode:
;__uart1wire_driver.c, 91 :: 		void uart1wire_goToDataMode()
0x1374	0xB081    SUB	SP, SP, #4
0x1376	0xF8CDE000  STR	LR, [SP, #0]
;__uart1wire_driver.c, 93 :: 		hal_uartWrite( _UART1WIRE_DATA_MODE );
0x137A	0x20E1    MOVS	R0, #225
0x137C	0xF7FFFC0A  BL	__uart1wire_driver_hal_uartWrite+0
;__uart1wire_driver.c, 94 :: 		}
L_end_uart1wire_goToDataMode:
0x1380	0xF8DDE000  LDR	LR, [SP, #0]
0x1384	0xB001    ADD	SP, SP, #4
0x1386	0x4770    BX	LR
; end of _uart1wire_goToDataMode
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x1388	0xF641277E  MOVW	R7, #6782
0x138C	0xF2C00706  MOVT	R7, #6
0x1390	0xBF00    NOP
0x1392	0xBF00    NOP
L_Delay_10ms22:
0x1394	0x1E7F    SUBS	R7, R7, #1
0x1396	0xD1FD    BNE	L_Delay_10ms22
0x1398	0xBF00    NOP
0x139A	0xBF00    NOP
0x139C	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x139E	0x4770    BX	LR
; end of _Delay_10ms
_uart1wire_writeCommand:
;__uart1wire_driver.c, 76 :: 		void uart1wire_writeCommand(uint8_t input)
; input start address is: 0 (R0)
0x12D8	0xB081    SUB	SP, SP, #4
0x12DA	0xF8CDE000  STR	LR, [SP, #0]
; input end address is: 0 (R0)
; input start address is: 0 (R0)
;__uart1wire_driver.c, 78 :: 		hal_uartWrite( input );
; input end address is: 0 (R0)
0x12DE	0xF7FFFC59  BL	__uart1wire_driver_hal_uartWrite+0
;__uart1wire_driver.c, 79 :: 		}
L_end_uart1wire_writeCommand:
0x12E2	0xF8DDE000  LDR	LR, [SP, #0]
0x12E6	0xB001    ADD	SP, SP, #4
0x12E8	0x4770    BX	LR
; end of _uart1wire_writeCommand
_applicationTask:
;Click_UART1Wire_KINETIS.c, 64 :: 		void applicationTask()
0x1460	0xB081    SUB	SP, SP, #4
0x1462	0xF8CDE000  STR	LR, [SP, #0]
;Click_UART1Wire_KINETIS.c, 67 :: 		uart1wire_reset();
0x1466	0xF7FFFF73  BL	_uart1wire_reset+0
;Click_UART1Wire_KINETIS.c, 68 :: 		uart1wire_goToDataMode();
0x146A	0xF7FFFF83  BL	_uart1wire_goToDataMode+0
;Click_UART1Wire_KINETIS.c, 69 :: 		Delay_10ms();
0x146E	0xF7FFFF8B  BL	_Delay_10ms+0
;Click_UART1Wire_KINETIS.c, 70 :: 		uart1wire_writeCommand(_UART1WIRE_SKIP_ROM);
0x1472	0x20CC    MOVS	R0, __UART1WIRE_SKIP_ROM
0x1474	0xF7FFFF30  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_KINETIS.c, 71 :: 		uart1wire_writeCommand( 0x44 );
0x1478	0x2044    MOVS	R0, #68
0x147A	0xF7FFFF2D  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_KINETIS.c, 72 :: 		Delay_ms( 750 );
0x147E	0xF24C377E  MOVW	R7, #50046
0x1482	0xF2C017C9  MOVT	R7, #457
0x1486	0xBF00    NOP
0x1488	0xBF00    NOP
L_applicationTask2:
0x148A	0x1E7F    SUBS	R7, R7, #1
0x148C	0xD1FD    BNE	L_applicationTask2
0x148E	0xBF00    NOP
0x1490	0xBF00    NOP
0x1492	0xBF00    NOP
;Click_UART1Wire_KINETIS.c, 75 :: 		uart1wire_reset();
0x1494	0xF7FFFF5C  BL	_uart1wire_reset+0
;Click_UART1Wire_KINETIS.c, 76 :: 		uart1wire_goToDataMode();
0x1498	0xF7FFFF6C  BL	_uart1wire_goToDataMode+0
;Click_UART1Wire_KINETIS.c, 77 :: 		Delay_10ms();
0x149C	0xF7FFFF74  BL	_Delay_10ms+0
;Click_UART1Wire_KINETIS.c, 78 :: 		uart1wire_writeCommand(_UART1WIRE_SKIP_ROM);
0x14A0	0x20CC    MOVS	R0, __UART1WIRE_SKIP_ROM
0x14A2	0xF7FFFF19  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_KINETIS.c, 79 :: 		uart1wire_writeCommand( 0xBE );
0x14A6	0x20BE    MOVS	R0, #190
0x14A8	0xF7FFFF16  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_KINETIS.c, 80 :: 		Delay_10ms();
0x14AC	0xF7FFFF6C  BL	_Delay_10ms+0
;Click_UART1Wire_KINETIS.c, 82 :: 		uart1wire_readData(&dataBuffer[0], 8);
0x14B0	0x2108    MOVS	R1, #8
0x14B2	0x481E    LDR	R0, [PC, #120]
0x14B4	0xF7FFFF1A  BL	_uart1wire_readData+0
;Click_UART1Wire_KINETIS.c, 84 :: 		Temp = dataBuffer[ 1 ];
0x14B8	0x481D    LDR	R0, [PC, #116]
0x14BA	0x7800    LDRB	R0, [R0, #0]
0x14BC	0x4A1D    LDR	R2, [PC, #116]
0x14BE	0x8010    STRH	R0, [R2, #0]
;Click_UART1Wire_KINETIS.c, 85 :: 		Temp = Temp << 8;
0x14C0	0x4610    MOV	R0, R2
0x14C2	0x8800    LDRH	R0, [R0, #0]
0x14C4	0x0201    LSLS	R1, R0, #8
0x14C6	0xB289    UXTH	R1, R1
0x14C8	0x8011    STRH	R1, [R2, #0]
;Click_UART1Wire_KINETIS.c, 86 :: 		Temp = Temp | dataBuffer[ 0 ];
0x14CA	0x4818    LDR	R0, [PC, #96]
0x14CC	0x7800    LDRB	R0, [R0, #0]
0x14CE	0xEA410000  ORR	R0, R1, R0, LSL #0
0x14D2	0xB280    UXTH	R0, R0
0x14D4	0x8010    STRH	R0, [R2, #0]
;Click_UART1Wire_KINETIS.c, 88 :: 		fTemp = Temp * 0.0625;
0x14D6	0xEE000A90  VMOV	S1, R0
0x14DA	0xEEF80A60  VCVT.F32.U32	S1, S1
0x14DE	0xF04F5076  MOV	R0, #1031798784
0x14E2	0xEE000A10  VMOV	S0, R0
0x14E6	0xEE200A80  VMUL.F32	S0, S1, S0
0x14EA	0x4813    LDR	R0, [PC, #76]
0x14EC	0xED000A00  VSTR.32	S0, [R0, #0]
;Click_UART1Wire_KINETIS.c, 89 :: 		mikrobus_logWrite(" Temperature : ", _LOG_TEXT);
0x14F0	0x4812    LDR	R0, [PC, #72]
0x14F2	0x2101    MOVS	R1, #1
0x14F4	0xF7FFFDC2  BL	_mikrobus_logWrite+0
;Click_UART1Wire_KINETIS.c, 90 :: 		FloatToStr(fTemp, demoText);
0x14F8	0x480F    LDR	R0, [PC, #60]
0x14FA	0xED100A00  VLDR.32	S0, [R0, #0]
0x14FE	0x4810    LDR	R0, [PC, #64]
0x1500	0xF7FFFDF4  BL	_FloatToStr+0
;Click_UART1Wire_KINETIS.c, 91 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x1504	0x2102    MOVS	R1, #2
0x1506	0x480E    LDR	R0, [PC, #56]
0x1508	0xF7FFFDB8  BL	_mikrobus_logWrite+0
;Click_UART1Wire_KINETIS.c, 93 :: 		Delay_ms( 1000 );
0x150C	0xF64517FE  MOVW	R7, #23038
0x1510	0xF2C02762  MOVT	R7, #610
0x1514	0xBF00    NOP
0x1516	0xBF00    NOP
L_applicationTask4:
0x1518	0x1E7F    SUBS	R7, R7, #1
0x151A	0xD1FD    BNE	L_applicationTask4
0x151C	0xBF00    NOP
0x151E	0xBF00    NOP
0x1520	0xBF00    NOP
;Click_UART1Wire_KINETIS.c, 94 :: 		}
L_end_applicationTask:
0x1522	0xF8DDE000  LDR	LR, [SP, #0]
0x1526	0xB001    ADD	SP, SP, #4
0x1528	0x4770    BX	LR
0x152A	0xBF00    NOP
0x152C	0x00161FFF  	_dataBuffer+0
0x1530	0x00171FFF  	_dataBuffer+1
0x1534	0x003C1FFF  	_Temp+0
0x1538	0x00401FFF  	_fTemp+0
0x153C	0x00201FFF  	?lstr2_Click_UART1Wire_KINETIS+0
0x1540	0x00441FFF  	_demoText+0
; end of _applicationTask
_uart1wire_readData:
;__uart1wire_driver.c, 110 :: 		void uart1wire_readData(uint8_t *buf, uint8_t nData)
0x12EC	0xB084    SUB	SP, SP, #16
0x12EE	0xF8CDE000  STR	LR, [SP, #0]
0x12F2	0x9002    STR	R0, [SP, #8]
0x12F4	0xF88D100C  STRB	R1, [SP, #12]
;__uart1wire_driver.c, 114 :: 		for(cnt = 0; cnt < nData; cnt++)
0x12F8	0x2200    MOVS	R2, #0
0x12FA	0xF88D2004  STRB	R2, [SP, #4]
L_uart1wire_readData0:
0x12FE	0xF89D300C  LDRB	R3, [SP, #12]
0x1302	0xF89D2004  LDRB	R2, [SP, #4]
0x1306	0x429A    CMP	R2, R3
0x1308	0xD21A    BCS	L_uart1wire_readData1
;__uart1wire_driver.c, 116 :: 		_readyFlag = 0;
0x130A	0x2300    MOVS	R3, #0
0x130C	0x4A0E    LDR	R2, [PC, #56]
0x130E	0x7013    STRB	R3, [R2, #0]
;__uart1wire_driver.c, 117 :: 		hal_uartWrite(_UART1WIRE_READ_SEQ);
0x1310	0x20FF    MOVS	R0, #255
0x1312	0xF7FFFC3F  BL	__uart1wire_driver_hal_uartWrite+0
;__uart1wire_driver.c, 118 :: 		while(1)
L_uart1wire_readData3:
;__uart1wire_driver.c, 120 :: 		if(_readyFlag == 1)
0x1316	0x4A0C    LDR	R2, [PC, #48]
0x1318	0x7812    LDRB	R2, [R2, #0]
0x131A	0x2A01    CMP	R2, #1
0x131C	0xD107    BNE	L_uart1wire_readData5
;__uart1wire_driver.c, 122 :: 		buf[ cnt ] = _readData;
0x131E	0xF89D3004  LDRB	R3, [SP, #4]
0x1322	0x9A02    LDR	R2, [SP, #8]
0x1324	0x18D3    ADDS	R3, R2, R3
0x1326	0x4A09    LDR	R2, [PC, #36]
0x1328	0x7812    LDRB	R2, [R2, #0]
0x132A	0x701A    STRB	R2, [R3, #0]
;__uart1wire_driver.c, 123 :: 		break;
0x132C	0xE000    B	L_uart1wire_readData4
;__uart1wire_driver.c, 124 :: 		}
L_uart1wire_readData5:
;__uart1wire_driver.c, 125 :: 		}
0x132E	0xE7F2    B	L_uart1wire_readData3
L_uart1wire_readData4:
;__uart1wire_driver.c, 126 :: 		Delay_10ms();
0x1330	0xF000F82A  BL	_Delay_10ms+0
;__uart1wire_driver.c, 114 :: 		for(cnt = 0; cnt < nData; cnt++)
0x1334	0xF89D2004  LDRB	R2, [SP, #4]
0x1338	0x1C52    ADDS	R2, R2, #1
0x133A	0xF88D2004  STRB	R2, [SP, #4]
;__uart1wire_driver.c, 127 :: 		}
0x133E	0xE7DE    B	L_uart1wire_readData0
L_uart1wire_readData1:
;__uart1wire_driver.c, 128 :: 		}
L_end_uart1wire_readData:
0x1340	0xF8DDE000  LDR	LR, [SP, #0]
0x1344	0xB004    ADD	SP, SP, #16
0x1346	0x4770    BX	LR
0x1348	0x003A1FFF  	__uart1wire_driver__readyFlag+0
0x134C	0x003B1FFF  	__uart1wire_driver__readData+0
; end of _uart1wire_readData
_FloatToStr:
;__Lib_Conversions.c, 631 :: 		
; str start address is: 0 (R0)
0x10EC	0xB083    SUB	SP, SP, #12
0x10EE	0xF8CDE000  STR	LR, [SP, #0]
; fnum start address is: 0 (S0)
0x10F2	0x4604    MOV	R4, R0
; str end address is: 0 (R0)
; fnum end address is: 0 (S0)
; fnum start address is: 0 (S0)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 633 :: 		
; bpoint start address is: 0 (R0)
0x10F4	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 635 :: 		
; dexpon start address is: 12 (R3)
0x10F6	0x2300    MOVS	R3, #0
0x10F8	0xB25B    SXTB	R3, R3
;__Lib_Conversions.c, 638 :: 		
0x10FA	0xED8D0A02  VSTR.32	S0, [SP, #8]
; fnum end address is: 0 (S0)
;__Lib_Conversions.c, 639 :: 		
0x10FE	0x9902    LDR	R1, [SP, #8]
0x1100	0xF1B13FFF  CMP	R1, #-1
0x1104	0xD105    BNE	L_FloatToStr117
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 640 :: 		
0x1106	0x4970    LDR	R1, [PC, #448]
0x1108	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x110A	0xF7FFFDF1  BL	_strcpy+0
;__Lib_Conversions.c, 641 :: 		
0x110E	0x2003    MOVS	R0, #3
0x1110	0xE0D5    B	L_end_FloatToStr
;__Lib_Conversions.c, 642 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 643 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; bpoint start address is: 0 (R0)
0x1112	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 644 :: 		
0x1114	0xA902    ADD	R1, SP, #8
0x1116	0x1CC9    ADDS	R1, R1, #3
0x1118	0x7809    LDRB	R1, [R1, #0]
0x111A	0xF0010180  AND	R1, R1, #128
0x111E	0xB2C9    UXTB	R1, R1
0x1120	0xB169    CBZ	R1, L__FloatToStr179
;__Lib_Conversions.c, 645 :: 		
0x1122	0xA902    ADD	R1, SP, #8
0x1124	0x1CCA    ADDS	R2, R1, #3
0x1126	0x7811    LDRB	R1, [R2, #0]
0x1128	0xF0810180  EOR	R1, R1, #128
0x112C	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 646 :: 		
0x112E	0x1C69    ADDS	R1, R5, #1
; i end address is: 20 (R5)
; i start address is: 8 (R2)
0x1130	0xB2CA    UXTB	R2, R1
;__Lib_Conversions.c, 647 :: 		
0x1132	0x212D    MOVS	R1, #45
0x1134	0x7021    STRB	R1, [R4, #0]
0x1136	0x1C64    ADDS	R4, R4, #1
; i end address is: 8 (R2)
; str end address is: 16 (R4)
0x1138	0xB2D7    UXTB	R7, R2
0x113A	0x4626    MOV	R6, R4
;__Lib_Conversions.c, 648 :: 		
0x113C	0xE001    B	L_FloatToStr118
L__FloatToStr179:
;__Lib_Conversions.c, 644 :: 		
0x113E	0x4626    MOV	R6, R4
0x1140	0xB2EF    UXTB	R7, R5
;__Lib_Conversions.c, 648 :: 		
L_FloatToStr118:
;__Lib_Conversions.c, 649 :: 		
; str start address is: 24 (R6)
; i start address is: 28 (R7)
0x1142	0x9902    LDR	R1, [SP, #8]
0x1144	0xB929    CBNZ	R1, L_FloatToStr119
; bpoint end address is: 0 (R0)
; i end address is: 28 (R7)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 650 :: 		
0x1146	0x4961    LDR	R1, [PC, #388]
0x1148	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x114A	0xF7FFFDD1  BL	_strcpy+0
;__Lib_Conversions.c, 651 :: 		
0x114E	0x2000    MOVS	R0, #0
0x1150	0xE0B5    B	L_end_FloatToStr
;__Lib_Conversions.c, 652 :: 		
L_FloatToStr119:
;__Lib_Conversions.c, 653 :: 		
; dexpon start address is: 12 (R3)
; i start address is: 28 (R7)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x1152	0x9902    LDR	R1, [SP, #8]
0x1154	0xF1B14FFF  CMP	R1, #2139095040
0x1158	0xD105    BNE	L_FloatToStr120
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 654 :: 		
0x115A	0x495D    LDR	R1, [PC, #372]
0x115C	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x115E	0xF7FFFDC7  BL	_strcpy+0
;__Lib_Conversions.c, 655 :: 		
0x1162	0xB2F8    UXTB	R0, R7
; i end address is: 28 (R7)
0x1164	0xE0AB    B	L_end_FloatToStr
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr120:
;__Lib_Conversions.c, 664 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x1166	0xF88D3004  STRB	R3, [SP, #4]
; str end address is: 24 (R6)
; dexpon end address is: 12 (R3)
0x116A	0xB2C3    UXTB	R3, R0
0x116C	0x4634    MOV	R4, R6
0x116E	0xF99D0004  LDRSB	R0, [SP, #4]
L_FloatToStr121:
; bpoint end address is: 0 (R0)
; str start address is: 16 (R4)
; dexpon start address is: 0 (R0)
; bpoint start address is: 12 (R3)
0x1172	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1176	0xEEB70A00  VMOV.F32	S0, #1
0x117A	0xEEF40AC0  VCMPE.F32	S1, S0
0x117E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1182	0xDA0A    BGE	L_FloatToStr122
;__Lib_Conversions.c, 665 :: 		
0x1184	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1188	0xEEB20A04  VMOV.F32	S0, #10
0x118C	0xEE200A80  VMUL.F32	S0, S1, S0
0x1190	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 666 :: 		
0x1194	0x1E40    SUBS	R0, R0, #1
0x1196	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 667 :: 		
0x1198	0xE7EB    B	L_FloatToStr121
L_FloatToStr122:
;__Lib_Conversions.c, 672 :: 		
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
L_FloatToStr123:
; str end address is: 16 (R4)
; bpoint start address is: 12 (R3)
; dexpon start address is: 0 (R0)
; str start address is: 16 (R4)
0x119A	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x119E	0xEEB20A04  VMOV.F32	S0, #10
0x11A2	0xEEF40AC0  VCMPE.F32	S1, S0
0x11A6	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x11AA	0xDB0B    BLT	L_FloatToStr124
;__Lib_Conversions.c, 673 :: 		
0x11AC	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x11B0	0x4948    LDR	R1, [PC, #288]
0x11B2	0xEE001A10  VMOV	S0, R1
0x11B6	0xEE200A80  VMUL.F32	S0, S1, S0
0x11BA	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 674 :: 		
0x11BE	0x1C40    ADDS	R0, R0, #1
0x11C0	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 675 :: 		
0x11C2	0xE7EA    B	L_FloatToStr123
L_FloatToStr124:
;__Lib_Conversions.c, 680 :: 		
0x11C4	0x9902    LDR	R1, [SP, #8]
0x11C6	0x0049    LSLS	R1, R1, #1
0x11C8	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 689 :: 		
0x11CA	0xA902    ADD	R1, SP, #8
0x11CC	0x1CC9    ADDS	R1, R1, #3
0x11CE	0x7809    LDRB	R1, [R1, #0]
0x11D0	0x397F    SUBS	R1, #127
; d start address is: 20 (R5)
0x11D2	0xB2CD    UXTB	R5, R1
;__Lib_Conversions.c, 692 :: 		
0x11D4	0xA902    ADD	R1, SP, #8
0x11D6	0x1CCA    ADDS	R2, R1, #3
0x11D8	0x2101    MOVS	R1, #1
0x11DA	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 693 :: 		
0x11DC	0x9902    LDR	R1, [SP, #8]
0x11DE	0x40A9    LSLS	R1, R5
; d end address is: 20 (R5)
0x11E0	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 694 :: 		
0x11E2	0xA902    ADD	R1, SP, #8
0x11E4	0x1CC9    ADDS	R1, R1, #3
0x11E6	0x7809    LDRB	R1, [R1, #0]
0x11E8	0x3130    ADDS	R1, #48
0x11EA	0x7021    STRB	R1, [R4, #0]
0x11EC	0x1C62    ADDS	R2, R4, #1
; str end address is: 16 (R4)
; str start address is: 8 (R2)
;__Lib_Conversions.c, 695 :: 		
0x11EE	0x2801    CMP	R0, #1
0x11F0	0xDB03    BLT	L__FloatToStr178
0x11F2	0x2806    CMP	R0, #6
0x11F4	0xDC01    BGT	L__FloatToStr177
0x11F6	0x4615    MOV	R5, R2
; bpoint end address is: 12 (R3)
0x11F8	0xE003    B	L_FloatToStr127
L__FloatToStr178:
L__FloatToStr177:
;__Lib_Conversions.c, 696 :: 		
0x11FA	0x212E    MOVS	R1, #46
0x11FC	0x7011    STRB	R1, [R2, #0]
0x11FE	0x1C55    ADDS	R5, R2, #1
; str end address is: 8 (R2)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 697 :: 		
; bpoint start address is: 12 (R3)
0x1200	0x2301    MOVS	R3, #1
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 698 :: 		
L_FloatToStr127:
;__Lib_Conversions.c, 699 :: 		
; bpoint start address is: 12 (R3)
; str start address is: 20 (R5)
; d start address is: 4 (R1)
0x1202	0x2106    MOVS	R1, #6
; d end address is: 4 (R1)
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
0x1204	0xB244    SXTB	R4, R0
0x1206	0xB2C8    UXTB	R0, R1
L_FloatToStr128:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x1208	0xB310    CBZ	R0, L_FloatToStr129
;__Lib_Conversions.c, 700 :: 		
0x120A	0xA902    ADD	R1, SP, #8
0x120C	0x1CCA    ADDS	R2, R1, #3
0x120E	0x2100    MOVS	R1, #0
0x1210	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 701 :: 		
0x1212	0x9902    LDR	R1, [SP, #8]
0x1214	0x008A    LSLS	R2, R1, #2
0x1216	0x9902    LDR	R1, [SP, #8]
0x1218	0x1889    ADDS	R1, R1, R2
0x121A	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 702 :: 		
0x121C	0x9902    LDR	R1, [SP, #8]
0x121E	0x0049    LSLS	R1, R1, #1
0x1220	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 703 :: 		
0x1222	0xA902    ADD	R1, SP, #8
0x1224	0x1CC9    ADDS	R1, R1, #3
0x1226	0x7809    LDRB	R1, [R1, #0]
0x1228	0x3130    ADDS	R1, #48
0x122A	0x7029    STRB	R1, [R5, #0]
0x122C	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 704 :: 		
0x122E	0xB963    CBNZ	R3, L__FloatToStr181
;__Lib_Conversions.c, 705 :: 		
0x1230	0x1E61    SUBS	R1, R4, #1
0x1232	0xB249    SXTB	R1, R1
; dexpon end address is: 16 (R4)
; dexpon start address is: 8 (R2)
0x1234	0xB24A    SXTB	R2, R1
0x1236	0xB921    CBNZ	R1, L__FloatToStr180
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 706 :: 		
0x1238	0x212E    MOVS	R1, #46
0x123A	0x7029    STRB	R1, [R5, #0]
0x123C	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 4 (R1)
0x123E	0x2101    MOVS	R1, #1
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
;__Lib_Conversions.c, 708 :: 		
0x1240	0xE000    B	L_FloatToStr132
L__FloatToStr180:
;__Lib_Conversions.c, 705 :: 		
0x1242	0xB2D9    UXTB	R1, R3
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr132:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x1244	0xB254    SXTB	R4, R2
; dexpon end address is: 8 (R2)
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
0x1246	0xB2CB    UXTB	R3, R1
0x1248	0xE7FF    B	L_FloatToStr131
L__FloatToStr181:
;__Lib_Conversions.c, 704 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr131:
;__Lib_Conversions.c, 699 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x124A	0x1E40    SUBS	R0, R0, #1
0x124C	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 709 :: 		
; bpoint end address is: 12 (R3)
; d end address is: 0 (R0)
0x124E	0xE7DB    B	L_FloatToStr128
L_FloatToStr129:
;__Lib_Conversions.c, 710 :: 		
0x1250	0x462A    MOV	R2, R5
; dexpon end address is: 16 (R4)
0x1252	0xB260    SXTB	R0, R4
L_FloatToStr133:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 8 (R2)
0x1254	0x1E51    SUBS	R1, R2, #1
0x1256	0x7809    LDRB	R1, [R1, #0]
0x1258	0x2930    CMP	R1, #48
0x125A	0xD101    BNE	L_FloatToStr134
;__Lib_Conversions.c, 711 :: 		
0x125C	0x1E52    SUBS	R2, R2, #1
0x125E	0xE7F9    B	L_FloatToStr133
L_FloatToStr134:
;__Lib_Conversions.c, 712 :: 		
0x1260	0x1E51    SUBS	R1, R2, #1
0x1262	0x7809    LDRB	R1, [R1, #0]
0x1264	0x292E    CMP	R1, #46
0x1266	0xD101    BNE	L__FloatToStr182
;__Lib_Conversions.c, 713 :: 		
0x1268	0x1E52    SUBS	R2, R2, #1
; str end address is: 8 (R2)
0x126A	0xE7FF    B	L_FloatToStr135
L__FloatToStr182:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 713 :: 		
L_FloatToStr135:
;__Lib_Conversions.c, 714 :: 		
; str start address is: 8 (R2)
0x126C	0xB318    CBZ	R0, L__FloatToStr185
;__Lib_Conversions.c, 715 :: 		
0x126E	0x2165    MOVS	R1, #101
0x1270	0x7011    STRB	R1, [R2, #0]
0x1272	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 716 :: 		
0x1274	0x2800    CMP	R0, #0
0x1276	0xDA06    BGE	L__FloatToStr183
;__Lib_Conversions.c, 717 :: 		
0x1278	0x212D    MOVS	R1, #45
0x127A	0x7011    STRB	R1, [R2, #0]
0x127C	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 718 :: 		
0x127E	0x4241    RSBS	R1, R0, #0
0x1280	0xB248    SXTB	R0, R1
; dexpon end address is: 0 (R0)
; str end address is: 8 (R2)
0x1282	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
0x1284	0xE000    B	L_FloatToStr137
L__FloatToStr183:
;__Lib_Conversions.c, 716 :: 		
0x1286	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
L_FloatToStr137:
;__Lib_Conversions.c, 720 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 8 (R2)
; d start address is: 0 (R0)
0x1288	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 721 :: 		
0x128A	0xB2D9    UXTB	R1, R3
; dexpon end address is: 12 (R3)
0x128C	0x2909    CMP	R1, #9
0x128E	0xD907    BLS	L__FloatToStr184
;__Lib_Conversions.c, 722 :: 		
0x1290	0x210A    MOVS	R1, #10
0x1292	0xFBB0F1F1  UDIV	R1, R0, R1
0x1296	0xB2C9    UXTB	R1, R1
0x1298	0x3130    ADDS	R1, #48
0x129A	0x7011    STRB	R1, [R2, #0]
0x129C	0x1C53    ADDS	R3, R2, #1
; str end address is: 8 (R2)
; str start address is: 12 (R3)
; str end address is: 12 (R3)
0x129E	0xE000    B	L_FloatToStr138
L__FloatToStr184:
;__Lib_Conversions.c, 721 :: 		
0x12A0	0x4613    MOV	R3, R2
;__Lib_Conversions.c, 722 :: 		
L_FloatToStr138:
;__Lib_Conversions.c, 723 :: 		
; str start address is: 12 (R3)
0x12A2	0x220A    MOVS	R2, #10
0x12A4	0xFBB0F1F2  UDIV	R1, R0, R2
0x12A8	0xFB020111  MLS	R1, R2, R1, R0
0x12AC	0xB2C9    UXTB	R1, R1
; d end address is: 0 (R0)
0x12AE	0x3130    ADDS	R1, #48
0x12B0	0x7019    STRB	R1, [R3, #0]
0x12B2	0x1C58    ADDS	R0, R3, #1
; str end address is: 12 (R3)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 724 :: 		
0x12B4	0xE000    B	L_FloatToStr136
L__FloatToStr185:
;__Lib_Conversions.c, 714 :: 		
0x12B6	0x4610    MOV	R0, R2
;__Lib_Conversions.c, 724 :: 		
L_FloatToStr136:
;__Lib_Conversions.c, 725 :: 		
; str start address is: 0 (R0)
0x12B8	0x2100    MOVS	R1, #0
0x12BA	0x7001    STRB	R1, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 726 :: 		
0x12BC	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 727 :: 		
L_end_FloatToStr:
0x12BE	0xF8DDE000  LDR	LR, [SP, #0]
0x12C2	0xB003    ADD	SP, SP, #12
0x12C4	0x4770    BX	LR
0x12C6	0xBF00    NOP
0x12C8	0x00301FFF  	?lstr1___Lib_Conversions+0
0x12CC	0x00341FFF  	?lstr2___Lib_Conversions+0
0x12D0	0x00361FFF  	?lstr3___Lib_Conversions+0
0x12D4	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x0CF0	0xB081    SUB	SP, SP, #4
0x0CF2	0x9100    STR	R1, [SP, #0]
0x0CF4	0x4601    MOV	R1, R0
0x0CF6	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x0CF8	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x0CFA	0x461C    MOV	R4, R3
0x0CFC	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x0CFE	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x0D00	0x4603    MOV	R3, R0
0x0D02	0x1C42    ADDS	R2, R0, #1
0x0D04	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x0D06	0x781A    LDRB	R2, [R3, #0]
0x0D08	0x7022    STRB	R2, [R4, #0]
0x0D0A	0x7822    LDRB	R2, [R4, #0]
0x0D0C	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x0D0E	0x462B    MOV	R3, R5
0x0D10	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x0D12	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x0D14	0xB001    ADD	SP, SP, #4
0x0D16	0x4770    BX	LR
; end of _strcpy
__Lib_System_InitialSetUpRCCRCC2:
;__Lib_System.c, 1013 :: 		
0x1638	0xB090    SUB	SP, SP, #64
;__Lib_System.c, 1020 :: 		
0x163A	0xB672    CPSID	i
;__Lib_System.c, 1022 :: 		
0x163C	0x4897    LDR	R0, [PC, #604]
0x163E	0x9001    STR	R0, [SP, #4]
;__Lib_System.c, 1023 :: 		
0x1640	0x4897    LDR	R0, [PC, #604]
0x1642	0x9002    STR	R0, [SP, #8]
;__Lib_System.c, 1024 :: 		
0x1644	0x4897    LDR	R0, [PC, #604]
0x1646	0x9003    STR	R0, [SP, #12]
;__Lib_System.c, 1025 :: 		
0x1648	0x4897    LDR	R0, [PC, #604]
0x164A	0x9004    STR	R0, [SP, #16]
;__Lib_System.c, 1026 :: 		
0x164C	0x4897    LDR	R0, [PC, #604]
0x164E	0x9005    STR	R0, [SP, #20]
;__Lib_System.c, 1027 :: 		
0x1650	0x4897    LDR	R0, [PC, #604]
0x1652	0x9006    STR	R0, [SP, #24]
;__Lib_System.c, 1028 :: 		
0x1654	0x4897    LDR	R0, [PC, #604]
0x1656	0x9007    STR	R0, [SP, #28]
;__Lib_System.c, 1029 :: 		
0x1658	0x4897    LDR	R0, [PC, #604]
0x165A	0x9008    STR	R0, [SP, #32]
;__Lib_System.c, 1030 :: 		
0x165C	0x4897    LDR	R0, [PC, #604]
0x165E	0x9009    STR	R0, [SP, #36]
;__Lib_System.c, 1031 :: 		
0x1660	0x4897    LDR	R0, [PC, #604]
0x1662	0x900A    STR	R0, [SP, #40]
;__Lib_System.c, 1032 :: 		
0x1664	0x4897    LDR	R0, [PC, #604]
0x1666	0x900B    STR	R0, [SP, #44]
;__Lib_System.c, 1033 :: 		
0x1668	0x4897    LDR	R0, [PC, #604]
0x166A	0x900C    STR	R0, [SP, #48]
;__Lib_System.c, 1034 :: 		
; ulWDOG_STCTRLH start address is: 4 (R1)
0x166C	0x4997    LDR	R1, [PC, #604]
;__Lib_System.c, 1035 :: 		
0x166E	0x4898    LDR	R0, [PC, #608]
0x1670	0x900D    STR	R0, [SP, #52]
;__Lib_System.c, 1037 :: 		
0x1672	0x4898    LDR	R0, [PC, #608]
0x1674	0x900E    STR	R0, [SP, #56]
;__Lib_System.c, 1039 :: 		
0x1676	0x980D    LDR	R0, [SP, #52]
0x1678	0xF0000007  AND	R0, R0, #7
0x167C	0x900F    STR	R0, [SP, #60]
;__Lib_System.c, 1042 :: 		
0x167E	0xF0010001  AND	R0, R1, #1
; ulWDOG_STCTRLH end address is: 4 (R1)
0x1682	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC232
;__Lib_System.c, 1045 :: 		
0x1684	0xF24C5020  MOVW	R0, #50464
0x1688	0x4993    LDR	R1, [PC, #588]
0x168A	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1047 :: 		
0x168C	0xF64D1028  MOVW	R0, #55592
0x1690	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1054 :: 		
0x1692	0xF24011D2  MOVW	R1, #466
0x1696	0x4891    LDR	R0, [PC, #580]
0x1698	0x8001    STRH	R1, [R0, #0]
;__Lib_System.c, 1055 :: 		
L___Lib_System_InitialSetUpRCCRCC232:
;__Lib_System.c, 1059 :: 		
0x169A	0x4891    LDR	R0, [PC, #580]
0x169C	0x7800    LDRB	R0, [R0, #0]
0x169E	0xF0000001  AND	R0, R0, #1
0x16A2	0xB150    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC233
;__Lib_System.c, 1061 :: 		
0x16A4	0x488F    LDR	R0, [PC, #572]
0x16A6	0x7800    LDRB	R0, [R0, #0]
0x16A8	0xF0000008  AND	R0, R0, #8
0x16AC	0xB120    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC234
;__Lib_System.c, 1063 :: 		
0x16AE	0x498D    LDR	R1, [PC, #564]
0x16B0	0x7808    LDRB	R0, [R1, #0]
0x16B2	0xF0400008  ORR	R0, R0, #8
0x16B6	0x7008    STRB	R0, [R1, #0]
;__Lib_System.c, 1064 :: 		
L___Lib_System_InitialSetUpRCCRCC234:
;__Lib_System.c, 1065 :: 		
0x16B8	0xE021    B	L___Lib_System_InitialSetUpRCCRCC235
L___Lib_System_InitialSetUpRCCRCC233:
;__Lib_System.c, 1068 :: 		
0x16BA	0x488B    LDR	R0, [PC, #556]
0x16BC	0x6800    LDR	R0, [R0, #0]
0x16BE	0xF0405100  ORR	R1, R0, #536870912
0x16C2	0x4889    LDR	R0, [PC, #548]
0x16C4	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1069 :: 		
0x16C6	0x4889    LDR	R0, [PC, #548]
0x16C8	0x6800    LDR	R0, [R0, #0]
0x16CA	0xF4007080  AND	R0, R0, #256
0x16CE	0xB9B0    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC236
;__Lib_System.c, 1071 :: 		
0x16D0	0x4886    LDR	R0, [PC, #536]
0x16D2	0x6801    LDR	R1, [R0, #0]
0x16D4	0xF46F5070  MVN	R0, #15360
0x16D8	0xEA010000  AND	R0, R1, R0, LSL #0
0x16DC	0xF4407140  ORR	R1, R0, #768
0x16E0	0x4882    LDR	R0, [PC, #520]
0x16E2	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1072 :: 		
0x16E4	0x4881    LDR	R0, [PC, #516]
0x16E6	0x6800    LDR	R0, [R0, #0]
0x16E8	0xF4407180  ORR	R1, R0, #256
0x16EC	0x487F    LDR	R0, [PC, #508]
0x16EE	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1073 :: 		
0x16F0	0x487E    LDR	R0, [PC, #504]
0x16F2	0x6801    LDR	R1, [R0, #0]
0x16F4	0xF46F7000  MVN	R0, #512
0x16F8	0x4001    ANDS	R1, R0
0x16FA	0x487C    LDR	R0, [PC, #496]
0x16FC	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1074 :: 		
L___Lib_System_InitialSetUpRCCRCC236:
;__Lib_System.c, 1075 :: 		
L___Lib_System_InitialSetUpRCCRCC235:
;__Lib_System.c, 1078 :: 		
0x16FE	0x21AA    MOVS	R1, #170
0x1700	0x487B    LDR	R0, [PC, #492]
0x1702	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1080 :: 		
0x1704	0x980D    LDR	R0, [SP, #52]
0x1706	0xF0000010  AND	R0, R0, #16
0x170A	0xB960    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC237
;__Lib_System.c, 1082 :: 		
0x170C	0x4879    LDR	R0, [PC, #484]
0x170E	0x7801    LDRB	R1, [R0, #0]
0x1710	0xF06F0060  MVN	R0, #96
0x1714	0x4001    ANDS	R1, R0
0x1716	0x4877    LDR	R0, [PC, #476]
0x1718	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1084 :: 		
L___Lib_System_InitialSetUpRCCRCC238:
0x171A	0x4877    LDR	R0, [PC, #476]
0x171C	0x7800    LDRB	R0, [R0, #0]
0x171E	0x2801    CMP	R0, #1
0x1720	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC239
0x1722	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC238
L___Lib_System_InitialSetUpRCCRCC239:
;__Lib_System.c, 1085 :: 		
0x1724	0xE01C    B	L___Lib_System_InitialSetUpRCCRCC240
L___Lib_System_InitialSetUpRCCRCC237:
0x1726	0x980D    LDR	R0, [SP, #52]
0x1728	0xF0000010  AND	R0, R0, #16
0x172C	0xB1C0    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC241
;__Lib_System.c, 1087 :: 		
0x172E	0x990E    LDR	R1, [SP, #56]
0x1730	0x4872    LDR	R0, [PC, #456]
0x1732	0x4281    CMP	R1, R0
0x1734	0xD908    BLS	L___Lib_System_InitialSetUpRCCRCC242
;__Lib_System.c, 1089 :: 		
0x1736	0x2160    MOVS	R1, #96
0x1738	0x486E    LDR	R0, [PC, #440]
0x173A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1091 :: 		
L___Lib_System_InitialSetUpRCCRCC243:
0x173C	0x486E    LDR	R0, [PC, #440]
0x173E	0x7800    LDRB	R0, [R0, #0]
0x1740	0x2880    CMP	R0, #128
0x1742	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC244
0x1744	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC243
L___Lib_System_InitialSetUpRCCRCC244:
;__Lib_System.c, 1092 :: 		
0x1746	0xE00B    B	L___Lib_System_InitialSetUpRCCRCC245
L___Lib_System_InitialSetUpRCCRCC242:
;__Lib_System.c, 1093 :: 		
0x1748	0x486A    LDR	R0, [PC, #424]
0x174A	0x7801    LDRB	R1, [R0, #0]
0x174C	0xF06F0060  MVN	R0, #96
0x1750	0x4001    ANDS	R1, R0
0x1752	0x4868    LDR	R0, [PC, #416]
0x1754	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1094 :: 		
L___Lib_System_InitialSetUpRCCRCC246:
0x1756	0x4868    LDR	R0, [PC, #416]
0x1758	0x7800    LDRB	R0, [R0, #0]
0x175A	0x2801    CMP	R0, #1
0x175C	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC247
0x175E	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC246
L___Lib_System_InitialSetUpRCCRCC247:
;__Lib_System.c, 1095 :: 		
L___Lib_System_InitialSetUpRCCRCC245:
;__Lib_System.c, 1096 :: 		
L___Lib_System_InitialSetUpRCCRCC241:
L___Lib_System_InitialSetUpRCCRCC240:
;__Lib_System.c, 1098 :: 		
0x1760	0x9904    LDR	R1, [SP, #16]
0x1762	0x4867    LDR	R0, [PC, #412]
0x1764	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1100 :: 		
0x1766	0x4867    LDR	R0, [PC, #412]
0x1768	0x6801    LDR	R1, [R0, #0]
0x176A	0xF46F2040  MVN	R0, #786432
0x176E	0x4001    ANDS	R1, R0
0x1770	0x9802    LDR	R0, [SP, #8]
0x1772	0xF4002040  AND	R0, R0, #786432
0x1776	0x4301    ORRS	R1, R0
0x1778	0x4862    LDR	R0, [PC, #392]
0x177A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1102 :: 		
0x177C	0x4862    LDR	R0, [PC, #392]
0x177E	0x6801    LDR	R1, [R0, #0]
0x1780	0xF46F3040  MVN	R0, #196608
0x1784	0x4001    ANDS	R1, R0
0x1786	0x9803    LDR	R0, [SP, #12]
0x1788	0xF4003040  AND	R0, R0, #196608
0x178C	0x4301    ORRS	R1, R0
0x178E	0x485E    LDR	R0, [PC, #376]
0x1790	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1104 :: 		
0x1792	0x980F    LDR	R0, [SP, #60]
0x1794	0xB130    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2125
0x1796	0x980F    LDR	R0, [SP, #60]
0x1798	0x2801    CMP	R0, #1
0x179A	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2124
0x179C	0x980F    LDR	R0, [SP, #60]
0x179E	0x2802    CMP	R0, #2
0x17A0	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2123
0x17A2	0xE061    B	L___Lib_System_InitialSetUpRCCRCC250
L___Lib_System_InitialSetUpRCCRCC2125:
L___Lib_System_InitialSetUpRCCRCC2124:
L___Lib_System_InitialSetUpRCCRCC2123:
;__Lib_System.c, 1106 :: 		
0x17A4	0x9801    LDR	R0, [SP, #4]
0x17A6	0xF0000080  AND	R0, R0, #128
0x17AA	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2128
0x17AC	0x9808    LDR	R0, [SP, #32]
0x17AE	0xF0000040  AND	R0, R0, #64
0x17B2	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2127
0x17B4	0x980B    LDR	R0, [SP, #44]
0x17B6	0xF0000003  AND	R0, R0, #3
0x17BA	0x2800    CMP	R0, #0
0x17BC	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC2126
0x17BE	0xE000    B	L___Lib_System_InitialSetUpRCCRCC2120
L___Lib_System_InitialSetUpRCCRCC2127:
L___Lib_System_InitialSetUpRCCRCC2126:
0x17C0	0xE015    B	L___Lib_System_InitialSetUpRCCRCC255
L___Lib_System_InitialSetUpRCCRCC2120:
L___Lib_System_InitialSetUpRCCRCC2128:
;__Lib_System.c, 1108 :: 		
0x17C2	0x4852    LDR	R0, [PC, #328]
0x17C4	0x6800    LDR	R0, [R0, #0]
0x17C6	0xF4407100  ORR	R1, R0, #512
0x17CA	0x4850    LDR	R0, [PC, #320]
0x17CC	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1110 :: 		
0x17CE	0x4850    LDR	R0, [PC, #320]
0x17D0	0x6801    LDR	R1, [R0, #0]
0x17D2	0x4850    LDR	R0, [PC, #320]
0x17D4	0x4001    ANDS	R1, R0
0x17D6	0x484E    LDR	R0, [PC, #312]
0x17D8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1111 :: 		
0x17DA	0x9806    LDR	R0, [SP, #24]
0x17DC	0xF0000004  AND	R0, R0, #4
0x17E0	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC256
;__Lib_System.c, 1114 :: 		
0x17E2	0x484D    LDR	R0, [PC, #308]
0x17E4	0x6801    LDR	R1, [R0, #0]
0x17E6	0x484B    LDR	R0, [PC, #300]
0x17E8	0x4001    ANDS	R1, R0
0x17EA	0x484B    LDR	R0, [PC, #300]
0x17EC	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1115 :: 		
L___Lib_System_InitialSetUpRCCRCC256:
;__Lib_System.c, 1116 :: 		
L___Lib_System_InitialSetUpRCCRCC255:
;__Lib_System.c, 1117 :: 		
0x17EE	0x990A    LDR	R1, [SP, #40]
0x17F0	0x484A    LDR	R0, [PC, #296]
0x17F2	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1118 :: 		
0x17F4	0x9905    LDR	R1, [SP, #20]
0x17F6	0x484A    LDR	R0, [PC, #296]
0x17F8	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1120 :: 		
0x17FA	0x9805    LDR	R0, [SP, #20]
0x17FC	0xF0000004  AND	R0, R0, #4
0x1800	0xB138    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC257
;__Lib_System.c, 1121 :: 		
L___Lib_System_InitialSetUpRCCRCC258:
0x1802	0x4848    LDR	R0, [PC, #288]
0x1804	0x7800    LDRB	R0, [R0, #0]
0x1806	0xF0000010  AND	R0, R0, #16
0x180A	0x2800    CMP	R0, #0
0x180C	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC259
;__Lib_System.c, 1122 :: 		
0x180E	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC258
L___Lib_System_InitialSetUpRCCRCC259:
;__Lib_System.c, 1123 :: 		
0x1810	0xE005    B	L___Lib_System_InitialSetUpRCCRCC260
L___Lib_System_InitialSetUpRCCRCC257:
;__Lib_System.c, 1124 :: 		
L___Lib_System_InitialSetUpRCCRCC261:
0x1812	0x4844    LDR	R0, [PC, #272]
0x1814	0x7800    LDRB	R0, [R0, #0]
0x1816	0xF0000010  AND	R0, R0, #16
0x181A	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC262
;__Lib_System.c, 1125 :: 		
0x181C	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC261
L___Lib_System_InitialSetUpRCCRCC262:
;__Lib_System.c, 1126 :: 		
L___Lib_System_InitialSetUpRCCRCC260:
;__Lib_System.c, 1127 :: 		
0x181E	0x4842    LDR	R0, [PC, #264]
0x1820	0x7800    LDRB	R0, [R0, #0]
0x1822	0xF00001BF  AND	R1, R0, #191
0x1826	0xB2C9    UXTB	R1, R1
0x1828	0x9806    LDR	R0, [SP, #24]
0x182A	0xF00000FD  AND	R0, R0, #253
0x182E	0x4301    ORRS	R1, R0
0x1830	0x483D    LDR	R0, [PC, #244]
0x1832	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1128 :: 		
0x1834	0x9807    LDR	R0, [SP, #28]
0x1836	0xF00001E0  AND	R1, R0, #224
0x183A	0x483C    LDR	R0, [PC, #240]
0x183C	0x7800    LDRB	R0, [R0, #0]
0x183E	0xF000001F  AND	R0, R0, #31
0x1842	0x4301    ORRS	R1, R0
0x1844	0x4839    LDR	R0, [PC, #228]
0x1846	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1129 :: 		
0x1848	0x9901    LDR	R1, [SP, #4]
0x184A	0x4839    LDR	R0, [PC, #228]
0x184C	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1130 :: 		
0x184E	0x990B    LDR	R1, [SP, #44]
0x1850	0x4838    LDR	R0, [PC, #224]
0x1852	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1131 :: 		
0x1854	0x980F    LDR	R0, [SP, #60]
0x1856	0x2802    CMP	R0, #2
0x1858	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC263
;__Lib_System.c, 1133 :: 		
0x185A	0x4833    LDR	R0, [PC, #204]
0x185C	0x7800    LDRB	R0, [R0, #0]
0x185E	0xF0400102  ORR	R1, R0, #2
0x1862	0x4831    LDR	R0, [PC, #196]
0x1864	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1134 :: 		
L___Lib_System_InitialSetUpRCCRCC263:
;__Lib_System.c, 1135 :: 		
0x1866	0xE0B8    B	L___Lib_System_InitialSetUpRCCRCC264
L___Lib_System_InitialSetUpRCCRCC250:
;__Lib_System.c, 1137 :: 		
0x1868	0x9801    LDR	R0, [SP, #4]
0x186A	0xF0000080  AND	R0, R0, #128
0x186E	0xB920    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2130
0x1870	0x980B    LDR	R0, [SP, #44]
0x1872	0xF0000003  AND	R0, R0, #3
0x1876	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2129
0x1878	0xE065    B	L___Lib_System_InitialSetUpRCCRCC267
L___Lib_System_InitialSetUpRCCRCC2130:
L___Lib_System_InitialSetUpRCCRCC2129:
;__Lib_System.c, 1139 :: 		
0x187A	0x4824    LDR	R0, [PC, #144]
0x187C	0x6800    LDR	R0, [R0, #0]
0x187E	0xF4407100  ORR	R1, R0, #512
0x1882	0x4822    LDR	R0, [PC, #136]
0x1884	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1141 :: 		
0x1886	0x4822    LDR	R0, [PC, #136]
0x1888	0x6801    LDR	R1, [R0, #0]
0x188A	0x4822    LDR	R0, [PC, #136]
0x188C	0x4001    ANDS	R1, R0
0x188E	0x4820    LDR	R0, [PC, #128]
0x1890	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1142 :: 		
0x1892	0x9806    LDR	R0, [SP, #24]
0x1894	0xF0000004  AND	R0, R0, #4
0x1898	0xF000B84E  B	#156
0x189C	0x00000000  	#0
0x18A0	0x0000000C  	#786432
0x18A4	0x00000001  	#65536
0x18A8	0x00000114  	#18087936
0x18AC	0x00220000  	#34
0x18B0	0x00240000  	#36
0x18B4	0x00000000  	#0
0x18B8	0x00020000  	#2
0x18BC	0x00460000  	#70
0x18C0	0x00000000  	#0
0x18C4	0x00000000  	#0
0x18C8	0x00000000  	#0
0x18CC	0x00000000  	#0
0x18D0	0x00070000  	#7
0x18D4	0xD4C00001  	#120000
0x18D8	0x200E4005  	#1074077710
0x18DC	0x20004005  	#1074077696
0x18E0	0xF0004007  	#1074262016
0x18E4	0xD0024007  	#1074253826
0x18E8	0x803C4004  	SIM_SCGC6+0
0x18EC	0xD0104003  	RTC_CR+0
0x18F0	0xE0004007  	SMC_PMPROT+0
0x18F4	0xE0014007  	SMC_PMCTRL+0
0x18F8	0xE0034007  	SMC_PMSTAT+0
0x18FC	0x38800001  	#80000
0x1900	0x80444004  	SIM_CLKDIV1+0
0x1904	0x70004004  	SIM_SOPT1+0
0x1908	0x80044004  	SIM_SOPT2+0
0x190C	0x80384004  	SIM_SCGC5+0
0x1910	0x90484004  	PORTA_PCR18+0
0x1914	0xF8FFFEFF  	#-16779009
0x1918	0x904C4004  	PORTA_PCR19+0
0x191C	0x40084006  	MCG_SC+0
0x1920	0x40004006  	MCG_C1+0
0x1924	0x40064006  	MCG_S+0
0x1928	0x40014006  	MCG_C2+0
0x192C	0x40034006  	MCG_C4+0
0x1930	0x50004006  	OSC_CR+0
0x1934	0x400C4006  	MCG_C7+0
0x1938	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC268
;__Lib_System.c, 1145 :: 		
0x193A	0x487A    LDR	R0, [PC, #488]
0x193C	0x6801    LDR	R1, [R0, #0]
0x193E	0x487A    LDR	R0, [PC, #488]
0x1940	0x4001    ANDS	R1, R0
0x1942	0x4878    LDR	R0, [PC, #480]
0x1944	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1146 :: 		
L___Lib_System_InitialSetUpRCCRCC268:
;__Lib_System.c, 1147 :: 		
L___Lib_System_InitialSetUpRCCRCC267:
;__Lib_System.c, 1148 :: 		
0x1946	0x990A    LDR	R1, [SP, #40]
0x1948	0x4878    LDR	R0, [PC, #480]
0x194A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1149 :: 		
0x194C	0x4878    LDR	R0, [PC, #480]
0x194E	0x7800    LDRB	R0, [R0, #0]
0x1950	0xF00001BF  AND	R1, R0, #191
0x1954	0xB2C9    UXTB	R1, R1
0x1956	0x9806    LDR	R0, [SP, #24]
0x1958	0xF00000FD  AND	R0, R0, #253
0x195C	0x4301    ORRS	R1, R0
0x195E	0x4874    LDR	R0, [PC, #464]
0x1960	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1150 :: 		
0x1962	0x9901    LDR	R1, [SP, #4]
0x1964	0x4873    LDR	R0, [PC, #460]
0x1966	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1151 :: 		
0x1968	0x990B    LDR	R1, [SP, #44]
0x196A	0x4873    LDR	R0, [PC, #460]
0x196C	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1152 :: 		
0x196E	0x980F    LDR	R0, [SP, #60]
0x1970	0x2807    CMP	R0, #7
0x1972	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC269
;__Lib_System.c, 1153 :: 		
0x1974	0x9805    LDR	R0, [SP, #20]
0x1976	0xF0400180  ORR	R1, R0, #128
0x197A	0x4870    LDR	R0, [PC, #448]
0x197C	0x7001    STRB	R1, [R0, #0]
0x197E	0xE002    B	L___Lib_System_InitialSetUpRCCRCC270
L___Lib_System_InitialSetUpRCCRCC269:
;__Lib_System.c, 1155 :: 		
0x1980	0x9905    LDR	R1, [SP, #20]
0x1982	0x486E    LDR	R0, [PC, #440]
0x1984	0x7001    STRB	R1, [R0, #0]
L___Lib_System_InitialSetUpRCCRCC270:
;__Lib_System.c, 1157 :: 		
0x1986	0x9806    LDR	R0, [SP, #24]
0x1988	0xF0000004  AND	R0, R0, #4
0x198C	0xB148    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2132
0x198E	0x980B    LDR	R0, [SP, #44]
0x1990	0xF0000003  AND	R0, R0, #3
0x1994	0xB928    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2131
L___Lib_System_InitialSetUpRCCRCC2118:
;__Lib_System.c, 1158 :: 		
L___Lib_System_InitialSetUpRCCRCC274:
0x1996	0x486A    LDR	R0, [PC, #424]
0x1998	0x7800    LDRB	R0, [R0, #0]
0x199A	0xF0000002  AND	R0, R0, #2
0x199E	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC275
;__Lib_System.c, 1159 :: 		
0x19A0	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC274
L___Lib_System_InitialSetUpRCCRCC275:
;__Lib_System.c, 1157 :: 		
L___Lib_System_InitialSetUpRCCRCC2132:
L___Lib_System_InitialSetUpRCCRCC2131:
;__Lib_System.c, 1162 :: 		
0x19A2	0x9805    LDR	R0, [SP, #20]
0x19A4	0xF0000004  AND	R0, R0, #4
0x19A8	0xB138    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC276
;__Lib_System.c, 1163 :: 		
L___Lib_System_InitialSetUpRCCRCC277:
0x19AA	0x4865    LDR	R0, [PC, #404]
0x19AC	0x7800    LDRB	R0, [R0, #0]
0x19AE	0xF0000010  AND	R0, R0, #16
0x19B2	0x2800    CMP	R0, #0
0x19B4	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC278
;__Lib_System.c, 1164 :: 		
0x19B6	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC277
L___Lib_System_InitialSetUpRCCRCC278:
;__Lib_System.c, 1165 :: 		
0x19B8	0xE005    B	L___Lib_System_InitialSetUpRCCRCC279
L___Lib_System_InitialSetUpRCCRCC276:
;__Lib_System.c, 1166 :: 		
L___Lib_System_InitialSetUpRCCRCC280:
0x19BA	0x4861    LDR	R0, [PC, #388]
0x19BC	0x7800    LDRB	R0, [R0, #0]
0x19BE	0xF0000010  AND	R0, R0, #16
0x19C2	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC281
;__Lib_System.c, 1167 :: 		
0x19C4	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC280
L___Lib_System_InitialSetUpRCCRCC281:
;__Lib_System.c, 1168 :: 		
L___Lib_System_InitialSetUpRCCRCC279:
;__Lib_System.c, 1169 :: 		
0x19C6	0x9807    LDR	R0, [SP, #28]
0x19C8	0xF00001E0  AND	R1, R0, #224
0x19CC	0x485D    LDR	R0, [PC, #372]
0x19CE	0x7800    LDRB	R0, [R0, #0]
0x19D0	0xF000001F  AND	R0, R0, #31
0x19D4	0x4301    ORRS	R1, R0
0x19D6	0x485B    LDR	R0, [PC, #364]
0x19D8	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1170 :: 		
L___Lib_System_InitialSetUpRCCRCC264:
;__Lib_System.c, 1174 :: 		
0x19DA	0x9808    LDR	R0, [SP, #32]
0x19DC	0xF00001BF  AND	R1, R0, #191
0x19E0	0x4859    LDR	R0, [PC, #356]
0x19E2	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1175 :: 		
0x19E4	0x9809    LDR	R0, [SP, #36]
0x19E6	0xF00001BF  AND	R1, R0, #191
0x19EA	0x4858    LDR	R0, [PC, #352]
0x19EC	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1176 :: 		
0x19EE	0x9808    LDR	R0, [SP, #32]
0x19F0	0xF0000040  AND	R0, R0, #64
0x19F4	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC282
;__Lib_System.c, 1178 :: 		
0x19F6	0x4854    LDR	R0, [PC, #336]
0x19F8	0x7800    LDRB	R0, [R0, #0]
0x19FA	0xF0400140  ORR	R1, R0, #64
0x19FE	0x4852    LDR	R0, [PC, #328]
0x1A00	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1179 :: 		
L___Lib_System_InitialSetUpRCCRCC282:
;__Lib_System.c, 1182 :: 		
0x1A02	0x980F    LDR	R0, [SP, #60]
0x1A04	0x2805    CMP	R0, #5
0x1A06	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC283
;__Lib_System.c, 1183 :: 		
0x1A08	0x4849    LDR	R0, [PC, #292]
0x1A0A	0x7800    LDRB	R0, [R0, #0]
0x1A0C	0xF0400102  ORR	R1, R0, #2
0x1A10	0x4847    LDR	R0, [PC, #284]
0x1A12	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1184 :: 		
0x1A14	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC284
L___Lib_System_InitialSetUpRCCRCC283:
;__Lib_System.c, 1185 :: 		
0x1A16	0x980F    LDR	R0, [SP, #60]
0x1A18	0x2806    CMP	R0, #6
0x1A1A	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2134
0x1A1C	0x980F    LDR	R0, [SP, #60]
0x1A1E	0x2807    CMP	R0, #7
0x1A20	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2133
0x1A22	0xE014    B	L___Lib_System_InitialSetUpRCCRCC287
L___Lib_System_InitialSetUpRCCRCC2134:
L___Lib_System_InitialSetUpRCCRCC2133:
;__Lib_System.c, 1186 :: 		
0x1A24	0x4849    LDR	R0, [PC, #292]
0x1A26	0x7800    LDRB	R0, [R0, #0]
0x1A28	0xF0400140  ORR	R1, R0, #64
0x1A2C	0x4847    LDR	R0, [PC, #284]
0x1A2E	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1187 :: 		
L___Lib_System_InitialSetUpRCCRCC288:
0x1A30	0x4843    LDR	R0, [PC, #268]
0x1A32	0x7800    LDRB	R0, [R0, #0]
0x1A34	0xF0000040  AND	R0, R0, #64
0x1A38	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC289
;__Lib_System.c, 1188 :: 		
0x1A3A	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC288
L___Lib_System_InitialSetUpRCCRCC289:
;__Lib_System.c, 1189 :: 		
0x1A3C	0x980F    LDR	R0, [SP, #60]
0x1A3E	0x2807    CMP	R0, #7
0x1A40	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC290
;__Lib_System.c, 1191 :: 		
0x1A42	0x483E    LDR	R0, [PC, #248]
0x1A44	0x7800    LDRB	R0, [R0, #0]
0x1A46	0xF000013F  AND	R1, R0, #63
0x1A4A	0x483C    LDR	R0, [PC, #240]
0x1A4C	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1192 :: 		
L___Lib_System_InitialSetUpRCCRCC290:
;__Lib_System.c, 1193 :: 		
L___Lib_System_InitialSetUpRCCRCC287:
L___Lib_System_InitialSetUpRCCRCC284:
;__Lib_System.c, 1195 :: 		
0x1A4E	0x980F    LDR	R0, [SP, #60]
0x1A50	0xB118    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2136
0x1A52	0x980F    LDR	R0, [SP, #60]
0x1A54	0x2803    CMP	R0, #3
0x1A56	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2135
0x1A58	0xE02C    B	L___Lib_System_InitialSetUpRCCRCC293
L___Lib_System_InitialSetUpRCCRCC2136:
L___Lib_System_InitialSetUpRCCRCC2135:
;__Lib_System.c, 1197 :: 		
L___Lib_System_InitialSetUpRCCRCC294:
0x1A5A	0x4839    LDR	R0, [PC, #228]
0x1A5C	0x7800    LDRB	R0, [R0, #0]
0x1A5E	0xF000000C  AND	R0, R0, #12
0x1A62	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC295
;__Lib_System.c, 1198 :: 		
0x1A64	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC294
L___Lib_System_InitialSetUpRCCRCC295:
;__Lib_System.c, 1200 :: 		
0x1A66	0x483A    LDR	R0, [PC, #232]
0x1A68	0x6800    LDR	R0, [R0, #0]
0x1A6A	0xF0400101  ORR	R1, R0, #1
0x1A6E	0x4838    LDR	R0, [PC, #224]
0x1A70	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1201 :: 		
0x1A72	0xF04F0100  MOV	R1, #0
0x1A76	0x4837    LDR	R0, [PC, #220]
0x1A78	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1202 :: 		
0x1A7A	0xF04F0180  MOV	R1, #128
0x1A7E	0x4836    LDR	R0, [PC, #216]
0x1A80	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1203 :: 		
0x1A82	0xF04F0105  MOV	R1, #5
0x1A86	0x4835    LDR	R0, [PC, #212]
0x1A88	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1204 :: 		
0x1A8A	0xF04F0101  MOV	R1, #1
0x1A8E	0x4832    LDR	R0, [PC, #200]
0x1A90	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1205 :: 		
L___Lib_System_InitialSetUpRCCRCC296:
0x1A92	0x4831    LDR	R0, [PC, #196]
0x1A94	0x6800    LDR	R0, [R0, #0]
0x1A96	0xF0000080  AND	R0, R0, #128
0x1A9A	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC297
;__Lib_System.c, 1206 :: 		
0x1A9C	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC296
L___Lib_System_InitialSetUpRCCRCC297:
;__Lib_System.c, 1207 :: 		
0x1A9E	0x2100    MOVS	R1, #0
0x1AA0	0x482D    LDR	R0, [PC, #180]
0x1AA2	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1208 :: 		
0x1AA4	0x482A    LDR	R0, [PC, #168]
0x1AA6	0x6801    LDR	R1, [R0, #0]
0x1AA8	0xF06F0001  MVN	R0, #1
0x1AAC	0x4001    ANDS	R1, R0
0x1AAE	0x4828    LDR	R0, [PC, #160]
0x1AB0	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1209 :: 		
0x1AB2	0xE02A    B	L___Lib_System_InitialSetUpRCCRCC298
L___Lib_System_InitialSetUpRCCRCC293:
;__Lib_System.c, 1210 :: 		
0x1AB4	0x980F    LDR	R0, [SP, #60]
0x1AB6	0x2801    CMP	R0, #1
0x1AB8	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2138
0x1ABA	0x980F    LDR	R0, [SP, #60]
0x1ABC	0x2802    CMP	R0, #2
0x1ABE	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2137
0x1AC0	0xE007    B	L___Lib_System_InitialSetUpRCCRCC2101
L___Lib_System_InitialSetUpRCCRCC2138:
L___Lib_System_InitialSetUpRCCRCC2137:
;__Lib_System.c, 1211 :: 		
L___Lib_System_InitialSetUpRCCRCC2102:
0x1AC2	0x481F    LDR	R0, [PC, #124]
0x1AC4	0x7800    LDRB	R0, [R0, #0]
0x1AC6	0xF000000C  AND	R0, R0, #12
0x1ACA	0x2804    CMP	R0, #4
0x1ACC	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2103
;__Lib_System.c, 1212 :: 		
0x1ACE	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2102
L___Lib_System_InitialSetUpRCCRCC2103:
;__Lib_System.c, 1213 :: 		
0x1AD0	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC2104
L___Lib_System_InitialSetUpRCCRCC2101:
;__Lib_System.c, 1214 :: 		
0x1AD2	0x980F    LDR	R0, [SP, #60]
0x1AD4	0x2804    CMP	R0, #4
0x1AD6	0xD006    BEQ	L___Lib_System_InitialSetUpRCCRCC2141
0x1AD8	0x980F    LDR	R0, [SP, #60]
0x1ADA	0x2806    CMP	R0, #6
0x1ADC	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2140
0x1ADE	0x980F    LDR	R0, [SP, #60]
0x1AE0	0x2805    CMP	R0, #5
0x1AE2	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2139
0x1AE4	0xE007    B	L___Lib_System_InitialSetUpRCCRCC2107
L___Lib_System_InitialSetUpRCCRCC2141:
L___Lib_System_InitialSetUpRCCRCC2140:
L___Lib_System_InitialSetUpRCCRCC2139:
;__Lib_System.c, 1215 :: 		
L___Lib_System_InitialSetUpRCCRCC2108:
0x1AE6	0x4816    LDR	R0, [PC, #88]
0x1AE8	0x7800    LDRB	R0, [R0, #0]
0x1AEA	0xF000000C  AND	R0, R0, #12
0x1AEE	0x2808    CMP	R0, #8
0x1AF0	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2109
;__Lib_System.c, 1216 :: 		
0x1AF2	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2108
L___Lib_System_InitialSetUpRCCRCC2109:
;__Lib_System.c, 1217 :: 		
0x1AF4	0xE009    B	L___Lib_System_InitialSetUpRCCRCC2110
L___Lib_System_InitialSetUpRCCRCC2107:
;__Lib_System.c, 1218 :: 		
0x1AF6	0x980F    LDR	R0, [SP, #60]
0x1AF8	0x2807    CMP	R0, #7
0x1AFA	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC2111
;__Lib_System.c, 1219 :: 		
L___Lib_System_InitialSetUpRCCRCC2112:
0x1AFC	0x4810    LDR	R0, [PC, #64]
0x1AFE	0x7800    LDRB	R0, [R0, #0]
0x1B00	0xF000000C  AND	R0, R0, #12
0x1B04	0x280C    CMP	R0, #12
0x1B06	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2113
;__Lib_System.c, 1220 :: 		
0x1B08	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2112
L___Lib_System_InitialSetUpRCCRCC2113:
;__Lib_System.c, 1221 :: 		
L___Lib_System_InitialSetUpRCCRCC2111:
L___Lib_System_InitialSetUpRCCRCC2110:
L___Lib_System_InitialSetUpRCCRCC2104:
L___Lib_System_InitialSetUpRCCRCC298:
;__Lib_System.c, 1231 :: 		
0x1B0A	0x4815    LDR	R0, [PC, #84]
0x1B0C	0x6801    LDR	R1, [R0, #0]
0x1B0E	0xF06F000F  MVN	R0, #15
0x1B12	0x4001    ANDS	R1, R0
0x1B14	0x980C    LDR	R0, [SP, #48]
0x1B16	0xF000000F  AND	R0, R0, #15
0x1B1A	0x4301    ORRS	R1, R0
0x1B1C	0x4810    LDR	R0, [PC, #64]
0x1B1E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1232 :: 		
L_end_InitialSetUpRCCRCC2:
0x1B20	0xB010    ADD	SP, SP, #64
0x1B22	0x4770    BX	LR
0x1B24	0x904C4004  	PORTA_PCR19+0
0x1B28	0xF8FFFEFF  	#-16779009
0x1B2C	0x40084006  	MCG_SC+0
0x1B30	0x40014006  	MCG_C2+0
0x1B34	0x50004006  	OSC_CR+0
0x1B38	0x400C4006  	MCG_C7+0
0x1B3C	0x40004006  	MCG_C1+0
0x1B40	0x40064006  	MCG_S+0
0x1B44	0x40034006  	MCG_C4+0
0x1B48	0x40044006  	MCG_C5+0
0x1B4C	0x40054006  	MCG_C6+0
0x1B50	0x80384004  	SIM_SCGC5+0
0x1B54	0x00084004  	LPTMR0_CMR+0
0x1B58	0x00004004  	LPTMR0_CSR+0
0x1B5C	0x00044004  	LPTMR0_PSR+0
0x1B60	0x80484004  	SIM_CLKDIV2+0
; end of __Lib_System_InitialSetUpRCCRCC2
__Lib_System_InitialSetUpFosc:
;__Lib_System.c, 973 :: 		
0x1B64	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 974 :: 		
0x1B66	0x4902    LDR	R1, [PC, #8]
0x1B68	0x4802    LDR	R0, [PC, #8]
0x1B6A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 975 :: 		
L_end_InitialSetUpFosc:
0x1B6C	0xB001    ADD	SP, SP, #4
0x1B6E	0x4770    BX	LR
0x1B70	0xD4C00001  	#120000
0x1B74	0x007C1FFF  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_InitialSetUpFosc
___GenExcept:
;__Lib_System.c, 553 :: 		
0x1630	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 554 :: 		
L___GenExcept28:
0x1632	0xE7FE    B	L___GenExcept28
;__Lib_System.c, 555 :: 		
L_end___GenExcept:
0x1634	0xB001    ADD	SP, SP, #4
0x1636	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System.c, 586 :: 		
0x15CC	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 587 :: 		
0x15CE	0xB672    CPSID	i
;__Lib_System.c, 588 :: 		
0x15D0	0x4908    LDR	R1, [PC, #32]
0x15D2	0x6808    LDR	R0, [R1, #0]
0x15D4	0xF4400070  ORR	R0, R0, #15728640
0x15D8	0x6008    STR	R0, [R1, #0]
;__Lib_System.c, 589 :: 		
0x15DA	0xBF00    NOP
;__Lib_System.c, 590 :: 		
0x15DC	0xBF00    NOP
;__Lib_System.c, 591 :: 		
0x15DE	0xBF00    NOP
;__Lib_System.c, 592 :: 		
0x15E0	0xBF00    NOP
;__Lib_System.c, 594 :: 		
0x15E2	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System.c, 595 :: 		
0x15E6	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System.c, 596 :: 		
0x15EA	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System.c, 597 :: 		
0x15EE	0xB662    CPSIE	i
;__Lib_System.c, 598 :: 		
L_end___EnableFPU:
0x15F0	0xB001    ADD	SP, SP, #4
0x15F2	0x4770    BX	LR
0x15F4	0xED88E000  	#3758157192
; end of ___EnableFPU
0x1D74	0xB500    PUSH	(R14)
0x1D76	0xF8DFB014  LDR	R11, [PC, #20]
0x1D7A	0xF8DFA014  LDR	R10, [PC, #20]
0x1D7E	0xF8DFC014  LDR	R12, [PC, #20]
0x1D82	0xF7FFFC07  BL	5524
0x1D86	0xBD00    POP	(R15)
0x1D88	0x4770    BX	LR
0x1D8A	0xBF00    NOP
0x1D8C	0x00001FFF  	#536805376
0x1D90	0x003B1FFF  	#536805435
0x1D94	0x1D1C0000  	#7452
0x1DF4	0xB500    PUSH	(R14)
0x1DF6	0xF8DFB010  LDR	R11, [PC, #16]
0x1DFA	0xF8DFA010  LDR	R10, [PC, #16]
0x1DFE	0xF7FFFBA1  BL	5444
0x1E02	0xBD00    POP	(R15)
0x1E04	0x4770    BX	LR
0x1E06	0xBF00    NOP
0x1E08	0x00001FFF  	#536805376
0x1E0C	0x009C1FFF  	#536805532
_UART_RX_ISR:
;Click_UART1Wire_KINETIS.c, 108 :: 		void UART_RX_ISR() iv IVT_INT_UART2_RX_TX ics ICS_AUTO
0x15F8	0xF84D4D04  PUSH	(R4)
0x15FC	0xB081    SUB	SP, SP, #4
0x15FE	0xF8CDE000  STR	LR, [SP, #0]
;Click_UART1Wire_KINETIS.c, 110 :: 		if(  UART2_S1 & ( 1 << 5 )  )
0x1602	0x4809    LDR	R0, [PC, #36]
0x1604	0x7800    LDRB	R0, [R0, #0]
0x1606	0xF0000020  AND	R0, R0, #32
0x160A	0xB200    SXTH	R0, R0
0x160C	0xB130    CBZ	R0, L_UART_RX_ISR8
;Click_UART1Wire_KINETIS.c, 112 :: 		readData = uart1wire_readByte();
0x160E	0xF7FFFFB7  BL	_uart1wire_readByte+0
0x1612	0x4906    LDR	R1, [PC, #24]
0x1614	0x7008    STRB	R0, [R1, #0]
;Click_UART1Wire_KINETIS.c, 113 :: 		uart1wire_storage(readData, 1);
0x1616	0x2101    MOVS	R1, #1
0x1618	0xF7FFFEC2  BL	_uart1wire_storage+0
;Click_UART1Wire_KINETIS.c, 114 :: 		}
L_UART_RX_ISR8:
;Click_UART1Wire_KINETIS.c, 115 :: 		}
L_end_UART_RX_ISR:
0x161C	0xF8DDE000  LDR	LR, [SP, #0]
0x1620	0xB001    ADD	SP, SP, #4
0x1622	0xF85D4B04  POP	(R4)
0x1626	0x4770    BX	LR
0x1628	0xC0044006  	UART2_S1+0
0x162C	0x003E1FFF  	_readData+0
; end of _UART_RX_ISR
_uart1wire_readByte:
;__uart1wire_driver.c, 81 :: 		uint8_t uart1wire_readByte()
0x1580	0xB081    SUB	SP, SP, #4
0x1582	0xF8CDE000  STR	LR, [SP, #0]
;__uart1wire_driver.c, 83 :: 		return hal_uartRead();
0x1586	0xF7FFFCD7  BL	__uart1wire_driver_hal_uartRead+0
;__uart1wire_driver.c, 84 :: 		}
L_end_uart1wire_readByte:
0x158A	0xF8DDE000  LDR	LR, [SP, #0]
0x158E	0xB001    ADD	SP, SP, #4
0x1590	0x4770    BX	LR
; end of _uart1wire_readByte
__uart1wire_driver_hal_uartRead:
;__hal_kinetis.c, 147 :: 		static uint8_t hal_uartRead()
0x0F38	0xB081    SUB	SP, SP, #4
0x0F3A	0xF8CDE000  STR	LR, [SP, #0]
;__hal_kinetis.c, 149 :: 		return ( uint8_t )fp_uartRead();
0x0F3E	0x4C04    LDR	R4, [PC, #16]
0x0F40	0x6824    LDR	R4, [R4, #0]
0x0F42	0x47A0    BLX	R4
0x0F44	0xB2C0    UXTB	R0, R0
;__hal_kinetis.c, 150 :: 		}
L_end_hal_uartRead:
0x0F46	0xF8DDE000  LDR	LR, [SP, #0]
0x0F4A	0xB001    ADD	SP, SP, #4
0x0F4C	0x4770    BX	LR
0x0F4E	0xBF00    NOP
0x0F50	0x00941FFF  	__uart1wire_driver_fp_uartRead+0
; end of __uart1wire_driver_hal_uartRead
_UART0_Read:
;__Lib_UART_012345.c, 603 :: 		
0x0C48	0xB081    SUB	SP, SP, #4
0x0C4A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 604 :: 		
0x0C4E	0x4803    LDR	R0, [PC, #12]
0x0C50	0xF7FFFF1A  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 605 :: 		
L_end_UART0_Read:
0x0C54	0xF8DDE000  LDR	LR, [SP, #0]
0x0C58	0xB001    ADD	SP, SP, #4
0x0C5A	0x4770    BX	LR
0x0C5C	0xA0004006  	UART0_BDH+0
; end of _UART0_Read
__Lib_UART_012345_UART_Hal_Read:
;__Lib_UART_012345.c, 575 :: 		
; uartBase start address is: 0 (R0)
0x0A88	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 587 :: 		
L___Lib_UART_012345_UART_Hal_Read23:
; uartBase start address is: 0 (R0)
0x0A8A	0x1D01    ADDS	R1, R0, #4
0x0A8C	0x780A    LDRB	R2, [R1, #0]
0x0A8E	0xF3C21140  UBFX	R1, R2, #5, #1
0x0A92	0xB901    CBNZ	R1, L___Lib_UART_012345_UART_Hal_Read24
;__Lib_UART_012345.c, 589 :: 		
0x0A94	0xE7F9    B	L___Lib_UART_012345_UART_Hal_Read23
L___Lib_UART_012345_UART_Hal_Read24:
;__Lib_UART_012345.c, 593 :: 		
0x0A96	0x1DC1    ADDS	R1, R0, #7
; uartBase end address is: 0 (R0)
0x0A98	0x7809    LDRB	R1, [R1, #0]
0x0A9A	0xB2C8    UXTB	R0, R1
;__Lib_UART_012345.c, 594 :: 		
L_end_UART_Hal_Read:
0x0A9C	0xB001    ADD	SP, SP, #4
0x0A9E	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Read
_UART0_Data_Ready:
;__Lib_UART_012345.c, 526 :: 		
0x0C2C	0xB081    SUB	SP, SP, #4
0x0C2E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 527 :: 		
0x0C32	0x4803    LDR	R0, [PC, #12]
0x0C34	0xF7FFFF20  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 528 :: 		
L_end_UART0_Data_Ready:
0x0C38	0xF8DDE000  LDR	LR, [SP, #0]
0x0C3C	0xB001    ADD	SP, SP, #4
0x0C3E	0x4770    BX	LR
0x0C40	0xA0004006  	UART0_BDH+0
; end of _UART0_Data_Ready
__Lib_UART_012345_UART_Hal_DataReady:
;__Lib_UART_012345.c, 515 :: 		
; uartBase start address is: 0 (R0)
0x0A78	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 516 :: 		
0x0A7A	0x1D01    ADDS	R1, R0, #4
; uartBase end address is: 0 (R0)
0x0A7C	0x7809    LDRB	R1, [R1, #0]
0x0A7E	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_012345.c, 517 :: 		
L_end_UART_Hal_DataReady:
0x0A82	0xB001    ADD	SP, SP, #4
0x0A84	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_DataReady
_UART0_Tx_Idle:
;__Lib_UART_012345.c, 772 :: 		
0x0E80	0xB081    SUB	SP, SP, #4
0x0E82	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 773 :: 		
0x0E86	0x4803    LDR	R0, [PC, #12]
0x0E88	0xF7FFFE0A  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 774 :: 		
L_end_UART0_Tx_Idle:
0x0E8C	0xF8DDE000  LDR	LR, [SP, #0]
0x0E90	0xB001    ADD	SP, SP, #4
0x0E92	0x4770    BX	LR
0x0E94	0xA0004006  	UART0_BDH+0
; end of _UART0_Tx_Idle
__Lib_UART_012345_UART_Hal_Tx_Idle:
;__Lib_UART_012345.c, 761 :: 		
; uartBase start address is: 0 (R0)
0x0AA0	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 762 :: 		
0x0AA2	0x1D01    ADDS	R1, R0, #4
; uartBase end address is: 0 (R0)
0x0AA4	0x7809    LDRB	R1, [R1, #0]
0x0AA6	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_012345.c, 763 :: 		
L_end_UART_Hal_Tx_Idle:
0x0AAA	0xB001    ADD	SP, SP, #4
0x0AAC	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Tx_Idle
_UART1_Read:
;__Lib_UART_012345.c, 611 :: 		
0x0EF0	0xB081    SUB	SP, SP, #4
0x0EF2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 612 :: 		
0x0EF6	0x4803    LDR	R0, [PC, #12]
0x0EF8	0xF7FFFDC6  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 613 :: 		
L_end_UART1_Read:
0x0EFC	0xF8DDE000  LDR	LR, [SP, #0]
0x0F00	0xB001    ADD	SP, SP, #4
0x0F02	0x4770    BX	LR
0x0F04	0xB0004006  	UART1_BDH+0
; end of _UART1_Read
_UART1_Data_Ready:
;__Lib_UART_012345.c, 534 :: 		
0x0D50	0xB081    SUB	SP, SP, #4
0x0D52	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 535 :: 		
0x0D56	0x4803    LDR	R0, [PC, #12]
0x0D58	0xF7FFFE8E  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 536 :: 		
L_end_UART1_Data_Ready:
0x0D5C	0xF8DDE000  LDR	LR, [SP, #0]
0x0D60	0xB001    ADD	SP, SP, #4
0x0D62	0x4770    BX	LR
0x0D64	0xB0004006  	UART1_BDH+0
; end of _UART1_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_012345.c, 780 :: 		
0x0E14	0xB081    SUB	SP, SP, #4
0x0E16	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 781 :: 		
0x0E1A	0x4803    LDR	R0, [PC, #12]
0x0E1C	0xF7FFFE40  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 782 :: 		
L_end_UART1_Tx_Idle:
0x0E20	0xF8DDE000  LDR	LR, [SP, #0]
0x0E24	0xB001    ADD	SP, SP, #4
0x0E26	0x4770    BX	LR
0x0E28	0xB0004006  	UART1_BDH+0
; end of _UART1_Tx_Idle
_UART2_Read:
;__Lib_UART_012345.c, 619 :: 		
0x0E98	0xB081    SUB	SP, SP, #4
0x0E9A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 620 :: 		
0x0E9E	0x4803    LDR	R0, [PC, #12]
0x0EA0	0xF7FFFDF2  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 621 :: 		
L_end_UART2_Read:
0x0EA4	0xF8DDE000  LDR	LR, [SP, #0]
0x0EA8	0xB001    ADD	SP, SP, #4
0x0EAA	0x4770    BX	LR
0x0EAC	0xC0004006  	UART2_BDH+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_012345.c, 542 :: 		
0x0CC0	0xB081    SUB	SP, SP, #4
0x0CC2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 543 :: 		
0x0CC6	0x4803    LDR	R0, [PC, #12]
0x0CC8	0xF7FFFED6  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 544 :: 		
L_end_UART2_Data_Ready:
0x0CCC	0xF8DDE000  LDR	LR, [SP, #0]
0x0CD0	0xB001    ADD	SP, SP, #4
0x0CD2	0x4770    BX	LR
0x0CD4	0xC0004006  	UART2_BDH+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_012345.c, 788 :: 		
0x0D18	0xB081    SUB	SP, SP, #4
0x0D1A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 789 :: 		
0x0D1E	0x4803    LDR	R0, [PC, #12]
0x0D20	0xF7FFFEBE  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 790 :: 		
L_end_UART2_Tx_Idle:
0x0D24	0xF8DDE000  LDR	LR, [SP, #0]
0x0D28	0xB001    ADD	SP, SP, #4
0x0D2A	0x4770    BX	LR
0x0D2C	0xC0004006  	UART2_BDH+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_012345.c, 627 :: 		
0x0C90	0xB081    SUB	SP, SP, #4
0x0C92	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 628 :: 		
0x0C96	0x4803    LDR	R0, [PC, #12]
0x0C98	0xF7FFFEF6  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 629 :: 		
L_end_UART3_Read:
0x0C9C	0xF8DDE000  LDR	LR, [SP, #0]
0x0CA0	0xB001    ADD	SP, SP, #4
0x0CA2	0x4770    BX	LR
0x0CA4	0xD0004006  	UART3_BDH+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_012345.c, 550 :: 		
0x0CA8	0xB081    SUB	SP, SP, #4
0x0CAA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 551 :: 		
0x0CAE	0x4803    LDR	R0, [PC, #12]
0x0CB0	0xF7FFFEE2  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 552 :: 		
L_end_UART3_Data_Ready:
0x0CB4	0xF8DDE000  LDR	LR, [SP, #0]
0x0CB8	0xB001    ADD	SP, SP, #4
0x0CBA	0x4770    BX	LR
0x0CBC	0xD0004006  	UART3_BDH+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_012345.c, 796 :: 		
0x0C60	0xB081    SUB	SP, SP, #4
0x0C62	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 797 :: 		
0x0C66	0x4803    LDR	R0, [PC, #12]
0x0C68	0xF7FFFF1A  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 798 :: 		
L_end_UART3_Tx_Idle:
0x0C6C	0xF8DDE000  LDR	LR, [SP, #0]
0x0C70	0xB001    ADD	SP, SP, #4
0x0C72	0x4770    BX	LR
0x0C74	0xD0004006  	UART3_BDH+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_012345.c, 635 :: 		
0x0C78	0xB081    SUB	SP, SP, #4
0x0C7A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 636 :: 		
0x0C7E	0x4803    LDR	R0, [PC, #12]
0x0C80	0xF7FFFF02  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 637 :: 		
L_end_UART4_Read:
0x0C84	0xF8DDE000  LDR	LR, [SP, #0]
0x0C88	0xB001    ADD	SP, SP, #4
0x0C8A	0x4770    BX	LR
0x0C8C	0xA000400E  	UART4_BDH+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_012345.c, 558 :: 		
0x0CD8	0xB081    SUB	SP, SP, #4
0x0CDA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 559 :: 		
0x0CDE	0x4803    LDR	R0, [PC, #12]
0x0CE0	0xF7FFFECA  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 560 :: 		
L_end_UART4_Data_Ready:
0x0CE4	0xF8DDE000  LDR	LR, [SP, #0]
0x0CE8	0xB001    ADD	SP, SP, #4
0x0CEA	0x4770    BX	LR
0x0CEC	0xA000400E  	UART4_BDH+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_012345.c, 804 :: 		
0x0E50	0xB081    SUB	SP, SP, #4
0x0E52	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 805 :: 		
0x0E56	0x4803    LDR	R0, [PC, #12]
0x0E58	0xF7FFFE22  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 806 :: 		
L_end_UART4_Tx_Idle:
0x0E5C	0xF8DDE000  LDR	LR, [SP, #0]
0x0E60	0xB001    ADD	SP, SP, #4
0x0E62	0x4770    BX	LR
0x0E64	0xA000400E  	UART4_BDH+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_012345.c, 643 :: 		
0x0E68	0xB081    SUB	SP, SP, #4
0x0E6A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 644 :: 		
0x0E6E	0x4803    LDR	R0, [PC, #12]
0x0E70	0xF7FFFE0A  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 645 :: 		
L_end_UART5_Read:
0x0E74	0xF8DDE000  LDR	LR, [SP, #0]
0x0E78	0xB001    ADD	SP, SP, #4
0x0E7A	0x4770    BX	LR
0x0E7C	0xB000400E  	UART5_BDH+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_012345.c, 566 :: 		
0x0F08	0xB081    SUB	SP, SP, #4
0x0F0A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 567 :: 		
0x0F0E	0x4803    LDR	R0, [PC, #12]
0x0F10	0xF7FFFDB2  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 568 :: 		
L_end_UART5_Data_Ready:
0x0F14	0xF8DDE000  LDR	LR, [SP, #0]
0x0F18	0xB001    ADD	SP, SP, #4
0x0F1A	0x4770    BX	LR
0x0F1C	0xB000400E  	UART5_BDH+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_012345.c, 812 :: 		
0x0F20	0xB081    SUB	SP, SP, #4
0x0F22	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 813 :: 		
0x0F26	0x4803    LDR	R0, [PC, #12]
0x0F28	0xF7FFFDBA  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 814 :: 		
L_end_UART5_Tx_Idle:
0x0F2C	0xF8DDE000  LDR	LR, [SP, #0]
0x0F30	0xB001    ADD	SP, SP, #4
0x0F32	0x4770    BX	LR
0x0F34	0xB000400E  	UART5_BDH+0
; end of _UART5_Tx_Idle
_uart1wire_storage:
;__uart1wire_driver.c, 104 :: 		void uart1wire_storage(uint8_t _data, uint8_t flag)
; flag start address is: 4 (R1)
; _data start address is: 0 (R0)
; flag end address is: 4 (R1)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; flag start address is: 4 (R1)
;__uart1wire_driver.c, 106 :: 		_readData = _data;
0x13A0	0x4A02    LDR	R2, [PC, #8]
0x13A2	0x7010    STRB	R0, [R2, #0]
; _data end address is: 0 (R0)
;__uart1wire_driver.c, 107 :: 		_readyFlag = flag;
0x13A4	0x4A02    LDR	R2, [PC, #8]
0x13A6	0x7011    STRB	R1, [R2, #0]
; flag end address is: 4 (R1)
;__uart1wire_driver.c, 108 :: 		}
L_end_uart1wire_storage:
0x13A8	0x4770    BX	LR
0x13AA	0xBF00    NOP
0x13AC	0x003B1FFF  	__uart1wire_driver__readData+0
0x13B0	0x003A1FFF  	__uart1wire_driver__readyFlag+0
; end of _uart1wire_storage
;,0 :: ?Const_Config_Array [16]
0x0400	0x00000000 ;?Const_Config_Array+0
0x0404	0x00000000 ;?Const_Config_Array+4
0x0408	0xFFFFFFFF ;?Const_Config_Array+8
0x040C	0xFFFFFD02 ;?Const_Config_Array+12
; end of ?Const_Config_Array
;__Lib_GPIO_MK64_Defs.c,443 :: __GPIO_Module_UART3_PC16_17 [108]
0x1B78	0x00000351 ;__GPIO_Module_UART3_PC16_17+0
0x1B7C	0x00000350 ;__GPIO_Module_UART3_PC16_17+4
0x1B80	0xFFFFFFFF ;__GPIO_Module_UART3_PC16_17+8
0x1B84	0x00000000 ;__GPIO_Module_UART3_PC16_17+12
0x1B88	0x00000000 ;__GPIO_Module_UART3_PC16_17+16
0x1B8C	0x00000000 ;__GPIO_Module_UART3_PC16_17+20
0x1B90	0x00000000 ;__GPIO_Module_UART3_PC16_17+24
0x1B94	0x00000000 ;__GPIO_Module_UART3_PC16_17+28
0x1B98	0x00000000 ;__GPIO_Module_UART3_PC16_17+32
0x1B9C	0x00000000 ;__GPIO_Module_UART3_PC16_17+36
0x1BA0	0x00000000 ;__GPIO_Module_UART3_PC16_17+40
0x1BA4	0x00000000 ;__GPIO_Module_UART3_PC16_17+44
0x1BA8	0x00000000 ;__GPIO_Module_UART3_PC16_17+48
0x1BAC	0x00080000 ;__GPIO_Module_UART3_PC16_17+52
0x1BB0	0x00080000 ;__GPIO_Module_UART3_PC16_17+56
0x1BB4	0xFFFFFFFF ;__GPIO_Module_UART3_PC16_17+60
0x1BB8	0x00000000 ;__GPIO_Module_UART3_PC16_17+64
0x1BBC	0x00000000 ;__GPIO_Module_UART3_PC16_17+68
0x1BC0	0x00000000 ;__GPIO_Module_UART3_PC16_17+72
0x1BC4	0x00000000 ;__GPIO_Module_UART3_PC16_17+76
0x1BC8	0x00000000 ;__GPIO_Module_UART3_PC16_17+80
0x1BCC	0x00000000 ;__GPIO_Module_UART3_PC16_17+84
0x1BD0	0x00000000 ;__GPIO_Module_UART3_PC16_17+88
0x1BD4	0x00000000 ;__GPIO_Module_UART3_PC16_17+92
0x1BD8	0x00000000 ;__GPIO_Module_UART3_PC16_17+96
0x1BDC	0x00000000 ;__GPIO_Module_UART3_PC16_17+100
0x1BE0	0x00000000 ;__GPIO_Module_UART3_PC16_17+104
; end of __GPIO_Module_UART3_PC16_17
;__Lib_GPIO_MK64_Defs.c,438 :: __GPIO_Module_UART2_PD3_2 [108]
0x1BE4	0x00000363 ;__GPIO_Module_UART2_PD3_2+0
0x1BE8	0x00000362 ;__GPIO_Module_UART2_PD3_2+4
0x1BEC	0xFFFFFFFF ;__GPIO_Module_UART2_PD3_2+8
0x1BF0	0x00000000 ;__GPIO_Module_UART2_PD3_2+12
0x1BF4	0x00000000 ;__GPIO_Module_UART2_PD3_2+16
0x1BF8	0x00000000 ;__GPIO_Module_UART2_PD3_2+20
0x1BFC	0x00000000 ;__GPIO_Module_UART2_PD3_2+24
0x1C00	0x00000000 ;__GPIO_Module_UART2_PD3_2+28
0x1C04	0x00000000 ;__GPIO_Module_UART2_PD3_2+32
0x1C08	0x00000000 ;__GPIO_Module_UART2_PD3_2+36
0x1C0C	0x00000000 ;__GPIO_Module_UART2_PD3_2+40
0x1C10	0x00000000 ;__GPIO_Module_UART2_PD3_2+44
0x1C14	0x00000000 ;__GPIO_Module_UART2_PD3_2+48
0x1C18	0x00080000 ;__GPIO_Module_UART2_PD3_2+52
0x1C1C	0x00080000 ;__GPIO_Module_UART2_PD3_2+56
0x1C20	0xFFFFFFFF ;__GPIO_Module_UART2_PD3_2+60
0x1C24	0x00000000 ;__GPIO_Module_UART2_PD3_2+64
0x1C28	0x00000000 ;__GPIO_Module_UART2_PD3_2+68
0x1C2C	0x00000000 ;__GPIO_Module_UART2_PD3_2+72
0x1C30	0x00000000 ;__GPIO_Module_UART2_PD3_2+76
0x1C34	0x00000000 ;__GPIO_Module_UART2_PD3_2+80
0x1C38	0x00000000 ;__GPIO_Module_UART2_PD3_2+84
0x1C3C	0x00000000 ;__GPIO_Module_UART2_PD3_2+88
0x1C40	0x00000000 ;__GPIO_Module_UART2_PD3_2+92
0x1C44	0x00000000 ;__GPIO_Module_UART2_PD3_2+96
0x1C48	0x00000000 ;__GPIO_Module_UART2_PD3_2+100
0x1C4C	0x00000000 ;__GPIO_Module_UART2_PD3_2+104
; end of __GPIO_Module_UART2_PD3_2
;__Lib_GPIO_MK64_Defs.c,423 :: __GPIO_Module_UART0_PB16_17 [108]
0x1C50	0x00000331 ;__GPIO_Module_UART0_PB16_17+0
0x1C54	0x00000330 ;__GPIO_Module_UART0_PB16_17+4
0x1C58	0xFFFFFFFF ;__GPIO_Module_UART0_PB16_17+8
0x1C5C	0x00000000 ;__GPIO_Module_UART0_PB16_17+12
0x1C60	0x00000000 ;__GPIO_Module_UART0_PB16_17+16
0x1C64	0x00000000 ;__GPIO_Module_UART0_PB16_17+20
0x1C68	0x00000000 ;__GPIO_Module_UART0_PB16_17+24
0x1C6C	0x00000000 ;__GPIO_Module_UART0_PB16_17+28
0x1C70	0x00000000 ;__GPIO_Module_UART0_PB16_17+32
0x1C74	0x00000000 ;__GPIO_Module_UART0_PB16_17+36
0x1C78	0x00000000 ;__GPIO_Module_UART0_PB16_17+40
0x1C7C	0x00000000 ;__GPIO_Module_UART0_PB16_17+44
0x1C80	0x00000000 ;__GPIO_Module_UART0_PB16_17+48
0x1C84	0x00080000 ;__GPIO_Module_UART0_PB16_17+52
0x1C88	0x00080000 ;__GPIO_Module_UART0_PB16_17+56
0x1C8C	0xFFFFFFFF ;__GPIO_Module_UART0_PB16_17+60
0x1C90	0x00000000 ;__GPIO_Module_UART0_PB16_17+64
0x1C94	0x00000000 ;__GPIO_Module_UART0_PB16_17+68
0x1C98	0x00000000 ;__GPIO_Module_UART0_PB16_17+72
0x1C9C	0x00000000 ;__GPIO_Module_UART0_PB16_17+76
0x1CA0	0x00000000 ;__GPIO_Module_UART0_PB16_17+80
0x1CA4	0x00000000 ;__GPIO_Module_UART0_PB16_17+84
0x1CA8	0x00000000 ;__GPIO_Module_UART0_PB16_17+88
0x1CAC	0x00000000 ;__GPIO_Module_UART0_PB16_17+92
0x1CB0	0x00000000 ;__GPIO_Module_UART0_PB16_17+96
0x1CB4	0x00000000 ;__GPIO_Module_UART0_PB16_17+100
0x1CB8	0x00000000 ;__GPIO_Module_UART0_PB16_17+104
; end of __GPIO_Module_UART0_PB16_17
;docking_station_HEXIWEAR.c,47 :: __MIKROBUS1_GPIO [96]
0x1CBC	0xFFFFFFFF ;__MIKROBUS1_GPIO+0
0x1CC0	0xFFFFFFFF ;__MIKROBUS1_GPIO+4
0x1CC4	0xFFFFFFFF ;__MIKROBUS1_GPIO+8
0x1CC8	0xFFFFFFFF ;__MIKROBUS1_GPIO+12
0x1CCC	0xFFFFFFFF ;__MIKROBUS1_GPIO+16
0x1CD0	0xFFFFFFFF ;__MIKROBUS1_GPIO+20
0x1CD4	0xFFFFFFFF ;__MIKROBUS1_GPIO+24
0x1CD8	0xFFFFFFFF ;__MIKROBUS1_GPIO+28
0x1CDC	0xFFFFFFFF ;__MIKROBUS1_GPIO+32
0x1CE0	0xFFFFFFFF ;__MIKROBUS1_GPIO+36
0x1CE4	0xFFFFFFFF ;__MIKROBUS1_GPIO+40
0x1CE8	0xFFFFFFFF ;__MIKROBUS1_GPIO+44
0x1CEC	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x1CF0	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x1CF4	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x1CF8	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x1CFC	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x1D00	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x1D04	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x1D08	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x1D0C	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x1D10	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x1D14	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x1D18	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;Click_UART1Wire_KINETIS.c,0 :: ?ICS?lstr1_Click_UART1Wire_KINETIS [22]
0x1D1C	0x2D2D2D20 ;?ICS?lstr1_Click_UART1Wire_KINETIS+0
0x1D20	0x73795320 ;?ICS?lstr1_Click_UART1Wire_KINETIS+4
0x1D24	0x206D6574 ;?ICS?lstr1_Click_UART1Wire_KINETIS+8
0x1D28	0x74696E69 ;?ICS?lstr1_Click_UART1Wire_KINETIS+12
0x1D2C	0x2D2D2D20 ;?ICS?lstr1_Click_UART1Wire_KINETIS+16
0x1D30	0x0020 ;?ICS?lstr1_Click_UART1Wire_KINETIS+20
; end of ?ICS?lstr1_Click_UART1Wire_KINETIS
;Click_UART1Wire_KINETIS.c,0 :: ?ICS_dataBuffer [10]
0x1D32	0x00000000 ;?ICS_dataBuffer+0
0x1D36	0x00000000 ;?ICS_dataBuffer+4
0x1D3A	0x0000 ;?ICS_dataBuffer+8
; end of ?ICS_dataBuffer
;Click_UART1Wire_KINETIS.c,0 :: ?ICS?lstr2_Click_UART1Wire_KINETIS [16]
0x1D3C	0x6D655420 ;?ICS?lstr2_Click_UART1Wire_KINETIS+0
0x1D40	0x61726570 ;?ICS?lstr2_Click_UART1Wire_KINETIS+4
0x1D44	0x65727574 ;?ICS?lstr2_Click_UART1Wire_KINETIS+8
0x1D48	0x00203A20 ;?ICS?lstr2_Click_UART1Wire_KINETIS+12
; end of ?ICS?lstr2_Click_UART1Wire_KINETIS
;__Lib_Conversions.c,0 :: ?ICS?lstr1___Lib_Conversions [4]
0x1D4C	0x004E614E ;?ICS?lstr1___Lib_Conversions+0
; end of ?ICS?lstr1___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr2___Lib_Conversions [2]
0x1D50	0x0030 ;?ICS?lstr2___Lib_Conversions+0
; end of ?ICS?lstr2___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr3___Lib_Conversions [4]
0x1D52	0x00464E49 ;?ICS?lstr3___Lib_Conversions+0
; end of ?ICS?lstr3___Lib_Conversions
;__uart1wire_driver.c,0 :: ?ICS__uart1wire_driver__readyFlag [1]
0x1D56	0x00 ;?ICS__uart1wire_driver__readyFlag+0
; end of ?ICS__uart1wire_driver__readyFlag
;Click_UART1Wire_KINETIS.c,24 :: __UART1WIRE_UART_CFG [16]
0x1D58	0x00002580 ;__UART1WIRE_UART_CFG+0
0x1D5C	0x00000000 ;__UART1WIRE_UART_CFG+4
0x1D60	0x00000000 ;__UART1WIRE_UART_CFG+8
0x1D64	0x00000000 ;__UART1WIRE_UART_CFG+12
; end of __UART1WIRE_UART_CFG
;docking_station_HEXIWEAR.c,15 :: __MIKROBUS1_UART [12]
0x1D68	0x000009AD ;__MIKROBUS1_UART+0
0x1D6C	0x00000E99 ;__MIKROBUS1_UART+4
0x1D70	0x00000CC1 ;__MIKROBUS1_UART+8
; end of __MIKROBUS1_UART
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0410      [48]    __Lib_GPIO_GPIO_HAL_Clk_Enable
0x0440     [180]    __Lib_GPIO_GPIO_HAL_Config
0x04F4      [12]    _Get_Fosc_kHz
0x0500      [18]    _GPIO_Config
0x0514     [128]    _SIM_GetClocksFrequency
0x0594      [88]    __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
0x05EC      [16]    __Lib_UART_012345_UART_Hal_EnableReceiver
0x05FC      [12]    __Lib_UART_012345_UART_Hal_SetStopBitCount
0x0608     [148]    __Lib_UART_012345_UART_Hal_EnableClock
0x069C      [16]    __Lib_UART_012345_UART_Hal_EnableTrasmitter
0x06AC      [54]    __Lib_UART_012345_UART_Hal_SetParityMode
0x06E4      [32]    __Lib_UART_012345_UART_Hal_SetBitCountPerChar
0x0704      [74]    _GPIO_Alternate_Function_Enable
0x0750     [116]    __Lib_UART_012345_UART_Hal_SetBaudRate
0x07C4      [32]    __Lib_UART_012345_UART_Hal_WriteChar
0x07E4     [332]    __Lib_UART_012345_UART_AssignPtr
0x0930      [96]    __Lib_UART_012345_UART_Hal_Init_Advanced
0x0990      [28]    _UART1_Write
0x09AC      [28]    _UART2_Write
0x09C8      [28]    _UART0_Write
0x09E4      [60]    _UART3_Init
0x0A20      [60]    _UART0_Init
0x0A5C      [28]    _UART3_Write
0x0A78      [14]    __Lib_UART_012345_UART_Hal_DataReady
0x0A88      [24]    __Lib_UART_012345_UART_Hal_Read
0x0AA0      [14]    __Lib_UART_012345_UART_Hal_Tx_Idle
0x0AB0      [28]    _UART4_Write
0x0ACC      [28]    _UART5_Write
0x0AE8      [60]    _UART2_Init
0x0B24      [56]    _UART2_Init_Advanced
0x0B5C      [56]    _UART3_Init_Advanced
0x0B94      [24]    __uart1wire_driver_hal_uartWrite
0x0BAC      [24]    _Delay_1ms
0x0BC4      [40]    __uart1wire_driver_hal_uartMap
0x0BEC      [64]    docking_station_HEXIWEAR__uartInit_1
0x0C2C      [24]    _UART0_Data_Ready
0x0C44       [2]    __uart1wire_driver_hal_gpioMap
0x0C48      [24]    _UART0_Read
0x0C60      [24]    _UART3_Tx_Idle
0x0C78      [24]    _UART4_Read
0x0C90      [24]    _UART3_Read
0x0CA8      [24]    _UART3_Data_Ready
0x0CC0      [24]    _UART2_Data_Ready
0x0CD8      [24]    _UART4_Data_Ready
0x0CF0      [40]    _strcpy
0x0D18      [24]    _UART2_Tx_Idle
0x0D30      [32]    docking_station_HEXIWEAR__log_write
0x0D50      [24]    _UART1_Data_Ready
0x0D68      [36]    docking_station_HEXIWEAR__log_init2
0x0D8C      [64]    docking_station_HEXIWEAR__uartInit_3
0x0DCC      [36]    docking_station_HEXIWEAR__log_init3
0x0DF0      [36]    docking_station_HEXIWEAR__log_init1
0x0E14      [24]    _UART1_Tx_Idle
0x0E2C      [36]    docking_station_HEXIWEAR__log_initUart
0x0E50      [24]    _UART4_Tx_Idle
0x0E68      [24]    _UART5_Read
0x0E80      [24]    _UART0_Tx_Idle
0x0E98      [24]    _UART2_Read
0x0EB0      [64]    docking_station_HEXIWEAR__uartInit_2
0x0EF0      [24]    _UART1_Read
0x0F08      [24]    _UART5_Data_Ready
0x0F20      [24]    _UART5_Tx_Idle
0x0F38      [28]    __uart1wire_driver_hal_uartRead
0x0F54     [120]    _NVIC_IntEnable
0x0FCC      [14]    _EnableInterrupts
0x0FDC      [28]    _uart1wire_uartDriverInit
0x0FF8      [58]    _mikrobus_uartInit
0x1034      [70]    _mikrobus_logInit
0x107C     [112]    _mikrobus_logWrite
0x10EC     [492]    _FloatToStr
0x12D8      [18]    _uart1wire_writeCommand
0x12EC     [100]    _uart1wire_readData
0x1350      [34]    _uart1wire_reset
0x1374      [20]    _uart1wire_goToDataMode
0x1388      [24]    _Delay_10ms
0x13A0      [20]    _uart1wire_storage
0x13B4      [72]    _systemInit
0x13FC     [100]    _applicationInit
0x1460     [228]    _applicationTask
0x1544      [58]    ___FillZeros
0x1580      [18]    _uart1wire_readByte
0x1594      [20]    ___CC2DW
0x15A8      [36]    _main
0x15CC      [44]    ___EnableFPU
0x15F8      [56]    _UART_RX_ISR
0x1630       [8]    ___GenExcept
0x1638    [1324]    __Lib_System_InitialSetUpRCCRCC2
0x1B64      [20]    __Lib_System_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x1FFF0000      [22]    ?lstr1_Click_UART1Wire_KINETIS
0x1FFF0016      [10]    _dataBuffer
0x1FFF0020      [16]    ?lstr2_Click_UART1Wire_KINETIS
0x1FFF0030       [4]    ?lstr1___Lib_Conversions
0x1FFF0034       [2]    ?lstr2___Lib_Conversions
0x1FFF0036       [4]    ?lstr3___Lib_Conversions
0x1FFF003A       [1]    __uart1wire_driver__readyFlag
0x1FFF003B       [1]    __uart1wire_driver__readData
0x1FFF003C       [2]    _Temp
0x1FFF003E       [1]    _readData
0x1FFF0040       [4]    _fTemp
0x1FFF0044      [50]    _demoText
0x1FFF0078       [4]    _logger
0x1FFF007C       [4]    ___System_CLOCK_IN_KHZ
0x1FFF0080       [4]    _UART_Wr_Ptr
0x1FFF0084       [4]    _UART_Rd_Ptr
0x1FFF0088       [4]    _UART_Rdy_Ptr
0x1FFF008C       [4]    _UART_Tx_Idle_Ptr
0x1FFF0090       [4]    __uart1wire_driver_fp_uartWrite
0x1FFF0094       [4]    __uart1wire_driver_fp_uartRead
0x1FFF0098       [4]    __uart1wire_driver_fp_uartReady
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1B78     [108]    __GPIO_Module_UART3_PC16_17
0x1BE4     [108]    __GPIO_Module_UART2_PD3_2
0x1C50     [108]    __GPIO_Module_UART0_PB16_17
0x1CBC      [96]    __MIKROBUS1_GPIO
0x1D1C      [22]    ?ICS?lstr1_Click_UART1Wire_KINETIS
0x1D32      [10]    ?ICS_dataBuffer
0x1D3C      [16]    ?ICS?lstr2_Click_UART1Wire_KINETIS
0x1D4C       [4]    ?ICS?lstr1___Lib_Conversions
0x1D50       [2]    ?ICS?lstr2___Lib_Conversions
0x1D52       [4]    ?ICS?lstr3___Lib_Conversions
0x1D56       [1]    ?ICS__uart1wire_driver__readyFlag
0x1D58      [16]    __UART1WIRE_UART_CFG
0x1D68      [12]    __MIKROBUS1_UART
