-- generated by newgenasym Thu Apr 16 15:27:19 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity cdce62005rgzt is
    port (    
	AUX_IN:    IN     STD_LOGIC;    
	AUX_OUT:   OUT    STD_LOGIC;    
	EXT_LFN:   IN     STD_LOGIC;    
	EXT_LFP:   IN     STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	GND_VCO:   IN     STD_LOGIC;    
	PLL_LOCK:  INOUT  STD_LOGIC;    
	\power_down#\: IN     STD_LOGIC;    
	\pri_ref+\: IN     STD_LOGIC;    
	\pri_ref-\: IN     STD_LOGIC;    
	REF_SEL:   IN     STD_LOGIC;    
	REG_CAP1:  INOUT  STD_LOGIC;    
	REG_CAP2:  INOUT  STD_LOGIC;    
	\sec_ref+\: IN     STD_LOGIC;    
	\sec_ref-\: IN     STD_LOGIC;    
	SPI_CLK:   IN     STD_LOGIC;    
	SPI_LE:    IN     STD_LOGIC;    
	SPI_MISO:  OUT    STD_LOGIC;    
	SPI_MOSI:  IN     STD_LOGIC;    
	\sync#\:   IN     STD_LOGIC;    
	TEST_MODE: IN     STD_LOGIC;    
	TESTOUTA:  INOUT  STD_LOGIC;    
	U0N:       OUT    STD_LOGIC;    
	U0P:       OUT    STD_LOGIC;    
	U1N:       OUT    STD_LOGIC;    
	U1P:       OUT    STD_LOGIC;    
	U2N:       OUT    STD_LOGIC;    
	U2P:       OUT    STD_LOGIC;    
	U3N:       OUT    STD_LOGIC;    
	U3P:       OUT    STD_LOGIC;    
	U4N:       OUT    STD_LOGIC;    
	U4P:       OUT    STD_LOGIC;    
	VBB:       INOUT  STD_LOGIC;    
	VCC1_PLL:  IN     STD_LOGIC;    
	VCC2_PLL1: IN     STD_LOGIC;    
	VCC2_PLL2: IN     STD_LOGIC;    
	VCC_AUXIN: IN     STD_LOGIC;    
	VCC_AUXOUT: IN     STD_LOGIC;    
	VCC_IN_PRI: IN     STD_LOGIC;    
	VCC_IN_SEC: IN     STD_LOGIC;    
	VCC_OUT1:  IN     STD_LOGIC;    
	VCC_OUT2:  IN     STD_LOGIC;    
	VCC_OUT3:  IN     STD_LOGIC;    
	VCC_OUT4:  IN     STD_LOGIC;    
	VCC_OUT5:  IN     STD_LOGIC;    
	VCC_OUT6:  IN     STD_LOGIC;    
	VCC_OUT7:  IN     STD_LOGIC;    
	VCC_VCO1:  IN     STD_LOGIC;    
	VCC_VCO2:  IN     STD_LOGIC);
end cdce62005rgzt;
