--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_4in1Driver.twx CNC2_4in1Driver.ncd -o CNC2_4in1Driver.twr
CNC2_4in1Driver.pcf -ucf CNC2_4in1Driver.ucf

Design file:              CNC2_4in1Driver.ncd
Physical constraint file: CNC2_4in1Driver.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
C10.I                        BUFGMUX_X3Y8.I0                  0.705  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
B10.I                        BUFGMUX_X2Y3.I0                  0.649  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36970683 paths analyzed, 1557 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.486ns.
--------------------------------------------------------------------------------

Paths for end point cnc2_4in1Driver/LocalBusBridge_1/m_sys_isr_4 (SLICE_X25Y54.D2), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_4in1Driver/LocalBusBridge_1/m_sys_isr_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.450ns (Levels of Logic = 4)
  Clock Path Skew:      1.617ns (1.256 - -0.361)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_4in1Driver/LocalBusBridge_1/m_sys_isr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA4     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y30.D2      net (fanout=1)        2.707   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<4>
    SLICE_X14Y30.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<4>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_626
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_25
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_25
    SLICE_X17Y36.A6      net (fanout=1)        0.789   ML3MST_inst/common_mem_douta<4>
    SLICE_X17Y36.A       Tilo                  0.259   LB_MIII_DataOut<12>
                                                       ML3MST_inst/Mmux_host_data_r271
    SLICE_X26Y35.C3      net (fanout=2)        1.043   LB_MIII_DataOut<4>
    SLICE_X26Y35.C       Tilo                  0.204   N115
                                                       LbAle_Data<4>LogicTrst
    SLICE_X25Y54.D2      net (fanout=29)       4.883   LbAle_Data<4>
    SLICE_X25Y54.CLK     Tas                   0.322   cnc2_4in1Driver/LocalBusBridge_1/m_sys_isr<4>
                                                       cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_next_sys_isr11
                                                       cnc2_4in1Driver/LocalBusBridge_1/m_sys_isr_4
    -------------------------------------------------  ---------------------------
    Total                                     12.450ns (3.028ns logic, 9.422ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_4in1Driver/LocalBusBridge_1/m_sys_isr_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.407ns (Levels of Logic = 4)
  Clock Path Skew:      1.617ns (1.256 - -0.361)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_4in1Driver/LocalBusBridge_1/m_sys_isr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA20    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y35.D6      net (fanout=1)        2.360   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<20>
    SLICE_X12Y35.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<20>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_612
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_11
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_11
    SLICE_X21Y38.B4      net (fanout=1)        1.128   ML3MST_inst/common_mem_douta<20>
    SLICE_X21Y38.B       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_DataIn_3
                                                       ML3MST_inst/Mmux_host_data_r131
    SLICE_X26Y35.C2      net (fanout=2)        1.035   LB_MIII_DataOut<20>
    SLICE_X26Y35.C       Tilo                  0.204   N115
                                                       LbAle_Data<4>LogicTrst
    SLICE_X25Y54.D2      net (fanout=29)       4.883   LbAle_Data<4>
    SLICE_X25Y54.CLK     Tas                   0.322   cnc2_4in1Driver/LocalBusBridge_1/m_sys_isr<4>
                                                       cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_next_sys_isr11
                                                       cnc2_4in1Driver/LocalBusBridge_1/m_sys_isr_4
    -------------------------------------------------  ---------------------------
    Total                                     12.407ns (3.001ns logic, 9.406ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_4in1Driver/LocalBusBridge_1/m_sys_isr_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.338ns (Levels of Logic = 4)
  Clock Path Skew:      1.618ns (1.256 - -0.362)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_4in1Driver/LocalBusBridge_1/m_sys_isr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA4    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y30.A1      net (fanout=1)        2.618   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<4>
    SLICE_X14Y30.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<4>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_426
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_25
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_25
    SLICE_X17Y36.A6      net (fanout=1)        0.789   ML3MST_inst/common_mem_douta<4>
    SLICE_X17Y36.A       Tilo                  0.259   LB_MIII_DataOut<12>
                                                       ML3MST_inst/Mmux_host_data_r271
    SLICE_X26Y35.C3      net (fanout=2)        1.043   LB_MIII_DataOut<4>
    SLICE_X26Y35.C       Tilo                  0.204   N115
                                                       LbAle_Data<4>LogicTrst
    SLICE_X25Y54.D2      net (fanout=29)       4.883   LbAle_Data<4>
    SLICE_X25Y54.CLK     Tas                   0.322   cnc2_4in1Driver/LocalBusBridge_1/m_sys_isr<4>
                                                       cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_next_sys_isr11
                                                       cnc2_4in1Driver/LocalBusBridge_1/m_sys_isr_4
    -------------------------------------------------  ---------------------------
    Total                                     12.338ns (3.005ns logic, 9.333ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_9 (SLICE_X28Y39.BX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.002ns (Levels of Logic = 3)
  Clock Path Skew:      1.593ns (1.232 - -0.361)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA25    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y37.D5      net (fanout=1)        2.892   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<25>
    SLICE_X10Y37.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<25>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_617
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_16
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_16
    SLICE_X23Y37.A6      net (fanout=1)        0.996   ML3MST_inst/common_mem_douta<25>
    SLICE_X23Y37.A       Tilo                  0.259   LB_MIII_DataOut<25>
                                                       ML3MST_inst/Mmux_host_data_r181
    SLICE_X32Y35.A3      net (fanout=2)        1.279   LB_MIII_DataOut<25>
    SLICE_X32Y35.A       Tilo                  0.205   N105
                                                       LbAle_Data<9>LogicTrst
    SLICE_X28Y39.BX      net (fanout=24)       3.992   LbAle_Data<9>
    SLICE_X28Y39.CLK     Tdick                 0.136   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<11>
                                                       cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_9
    -------------------------------------------------  ---------------------------
    Total                                     12.002ns (2.843ns logic, 9.159ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.786ns (Levels of Logic = 3)
  Clock Path Skew:      1.600ns (1.232 - -0.368)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA9    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y31.D2      net (fanout=1)        2.878   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<9>
    SLICE_X16Y31.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<9>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_631
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_30
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_30
    SLICE_X21Y35.B2      net (fanout=1)        1.147   ML3MST_inst/common_mem_douta<9>
    SLICE_X21Y35.B       Tilo                  0.259   LB_MIII_DataOut<9>
                                                       ML3MST_inst/Mmux_host_data_r321
    SLICE_X32Y35.A6      net (fanout=2)        0.953   LB_MIII_DataOut<9>
    SLICE_X32Y35.A       Tilo                  0.205   N105
                                                       LbAle_Data<9>LogicTrst
    SLICE_X28Y39.BX      net (fanout=24)       3.992   LbAle_Data<9>
    SLICE_X28Y39.CLK     Tdick                 0.136   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<11>
                                                       cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_9
    -------------------------------------------------  ---------------------------
    Total                                     11.786ns (2.816ns logic, 8.970ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.534ns (Levels of Logic = 3)
  Clock Path Skew:      1.695ns (1.232 - -0.463)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA25    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y37.D3      net (fanout=1)        2.424   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<25>
    SLICE_X10Y37.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<25>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_617
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_16
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_16
    SLICE_X23Y37.A6      net (fanout=1)        0.996   ML3MST_inst/common_mem_douta<25>
    SLICE_X23Y37.A       Tilo                  0.259   LB_MIII_DataOut<25>
                                                       ML3MST_inst/Mmux_host_data_r181
    SLICE_X32Y35.A3      net (fanout=2)        1.279   LB_MIII_DataOut<25>
    SLICE_X32Y35.A       Tilo                  0.205   N105
                                                       LbAle_Data<9>LogicTrst
    SLICE_X28Y39.BX      net (fanout=24)       3.992   LbAle_Data<9>
    SLICE_X28Y39.CLK     Tdick                 0.136   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<11>
                                                       cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_9
    -------------------------------------------------  ---------------------------
    Total                                     11.534ns (2.843ns logic, 8.691ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_4in1Driver/Encoder_Partition_1/m_AbsoluteCounterClear_1 (SLICE_X24Y59.C4), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_4in1Driver/Encoder_Partition_1/m_AbsoluteCounterClear_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.485ns (Levels of Logic = 4)
  Clock Path Skew:      1.626ns (1.261 - -0.365)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_4in1Driver/Encoder_Partition_1/m_AbsoluteCounterClear_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y18.DOA1    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y30.C4      net (fanout=1)        2.869   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<1>
    SLICE_X16Y30.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_523
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_10
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_10
    SLICE_X25Y37.A3      net (fanout=1)        1.312   ML3MST_inst/common_mem_douta<1>
    SLICE_X25Y37.A       Tilo                  0.259   cnc2_4in1Driver/LocalBusBridge_1/m_last_ibus_WE
                                                       ML3MST_inst/Mmux_host_data_r121
    SLICE_X25Y37.B6      net (fanout=2)        0.124   LB_MIII_DataOut<1>
    SLICE_X25Y37.B       Tilo                  0.259   cnc2_4in1Driver/LocalBusBridge_1/m_last_ibus_WE
                                                       LbAle_Data<1>LogicTrst
    SLICE_X24Y59.C4      net (fanout=29)       4.100   LbAle_Data<1>
    SLICE_X24Y59.CLK     Tas                   0.341   cnc2_4in1Driver/Encoder_Partition_1/m_AbsoluteCounterClear<1>
                                                       cnc2_4in1Driver/Encoder_Partition_1/Mmux_m_NextAbsoluteCounterClear21
                                                       cnc2_4in1Driver/Encoder_Partition_1/m_AbsoluteCounterClear_1
    -------------------------------------------------  ---------------------------
    Total                                     11.485ns (3.080ns logic, 8.405ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_4in1Driver/Encoder_Partition_1/m_AbsoluteCounterClear_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.221ns (Levels of Logic = 4)
  Clock Path Skew:      1.622ns (1.261 - -0.361)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_4in1Driver/Encoder_Partition_1/m_AbsoluteCounterClear_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA1     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y30.D6      net (fanout=1)        2.610   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<1>
    SLICE_X16Y30.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_611
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_10
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_10
    SLICE_X25Y37.A3      net (fanout=1)        1.312   ML3MST_inst/common_mem_douta<1>
    SLICE_X25Y37.A       Tilo                  0.259   cnc2_4in1Driver/LocalBusBridge_1/m_last_ibus_WE
                                                       ML3MST_inst/Mmux_host_data_r121
    SLICE_X25Y37.B6      net (fanout=2)        0.124   LB_MIII_DataOut<1>
    SLICE_X25Y37.B       Tilo                  0.259   cnc2_4in1Driver/LocalBusBridge_1/m_last_ibus_WE
                                                       LbAle_Data<1>LogicTrst
    SLICE_X24Y59.C4      net (fanout=29)       4.100   LbAle_Data<1>
    SLICE_X24Y59.CLK     Tas                   0.341   cnc2_4in1Driver/Encoder_Partition_1/m_AbsoluteCounterClear<1>
                                                       cnc2_4in1Driver/Encoder_Partition_1/Mmux_m_NextAbsoluteCounterClear21
                                                       cnc2_4in1Driver/Encoder_Partition_1/m_AbsoluteCounterClear_1
    -------------------------------------------------  ---------------------------
    Total                                     11.221ns (3.075ns logic, 8.146ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_4in1Driver/Encoder_Partition_1/m_AbsoluteCounterClear_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.204ns (Levels of Logic = 4)
  Clock Path Skew:      1.623ns (1.261 - -0.362)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_4in1Driver/Encoder_Partition_1/m_AbsoluteCounterClear_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA17   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y32.A4      net (fanout=1)        2.669   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<17>
    SLICE_X16Y32.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<17>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_48
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_7
    SLICE_X25Y37.D6      net (fanout=1)        0.904   ML3MST_inst/common_mem_douta<17>
    SLICE_X25Y37.D       Tilo                  0.259   cnc2_4in1Driver/LocalBusBridge_1/m_last_ibus_WE
                                                       ML3MST_inst/Mmux_host_data_r91
    SLICE_X25Y37.B2      net (fanout=2)        0.446   LB_MIII_DataOut<17>
    SLICE_X25Y37.B       Tilo                  0.259   cnc2_4in1Driver/LocalBusBridge_1/m_last_ibus_WE
                                                       LbAle_Data<1>LogicTrst
    SLICE_X24Y59.C4      net (fanout=29)       4.100   LbAle_Data<1>
    SLICE_X24Y59.CLK     Tas                   0.341   cnc2_4in1Driver/Encoder_Partition_1/m_AbsoluteCounterClear<1>
                                                       cnc2_4in1Driver/Encoder_Partition_1/Mmux_m_NextAbsoluteCounterClear21
                                                       cnc2_4in1Driver/Encoder_Partition_1/m_AbsoluteCounterClear_1
    -------------------------------------------------  ---------------------------
    Total                                     11.204ns (3.085ns logic, 8.119ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_9 (SLICE_X32Y45.B5), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9 (FF)
  Destination:          cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 3)
  Clock Path Skew:      1.370ns (1.091 - -0.279)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9 to cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y33.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<9>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9
    SLICE_X32Y35.B2      net (fanout=1)        0.428   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<9>
    SLICE_X32Y35.B       Tilo                  0.142   N105
                                                       LbAle_Data<9>LogicTrst_SW0
    SLICE_X32Y35.A5      net (fanout=3)        0.044   N105
    SLICE_X32Y35.A       Tilo                  0.142   N105
                                                       LbAle_Data<9>LogicTrst
    SLICE_X32Y45.B5      net (fanout=24)       0.761   LbAle_Data<9>
    SLICE_X32Y45.CLK     Tah         (-Th)    -0.177   cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase<14>
                                                       LbAle_Data<9>_rt
                                                       cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_9
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (0.659ns logic, 1.233ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.673ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3 (FF)
  Destination:          cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.313ns (Levels of Logic = 4)
  Clock Path Skew:      1.230ns (1.091 - -0.139)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3 to cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.DQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3
    SLICE_X16Y31.BX      net (fanout=32)       0.504   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
    SLICE_X16Y31.BMUX    Tbxb                  0.073   ML3MST_inst/common_mem_douta<9>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_30
    SLICE_X21Y35.B2      net (fanout=1)        0.709   ML3MST_inst/common_mem_douta<9>
    SLICE_X21Y35.B       Tilo                  0.156   LB_MIII_DataOut<9>
                                                       ML3MST_inst/Mmux_host_data_r321
    SLICE_X32Y35.A6      net (fanout=2)        0.593   LB_MIII_DataOut<9>
    SLICE_X32Y35.A       Tilo                  0.142   N105
                                                       LbAle_Data<9>LogicTrst
    SLICE_X32Y45.B5      net (fanout=24)       0.761   LbAle_Data<9>
    SLICE_X32Y45.CLK     Tah         (-Th)    -0.177   cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase<14>
                                                       LbAle_Data<9>_rt
                                                       cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_9
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (0.746ns logic, 2.567ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.467ns (Levels of Logic = 4)
  Clock Path Skew:      1.230ns (1.091 - -0.139)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.CQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X16Y31.AX      net (fanout=64)       0.624   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X16Y31.BMUX    Taxb                  0.107   ML3MST_inst/common_mem_douta<9>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_30
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_30
    SLICE_X21Y35.B2      net (fanout=1)        0.709   ML3MST_inst/common_mem_douta<9>
    SLICE_X21Y35.B       Tilo                  0.156   LB_MIII_DataOut<9>
                                                       ML3MST_inst/Mmux_host_data_r321
    SLICE_X32Y35.A6      net (fanout=2)        0.593   LB_MIII_DataOut<9>
    SLICE_X32Y35.A       Tilo                  0.142   N105
                                                       LbAle_Data<9>LogicTrst
    SLICE_X32Y45.B5      net (fanout=24)       0.761   LbAle_Data<9>
    SLICE_X32Y45.CLK     Tah         (-Th)    -0.177   cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase<14>
                                                       LbAle_Data<9>_rt
                                                       cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_9
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (0.780ns logic, 2.687ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8 (SLICE_X30Y34.DX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8 (FF)
  Destination:          cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.915ns (Levels of Logic = 2)
  Clock Path Skew:      1.352ns (1.073 - -0.279)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8 to cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y33.AQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<9>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8
    SLICE_X27Y35.D4      net (fanout=1)        0.749   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<8>
    SLICE_X27Y35.D       Tilo                  0.156   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Enable
                                                       LbAle_Data<8>LogicTrst_SW0
    SLICE_X27Y35.C6      net (fanout=3)        0.018   N107
    SLICE_X27Y35.C       Tilo                  0.156   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Enable
                                                       LbAle_Data<8>LogicTrst
    SLICE_X30Y34.DX      net (fanout=24)       0.597   LbAle_Data<8>
    SLICE_X30Y34.CLK     Tckdi       (-Th)    -0.041   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<8>
                                                       cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8
    -------------------------------------------------  ---------------------------
    Total                                      1.915ns (0.551ns logic, 1.364ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.670ns (Levels of Logic = 3)
  Clock Path Skew:      1.212ns (1.073 - -0.139)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.CQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X10Y31.AX      net (fanout=64)       0.394   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X10Y31.BMUX    Taxb                  0.096   ML3MST_inst/common_mem_douta<8>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_29
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_29
    SLICE_X15Y35.D6      net (fanout=1)        0.274   ML3MST_inst/common_mem_douta<8>
    SLICE_X15Y35.D       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       ML3MST_inst/Mmux_host_data_r311
    SLICE_X27Y35.C3      net (fanout=2)        0.758   LB_MIII_DataOut<8>
    SLICE_X27Y35.C       Tilo                  0.156   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Enable
                                                       LbAle_Data<8>LogicTrst
    SLICE_X30Y34.DX      net (fanout=24)       0.597   LbAle_Data<8>
    SLICE_X30Y34.CLK     Tckdi       (-Th)    -0.041   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<8>
                                                       cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8
    -------------------------------------------------  ---------------------------
    Total                                      2.670ns (0.647ns logic, 2.023ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 (FF)
  Destination:          cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.768ns (Levels of Logic = 3)
  Clock Path Skew:      1.212ns (1.073 - -0.139)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 to cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.AQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0
    SLICE_X10Y31.C5      net (fanout=128)      0.327   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<0>
    SLICE_X10Y31.BMUX    Topcb                 0.261   ML3MST_inst/common_mem_douta<8>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_561
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_29
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_29
    SLICE_X15Y35.D6      net (fanout=1)        0.274   ML3MST_inst/common_mem_douta<8>
    SLICE_X15Y35.D       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       ML3MST_inst/Mmux_host_data_r311
    SLICE_X27Y35.C3      net (fanout=2)        0.758   LB_MIII_DataOut<8>
    SLICE_X27Y35.C       Tilo                  0.156   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Enable
                                                       LbAle_Data<8>LogicTrst
    SLICE_X30Y34.DX      net (fanout=24)       0.597   LbAle_Data<8>
    SLICE_X30Y34.CLK     Tckdi       (-Th)    -0.041   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<8>
                                                       cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8
    -------------------------------------------------  ---------------------------
    Total                                      2.768ns (0.812ns logic, 1.956ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_2 (SLICE_X25Y43.CX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_2 (FF)
  Destination:          cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.949ns (Levels of Logic = 2)
  Clock Path Skew:      1.385ns (1.113 - -0.272)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_2 to cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y35.BQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<3>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_2
    SLICE_X26Y35.B1      net (fanout=1)        0.621   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<2>
    SLICE_X26Y35.B       Tilo                  0.156   N115
                                                       LbAle_Data<2>LogicTrst_SW0
    SLICE_X26Y35.A5      net (fanout=3)        0.070   N119
    SLICE_X26Y35.A       Tilo                  0.156   N115
                                                       LbAle_Data<2>LogicTrst
    SLICE_X25Y43.CX      net (fanout=28)       0.689   LbAle_Data<2>
    SLICE_X25Y43.CLK     Tckdi       (-Th)    -0.059   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_2
    -------------------------------------------------  ---------------------------
    Total                                      1.949ns (0.569ns logic, 1.380ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3 (FF)
  Destination:          cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.850ns (Levels of Logic = 3)
  Clock Path Skew:      1.252ns (1.113 - -0.139)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3 to cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.DQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3
    SLICE_X16Y27.BX      net (fanout=32)       0.521   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
    SLICE_X16Y27.BMUX    Tbxb                  0.073   ML3MST_inst/common_mem_douta<2>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_21
    SLICE_X21Y35.A6      net (fanout=1)        0.625   ML3MST_inst/common_mem_douta<2>
    SLICE_X21Y35.A       Tilo                  0.156   LB_MIII_DataOut<9>
                                                       ML3MST_inst/Mmux_host_data_r231
    SLICE_X26Y35.A4      net (fanout=2)        0.373   LB_MIII_DataOut<2>
    SLICE_X26Y35.A       Tilo                  0.156   N115
                                                       LbAle_Data<2>LogicTrst
    SLICE_X25Y43.CX      net (fanout=28)       0.689   LbAle_Data<2>
    SLICE_X25Y43.CLK     Tckdi       (-Th)    -0.059   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_2
    -------------------------------------------------  ---------------------------
    Total                                      2.850ns (0.642ns logic, 2.208ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Destination:          cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.879ns (Levels of Logic = 3)
  Clock Path Skew:      1.252ns (1.113 - -0.139)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 to cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.BQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    SLICE_X16Y27.B5      net (fanout=128)      0.377   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>
    SLICE_X16Y27.BMUX    Topbb                 0.246   ML3MST_inst/common_mem_douta<2>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_544
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_21
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_21
    SLICE_X21Y35.A6      net (fanout=1)        0.625   ML3MST_inst/common_mem_douta<2>
    SLICE_X21Y35.A       Tilo                  0.156   LB_MIII_DataOut<9>
                                                       ML3MST_inst/Mmux_host_data_r231
    SLICE_X26Y35.A4      net (fanout=2)        0.373   LB_MIII_DataOut<2>
    SLICE_X26Y35.A       Tilo                  0.156   N115
                                                       LbAle_Data<2>LogicTrst
    SLICE_X25Y43.CX      net (fanout=28)       0.689   LbAle_Data<2>
    SLICE_X25Y43.CLK     Tckdi       (-Th)    -0.059   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_2
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (0.815ns logic, 2.064ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_25MHz/CLK2X
  Logical resource: DCM_SP_inst_25MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_50MHz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.983ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (SLICE_X52Y4.A2), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_12 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.067ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.347 - 0.361)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_12 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y3.AQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_12
    SLICE_X48Y4.B1       net (fanout=2)        0.987   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<12>
    SLICE_X48Y4.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4
    SLICE_X52Y4.A2       net (fanout=1)        1.087   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
    SLICE_X52Y4.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (0.993ns logic, 2.074ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.089ns (Levels of Logic = 9)
  Clock Path Skew:      0.065ns (0.440 - 0.375)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y41.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X30Y8.B1       net (fanout=12)       5.369   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X30Y8.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB_D1
    SLICE_X45Y8.B4       net (fanout=14)       1.466   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<3>
    SLICE_X45Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X45Y8.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X45Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X45Y8.C2       net (fanout=1)        0.427   ML3MST_inst/N1291
    SLICE_X45Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X45Y8.D5       net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X45Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X47Y7.A3       net (fanout=1)        0.765   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X47Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<8>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X48Y4.A6       net (fanout=28)       0.581   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X48Y4.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4_SW0
    SLICE_X48Y4.B5       net (fanout=1)        0.358   ML3MST_inst/N306
    SLICE_X48Y4.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4
    SLICE_X52Y4.A2       net (fanout=1)        1.087   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
    SLICE_X52Y4.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    -------------------------------------------------  ---------------------------
    Total                                     13.089ns (2.640ns logic, 10.449ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.083ns (Levels of Logic = 9)
  Clock Path Skew:      0.065ns (0.440 - 0.375)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y41.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X30Y8.A1       net (fanout=12)       5.211   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X30Y8.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA_D1
    SLICE_X45Y8.B2       net (fanout=16)       1.618   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<1>
    SLICE_X45Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X45Y8.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X45Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X45Y8.C2       net (fanout=1)        0.427   ML3MST_inst/N1291
    SLICE_X45Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X45Y8.D5       net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X45Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X47Y7.A3       net (fanout=1)        0.765   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X47Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<8>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X48Y4.A6       net (fanout=28)       0.581   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X48Y4.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4_SW0
    SLICE_X48Y4.B5       net (fanout=1)        0.358   ML3MST_inst/N306
    SLICE_X48Y4.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4
    SLICE_X52Y4.A2       net (fanout=1)        1.087   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
    SLICE_X52Y4.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    -------------------------------------------------  ---------------------------
    Total                                     13.083ns (2.640ns logic, 10.443ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (SLICE_X51Y7.C6), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.142 - 0.163)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y2.BQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2
    SLICE_X48Y8.D4       net (fanout=13)       1.406   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<2>
    SLICE_X48Y8.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X51Y7.C6       net (fanout=1)        0.602   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X51Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (0.974ns logic, 2.008ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.466ns (Levels of Logic = 9)
  Clock Path Skew:      0.055ns (0.430 - 0.375)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y41.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X30Y8.B1       net (fanout=12)       5.369   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X30Y8.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB_D1
    SLICE_X45Y8.B4       net (fanout=14)       1.466   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<3>
    SLICE_X45Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X45Y8.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X45Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X45Y8.C2       net (fanout=1)        0.427   ML3MST_inst/N1291
    SLICE_X45Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X45Y8.D5       net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X45Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X47Y7.A3       net (fanout=1)        0.765   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X47Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<8>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X48Y8.C3       net (fanout=28)       0.616   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X48Y8.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X48Y8.D5       net (fanout=1)        0.204   ML3MST_inst/N310
    SLICE_X48Y8.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X51Y7.C6       net (fanout=1)        0.602   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X51Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                     12.466ns (2.621ns logic, 9.845ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.460ns (Levels of Logic = 9)
  Clock Path Skew:      0.055ns (0.430 - 0.375)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y41.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X30Y8.A1       net (fanout=12)       5.211   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X30Y8.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA_D1
    SLICE_X45Y8.B2       net (fanout=16)       1.618   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<1>
    SLICE_X45Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X45Y8.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X45Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X45Y8.C2       net (fanout=1)        0.427   ML3MST_inst/N1291
    SLICE_X45Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X45Y8.D5       net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X45Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X47Y7.A3       net (fanout=1)        0.765   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X47Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<8>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X48Y8.C3       net (fanout=28)       0.616   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X48Y8.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X48Y8.D5       net (fanout=1)        0.204   ML3MST_inst/N310
    SLICE_X48Y8.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X51Y7.C6       net (fanout=1)        0.602   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X51Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                     12.460ns (2.621ns logic, 9.839ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14 (SLICE_X52Y4.C3), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_14 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.960ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.347 - 0.361)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_14 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y3.CQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_14
    SLICE_X49Y4.B2       net (fanout=2)        1.013   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<14>
    SLICE_X49Y4.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT6
    SLICE_X52Y4.C3       net (fanout=1)        0.900   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<14>
    SLICE_X52Y4.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (1.047ns logic, 1.913ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.770ns (Levels of Logic = 9)
  Clock Path Skew:      0.065ns (0.440 - 0.375)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y41.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X30Y8.B1       net (fanout=12)       5.369   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X30Y8.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB_D1
    SLICE_X45Y8.B4       net (fanout=14)       1.466   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<3>
    SLICE_X45Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X45Y8.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X45Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X45Y8.C2       net (fanout=1)        0.427   ML3MST_inst/N1291
    SLICE_X45Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X45Y8.D5       net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X45Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X47Y7.A3       net (fanout=1)        0.765   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X47Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<8>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X49Y4.A6       net (fanout=28)       0.581   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X49Y4.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT6_SW0
    SLICE_X49Y4.B6       net (fanout=1)        0.118   ML3MST_inst/N308
    SLICE_X49Y4.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT6
    SLICE_X52Y4.C3       net (fanout=1)        0.900   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<14>
    SLICE_X52Y4.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14
    -------------------------------------------------  ---------------------------
    Total                                     12.770ns (2.748ns logic, 10.022ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.764ns (Levels of Logic = 9)
  Clock Path Skew:      0.065ns (0.440 - 0.375)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y41.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X30Y8.A1       net (fanout=12)       5.211   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X30Y8.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA_D1
    SLICE_X45Y8.B2       net (fanout=16)       1.618   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<1>
    SLICE_X45Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X45Y8.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X45Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X45Y8.C2       net (fanout=1)        0.427   ML3MST_inst/N1291
    SLICE_X45Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X45Y8.D5       net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X45Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X47Y7.A3       net (fanout=1)        0.765   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X47Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<8>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X49Y4.A6       net (fanout=28)       0.581   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X49Y4.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT6_SW0
    SLICE_X49Y4.B6       net (fanout=1)        0.118   ML3MST_inst/N308
    SLICE_X49Y4.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT6
    SLICE_X52Y4.C3       net (fanout=1)        0.900   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<14>
    SLICE_X52Y4.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14
    -------------------------------------------------  ---------------------------
    Total                                     12.764ns (2.748ns logic, 10.016ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20 (SLICE_X48Y2.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y2.AQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20
    SLICE_X48Y2.A6       net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<20>
    SLICE_X48Y2.CLK      Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23 (SLICE_X48Y2.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y2.DQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23
    SLICE_X48Y2.D6       net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
    SLICE_X48Y2.CLK      Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 (SLICE_X52Y4.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y4.DQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    SLICE_X52Y4.D6       net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
    SLICE_X52Y4.CLK      Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y4.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y6.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.317ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (SLICE_X32Y74.A1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.165ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (0.244 - 0.361)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.AMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X36Y74.D5      net (fanout=2)        1.379   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X36Y74.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o15
    SLICE_X32Y74.A1      net (fanout=1)        0.779   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
    SLICE_X32Y74.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (1.007ns logic, 2.158ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.995ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.244 - 0.283)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y74.CMUX    Tshcko                0.488   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    SLICE_X36Y74.D3      net (fanout=3)        1.182   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<4>
    SLICE_X36Y74.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o15
    SLICE_X32Y74.A1      net (fanout=1)        0.779   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
    SLICE_X32Y74.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.995ns (1.034ns logic, 1.961ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.185ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.244 - 0.275)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y74.CQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4
    SLICE_X36Y74.D2      net (fanout=2)        0.452   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>
    SLICE_X36Y74.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o15
    SLICE_X32Y74.A1      net (fanout=1)        0.779   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
    SLICE_X32Y74.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.185ns (0.954ns logic, 1.231ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (SLICE_X39Y76.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.134ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.274 - 0.361)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.AMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X40Y75.A2      net (fanout=2)        1.188   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X40Y75.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X39Y76.CE      net (fanout=4)        0.940   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X39Y76.CLK     Tceck                 0.340   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (1.006ns logic, 2.128ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.006ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.274 - 0.258)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y74.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X40Y75.A1      net (fanout=2)        1.113   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X40Y75.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X39Y76.CE      net (fanout=4)        0.940   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X39Y76.CLK     Tceck                 0.340   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    -------------------------------------------------  ---------------------------
    Total                                      3.006ns (0.953ns logic, 2.053ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (SLICE_X39Y76.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.118ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.274 - 0.361)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.AMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X40Y75.A2      net (fanout=2)        1.188   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X40Y75.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X39Y76.CE      net (fanout=4)        0.940   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X39Y76.CLK     Tceck                 0.324   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (0.990ns logic, 2.128ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.990ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.274 - 0.258)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y74.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X40Y75.A1      net (fanout=2)        1.113   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X40Y75.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X39Y76.CE      net (fanout=4)        0.940   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X39Y76.CLK     Tceck                 0.324   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    -------------------------------------------------  ---------------------------
    Total                                      2.990ns (0.937ns logic, 2.053ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X40Y75.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X40Y75.C5      net (fanout=1)        0.060   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X40Y75.CLK     Tah         (-Th)    -0.121   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (SLICE_X32Y69.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.CQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    SLICE_X32Y69.DX      net (fanout=2)        0.140   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    SLICE_X32Y69.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.248ns logic, 0.140ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X40Y75.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.BQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    SLICE_X40Y75.B5      net (fanout=1)        0.070   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>
    SLICE_X40Y75.CLK     Tah         (-Th)    -0.121   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X46Y75.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X46Y75.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_13 (SLICE_X13Y55.C3), 22 paths
--------------------------------------------------------------------------------
Delay (setup path):     25.080ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd66 (FF)
  Destination:          ML3MST_inst/reg_dout_13 (FF)
  Data Path Delay:      27.994ns (Levels of Logic = 5)
  Clock Path Skew:      3.899ns (0.901 - -2.998)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd66 to ML3MST_inst/reg_dout_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y76.CMUX     Tshcko                0.455   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd67
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd66
    SLICE_X29Y68.B5      net (fanout=10)       6.941   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd66
    SLICE_X29Y68.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd10
                                                       ML3MST_inst/ml3_logic_root/_n13347_inv1311
    SLICE_X5Y67.D1       net (fanout=3)        7.793   ML3MST_inst/ml3_logic_root/_n13347_inv131
    SLICE_X5Y67.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[13]1
    SLICE_X26Y65.A4      net (fanout=1)        6.457   ML3MST_inst/ml3_core_status<13>
    SLICE_X26Y65.A       Tilo                  0.203   ML3MST_inst/mux4_12
                                                       ML3MST_inst/mux4_10
    SLICE_X26Y65.D3      net (fanout=1)        0.296   ML3MST_inst/mux4_10
    SLICE_X26Y65.CMUX    Topdc                 0.368   ML3MST_inst/mux4_12
                                                       ML3MST_inst/mux4_6_F
                                                       ML3MST_inst/mux4_6
    SLICE_X13Y55.C3      net (fanout=1)        4.641   ML3MST_inst/mux4_6
    SLICE_X13Y55.CLK     Tas                   0.322   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/host_addr<6>51
                                                       ML3MST_inst/reg_dout_13
    -------------------------------------------------  ---------------------------
    Total                                     27.994ns (1.866ns logic, 26.128ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     24.957ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd65 (FF)
  Destination:          ML3MST_inst/reg_dout_13 (FF)
  Data Path Delay:      27.871ns (Levels of Logic = 5)
  Clock Path Skew:      3.899ns (0.901 - -2.998)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd65 to ML3MST_inst/reg_dout_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y76.CQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd67
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd65
    SLICE_X29Y68.B3      net (fanout=8)        6.865   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd65
    SLICE_X29Y68.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd10
                                                       ML3MST_inst/ml3_logic_root/_n13347_inv1311
    SLICE_X5Y67.D1       net (fanout=3)        7.793   ML3MST_inst/ml3_logic_root/_n13347_inv131
    SLICE_X5Y67.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[13]1
    SLICE_X26Y65.A4      net (fanout=1)        6.457   ML3MST_inst/ml3_core_status<13>
    SLICE_X26Y65.A       Tilo                  0.203   ML3MST_inst/mux4_12
                                                       ML3MST_inst/mux4_10
    SLICE_X26Y65.D3      net (fanout=1)        0.296   ML3MST_inst/mux4_10
    SLICE_X26Y65.CMUX    Topdc                 0.368   ML3MST_inst/mux4_12
                                                       ML3MST_inst/mux4_6_F
                                                       ML3MST_inst/mux4_6
    SLICE_X13Y55.C3      net (fanout=1)        4.641   ML3MST_inst/mux4_6
    SLICE_X13Y55.CLK     Tas                   0.322   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/host_addr<6>51
                                                       ML3MST_inst/reg_dout_13
    -------------------------------------------------  ---------------------------
    Total                                     27.871ns (1.819ns logic, 26.052ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     22.532ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd64 (FF)
  Destination:          ML3MST_inst/reg_dout_13 (FF)
  Data Path Delay:      25.446ns (Levels of Logic = 5)
  Clock Path Skew:      3.899ns (0.901 - -2.998)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd64 to ML3MST_inst/reg_dout_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y76.BQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd67
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd64
    SLICE_X29Y68.B4      net (fanout=9)        4.440   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd64
    SLICE_X29Y68.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd10
                                                       ML3MST_inst/ml3_logic_root/_n13347_inv1311
    SLICE_X5Y67.D1       net (fanout=3)        7.793   ML3MST_inst/ml3_logic_root/_n13347_inv131
    SLICE_X5Y67.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[13]1
    SLICE_X26Y65.A4      net (fanout=1)        6.457   ML3MST_inst/ml3_core_status<13>
    SLICE_X26Y65.A       Tilo                  0.203   ML3MST_inst/mux4_12
                                                       ML3MST_inst/mux4_10
    SLICE_X26Y65.D3      net (fanout=1)        0.296   ML3MST_inst/mux4_10
    SLICE_X26Y65.CMUX    Topdc                 0.368   ML3MST_inst/mux4_12
                                                       ML3MST_inst/mux4_6_F
                                                       ML3MST_inst/mux4_6
    SLICE_X13Y55.C3      net (fanout=1)        4.641   ML3MST_inst/mux4_6
    SLICE_X13Y55.CLK     Tas                   0.322   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/host_addr<6>51
                                                       ML3MST_inst/reg_dout_13
    -------------------------------------------------  ---------------------------
    Total                                     25.446ns (1.819ns logic, 23.627ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_12 (SLICE_X13Y55.A6), 24 paths
--------------------------------------------------------------------------------
Delay (setup path):     16.992ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd2 (FF)
  Destination:          ML3MST_inst/reg_dout_12 (FF)
  Data Path Delay:      19.915ns (Levels of Logic = 5)
  Clock Path Skew:      3.908ns (0.901 - -3.007)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd2 to ML3MST_inst/reg_dout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y75.BQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd4
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd2
    SLICE_X26Y71.B3      net (fanout=4)        8.566   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd2
    SLICE_X26Y71.B       Tilo                  0.203   ML3MST_inst/reg_rw_IMK<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[12]1_SW0
    SLICE_X26Y71.A5      net (fanout=1)        0.222   ML3MST_inst/N84
    SLICE_X26Y71.A       Tilo                  0.203   ML3MST_inst/reg_rw_IMK<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[12]1
    SLICE_X8Y63.A5       net (fanout=5)        8.100   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[12]1
    SLICE_X8Y63.A        Tilo                  0.205   ML3MST_inst/mux3_12
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[12]
    SLICE_X8Y63.D5       net (fanout=1)        0.305   ML3MST_inst/ml3_core_status<12>
    SLICE_X8Y63.CMUX     Topdc                 0.338   ML3MST_inst/mux3_12
                                                       ML3MST_inst/mux3_6_F
                                                       ML3MST_inst/mux3_6
    SLICE_X13Y55.A6      net (fanout=1)        1.060   ML3MST_inst/mux3_6
    SLICE_X13Y55.CLK     Tas                   0.322   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/host_addr<6>17
                                                       ML3MST_inst/reg_dout_12
    -------------------------------------------------  ---------------------------
    Total                                     19.915ns (1.662ns logic, 18.253ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     15.606ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd66 (FF)
  Destination:          ML3MST_inst/reg_dout_12 (FF)
  Data Path Delay:      18.520ns (Levels of Logic = 4)
  Clock Path Skew:      3.899ns (0.901 - -2.998)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd66 to ML3MST_inst/reg_dout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y76.CMUX     Tshcko                0.455   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd67
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd66
    SLICE_X26Y71.A2      net (fanout=10)       7.532   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd66
    SLICE_X26Y71.A       Tilo                  0.203   ML3MST_inst/reg_rw_IMK<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[12]1
    SLICE_X8Y63.A5       net (fanout=5)        8.100   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[12]1
    SLICE_X8Y63.A        Tilo                  0.205   ML3MST_inst/mux3_12
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[12]
    SLICE_X8Y63.D5       net (fanout=1)        0.305   ML3MST_inst/ml3_core_status<12>
    SLICE_X8Y63.CMUX     Topdc                 0.338   ML3MST_inst/mux3_12
                                                       ML3MST_inst/mux3_6_F
                                                       ML3MST_inst/mux3_6
    SLICE_X13Y55.A6      net (fanout=1)        1.060   ML3MST_inst/mux3_6
    SLICE_X13Y55.CLK     Tas                   0.322   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/host_addr<6>17
                                                       ML3MST_inst/reg_dout_12
    -------------------------------------------------  ---------------------------
    Total                                     18.520ns (1.523ns logic, 16.997ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     15.592ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd64 (FF)
  Destination:          ML3MST_inst/reg_dout_12 (FF)
  Data Path Delay:      18.506ns (Levels of Logic = 4)
  Clock Path Skew:      3.899ns (0.901 - -2.998)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd64 to ML3MST_inst/reg_dout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y76.BQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd67
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd64
    SLICE_X26Y71.A4      net (fanout=9)        7.565   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd64
    SLICE_X26Y71.A       Tilo                  0.203   ML3MST_inst/reg_rw_IMK<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[12]1
    SLICE_X8Y63.A5       net (fanout=5)        8.100   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[12]1
    SLICE_X8Y63.A        Tilo                  0.205   ML3MST_inst/mux3_12
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[12]
    SLICE_X8Y63.D5       net (fanout=1)        0.305   ML3MST_inst/ml3_core_status<12>
    SLICE_X8Y63.CMUX     Topdc                 0.338   ML3MST_inst/mux3_12
                                                       ML3MST_inst/mux3_6_F
                                                       ML3MST_inst/mux3_6
    SLICE_X13Y55.A6      net (fanout=1)        1.060   ML3MST_inst/mux3_6
    SLICE_X13Y55.CLK     Tas                   0.322   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/host_addr<6>17
                                                       ML3MST_inst/reg_dout_12
    -------------------------------------------------  ---------------------------
    Total                                     18.506ns (1.476ns logic, 17.030ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_8 (SLICE_X12Y55.A5), 36 paths
--------------------------------------------------------------------------------
Delay (setup path):     15.208ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd4 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      18.131ns (Levels of Logic = 8)
  Clock Path Skew:      3.908ns (0.901 - -3.007)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd4 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y75.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd4
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd4
    SLICE_X28Y70.B4      net (fanout=6)        8.436   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd4
    SLICE_X28Y70.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1_SW0
    SLICE_X28Y70.A5      net (fanout=1)        0.169   ML3MST_inst/N30
    SLICE_X28Y70.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1
    SLICE_X27Y70.B2      net (fanout=2)        0.731   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1
    SLICE_X27Y70.B       Tilo                  0.259   ML3MST_inst/reg_rc_INTS_set_ddd<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]2
    SLICE_X27Y70.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
    SLICE_X27Y70.A       Tilo                  0.259   ML3MST_inst/reg_rc_INTS_set_ddd<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X28Y74.A6      net (fanout=1)        1.188   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X28Y74.A       Tilo                  0.205   ML3MST_inst/mux1677
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]4
    SLICE_X28Y74.B4      net (fanout=1)        0.379   ML3MST_inst/ml3_core_status<8>
    SLICE_X28Y74.B       Tilo                  0.205   ML3MST_inst/mux1677
                                                       ML3MST_inst/mux30_10
    SLICE_X12Y55.B1      net (fanout=1)        4.597   ML3MST_inst/mux30_10
    SLICE_X12Y55.B       Tilo                  0.205   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/mux30_6
    SLICE_X12Y55.A5      net (fanout=1)        0.169   ML3MST_inst/mux30_6
    SLICE_X12Y55.CLK     Tas                   0.341   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     18.131ns (2.275ns logic, 15.856ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.343ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd65 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      16.257ns (Levels of Logic = 8)
  Clock Path Skew:      3.899ns (0.901 - -2.998)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd65 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y76.CQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd67
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd65
    SLICE_X28Y70.B5      net (fanout=8)        6.545   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd65
    SLICE_X28Y70.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1_SW0
    SLICE_X28Y70.A5      net (fanout=1)        0.169   ML3MST_inst/N30
    SLICE_X28Y70.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1
    SLICE_X27Y70.B2      net (fanout=2)        0.731   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1
    SLICE_X27Y70.B       Tilo                  0.259   ML3MST_inst/reg_rc_INTS_set_ddd<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]2
    SLICE_X27Y70.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
    SLICE_X27Y70.A       Tilo                  0.259   ML3MST_inst/reg_rc_INTS_set_ddd<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X28Y74.A6      net (fanout=1)        1.188   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X28Y74.A       Tilo                  0.205   ML3MST_inst/mux1677
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]4
    SLICE_X28Y74.B4      net (fanout=1)        0.379   ML3MST_inst/ml3_core_status<8>
    SLICE_X28Y74.B       Tilo                  0.205   ML3MST_inst/mux1677
                                                       ML3MST_inst/mux30_10
    SLICE_X12Y55.B1      net (fanout=1)        4.597   ML3MST_inst/mux30_10
    SLICE_X12Y55.B       Tilo                  0.205   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/mux30_6
    SLICE_X12Y55.A5      net (fanout=1)        0.169   ML3MST_inst/mux30_6
    SLICE_X12Y55.CLK     Tas                   0.341   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     16.257ns (2.292ns logic, 13.965ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.226ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd66 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      16.140ns (Levels of Logic = 6)
  Clock Path Skew:      3.899ns (0.901 - -2.998)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd66 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y76.CMUX     Tshcko                0.455   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd67
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd66
    SLICE_X27Y70.B1      net (fanout=10)       7.691   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd66
    SLICE_X27Y70.B       Tilo                  0.259   ML3MST_inst/reg_rc_INTS_set_ddd<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]2
    SLICE_X27Y70.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
    SLICE_X27Y70.A       Tilo                  0.259   ML3MST_inst/reg_rc_INTS_set_ddd<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X28Y74.A6      net (fanout=1)        1.188   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X28Y74.A       Tilo                  0.205   ML3MST_inst/mux1677
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]4
    SLICE_X28Y74.B4      net (fanout=1)        0.379   ML3MST_inst/ml3_core_status<8>
    SLICE_X28Y74.B       Tilo                  0.205   ML3MST_inst/mux1677
                                                       ML3MST_inst/mux30_10
    SLICE_X12Y55.B1      net (fanout=1)        4.597   ML3MST_inst/mux30_10
    SLICE_X12Y55.B       Tilo                  0.205   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/mux30_6
    SLICE_X12Y55.A5      net (fanout=1)        0.169   ML3MST_inst/mux30_6
    SLICE_X12Y55.CLK     Tas                   0.341   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     16.140ns (1.929ns logic, 14.211ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_0 (SLICE_X37Y77.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -3.815ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_0 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_0 (FF)
  Data Path Delay:      0.818ns (Levels of Logic = 0)
  Clock Path Skew:      3.648ns (0.772 - -2.876)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_0 to ML3MST_inst/reg_rs_CMD_clr_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y75.AQ      Tcko                  0.384   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_0
    SLICE_X37Y77.AX      net (fanout=2)        0.386   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_0
    SLICE_X37Y77.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/reg_rs_CMD_clr_d<3>
                                                       ML3MST_inst/reg_rs_CMD_clr_d_0
    -------------------------------------------------  ---------------------------
    Total                                      0.818ns (0.432ns logic, 0.386ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_2 (SLICE_X37Y77.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -3.812ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_2 (FF)
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      3.648ns (0.772 - -2.876)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2 to ML3MST_inst/reg_rs_CMD_clr_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y75.CQ      Tcko                  0.384   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2
    SLICE_X37Y77.CX      net (fanout=2)        0.389   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2
    SLICE_X37Y77.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/reg_rs_CMD_clr_d<3>
                                                       ML3MST_inst/reg_rs_CMD_clr_d_2
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.432ns logic, 0.389ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_1 (SLICE_X37Y77.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -3.651ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_1 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_1 (FF)
  Data Path Delay:      0.982ns (Levels of Logic = 0)
  Clock Path Skew:      3.648ns (0.772 - -2.876)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_1 to ML3MST_inst/reg_rs_CMD_clr_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y75.BQ      Tcko                  0.384   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_1
    SLICE_X37Y77.BX      net (fanout=2)        0.550   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_1
    SLICE_X37Y77.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/reg_rs_CMD_clr_d<3>
                                                       ML3MST_inst/reg_rs_CMD_clr_d_1
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.432ns logic, 0.550ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1347 paths analyzed, 175 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X9Y19.A6), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     18.021ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      13.520ns (Levels of Logic = 12)
  Clock Path Skew:      -3.516ns (-2.736 - 0.780)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y50.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X15Y29.B6      net (fanout=11)       3.523   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X15Y29.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X14Y21.D2      net (fanout=2)        1.485   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X14Y21.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_dly_cnt<15>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X14Y21.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X14Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_dly_cnt<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X10Y21.B3      net (fanout=2)        0.592   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X10Y21.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X10Y21.A4      net (fanout=2)        0.450   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X10Y21.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X10Y21.D5      net (fanout=2)        0.311   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X10Y21.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X10Y21.C6      net (fanout=2)        0.122   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X10Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X9Y21.A3       net (fanout=2)        0.477   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X9Y21.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X9Y21.B4       net (fanout=2)        0.502   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X9Y21.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X9Y21.C1       net (fanout=3)        0.593   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X9Y21.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X9Y24.B2       net (fanout=8)        1.074   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X9Y24.BMUX     Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X9Y19.A6       net (fanout=1)        0.985   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X9Y19.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     13.520ns (3.282ns logic, 10.238ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     17.975ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      13.474ns (Levels of Logic = 12)
  Clock Path Skew:      -3.516ns (-2.736 - 0.780)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y50.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X15Y29.B2      net (fanout=9)        3.477   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X15Y29.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X14Y21.D2      net (fanout=2)        1.485   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X14Y21.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_dly_cnt<15>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X14Y21.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X14Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_dly_cnt<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X10Y21.B3      net (fanout=2)        0.592   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X10Y21.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X10Y21.A4      net (fanout=2)        0.450   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X10Y21.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X10Y21.D5      net (fanout=2)        0.311   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X10Y21.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X10Y21.C6      net (fanout=2)        0.122   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X10Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X9Y21.A3       net (fanout=2)        0.477   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X9Y21.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X9Y21.B4       net (fanout=2)        0.502   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X9Y21.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X9Y21.C1       net (fanout=3)        0.593   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X9Y21.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X9Y24.B2       net (fanout=8)        1.074   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X9Y24.BMUX     Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X9Y19.A6       net (fanout=1)        0.985   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X9Y19.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     13.474ns (3.282ns logic, 10.192ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     17.702ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      13.214ns (Levels of Logic = 12)
  Clock Path Skew:      -3.503ns (-2.736 - 0.767)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y50.AQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X15Y29.B3      net (fanout=16)       3.161   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X15Y29.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X14Y21.D2      net (fanout=2)        1.485   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X14Y21.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_dly_cnt<15>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X14Y21.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X14Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_dly_cnt<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X10Y21.B3      net (fanout=2)        0.592   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X10Y21.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X10Y21.A4      net (fanout=2)        0.450   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X10Y21.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X10Y21.D5      net (fanout=2)        0.311   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X10Y21.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X10Y21.C6      net (fanout=2)        0.122   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X10Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X9Y21.A3       net (fanout=2)        0.477   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X9Y21.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X9Y21.B4       net (fanout=2)        0.502   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X9Y21.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X9Y21.C1       net (fanout=3)        0.593   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X9Y21.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X9Y24.B2       net (fanout=8)        1.074   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X9Y24.BMUX     Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X9Y19.A6       net (fanout=1)        0.985   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X9Y19.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     13.214ns (3.338ns logic, 9.876ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (SLICE_X11Y18.A3), 113 paths
--------------------------------------------------------------------------------
Delay (setup path):     17.998ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      13.489ns (Levels of Logic = 12)
  Clock Path Skew:      -3.524ns (-2.744 - 0.780)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y50.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X15Y29.B6      net (fanout=11)       3.523   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X15Y29.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X14Y21.D2      net (fanout=2)        1.485   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X14Y21.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_dly_cnt<15>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X14Y21.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X14Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_dly_cnt<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X10Y21.B3      net (fanout=2)        0.592   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X10Y21.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X10Y21.A4      net (fanout=2)        0.450   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X10Y21.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X10Y21.D5      net (fanout=2)        0.311   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X10Y21.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X10Y21.C6      net (fanout=2)        0.122   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X10Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X9Y21.A3       net (fanout=2)        0.477   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X9Y21.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X9Y21.B4       net (fanout=2)        0.502   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X9Y21.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X9Y21.C1       net (fanout=3)        0.593   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X9Y21.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X12Y23.C1      net (fanout=8)        1.035   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X12Y23.CMUX    Tilo                  0.343   cnc2_4in1Driver/_n0113_inv
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X11Y18.A3      net (fanout=1)        0.963   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X11Y18.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     13.489ns (3.312ns logic, 10.177ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     17.952ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      13.443ns (Levels of Logic = 12)
  Clock Path Skew:      -3.524ns (-2.744 - 0.780)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y50.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X15Y29.B2      net (fanout=9)        3.477   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X15Y29.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X14Y21.D2      net (fanout=2)        1.485   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X14Y21.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_dly_cnt<15>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X14Y21.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X14Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_dly_cnt<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X10Y21.B3      net (fanout=2)        0.592   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X10Y21.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X10Y21.A4      net (fanout=2)        0.450   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X10Y21.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X10Y21.D5      net (fanout=2)        0.311   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X10Y21.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X10Y21.C6      net (fanout=2)        0.122   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X10Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X9Y21.A3       net (fanout=2)        0.477   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X9Y21.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X9Y21.B4       net (fanout=2)        0.502   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X9Y21.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X9Y21.C1       net (fanout=3)        0.593   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X9Y21.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X12Y23.C1      net (fanout=8)        1.035   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X12Y23.CMUX    Tilo                  0.343   cnc2_4in1Driver/_n0113_inv
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X11Y18.A3      net (fanout=1)        0.963   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X11Y18.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     13.443ns (3.312ns logic, 10.131ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     17.679ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      13.183ns (Levels of Logic = 12)
  Clock Path Skew:      -3.511ns (-2.744 - 0.767)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y50.AQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X15Y29.B3      net (fanout=16)       3.161   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X15Y29.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X14Y21.D2      net (fanout=2)        1.485   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X14Y21.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_dly_cnt<15>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X14Y21.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X14Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_dly_cnt<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X10Y21.B3      net (fanout=2)        0.592   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X10Y21.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X10Y21.A4      net (fanout=2)        0.450   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X10Y21.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X10Y21.D5      net (fanout=2)        0.311   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X10Y21.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X10Y21.C6      net (fanout=2)        0.122   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X10Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X9Y21.A3       net (fanout=2)        0.477   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X9Y21.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X9Y21.B4       net (fanout=2)        0.502   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X9Y21.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X9Y21.C1       net (fanout=3)        0.593   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X9Y21.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X12Y23.C1      net (fanout=8)        1.035   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X12Y23.CMUX    Tilo                  0.343   cnc2_4in1Driver/_n0113_inv
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X11Y18.A3      net (fanout=1)        0.963   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X11Y18.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     13.183ns (3.368ns logic, 9.815ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (SLICE_X11Y18.B6), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     17.371ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      12.862ns (Levels of Logic = 12)
  Clock Path Skew:      -3.524ns (-2.744 - 0.780)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y50.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X15Y29.B6      net (fanout=11)       3.523   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X15Y29.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X14Y21.D2      net (fanout=2)        1.485   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X14Y21.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_dly_cnt<15>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X14Y21.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X14Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_dly_cnt<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X10Y21.B3      net (fanout=2)        0.592   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X10Y21.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X10Y21.A4      net (fanout=2)        0.450   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X10Y21.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X10Y21.D5      net (fanout=2)        0.311   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X10Y21.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X10Y21.C6      net (fanout=2)        0.122   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X10Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X9Y21.A3       net (fanout=2)        0.477   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X9Y21.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X9Y21.B4       net (fanout=2)        0.502   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X9Y21.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X9Y21.C1       net (fanout=3)        0.593   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X9Y21.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X11Y18.C3      net (fanout=8)        1.170   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X11Y18.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X11Y18.B6      net (fanout=1)        0.285   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X11Y18.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     12.862ns (3.228ns logic, 9.634ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     17.325ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      12.816ns (Levels of Logic = 12)
  Clock Path Skew:      -3.524ns (-2.744 - 0.780)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y50.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X15Y29.B2      net (fanout=9)        3.477   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X15Y29.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X14Y21.D2      net (fanout=2)        1.485   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X14Y21.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_dly_cnt<15>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X14Y21.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X14Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_dly_cnt<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X10Y21.B3      net (fanout=2)        0.592   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X10Y21.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X10Y21.A4      net (fanout=2)        0.450   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X10Y21.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X10Y21.D5      net (fanout=2)        0.311   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X10Y21.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X10Y21.C6      net (fanout=2)        0.122   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X10Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X9Y21.A3       net (fanout=2)        0.477   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X9Y21.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X9Y21.B4       net (fanout=2)        0.502   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X9Y21.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X9Y21.C1       net (fanout=3)        0.593   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X9Y21.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X11Y18.C3      net (fanout=8)        1.170   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X11Y18.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X11Y18.B6      net (fanout=1)        0.285   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X11Y18.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     12.816ns (3.228ns logic, 9.588ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     17.052ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      12.556ns (Levels of Logic = 12)
  Clock Path Skew:      -3.511ns (-2.744 - 0.767)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y50.AQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X15Y29.B3      net (fanout=16)       3.161   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X15Y29.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X14Y21.D2      net (fanout=2)        1.485   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X14Y21.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_dly_cnt<15>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X14Y21.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X14Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_dly_cnt<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X10Y21.B3      net (fanout=2)        0.592   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X10Y21.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X10Y21.A4      net (fanout=2)        0.450   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X10Y21.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X10Y21.D5      net (fanout=2)        0.311   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X10Y21.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X10Y21.C6      net (fanout=2)        0.122   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X10Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X9Y21.A3       net (fanout=2)        0.477   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X9Y21.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X9Y21.B4       net (fanout=2)        0.502   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X9Y21.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X9Y21.C1       net (fanout=3)        0.593   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X9Y21.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X11Y18.C3      net (fanout=8)        1.170   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X11Y18.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X11Y18.B6      net (fanout=1)        0.285   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X11Y18.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     12.556ns (3.284ns logic, 9.272ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/err1 (SLICE_X35Y63.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.180ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rc_ESTS_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/err1 (FF)
  Data Path Delay:      0.586ns (Levels of Logic = 1)
  Clock Path Skew:      -1.579ns (-1.106 - 0.473)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_ESTS_4 to ML3MST_inst/ml3_logic_root/err1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y63.DQ      Tcko                  0.198   ML3MST_inst/reg_rc_ESTS<4>
                                                       ML3MST_inst/reg_rc_ESTS_4
    SLICE_X35Y63.D6      net (fanout=4)        0.173   ML3MST_inst/reg_rc_ESTS<4>
    SLICE_X35Y63.CLK     Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/err1
                                                       ML3MST_inst/ml3_logic_root/ml3_stat_errl_reg_rc_ESTS[31]_OR_498_o
                                                       ML3MST_inst/ml3_logic_root/err1
    -------------------------------------------------  ---------------------------
    Total                                      0.586ns (0.413ns logic, 0.173ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_19 (SLICE_X25Y68.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.078ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rc_INTS_19 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_19 (FF)
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Clock Path Skew:      -1.599ns (-1.088 - 0.511)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_INTS_19 to ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y67.CQ      Tcko                  0.198   ML3MST_inst/reg_rc_INTS<20>
                                                       ML3MST_inst/reg_rc_INTS_19
    SLICE_X25Y68.CX      net (fanout=4)        0.207   ML3MST_inst/reg_rc_INTS<19>
    SLICE_X25Y68.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<20>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_19
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.257ns logic, 0.207ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_17 (SLICE_X25Y68.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.081ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rc_INTS_17 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_17 (FF)
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Clock Path Skew:      -1.599ns (-1.088 - 0.511)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_INTS_17 to ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y67.AQ      Tcko                  0.198   ML3MST_inst/reg_rc_INTS<20>
                                                       ML3MST_inst/reg_rc_INTS_17
    SLICE_X25Y68.AX      net (fanout=4)        0.210   ML3MST_inst/reg_rc_INTS<17>
    SLICE_X25Y68.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<20>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_17
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.257ns logic, 0.210ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 487272 paths analyzed, 15094 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.285ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_3 (SLICE_X21Y4.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.650ns (Levels of Logic = 2)
  Clock Path Skew:      -2.225ns (-0.289 - 1.936)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y40.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X29Y47.C5      net (fanout=7)        0.962   startup_reset
    SLICE_X29Y47.C       Tilo                  0.259   cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT8
                                                       g_reset1
    SLICE_X32Y25.A2      net (fanout=510)      3.868   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
    SLICE_X32Y25.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0400_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X21Y4.SR       net (fanout=123)      3.605   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X21Y4.CLK      Trck                  0.304   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_3
    -------------------------------------------------  ---------------------------
    Total                                      9.650ns (1.215ns logic, 8.435ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.578ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y21.CQ      Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4
    SLICE_X41Y21.B3      net (fanout=62)       0.931   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4
    SLICE_X41Y21.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CopyEndADDR<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X41Y22.C4      net (fanout=7)        0.498   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X41Y22.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X32Y25.A5      net (fanout=10)       1.109   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X32Y25.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0400_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X21Y4.SR       net (fanout=123)      3.605   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X21Y4.CLK      Trck                  0.304   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_3
    -------------------------------------------------  ---------------------------
    Total                                      7.578ns (1.435ns logic, 6.143ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd2 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.219ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.388 - 0.393)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd2 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y19.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    SLICE_X41Y21.B4      net (fanout=41)       0.589   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    SLICE_X41Y21.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CopyEndADDR<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X41Y22.C4      net (fanout=7)        0.498   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X41Y22.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X32Y25.A5      net (fanout=10)       1.109   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X32Y25.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0400_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X21Y4.SR       net (fanout=123)      3.605   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X21Y4.CLK      Trck                  0.304   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_3
    -------------------------------------------------  ---------------------------
    Total                                      7.219ns (1.418ns logic, 5.801ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_1 (SLICE_X21Y4.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.648ns (Levels of Logic = 2)
  Clock Path Skew:      -2.225ns (-0.289 - 1.936)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y40.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X29Y47.C5      net (fanout=7)        0.962   startup_reset
    SLICE_X29Y47.C       Tilo                  0.259   cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT8
                                                       g_reset1
    SLICE_X32Y25.A2      net (fanout=510)      3.868   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
    SLICE_X32Y25.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0400_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X21Y4.SR       net (fanout=123)      3.605   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X21Y4.CLK      Trck                  0.302   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      9.648ns (1.213ns logic, 8.435ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.576ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y21.CQ      Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4
    SLICE_X41Y21.B3      net (fanout=62)       0.931   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4
    SLICE_X41Y21.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CopyEndADDR<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X41Y22.C4      net (fanout=7)        0.498   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X41Y22.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X32Y25.A5      net (fanout=10)       1.109   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X32Y25.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0400_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X21Y4.SR       net (fanout=123)      3.605   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X21Y4.CLK      Trck                  0.302   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      7.576ns (1.433ns logic, 6.143ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd2 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.217ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.388 - 0.393)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd2 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y19.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    SLICE_X41Y21.B4      net (fanout=41)       0.589   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    SLICE_X41Y21.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CopyEndADDR<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X41Y22.C4      net (fanout=7)        0.498   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X41Y22.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X32Y25.A5      net (fanout=10)       1.109   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X32Y25.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0400_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X21Y4.SR       net (fanout=123)      3.605   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X21Y4.CLK      Trck                  0.302   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      7.217ns (1.416ns logic, 5.801ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_2 (SLICE_X21Y4.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.584ns (Levels of Logic = 2)
  Clock Path Skew:      -2.225ns (-0.289 - 1.936)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y40.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X29Y47.C5      net (fanout=7)        0.962   startup_reset
    SLICE_X29Y47.C       Tilo                  0.259   cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT8
                                                       g_reset1
    SLICE_X32Y25.A2      net (fanout=510)      3.868   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
    SLICE_X32Y25.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0400_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X21Y4.SR       net (fanout=123)      3.605   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X21Y4.CLK      Trck                  0.238   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_2
    -------------------------------------------------  ---------------------------
    Total                                      9.584ns (1.149ns logic, 8.435ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.512ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y21.CQ      Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4
    SLICE_X41Y21.B3      net (fanout=62)       0.931   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4
    SLICE_X41Y21.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CopyEndADDR<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X41Y22.C4      net (fanout=7)        0.498   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X41Y22.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X32Y25.A5      net (fanout=10)       1.109   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X32Y25.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0400_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X21Y4.SR       net (fanout=123)      3.605   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X21Y4.CLK      Trck                  0.238   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_2
    -------------------------------------------------  ---------------------------
    Total                                      7.512ns (1.369ns logic, 6.143ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd2 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.153ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.388 - 0.393)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd2 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y19.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    SLICE_X41Y21.B4      net (fanout=41)       0.589   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    SLICE_X41Y21.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CopyEndADDR<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X41Y22.C4      net (fanout=7)        0.498   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X41Y22.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X32Y25.A5      net (fanout=10)       1.109   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X32Y25.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0400_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X21Y4.SR       net (fanout=123)      3.605   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X21Y4.CLK      Trck                  0.238   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_2
    -------------------------------------------------  ---------------------------
    Total                                      7.153ns (1.352ns logic, 5.801ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_ESTS_set_dd_2 (SLICE_X28Y61.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_rc_ESTS_set_d_2 (FF)
  Destination:          ML3MST_inst/reg_rc_ESTS_set_dd_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_ESTS_set_d_2 to ML3MST_inst/reg_rc_ESTS_set_dd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.CQ      Tcko                  0.200   ML3MST_inst/reg_rc_ESTS_set_d<4>
                                                       ML3MST_inst/reg_rc_ESTS_set_d_2
    SLICE_X28Y61.C5      net (fanout=2)        0.065   ML3MST_inst/reg_rc_ESTS_set_d<2>
    SLICE_X28Y61.CLK     Tah         (-Th)    -0.121   ML3MST_inst/reg_rc_ESTS_set_d<4>
                                                       ML3MST_inst/reg_rc_ESTS_set_d<2>_rt
                                                       ML3MST_inst/reg_rc_ESTS_set_dd_2
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.321ns logic, 0.065ns route)
                                                       (83.2% logic, 16.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_22 (SLICE_X44Y68.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_54 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_54 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y68.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<55>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_54
    SLICE_X44Y68.B5      net (fanout=2)        0.074   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<54>
    SLICE_X44Y68.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<55>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n1263152
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_22
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.321ns logic, 0.074ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_ESTS_set_dd_1 (SLICE_X28Y61.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_rc_ESTS_set_d_1 (FF)
  Destination:          ML3MST_inst/reg_rc_ESTS_set_dd_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_ESTS_set_d_1 to ML3MST_inst/reg_rc_ESTS_set_dd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.BQ      Tcko                  0.200   ML3MST_inst/reg_rc_ESTS_set_d<4>
                                                       ML3MST_inst/reg_rc_ESTS_set_d_1
    SLICE_X28Y61.B5      net (fanout=2)        0.075   ML3MST_inst/reg_rc_ESTS_set_d<1>
    SLICE_X28Y61.CLK     Tah         (-Th)    -0.121   ML3MST_inst/reg_rc_ESTS_set_d<4>
                                                       ML3MST_inst/reg_rc_ESTS_set_d<1>_rt
                                                       ML3MST_inst/reg_rc_ESTS_set_dd_1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.321ns logic, 0.075ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y18.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y12.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538823 paths analyzed, 12854 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.569ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_10 (SLICE_X8Y13.A1), 15179 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_43 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.370ns (Levels of Logic = 7)
  Clock Path Skew:      0.136ns (0.588 - 0.452)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_43 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.CQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<44>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_43
    SLICE_X4Y69.C4       net (fanout=3)        9.067   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<43>
    SLICE_X4Y69.COUT     Topcyc                0.295   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_lut<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<15>
    SLICE_X4Y70.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<15>
    SLICE_X4Y70.COUT     Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<19>
    SLICE_X4Y71.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<19>
    SLICE_X4Y71.BMUX     Tcinb                 0.222   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd71
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<21>
    SLICE_X2Y35.D3       net (fanout=4)        4.051   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o
    SLICE_X2Y35.COUT     Topcyd                0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7_lut
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7_cy1
    SLICE_X3Y36.A5       net (fanout=2)        0.571   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7
    SLICE_X3Y36.A        Tilo                  0.259   ML3MST_inst/N1024
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv15_SW11
    SLICE_X2Y36.D2       net (fanout=1)        0.629   ML3MST_inst/N864
    SLICE_X2Y36.DMUX     Topdd                 0.455   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot_lut1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot_cy1
    SLICE_X8Y13.A1       net (fanout=24)       2.729   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot
    SLICE_X8Y13.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_10_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_10
    -------------------------------------------------  ---------------------------
    Total                                     19.370ns (2.317ns logic, 17.053ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv_20 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.431ns (Levels of Logic = 9)
  Clock Path Skew:      0.128ns (0.588 - 0.460)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv_20 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.CQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv_20
    SLICE_X4Y67.C2       net (fanout=3)        7.970   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<20>
    SLICE_X4Y67.COUT     Topcyc                0.295   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_lut<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<7>
    SLICE_X4Y68.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<7>
    SLICE_X4Y68.COUT     Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<11>
    SLICE_X4Y69.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<11>
    SLICE_X4Y69.COUT     Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<15>
    SLICE_X4Y70.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<15>
    SLICE_X4Y70.COUT     Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<19>
    SLICE_X4Y71.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<19>
    SLICE_X4Y71.BMUX     Tcinb                 0.222   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd71
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<21>
    SLICE_X2Y35.D3       net (fanout=4)        4.051   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o
    SLICE_X2Y35.COUT     Topcyd                0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7_lut
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7_cy1
    SLICE_X3Y36.A5       net (fanout=2)        0.571   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7
    SLICE_X3Y36.A        Tilo                  0.259   ML3MST_inst/N1024
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv15_SW11
    SLICE_X2Y36.D2       net (fanout=1)        0.629   ML3MST_inst/N864
    SLICE_X2Y36.DMUX     Topdd                 0.455   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot_lut1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot_cy1
    SLICE_X8Y13.A1       net (fanout=24)       2.729   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot
    SLICE_X8Y13.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_10_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_10
    -------------------------------------------------  ---------------------------
    Total                                     18.431ns (2.469ns logic, 15.962ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv_17 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.200ns (Levels of Logic = 9)
  Clock Path Skew:      0.128ns (0.588 - 0.460)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv_17 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv_17
    SLICE_X4Y67.B1       net (fanout=3)        7.659   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<17>
    SLICE_X4Y67.COUT     Topcyb                0.375   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<7>
    SLICE_X4Y68.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<7>
    SLICE_X4Y68.COUT     Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<11>
    SLICE_X4Y69.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<11>
    SLICE_X4Y69.COUT     Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<15>
    SLICE_X4Y70.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<15>
    SLICE_X4Y70.COUT     Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<19>
    SLICE_X4Y71.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<19>
    SLICE_X4Y71.BMUX     Tcinb                 0.222   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd71
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<21>
    SLICE_X2Y35.D3       net (fanout=4)        4.051   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o
    SLICE_X2Y35.COUT     Topcyd                0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7_lut
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7_cy1
    SLICE_X3Y36.A5       net (fanout=2)        0.571   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7
    SLICE_X3Y36.A        Tilo                  0.259   ML3MST_inst/N1024
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv15_SW11
    SLICE_X2Y36.D2       net (fanout=1)        0.629   ML3MST_inst/N864
    SLICE_X2Y36.DMUX     Topdd                 0.455   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot_lut1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot_cy1
    SLICE_X8Y13.A1       net (fanout=24)       2.729   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot
    SLICE_X8Y13.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_10_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_10
    -------------------------------------------------  ---------------------------
    Total                                     18.200ns (2.549ns logic, 15.651ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_14 (SLICE_X3Y13.A4), 15179 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_43 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.230ns (Levels of Logic = 7)
  Clock Path Skew:      0.180ns (0.632 - 0.452)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_43 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.CQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<44>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_43
    SLICE_X4Y69.C4       net (fanout=3)        9.067   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<43>
    SLICE_X4Y69.COUT     Topcyc                0.295   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_lut<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<15>
    SLICE_X4Y70.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<15>
    SLICE_X4Y70.COUT     Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<19>
    SLICE_X4Y71.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<19>
    SLICE_X4Y71.BMUX     Tcinb                 0.222   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd71
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<21>
    SLICE_X2Y35.D3       net (fanout=4)        4.051   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o
    SLICE_X2Y35.COUT     Topcyd                0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7_lut
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7_cy1
    SLICE_X3Y36.A5       net (fanout=2)        0.571   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7
    SLICE_X3Y36.A        Tilo                  0.259   ML3MST_inst/N1024
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv15_SW11
    SLICE_X2Y36.D2       net (fanout=1)        0.629   ML3MST_inst/N864
    SLICE_X2Y36.DMUX     Topdd                 0.455   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot_lut1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot_cy1
    SLICE_X3Y13.A4       net (fanout=24)       2.608   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot
    SLICE_X3Y13.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_14_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_14
    -------------------------------------------------  ---------------------------
    Total                                     19.230ns (2.298ns logic, 16.932ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv_20 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.291ns (Levels of Logic = 9)
  Clock Path Skew:      0.172ns (0.632 - 0.460)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv_20 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.CQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv_20
    SLICE_X4Y67.C2       net (fanout=3)        7.970   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<20>
    SLICE_X4Y67.COUT     Topcyc                0.295   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_lut<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<7>
    SLICE_X4Y68.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<7>
    SLICE_X4Y68.COUT     Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<11>
    SLICE_X4Y69.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<11>
    SLICE_X4Y69.COUT     Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<15>
    SLICE_X4Y70.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<15>
    SLICE_X4Y70.COUT     Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<19>
    SLICE_X4Y71.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<19>
    SLICE_X4Y71.BMUX     Tcinb                 0.222   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd71
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<21>
    SLICE_X2Y35.D3       net (fanout=4)        4.051   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o
    SLICE_X2Y35.COUT     Topcyd                0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7_lut
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7_cy1
    SLICE_X3Y36.A5       net (fanout=2)        0.571   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7
    SLICE_X3Y36.A        Tilo                  0.259   ML3MST_inst/N1024
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv15_SW11
    SLICE_X2Y36.D2       net (fanout=1)        0.629   ML3MST_inst/N864
    SLICE_X2Y36.DMUX     Topdd                 0.455   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot_lut1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot_cy1
    SLICE_X3Y13.A4       net (fanout=24)       2.608   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot
    SLICE_X3Y13.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_14_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_14
    -------------------------------------------------  ---------------------------
    Total                                     18.291ns (2.450ns logic, 15.841ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv_17 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.060ns (Levels of Logic = 9)
  Clock Path Skew:      0.172ns (0.632 - 0.460)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv_17 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv_17
    SLICE_X4Y67.B1       net (fanout=3)        7.659   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<17>
    SLICE_X4Y67.COUT     Topcyb                0.375   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<7>
    SLICE_X4Y68.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<7>
    SLICE_X4Y68.COUT     Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<11>
    SLICE_X4Y69.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<11>
    SLICE_X4Y69.COUT     Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<15>
    SLICE_X4Y70.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<15>
    SLICE_X4Y70.COUT     Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<19>
    SLICE_X4Y71.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<19>
    SLICE_X4Y71.BMUX     Tcinb                 0.222   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd71
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o_cy<21>
    SLICE_X2Y35.D3       net (fanout=4)        4.051   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp[63]_ml3_cyctxslv[63]_equal_55_o
    SLICE_X2Y35.COUT     Topcyd                0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7_lut
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7_cy1
    SLICE_X3Y36.A5       net (fanout=2)        0.571   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7
    SLICE_X3Y36.A        Tilo                  0.259   ML3MST_inst/N1024
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv15_SW11
    SLICE_X2Y36.D2       net (fanout=1)        0.629   ML3MST_inst/N864
    SLICE_X2Y36.DMUX     Topdd                 0.455   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot_lut1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot_cy1
    SLICE_X3Y13.A4       net (fanout=24)       2.608   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot
    SLICE_X3Y13.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_14_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_14
    -------------------------------------------------  ---------------------------
    Total                                     18.060ns (2.530ns logic, 15.530ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_touttimer_22 (SLICE_X21Y47.CE), 650 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_cur_axis_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_touttimer_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.073ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.487 - 0.452)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_cur_axis_1 to ML3MST_inst/ml3_logic_root/ml3_touttimer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y59.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_cur_axis<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_cur_axis_1
    SLICE_X34Y31.A2      net (fanout=27)       4.597   ML3MST_inst/ml3_logic_root/ml3_cur_axis<1>
    SLICE_X34Y31.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr[5]_read_port_2117_OUT<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address3/DP
    SLICE_X30Y43.A1      net (fanout=1)        1.929   ML3MST_inst/ml3_logic_root/iomap_rddata_address<2>
    SLICE_X30Y43.COUT    Topcya                0.379   ML3MST_inst/ml3_logic_root/Mcompar_ml3_rcvpkt_srcadr[15]_iomap_rddata_address[15]_equal_494_o_cy<3>
                                                       ML3MST_inst/ml3_logic_root/Mcompar_ml3_rcvpkt_srcadr[15]_iomap_rddata_address[15]_equal_494_o_lut<0>
                                                       ML3MST_inst/ml3_logic_root/Mcompar_ml3_rcvpkt_srcadr[15]_iomap_rddata_address[15]_equal_494_o_cy<3>
    SLICE_X30Y44.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/Mcompar_ml3_rcvpkt_srcadr[15]_iomap_rddata_address[15]_equal_494_o_cy<3>
    SLICE_X30Y44.BMUX    Tcinb                 0.268   ML3MST_inst/ml3_logic_root/_n9278_inv131115
                                                       ML3MST_inst/ml3_logic_root/_n9278_inv131115_cy1
    SLICE_X27Y60.B4      net (fanout=4)        1.568   ML3MST_inst/ml3_logic_root/ml3_rcvpkt_srcadr[15]_iomap_rddata_address[15]_equal_494_o
    SLICE_X27Y60.B       Tilo                  0.259   ML3MST_inst/mux1071
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd13-In11
    SLICE_X11Y58.B4      net (fanout=7)        5.685   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd13-In1
    SLICE_X11Y58.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd52
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd50-In1
    SLICE_X13Y56.B1      net (fanout=2)        0.899   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd50-In
    SLICE_X13Y56.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_touttimer<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status__n13733_inv17
    SLICE_X21Y47.CE      net (fanout=4)        1.940   ML3MST_inst/ml3_logic_root/_n13733_inv1
    SLICE_X21Y47.CLK     Tceck                 0.363   ML3MST_inst/ml3_logic_root/ml3_touttimer<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_touttimer_22
    -------------------------------------------------  ---------------------------
    Total                                     19.073ns (2.452ns logic, 16.621ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_cur_axis_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_touttimer_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.816ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.487 - 0.452)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_cur_axis_1 to ML3MST_inst/ml3_logic_root/ml3_touttimer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y59.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_cur_axis<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_cur_axis_1
    SLICE_X30Y31.B2      net (fanout=27)       4.591   ML3MST_inst/ml3_logic_root/ml3_cur_axis<1>
    SLICE_X30Y31.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr[5]_read_port_2117_OUT<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address5/DP
    SLICE_X30Y43.B2      net (fanout=1)        1.677   ML3MST_inst/ml3_logic_root/iomap_rddata_address<4>
    SLICE_X30Y43.COUT    Topcyb                0.380   ML3MST_inst/ml3_logic_root/Mcompar_ml3_rcvpkt_srcadr[15]_iomap_rddata_address[15]_equal_494_o_cy<3>
                                                       ML3MST_inst/ml3_logic_root/Mcompar_ml3_rcvpkt_srcadr[15]_iomap_rddata_address[15]_equal_494_o_lut<1>
                                                       ML3MST_inst/ml3_logic_root/Mcompar_ml3_rcvpkt_srcadr[15]_iomap_rddata_address[15]_equal_494_o_cy<3>
    SLICE_X30Y44.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/Mcompar_ml3_rcvpkt_srcadr[15]_iomap_rddata_address[15]_equal_494_o_cy<3>
    SLICE_X30Y44.BMUX    Tcinb                 0.268   ML3MST_inst/ml3_logic_root/_n9278_inv131115
                                                       ML3MST_inst/ml3_logic_root/_n9278_inv131115_cy1
    SLICE_X27Y60.B4      net (fanout=4)        1.568   ML3MST_inst/ml3_logic_root/ml3_rcvpkt_srcadr[15]_iomap_rddata_address[15]_equal_494_o
    SLICE_X27Y60.B       Tilo                  0.259   ML3MST_inst/mux1071
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd13-In11
    SLICE_X11Y58.B4      net (fanout=7)        5.685   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd13-In1
    SLICE_X11Y58.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd52
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd50-In1
    SLICE_X13Y56.B1      net (fanout=2)        0.899   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd50-In
    SLICE_X13Y56.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_touttimer<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status__n13733_inv17
    SLICE_X21Y47.CE      net (fanout=4)        1.940   ML3MST_inst/ml3_logic_root/_n13733_inv1
    SLICE_X21Y47.CLK     Tceck                 0.363   ML3MST_inst/ml3_logic_root/ml3_touttimer<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_touttimer_22
    -------------------------------------------------  ---------------------------
    Total                                     18.816ns (2.453ns logic, 16.363ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_cur_axis_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_touttimer_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.491ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.487 - 0.452)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_cur_axis_1 to ML3MST_inst/ml3_logic_root/ml3_touttimer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y59.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_cur_axis<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_cur_axis_1
    SLICE_X34Y31.B2      net (fanout=27)       4.620   ML3MST_inst/ml3_logic_root/ml3_cur_axis<1>
    SLICE_X34Y31.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr[5]_read_port_2117_OUT<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address1/DP
    SLICE_X30Y43.A2      net (fanout=1)        1.324   ML3MST_inst/ml3_logic_root/iomap_rddata_address<0>
    SLICE_X30Y43.COUT    Topcya                0.379   ML3MST_inst/ml3_logic_root/Mcompar_ml3_rcvpkt_srcadr[15]_iomap_rddata_address[15]_equal_494_o_cy<3>
                                                       ML3MST_inst/ml3_logic_root/Mcompar_ml3_rcvpkt_srcadr[15]_iomap_rddata_address[15]_equal_494_o_lut<0>
                                                       ML3MST_inst/ml3_logic_root/Mcompar_ml3_rcvpkt_srcadr[15]_iomap_rddata_address[15]_equal_494_o_cy<3>
    SLICE_X30Y44.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/Mcompar_ml3_rcvpkt_srcadr[15]_iomap_rddata_address[15]_equal_494_o_cy<3>
    SLICE_X30Y44.BMUX    Tcinb                 0.268   ML3MST_inst/ml3_logic_root/_n9278_inv131115
                                                       ML3MST_inst/ml3_logic_root/_n9278_inv131115_cy1
    SLICE_X27Y60.B4      net (fanout=4)        1.568   ML3MST_inst/ml3_logic_root/ml3_rcvpkt_srcadr[15]_iomap_rddata_address[15]_equal_494_o
    SLICE_X27Y60.B       Tilo                  0.259   ML3MST_inst/mux1071
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd13-In11
    SLICE_X11Y58.B4      net (fanout=7)        5.685   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd13-In1
    SLICE_X11Y58.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd52
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd50-In1
    SLICE_X13Y56.B1      net (fanout=2)        0.899   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd50-In
    SLICE_X13Y56.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_touttimer<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status__n13733_inv17
    SLICE_X21Y47.CE      net (fanout=4)        1.940   ML3MST_inst/ml3_logic_root/_n13733_inv1
    SLICE_X21Y47.CLK     Tceck                 0.363   ML3MST_inst/ml3_logic_root/ml3_touttimer<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_touttimer_22
    -------------------------------------------------  ---------------------------
    Total                                     18.491ns (2.452ns logic, 16.039ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (SLICE_X18Y33.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_1_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_1_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_1_4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_1_2
    SLICE_X18Y33.D2      net (fanout=4)        0.373   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_1_2
    SLICE_X18Y33.CLK     Tah         (-Th)     0.295   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (-0.097ns logic, 0.373ns route)
                                                       (-35.1% logic, 135.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.DIB14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_din_14 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.175 - 0.184)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_din_14 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_din<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_din_14
    RAMB16_X1Y18.DIB14   net (fanout=17)       0.145   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_din<14>
    RAMB16_X1Y18.CLKB    Trckd_DIB   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.145ns logic, 0.145ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen2 (SLICE_X18Y34.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_1_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_1_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.DQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_1_4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_1_4
    SLICE_X18Y34.D2      net (fanout=13)       0.420   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_1_4
    SLICE_X18Y34.CLK     Tah         (-Th)     0.295   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen2
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (-0.097ns logic, 0.420ns route)
                                                       (-30.0% logic, 130.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y10.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2803 paths analyzed, 2803 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  15.764ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_3 (SLICE_X21Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.236ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_3 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.201ns (Levels of Logic = 3)
  Clock Path Delay:     0.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1601.IMUX.9
    SLICE_X29Y47.C3      net (fanout=7)        6.650   g_reset_n_IBUF
    SLICE_X29Y47.C       Tilo                  0.259   cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT8
                                                       g_reset1
    SLICE_X32Y25.A2      net (fanout=510)      3.868   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
    SLICE_X32Y25.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0400_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X21Y4.SR       net (fanout=123)      3.605   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X21Y4.CLK      Trck                  0.304   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_3
    -------------------------------------------------  ---------------------------
    Total                                     16.201ns (2.078ns logic, 14.123ns route)
                                                       (12.8% logic, 87.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1601.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.201   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X21Y4.CLK      net (fanout=863)      0.826   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (-2.773ns logic, 3.610ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_1 (SLICE_X21Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.238ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_1 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.199ns (Levels of Logic = 3)
  Clock Path Delay:     0.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1601.IMUX.9
    SLICE_X29Y47.C3      net (fanout=7)        6.650   g_reset_n_IBUF
    SLICE_X29Y47.C       Tilo                  0.259   cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT8
                                                       g_reset1
    SLICE_X32Y25.A2      net (fanout=510)      3.868   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
    SLICE_X32Y25.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0400_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X21Y4.SR       net (fanout=123)      3.605   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X21Y4.CLK      Trck                  0.302   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_1
    -------------------------------------------------  ---------------------------
    Total                                     16.199ns (2.076ns logic, 14.123ns route)
                                                       (12.8% logic, 87.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1601.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.201   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X21Y4.CLK      net (fanout=863)      0.826   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (-2.773ns logic, 3.610ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_2 (SLICE_X21Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.302ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_2 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.135ns (Levels of Logic = 3)
  Clock Path Delay:     0.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1601.IMUX.9
    SLICE_X29Y47.C3      net (fanout=7)        6.650   g_reset_n_IBUF
    SLICE_X29Y47.C       Tilo                  0.259   cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT8
                                                       g_reset1
    SLICE_X32Y25.A2      net (fanout=510)      3.868   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
    SLICE_X32Y25.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0400_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X21Y4.SR       net (fanout=123)      3.605   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X21Y4.CLK      Trck                  0.238   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_2
    -------------------------------------------------  ---------------------------
    Total                                     16.135ns (2.012ns logic, 14.123ns route)
                                                       (12.5% logic, 87.5% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1601.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.201   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X21Y4.CLK      net (fanout=863)      0.826   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (-2.773ns logic, 3.610ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point cnc2_4in1Driver/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0 (SLICE_X43Y33.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.232ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               MPGB (PAD)
  Destination:          cnc2_4in1Driver/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.541ns (Levels of Logic = 1)
  Clock Path Delay:     3.284ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: MPGB to cnc2_4in1Driver/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P16.I                Tiopi                 1.126   MPGB
                                                       MPGB
                                                       MPGB_IBUF
                                                       ProtoComp1601.IMUX.5
    SLICE_X43Y33.AX      net (fanout=1)        2.367   MPGB_IBUF
    SLICE_X43Y33.CLK     Tckdi       (-Th)    -0.048   cnc2_4in1Driver/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<3>
                                                       cnc2_4in1Driver/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.541ns (1.174ns logic, 2.367ns route)
                                                       (33.2% logic, 66.8% route)

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_4in1Driver/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1601.IMUX.11
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y33.CLK     net (fanout=99)       1.110   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.284ns (1.519ns logic, 1.765ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_4in1Driver/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (SLICE_X40Y41.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               MPGA (PAD)
  Destination:          cnc2_4in1Driver/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.772ns (Levels of Logic = 1)
  Clock Path Delay:     3.269ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: MPGA to cnc2_4in1Driver/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N16.I                Tiopi                 1.126   MPGA
                                                       MPGA
                                                       MPGA_IBUF
                                                       ProtoComp1601.IMUX.4
    SLICE_X40Y41.AX      net (fanout=1)        2.539   MPGA_IBUF
    SLICE_X40Y41.CLK     Tckdi       (-Th)    -0.107   cnc2_4in1Driver/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack<3>
                                                       cnc2_4in1Driver/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.772ns (1.233ns logic, 2.539ns route)
                                                       (32.7% logic, 67.3% route)

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_4in1Driver/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1601.IMUX.11
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X40Y41.CLK     net (fanout=99)       1.095   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.269ns (1.519ns logic, 1.750ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientWRn (SLICE_X7Y42.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               lb_wr_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.251ns (Levels of Logic = 1)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: lb_wr_n to LocalBusBridgeAleDec_inst/m_ClientWRn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.763   lb_wr_n
                                                       lb_wr_n
                                                       lb_wr_n_IBUF
                                                       ProtoComp1601.IMUX.13
    SLICE_X7Y42.AX       net (fanout=2)        1.429   lb_wr_n_IBUF
    SLICE_X7Y42.CLK      Tckdi       (-Th)    -0.059   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (0.822ns logic, 1.429ns route)
                                                       (36.5% logic, 63.5% route)

  Maximum Clock Path at Fast Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientWRn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1601.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.213   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.509   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X7Y42.CLK      net (fanout=863)      0.732   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-1.429ns logic, 2.677ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 31 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.494ns.
--------------------------------------------------------------------------------

Paths for end point led_1 (T5.PAD), 24 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.506ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_4in1Driver/m_Led_timer_9 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.101ns (Levels of Logic = 3)
  Clock Path Delay:     3.368ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_4in1Driver/m_Led_timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1601.IMUX.11
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y19.CLK     net (fanout=99)       1.194   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.519ns logic, 1.849ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: cnc2_4in1Driver/m_Led_timer_9 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.AMUX    Tshcko                0.461   cnc2_4in1Driver/m_Led_timer<14>
                                                       cnc2_4in1Driver/m_Led_timer_9
    SLICE_X11Y19.B2      net (fanout=2)        0.633   cnc2_4in1Driver/m_Led_timer<9>
    SLICE_X11Y19.B       Tilo                  0.259   cnc2_4in1Driver/n0025<22>1
                                                       cnc2_4in1Driver/n0025<22>2
    SLICE_X11Y22.B1      net (fanout=2)        1.005   cnc2_4in1Driver/n0025<22>1
    SLICE_X11Y22.BMUX    Tilo                  0.313   cnc2_4in1Driver/m_Led_timer<22>
                                                       cnc2_4in1Driver/Mmux_m_Led_Output11
    T5.O                 net (fanout=1)        3.049   led_1_OBUF
    T5.PAD               Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      8.101ns (3.414ns logic, 4.687ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.524ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_4in1Driver/m_Led_timer_11 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.083ns (Levels of Logic = 3)
  Clock Path Delay:     3.368ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_4in1Driver/m_Led_timer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1601.IMUX.11
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y19.CLK     net (fanout=99)       1.194   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.519ns logic, 1.849ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: cnc2_4in1Driver/m_Led_timer_11 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.BMUX    Tshcko                0.461   cnc2_4in1Driver/m_Led_timer<14>
                                                       cnc2_4in1Driver/m_Led_timer_11
    SLICE_X11Y19.B1      net (fanout=2)        0.615   cnc2_4in1Driver/m_Led_timer<11>
    SLICE_X11Y19.B       Tilo                  0.259   cnc2_4in1Driver/n0025<22>1
                                                       cnc2_4in1Driver/n0025<22>2
    SLICE_X11Y22.B1      net (fanout=2)        1.005   cnc2_4in1Driver/n0025<22>1
    SLICE_X11Y22.BMUX    Tilo                  0.313   cnc2_4in1Driver/m_Led_timer<22>
                                                       cnc2_4in1Driver/Mmux_m_Led_Output11
    T5.O                 net (fanout=1)        3.049   led_1_OBUF
    T5.PAD               Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      8.083ns (3.414ns logic, 4.669ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.636ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_4in1Driver/m_Led_timer_16 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.976ns (Levels of Logic = 3)
  Clock Path Delay:     3.363ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_4in1Driver/m_Led_timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1601.IMUX.11
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y21.CLK     net (fanout=99)       1.189   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.519ns logic, 1.844ns route)
                                                       (45.2% logic, 54.8% route)

  Maximum Data Path at Slow Process Corner: cnc2_4in1Driver/m_Led_timer_16 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.AQ      Tcko                  0.391   cnc2_4in1Driver/m_Led_timer<20>
                                                       cnc2_4in1Driver/m_Led_timer_16
    SLICE_X13Y20.A1      net (fanout=2)        0.769   cnc2_4in1Driver/m_Led_timer<16>
    SLICE_X13Y20.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_size<8>
                                                       cnc2_4in1Driver/n0025<22>3
    SLICE_X11Y22.B2      net (fanout=2)        0.814   cnc2_4in1Driver/n0025<22>2
    SLICE_X11Y22.BMUX    Tilo                  0.313   cnc2_4in1Driver/m_Led_timer<22>
                                                       cnc2_4in1Driver/Mmux_m_Led_Output11
    T5.O                 net (fanout=1)        3.049   led_1_OBUF
    T5.PAD               Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.976ns (3.344ns logic, 4.632ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (R14.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.584ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.179ns (Levels of Logic = 2)
  Clock Path Delay:     0.837ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1601.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.827   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.111   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X47Y15.CLK     net (fanout=863)      1.146   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (-3.481ns logic, 4.318ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y15.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X43Y42.A1      net (fanout=56)       3.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X43Y42.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R14.O                net (fanout=1)        3.686   SRI_RTS_0_OBUF
    R14.PAD              Tioop                 2.381   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                     10.179ns (3.085ns logic, 7.094ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.803ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.943ns (Levels of Logic = 2)
  Clock Path Delay:     0.854ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1601.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.827   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.111   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X52Y41.CLK     net (fanout=863)      1.163   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (-3.481ns logic, 4.335ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y41.CQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X43Y42.A4      net (fanout=74)       1.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X43Y42.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R14.O                net (fanout=1)        3.686   SRI_RTS_0_OBUF
    R14.PAD              Tioop                 2.381   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.943ns (3.102ns logic, 4.841ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point lb_int (H2.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  13.703ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_4in1Driver/LocalBusBridge_1/m_sys_isr_4 (FF)
  Destination:          lb_int (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.018ns (Levels of Logic = 1)
  Clock Path Delay:     3.254ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_4in1Driver/LocalBusBridge_1/m_sys_isr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1601.IMUX.11
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y54.CLK     net (fanout=99)       1.080   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (1.519ns logic, 1.735ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: cnc2_4in1Driver/LocalBusBridge_1/m_sys_isr_4 to lb_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y54.DQ      Tcko                  0.391   cnc2_4in1Driver/LocalBusBridge_1/m_sys_isr<4>
                                                       cnc2_4in1Driver/LocalBusBridge_1/m_sys_isr_4
    H2.O                 net (fanout=10)       5.246   cnc2_4in1Driver/LocalBusBridge_1/m_sys_isr<4>
    H2.PAD               Tioop                 2.381   lb_int
                                                       lb_int_OBUF
                                                       lb_int
    -------------------------------------------------  ---------------------------
    Total                                      8.018ns (2.772ns logic, 5.246ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (R15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.968ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      2.799ns (Levels of Logic = 1)
  Clock Path Delay:     0.569ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1601.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.757   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X50Y24.CLK     net (fanout=863)      0.579   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (-1.813ns logic, 2.382ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y24.CQ      Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    R15.O                net (fanout=1)        1.169   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    R15.PAD              Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.799ns (1.630ns logic, 1.169ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (T14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.028ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      2.858ns (Levels of Logic = 1)
  Clock Path Delay:     0.570ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1601.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.757   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X48Y14.CLK     net (fanout=863)      0.580   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.570ns (-1.813ns logic, 2.383ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y14.AQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    T14.O                net (fanout=1)        1.262   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    T14.PAD              Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.858ns (1.596ns logic, 1.262ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<1> (R16.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.836ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.751ns (Levels of Logic = 2)
  Clock Path Delay:     0.485ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1601.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.757   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X28Y4.CLK      net (fanout=863)      0.495   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (-1.813ns logic, 2.298ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y4.AQ       Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X38Y20.A5      net (fanout=56)       1.523   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X38Y20.AMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_Protocol<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R16.O                net (fanout=1)        1.441   SRI_RTS_1_OBUF
    R16.PAD              Tioop                 1.396   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.751ns (1.787ns logic, 2.964ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.958ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.859ns (Levels of Logic = 2)
  Clock Path Delay:     0.499ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1601.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.757   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X37Y17.CLK     net (fanout=863)      0.509   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (-1.813ns logic, 2.312ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y17.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X38Y20.A1      net (fanout=73)       0.633   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X38Y20.AMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_Protocol<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R16.O                net (fanout=1)        1.441   SRI_RTS_1_OBUF
    R16.PAD              Tioop                 1.396   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (1.785ns logic, 2.074ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  15.636ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (SLICE_X26Y29.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     24.364ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      12.285ns (Levels of Logic = 3)
  Clock Path Delay:     -2.876ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1601.IMUX.9
    SLICE_X29Y47.C3      net (fanout=7)        6.650   g_reset_n_IBUF
    SLICE_X29Y47.CMUX    Tilo                  0.313   cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT8
                                                       g_reset_i1
    SLICE_X29Y47.A2      net (fanout=6)        0.632   g_reset_i
    SLICE_X29Y47.A       Tilo                  0.259   cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT8
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X26Y29.SR      net (fanout=2)        2.893   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X26Y29.CLK     Trck                  0.228   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    -------------------------------------------------  ---------------------------
    Total                                     12.285ns (2.110ns logic, 10.175ns route)
                                                       (17.2% logic, 82.8% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1601.IMUX.31
    BUFIO2_X2Y27.I       net (fanout=1)        1.600   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -7.802   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X26Y29.CLK     net (fanout=786)      0.794   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                     -2.876ns (-6.374ns logic, 3.498ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (SLICE_X26Y29.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     24.367ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      12.282ns (Levels of Logic = 3)
  Clock Path Delay:     -2.876ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1601.IMUX.9
    SLICE_X29Y47.C3      net (fanout=7)        6.650   g_reset_n_IBUF
    SLICE_X29Y47.CMUX    Tilo                  0.313   cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT8
                                                       g_reset_i1
    SLICE_X29Y47.A2      net (fanout=6)        0.632   g_reset_i
    SLICE_X29Y47.A       Tilo                  0.259   cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT8
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X26Y29.SR      net (fanout=2)        2.893   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X26Y29.CLK     Trck                  0.225   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    -------------------------------------------------  ---------------------------
    Total                                     12.282ns (2.107ns logic, 10.175ns route)
                                                       (17.2% logic, 82.8% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1601.IMUX.31
    BUFIO2_X2Y27.I       net (fanout=1)        1.600   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -7.802   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X26Y29.CLK     net (fanout=786)      0.794   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                     -2.876ns (-6.374ns logic, 3.498ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (SLICE_X26Y29.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     24.375ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      12.274ns (Levels of Logic = 3)
  Clock Path Delay:     -2.876ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1601.IMUX.9
    SLICE_X29Y47.C3      net (fanout=7)        6.650   g_reset_n_IBUF
    SLICE_X29Y47.CMUX    Tilo                  0.313   cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT8
                                                       g_reset_i1
    SLICE_X29Y47.A2      net (fanout=6)        0.632   g_reset_i
    SLICE_X29Y47.A       Tilo                  0.259   cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT8
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X26Y29.SR      net (fanout=2)        2.893   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X26Y29.CLK     Trck                  0.217   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    -------------------------------------------------  ---------------------------
    Total                                     12.274ns (2.099ns logic, 10.175ns route)
                                                       (17.1% logic, 82.9% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1601.IMUX.31
    BUFIO2_X2Y27.I       net (fanout=1)        1.600   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -7.802   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X26Y29.CLK     net (fanout=786)      0.794   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                     -2.876ns (-6.374ns logic, 3.498ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset (SLICE_X23Y29.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.890ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      7.288ns (Levels of Logic = 2)
  Clock Path Delay:     -1.077ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1601.IMUX.9
    SLICE_X29Y47.C3      net (fanout=7)        4.478   g_reset_n_IBUF
    SLICE_X29Y47.CMUX    Tilo                  0.203   cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT8
                                                       g_reset_i1
    SLICE_X23Y29.CE      net (fanout=6)        1.663   g_reset_i
    SLICE_X23Y29.CLK     Tckce       (-Th)    -0.181   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset
    -------------------------------------------------  ---------------------------
    Total                                      7.288ns (1.147ns logic, 6.141ns route)
                                                       (15.7% logic, 84.3% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1601.IMUX.31
    BUFIO2_X2Y27.I       net (fanout=1)        1.213   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.642   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X23Y29.CLK     net (fanout=786)      0.590   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                     -1.077ns (-3.562ns logic, 2.485ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0 (SLICE_X26Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.484ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      7.857ns (Levels of Logic = 3)
  Clock Path Delay:     -1.102ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1601.IMUX.9
    SLICE_X29Y47.C3      net (fanout=7)        4.478   g_reset_n_IBUF
    SLICE_X29Y47.CMUX    Tilo                  0.203   cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT8
                                                       g_reset_i1
    SLICE_X29Y47.A2      net (fanout=6)        0.414   g_reset_i
    SLICE_X29Y47.A       Tilo                  0.156   cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT8
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X26Y28.SR      net (fanout=2)        1.758   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X26Y28.CLK     Tremck      (-Th)    -0.085   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      7.857ns (1.207ns logic, 6.650ns route)
                                                       (15.4% logic, 84.6% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1601.IMUX.31
    BUFIO2_X2Y27.I       net (fanout=1)        1.213   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.642   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X26Y28.CLK     net (fanout=786)      0.565   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                     -1.102ns (-3.562ns logic, 2.460ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (SLICE_X26Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.493ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      7.866ns (Levels of Logic = 3)
  Clock Path Delay:     -1.102ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1601.IMUX.9
    SLICE_X29Y47.C3      net (fanout=7)        4.478   g_reset_n_IBUF
    SLICE_X29Y47.CMUX    Tilo                  0.203   cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT8
                                                       g_reset_i1
    SLICE_X29Y47.A2      net (fanout=6)        0.414   g_reset_i
    SLICE_X29Y47.A       Tilo                  0.156   cnc2_4in1Driver/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT8
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X26Y28.SR      net (fanout=2)        1.758   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X26Y28.CLK     Tremck      (-Th)    -0.094   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      7.866ns (1.216ns logic, 6.650ns route)
                                                       (15.5% logic, 84.5% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1601.IMUX.31
    BUFIO2_X2Y27.I       net (fanout=1)        1.213   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.642   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X26Y28.CLK     net (fanout=786)      0.565   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                     -1.102ns (-3.562ns logic, 2.460ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.026ns.
--------------------------------------------------------------------------------

Paths for end point ERR_LED (B15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  35.974ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/err1 (FF)
  Destination:          ERR_LED (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      6.714ns (Levels of Logic = 2)
  Clock Path Delay:     -3.163ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/err1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1601.IMUX.31
    BUFIO2_X2Y27.I       net (fanout=1)        1.827   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -8.945   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.608   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X35Y63.CLK     net (fanout=786)      1.071   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                     -3.163ns (-7.315ns logic, 4.152ns route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/err1 to ERR_LED
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y63.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/err1
                                                       ML3MST_inst/ml3_logic_root/err1
    SLICE_X49Y70.B1      net (fanout=1)        1.757   ML3MST_inst/ml3_logic_root/err1
    SLICE_X49Y70.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<3>
                                                       ML3MST_inst/err1l1_INV_0
    B15.O                net (fanout=1)        1.926   ERR_LED_OBUF
    B15.PAD              Tioop                 2.381   ERR_LED
                                                       ERR_LED_OBUF
                                                       ERR_LED
    -------------------------------------------------  ---------------------------
    Total                                      6.714ns (3.031ns logic, 3.683ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
--------------------------------------------------------------------------------

Paths for end point ERR_LED (B15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.041ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/err1 (FF)
  Destination:          ERR_LED (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      4.077ns (Levels of Logic = 2)
  Clock Path Delay:     -1.561ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/err1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1601.IMUX.31
    BUFIO2_X2Y27.I       net (fanout=1)        1.151   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.764   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.265   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X35Y63.CLK     net (fanout=786)      0.501   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                     -1.561ns (-3.820ns logic, 2.259ns route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/err1 to ERR_LED
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y63.DQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/err1
                                                       ML3MST_inst/ml3_logic_root/err1
    SLICE_X49Y70.B1      net (fanout=1)        1.065   ML3MST_inst/ml3_logic_root/err1
    SLICE_X49Y70.B       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<3>
                                                       ML3MST_inst/err1l1_INV_0
    B15.O                net (fanout=1)        1.262   ERR_LED_OBUF
    B15.PAD              Tioop                 1.396   ERR_LED
                                                       ERR_LED_OBUF
                                                       ERR_LED
    -------------------------------------------------  ---------------------------
    Total                                      4.077ns (1.750ns logic, 2.327ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.421ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (D12.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.579ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 1)
  Clock Path Delay:     3.862ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1601.IMUX.3
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.705   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X22Y70.CLK0   net (fanout=46)       1.638   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (1.519ns logic, 2.343ns route)
                                                       (39.3% logic, 60.7% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X22Y70.OQ     Tockq                 0.842   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    D12.O                net (fanout=1)        0.311   TXD1T1_OBUF
    D12.PAD              Tioop                 2.381   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (3.223ns logic, 0.311ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (D11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.579ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 1)
  Clock Path Delay:     3.862ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1601.IMUX.3
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.705   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X22Y71.CLK0   net (fanout=46)       1.638   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (1.519ns logic, 2.343ns route)
                                                       (39.3% logic, 60.7% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X22Y71.OQ     Tockq                 0.842   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    D11.O                net (fanout=1)        0.311   TXD1T3_OBUF
    D11.PAD              Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (3.223ns logic, 0.311ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (E11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.582ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 1)
  Clock Path Delay:     3.859ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1601.IMUX.3
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.705   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X21Y70.CLK0   net (fanout=46)       1.635   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (1.519ns logic, 2.340ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X21Y70.OQ     Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    E11.O                net (fanout=1)        0.311   TXD1T2_OBUF
    E11.PAD              Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (3.223ns logic, 0.311ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (A11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.772ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.746ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1601.IMUX.3
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.205   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X15Y68.CLK0   net (fanout=46)       0.719   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.746ns (0.822ns logic, 0.924ns route)
                                                       (47.1% logic, 52.9% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y68.OQ     Tockq                 0.336   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    A11.O                net (fanout=1)        0.319   TXD1T0_OBUF
    A11.PAD              Tioop                 1.396   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (C11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.772ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.746ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1601.IMUX.3
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.205   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X15Y69.CLK0   net (fanout=46)       0.719   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.746ns (0.822ns logic, 0.924ns route)
                                                       (47.1% logic, 52.9% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y69.OQ     Tockq                 0.336   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    C11.O                net (fanout=1)        0.319   TX_EN1_OBUF
    C11.PAD              Tioop                 1.396   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (E11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.819ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.844ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1601.IMUX.3
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.205   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X21Y70.CLK0   net (fanout=46)       0.817   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.844ns (0.822ns logic, 1.022ns route)
                                                       (44.6% logic, 55.4% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X21Y70.OQ     Tockq                 0.336   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    E11.O                net (fanout=1)        0.268   TXD1T2_OBUF
    E11.PAD              Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.280ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X51Y77.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.720ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.711ns (Levels of Logic = 1)
  Clock Path Delay:     2.456ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E10.I                Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp1601.IMUX.28
    SLICE_X51Y77.AX      net (fanout=1)        2.338   RX_ER1_IBUF
    SLICE_X51Y77.CLK     Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      3.711ns (1.373ns logic, 2.338ns route)
                                                       (37.0% logic, 63.0% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1601.IMUX.1
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.256   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X51Y77.CLK     net (fanout=15)       0.877   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.456ns (1.323ns logic, 1.133ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X51Y77.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.991ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.440ns (Levels of Logic = 2)
  Clock Path Delay:     2.456ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F10.I                Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1601.IMUX.29
    SLICE_X51Y77.A2      net (fanout=1)        1.903   RX_DV1_IBUF
    SLICE_X51Y77.CLK     Tas                   0.227   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       RX_DV1_IBUF_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      3.440ns (1.537ns logic, 1.903ns route)
                                                       (44.7% logic, 55.3% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1601.IMUX.1
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.256   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X51Y77.CLK     net (fanout=15)       0.877   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.456ns (1.323ns logic, 1.133ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X47Y75.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.150ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.258ns (Levels of Logic = 1)
  Clock Path Delay:     2.433ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A12.I                Tiopi                 1.310   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp1601.IMUX.26
    SLICE_X47Y75.CX      net (fanout=1)        1.885   RXD1T2_IBUF
    SLICE_X47Y75.CLK     Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      3.258ns (1.373ns logic, 1.885ns route)
                                                       (42.1% logic, 57.9% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1601.IMUX.1
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.256   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X47Y75.CLK     net (fanout=15)       0.854   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.433ns (1.323ns logic, 1.110ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X47Y75.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.457ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.787ns (Levels of Logic = 1)
  Clock Path Delay:     3.305ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C13.I                Tiopi                 1.126   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp1601.IMUX.24
    SLICE_X47Y75.AX      net (fanout=1)        1.613   RXD1T0_IBUF
    SLICE_X47Y75.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      2.787ns (1.174ns logic, 1.613ns route)
                                                       (42.1% logic, 57.9% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1601.IMUX.1
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.649   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X47Y75.CLK     net (fanout=15)       1.137   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.305ns (1.519ns logic, 1.786ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X47Y75.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.533ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.863ns (Levels of Logic = 1)
  Clock Path Delay:     3.305ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B12.I                Tiopi                 1.126   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp1601.IMUX.27
    SLICE_X47Y75.DX      net (fanout=1)        1.689   RXD1T3_IBUF
    SLICE_X47Y75.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (1.174ns logic, 1.689ns route)
                                                       (41.0% logic, 59.0% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1601.IMUX.1
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.649   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X47Y75.CLK     net (fanout=15)       1.137   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.305ns (1.519ns logic, 1.786ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X47Y75.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.543ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.873ns (Levels of Logic = 1)
  Clock Path Delay:     3.305ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A13.I                Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp1601.IMUX.25
    SLICE_X47Y75.BX      net (fanout=1)        1.699   RXD1T1_IBUF
    SLICE_X47Y75.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      2.873ns (1.174ns logic, 1.699ns route)
                                                       (40.9% logic, 59.1% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1601.IMUX.1
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.649   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X47Y75.CLK     net (fanout=15)       1.137   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.305ns (1.519ns logic, 1.786ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     22.486ns|     24.570ns|            0|            0|     36970683|       487272|
| TS_CLK_80MHz                  |     12.500ns|     12.285ns|          N/A|            0|            0|       487272|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY25MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY25MHz                    |     40.000ns|     16.000ns|     39.138ns|            0|            0|            0|      1538823|
| TS_CLK_50MHz                  |     20.000ns|     19.569ns|          N/A|            0|            0|      1538823|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PHY25MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
g_reset_n   |   15.636(R)|      SLOW  |   -7.890(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    0.674(R)|      SLOW  |    0.543(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    0.764(R)|      SLOW  |    0.457(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    0.850(R)|      SLOW  |    0.373(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    0.751(R)|      SLOW  |    0.467(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    1.009(R)|      SLOW  |    0.227(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    1.280(R)|      SLOW  |   -0.033(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
MPGA        |    1.753(R)|      SLOW  |   -0.478(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
MPGB        |    1.484(R)|      SLOW  |   -0.232(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
SRI_RX<0>   |    3.032(R)|      SLOW  |   -0.662(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>   |    3.166(R)|      SLOW  |   -0.737(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
g_reset_n   |   10.597(R)|      SLOW  |   -3.824(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
            |   15.764(R)|      SLOW  |   -2.489(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iLIO_DI     |    5.219(R)|      SLOW  |   -2.679(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    2.987(R)|      SLOW  |   -0.606(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    3.489(R)|      SLOW  |   -0.841(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    3.027(R)|      SLOW  |   -0.603(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock PHY25MHz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ERR_LED     |         4.026(R)|      SLOW  |         2.041(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.371(R)|      SLOW  |         3.772(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.421(R)|      SLOW  |         3.822(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.418(R)|      SLOW  |         3.819(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.421(R)|      SLOW  |         3.822(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.371(R)|      SLOW  |         3.772(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |        11.416(R)|      SLOW  |         5.004(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |         8.821(R)|      SLOW  |         3.958(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         5.949(R)|      SLOW  |         3.028(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         5.906(R)|      SLOW  |         2.968(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        11.297(R)|      SLOW  |         6.464(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        11.494(R)|      SLOW  |         5.676(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PHY25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   19.569|         |         |         |
g_clk          |   18.021|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    3.317|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   17.983|    3.116|    2.881|    2.312|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   25.080|         |         |         |
g_clk          |   16.861|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 15.532; Ideal Clock Offset To Actual Clock -4.502; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
MPGA              |    1.753(R)|      SLOW  |   -0.478(R)|      SLOW  |   23.247|    0.478|       11.384|
MPGB              |    1.484(R)|      SLOW  |   -0.232(R)|      SLOW  |   23.516|    0.232|       11.642|
SRI_RX<0>         |    3.032(R)|      SLOW  |   -0.662(R)|      FAST  |   21.968|    0.662|       10.653|
SRI_RX<1>         |    3.166(R)|      SLOW  |   -0.737(R)|      FAST  |   21.834|    0.737|       10.549|
g_reset_n         |   10.597(R)|      SLOW  |   -3.824(R)|      FAST  |   14.403|    3.824|        5.290|
                  |   15.764(R)|      SLOW  |   -2.489(R)|      FAST  |    9.236|    2.489|        3.374|
iLIO_DI           |    5.219(R)|      SLOW  |   -2.679(R)|      FAST  |   19.781|    2.679|        8.551|
lb_cs_n           |    2.987(R)|      SLOW  |   -0.606(R)|      FAST  |   22.013|    0.606|       10.704|
lb_rd_n           |    3.489(R)|      SLOW  |   -0.841(R)|      FAST  |   21.511|    0.841|       10.335|
lb_wr_n           |    3.027(R)|      SLOW  |   -0.603(R)|      FAST  |   21.973|    0.603|       10.685|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      15.764|         -  |      -0.232|         -  |    9.236|    0.232|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
Worst Case Data Window 7.746; Ideal Clock Offset To Actual Clock -8.237; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
g_reset_n         |   15.636(R)|      SLOW  |   -7.890(R)|      FAST  |   24.364|    7.890|        8.237|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      15.636|         -  |      -7.890|         -  |   24.364|    7.890|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 1.823; Ideal Clock Offset To Actual Clock 14.369; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    0.674(R)|      SLOW  |    0.543(R)|      SLOW  |    5.326|   33.457|      -14.066|
RXD1T1            |    0.764(R)|      SLOW  |    0.457(R)|      SLOW  |    5.236|   33.543|      -14.154|
RXD1T2            |    0.850(R)|      SLOW  |    0.373(R)|      SLOW  |    5.150|   33.627|      -14.239|
RXD1T3            |    0.751(R)|      SLOW  |    0.467(R)|      SLOW  |    5.249|   33.533|      -14.142|
RX_DV1            |    1.009(R)|      SLOW  |    0.227(R)|      SLOW  |    4.991|   33.773|      -14.391|
RX_ER1            |    1.280(R)|      SLOW  |   -0.033(R)|      SLOW  |    4.720|   34.033|      -14.657|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.280|         -  |       0.543|         -  |    4.720|   33.457|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 5.588 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       11.416|      SLOW  |        5.004|      FAST  |         5.510|
SRI_RTS<1>                                     |        8.821|      SLOW  |        3.958|      FAST  |         2.915|
SRI_TX<0>                                      |        5.949|      SLOW  |        3.028|      FAST  |         0.043|
SRI_TX<1>                                      |        5.906|      SLOW  |        2.968|      FAST  |         0.000|
lb_int                                         |       11.297|      SLOW  |        6.464|      FAST  |         5.391|
led_1                                          |       11.494|      SLOW  |        5.676|      FAST  |         5.588|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
ERR_LED                                        |        4.026|      SLOW  |        2.041|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.050 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.371|      SLOW  |        3.772|      FAST  |         0.000|
TXD1T1                                         |        7.421|      SLOW  |        3.822|      FAST  |         0.050|
TXD1T2                                         |        7.418|      SLOW  |        3.819|      FAST  |         0.047|
TXD1T3                                         |        7.421|      SLOW  |        3.822|      FAST  |         0.050|
TX_EN1                                         |        7.371|      SLOW  |        3.772|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 39148240 paths, 2 nets, and 51209 connections

Design statistics:
   Minimum period:  22.486ns{1}   (Maximum frequency:  44.472MHz)
   Maximum net skew:   0.393ns
   Minimum input required time before clock:  15.764ns
   Minimum output required time after clock:  11.494ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 12 16:04:10 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 273 MB



