module uart_top (
    input clk,
    input reset,
    input tx_start,
    input [7:0] tx_data,
    input rx,
    output tx,
    output tx_busy,
    output [7:0] rx_data,
    output rx_done
);

uart_tx tx_inst (
    .clk(clk),
    .reset(reset),
    .tx_start(tx_start),
    .data_in(tx_data),
    .tx(tx),
    .tx_busy(tx_busy)
);

uart_rx rx_inst (
    .clk(clk),
    .reset(reset),
    .rx(rx),
    .data_out(rx_data),
    .rx_done(rx_done)
);

endmodule
