INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/40_echo_inf/40_echo_inf.srcs/sim_2/new/echo_inf_sim2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'echo_sim2'
