// Seed: 1700104572
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_5;
  module_0 modCall_1 ();
  assign id_3 = {id_4{id_6 & 1}};
endmodule
module module_2 (
    output uwire id_0,
    output wire  id_1,
    input  tri0  id_2,
    output tri1  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  wire  id_6,
    output uwire id_7,
    output tri0  id_8,
    inout  uwire id_9
    , id_22,
    output tri0  id_10,
    input  tri   id_11,
    input  wire  id_12,
    input  tri   id_13,
    input  tri0  id_14,
    output wand  id_15,
    input  tri0  id_16,
    input  tri1  id_17,
    input  uwire id_18,
    input  wor   id_19,
    output tri0  id_20
);
  module_0 modCall_1 ();
endmodule
