Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 28 23:54:49 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (114)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (114)
--------------------------------
 There are 114 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.360        0.000                      0                 2727        0.219        0.000                      0                 2727        4.020        0.000                       0                  1809  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.360        0.000                      0                 2727        0.219        0.000                      0                 2727        4.020        0.000                       0                  1809  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_9_reg_429_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.927ns  (logic 3.789ns (47.800%)  route 4.138ns (52.200%))
  Logic Levels:           20  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1813, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_9_reg_429_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_9_reg_429_reg[22]/Q
                         net (fo=7, unplaced)         0.776     2.267    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_30_0[22]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.562 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_100/O
                         net (fo=3, unplaced)         0.920     3.482    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_100_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.606 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_64/O
                         net (fo=6, unplaced)         0.481     4.087    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_64_n_0
                         LUT3 (Prop_lut3_I2_O)        0.116     4.203 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_85/O
                         net (fo=8, unplaced)         0.487     4.690    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_85_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     4.814 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_36/O
                         net (fo=1, unplaced)         0.665     5.479    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_36_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.116 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, unplaced)         0.009     6.125    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.242 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.242    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.359 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     6.359    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.476 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     6.476    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.593 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     6.593    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.710 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     6.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.827 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     6.827    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.944 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     6.944    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.061 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     7.061    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.178 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     7.178    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.295 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     7.295    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     7.412    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.529 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     7.529    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.646 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.646    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.763 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.763    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.100 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_1/O[1]
                         net (fo=1, unplaced)         0.800     8.900    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[62]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1813, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.629    10.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  1.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1813, unset)         0.410     0.410    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.715    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/first_q[0]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1813, unset)         0.432     0.432    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/aclk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.496    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK



