
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/xillinx/data/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/xillinx/data/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/xillinx/data/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/project/merge/fpga2/pa.fromHdl.tcl
# create_project -name fpga2 -dir "D:/project/merge/fpga2/planAhead_run_2" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "setpin.ucf" [current_fileset -constrset]
Adding file 'D:/project/merge/fpga2/setpin.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {mux4x1x4.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {counter4.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {btw4.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {bcdto7seg.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {wtb4.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {time_counter.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {split8x4x4.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {edetect.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {display.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clkdiv32ki.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {fpga2.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top fpga2 $srcset
# add_files [list {setpin.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "D:/xillinx/data/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/xillinx/data/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/project/merge/fpga2/time_counter.vhd" into library work
Parsing VHDL file "D:/project/merge/fpga2/fpga2.vhf" into library work
Loading clock regions from D:/xillinx/data/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/xillinx/data/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/xillinx/data/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/xillinx/data/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from D:/xillinx/data/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/xillinx/data/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/xillinx/data/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/project/merge/fpga2/setpin.ucf]
Finished Parsing UCF File [D:/project/merge/fpga2/setpin.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: f7615b47
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  is_pause_output]]
startgroup
set_property package_pin P27 [get_ports p27]
endgroup
startgroup
set_property package_pin P29 [get_ports p29]
endgroup
startgroup
set_property package_pin P30 [get_ports p30]
endgroup
startgroup
set_property package_pin P32 [get_ports p32]
endgroup
startgroup
set_property package_pin P33 [get_ports p33]
endgroup
startgroup
set_property package_pin P34 [get_ports p34]
endgroup
startgroup
set_property package_pin P35 [get_ports p35]
endgroup
startgroup
set_property package_pin P40 [get_ports p40]
endgroup
startgroup
set_property package_pin P41 [get_ports p41]
endgroup
startgroup
set_property package_pin P43 [get_ports p43]
endgroup
startgroup
set_property package_pin P44 [get_ports p44]
endgroup
startgroup
set_property package_pin P47 [get_ports p47]
endgroup
startgroup
set_property package_pin P82 [get_ports p82]
endgroup
startgroup
set_property package_pin P123 [get_ports p123]
endgroup
startgroup
set_property package_pin P141 [get_ports reset_timer]
endgroup
startgroup
set_property package_pin P126 [get_ports is_pause_output]
endgroup
set_property package_pin "" [get_ports [list  {time_remaining_output[7]}]]
startgroup
set_property package_pin P6 [get_ports {time_remaining_output[7]}]
endgroup
startgroup
set_property package_pin P8 [get_ports {time_remaining_output[6]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {time_remaining_output[5]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {time_remaining_output[4]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {time_remaining_output[3]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {time_remaining_output[2]}]
endgroup
startgroup
set_property package_pin P22 [get_ports {time_remaining_output[1]}]
endgroup
startgroup
set_property package_pin P24 [get_ports {time_remaining_output[0]}]
endgroup
startgroup
set_property package_pin P143 [get_ports {game_state[1]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {game_state[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Nov 07 19:30:42 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
