0.6
2018.2
Jun 14 2018
20:41:02
E:/coding/verilog/Verilog/example6.2_4choose1/example6.2_4choose1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/coding/verilog/Verilog/example6.2_4choose1/example6.2_4choose1.srcs/sim_1/new/test.v,1541771063,verilog,,,,test,,,,,,,,
E:/coding/verilog/Verilog/example6.2_4choose1/example6.2_4choose1.srcs/sources_1/new/mux4_to_1.v,1541770892,verilog,,E:/coding/verilog/Verilog/example6.2_4choose1/example6.2_4choose1.srcs/sim_1/new/test.v,,mux4_to_1;mux4_to_1_ver2,,,,,,,,
