<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <title>CPEN 311 – Lab 1: Tone Organ</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <div class="navbar">
        <a href="index.html">Home</a>
        <a href="cpen311.html">CPEN 311</a>
        <a href="elec291.html">ELEC 291</a>
    </div>

    <div class="content">
        <h1>Lab 1: Tone Organ on the DE1-SoC</h1>
        <p><strong>Course:</strong> CPEN 311 – Digital Logic and Design<br>
        <strong>Date:</strong> 2025-05-22</p>

        <h2>Overview</h2>
        <p>
        This lab focuses on building a one-octave tone organ using the DE1-SoC FPGA. The system maps switch inputs to musical notes, generating
        square waves routed to the board's audio hardware. Additionally, the lab incorporates an LCD emulation (via SignalTap) and LED animation.
        </p>

        <h2>Theory</h2>
        <p>
        The tone organ generates musical notes by slowing down the 50 MHz clock signal from the FPGA to produce audible frequencies. This is done 
        using a counter-based clock divider that waits a specific number of clock ticks before toggling the output signal. Each toggle switches the 
        signal from HIGH to LOW or LOW to HIGH, creating a square wave that can be used to drive the audio output.
        </p>

        <p>
        To determine how many ticks are needed before toggling, we consider that a square wave completes one full cycle with two transitions, one 
        rising and one falling. Therefore, the counter only needs to wait for half the period of the desired output frequency before toggling. 
        </p>

        <p>This leads to the formula:</p>
        
        <p class="indent">
        divider = (ƒclk) * 1 / (2 * ƒtone), where ƒclk is the clock frequency (50E6) and ƒtone is the frequency of the musical note.
        </p>
        
        <p>
        The resulting signal is converted into an 8-bit signed value and sent to the audio codec. SignalTap is used to observe waveform behavior 
        and system state in real time, acting as a debugging interface similar to a virtual LCD.
        </p>


        <h2>Objectives</h2>
        <ul>
            <li>Implement a square-wave tone generator using a clock divider</li>
            <li>Use SW[3:1] to select between 8 tones (Do–Re–Mi–Fa–So–La–Si–Do2)</li>
            <li>Enable audio output using SW[0]</li>
            <li>Display signal information and switch states using SignalTap LCD emulation</li>
            <li>Animate LEDs in a back-and-forth pattern at 1Hz</li>
        </ul>

        <h2>Design</h2>
        <h3>Audio Signal Generation</h3>
        <p>
        A custom clock divider receives a 50 MHz clock and outputs a frequency selected by SW[3:1], generating tones mapped to notes in an octave.
        The output square wave is converted into signed 8-bit audio samples for the codec. 
        </p>
        <pre><code>module Custom_Clk_Divider(
    input logic clk, rst,
    input logic [2:0] select,
    output logic tone_clk
);
    logic [31:0] counter = 0;
    logic [31:0] divider;

    always_comb begin
        case(select)
            3'b000: divider = 47800; // Do
            3'b001: divider = 42670; // Re
            3'b010: divider = 37900; // Mi
            3'b011: divider = 35850; // Fa
            3'b100: divider = 31950; // So
            3'b101: divider = 28400; // La
            3'b110: divider = 25350; // Si
            3'b111: divider = 23900; // Do2
            default: divider = 47800;
        endcase
    end

    always_ff @(posedge clk or posedge rst) begin
        if (rst) begin
            counter <= 0;
            tone_clk <= 0;
        end else if (counter >= divider) begin
            counter <= 0;
            tone_clk <= ~tone_clk;
        end else begin
            counter <= counter + 1;
        end
    end
endmodule</code></pre>

<h3>Switch and Frequency Mapping</h3>
<table>
    <tr>
        <th>SW[3:1]</th>
        <th>Note</th>
        <th>Frequency (Hz)</th>
        <th>Tick Rate (Divider)</th>
    </tr>
    <tr><td>000</td><td>Do</td><td>523</td><td>47800</td></tr>
    <tr><td>001</td><td>Re</td><td>587</td><td>42670</td></tr>
    <tr><td>010</td><td>Mi</td><td>659</td><td>37900</td></tr>
    <tr><td>011</td><td>Fa</td><td>698</td><td>35850</td></tr>
    <tr><td>100</td><td>So</td><td>783</td><td>31950</td></tr>
    <tr><td>101</td><td>La</td><td>880</td><td>28400</td></tr>
    <tr><td>110</td><td>Si</td><td>987</td><td>25350</td></tr>
    <tr><td>111</td><td>Do2</td><td>1046</td><td>23900</td></tr>
</table>



        <h3>SignalTap LCD Console</h3>
        <p>
        The LCD module displays both waveform information and switch states using SignalTap. Two modes are available:
        <ul>
            <li><strong>Scope Mode</strong> (SW[9] = 1): Displays live waveform</li>
            <li><strong>Info Console</strong> (SW[9] = 0): Shows switch status and DAC output</li>
        </ul>
        </p>

        <h3>LED Pattern</h3>
        <p>
        A 1 Hz clock divider updates LEDR[7:0] to create a "bouncing" effect. Timing control is achieved using key debounce and edge detection logic.
        </p>

        <h2>Results</h2>
        <ul>
            <li>Tones matched their expected frequency output via audio jack</li>
            <li>LCD (via SignalTap) correctly displayed signal names and switch states</li>
            <li>LEDs animated from left to right and back every 1 second</li>
        </ul>

        <h2>Conclusion</h2>
        <p>
        This lab introduced core FPGA design techniques, including custom clock division, real-time waveform generation, user interfacing, and SignalTap debugging. 
        The modular approach enabled waveform control, visual feedback, and audio output—all running concurrently.
        </p>

        <h2>Appendix</h2>
        <ul>
            <li>Full Verilog source available in repository</li>
            <li>SignalTap waveform captures (see /captures folder)</li>
        </ul>
    </div>
</body>
</html>
