{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668814483665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668814483665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 20:34:43 2022 " "Processing started: Fri Nov 18 20:34:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668814483665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668814483665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula14 -c aula14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula14 -c aula14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668814483665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668814484261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668814484261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulamips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulamips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-comportamento " "Found design unit 1: ULAMIPS-comportamento" {  } { { "ULAMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/ULAMIPS.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668814497007 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "ULAMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/ULAMIPS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668814497007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668814497007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfULA-comportamento " "Found design unit 1: halfULA-comportamento" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668814497007 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfULA " "Found entity 1: halfULA" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668814497007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668814497007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULAMIPS " "Elaborating entity \"ULAMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668814497054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfULA halfULA:opBit0 " "Elaborating entity \"halfULA\" for hierarchy \"halfULA:opBit0\"" {  } { { "ULAMIPS.vhd" "opBit0" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/ULAMIPS.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668814497085 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R halfULA.vhd(30) " "Inferred latch for \"R\" at halfULA.vhd(30)" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668814497085 "|TopLevel|ULAMIPS:ULA|halfULA:opBit0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit31\|R " "LATCH primitive \"halfULA:opBit31\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit30\|R " "LATCH primitive \"halfULA:opBit30\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit29\|R " "LATCH primitive \"halfULA:opBit29\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit28\|R " "LATCH primitive \"halfULA:opBit28\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit27\|R " "LATCH primitive \"halfULA:opBit27\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit26\|R " "LATCH primitive \"halfULA:opBit26\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit25\|R " "LATCH primitive \"halfULA:opBit25\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit24\|R " "LATCH primitive \"halfULA:opBit24\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit23\|R " "LATCH primitive \"halfULA:opBit23\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit22\|R " "LATCH primitive \"halfULA:opBit22\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit21\|R " "LATCH primitive \"halfULA:opBit21\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit20\|R " "LATCH primitive \"halfULA:opBit20\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit19\|R " "LATCH primitive \"halfULA:opBit19\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit18\|R " "LATCH primitive \"halfULA:opBit18\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit17\|R " "LATCH primitive \"halfULA:opBit17\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit16\|R " "LATCH primitive \"halfULA:opBit16\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit15\|R " "LATCH primitive \"halfULA:opBit15\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit14\|R " "LATCH primitive \"halfULA:opBit14\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit13\|R " "LATCH primitive \"halfULA:opBit13\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit12\|R " "LATCH primitive \"halfULA:opBit12\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit11\|R " "LATCH primitive \"halfULA:opBit11\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit10\|R " "LATCH primitive \"halfULA:opBit10\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit9\|R " "LATCH primitive \"halfULA:opBit9\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit8\|R " "LATCH primitive \"halfULA:opBit8\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit7\|R " "LATCH primitive \"halfULA:opBit7\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit6\|R " "LATCH primitive \"halfULA:opBit6\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit5\|R " "LATCH primitive \"halfULA:opBit5\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit4\|R " "LATCH primitive \"halfULA:opBit4\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit3\|R " "LATCH primitive \"halfULA:opBit3\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit2\|R " "LATCH primitive \"halfULA:opBit2\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit1\|R " "LATCH primitive \"halfULA:opBit1\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "halfULA:opBit0\|R " "LATCH primitive \"halfULA:opBit0\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/aula-16-ULA/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668814497486 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668814498607 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668814499611 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668814499611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668814499669 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668814499669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "116 " "Implemented 116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668814499669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668814499669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668814499700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 20:34:59 2022 " "Processing ended: Fri Nov 18 20:34:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668814499700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668814499700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668814499700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668814499700 ""}
