Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb 25 10:23:27 2019
| Host         : WK142 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      6 |            1 |
|      8 |            2 |
|     10 |            4 |
|     12 |            1 |
|    16+ |           14 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             172 |           23 |
| Yes          | No                    | No                     |             182 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              54 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+----------------------------------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                 |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------+----------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | m_OLEDCtrl/oled_vbat_i_1_n_0                  |                                              |                1 |              2 |
|  clk_IBUF_BUFG | m_OLEDCtrl/oled_vdd_i_1_n_0                   |                                              |                1 |              2 |
|  clk_IBUF_BUFG | m_OLEDCtrl/oled_res_i_1_n_0                   |                                              |                1 |              2 |
|  clk_IBUF_BUFG | m_OLEDCtrl/oled_dc_i_1_n_0                    |                                              |                1 |              2 |
|  clk_IBUF_BUFG | m_OLEDCtrl/write_byte_count[2]_i_1_n_0        |                                              |                2 |              6 |
|  clk_IBUF_BUFG | m_OLEDCtrl/SPI_CTRL/shift_counter[3]_i_2_n_0  | m_OLEDCtrl/SPI_CTRL/shift_counter[3]_i_1_n_0 |                2 |              8 |
|  clk_IBUF_BUFG | m_OLEDCtrl/startup_count[3]_i_1_n_0           |                                              |                1 |              8 |
|  clk_IBUF_BUFG |                                               | m_OLEDCtrl/SPI_CTRL/counter[4]_i_1_n_0       |                2 |             10 |
|  clk_IBUF_BUFG | m_OLEDCtrl/temp_delay_ms[7]_i_2_n_0           | m_OLEDCtrl/temp_delay_ms[7]_i_1_n_0          |                1 |             10 |
|  clk_IBUF_BUFG | m_OLEDCtrl/temp_page[1]_i_1_n_0               |                                              |                2 |             10 |
|  clk_IBUF_BUFG | m_OLEDCtrl/after_state[5]_i_1_n_0             |                                              |                2 |             10 |
|  clk_IBUF_BUFG | write_base_addr[8]_i_2_n_0                    | write_base_addr[8]_i_1_n_0                   |                2 |             12 |
|  clk_IBUF_BUFG | m_OLEDCtrl/MS_DELAY/stop_time[7]_i_1_n_0      |                                              |                3 |             16 |
|  clk_IBUF_BUFG | m_OLEDCtrl/state[7]_i_1_n_0                   |                                              |                7 |             16 |
|  clk_IBUF_BUFG | m_OLEDCtrl/temp_spi_data[7]_i_1_n_0           |                                              |                3 |             16 |
|  clk_IBUF_BUFG | m_OLEDCtrl/SPI_CTRL/shift_register[7]_i_1_n_0 |                                              |                2 |             16 |
|  clk_IBUF_BUFG | m_OLEDCtrl/temp_index[6]_i_1_n_0              |                                              |                3 |             20 |
|  clk_IBUF_BUFG | m_OLEDCtrl/MS_DELAY/ms_counter                | m_OLEDCtrl/MS_DELAY/ms_counter[0]_i_1_n_0    |                3 |             24 |
|  clk_IBUF_BUFG | m_OLEDCtrl/temp_write_base_addr[8]_i_1_n_0    |                                              |                3 |             26 |
|  clk_IBUF_BUFG | m_OLEDCtrl/iop_state_select_i_1_n_0           |                                              |                2 |             30 |
|  clk_IBUF_BUFG |                                               | get_rst/count[0]_i_1_n_0                     |                4 |             32 |
|  clk_IBUF_BUFG |                                               | get_dBtnC/count[0]_i_1_n_0                   |                4 |             32 |
|  clk_IBUF_BUFG |                                               | get_dBtnU/count[0]_i_1_n_0                   |                4 |             32 |
|  clk_IBUF_BUFG |                                               | get_dBtnD/count[0]_i_1_n_0                   |                4 |             32 |
|  clk_IBUF_BUFG |                                               | m_OLEDCtrl/MS_DELAY/clk_counter[16]_i_1_n_0  |                5 |             34 |
|  clk_IBUF_BUFG |                                               |                                              |               20 |             72 |
+----------------+-----------------------------------------------+----------------------------------------------+------------------+----------------+


