Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto d9b9cc6e39884e21b4b4bdfb8307ce90 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_factorial_CU_behav xil_defaultlib.tb_factorial_CU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.factorial_CU
Compiling module xil_defaultlib.tb_factorial_CU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_factorial_CU_behav
