/* begin_generated_IBM_copyright_prolog                             */
/*                                                                  */
/* This is an automatically generated copyright prolog.             */
/* After initializing,  DO NOT MODIFY OR MOVE                       */
/*  --------------------------------------------------------------- */
/*                                                                  */
/* Licensed Materials - Property of IBM                             */
/* Blue Gene/Q                                                      */
/* (C) Copyright IBM Corp.  2010, 2012                              */
/* US Government Users Restricted Rights - Use, duplication or      */
/*   disclosure restricted by GSA ADP Schedule Contract with IBM    */
/*   Corp.                                                          */
/*                                                                  */
/* This software is available to you under the Eclipse Public       */
/* License (EPL).                                                   */
/*                                                                  */
/*  --------------------------------------------------------------- */
/*                                                                  */
/* end_generated_IBM_copyright_prolog                               */


  // Detailed summaries of specific error bits:
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T0_PARITY_ERR_DESCR = "(inj_t0_parity_err) Injection FIFO t0 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T0_INV_STATE_DESCR = "(inj_t0_inv_state) Injection FIFO t0 clk_500 FSM invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T0_UE0_DESCR = "(inj_t0_ue0) Injection FIFO t0 clk_500 uncorrectable error 0. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T0_UE1_DESCR = "(inj_t0_ue1) Injection FIFO t0 clk_500 uncorrectable error 1. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T0_VALID_BYTES_ERR_DESCR = "(inj_t0_valid_bytes_err) Injection FIFO t0 packet number of valid bytes is greater than packet size. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T1_PARITY_ERR_DESCR = "(inj_t1_parity_err) Injection FIFO t1 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T1_INV_STATE_DESCR = "(inj_t1_inv_state) Injection FIFO t1 clk_500 FSM invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T1_UE0_DESCR = "(inj_t1_ue0) Injection FIFO t1 clk_500 uncorrectable error 0. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T1_UE1_DESCR = "(inj_t1_ue1) Injection FIFO t1 clk_500 uncorrectable error 1. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T1_VALID_BYTES_ERR_DESCR = "(inj_t1_valid_bytes_err) Injection FIFO t1 packet number of valid bytes is greater than packet size. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T2_PARITY_ERR_DESCR = "(inj_t2_parity_err) Injection FIFO t2 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T2_INV_STATE_DESCR = "(inj_t2_inv_state) Injection FIFO t2 clk_500 FSM invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T2_UE0_DESCR = "(inj_t2_ue0) Injection FIFO t2 clk_500 uncorrectable error 0. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T2_UE1_DESCR = "(inj_t2_ue1) Injection FIFO t2 clk_500 uncorrectable error 1. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T2_VALID_BYTES_ERR_DESCR = "(inj_t2_valid_bytes_err) Injection FIFO t2 packet number of valid bytes is greater than packet size. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T3_PARITY_ERR_DESCR = "(inj_t3_parity_err) Injection FIFO t3 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T3_INV_STATE_DESCR = "(inj_t3_inv_state) Injection FIFO t3 clk_500 FSM invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T3_UE0_DESCR = "(inj_t3_ue0) Injection FIFO t3 clk_500 uncorrectable error 0. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T3_UE1_DESCR = "(inj_t3_ue1) Injection FIFO t3 clk_500 uncorrectable error 1. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T3_VALID_BYTES_ERR_DESCR = "(inj_t3_valid_bytes_err) Injection FIFO t3 packet number of valid bytes is greater than packet size. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T0_T3_TOP_PARITY_ERR_DESCR = "(inj_t0_t3_top_parity_err) Injection FIFO t0 to t3 clk_500 top level parity error. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T4_PARITY_ERR_DESCR = "(inj_t4_parity_err) Injection FIFO t4 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T4_INV_STATE_DESCR = "(inj_t4_inv_state) Injection FIFO t4 clk_500 FSM invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T4_UE0_DESCR = "(inj_t4_ue0) Injection FIFO t4 clk_500 uncorrectable error 0. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T4_UE1_DESCR = "(inj_t4_ue1) Injection FIFO t4 clk_500 uncorrectable error 1. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T4_VALID_BYTES_ERR_DESCR = "(inj_t4_valid_bytes_err) Injection FIFO t4 packet number of valid bytes is greater than packet size. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T5_PARITY_ERR_DESCR = "(inj_t5_parity_err) Injection FIFO t5 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T5_INV_STATE_DESCR = "(inj_t5_inv_state) Injection FIFO t5 clk_500 FSM invalid state . ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T5_UE0_DESCR = "(inj_t5_ue0) Injection FIFO t5 clk_500 uncorrectable error 0. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T5_UE1_DESCR = "(inj_t5_ue1) Injection FIFO t5 clk_500 uncorrectable error 1. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T5_VALID_BYTES_ERR_DESCR = "(inj_t5_valid_bytes_err) Injection FIFO t5 packet number of valid bytes is greater than packet size. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T6_PARITY_ERR_DESCR = "(inj_t6_parity_err) Injection FIFO t6 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T6_INV_STATE_DESCR = "(inj_t6_inv_state) Injection FIFO t6 clk_500 FSM invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T6_UE0_DESCR = "(inj_t6_ue0) Injection FIFO t6 clk_500 uncorrectable error 0. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T6_UE1_DESCR = "(inj_t6_ue1) Injection FIFO t6 clk_500 uncorrectable error 1. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T6_VALID_BYTES_ERR_DESCR = "(inj_t6_valid_bytes_err) Injection FIFO t6 packet number of valid bytes is greater than packet size. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T7_PARITY_ERR_DESCR = "(inj_t7_parity_err) Injection FIFO t7 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T7_INV_STATE_DESCR = "(inj_t7_inv_state) Injection FIFO t7 clk_500 FSM invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T7_UE0_DESCR = "(inj_t7_ue0) Injection FIFO t7 clk_500 uncorrectable error 0. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T7_UE1_DESCR = "(inj_t7_ue1) Injection FIFO t7 clk_500 uncorrectable error 1. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T7_VALID_BYTES_ERR_DESCR = "(inj_t7_valid_bytes_err) Injection FIFO t7 packet number of valid bytes is greater than packet size. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T4_T7_TOP_PARITY_ERR_DESCR = "(inj_t4_t7_top_parity_err) Injection FIFO t4 to t7 clk_500 top level parity error. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T8_PARITY_ERR_DESCR = "(inj_t8_parity_err) Injection FIFO t8 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T8_INV_STATE_DESCR = "(inj_t8_inv_state) Injection FIFO t8 clk_500 FSM invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T8_UE0_DESCR = "(inj_t8_ue0) Injection FIFO t8 clk_500 uncorrectable error 0. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T8_UE1_DESCR = "(inj_t8_ue1) Injection FIFO t8 clk_500 uncorrectable error 1. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T8_VALID_BYTES_ERR_DESCR = "(inj_t8_valid_bytes_err) Injection FIFO t8 packet number of valid bytes is greater than packet size. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T9_PARITY_ERR_DESCR = "(inj_t9_parity_err) Injection FIFO t9 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T9_INV_STATE_DESCR = "(inj_t9_inv_state) Injection FIFO t9 clk_500 FSM invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T9_UE0_DESCR = "(inj_t9_ue0) Injection FIFO t9 clk_500 uncorrectable error 0. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T9_UE1_DESCR = "(inj_t9_ue1) Injection FIFO t9 clk_500 uncorrectable error 1. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T9_VALID_BYTES_ERR_DESCR = "(inj_t9_valid_bytes_err) Injection FIFO t9 packet number of valid bytes is greater than packet size. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_L0_PARITY_ERR_DESCR = "(inj_l0_parity_err) Injection FIFO l0 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_L0_INV_STATE_DESCR = "(inj_l0_inv_state) Injection FIFO l0 clk_500 FSM invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_L0_UE0_DESCR = "(inj_l0_ue0) Injection FIFO l0 clk_500 uncorrectable error 0. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_L0_UE1_DESCR = "(inj_l0_ue1) Injection FIFO l0 clk_500 uncorrectable error 1. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_L0_VALID_BYTES_ERR_DESCR = "(inj_l0_valid_bytes_err) Injection FIFO l0 packet number of valid bytes is greater than packet size. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_L1_PARITY_ERR_DESCR = "(inj_l1_parity_err) Injection FIFO l1 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_L1_INV_STATE_DESCR = "(inj_l1_inv_state) Injection FIFO l1 clk_500 FSM invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_L1_UE0_DESCR = "(inj_l1_ue0) Injection FIFO l1 clk_500 uncorrectable error 0. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_L1_UE1_DESCR = "(inj_l1_ue1) Injection FIFO l1 clk_500 uncorrectable error 1. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_L1_VALID_BYTES_ERR_DESCR = "(inj_l1_valid_bytes_err) Injection FIFO l1 packet number of valid bytes is greater than packet size. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_T8_L1_TOP_PARITY_ERR_DESCR = "(inj_t8_l1_top_parity_err) Injection FIFO t8, t9, l0, l1 clk_500 top level parity error. ";
  const std::string ND_500_DCR_FATAL_ERR0_INJ_HP_PARITY_ERR_DESCR = "(inj_hp_parity_err) Injection FIFO hp clk_500 parity error. ";

void decode_ND_500_DCR_FATAL_ERR0( ostringstream& str, uint64_t status ) {

  if ( status == 0 ) // If status is clear, there is nothing to do.
    return;

  str << "ND_500_FATAL_ERR0 : ";


  if ( ( status & ((uint64_t)1 << (63-0-0) ) ) != 0 ) // inj_t0_parity_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T0_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-1) ) ) != 0 ) // inj_t0_inv_state
    str << ND_500_DCR_FATAL_ERR0_INJ_T0_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-2) ) ) != 0 ) // inj_t0_ue0
    str << ND_500_DCR_FATAL_ERR0_INJ_T0_UE0_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-3) ) ) != 0 ) // inj_t0_ue1
    str << ND_500_DCR_FATAL_ERR0_INJ_T0_UE1_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-4) ) ) != 0 ) // inj_t0_valid_bytes_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T0_VALID_BYTES_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-5) ) ) != 0 ) // inj_t1_parity_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T1_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-6) ) ) != 0 ) // inj_t1_inv_state
    str << ND_500_DCR_FATAL_ERR0_INJ_T1_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-7) ) ) != 0 ) // inj_t1_ue0
    str << ND_500_DCR_FATAL_ERR0_INJ_T1_UE0_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-8) ) ) != 0 ) // inj_t1_ue1
    str << ND_500_DCR_FATAL_ERR0_INJ_T1_UE1_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-9) ) ) != 0 ) // inj_t1_valid_bytes_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T1_VALID_BYTES_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-10) ) ) != 0 ) // inj_t2_parity_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T2_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-11) ) ) != 0 ) // inj_t2_inv_state
    str << ND_500_DCR_FATAL_ERR0_INJ_T2_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-12) ) ) != 0 ) // inj_t2_ue0
    str << ND_500_DCR_FATAL_ERR0_INJ_T2_UE0_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-13) ) ) != 0 ) // inj_t2_ue1
    str << ND_500_DCR_FATAL_ERR0_INJ_T2_UE1_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-14) ) ) != 0 ) // inj_t2_valid_bytes_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T2_VALID_BYTES_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-15) ) ) != 0 ) // inj_t3_parity_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T3_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-16) ) ) != 0 ) // inj_t3_inv_state
    str << ND_500_DCR_FATAL_ERR0_INJ_T3_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-17) ) ) != 0 ) // inj_t3_ue0
    str << ND_500_DCR_FATAL_ERR0_INJ_T3_UE0_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-18) ) ) != 0 ) // inj_t3_ue1
    str << ND_500_DCR_FATAL_ERR0_INJ_T3_UE1_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-19) ) ) != 0 ) // inj_t3_valid_bytes_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T3_VALID_BYTES_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-20) ) ) != 0 ) // inj_t0_t3_top_parity_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T0_T3_TOP_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-21) ) ) != 0 ) // inj_t4_parity_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T4_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-22) ) ) != 0 ) // inj_t4_inv_state
    str << ND_500_DCR_FATAL_ERR0_INJ_T4_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-23) ) ) != 0 ) // inj_t4_ue0
    str << ND_500_DCR_FATAL_ERR0_INJ_T4_UE0_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-24) ) ) != 0 ) // inj_t4_ue1
    str << ND_500_DCR_FATAL_ERR0_INJ_T4_UE1_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-25) ) ) != 0 ) // inj_t4_valid_bytes_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T4_VALID_BYTES_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-26) ) ) != 0 ) // inj_t5_parity_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T5_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-27) ) ) != 0 ) // inj_t5_inv_state
    str << ND_500_DCR_FATAL_ERR0_INJ_T5_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-28) ) ) != 0 ) // inj_t5_ue0
    str << ND_500_DCR_FATAL_ERR0_INJ_T5_UE0_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-29) ) ) != 0 ) // inj_t5_ue1
    str << ND_500_DCR_FATAL_ERR0_INJ_T5_UE1_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-30) ) ) != 0 ) // inj_t5_valid_bytes_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T5_VALID_BYTES_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-31) ) ) != 0 ) // inj_t6_parity_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T6_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-32) ) ) != 0 ) // inj_t6_inv_state
    str << ND_500_DCR_FATAL_ERR0_INJ_T6_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-33) ) ) != 0 ) // inj_t6_ue0
    str << ND_500_DCR_FATAL_ERR0_INJ_T6_UE0_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-34) ) ) != 0 ) // inj_t6_ue1
    str << ND_500_DCR_FATAL_ERR0_INJ_T6_UE1_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-35) ) ) != 0 ) // inj_t6_valid_bytes_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T6_VALID_BYTES_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-36) ) ) != 0 ) // inj_t7_parity_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T7_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-37) ) ) != 0 ) // inj_t7_inv_state
    str << ND_500_DCR_FATAL_ERR0_INJ_T7_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-38) ) ) != 0 ) // inj_t7_ue0
    str << ND_500_DCR_FATAL_ERR0_INJ_T7_UE0_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-39) ) ) != 0 ) // inj_t7_ue1
    str << ND_500_DCR_FATAL_ERR0_INJ_T7_UE1_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-40) ) ) != 0 ) // inj_t7_valid_bytes_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T7_VALID_BYTES_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-41) ) ) != 0 ) // inj_t4_t7_top_parity_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T4_T7_TOP_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-42) ) ) != 0 ) // inj_t8_parity_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T8_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-43) ) ) != 0 ) // inj_t8_inv_state
    str << ND_500_DCR_FATAL_ERR0_INJ_T8_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-44) ) ) != 0 ) // inj_t8_ue0
    str << ND_500_DCR_FATAL_ERR0_INJ_T8_UE0_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-45) ) ) != 0 ) // inj_t8_ue1
    str << ND_500_DCR_FATAL_ERR0_INJ_T8_UE1_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-46) ) ) != 0 ) // inj_t8_valid_bytes_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T8_VALID_BYTES_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-47) ) ) != 0 ) // inj_t9_parity_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T9_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-48) ) ) != 0 ) // inj_t9_inv_state
    str << ND_500_DCR_FATAL_ERR0_INJ_T9_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-49) ) ) != 0 ) // inj_t9_ue0
    str << ND_500_DCR_FATAL_ERR0_INJ_T9_UE0_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-50) ) ) != 0 ) // inj_t9_ue1
    str << ND_500_DCR_FATAL_ERR0_INJ_T9_UE1_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-51) ) ) != 0 ) // inj_t9_valid_bytes_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T9_VALID_BYTES_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-52) ) ) != 0 ) // inj_l0_parity_err
    str << ND_500_DCR_FATAL_ERR0_INJ_L0_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-53) ) ) != 0 ) // inj_l0_inv_state
    str << ND_500_DCR_FATAL_ERR0_INJ_L0_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-54) ) ) != 0 ) // inj_l0_ue0
    str << ND_500_DCR_FATAL_ERR0_INJ_L0_UE0_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-55) ) ) != 0 ) // inj_l0_ue1
    str << ND_500_DCR_FATAL_ERR0_INJ_L0_UE1_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-56) ) ) != 0 ) // inj_l0_valid_bytes_err
    str << ND_500_DCR_FATAL_ERR0_INJ_L0_VALID_BYTES_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-57) ) ) != 0 ) // inj_l1_parity_err
    str << ND_500_DCR_FATAL_ERR0_INJ_L1_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-58) ) ) != 0 ) // inj_l1_inv_state
    str << ND_500_DCR_FATAL_ERR0_INJ_L1_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-59) ) ) != 0 ) // inj_l1_ue0
    str << ND_500_DCR_FATAL_ERR0_INJ_L1_UE0_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-60) ) ) != 0 ) // inj_l1_ue1
    str << ND_500_DCR_FATAL_ERR0_INJ_L1_UE1_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-61) ) ) != 0 ) // inj_l1_valid_bytes_err
    str << ND_500_DCR_FATAL_ERR0_INJ_L1_VALID_BYTES_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-62) ) ) != 0 ) // inj_t8_l1_top_parity_err
    str << ND_500_DCR_FATAL_ERR0_INJ_T8_L1_TOP_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-63) ) ) != 0 ) // inj_hp_parity_err
    str << ND_500_DCR_FATAL_ERR0_INJ_HP_PARITY_ERR_DESCR;
}


  // Detailed summaries of specific error bits:
  const std::string ND_500_DCR_FATAL_ERR1_INJ_HP_INV_STATE_DESCR = "(inj_hp_inv_state) Injection FIFO hp clk_500 FSM invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_HP_UE0_DESCR = "(inj_hp_ue0) Injection FIFO hp clk_500 uncorrectable error 0. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_HP_UE1_DESCR = "(inj_hp_ue1) Injection FIFO hp clk_500 uncorrectable error 1. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_HP_VALID_BYTES_ERR_DESCR = "(inj_hp_valid_bytes_err) Injection FIFO hp packet number of valid bytes is greater than packet size. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_IO_PARITY_ERR_DESCR = "(inj_io_parity_err) Injection FIFO IO clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_IO_INV_STATE_DESCR = "(inj_io_inv_state) Injection FIFO IO clk_500 FSM invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_IO_UE0_DESCR = "(inj_io_ue0) Injection FIFO IO clk_500 uncorrectable error 0. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_IO_UE1_DESCR = "(inj_io_ue1) Injection FIFO IO clk_500 uncorrectable error 1. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_IO_VALID_BYTES_ERR_DESCR = "(inj_io_valid_bytes_err) Injection FIFO IO packet number of valid bytes is greater than packet size. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_C0_PARITY_ERR_DESCR = "(inj_c0_parity_err) Injection FIFO c0 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_C0_INV_STATE_DESCR = "(inj_c0_inv_state) Injection FIFO c0 clk_500 FSM invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_C0_UE0_DESCR = "(inj_c0_ue0) Injection FIFO c0 clk_500 uncorrectable error 0. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_C0_UE1_DESCR = "(inj_c0_ue1) Injection FIFO c0 clk_500 uncorrectable error 1. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_C0_VALID_BYTES_ERR_DESCR = "(inj_c0_valid_bytes_err) Injection FIFO c0 packet number of valid bytes is greater than packet size. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_C1_PARITY_ERR_DESCR = "(inj_c1_parity_err) Injection FIFO c1 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_C1_INV_STATE_DESCR = "(inj_c1_inv_state) Injection FIFO c1 clk_500 FSM invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_C1_UE0_DESCR = "(inj_c1_ue0) Injection FIFO c1 clk_500 uncorrectable error 0. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_C1_UE1_DESCR = "(inj_c1_ue1) Injection FIFO c1 clk_500 uncorrectable error 1. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_C1_VALID_BYTES_ERR_DESCR = "(inj_c1_valid_bytes_err) Injection FIFO c1 packet number of valid bytes is greater than packet size. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_HP_C1_TOP_PARITY_ERR_DESCR = "(inj_hp_c1_top_parity_err) Injection FIFO hp, io, c0, c1 clk_500 top level parity error. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T0_INVALID_GRANT_DESCR = "(inj_t0_invalid_grant) Injection FIFO t0 received grant in incorrect state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T1_INVALID_GRANT_DESCR = "(inj_t1_invalid_grant) Injection FIFO t1 received grant in incorrect state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T2_INVALID_GRANT_DESCR = "(inj_t2_invalid_grant) Injection FIFO t2 received grant in incorrect state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T3_INVALID_GRANT_DESCR = "(inj_t3_invalid_grant) Injection FIFO t3 received grant in incorrect state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T4_INVALID_GRANT_DESCR = "(inj_t4_invalid_grant) Injection FIFO t4 received grant in incorrect state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T5_INVALID_GRANT_DESCR = "(inj_t5_invalid_grant) Injection FIFO t5 received grant in incorrect state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T6_INVALID_GRANT_DESCR = "(inj_t6_invalid_grant) Injection FIFO t6 received grant in incorrect state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T7_INVALID_GRANT_DESCR = "(inj_t7_invalid_grant) Injection FIFO t7 received grant in incorrect state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T8_INVALID_GRANT_DESCR = "(inj_t8_invalid_grant) Injection FIFO t8 received grant in incorrect state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T9_INVALID_GRANT_DESCR = "(inj_t9_invalid_grant) Injection FIFO t9 received grant in incorrect state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_L0_INVALID_GRANT_DESCR = "(inj_l0_invalid_grant) Injection FIFO l0 received grant in incorrect state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_L1_INVALID_GRANT_DESCR = "(inj_l1_invalid_grant) Injection FIFO l1 received grant in incorrect state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_HP_INVALID_GRANT_DESCR = "(inj_hp_invalid_grant) Injection FIFO hp received grant in incorrect state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_IO_INVALID_GRANT_DESCR = "(inj_io_invalid_grant) Injection FIFO IO received grant in incorrect state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_C0_INVALID_GRANT_DESCR = "(inj_c0_invalid_grant) Injection FIFO c0 received grant in incorrect state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_C1_INVALID_GRANT_DESCR = "(inj_c1_invalid_grant) Injection FIFO c1 received grant in incorrect state. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T0_ARB_PARITY_ERR_DESCR = "(inj_t0_arb_parity_err) Injection FIFO t0 arbiter parity error. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T1_ARB_PARITY_ERR_DESCR = "(inj_t1_arb_parity_err) Injection FIFO t1 arbiter parity error. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T2_ARB_PARITY_ERR_DESCR = "(inj_t2_arb_parity_err) Injection FIFO t2 arbiter parity error. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T3_ARB_PARITY_ERR_DESCR = "(inj_t3_arb_parity_err) Injection FIFO t3 arbiter parity error. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T4_ARB_PARITY_ERR_DESCR = "(inj_t4_arb_parity_err) Injection FIFO t4 arbiter parity error. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T5_ARB_PARITY_ERR_DESCR = "(inj_t5_arb_parity_err) Injection FIFO t5 arbiter parity error. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T6_ARB_PARITY_ERR_DESCR = "(inj_t6_arb_parity_err) Injection FIFO t6 arbiter parity error. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T7_ARB_PARITY_ERR_DESCR = "(inj_t7_arb_parity_err) Injection FIFO t7 arbiter parity error. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T8_ARB_PARITY_ERR_DESCR = "(inj_t8_arb_parity_err) Injection FIFO t8 arbiter parity error. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_T9_ARB_PARITY_ERR_DESCR = "(inj_t9_arb_parity_err) Injection FIFO t9 arbiter parity error. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_HP_ARB_PARITY_ERR_DESCR = "(inj_hp_arb_parity_err) Injection FIFO hp arbiter parity error. ";
  const std::string ND_500_DCR_FATAL_ERR1_INJ_IO_ARB_PARITY_ERR_DESCR = "(inj_io_arb_parity_err) Injection FIFO IO arbiter parity error. ";

void decode_ND_500_DCR_FATAL_ERR1( ostringstream& str, uint64_t status ) {

  if ( status == 0 ) // If status is clear, there is nothing to do.
    return;

  str << "ND_500_FATAL_ERR1 : ";


  if ( ( status & ((uint64_t)1 << (63-0-0) ) ) != 0 ) // inj_hp_inv_state
    str << ND_500_DCR_FATAL_ERR1_INJ_HP_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-1) ) ) != 0 ) // inj_hp_ue0
    str << ND_500_DCR_FATAL_ERR1_INJ_HP_UE0_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-2) ) ) != 0 ) // inj_hp_ue1
    str << ND_500_DCR_FATAL_ERR1_INJ_HP_UE1_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-3) ) ) != 0 ) // inj_hp_valid_bytes_err
    str << ND_500_DCR_FATAL_ERR1_INJ_HP_VALID_BYTES_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-4) ) ) != 0 ) // inj_io_parity_err
    str << ND_500_DCR_FATAL_ERR1_INJ_IO_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-5) ) ) != 0 ) // inj_io_inv_state
    str << ND_500_DCR_FATAL_ERR1_INJ_IO_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-6) ) ) != 0 ) // inj_io_ue0
    str << ND_500_DCR_FATAL_ERR1_INJ_IO_UE0_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-7) ) ) != 0 ) // inj_io_ue1
    str << ND_500_DCR_FATAL_ERR1_INJ_IO_UE1_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-8) ) ) != 0 ) // inj_io_valid_bytes_err
    str << ND_500_DCR_FATAL_ERR1_INJ_IO_VALID_BYTES_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-9) ) ) != 0 ) // inj_c0_parity_err
    str << ND_500_DCR_FATAL_ERR1_INJ_C0_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-10) ) ) != 0 ) // inj_c0_inv_state
    str << ND_500_DCR_FATAL_ERR1_INJ_C0_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-11) ) ) != 0 ) // inj_c0_ue0
    str << ND_500_DCR_FATAL_ERR1_INJ_C0_UE0_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-12) ) ) != 0 ) // inj_c0_ue1
    str << ND_500_DCR_FATAL_ERR1_INJ_C0_UE1_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-13) ) ) != 0 ) // inj_c0_valid_bytes_err
    str << ND_500_DCR_FATAL_ERR1_INJ_C0_VALID_BYTES_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-14) ) ) != 0 ) // inj_c1_parity_err
    str << ND_500_DCR_FATAL_ERR1_INJ_C1_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-15) ) ) != 0 ) // inj_c1_inv_state
    str << ND_500_DCR_FATAL_ERR1_INJ_C1_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-16) ) ) != 0 ) // inj_c1_ue0
    str << ND_500_DCR_FATAL_ERR1_INJ_C1_UE0_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-17) ) ) != 0 ) // inj_c1_ue1
    str << ND_500_DCR_FATAL_ERR1_INJ_C1_UE1_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-18) ) ) != 0 ) // inj_c1_valid_bytes_err
    str << ND_500_DCR_FATAL_ERR1_INJ_C1_VALID_BYTES_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-19) ) ) != 0 ) // inj_hp_c1_top_parity_err
    str << ND_500_DCR_FATAL_ERR1_INJ_HP_C1_TOP_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-20) ) ) != 0 ) // inj_t0_invalid_grant
    str << ND_500_DCR_FATAL_ERR1_INJ_T0_INVALID_GRANT_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-21) ) ) != 0 ) // inj_t1_invalid_grant
    str << ND_500_DCR_FATAL_ERR1_INJ_T1_INVALID_GRANT_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-22) ) ) != 0 ) // inj_t2_invalid_grant
    str << ND_500_DCR_FATAL_ERR1_INJ_T2_INVALID_GRANT_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-23) ) ) != 0 ) // inj_t3_invalid_grant
    str << ND_500_DCR_FATAL_ERR1_INJ_T3_INVALID_GRANT_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-24) ) ) != 0 ) // inj_t4_invalid_grant
    str << ND_500_DCR_FATAL_ERR1_INJ_T4_INVALID_GRANT_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-25) ) ) != 0 ) // inj_t5_invalid_grant
    str << ND_500_DCR_FATAL_ERR1_INJ_T5_INVALID_GRANT_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-26) ) ) != 0 ) // inj_t6_invalid_grant
    str << ND_500_DCR_FATAL_ERR1_INJ_T6_INVALID_GRANT_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-27) ) ) != 0 ) // inj_t7_invalid_grant
    str << ND_500_DCR_FATAL_ERR1_INJ_T7_INVALID_GRANT_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-28) ) ) != 0 ) // inj_t8_invalid_grant
    str << ND_500_DCR_FATAL_ERR1_INJ_T8_INVALID_GRANT_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-29) ) ) != 0 ) // inj_t9_invalid_grant
    str << ND_500_DCR_FATAL_ERR1_INJ_T9_INVALID_GRANT_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-30) ) ) != 0 ) // inj_l0_invalid_grant
    str << ND_500_DCR_FATAL_ERR1_INJ_L0_INVALID_GRANT_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-31) ) ) != 0 ) // inj_l1_invalid_grant
    str << ND_500_DCR_FATAL_ERR1_INJ_L1_INVALID_GRANT_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-32) ) ) != 0 ) // inj_hp_invalid_grant
    str << ND_500_DCR_FATAL_ERR1_INJ_HP_INVALID_GRANT_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-33) ) ) != 0 ) // inj_io_invalid_grant
    str << ND_500_DCR_FATAL_ERR1_INJ_IO_INVALID_GRANT_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-34) ) ) != 0 ) // inj_c0_invalid_grant
    str << ND_500_DCR_FATAL_ERR1_INJ_C0_INVALID_GRANT_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-35) ) ) != 0 ) // inj_c1_invalid_grant
    str << ND_500_DCR_FATAL_ERR1_INJ_C1_INVALID_GRANT_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-36) ) ) != 0 ) // inj_t0_arb_parity_err
    str << ND_500_DCR_FATAL_ERR1_INJ_T0_ARB_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-37) ) ) != 0 ) // inj_t1_arb_parity_err
    str << ND_500_DCR_FATAL_ERR1_INJ_T1_ARB_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-38) ) ) != 0 ) // inj_t2_arb_parity_err
    str << ND_500_DCR_FATAL_ERR1_INJ_T2_ARB_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-39) ) ) != 0 ) // inj_t3_arb_parity_err
    str << ND_500_DCR_FATAL_ERR1_INJ_T3_ARB_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-40) ) ) != 0 ) // inj_t4_arb_parity_err
    str << ND_500_DCR_FATAL_ERR1_INJ_T4_ARB_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-41) ) ) != 0 ) // inj_t5_arb_parity_err
    str << ND_500_DCR_FATAL_ERR1_INJ_T5_ARB_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-42) ) ) != 0 ) // inj_t6_arb_parity_err
    str << ND_500_DCR_FATAL_ERR1_INJ_T6_ARB_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-43) ) ) != 0 ) // inj_t7_arb_parity_err
    str << ND_500_DCR_FATAL_ERR1_INJ_T7_ARB_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-44) ) ) != 0 ) // inj_t8_arb_parity_err
    str << ND_500_DCR_FATAL_ERR1_INJ_T8_ARB_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-45) ) ) != 0 ) // inj_t9_arb_parity_err
    str << ND_500_DCR_FATAL_ERR1_INJ_T9_ARB_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-46) ) ) != 0 ) // inj_hp_arb_parity_err
    str << ND_500_DCR_FATAL_ERR1_INJ_HP_ARB_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-47) ) ) != 0 ) // inj_io_arb_parity_err
    str << ND_500_DCR_FATAL_ERR1_INJ_IO_ARB_PARITY_ERR_DESCR;
}


  // Detailed summaries of specific error bits:
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T0_PARITY_ERR_DESCR = "(rcp_t0_parity_err) Reception FIFO t0 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T0_INV_STATE_DESCR = "(rcp_t0_inv_state) Reception FIFO t0 clk_500 invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T1_PARITY_ERR_DESCR = "(rcp_t1_parity_err) Reception FIFO t1 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T1_INV_STATE_DESCR = "(rcp_t1_inv_state) Reception FIFO t1 clk_500 invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T2_PARITY_ERR_DESCR = "(rcp_t2_parity_err) Reception FIFO t2 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T2_INV_STATE_DESCR = "(rcp_t2_inv_state) Reception FIFO t2 clk_500 invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T3_PARITY_ERR_DESCR = "(rcp_t3_parity_err) Reception FIFO t3 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T3_INV_STATE_DESCR = "(rcp_t3_inv_state) Reception FIFO t3 clk_500 invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T4_PARITY_ERR_DESCR = "(rcp_t4_parity_err) Reception FIFO t4 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T4_INV_STATE_DESCR = "(rcp_t4_inv_state) Reception FIFO t4 clk_500 invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T5_PARITY_ERR_DESCR = "(rcp_t5_parity_err) Reception FIFO t5 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T5_INV_STATE_DESCR = "(rcp_t5_inv_state) Reception FIFO t5 clk_500 invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T6_PARITY_ERR_DESCR = "(rcp_t6_parity_err) Reception FIFO t6 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T6_INV_STATE_DESCR = "(rcp_t6_inv_state) Reception FIFO t6 clk_500 invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T7_PARITY_ERR_DESCR = "(rcp_t7_parity_err) Reception FIFO t7 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T7_INV_STATE_DESCR = "(rcp_t7_inv_state) Reception FIFO t7 clk_500 invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T8_PARITY_ERR_DESCR = "(rcp_t8_parity_err) Reception FIFO t8 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T8_INV_STATE_DESCR = "(rcp_t8_inv_state) Reception FIFO t8 clk_500 invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T9_PARITY_ERR_DESCR = "(rcp_t9_parity_err) Reception FIFO t9 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_T9_INV_STATE_DESCR = "(rcp_t9_inv_state) Reception FIFO t9 clk_500 invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_L0_PARITY_ERR_DESCR = "(rcp_l0_parity_err) Reception FIFO l0 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_L0_INV_STATE_DESCR = "(rcp_l0_inv_state) Reception FIFO l0 clk_500 invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_L1_PARITY_ERR_DESCR = "(rcp_l1_parity_err) Reception FIFO l1 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_L1_INV_STATE_DESCR = "(rcp_l1_inv_state) Reception FIFO l1 clk_500 invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_HP_PARITY_ERR_DESCR = "(rcp_hp_parity_err) Reception FIFO hp clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_HP_INV_STATE_DESCR = "(rcp_hp_inv_state) Reception FIFO hp clk_500 invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_IO_PARITY_ERR_DESCR = "(rcp_io_parity_err) Reception FIFO IO clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_IO_INV_STATE_DESCR = "(rcp_io_inv_state) Reception FIFO IO clk_500 invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_C0_PARITY_ERR_DESCR = "(rcp_c0_parity_err) Reception FIFO c0 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_C0_INV_STATE_DESCR = "(rcp_c0_inv_state) Reception FIFO c0 clk_500 invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_C1_PARITY_ERR_DESCR = "(rcp_c1_parity_err) Reception FIFO c1 clk_500 parity error. ";
  const std::string ND_500_DCR_FATAL_ERR2_RCP_C1_INV_STATE_DESCR = "(rcp_c1_inv_state) Reception FIFO c1 clk_500 invalid state. ";

void decode_ND_500_DCR_FATAL_ERR2( ostringstream& str, uint64_t status ) {

  if ( status == 0 ) // If status is clear, there is nothing to do.
    return;

  str << "ND_500_FATAL_ERR2 : ";


  if ( ( status & ((uint64_t)1 << (63-0-0) ) ) != 0 ) // rcp_t0_parity_err
    str << ND_500_DCR_FATAL_ERR2_RCP_T0_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-1) ) ) != 0 ) // rcp_t0_inv_state
    str << ND_500_DCR_FATAL_ERR2_RCP_T0_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-2) ) ) != 0 ) // rcp_t1_parity_err
    str << ND_500_DCR_FATAL_ERR2_RCP_T1_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-3) ) ) != 0 ) // rcp_t1_inv_state
    str << ND_500_DCR_FATAL_ERR2_RCP_T1_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-4) ) ) != 0 ) // rcp_t2_parity_err
    str << ND_500_DCR_FATAL_ERR2_RCP_T2_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-5) ) ) != 0 ) // rcp_t2_inv_state
    str << ND_500_DCR_FATAL_ERR2_RCP_T2_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-6) ) ) != 0 ) // rcp_t3_parity_err
    str << ND_500_DCR_FATAL_ERR2_RCP_T3_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-7) ) ) != 0 ) // rcp_t3_inv_state
    str << ND_500_DCR_FATAL_ERR2_RCP_T3_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-8) ) ) != 0 ) // rcp_t4_parity_err
    str << ND_500_DCR_FATAL_ERR2_RCP_T4_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-9) ) ) != 0 ) // rcp_t4_inv_state
    str << ND_500_DCR_FATAL_ERR2_RCP_T4_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-10) ) ) != 0 ) // rcp_t5_parity_err
    str << ND_500_DCR_FATAL_ERR2_RCP_T5_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-11) ) ) != 0 ) // rcp_t5_inv_state
    str << ND_500_DCR_FATAL_ERR2_RCP_T5_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-12) ) ) != 0 ) // rcp_t6_parity_err
    str << ND_500_DCR_FATAL_ERR2_RCP_T6_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-13) ) ) != 0 ) // rcp_t6_inv_state
    str << ND_500_DCR_FATAL_ERR2_RCP_T6_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-14) ) ) != 0 ) // rcp_t7_parity_err
    str << ND_500_DCR_FATAL_ERR2_RCP_T7_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-15) ) ) != 0 ) // rcp_t7_inv_state
    str << ND_500_DCR_FATAL_ERR2_RCP_T7_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-16) ) ) != 0 ) // rcp_t8_parity_err
    str << ND_500_DCR_FATAL_ERR2_RCP_T8_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-17) ) ) != 0 ) // rcp_t8_inv_state
    str << ND_500_DCR_FATAL_ERR2_RCP_T8_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-18) ) ) != 0 ) // rcp_t9_parity_err
    str << ND_500_DCR_FATAL_ERR2_RCP_T9_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-19) ) ) != 0 ) // rcp_t9_inv_state
    str << ND_500_DCR_FATAL_ERR2_RCP_T9_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-20) ) ) != 0 ) // rcp_l0_parity_err
    str << ND_500_DCR_FATAL_ERR2_RCP_L0_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-21) ) ) != 0 ) // rcp_l0_inv_state
    str << ND_500_DCR_FATAL_ERR2_RCP_L0_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-22) ) ) != 0 ) // rcp_l1_parity_err
    str << ND_500_DCR_FATAL_ERR2_RCP_L1_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-23) ) ) != 0 ) // rcp_l1_inv_state
    str << ND_500_DCR_FATAL_ERR2_RCP_L1_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-24) ) ) != 0 ) // rcp_hp_parity_err
    str << ND_500_DCR_FATAL_ERR2_RCP_HP_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-25) ) ) != 0 ) // rcp_hp_inv_state
    str << ND_500_DCR_FATAL_ERR2_RCP_HP_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-26) ) ) != 0 ) // rcp_io_parity_err
    str << ND_500_DCR_FATAL_ERR2_RCP_IO_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-27) ) ) != 0 ) // rcp_io_inv_state
    str << ND_500_DCR_FATAL_ERR2_RCP_IO_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-28) ) ) != 0 ) // rcp_c0_parity_err
    str << ND_500_DCR_FATAL_ERR2_RCP_C0_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-29) ) ) != 0 ) // rcp_c0_inv_state
    str << ND_500_DCR_FATAL_ERR2_RCP_C0_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-30) ) ) != 0 ) // rcp_c1_parity_err
    str << ND_500_DCR_FATAL_ERR2_RCP_C1_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-31) ) ) != 0 ) // rcp_c1_inv_state
    str << ND_500_DCR_FATAL_ERR2_RCP_C1_INV_STATE_DESCR;
}



  // Detailed summaries of specific error bits:
  const std::string ND_500_DCR_FATAL_ERR3_RCP_T0_OVERFLOW_DESCR = "(rcp_t0_overflow) Reception FIFO t0 overflow. ";
  const std::string ND_500_DCR_FATAL_ERR3_RCP_T1_OVERFLOW_DESCR = "(rcp_t1_overflow) Reception FIFO t1 overflow. ";
  const std::string ND_500_DCR_FATAL_ERR3_RCP_T2_OVERFLOW_DESCR = "(rcp_t2_overflow) Reception FIFO t2 overflow. ";
  const std::string ND_500_DCR_FATAL_ERR3_RCP_T3_OVERFLOW_DESCR = "(rcp_t3_overflow) Reception FIFO t3 overflow. ";
  const std::string ND_500_DCR_FATAL_ERR3_RCP_T4_OVERFLOW_DESCR = "(rcp_t4_overflow) Reception FIFO t4 overflow. ";
  const std::string ND_500_DCR_FATAL_ERR3_RCP_T5_OVERFLOW_DESCR = "(rcp_t5_overflow) Reception FIFO t5 overflow. ";
  const std::string ND_500_DCR_FATAL_ERR3_RCP_T6_OVERFLOW_DESCR = "(rcp_t6_overflow) Reception FIFO t6 overflow. ";
  const std::string ND_500_DCR_FATAL_ERR3_RCP_T7_OVERFLOW_DESCR = "(rcp_t7_overflow) Reception FIFO t7 overflow. ";
  const std::string ND_500_DCR_FATAL_ERR3_RCP_T8_OVERFLOW_DESCR = "(rcp_t8_overflow) Reception FIFO t8 overflow. ";
  const std::string ND_500_DCR_FATAL_ERR3_RCP_T9_OVERFLOW_DESCR = "(rcp_t9_overflow) Reception FIFO t9 overflow. ";
  const std::string ND_500_DCR_FATAL_ERR3_RCP_L0_OVERFLOW_DESCR = "(rcp_l0_overflow) Reception FIFO l0 overflow. ";
  const std::string ND_500_DCR_FATAL_ERR3_RCP_L1_OVERFLOW_DESCR = "(rcp_l1_overflow) Reception FIFO l0 overflow. ";
  const std::string ND_500_DCR_FATAL_ERR3_RCP_HP_OVERFLOW_DESCR = "(rcp_hp_overflow) Reception FIFO hp overflow. ";
  const std::string ND_500_DCR_FATAL_ERR3_RCP_IO_OVERFLOW_DESCR = "(rcp_io_overflow) Reception FIFO IO overflow. ";
  const std::string ND_500_DCR_FATAL_ERR3_RCP_C0_OVERFLOW_DESCR = "(rcp_c0_overflow) Reception FIFO c0 overflow. ";
  const std::string ND_500_DCR_FATAL_ERR3_RCP_C0_UE_DESCR = "(rcp_c0_ue) Reception FIFO c0 uncorrectable ecc error. ";
  const std::string ND_500_DCR_FATAL_ERR3_RCP_C1_OVERFLOW_DESCR = "(rcp_c1_overflow) Reception FIFO c1 overflow. ";
  const std::string ND_500_DCR_FATAL_ERR3_RCP_C1_UE_DESCR = "(rcp_c1_ue) Reception FIFO c1 uncorrectable ecc error. ";

void decode_ND_500_DCR_FATAL_ERR3( ostringstream& str, uint64_t status ) {

  if ( status == 0 ) // If status is clear, there is nothing to do.
    return;

  str << "ND_500_FATAL_ERR3 : ";


  if ( ( status & ((uint64_t)1 << (63-0-0) ) ) != 0 ) // rcp_t0_overflow
    str << ND_500_DCR_FATAL_ERR3_RCP_T0_OVERFLOW_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-3) ) ) != 0 ) // rcp_t1_overflow
    str << ND_500_DCR_FATAL_ERR3_RCP_T1_OVERFLOW_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-6) ) ) != 0 ) // rcp_t2_overflow
    str << ND_500_DCR_FATAL_ERR3_RCP_T2_OVERFLOW_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-9) ) ) != 0 ) // rcp_t3_overflow
    str << ND_500_DCR_FATAL_ERR3_RCP_T3_OVERFLOW_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-12) ) ) != 0 ) // rcp_t4_overflow
    str << ND_500_DCR_FATAL_ERR3_RCP_T4_OVERFLOW_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-15) ) ) != 0 ) // rcp_t5_overflow
    str << ND_500_DCR_FATAL_ERR3_RCP_T5_OVERFLOW_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-18) ) ) != 0 ) // rcp_t6_overflow
    str << ND_500_DCR_FATAL_ERR3_RCP_T6_OVERFLOW_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-21) ) ) != 0 ) // rcp_t7_overflow
    str << ND_500_DCR_FATAL_ERR3_RCP_T7_OVERFLOW_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-24) ) ) != 0 ) // rcp_t8_overflow
    str << ND_500_DCR_FATAL_ERR3_RCP_T8_OVERFLOW_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-27) ) ) != 0 ) // rcp_t9_overflow
    str << ND_500_DCR_FATAL_ERR3_RCP_T9_OVERFLOW_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-30) ) ) != 0 ) // rcp_l0_overflow
    str << ND_500_DCR_FATAL_ERR3_RCP_L0_OVERFLOW_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-33) ) ) != 0 ) // rcp_l1_overflow
    str << ND_500_DCR_FATAL_ERR3_RCP_L1_OVERFLOW_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-36) ) ) != 0 ) // rcp_hp_overflow
    str << ND_500_DCR_FATAL_ERR3_RCP_HP_OVERFLOW_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-39) ) ) != 0 ) // rcp_io_overflow
    str << ND_500_DCR_FATAL_ERR3_RCP_IO_OVERFLOW_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-42) ) ) != 0 ) // rcp_c0_overflow
    str << ND_500_DCR_FATAL_ERR3_RCP_C0_OVERFLOW_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-45) ) ) != 0 ) // rcp_c0_ue
    str << ND_500_DCR_FATAL_ERR3_RCP_C0_UE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-46) ) ) != 0 ) // rcp_c1_overflow
    str << ND_500_DCR_FATAL_ERR3_RCP_C1_OVERFLOW_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-49) ) ) != 0 ) // rcp_c1_ue
    str << ND_500_DCR_FATAL_ERR3_RCP_C1_UE_DESCR;
}


  // Detailed summaries of specific error bits:
  const std::string ND_500_DCR_FATAL_ERR4_COLL_ALU_PARITY_ERR_DESCR = "(coll_alu_parity_err) Collective logic alu tree parity error. ";
  const std::string ND_500_DCR_FATAL_ERR4_COLL_FP_FRONT_PARITY_ERR_DESCR = "(coll_fp_front_parity_err) Collective floating point front end logic parity error. ";
  const std::string ND_500_DCR_FATAL_ERR4_COLL_FP_BACK_PARITY_ERR_DESCR = "(coll_fp_back_parity_err) Collective floating point back end logic parity error. ";
  const std::string ND_500_DCR_FATAL_ERR4_COLL_UPTREE_PARITY_ERR_DESCR = "(coll_uptree_parity_err) Collective up tree arbiters parity error. ";
  const std::string ND_500_DCR_FATAL_ERR4_COLL_DOWNTREE_PARITY_ERR_DESCR = "(coll_downtree_parity_err) Collective down tree arbiters parity error. ";
  const std::string ND_500_DCR_FATAL_ERR4_COLL_TOP_PARITY_ERR_DESCR = "(coll_top_parity_err) Collective top level logic parity error. ";
  const std::string ND_500_DCR_FATAL_ERR4_COLL_UPTREE_INV_STATE_DESCR = "(coll_uptree_inv_state) Collective up tree FSM invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR4_COLL_DOWNTREE_INV_STATE_DESCR = "(coll_downtree_inv_state) Collective down tree FSM invalid state. ";
  const std::string ND_500_DCR_FATAL_ERR4_COLL_DBUS_ERR_DESCR = "(coll_dbus_err) Collective any input data bus feeding both up and down tree logic in the same cycle. ";
  const std::string ND_500_DCR_FATAL_ERR4_COLL_CE_OR_UE_DESCR = "(coll_ce_or_ue) Collective logic correctable or uncorrectable ecc error. ";

void decode_ND_500_DCR_FATAL_ERR4( ostringstream& str, uint64_t status ) {

  if ( status == 0 ) // If status is clear, there is nothing to do.
    return;

  str << "ND_500_FATAL_ERR4 : ";


  if ( ( status & ((uint64_t)1 << (63-0-0) ) ) != 0 ) // coll_alu_parity_err
    str << ND_500_DCR_FATAL_ERR4_COLL_ALU_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-1) ) ) != 0 ) // coll_fp_front_parity_err
    str << ND_500_DCR_FATAL_ERR4_COLL_FP_FRONT_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-2) ) ) != 0 ) // coll_fp_back_parity_err
    str << ND_500_DCR_FATAL_ERR4_COLL_FP_BACK_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-3) ) ) != 0 ) // coll_uptree_parity_err
    str << ND_500_DCR_FATAL_ERR4_COLL_UPTREE_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-4) ) ) != 0 ) // coll_downtree_parity_err
    str << ND_500_DCR_FATAL_ERR4_COLL_DOWNTREE_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-5) ) ) != 0 ) // coll_top_parity_err
    str << ND_500_DCR_FATAL_ERR4_COLL_TOP_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-6) ) ) != 0 ) // coll_uptree_inv_state
    str << ND_500_DCR_FATAL_ERR4_COLL_UPTREE_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-7) ) ) != 0 ) // coll_downtree_inv_state
    str << ND_500_DCR_FATAL_ERR4_COLL_DOWNTREE_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-8) ) ) != 0 ) // coll_dbus_err
    str << ND_500_DCR_FATAL_ERR4_COLL_DBUS_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-9) ) ) != 0 ) // coll_ce_or_ue
    str << ND_500_DCR_FATAL_ERR4_COLL_CE_OR_UE_DESCR;
}


  // Detailed summaries of specific error bits:
  const std::string ND_500_DCR_FATAL_ERR5_INJ_FIFO_A_CE_OVER_THRESH_DESCR = "(inj_fifo_a_ce_over_thresh) Injection FIFO group A: t0, t1, t2, t3, correctable ecc error count over threshold. ";
  const std::string ND_500_DCR_FATAL_ERR5_INJ_FIFO_B_CE_OVER_THRESH_DESCR = "(inj_fifo_b_ce_over_thresh) Injection FIFO group B: t4, t5, t6, t7, correctable ecc error count over threshold. ";
  const std::string ND_500_DCR_FATAL_ERR5_INJ_FIFO_C_CE_OVER_THRESH_DESCR = "(inj_fifo_c_ce_over_thresh) Injection FIFO group C: t8, t9, l0, l1, correctable ecc error count over threshold. ";
  const std::string ND_500_DCR_FATAL_ERR5_INJ_FIFO_D_CE_OVER_THRESH_DESCR = "(inj_fifo_d_ce_over_thresh) Injection FIFO group D: hp, io, c0, c1, correctable ecc error count over threshold. ";
  const std::string ND_500_DCR_FATAL_ERR5_RCP_FIFO_C0_CE_OVER_THRESH_DESCR = "(rcp_fifo_c0_ce_over_thresh) Reception FIFO c0 correctable ecc error count over threshold. ";
  const std::string ND_500_DCR_FATAL_ERR5_RCP_FIFO_C1_CE_OVER_THRESH_DESCR = "(rcp_fifo_c1_ce_over_thresh) Reception FIFO c1 correctable ecc error count over threshold. ";
  const std::string ND_500_DCR_FATAL_ERR5_COLL_DOWNTREE_CE_OVER_THRESH_DESCR = "(coll_downtree_ce_over_thresh) Collective down tree logic correctable ecc error count over threshold. ";
  const std::string ND_500_DCR_FATAL_ERR5_UNUSED_DESCR = "(unused) reserved, tied to zero. ";
  const std::string ND_500_DCR_FATAL_ERR5_GI_CE_OVER_THRESH_DESCR = "(gi_ce_over_thresh) global barrier logic correctable ecc error count over threshold. ";
  const std::string ND_500_DCR_FATAL_ERR5_GI_UE_DESCR = "(gi_ue) global barrier logic uncorrectable ecc error. ";
  const std::string ND_500_DCR_FATAL_ERR5_DCR_SLAVE_MCHK_DESCR = "(dcr_slave_mchk) DCR slave machine check interrupt. ";
  const std::string ND_500_DCR_FATAL_ERR5_DCR_SLAVE_CRIT_DESCR = "(dcr_slave_crit) DCR slave crital interrupt. ";

void decode_ND_500_DCR_FATAL_ERR5( ostringstream& str, uint64_t status ) {

  if ( status == 0 ) // If status is clear, there is nothing to do.
    return;

  str << "ND_500_ERR5 : ";


  if ( ( status & ((uint64_t)1 << (63-0-0) ) ) != 0 ) // inj_fifo_a_ce_over_thresh
    str << ND_500_DCR_FATAL_ERR5_INJ_FIFO_A_CE_OVER_THRESH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-1) ) ) != 0 ) // inj_fifo_b_ce_over_thresh
    str << ND_500_DCR_FATAL_ERR5_INJ_FIFO_B_CE_OVER_THRESH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-2) ) ) != 0 ) // inj_fifo_c_ce_over_thresh
    str << ND_500_DCR_FATAL_ERR5_INJ_FIFO_C_CE_OVER_THRESH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-3) ) ) != 0 ) // inj_fifo_d_ce_over_thresh
    str << ND_500_DCR_FATAL_ERR5_INJ_FIFO_D_CE_OVER_THRESH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-4) ) ) != 0 ) // rcp_fifo_c0_ce_over_thresh
    str << ND_500_DCR_FATAL_ERR5_RCP_FIFO_C0_CE_OVER_THRESH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-5) ) ) != 0 ) // rcp_fifo_c1_ce_over_thresh
    str << ND_500_DCR_FATAL_ERR5_RCP_FIFO_C1_CE_OVER_THRESH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-6) ) ) != 0 ) // coll_downtree_ce_over_thresh
    str << ND_500_DCR_FATAL_ERR5_COLL_DOWNTREE_CE_OVER_THRESH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-7) ) ) != 0 ) // unused
    str << ND_500_DCR_FATAL_ERR5_UNUSED_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-8) ) ) != 0 ) // gi_ce_over_thresh
    str << ND_500_DCR_FATAL_ERR5_GI_CE_OVER_THRESH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-9) ) ) != 0 ) // gi_ue
    str << ND_500_DCR_FATAL_ERR5_GI_UE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-10) ) ) != 0 ) // dcr_slave_mchk
    str << ND_500_DCR_FATAL_ERR5_DCR_SLAVE_MCHK_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-11) ) ) != 0 ) // dcr_slave_crit
    str << ND_500_DCR_FATAL_ERR5_DCR_SLAVE_CRIT_DESCR;
}


  // Detailed summaries of specific error bits:
  const std::string ND_RESE_DCR_FATAL_ERR_DCR_SLAVE_MCHK_DESCR = "(dcr_slave_mchk) DCR slave machine check interrupt. ";
  const std::string ND_RESE_DCR_FATAL_ERR_DCR_SLAVE_CRIT_DESCR = "(dcr_slave_crit) DCR slave critical interrupt. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_LINK_ERR_OVER_THRESH_DESCR = "(re_link_err_over_thresh) receiver link error count over threshold. ";
  const std::string ND_RESE_DCR_FATAL_ERR_SE_RETRANS_CNT_OVER_THRESH_DESCR = "(se_retrans_cnt_over_thresh) sender retransmission count over threshold. ";
  const std::string ND_RESE_DCR_FATAL_ERR_VC0_RE_CE_CNT_OVER_THRESH_DESCR = "(vc0_re_ce_cnt_over_thresh) VC0 receiver correctable error count over threshold. ";
  const std::string ND_RESE_DCR_FATAL_ERR_VC1_RE_CE_CNT_OVER_THRESH_DESCR = "(vc1_re_ce_cnt_over_thresh) VC1 receiver correctable error count over threshold. ";
  const std::string ND_RESE_DCR_FATAL_ERR_VC2_RE_CE_CNT_OVER_THRESH_DESCR = "(vc2_re_ce_cnt_over_thresh) VC2 receiver correctable error count over threshold. ";
  const std::string ND_RESE_DCR_FATAL_ERR_VC3_RE_CE_CNT_OVER_THRESH_DESCR = "(vc3_re_ce_cnt_over_thresh) VC3 receiver correctable error count over threshold. ";
  const std::string ND_RESE_DCR_FATAL_ERR_VC4_RE_CE_CNT_OVER_THRESH_DESCR = "(vc4_re_ce_cnt_over_thresh) VC4 receiver correctable error count over threshold. ";
  const std::string ND_RESE_DCR_FATAL_ERR_VC5_RE_CE_CNT_OVER_THRESH_DESCR = "(vc5_re_ce_cnt_over_thresh) VC5 receiver correctable error count over threshold. ";
  const std::string ND_RESE_DCR_FATAL_ERR_VC0PL_RE_CE_CNT_OVER_THRESH_DESCR = "(vc0pl_re_ce_cnt_over_thresh) VC0 pointer list receiver correctable error count over threshold. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RECP_RE_CE_CNT_OVER_THRESH_DESCR = "(recp_re_ce_cnt_over_thresh) Receiver pipe correctable error count over threshold. ";
  const std::string ND_RESE_DCR_FATAL_ERR_SE_CE_CNT_OVER_THRESH_DESCR = "(se_ce_cnt_over_thresh) sender retransmission FIFO array ce count over threshold. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC0_UE_DESCR = "(re_vc0_ue) receiver vc0 FIFO read ecc uncorrectable error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC1_UE_DESCR = "(re_vc1_ue) receiver vc1 FIFO read ecc uncorrectable error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC2_UE_DESCR = "(re_vc2_ue) receiver vc2 FIFO read ecc uncorrectable error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC3_UE_DESCR = "(re_vc3_ue) receiver vc3 FIFO read ecc uncorrectable error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC4_UE_DESCR = "(re_vc4_ue) receiver vc4 FIFO read ecc uncorrectable error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC5_UE_DESCR = "(re_vc5_ue) receiver vc5 FIFO read ecc uncorrectable error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_PIPE_UE_DESCR = "(re_pipe_ue) receiver pipe data ecc uncorrectable error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_PIPE_PERR_DESCR = "(re_pipe_perr) receiver pipe internal parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC0_LIST_UE_DESCR = "(re_vc0_list_ue) receiver vc0 list pointers ecc uncorrectable error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_FIFO_WR_PERR_DESCR = "(re_fifo_wr_perr) receiver FIFO write logic internal parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC0_CTRL_PERR_DESCR = "(re_vc0_ctrl_perr) receiver vc0 control logic internal parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC0_FIFO_RD_PERR_DESCR = "(re_vc0_fifo_rd_perr) receiver vc0 FIFO read logic internal parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC0_LIST_PERR_DESCR = "(re_vc0_list_perr) receiver vc0 list logic internal parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC1_CTRL_PERR_DESCR = "(re_vc1_ctrl_perr) receiver vc1 control logic internal parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC1_FIFO_RD_PERR_DESCR = "(re_vc1_fifo_rd_perr) receiver vc1 FIFO read logic internal parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC2_CTRL_PERR_DESCR = "(re_vc2_ctrl_perr) receiver vc2 control logic internal parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC2_FIFO_RD_PERR_DESCR = "(re_vc2_fifo_rd_perr) receiver vc2 FIFO read logic internal parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC3_CTRL_PERR_DESCR = "(re_vc3_ctrl_perr) receiver vc3 control logic internal parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC3_FIFO_RD_PERR_DESCR = "(re_vc3_fifo_rd_perr) receiver vc3 FIFO read logic internal parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC4_CTRL_PERR_DESCR = "(re_vc4_ctrl_perr) receiver vc4 control logic internal parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC4_FIFO_RD_PERR_DESCR = "(re_vc4_fifo_rd_perr) receiver vc4 FIFO read logic internal parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC5_CTRL_PERR_DESCR = "(re_vc5_ctrl_perr) receiver vc5 control logic internal parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_RE_VC5_FIFO_RD_PERR_DESCR = "(re_vc5_fifo_rd_perr) receiver vc5 FIFO read logic internal parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_SE_E2E_CRC_ERR_DESCR = "(se_e2e_crc_err) sender input packet end-to-end crc error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_SE_DATA_IN_UE_DESCR = "(se_data_in_ue) sender input dbus ecc uncorrectable error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_SE_TOKEN_OVERFLOW_DESCR = "(se_token_overflow) sender token overflow. ";
  const std::string ND_RESE_DCR_FATAL_ERR_SE_TOKEN_PARITY_ERR_DESCR = "(se_token_parity_err) sender token parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_SE_RETRANS_ARRAY_UE_DESCR = "(se_retrans_array_ue) sender retransmission FIFO array ecc uncorrectable error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_SE_RETRANS_PKT_TYPE_ERR_DESCR = "(se_retrans_pkt_type_err) sender retransmission FIFO packet type error on read. ";
  const std::string ND_RESE_DCR_FATAL_ERR_SE_RETRANS_STATE_IN_PERR_DESCR = "(se_retrans_state_in_perr) sender retransmission FIFO write state machine parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_SE_RETRANS_STATE_OUT_PERR_DESCR = "(se_retrans_state_out_perr) sender retransmission FIFO read state machine parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_SE_RETRANS_POINTER_PERR_DESCR = "(se_retrans_pointer_perr) sender retransmission FIFO pointer parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_SE_RETRANS_FIFO_OVERFLOW_DESCR = "(se_retrans_fifo_overflow) sender retransmission FIFO overflow. ";
  const std::string ND_RESE_DCR_FATAL_ERR_SE_GI_UE_DESCR = "(se_gi_ue) sender gi unit ecc uncorrectable error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_SE_ARB_PERR_DESCR = "(se_arb_perr) sender arbiter internal parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_SE_CTRL_PERR_DESCR = "(se_ctrl_perr) sender control logic internal parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_SE_TOK_RELS_PERR_DESCR = "(se_tok_rels_perr) sender token release parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_DCR_PIPE_PERR_DESCR = "(dcr_pipe_perr) DCR pipeline latch parity error. ";
  const std::string ND_RESE_DCR_FATAL_ERR_DCR_SLAVE_NON_CRIT_DESCR = "(dcr_slave_non_crit) DCR slave non critical interrupt. ";
  const std::string ND_RESE_DCR_FATAL_ERR_SE_DROPPED_PKT_DESCR = "(se_dropped_pkt) sender dropped packets. ";

string nd_rese_unit2Dimension( const unsigned unit ) {

  switch (unit) {
  case  0 : return "A-";
  case  1 : return "A+";
  case  2 : return "B-";
  case  3 : return "B+";
  case  4 : return "C-";
  case  5 : return "C+";
  case  6 : return "D-";
  case  7 : return "D+";
  case  8 : return "E-";
  case  9 : return "E+";
  case 10 : return "IO";
  }

  ostringstream confused;

  confused << "?" << unit << "?";
  return confused.str();
}

void decode_ND_RESE_DCR_FATAL_ERR( ostringstream& str, uint64_t status, unsigned unit ) {

  if ( status == 0 ) // If status is clear, there is nothing to do.
    return;

  str << "ND_RESE_FATAL_ERR(" << nd_rese_unit2Dimension(unit) << ") : ";


  if ( ( status & ((uint64_t)1 << (63-0-0) ) ) != 0 ) // dcr_slave_mchk
    str << ND_RESE_DCR_FATAL_ERR_DCR_SLAVE_MCHK_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-1) ) ) != 0 ) // dcr_slave_crit
    str << ND_RESE_DCR_FATAL_ERR_DCR_SLAVE_CRIT_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-2) ) ) != 0 ) // re_link_err_over_thresh
    str << ND_RESE_DCR_FATAL_ERR_RE_LINK_ERR_OVER_THRESH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-3) ) ) != 0 ) // se_retrans_cnt_over_thresh
    str << ND_RESE_DCR_FATAL_ERR_SE_RETRANS_CNT_OVER_THRESH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-4) ) ) != 0 ) // vc0_re_ce_cnt_over_thresh
    str << ND_RESE_DCR_FATAL_ERR_VC0_RE_CE_CNT_OVER_THRESH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-5) ) ) != 0 ) // vc1_re_ce_cnt_over_thresh
    str << ND_RESE_DCR_FATAL_ERR_VC1_RE_CE_CNT_OVER_THRESH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-6) ) ) != 0 ) // vc2_re_ce_cnt_over_thresh
    str << ND_RESE_DCR_FATAL_ERR_VC2_RE_CE_CNT_OVER_THRESH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-7) ) ) != 0 ) // vc3_re_ce_cnt_over_thresh
    str << ND_RESE_DCR_FATAL_ERR_VC3_RE_CE_CNT_OVER_THRESH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-8) ) ) != 0 ) // vc4_re_ce_cnt_over_thresh
    str << ND_RESE_DCR_FATAL_ERR_VC4_RE_CE_CNT_OVER_THRESH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-9) ) ) != 0 ) // vc5_re_ce_cnt_over_thresh
    str << ND_RESE_DCR_FATAL_ERR_VC5_RE_CE_CNT_OVER_THRESH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-10) ) ) != 0 ) // vc0pl_re_ce_cnt_over_thresh
    str << ND_RESE_DCR_FATAL_ERR_VC0PL_RE_CE_CNT_OVER_THRESH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-11) ) ) != 0 ) // recp_re_ce_cnt_over_thresh
    str << ND_RESE_DCR_FATAL_ERR_RECP_RE_CE_CNT_OVER_THRESH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-12) ) ) != 0 ) // se_ce_cnt_over_thresh
    str << ND_RESE_DCR_FATAL_ERR_SE_CE_CNT_OVER_THRESH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-13) ) ) != 0 ) // re_vc0_ue
    str << ND_RESE_DCR_FATAL_ERR_RE_VC0_UE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-14) ) ) != 0 ) // re_vc1_ue
    str << ND_RESE_DCR_FATAL_ERR_RE_VC1_UE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-15) ) ) != 0 ) // re_vc2_ue
    str << ND_RESE_DCR_FATAL_ERR_RE_VC2_UE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-16) ) ) != 0 ) // re_vc3_ue
    str << ND_RESE_DCR_FATAL_ERR_RE_VC3_UE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-17) ) ) != 0 ) // re_vc4_ue
    str << ND_RESE_DCR_FATAL_ERR_RE_VC4_UE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-18) ) ) != 0 ) // re_vc5_ue
    str << ND_RESE_DCR_FATAL_ERR_RE_VC5_UE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-19) ) ) != 0 ) // re_pipe_ue
    str << ND_RESE_DCR_FATAL_ERR_RE_PIPE_UE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-20) ) ) != 0 ) // re_pipe_perr
    str << ND_RESE_DCR_FATAL_ERR_RE_PIPE_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-21) ) ) != 0 ) // re_vc0_list_ue
    str << ND_RESE_DCR_FATAL_ERR_RE_VC0_LIST_UE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-22) ) ) != 0 ) // re_fifo_wr_perr
    str << ND_RESE_DCR_FATAL_ERR_RE_FIFO_WR_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-23) ) ) != 0 ) // re_vc0_ctrl_perr
    str << ND_RESE_DCR_FATAL_ERR_RE_VC0_CTRL_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-24) ) ) != 0 ) // re_vc0_fifo_rd_perr
    str << ND_RESE_DCR_FATAL_ERR_RE_VC0_FIFO_RD_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-25) ) ) != 0 ) // re_vc0_list_perr
    str << ND_RESE_DCR_FATAL_ERR_RE_VC0_LIST_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-26) ) ) != 0 ) // re_vc1_ctrl_perr
    str << ND_RESE_DCR_FATAL_ERR_RE_VC1_CTRL_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-27) ) ) != 0 ) // re_vc1_fifo_rd_perr
    str << ND_RESE_DCR_FATAL_ERR_RE_VC1_FIFO_RD_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-28) ) ) != 0 ) // re_vc2_ctrl_perr
    str << ND_RESE_DCR_FATAL_ERR_RE_VC2_CTRL_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-29) ) ) != 0 ) // re_vc2_fifo_rd_perr
    str << ND_RESE_DCR_FATAL_ERR_RE_VC2_FIFO_RD_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-30) ) ) != 0 ) // re_vc3_ctrl_perr
    str << ND_RESE_DCR_FATAL_ERR_RE_VC3_CTRL_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-31) ) ) != 0 ) // re_vc3_fifo_rd_perr
    str << ND_RESE_DCR_FATAL_ERR_RE_VC3_FIFO_RD_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-32) ) ) != 0 ) // re_vc4_ctrl_perr
    str << ND_RESE_DCR_FATAL_ERR_RE_VC4_CTRL_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-33) ) ) != 0 ) // re_vc4_fifo_rd_perr
    str << ND_RESE_DCR_FATAL_ERR_RE_VC4_FIFO_RD_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-34) ) ) != 0 ) // re_vc5_ctrl_perr
    str << ND_RESE_DCR_FATAL_ERR_RE_VC5_CTRL_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-35) ) ) != 0 ) // re_vc5_fifo_rd_perr
    str << ND_RESE_DCR_FATAL_ERR_RE_VC5_FIFO_RD_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-37) ) ) != 0 ) // se_e2e_crc_err
    str << ND_RESE_DCR_FATAL_ERR_SE_E2E_CRC_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-38) ) ) != 0 ) // se_data_in_ue
    str << ND_RESE_DCR_FATAL_ERR_SE_DATA_IN_UE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-39) ) ) != 0 ) // se_token_overflow
    str << ND_RESE_DCR_FATAL_ERR_SE_TOKEN_OVERFLOW_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-40) ) ) != 0 ) // se_token_parity_err
    str << ND_RESE_DCR_FATAL_ERR_SE_TOKEN_PARITY_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-41) ) ) != 0 ) // se_retrans_array_ue
    str << ND_RESE_DCR_FATAL_ERR_SE_RETRANS_ARRAY_UE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-42) ) ) != 0 ) // se_retrans_pkt_type_err
    str << ND_RESE_DCR_FATAL_ERR_SE_RETRANS_PKT_TYPE_ERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-43) ) ) != 0 ) // se_retrans_state_in_perr
    str << ND_RESE_DCR_FATAL_ERR_SE_RETRANS_STATE_IN_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-44) ) ) != 0 ) // se_retrans_state_out_perr
    str << ND_RESE_DCR_FATAL_ERR_SE_RETRANS_STATE_OUT_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-45) ) ) != 0 ) // se_retrans_pointer_perr
    str << ND_RESE_DCR_FATAL_ERR_SE_RETRANS_POINTER_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-46) ) ) != 0 ) // se_retrans_fifo_overflow
    str << ND_RESE_DCR_FATAL_ERR_SE_RETRANS_FIFO_OVERFLOW_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-47) ) ) != 0 ) // se_gi_ue
    str << ND_RESE_DCR_FATAL_ERR_SE_GI_UE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-48) ) ) != 0 ) // se_arb_perr
    str << ND_RESE_DCR_FATAL_ERR_SE_ARB_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-49) ) ) != 0 ) // se_ctrl_perr
    str << ND_RESE_DCR_FATAL_ERR_SE_CTRL_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-50) ) ) != 0 ) // se_tok_rels_perr
    str << ND_RESE_DCR_FATAL_ERR_SE_TOK_RELS_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-52) ) ) != 0 ) // dcr_pipe_perr
    str << ND_RESE_DCR_FATAL_ERR_DCR_PIPE_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-62) ) ) != 0 ) // dcr_slave_non_crit
    str << ND_RESE_DCR_FATAL_ERR_DCR_SLAVE_NON_CRIT_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-63) ) ) != 0 ) // se_dropped_pkt
    str << ND_RESE_DCR_FATAL_ERR_SE_DROPPED_PKT_DESCR;
}


const std::string ND_RESE_DCR_RESE_INTERRUPTS__LOCAL_RING_DESCR = "(Local_Ring) Global DCR Ring error. ";

void decode_ND_RESE_RESE_INTERRUPTS( ostringstream& str, uint64_t status, unsigned unit ) {

  if ( status == 0 ) // If status is clear, there is nothing to do.
    return;

  str << "RESE_INTERRUPTS(" << nd_rese_unit2Dimension(unit) << ") interrupt status: ";


  if ( ( status & ((uint64_t)1 << (63-0-63) ) ) != 0 ) // ring error
      str << ND_RESE_DCR_RESE_INTERRUPTS__LOCAL_RING_DESCR;
}


  // Detailed summaries of specific error bits:
  const std::string ND_X2_DCR_FATAL_ERR0_INJ_T0_T3_X2_PERR_DESCR = "(inj_t0_t3_x2_perr) Injection FIFO t0-t3 clk_x2 parity error. ";
  const std::string ND_X2_DCR_FATAL_ERR0_INJ_T4_T7_X2_PERR_DESCR = "(inj_t4_t7_x2_perr) Injection FIFO t4-t7 clk_x2 parity error. ";
  const std::string ND_X2_DCR_FATAL_ERR0_INJ_T8_L1_X2_PERR_DESCR = "(inj_t8_l1_x2_perr) Injection FIFO t8, t9, l0, l1 clk_x2 parity error. ";
  const std::string ND_X2_DCR_FATAL_ERR0_INJ_HP_C1_X2_PERR_DESCR = "(inj_hp_c1_x2_perr) Injection FIFO hp, io, c0, c1 clk_x2 parity error. ";
  const std::string ND_X2_DCR_FATAL_ERR0_MU_DBUS_EN_PTR_EN_BOTH_HIGH_DESCR = "(mu_dbus_en_ptr_en_both_high) MU drives dbus enable and ptr enable for same injection FIFO high in the same cycle. ";
  const std::string ND_X2_DCR_FATAL_ERR0_INJ_TOP_X2_PERR_DESCR = "(inj_top_x2_perr) Injection FIFO top level clk_x2 parity err. ";
  const std::string ND_X2_DCR_FATAL_ERR0_MU_T0_T3_DBUS_EN_GT1_DESCR = "(mu_t0_t3_dbus_en_gt1) MU drives more than one t0-t3 dbus enables high. ";
  const std::string ND_X2_DCR_FATAL_ERR0_MU_T4_T7_DBUS_EN_GT1_DESCR = "(mu_t4_t7_dbus_en_gt1) MU drives more than one t4-t7 dbus enables high. ";
  const std::string ND_X2_DCR_FATAL_ERR0_MU_T8_L1_DBUS_EN_GT1_DESCR = "(mu_t8_l1_dbus_en_gt1) MU drives more than one of t8, t9, l0, l1 dbus enables high. ";
  const std::string ND_X2_DCR_FATAL_ERR0_DCR_SLAVE_MCHK_DESCR = "(dcr_slave_mchk) DCR slave machine check interrupt. ";
  const std::string ND_X2_DCR_FATAL_ERR0_DCR_SLAVE_CRIT_DESCR = "(dcr_slave_crit) DCR slave critical interrupt. ";
  const std::string ND_X2_DCR_FATAL_ERR0_DCR_SLAVE_NON_CRIT_DESCR = "(dcr_slave_non_crit) DCR slave non critical interrupt, tie to non fatal error, nd_gip_int(1). ";

void decode_ND_X2_DCR_FATAL_ERR0( ostringstream& str, uint64_t status ) {

  if ( status == 0 ) // If status is clear, there is nothing to do.
    return;

  str << "ND_X2_FATAL_ERR0 : ";


  if ( ( status & ((uint64_t)1 << (63-0-0) ) ) != 0 ) // inj_t0_t3_x2_perr
    str << ND_X2_DCR_FATAL_ERR0_INJ_T0_T3_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-1) ) ) != 0 ) // inj_t4_t7_x2_perr
    str << ND_X2_DCR_FATAL_ERR0_INJ_T4_T7_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-2) ) ) != 0 ) // inj_t8_l1_x2_perr
    str << ND_X2_DCR_FATAL_ERR0_INJ_T8_L1_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-3) ) ) != 0 ) // inj_hp_c1_x2_perr
    str << ND_X2_DCR_FATAL_ERR0_INJ_HP_C1_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-4) ) ) != 0 ) // mu_dbus_en_ptr_en_both_high
    str << ND_X2_DCR_FATAL_ERR0_MU_DBUS_EN_PTR_EN_BOTH_HIGH_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-5) ) ) != 0 ) // inj_top_x2_perr
    str << ND_X2_DCR_FATAL_ERR0_INJ_TOP_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-6) ) ) != 0 ) // mu_t0_t3_dbus_en_gt1
    str << ND_X2_DCR_FATAL_ERR0_MU_T0_T3_DBUS_EN_GT1_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-7) ) ) != 0 ) // mu_t4_t7_dbus_en_gt1
    str << ND_X2_DCR_FATAL_ERR0_MU_T4_T7_DBUS_EN_GT1_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-8) ) ) != 0 ) // mu_t8_l1_dbus_en_gt1
    str << ND_X2_DCR_FATAL_ERR0_MU_T8_L1_DBUS_EN_GT1_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-61) ) ) != 0 ) // dcr_slave_mchk
    str << ND_X2_DCR_FATAL_ERR0_DCR_SLAVE_MCHK_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-62) ) ) != 0 ) // dcr_slave_crit
    str << ND_X2_DCR_FATAL_ERR0_DCR_SLAVE_CRIT_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-63) ) ) != 0 ) // dcr_slave_non_crit
    str << ND_X2_DCR_FATAL_ERR0_DCR_SLAVE_NON_CRIT_DESCR;
}


  // Detailed summaries of specific error bits:
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T0_X2_PERR_DESCR = "(rcp_t0_x2_perr) Reception FIFO t0 clk_x2 parity err. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T0_X2_INV_STATE_DESCR = "(rcp_t0_x2_inv_state) Reception FIFO t0 clk_x2 invalid state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T1_X2_PERR_DESCR = "(rcp_t1_x2_perr) Reception FIFO t1 clk_x2 parity err. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T1_X2_INV_STATE_DESCR = "(rcp_t1_x2_inv_state) Reception FIFO t1 clk_x2 invalid state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T2_X2_PERR_DESCR = "(rcp_t2_x2_perr) Reception FIFO t2 clk_x2 parity err. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T2_X2_INV_STATE_DESCR = "(rcp_t2_x2_inv_state) Reception FIFO t2 clk_x2 invalid state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T3_X2_PERR_DESCR = "(rcp_t3_x2_perr) Reception FIFO t3 clk_x2 parity err. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T3_X2_INV_STATE_DESCR = "(rcp_t3_x2_inv_state) Reception FIFO t3 clk_x2 invalid state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T4_X2_PERR_DESCR = "(rcp_t4_x2_perr) Reception FIFO t4 clk_x2 parity err. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T4_X2_INV_STATE_DESCR = "(rcp_t4_x2_inv_state) Reception FIFO t4 clk_x2 invalid state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T5_X2_PERR_DESCR = "(rcp_t5_x2_perr) Reception FIFO t5 clk_x2 parity err. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T5_X2_INV_STATE_DESCR = "(rcp_t5_x2_inv_state) Reception FIFO t5 clk_x2 invalid state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T6_X2_PERR_DESCR = "(rcp_t6_x2_perr) Reception FIFO t6 clk_x2 parity err. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T6_X2_INV_STATE_DESCR = "(rcp_t6_x2_inv_state) Reception FIFO t6 clk_x2 invalid state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T7_X2_PERR_DESCR = "(rcp_t7_x2_perr) Reception FIFO t7 clk_x2 parity err. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T7_X2_INV_STATE_DESCR = "(rcp_t7_x2_inv_state) Reception FIFO t7 clk_x2 invalid state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T8_X2_PERR_DESCR = "(rcp_t8_x2_perr) Reception FIFO t8 clk_x2 parity err. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T8_X2_INV_STATE_DESCR = "(rcp_t8_x2_inv_state) Reception FIFO t8 clk_x2 invalid state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T9_X2_PERR_DESCR = "(rcp_t9_x2_perr) Reception FIFO t9 clk_x2 parity err. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T9_X2_INV_STATE_DESCR = "(rcp_t9_x2_inv_state) Reception FIFO t9 clk_x2 invalid state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_L0_X2_PERR_DESCR = "(rcp_l0_x2_perr) Reception FIFO l0 clk_x2 parity err. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_L0_X2_INV_STATE_DESCR = "(rcp_l0_x2_inv_state) Reception FIFO l0 clk_x2 invalid state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_L1_X2_PERR_DESCR = "(rcp_l1_x2_perr) Reception FIFO l1 clk_x2 parity err. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_L1_X2_INV_STATE_DESCR = "(rcp_l1_x2_inv_state) Reception FIFO l1 clk_x2 invalid state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_HP_X2_PERR_DESCR = "(rcp_hp_x2_perr) Reception FIFO hp clk_x2 parity err. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_HP_X2_INV_STATE_DESCR = "(rcp_hp_x2_inv_state) Reception FIFO hp clk_x2 invalid state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_IO_X2_PERR_DESCR = "(rcp_io_x2_perr) Reception FIFO IO clk_x2 parity err. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_IO_X2_INV_STATE_DESCR = "(rcp_io_x2_inv_state) Reception FIFO IO clk_x2 invalid state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_C0_X2_PERR_DESCR = "(rcp_c0_x2_perr) Reception FIFO c0 clk_x2 parity err. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_C0_X2_INV_STATE_DESCR = "(rcp_c0_x2_inv_state) Reception FIFO c0 clk_x2 invalid state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_C1_X2_PERR_DESCR = "(rcp_c1_x2_perr) Reception FIFO c1 clk_x2 parity err. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_C1_X2_INV_STATE_DESCR = "(rcp_c1_x2_inv_state) Reception FIFO c1 clk_x2 invalid state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T0_MU_INV_DONE_DESCR = "(rcp_t0_mu_inv_done) Reception FIFO t0 raises done during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T0_MU_INV_REQ_DESCR = "(rcp_t0_mu_inv_req) Reception FIFO t0 raises request during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T1_MU_INV_DONE_DESCR = "(rcp_t1_mu_inv_done) Reception FIFO t1 raises done during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T1_MU_INV_REQ_DESCR = "(rcp_t1_mu_inv_req) Reception FIFO t1 raises request during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T2_MU_INV_DONE_DESCR = "(rcp_t2_mu_inv_done) Reception FIFO t2 raises done during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T2_MU_INV_REQ_DESCR = "(rcp_t2_mu_inv_req) Reception FIFO t2 raises request during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T3_MU_INV_DONE_DESCR = "(rcp_t3_mu_inv_done) Reception FIFO t3 raises done during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T3_MU_INV_REQ_DESCR = "(rcp_t3_mu_inv_req) Reception FIFO t3 raises request during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T4_MU_INV_DONE_DESCR = "(rcp_t4_mu_inv_done) Reception FIFO t4 raises done during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T4_MU_INV_REQ_DESCR = "(rcp_t4_mu_inv_req) Reception FIFO t4 raises request during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T5_MU_INV_DONE_DESCR = "(rcp_t5_mu_inv_done) Reception FIFO t5 raises done during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T5_MU_INV_REQ_DESCR = "(rcp_t5_mu_inv_req) Reception FIFO t5 raises request during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T6_MU_INV_DONE_DESCR = "(rcp_t6_mu_inv_done) Reception FIFO t6 raises done during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T6_MU_INV_REQ_DESCR = "(rcp_t6_mu_inv_req) Reception FIFO t6 raises request during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T7_MU_INV_DONE_DESCR = "(rcp_t7_mu_inv_done) Reception FIFO t7 raises done during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T7_MU_INV_REQ_DESCR = "(rcp_t7_mu_inv_req) Reception FIFO t7 raises request during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T8_MU_INV_DONE_DESCR = "(rcp_t8_mu_inv_done) Reception FIFO t8 raises done during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T8_MU_INV_REQ_DESCR = "(rcp_t8_mu_inv_req) Reception FIFO t8 raises request during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T9_MU_INV_DONE_DESCR = "(rcp_t9_mu_inv_done) Reception FIFO t9 raises done during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_T9_MU_INV_REQ_DESCR = "(rcp_t9_mu_inv_req) Reception FIFO t9 raises request during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_L0_MU_INV_DONE_DESCR = "(rcp_l0_mu_inv_done) Reception FIFO l0 raises done during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_L0_MU_INV_REQ_DESCR = "(rcp_l0_mu_inv_req) Reception FIFO l0 raises request during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_L1_MU_INV_DONE_DESCR = "(rcp_l1_mu_inv_done) Reception FIFO l1 raises done during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_L1_MU_INV_REQ_DESCR = "(rcp_l1_mu_inv_req) Reception FIFO l1 raises request during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_HP_MU_INV_DONE_DESCR = "(rcp_hp_mu_inv_done) Reception FIFO hp raises done during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_HP_MU_INV_REQ_DESCR = "(rcp_hp_mu_inv_req) Reception FIFO hp raises request during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_IO_MU_INV_DONE_DESCR = "(rcp_io_mu_inv_done) Reception FIFO IO raises done during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_IO_MU_INV_REQ_DESCR = "(rcp_io_mu_inv_req) Reception FIFO IO raises request during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_C0_MU_INV_DONE_DESCR = "(rcp_c0_mu_inv_done) Reception FIFO c0 raises done during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_C0_MU_INV_REQ_DESCR = "(rcp_c0_mu_inv_req) Reception FIFO c0 raises request during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_C1_MU_INV_DONE_DESCR = "(rcp_c1_mu_inv_done) Reception FIFO c1 raises done during wrong state. ";
  const std::string ND_X2_DCR_FATAL_ERR1_RCP_C1_MU_INV_REQ_DESCR = "(rcp_c1_mu_inv_req) Reception FIFO c1 raises request during wrong state. ";

void decode_ND_X2_DCR_FATAL_ERR1( ostringstream& str, uint64_t status ) {

  if ( status == 0 ) // If status is clear, there is nothing to do.
    return;

  str << "ND_X2_FATAL_ERR1 : ";


  if ( ( status & ((uint64_t)1 << (63-0-0) ) ) != 0 ) // rcp_t0_x2_perr
    str << ND_X2_DCR_FATAL_ERR1_RCP_T0_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-1) ) ) != 0 ) // rcp_t0_x2_inv_state
    str << ND_X2_DCR_FATAL_ERR1_RCP_T0_X2_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-2) ) ) != 0 ) // rcp_t1_x2_perr
    str << ND_X2_DCR_FATAL_ERR1_RCP_T1_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-3) ) ) != 0 ) // rcp_t1_x2_inv_state
    str << ND_X2_DCR_FATAL_ERR1_RCP_T1_X2_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-4) ) ) != 0 ) // rcp_t2_x2_perr
    str << ND_X2_DCR_FATAL_ERR1_RCP_T2_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-5) ) ) != 0 ) // rcp_t2_x2_inv_state
    str << ND_X2_DCR_FATAL_ERR1_RCP_T2_X2_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-6) ) ) != 0 ) // rcp_t3_x2_perr
    str << ND_X2_DCR_FATAL_ERR1_RCP_T3_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-7) ) ) != 0 ) // rcp_t3_x2_inv_state
    str << ND_X2_DCR_FATAL_ERR1_RCP_T3_X2_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-8) ) ) != 0 ) // rcp_t4_x2_perr
    str << ND_X2_DCR_FATAL_ERR1_RCP_T4_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-9) ) ) != 0 ) // rcp_t4_x2_inv_state
    str << ND_X2_DCR_FATAL_ERR1_RCP_T4_X2_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-10) ) ) != 0 ) // rcp_t5_x2_perr
    str << ND_X2_DCR_FATAL_ERR1_RCP_T5_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-11) ) ) != 0 ) // rcp_t5_x2_inv_state
    str << ND_X2_DCR_FATAL_ERR1_RCP_T5_X2_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-12) ) ) != 0 ) // rcp_t6_x2_perr
    str << ND_X2_DCR_FATAL_ERR1_RCP_T6_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-13) ) ) != 0 ) // rcp_t6_x2_inv_state
    str << ND_X2_DCR_FATAL_ERR1_RCP_T6_X2_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-14) ) ) != 0 ) // rcp_t7_x2_perr
    str << ND_X2_DCR_FATAL_ERR1_RCP_T7_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-15) ) ) != 0 ) // rcp_t7_x2_inv_state
    str << ND_X2_DCR_FATAL_ERR1_RCP_T7_X2_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-16) ) ) != 0 ) // rcp_t8_x2_perr
    str << ND_X2_DCR_FATAL_ERR1_RCP_T8_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-17) ) ) != 0 ) // rcp_t8_x2_inv_state
    str << ND_X2_DCR_FATAL_ERR1_RCP_T8_X2_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-18) ) ) != 0 ) // rcp_t9_x2_perr
    str << ND_X2_DCR_FATAL_ERR1_RCP_T9_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-19) ) ) != 0 ) // rcp_t9_x2_inv_state
    str << ND_X2_DCR_FATAL_ERR1_RCP_T9_X2_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-20) ) ) != 0 ) // rcp_l0_x2_perr
    str << ND_X2_DCR_FATAL_ERR1_RCP_L0_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-21) ) ) != 0 ) // rcp_l0_x2_inv_state
    str << ND_X2_DCR_FATAL_ERR1_RCP_L0_X2_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-22) ) ) != 0 ) // rcp_l1_x2_perr
    str << ND_X2_DCR_FATAL_ERR1_RCP_L1_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-23) ) ) != 0 ) // rcp_l1_x2_inv_state
    str << ND_X2_DCR_FATAL_ERR1_RCP_L1_X2_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-24) ) ) != 0 ) // rcp_hp_x2_perr
    str << ND_X2_DCR_FATAL_ERR1_RCP_HP_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-25) ) ) != 0 ) // rcp_hp_x2_inv_state
    str << ND_X2_DCR_FATAL_ERR1_RCP_HP_X2_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-26) ) ) != 0 ) // rcp_io_x2_perr
    str << ND_X2_DCR_FATAL_ERR1_RCP_IO_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-27) ) ) != 0 ) // rcp_io_x2_inv_state
    str << ND_X2_DCR_FATAL_ERR1_RCP_IO_X2_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-28) ) ) != 0 ) // rcp_c0_x2_perr
    str << ND_X2_DCR_FATAL_ERR1_RCP_C0_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-29) ) ) != 0 ) // rcp_c0_x2_inv_state
    str << ND_X2_DCR_FATAL_ERR1_RCP_C0_X2_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-30) ) ) != 0 ) // rcp_c1_x2_perr
    str << ND_X2_DCR_FATAL_ERR1_RCP_C1_X2_PERR_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-31) ) ) != 0 ) // rcp_c1_x2_inv_state
    str << ND_X2_DCR_FATAL_ERR1_RCP_C1_X2_INV_STATE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-32) ) ) != 0 ) // rcp_t0_mu_inv_done
    str << ND_X2_DCR_FATAL_ERR1_RCP_T0_MU_INV_DONE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-33) ) ) != 0 ) // rcp_t0_mu_inv_req
    str << ND_X2_DCR_FATAL_ERR1_RCP_T0_MU_INV_REQ_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-34) ) ) != 0 ) // rcp_t1_mu_inv_done
    str << ND_X2_DCR_FATAL_ERR1_RCP_T1_MU_INV_DONE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-35) ) ) != 0 ) // rcp_t1_mu_inv_req
    str << ND_X2_DCR_FATAL_ERR1_RCP_T1_MU_INV_REQ_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-36) ) ) != 0 ) // rcp_t2_mu_inv_done
    str << ND_X2_DCR_FATAL_ERR1_RCP_T2_MU_INV_DONE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-37) ) ) != 0 ) // rcp_t2_mu_inv_req
    str << ND_X2_DCR_FATAL_ERR1_RCP_T2_MU_INV_REQ_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-38) ) ) != 0 ) // rcp_t3_mu_inv_done
    str << ND_X2_DCR_FATAL_ERR1_RCP_T3_MU_INV_DONE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-39) ) ) != 0 ) // rcp_t3_mu_inv_req
    str << ND_X2_DCR_FATAL_ERR1_RCP_T3_MU_INV_REQ_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-40) ) ) != 0 ) // rcp_t4_mu_inv_done
    str << ND_X2_DCR_FATAL_ERR1_RCP_T4_MU_INV_DONE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-41) ) ) != 0 ) // rcp_t4_mu_inv_req
    str << ND_X2_DCR_FATAL_ERR1_RCP_T4_MU_INV_REQ_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-42) ) ) != 0 ) // rcp_t5_mu_inv_done
    str << ND_X2_DCR_FATAL_ERR1_RCP_T5_MU_INV_DONE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-43) ) ) != 0 ) // rcp_t5_mu_inv_req
    str << ND_X2_DCR_FATAL_ERR1_RCP_T5_MU_INV_REQ_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-44) ) ) != 0 ) // rcp_t6_mu_inv_done
    str << ND_X2_DCR_FATAL_ERR1_RCP_T6_MU_INV_DONE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-45) ) ) != 0 ) // rcp_t6_mu_inv_req
    str << ND_X2_DCR_FATAL_ERR1_RCP_T6_MU_INV_REQ_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-46) ) ) != 0 ) // rcp_t7_mu_inv_done
    str << ND_X2_DCR_FATAL_ERR1_RCP_T7_MU_INV_DONE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-47) ) ) != 0 ) // rcp_t7_mu_inv_req
    str << ND_X2_DCR_FATAL_ERR1_RCP_T7_MU_INV_REQ_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-48) ) ) != 0 ) // rcp_t8_mu_inv_done
    str << ND_X2_DCR_FATAL_ERR1_RCP_T8_MU_INV_DONE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-49) ) ) != 0 ) // rcp_t8_mu_inv_req
    str << ND_X2_DCR_FATAL_ERR1_RCP_T8_MU_INV_REQ_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-50) ) ) != 0 ) // rcp_t9_mu_inv_done
    str << ND_X2_DCR_FATAL_ERR1_RCP_T9_MU_INV_DONE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-51) ) ) != 0 ) // rcp_t9_mu_inv_req
    str << ND_X2_DCR_FATAL_ERR1_RCP_T9_MU_INV_REQ_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-52) ) ) != 0 ) // rcp_l0_mu_inv_done
    str << ND_X2_DCR_FATAL_ERR1_RCP_L0_MU_INV_DONE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-53) ) ) != 0 ) // rcp_l0_mu_inv_req
    str << ND_X2_DCR_FATAL_ERR1_RCP_L0_MU_INV_REQ_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-54) ) ) != 0 ) // rcp_l1_mu_inv_done
    str << ND_X2_DCR_FATAL_ERR1_RCP_L1_MU_INV_DONE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-55) ) ) != 0 ) // rcp_l1_mu_inv_req
    str << ND_X2_DCR_FATAL_ERR1_RCP_L1_MU_INV_REQ_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-56) ) ) != 0 ) // rcp_hp_mu_inv_done
    str << ND_X2_DCR_FATAL_ERR1_RCP_HP_MU_INV_DONE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-57) ) ) != 0 ) // rcp_hp_mu_inv_req
    str << ND_X2_DCR_FATAL_ERR1_RCP_HP_MU_INV_REQ_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-58) ) ) != 0 ) // rcp_io_mu_inv_done
    str << ND_X2_DCR_FATAL_ERR1_RCP_IO_MU_INV_DONE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-59) ) ) != 0 ) // rcp_io_mu_inv_req
    str << ND_X2_DCR_FATAL_ERR1_RCP_IO_MU_INV_REQ_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-60) ) ) != 0 ) // rcp_c0_mu_inv_done
    str << ND_X2_DCR_FATAL_ERR1_RCP_C0_MU_INV_DONE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-61) ) ) != 0 ) // rcp_c0_mu_inv_req
    str << ND_X2_DCR_FATAL_ERR1_RCP_C0_MU_INV_REQ_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-62) ) ) != 0 ) // rcp_c1_mu_inv_done
    str << ND_X2_DCR_FATAL_ERR1_RCP_C1_MU_INV_DONE_DESCR;

  if ( ( status & ((uint64_t)1 << (63-0-63) ) ) != 0 ) // rcp_c1_mu_inv_req
    str << ND_X2_DCR_FATAL_ERR1_RCP_C1_MU_INV_REQ_DESCR;
}

