<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-8206</identifier><datestamp>2013-11-08T04:50:11Z</datestamp><dc:title>A Table-Based Approach to Study the Impact of Process Variations on FinFET Circuit Performance</dc:title><dc:creator>THAKKER, RA</dc:creator><dc:creator>SATHE, C</dc:creator><dc:creator>BAGHINI, MS</dc:creator><dc:creator>PATIL, MB</dc:creator><dc:subject>temperature</dc:subject><dc:subject>sensitivity</dc:subject><dc:subject>transistor</dc:subject><dc:subject>simulation</dc:subject><dc:subject>finfet</dc:subject><dc:subject>look-up table</dc:subject><dc:subject>look-up table interpolation</dc:subject><dc:subject>process variation study</dc:subject><dc:description>This paper presents a novel table-based approach for efficient statistical analysis of Finfield effect transistor circuits. The proposed approach uses a new scheme for interpolation of look-up tables (LUTs) with respect to process parameters. The effect of various process parameters, viz., channel length, fin width, and effective oxide thickness is studied for three circuits: buffer chain, static random access memory cell, and high-gain low-voltage op-amp. Compared to mixed-mode (device-circuit) simulation, the proposed LUT-based approach is shown to be much faster, thus making it practically a feasible and attractive option for variability analysis especially for emerging technologies where compact models are not available for circuit simulation.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2011-07-31T19:04:57Z</dc:date><dc:date>2011-12-26T12:53:06Z</dc:date><dc:date>2011-12-27T05:40:15Z</dc:date><dc:date>2011-07-31T19:04:57Z</dc:date><dc:date>2011-12-26T12:53:06Z</dc:date><dc:date>2011-12-27T05:40:15Z</dc:date><dc:date>2010</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 29(4), 627-631</dc:identifier><dc:identifier>0278-0070</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/TCAD.2010.2042899</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/8206</dc:identifier><dc:identifier>http://hdl.handle.net/10054/8206</dc:identifier><dc:language>en</dc:language></oai_dc:dc>