
/-
-- auto-generated from 'SSA/Projects/InstCombine/scripts/extract-goals.py'
-/
open BitVec

theorem test13_thm.extracted_1._1 : ∀ (x : BitVec 79), ¬78#79 ≥ ↑79 → 0#79 - x >>> 78#79 = x.sshiftRight' 78#79 :=
sorry