{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652320509873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652320509875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 20:55:09 2022 " "Processing started: Wed May 11 20:55:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652320509875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652320509875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Registros -c Registros " "Command: quartus_map --read_settings_files=on --write_settings_files=off Registros -c Registros" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652320509875 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1652320510267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj2hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj2hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivisorDeFrecuencia-DivFrec " "Found design unit 1: DivisorDeFrecuencia-DivFrec" {  } { { "Reloj2Hz.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/Reloj2Hz.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510769 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivisorDeFrecuencia " "Found entity 1: DivisorDeFrecuencia" {  } { { "Reloj2Hz.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/Reloj2Hz.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652320510769 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RegistrosCorrimiento.vhd " "Can't analyze file -- file RegistrosCorrimiento.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1652320510775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registros-funcion " "Found design unit 1: Registros-funcion" {  } { { "Registros.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/Registros.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510778 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registros " "Found entity 1: Registros" {  } { { "Registros.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/Registros.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652320510778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regcorrimiento1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regcorrimiento1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegCorrimiento1-funcion " "Found design unit 1: RegCorrimiento1-funcion" {  } { { "RegCorrimiento1.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/RegCorrimiento1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510780 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegCorrimiento1 " "Found entity 1: RegCorrimiento1" {  } { { "RegCorrimiento1.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/RegCorrimiento1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652320510780 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RegCorrimientoE.vhd " "Can't analyze file -- file RegCorrimientoE.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1652320510785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regcorrimiento4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regcorrimiento4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegCorrimiento4-funcion " "Found design unit 1: RegCorrimiento4-funcion" {  } { { "RegCorrimiento4.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/RegCorrimiento4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510788 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegCorrimiento4 " "Found entity 1: RegCorrimiento4" {  } { { "RegCorrimiento4.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/RegCorrimiento4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652320510788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regcorrimiento3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regcorrimiento3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegCorrimiento3-funcion " "Found design unit 1: RegCorrimiento3-funcion" {  } { { "RegCorrimiento3.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/RegCorrimiento3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510791 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegCorrimiento3 " "Found entity 1: RegCorrimiento3" {  } { { "RegCorrimiento3.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/RegCorrimiento3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652320510791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regcorrimiento6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regcorrimiento6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegCorrimiento6-funcion " "Found design unit 1: RegCorrimiento6-funcion" {  } { { "RegCorrimiento6.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/RegCorrimiento6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510795 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegCorrimiento6 " "Found entity 1: RegCorrimiento6" {  } { { "RegCorrimiento6.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/RegCorrimiento6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652320510795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regcorrimiento7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regcorrimiento7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegCorrimiento7-funcion " "Found design unit 1: RegCorrimiento7-funcion" {  } { { "RegCorrimiento7.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/RegCorrimiento7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510798 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegCorrimiento7 " "Found entity 1: RegCorrimiento7" {  } { { "RegCorrimiento7.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/RegCorrimiento7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652320510798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexor-funcion " "Found design unit 1: Multiplexor-funcion" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/Multiplexor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510801 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexor " "Found entity 1: Multiplexor" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/Multiplexor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652320510801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Registros " "Elaborating entity \"Registros\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652320510837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorDeFrecuencia DivisorDeFrecuencia:Reloj " "Elaborating entity \"DivisorDeFrecuencia\" for hierarchy \"DivisorDeFrecuencia:Reloj\"" {  } { { "Registros.vhd" "Reloj" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/Registros.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652320510839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegCorrimiento1 RegCorrimiento1:Reg1 " "Elaborating entity \"RegCorrimiento1\" for hierarchy \"RegCorrimiento1:Reg1\"" {  } { { "Registros.vhd" "Reg1" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/Registros.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652320510841 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SALIDA\[7..1\] RegCorrimiento1.vhd(10) " "Using initial value X (don't care) for net \"SALIDA\[7..1\]\" at RegCorrimiento1.vhd(10)" {  } { { "RegCorrimiento1.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/RegCorrimiento1.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652320510842 "|Registros|RegCorrimiento1:Reg1"}
{ "Warning" "WSGN_SEARCH_FILE" "regcorrimiento2.vhd 2 1 " "Using design file regcorrimiento2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegCorrimiento2-funcion " "Found design unit 1: RegCorrimiento2-funcion" {  } { { "regcorrimiento2.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/regcorrimiento2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510857 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegCorrimiento2 " "Found entity 1: RegCorrimiento2" {  } { { "regcorrimiento2.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/regcorrimiento2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510857 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1652320510857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegCorrimiento2 RegCorrimiento2:Reg2 " "Elaborating entity \"RegCorrimiento2\" for hierarchy \"RegCorrimiento2:Reg2\"" {  } { { "Registros.vhd" "Reg2" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/Registros.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652320510859 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SALIDA\[6..0\] regcorrimiento2.vhd(9) " "Using initial value X (don't care) for net \"SALIDA\[6..0\]\" at regcorrimiento2.vhd(9)" {  } { { "regcorrimiento2.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/regcorrimiento2.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652320510860 "|Registros|RegCorrimiento2:Reg2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegCorrimiento3 RegCorrimiento3:Reg3 " "Elaborating entity \"RegCorrimiento3\" for hierarchy \"RegCorrimiento3:Reg3\"" {  } { { "Registros.vhd" "Reg3" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/Registros.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652320510861 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SALIDA\[7..1\] RegCorrimiento3.vhd(9) " "Using initial value X (don't care) for net \"SALIDA\[7..1\]\" at RegCorrimiento3.vhd(9)" {  } { { "RegCorrimiento3.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/RegCorrimiento3.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652320510862 "|Registros|RegCorrimiento3:Reg3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegCorrimiento4 RegCorrimiento4:Reg4 " "Elaborating entity \"RegCorrimiento4\" for hierarchy \"RegCorrimiento4:Reg4\"" {  } { { "Registros.vhd" "Reg4" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/Registros.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652320510864 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regcorrimiento5.vhd 2 1 " "Using design file regcorrimiento5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegCorrimiento5-funcion " "Found design unit 1: RegCorrimiento5-funcion" {  } { { "regcorrimiento5.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/regcorrimiento5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510879 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegCorrimiento5 " "Found entity 1: RegCorrimiento5" {  } { { "regcorrimiento5.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/regcorrimiento5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652320510879 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1652320510879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegCorrimiento5 RegCorrimiento5:Reg5 " "Elaborating entity \"RegCorrimiento5\" for hierarchy \"RegCorrimiento5:Reg5\"" {  } { { "Registros.vhd" "Reg5" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/Registros.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652320510881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegCorrimiento6 RegCorrimiento6:Reg6 " "Elaborating entity \"RegCorrimiento6\" for hierarchy \"RegCorrimiento6:Reg6\"" {  } { { "Registros.vhd" "Reg6" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/Registros.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652320510884 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SALIDA\[7..1\] RegCorrimiento6.vhd(9) " "Using initial value X (don't care) for net \"SALIDA\[7..1\]\" at RegCorrimiento6.vhd(9)" {  } { { "RegCorrimiento6.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/RegCorrimiento6.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652320510885 "|Registros|RegCorrimiento6:Reg6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegCorrimiento7 RegCorrimiento7:Reg7 " "Elaborating entity \"RegCorrimiento7\" for hierarchy \"RegCorrimiento7:Reg7\"" {  } { { "Registros.vhd" "Reg7" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/Registros.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652320510886 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SALIDA\[6..0\] RegCorrimiento7.vhd(9) " "Using initial value X (don't care) for net \"SALIDA\[6..0\]\" at RegCorrimiento7.vhd(9)" {  } { { "RegCorrimiento7.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/RegCorrimiento7.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652320510887 "|Registros|RegCorrimiento7:Reg7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexor Multiplexor:Mux " "Elaborating entity \"Multiplexor\" for hierarchy \"Multiplexor:Mux\"" {  } { { "Registros.vhd" "Mux" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/Registros.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652320510889 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1652320511452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652320511452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1652320511494 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1652320511494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1652320511494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1652320511494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652320511515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 20:55:11 2022 " "Processing ended: Wed May 11 20:55:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652320511515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652320511515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652320511515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652320511515 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652320512721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652320512722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 20:55:12 2022 " "Processing started: Wed May 11 20:55:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652320512722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652320512722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Registros -c Registros " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Registros -c Registros" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652320512722 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652320512882 ""}
{ "Info" "0" "" "Project  = Registros" {  } {  } 0 0 "Project  = Registros" 0 0 "Fitter" 0 0 1652320512882 ""}
{ "Info" "0" "" "Revision = Registros" {  } {  } 0 0 "Revision = Registros" 0 0 "Fitter" 0 0 1652320512882 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1652320512973 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Registros EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"Registros\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652320512985 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652320513034 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652320513034 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652320513106 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652320513131 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1652320513385 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1652320513385 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1652320513385 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652320513385 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1652320513386 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1652320513386 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1652320513386 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652320513386 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Registros.sdc " "Synopsys Design Constraints File file not found: 'Registros.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652320513523 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652320513523 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1652320513528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652320513536 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Registros.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/Registros.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652320513536 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DivisorDeFrecuencia:Reloj\|salida_media  " "Automatically promoted node DivisorDeFrecuencia:Reloj\|salida_media " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652320513536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DivisorDeFrecuencia:Reloj\|salida_media~0 " "Destination node DivisorDeFrecuencia:Reloj\|salida_media~0" {  } { { "Reloj2Hz.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/Reloj2Hz.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DivisorDeFrecuencia:Reloj|salida_media~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1652320513536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDS\[2\] " "Destination node LEDS\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDS[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDS\[2\]" } } } } { "Registros.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/Registros.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1652320513536 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1652320513536 ""}  } { { "Reloj2Hz.vhd" "" { Text "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/Reloj2Hz.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DivisorDeFrecuencia:Reloj|salida_media } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652320513536 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652320513583 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652320513584 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652320513584 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652320513585 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652320513585 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652320513585 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652320513586 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652320513586 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652320513594 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1652320513595 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652320513595 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652320513601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652320513887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652320513941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652320513951 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652320514203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652320514203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652320514256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1652320514566 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652320514566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652320514645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1652320514647 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652320514647 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1652320514654 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652320514658 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SALIDA\[0\] 0 " "Pin \"SALIDA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652320514665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SALIDA\[1\] 0 " "Pin \"SALIDA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652320514665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SALIDA\[2\] 0 " "Pin \"SALIDA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652320514665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SALIDA\[3\] 0 " "Pin \"SALIDA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652320514665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SALIDA\[4\] 0 " "Pin \"SALIDA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652320514665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SALIDA\[5\] 0 " "Pin \"SALIDA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652320514665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SALIDA\[6\] 0 " "Pin \"SALIDA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652320514665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SALIDA\[7\] 0 " "Pin \"SALIDA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652320514665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[0\] 0 " "Pin \"LEDS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652320514665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[1\] 0 " "Pin \"LEDS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652320514665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[2\] 0 " "Pin \"LEDS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652320514665 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1652320514665 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652320514784 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652320514800 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652320514862 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652320514943 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1652320514965 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/output_files/Registros.fit.smsg " "Generated suppressed messages file C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/output_files/Registros.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652320515047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652320515170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 20:55:15 2022 " "Processing ended: Wed May 11 20:55:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652320515170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652320515170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652320515170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652320515170 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652320516046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652320516046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 20:55:15 2022 " "Processing started: Wed May 11 20:55:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652320516046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652320516046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Registros -c Registros " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Registros -c Registros" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652320516047 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1652320516469 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652320516482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4537 " "Peak virtual memory: 4537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652320516970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 20:55:16 2022 " "Processing ended: Wed May 11 20:55:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652320516970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652320516970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652320516970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652320516970 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652320517629 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652320518298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652320518299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 20:55:17 2022 " "Processing started: Wed May 11 20:55:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652320518299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652320518299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Registros -c Registros " "Command: quartus_sta Registros -c Registros" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652320518299 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1652320518455 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1652320518654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1652320518687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1652320518687 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Registros.sdc " "Synopsys Design Constraints File file not found: 'Registros.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1652320518790 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1652320518791 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1652320518792 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorDeFrecuencia:Reloj\|salida_media DivisorDeFrecuencia:Reloj\|salida_media " "create_clock -period 1.000 -name DivisorDeFrecuencia:Reloj\|salida_media DivisorDeFrecuencia:Reloj\|salida_media" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1652320518792 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1652320518792 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1652320518794 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1652320518803 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1652320518810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.083 " "Worst-case setup slack is -4.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320518816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320518816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.083       -73.807 CLK  " "   -4.083       -73.807 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320518816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.422       -41.604 DivisorDeFrecuencia:Reloj\|salida_media  " "   -2.422       -41.604 DivisorDeFrecuencia:Reloj\|salida_media " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320518816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652320518816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.557 " "Worst-case hold slack is -2.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320518819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320518819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.557        -2.557 CLK  " "   -2.557        -2.557 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320518819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 DivisorDeFrecuencia:Reloj\|salida_media  " "    0.499         0.000 DivisorDeFrecuencia:Reloj\|salida_media " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320518819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652320518819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1652320518829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1652320518832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320518840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320518840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -42.009 CLK  " "   -1.941       -42.009 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320518840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -62.328 DivisorDeFrecuencia:Reloj\|salida_media  " "   -0.742       -62.328 DivisorDeFrecuencia:Reloj\|salida_media " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320518840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652320518840 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1652320519005 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1652320519007 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1652320519015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.888 " "Worst-case setup slack is -0.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320519018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320519018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.888        -9.903 CLK  " "   -0.888        -9.903 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320519018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.222        -3.228 DivisorDeFrecuencia:Reloj\|salida_media  " "   -0.222        -3.228 DivisorDeFrecuencia:Reloj\|salida_media " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320519018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652320519018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.360 " "Worst-case hold slack is -1.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320519024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320519024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.360        -1.360 CLK  " "   -1.360        -1.360 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320519024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 DivisorDeFrecuencia:Reloj\|salida_media  " "    0.215         0.000 DivisorDeFrecuencia:Reloj\|salida_media " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320519024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652320519024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1652320519029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1652320519033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320519148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320519148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -28.380 CLK  " "   -1.380       -28.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320519148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -42.000 DivisorDeFrecuencia:Reloj\|salida_media  " "   -0.500       -42.000 DivisorDeFrecuencia:Reloj\|salida_media " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652320519148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652320519148 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1652320519207 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1652320519381 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1652320519381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4536 " "Peak virtual memory: 4536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652320519836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 20:55:19 2022 " "Processing ended: Wed May 11 20:55:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652320519836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652320519836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652320519836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652320519836 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652320520720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652320520720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 20:55:20 2022 " "Processing started: Wed May 11 20:55:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652320520720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652320520720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Registros -c Registros " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Registros -c Registros" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652320520721 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Registros.vho\", \"Registros_fast.vho Registros_vhd.sdo Registros_vhd_fast.sdo C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/simulation/activehdl/ simulation " "Generated files \"Registros.vho\", \"Registros_fast.vho\", \"Registros_vhd.sdo\" and \"Registros_vhd_fast.sdo\" in directory \"C:/Users/CAPG1/OneDrive/Escritorio/Diseño de Sistemas Digitales/Registros1por1/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1652320521081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4514 " "Peak virtual memory: 4514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652320521121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 20:55:21 2022 " "Processing ended: Wed May 11 20:55:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652320521121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652320521121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652320521121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652320521121 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652320521731 ""}
