
---------- Begin Simulation Statistics ----------
final_tick                               102690874846001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 867998                       # Simulator instruction rate (inst/s)
host_mem_usage                                1759224                       # Number of bytes of host memory used
host_op_rate                                  1045070                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7826.45                       # Real time elapsed on the host
host_tick_rate                              149472607                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6793346996                       # Number of instructions simulated
sim_ops                                    8179194425                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.169840                       # Number of seconds simulated
sim_ticks                                1169840269501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       270336                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages           66                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs           66                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       425984                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages          104                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          104                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |        4243    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total         4243                      
system.ruby.DMA_Controller.I.allocI_store |        6656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         6656                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        9878    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         9878                      
system.ruby.DMA_Controller.M.allocTBE    |        6656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         6656                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        6656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         6656                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       96232    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        96232                      
system.ruby.DMA_Controller.S.SloadSEvent |          88    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           88                      
system.ruby.DMA_Controller.S.allocTBE    |        3355    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total         3355                      
system.ruby.DMA_Controller.S.deallocTBE  |         132    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total          132                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |        4243    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total         4243                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |       10512    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total        10512                      
system.ruby.DMA_Controller.SloadSEvent   |          88    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           88                      
system.ruby.DMA_Controller.Stallmandatory_in |      106744    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total       106744                      
system.ruby.DMA_Controller.allocI_load   |        4243    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total         4243                      
system.ruby.DMA_Controller.allocI_store  |        6656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         6656                      
system.ruby.DMA_Controller.allocTBE      |       10011    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total        10011                      
system.ruby.DMA_Controller.deallocTBE    |         132    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total          132                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        9878    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         9878                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |        4243    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total         4243                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        6656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         6656                      
system.ruby.Directory_Controller.I.allocTBE |     2884657     25.45%     25.45% |     2862272     25.25%     50.70% |     2812701     24.81%     75.51% |     2775568     24.49%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total     11335198                      
system.ruby.Directory_Controller.I.deallocTBE |     2883680     25.45%     25.45% |     2861284     25.25%     50.70% |     2811734     24.81%     75.51% |     2774563     24.49%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total     11331261                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |         893     18.83%     18.83% |        1529     32.24%     51.06% |        1313     27.68%     78.75% |        1008     21.25%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total         4743                      
system.ruby.Directory_Controller.M.allocTBE |     1685161     24.93%     24.93% |     1706306     25.24%     50.17% |     1689298     24.99%     75.16% |     1679534     24.84%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      6760299                      
system.ruby.Directory_Controller.M.deallocTBE |     1685312     24.93%     24.93% |     1706439     25.24%     50.17% |     1689451     24.99%     75.16% |     1679684     24.84%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      6760886                      
system.ruby.Directory_Controller.M_GetM.Progress |         383     19.13%     19.13% |         595     29.72%     48.85% |         796     39.76%     88.61% |         228     11.39%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total         2002                      
system.ruby.Directory_Controller.M_GetS.Progress |        3390     30.93%     30.93% |        2498     22.79%     53.72% |        2601     23.73%     77.45% |        2472     22.55%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        10961                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |           5     38.46%     38.46% |           0      0.00%     38.46% |           5     38.46%     76.92% |           3     23.08%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total           13                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |          80     15.41%     15.41% |         110     21.19%     36.61% |         117     22.54%     59.15% |         212     40.85%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total          519                      
system.ruby.Directory_Controller.Progress |        3773     29.11%     29.11% |        3093     23.86%     52.97% |        3397     26.21%     79.17% |        2700     20.83%    100.00%
system.ruby.Directory_Controller.Progress::total        12963                      
system.ruby.Directory_Controller.S.allocTBE |     2363052     25.44%     25.44% |     2357639     25.38%     50.82% |     2299113     24.75%     75.57% |     2268944     24.43%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      9288748                      
system.ruby.Directory_Controller.S.deallocTBE |     2363878     25.44%     25.44% |     2358494     25.38%     50.82% |     2299927     24.75%     75.57% |     2269799     24.43%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      9292098                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |          76      9.93%      9.93% |          49      6.41%     16.34% |         382     49.93%     66.27% |         258     33.73%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total          765                      
system.ruby.Directory_Controller.S_GetM.allocTBE |        3498     30.47%     30.47% |        2706     23.57%     54.04% |        2801     24.40%     78.43% |        2476     21.57%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total        11481                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |        3498     30.47%     30.47% |        2706     23.57%     54.04% |        2801     24.40%     78.43% |        2476     21.57%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total        11481                      
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in |           4     44.44%     44.44% |           5     55.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in::total            9                      
system.ruby.Directory_Controller.S_GetML1C1C1_3.Stallreqto_in |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_3.Stallreqto_in::total            3                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |         530     20.70%     20.70% |         800     31.24%     51.93% |         901     35.18%     87.11% |         330     12.89%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total         2561                      
system.ruby.Directory_Controller.Stallreqto_in |        1591     18.47%     18.47% |        2493     28.94%     47.42% |        2718     31.56%     78.97% |        1811     21.03%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total         8613                      
system.ruby.Directory_Controller.allocTBE |     6936368     25.32%     25.32% |     6928923     25.29%     50.61% |     6803913     24.84%     75.45% |     6726522     24.55%    100.00%
system.ruby.Directory_Controller.allocTBE::total     27395726                      
system.ruby.Directory_Controller.deallocTBE |     6936368     25.32%     25.32% |     6928923     25.29%     50.61% |     6803913     24.84%     75.45% |     6726522     24.55%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     27395726                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   2624889526                      
system.ruby.IFETCH.hit_latency_hist_seqr |  2624889526    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   2624889526                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   2627203068                      
system.ruby.IFETCH.latency_hist_seqr     |  2627203068    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   2627203068                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      2313542                      
system.ruby.IFETCH.miss_latency_hist_seqr |     2313542    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      2313542                      
system.ruby.L1Cache_Controller.I.allocI_load |     2361917     31.45%     31.45% |     1503053     20.01%     51.46% |     1921421     25.58%     77.05% |     1723774     22.95%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      7510165                      
system.ruby.L1Cache_Controller.I.allocI_store |     1193238     21.27%     21.27% |     1299678     23.16%     44.43% |     1861242     33.17%     77.60% |     1256604     22.40%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      5610762                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     3554194     27.10%     27.10% |     2801754     21.36%     48.46% |     3781649     28.83%     77.29% |     2979354     22.71%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total     13116951                      
system.ruby.L1Cache_Controller.I_store.Progress |        3848     90.88%     90.88% |          76      1.79%     92.68% |         189      4.46%     97.14% |         121      2.86%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         4234                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           4     36.36%     36.36% |           2     18.18%     54.55% |           4     36.36%     90.91% |           1      9.09%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total           11                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    85874016     23.15%     23.15% |    95492715     25.75%     48.90% |    89753456     24.20%     73.10% |    99775872     26.90%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    370896059                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    29198145     24.81%     24.81% |    26257953     22.31%     47.13% |    35453847     30.13%     77.26% |    26760121     22.74%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    117670066                      
system.ruby.L1Cache_Controller.M.allocTBE |     1620757     24.00%     24.00% |     1452511     21.51%     45.51% |     2128789     31.52%     77.03% |     1551585     22.97%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      6753642                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |     1620870     24.00%     24.00% |     1452639     21.51%     45.50% |     2128940     31.52%     77.03% |     1551780     22.97%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      6754229                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |         610     29.67%     29.67% |         402     19.55%     49.22% |         541     26.31%     75.54% |         503     24.46%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total         2056                      
system.ruby.L1Cache_Controller.MloadMEvent |    85874016     23.15%     23.15% |    95492715     25.75%     48.90% |    89753456     24.20%     73.10% |    99775872     26.90%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    370896059                      
system.ruby.L1Cache_Controller.MstoreMEvent |    29198145     24.81%     24.81% |    26257953     22.31%     47.13% |    35453847     30.13%     77.26% |    26760121     22.74%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    117670066                      
system.ruby.L1Cache_Controller.Progress  |      438559     37.83%     37.83% |      154416     13.32%     51.15% |      270113     23.30%     74.45% |      296267     25.55%    100.00%
system.ruby.L1Cache_Controller.Progress::total      1159355                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   691875217     24.74%     24.74% |   645862237     23.10%     47.84% |   660818690     23.63%     71.47% |   797726801     28.53%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   2796282945                      
system.ruby.L1Cache_Controller.S.allocTBE |     2367080     31.49%     31.49% |     1503606     20.00%     51.49% |     1922308     25.57%     77.06% |     1724610     22.94%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      7517604                      
system.ruby.L1Cache_Controller.S.deallocTBE |        6011     55.51%     55.51% |        1402     12.95%     68.46% |        1750     16.16%     84.62% |        1665     15.38%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        10828                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     2361917     31.45%     31.45% |     1503053     20.01%     51.46% |     1921421     25.58%     77.05% |     1723774     22.95%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      7510165                      
system.ruby.L1Cache_Controller.S_evict.Progress |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total            1                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         424     32.82%     32.82% |         211     16.33%     49.15% |         340     26.32%     75.46% |         317     24.54%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         1292                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total            1                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5    100.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total            5                      
system.ruby.L1Cache_Controller.S_store.Progress |      434710     37.63%     37.63% |      154340     13.36%     50.99% |      269924     23.37%     74.36% |      296145     25.64%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total      1155119                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total            2                      
system.ruby.L1Cache_Controller.SloadSEvent |   691875217     24.74%     24.74% |   645862237     23.10%     47.84% |   660818690     23.63%     71.47% |   797726801     28.53%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   2796282945                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |           4     30.77%     30.77% |           2     15.38%     46.15% |           4     30.77%     76.92% |           3     23.08%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total           13                      
system.ruby.L1Cache_Controller.Stallmandatory_in |        1034     30.84%     30.84% |         613     18.28%     49.12% |         881     26.27%     75.40% |         825     24.60%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total         3353                      
system.ruby.L1Cache_Controller.allocI_load |     2361917     31.45%     31.45% |     1503053     20.01%     51.46% |     1921421     25.58%     77.05% |     1723774     22.95%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      7510165                      
system.ruby.L1Cache_Controller.allocI_store |     1193238     21.27%     21.27% |     1299678     23.16%     44.43% |     1861242     33.17%     77.60% |     1256604     22.40%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      5610762                      
system.ruby.L1Cache_Controller.allocTBE  |     3987837     27.94%     27.94% |     2956117     20.71%     48.66% |     4051097     28.39%     77.04% |     3276195     22.96%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     14271246                      
system.ruby.L1Cache_Controller.deallocTBE |        6011     55.51%     55.51% |        1402     12.95%     68.46% |        1750     16.16%     84.62% |        1665     15.38%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        10828                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     3554194     27.10%     27.10% |     2801754     21.36%     48.46% |     3781649     28.83%     77.29% |     2979354     22.71%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total     13116951                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     2361917     31.45%     31.45% |     1503053     20.01%     51.46% |     1921421     25.58%     77.05% |     1723774     22.95%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      7510165                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |     1620870     24.00%     24.00% |     1452639     21.51%     45.50% |     2128940     31.52%     77.03% |     1551780     22.97%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      6754229                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    542289478                      
system.ruby.LD.hit_latency_hist_seqr     |   542289478    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    542289478                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    547486101                      
system.ruby.LD.latency_hist_seqr         |   547486101    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     547486101                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      5196623                      
system.ruby.LD.miss_latency_hist_seqr    |     5196623    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      5196623                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples        86264                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |       86264    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total        86264                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       119870                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      119870    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       119870                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        33606                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       33606    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        33606                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       119870                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      119870    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       119870                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       119870                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      119870    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       119870                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      2720246                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     2720246    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      2720246                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      2786517                      
system.ruby.RMW_Read.latency_hist_seqr   |     2786517    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      2786517                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        66271                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       66271    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        66271                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    114743686                      
system.ruby.ST.hit_latency_hist_seqr     |   114743686    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    114743686                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    121398038                      
system.ruby.ST.latency_hist_seqr         |   121398038    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     121398038                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      6654352                      
system.ruby.ST.miss_latency_hist_seqr    |     6654352    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      6654352                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.008531                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.987872                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.002970                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5459.852738                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.002263                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.009282                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3001.114248                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  9066.801349                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.002267                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999962                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.008507                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.989917                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.002971                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5571.767049                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.002273                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.009289                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3001.125013                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time  9412.331187                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.002276                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999962                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.008371                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.967079                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.002918                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5447.983144                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.002235                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999862                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.009149                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3002.435542                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  9730.064043                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.002238                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999826                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.008271                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.993708                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.002882                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5432.239954                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.002214                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.009060                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3002.740241                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 10512.608987                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.002218                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999962                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles        20956                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  6704.224568                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000561                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 80802.983449                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000836                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time  4280.536755                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 133677.680937                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   688.150617                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   3284849070                      
system.ruby.hit_latency_hist_seqr        |  3284849070    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   3284849070                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.905350                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6347.051792                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.392641                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  2549.215588                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.003221                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   500.020106                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.001707                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16443.984486                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000013                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   794.963430                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.001198                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6642.880563                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.367293                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  2217.179056                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.002460                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.014722                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.001264                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16746.267718                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   549.256254                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.001617                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6490.655363                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.390333                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  2847.260986                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.003346                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.019990                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.001732                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16388.644575                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   538.708953                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.001274                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6545.705980                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.436740                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  2273.665388                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.002673                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   500.017366                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.001400                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16538.818967                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   536.203461                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     3299113464                      
system.ruby.latency_hist_seqr            |  3299113464    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       3299113464                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     14264394                      
system.ruby.miss_latency_hist_seqr       |    14264394    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     14264394                      
system.ruby.network.average_flit_latency    16.679468                      
system.ruby.network.average_flit_network_latency    12.584926                      
system.ruby.network.average_flit_queueing_latency     4.094542                      
system.ruby.network.average_flit_vnet_latency |   15.030913                       |    4.992723                       |   11.204716                      
system.ruby.network.average_flit_vqueue_latency |    6.024087                       |    6.000000                       |    1.098234                      
system.ruby.network.average_hops             0.996568                      
system.ruby.network.average_packet_latency    16.221306                      
system.ruby.network.average_packet_network_latency    12.678523                      
system.ruby.network.average_packet_queueing_latency     3.542784                      
system.ruby.network.average_packet_vnet_latency |   25.002395                       |    4.992723                       |    9.923312                      
system.ruby.network.average_packet_vqueue_latency |    6.015955                       |    6.000000                       |    1.071020                      
system.ruby.network.avg_link_utilization     0.177990                      
system.ruby.network.avg_vc_load          |    0.068386     38.42%     38.42% |    0.007829      4.40%     42.82% |    0.007648      4.30%     47.12% |    0.007645      4.30%     51.41% |    0.012601      7.08%     58.49% |    0.001410      0.79%     59.28% |    0.001404      0.79%     60.07% |    0.001404      0.79%     60.86% |    0.051722     29.06%     89.92% |    0.006314      3.55%     93.47% |    0.005827      3.27%     96.74% |    0.005799      3.26%    100.00%
system.ruby.network.avg_vc_load::total       0.177990                      
system.ruby.network.ext_in_link_utilization    138972019                      
system.ruby.network.ext_out_link_utilization    138972019                      
system.ruby.network.flit_network_latency |  1074118563                       |    65593372                       |   609240644                      
system.ruby.network.flit_queueing_latency |   430485098                       |    78826781                       |    59714913                      
system.ruby.network.flits_injected       |    71460634     51.42%     51.42% |    13137796      9.45%     60.87% |    54373589     39.13%    100.00%
system.ruby.network.flits_injected::total    138972019                      
system.ruby.network.flits_received       |    71460634     51.42%     51.42% |    13137796      9.45%     60.87% |    54373589     39.13%    100.00%
system.ruby.network.flits_received::total    138972019                      
system.ruby.network.int_link_utilization    138495026                      
system.ruby.network.packet_network_latency |   357924733                       |    65593372                       |   271742406                      
system.ruby.network.packet_queueing_latency |    86122114                       |    78826781                       |    29329065                      
system.ruby.network.packets_injected     |    14315618     26.11%     26.11% |    13137796     23.96%     50.06% |    27384245     49.94%    100.00%
system.ruby.network.packets_injected::total     54837659                      
system.ruby.network.packets_received     |    14315618     26.11%     26.11% |    13137796     23.96%     50.06% |    27384245     49.94%    100.00%
system.ruby.network.packets_received::total     54837659                      
system.ruby.network.routers0.buffer_reads     71918036                      
system.ruby.network.routers0.buffer_writes     71918036                      
system.ruby.network.routers0.crossbar_activity     71918036                      
system.ruby.network.routers0.sw_input_arbiter_activity     72022728                      
system.ruby.network.routers0.sw_output_arbiter_activity     71918036                      
system.ruby.network.routers1.buffer_reads     65397956                      
system.ruby.network.routers1.buffer_writes     65397956                      
system.ruby.network.routers1.crossbar_activity     65397956                      
system.ruby.network.routers1.sw_input_arbiter_activity     65467464                      
system.ruby.network.routers1.sw_output_arbiter_activity     65397956                      
system.ruby.network.routers2.buffer_reads     73456611                      
system.ruby.network.routers2.buffer_writes     73456611                      
system.ruby.network.routers2.crossbar_activity     73456611                      
system.ruby.network.routers2.sw_input_arbiter_activity     73539431                      
system.ruby.network.routers2.sw_output_arbiter_activity     73456611                      
system.ruby.network.routers3.buffer_reads     66694442                      
system.ruby.network.routers3.buffer_writes     66694442                      
system.ruby.network.routers3.crossbar_activity     66694442                      
system.ruby.network.routers3.sw_input_arbiter_activity     66760825                      
system.ruby.network.routers3.sw_output_arbiter_activity     66694442                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   3299113464                      
system.ruby.outstanding_req_hist_seqr::mean     1.001169                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000810                      
system.ruby.outstanding_req_hist_seqr::stdev     0.034166                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  3295257951     99.88%     99.88% |     3855513      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   3299113464                      
system.switch_cpus0.Branches                 75987533                       # Number of branches fetched
system.switch_cpus0.committedInsts          455441216                       # Number of instructions committed
system.switch_cpus0.committedOps            793460841                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          132171096                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               211240                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           30244360                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                39573                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.114383                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          647742976                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                13382                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.885617                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              2339656616                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      2072039737.380311                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    392880554                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    226262945                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     63753973                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     212622889                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            212622889                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    318219794                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    183431478                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            2258769                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      267616878.619689                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    645481552                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           645481552                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1325266438                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    488859438                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          131230569                       # Number of load instructions
system.switch_cpus0.num_mem_refs            161409991                       # number of memory refs
system.switch_cpus0.num_store_insts          30179422                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass       945154      0.12%      0.12% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        494742591     62.35%     62.47% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          440716      0.06%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv           457984      0.06%     62.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       20515094      2.59%     65.17% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     65.17% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           1440      0.00%     65.17% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     65.17% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     65.17% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     65.17% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     65.17% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     65.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd            1194      0.00%     65.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     65.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu        32072465      4.04%     69.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     69.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             338      0.00%     69.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        5930374      0.75%     69.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     69.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     69.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift           408      0.00%     69.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     69.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     69.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     69.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     35465541      4.47%     74.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp        59314      0.01%     74.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt     28452103      3.59%     78.02% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv       933377      0.12%     78.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     11604612      1.46%     79.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     79.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt       431900      0.05%     79.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     79.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        82939546     10.45%     90.11% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       18475248      2.33%     92.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     48291023      6.09%     98.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     11704174      1.48%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         793464596                       # Class of executed instruction
system.switch_cpus1.Branches                 79351398                       # Number of branches fetched
system.switch_cpus1.committedInsts          429600364                       # Number of instructions committed
system.switch_cpus1.committedOps            754805987                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          135254845                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               147897                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           26790713                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                27298                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.192989                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          607974467                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                11769                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.807011                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              2338489454                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1887186515.390366                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    406827230                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    226493972                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     68518049                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     184138332                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            184138332                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    247724945                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    152780936                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            1970903                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      451302938.609634                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    637453237                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           637453237                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1316876411                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    480031319                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          133953891                       # Number of load instructions
system.switch_cpus1.num_mem_refs            160702332                       # number of memory refs
system.switch_cpus1.num_store_insts          26748441                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       572414      0.08%      0.08% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        479521434     63.53%     63.60% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          293728      0.04%     63.64% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            69565      0.01%     63.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       20858657      2.76%     66.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           1616      0.00%     66.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     66.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     66.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd           14608      0.00%     66.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu        24385370      3.23%     69.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     69.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             800      0.00%     69.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        1766195      0.23%     69.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult          14784      0.00%     69.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     69.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift         22608      0.00%     69.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     69.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     69.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     69.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     31385770      4.16%     74.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     74.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp        76239      0.01%     74.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt     27128569      3.59%     77.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv       229941      0.03%     77.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     77.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult      7345713      0.97%     78.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     78.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt       416850      0.06%     78.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     78.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        83485187     11.06%     89.77% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       11297016      1.50%     91.27% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     50468704      6.69%     97.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     15451425      2.05%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         754807193                       # Class of executed instruction
system.switch_cpus2.Branches                 77227845                       # Number of branches fetched
system.switch_cpus2.committedInsts          439543932                       # Number of instructions committed
system.switch_cpus2.committedOps            768924739                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          131062831                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses               227677                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           36575497                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                42779                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.122358                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          621598228                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                15952                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.877642                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              2339375812                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      2053135111.698698                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    397725216                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    226598703                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     66141056                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     199727727                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            199727727                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    271013172                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    162478754                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            2456158                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      286240700.301302                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    642088225                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           642088225                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   1322230173                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    477232926                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          129844252                       # Number of load instructions
system.switch_cpus2.num_mem_refs            166353294                       # number of memory refs
system.switch_cpus2.num_store_insts          36509042                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       698099      0.09%      0.09% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        482296438     62.72%     62.81% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          269739      0.04%     62.85% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            77070      0.01%     62.86% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       23467149      3.05%     65.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     65.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           4016      0.00%     65.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     65.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     65.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     65.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     65.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd           13376      0.00%     65.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu        24642454      3.20%     69.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     69.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt            4578      0.00%     69.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        2828204      0.37%     69.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult          13216      0.00%     69.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     69.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift         20368      0.00%     69.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     69.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     69.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     69.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     32193710      4.19%     73.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp        73873      0.01%     73.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt     25693408      3.34%     77.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv       451478      0.06%     77.09% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     77.09% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult      9325895      1.21%     78.30% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt       501288      0.07%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        80000896     10.40%     88.77% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       15124188      1.97%     90.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     49843356      6.48%     97.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     21384854      2.78%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         768927653                       # Class of executed instruction
system.switch_cpus3.Branches                 87097276                       # Number of branches fetched
system.switch_cpus3.committedInsts          526250908                       # Number of instructions committed
system.switch_cpus3.committedOps            919492282                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          149065669                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               124676                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           28048729                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                25805                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.047861                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          749942882                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                14382                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.952139                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              2339680308                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2227701106.056059                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    462369202                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    263647838                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     75337576                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     261634909                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            261634909                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    407511850                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    228772411                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1601875                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      111979201.943941                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    732790596                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           732790596                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   1493435536                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    561089561                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          148049998                       # Number of load instructions
system.switch_cpus3.num_mem_refs            176056039                       # number of memory refs
system.switch_cpus3.num_store_insts          28006041                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       935127      0.10%      0.10% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        556653894     60.54%     60.64% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         1496781      0.16%     60.80% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv          1749544      0.19%     60.99% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       24308695      2.64%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            992      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd            2008      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu        45417329      4.94%     68.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     68.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             766      0.00%     68.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc       10513389      1.14%     69.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     69.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     69.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift           227      0.00%     69.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     69.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     69.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     69.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     44804317      4.87%     74.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     74.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp        79836      0.01%     74.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt     39941042      4.34%     78.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv       632441      0.07%     79.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     16528458      1.80%     80.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     80.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt       372617      0.04%     80.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     80.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     80.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     80.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     80.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     80.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     80.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     80.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     80.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     80.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     80.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     80.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     80.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     80.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     80.85% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        94815947     10.31%     91.16% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       15587656      1.70%     92.86% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     53234051      5.79%     98.65% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     12418385      1.35%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         919493502                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          331                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          165                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 867499751.521212                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 273714633.258643                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          165    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value      1581000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    994983500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          165                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 1026701276500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 143137459001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 101521036110500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          115                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples           57                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 982273798.245614                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 86942743.249093                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           57    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value    338055500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    995266500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total           57                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 1109592655001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  55989606500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 101525292584500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          286                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples          143                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 935732919.587413                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 216802517.762510                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          143    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value       752000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    993475500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total          143                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 1035840646000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 133809807501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 101521224392500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          492                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples          246                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 917749603.682927                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 228095684.289626                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          246    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      1624500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    995244500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total          246                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 944044308995                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 225766402506                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 101521064134500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 1169840269501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 1169840269501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 1169840269501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 1169840269501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      3797568                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           3797568                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2        59337                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              59337                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      3246228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              3246228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      3246228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             3246228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples     59337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000671998                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             419048                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                      59337                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    59337                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             3685                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             3845                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             3774                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             3528                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             3552                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             3721                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             3606                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             3862                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             3925                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             3954                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            3912                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            3650                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            3452                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            3574                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            3608                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            3689                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                   529428496                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 296685000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             1641997246                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     8922.40                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               27672.40                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   40194                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                67.74                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                59337                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  57822                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    366                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                    116                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                    117                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                    115                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                    121                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    149                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    186                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    223                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     69                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    13                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                    14                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                    12                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     7                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     5                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        19141                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   198.392978                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   119.960165                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   241.043115                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        11617     60.69%     60.69% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         2890     15.10%     75.79% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         1232      6.44%     82.23% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511          774      4.04%     86.27% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639          626      3.27%     89.54% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          607      3.17%     92.71% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          658      3.44%     96.15% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          636      3.32%     99.47% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          101      0.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        19141                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               3797568                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                3797568                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        3.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     3.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 1169839027000                       # Total gap between requests
system.mem_ctrls2.avgGap                  19715169.74                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      3797568                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 3246227.796227144543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2        59337                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   1641997246                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     27672.40                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   67.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      5168740                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      5168740                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      5168740                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      5168740                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2        59337                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total        59337                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2        59337                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total        59337                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   4683988163                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   4683988163                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   4683988163                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   4683988163                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      5228077                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      5228077                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      5228077                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      5228077                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.011350                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.011350                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.011350                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.011350                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 78938.742488                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 78938.742488                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 78938.742488                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 78938.742488                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2        59337                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total        59337                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2        59337                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total        59337                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   3477520416                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   3477520416                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   3477520416                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   3477520416                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.011350                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.011350                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.011350                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.011350                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 58606.272916                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 58606.272916                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 58606.272916                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 58606.272916                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      3480238                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      3480238                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2        59337                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total        59337                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   4683988163                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   4683988163                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      3539575                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      3539575                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.016764                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.016764                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 78938.742488                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 78938.742488                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2        59337                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total        59337                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   3477520416                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   3477520416                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.016764                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.016764                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 58606.272916                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 58606.272916                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2      1688502                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total      1688502                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2      1688502                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total      1688502                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     53383.306697                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  101521034963500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 53383.306697                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.203641                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.203641                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024        59337                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4        59313                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.226353                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      83708569                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      5228077                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            69050940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            36693855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          212514960                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    92345972160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     32428151010                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    421910616960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      547002999885                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       467.587767                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 1096568000000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  39063440000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  34208829501                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            67630080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            35946240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          211151220                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    92345972160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     32235689370                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    422072691360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      546969080430                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       467.558773                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 1096992388501                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  39063440000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  33784441000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      3802752                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           3802752                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3        59418                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              59418                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      3250659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              3250659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      3250659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             3250659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples     59418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000664000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             419206                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                      59418                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    59418                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             3706                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             3864                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             3772                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             3534                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             3553                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             3716                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             3619                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             3874                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             3911                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             3961                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            3927                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            3661                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            3461                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            3571                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            3617                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            3671                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                   538728744                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 297090000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             1652816244                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     9066.76                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               27816.76                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   40333                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                67.88                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                59418                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  57848                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    394                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                    114                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                    107                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                    114                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                    150                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    154                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    190                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                    222                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     69                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                    12                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                    13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                    14                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        19084                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   199.260532                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   120.729641                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   241.025717                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        11444     59.97%     59.97% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         3006     15.75%     75.72% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         1207      6.32%     82.04% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511          788      4.13%     86.17% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639          635      3.33%     89.50% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          617      3.23%     92.73% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          639      3.35%     96.08% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          647      3.39%     99.47% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          101      0.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        19084                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               3802752                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                3802752                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        3.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     3.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 1169840164000                       # Total gap between requests
system.mem_ctrls3.avgGap                  19688312.70                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      3802752                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 3250659.170437071007                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3        59418                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   1652816244                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     27816.76                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   67.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      5121262                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      5121262                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      5121262                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      5121262                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3        59418                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total        59418                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3        59418                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total        59418                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   4698955082                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   4698955082                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   4698955082                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   4698955082                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      5180680                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      5180680                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      5180680                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      5180680                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.011469                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.011469                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.011469                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.011469                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 79083.023360                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 79083.023360                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 79083.023360                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 79083.023360                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3        59418                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total        59418                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3        59418                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total        59418                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   3490892332                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   3490892332                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   3490892332                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   3490892332                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.011469                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.011469                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.011469                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.011469                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 58751.427716                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 58751.427716                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 58751.427716                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 58751.427716                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      3441956                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      3441956                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3        59418                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total        59418                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   4698955082                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   4698955082                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      3501374                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      3501374                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.016970                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.016970                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 79083.023360                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 79083.023360                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3        59418                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total        59418                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   3490892332                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   3490892332                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.016970                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.016970                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 58751.427716                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 58751.427716                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3      1679306                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total      1679306                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3      1679306                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total      1679306                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     53433.138901                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  101521034645500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 53433.138901                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.203831                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.203831                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024        59418                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4        59395                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.226662                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      82950298                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      5180680                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            68508300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            36413025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          212629200                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    92345972160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     32446186380                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    421895552640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      547005261705                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       467.589701                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 1096529063251                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  39063440000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  34247766250                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            67758600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            36010755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          211615320                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    92345972160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     32223048480                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    422083377120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      546967782435                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       467.557663                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 1097019881750                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  39063440000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  33756947751                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      3797824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           3797824                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0        59341                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              59341                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      3246447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              3246447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      3246447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             3246447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples     59341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000666000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             419032                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      59341                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    59341                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             3685                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             3853                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             3763                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             3502                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             3538                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             3714                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             3620                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             3860                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             3922                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             3965                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            3943                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            3680                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            3431                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            3568                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            3625                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            3672                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   536160993                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 296705000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             1648804743                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     9035.25                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               27785.25                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   40193                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                67.73                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                59341                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  57844                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    353                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    115                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    106                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    110                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    119                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    157                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    187                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    223                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     73                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                    13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                    16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                    13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        19148                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   198.340506                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   120.135855                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   240.384922                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        11569     60.42%     60.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         2954     15.43%     75.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         1203      6.28%     82.13% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          778      4.06%     86.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          622      3.25%     89.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          637      3.33%     92.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          677      3.54%     96.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          609      3.18%     99.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           99      0.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        19148                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               3797824                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                3797824                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        3.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     3.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1169836439000                       # Total gap between requests
system.mem_ctrls0.avgGap                  19713797.19                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      3797824                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 3246446.629521462135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0        59341                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   1648804743                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     27785.25                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   67.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      5235275                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      5235275                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      5235275                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      5235275                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0        59341                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total        59341                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0        59341                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total        59341                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   4691008159                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   4691008159                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   4691008159                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   4691008159                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      5294616                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      5294616                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      5294616                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      5294616                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.011208                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.011208                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.011208                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.011208                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 79051.720716                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 79051.720716                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 79051.720716                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 79051.720716                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0        59341                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total        59341                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0        59341                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total        59341                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   3484435909                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   3484435909                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   3484435909                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   3484435909                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.011208                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.011208                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.011208                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.011208                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 58718.860636                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 58718.860636                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 58718.860636                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 58718.860636                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      3550498                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      3550498                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0        59341                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total        59341                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   4691008159                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   4691008159                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      3609839                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      3609839                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.016439                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.016439                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 79051.720716                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 79051.720716                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0        59341                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total        59341                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   3484435909                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   3484435909                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.016439                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.016439                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 58718.860636                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 58718.860636                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0      1684777                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total      1684777                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0      1684777                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total      1684777                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     53408.873752                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  101521034644500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 53408.873752                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.203739                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.203739                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024        59341                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4        59319                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.226368                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      84773197                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      5294616                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            68879580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            36610365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          212814840                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    92345972160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     32469696030                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    421875755520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      547009728495                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       467.593519                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1096476828251                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  39063440000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  34300001250                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            67837140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            36056295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          210879900                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    92345972160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     32287509210                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    422028963840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      546977218545                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       467.565729                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 1096878774001                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  39063440000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  33898055500                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      3797888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           3797888                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1        59342                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              59342                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      3246501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              3246501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      3246501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             3246501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples     59342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000766000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             419031                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      59342                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    59342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             3698                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             3830                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             3769                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             3504                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             3540                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             3699                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             3614                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             3878                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             3926                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             3949                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            3944                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            3673                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            3461                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            3578                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            3608                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            3671                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   530537245                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 296710000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             1643199745                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     8940.33                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               27690.33                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   40146                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.65                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                59342                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  57819                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    374                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    121                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    107                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    111                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    126                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    156                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    182                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    217                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     70                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    14                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                    14                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        19195                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   197.851524                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   119.529637                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   240.953478                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        11710     61.01%     61.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         2856     14.88%     75.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         1204      6.27%     82.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          776      4.04%     86.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          624      3.25%     89.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          633      3.30%     92.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          668      3.48%     96.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          622      3.24%     99.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          102      0.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        19195                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               3797888                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                3797888                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        3.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     3.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1169840056000                       # Total gap between requests
system.mem_ctrls1.avgGap                  19713525.93                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      3797888                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 3246501.337845041417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1        59342                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   1643199745                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     27690.33                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   67.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      5257911                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      5257911                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      5257911                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      5257911                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1        59342                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total        59342                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1        59342                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total        59342                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   4685467158                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   4685467158                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   4685467158                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   4685467158                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      5317253                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      5317253                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      5317253                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      5317253                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.011160                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.011160                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.011160                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.011160                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 78957.014560                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 78957.014560                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 78957.014560                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 78957.014560                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1        59342                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total        59342                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1        59342                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total        59342                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   3478842909                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   3478842909                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   3478842909                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   3478842909                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.011160                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.011160                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.011160                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.011160                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 58623.620859                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 58623.620859                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 58623.620859                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 58623.620859                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      3552200                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      3552200                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1        59342                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total        59342                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   4685467158                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   4685467158                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      3611542                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      3611542                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.016431                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.016431                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 78957.014560                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 78957.014560                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1        59342                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total        59342                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   3478842909                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   3478842909                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.016431                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.016431                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 58623.620859                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 58623.620859                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1      1705711                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total      1705711                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1      1705711                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total      1705711                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     53401.199859                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  101521034645500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 53401.199859                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.203709                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.203709                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024        59342                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4        59319                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.226372                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      85135390                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      5317253                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            69372240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            36868425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          212843400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    92345972160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     32433734730                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    421906038240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      547004829195                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       467.589331                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1096555517750                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  39063440000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  34221311751                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            67687200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            35976600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          210858480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    92345972160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     32303339820                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    422015804640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      546979638900                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       467.567798                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1096843776001                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  39063440000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  33933053500                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  906                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 906                       # Transaction distribution
system.iobus.trans_dist::WriteReq                6876                       # Transaction distribution
system.iobus.trans_dist::WriteResp               6876                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          364                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          364                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          306                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          158                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         3934                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         1350                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3060                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         4676                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         3436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          118                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         2990                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         3154                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   15564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          728                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          728                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          180                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         6200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          316                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          452                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         7436                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         6120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          220                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         7165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio           17                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         6380                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         6821                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          236                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         5980                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         6308                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    28458                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               345000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 102690874846001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             4348604                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             3788788                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              893500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             4259845                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             2400000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             3704000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             2578000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              273491                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             2866500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             3790580                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
