$date
	Sat Nov 01 18:08:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 1 ! B $end
$var wire 1 " A $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % x $end
$scope module q2_ins $end
$var wire 1 & Ta $end
$var wire 1 ' Tb $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % x $end
$var wire 1 ! B $end
$var wire 1 " A $end
$scope module TFFa $end
$var wire 1 & T $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 " Q $end
$upscope $end
$scope module TFFb $end
$var wire 1 ' T $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
0&
0%
1$
0#
0"
0!
$end
#2
1#
#4
0#
#5
0$
#6
0'
1&
1!
1#
#8
0#
#10
1'
1"
1#
#12
0#
#14
1'
0&
0"
0!
1#
#16
0#
#18
0'
1&
1!
1#
#20
0#
#22
1'
1"
1#
#24
0#
#26
0&
1'
0!
0"
1#
#28
0#
#30
0'
1&
1!
1#
#32
0#
#34
1'
1"
1#
#36
0#
#38
1'
0&
0"
0!
1#
#40
0#
#42
0'
1&
1!
1#
#44
0#
#46
1'
1"
1#
#48
0#
#50
0&
1'
0!
0"
1#
#52
0#
#54
0'
1&
1!
1#
#56
0#
#58
1'
1"
1#
#60
0#
#62
1'
0&
0"
0!
1#
#64
0#
#65
0'
1%
#66
1#
#68
0#
#70
1#
#72
0#
#74
1#
#76
0#
#78
1#
#80
0#
#82
1#
#84
0#
#86
1#
#88
0#
#90
1#
#92
0#
#94
1#
#96
0#
#98
1#
#100
0#
#102
1#
#104
0#
#105
1'
0%
#106
0'
1&
1!
1#
#108
0#
#110
1'
1"
1#
#112
0#
#114
0&
1'
0!
0"
1#
#116
0#
#118
0'
1&
1!
1#
#120
0#
#122
1'
1"
1#
#124
0#
#126
1'
0&
0"
0!
1#
#128
0#
#130
0'
1&
1!
1#
#132
0#
#134
1'
1"
1#
#136
0#
#138
0&
1'
0!
0"
1#
#140
0#
#142
0'
1&
1!
1#
#144
0#
#145
1'
1%
#146
0'
0&
0!
1"
1#
#148
0#
#150
1#
#152
0#
#154
1#
#156
0#
#158
1#
#160
0#
#162
1#
#164
0#
#166
1#
#168
0#
#170
1#
#172
0#
#174
1#
#176
0#
#178
1#
#180
0#
#182
1#
#184
0#
#185
