* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Oct 16 2025 00:42:35

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_cry_19
T_5_19_wire_logic_cluster/lc_2/cout
T_5_19_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_cry_19
T_3_27_wire_logic_cluster/lc_2/cout
T_3_27_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_cry_19_THRU_CO
T_3_27_wire_logic_cluster/lc_3/out
T_2_27_lc_trk_g3_3
T_2_27_wire_logic_cluster/lc_3/in_3

T_3_27_wire_logic_cluster/lc_3/out
T_2_27_lc_trk_g3_3
T_2_27_wire_logic_cluster/lc_4/in_0

T_3_27_wire_logic_cluster/lc_3/out
T_2_28_lc_trk_g1_3
T_2_28_wire_logic_cluster/lc_6/in_0

T_3_27_wire_logic_cluster/lc_3/out
T_2_28_lc_trk_g1_3
T_2_28_wire_logic_cluster/lc_1/in_3

T_3_27_wire_logic_cluster/lc_3/out
T_4_28_lc_trk_g3_3
T_4_28_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_i_1
T_5_17_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g0_0
T_5_17_input_2_0
T_5_17_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_slave.stoper_hc.accumulated_timeZ0Z_1
T_2_26_wire_logic_cluster/lc_3/out
T_3_25_lc_trk_g2_3
T_3_25_wire_logic_cluster/lc_0/in_3

T_2_26_wire_logic_cluster/lc_3/out
T_2_22_sp4_v_t_43
T_2_23_lc_trk_g2_3
T_2_23_wire_logic_cluster/lc_0/in_1

T_2_26_wire_logic_cluster/lc_3/out
T_2_27_lc_trk_g0_3
T_2_27_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_slave.stoper_tr.accumulated_timeZ0Z_1
T_4_17_wire_logic_cluster/lc_1/out
T_5_17_lc_trk_g1_1
T_5_17_wire_logic_cluster/lc_0/in_0

T_4_17_wire_logic_cluster/lc_1/out
T_0_17_sp12_h_l_1
T_8_17_lc_trk_g1_2
T_8_17_wire_logic_cluster/lc_0/in_1

T_4_17_wire_logic_cluster/lc_1/out
T_5_15_sp4_v_t_46
T_5_19_lc_trk_g1_3
T_5_19_wire_logic_cluster/lc_5/in_3

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_i_1
T_3_25_wire_logic_cluster/lc_0/out
T_3_25_lc_trk_g0_0
T_3_25_input_2_0
T_3_25_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_cry_19_THRU_CO
T_5_19_wire_logic_cluster/lc_3/out
T_5_19_lc_trk_g3_3
T_5_19_wire_logic_cluster/lc_7/in_3

T_5_19_wire_logic_cluster/lc_3/out
T_5_19_lc_trk_g3_3
T_5_19_wire_logic_cluster/lc_5/in_1

T_5_19_wire_logic_cluster/lc_3/out
T_5_16_sp4_v_t_46
T_6_20_sp4_h_l_11
T_7_20_lc_trk_g3_3
T_7_20_wire_logic_cluster/lc_7/in_3

T_5_19_wire_logic_cluster/lc_3/out
T_5_16_sp4_v_t_46
T_6_20_sp4_h_l_11
T_8_20_lc_trk_g3_6
T_8_20_wire_logic_cluster/lc_2/in_3

T_5_19_wire_logic_cluster/lc_3/out
T_5_18_sp4_v_t_38
T_5_21_lc_trk_g1_6
T_5_21_wire_logic_cluster/lc_2/in_3

End 

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_cry_19_c_RNIG1BZ0Z6
T_5_19_wire_logic_cluster/lc_7/out
T_5_17_sp4_v_t_43
T_6_17_sp4_h_l_11
T_8_17_lc_trk_g2_6
T_8_17_input_2_2
T_8_17_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_cry_19_c_RNIVGSRZ0
T_2_27_wire_logic_cluster/lc_3/out
T_2_23_sp4_v_t_43
T_3_23_sp4_h_l_6
T_2_23_lc_trk_g0_6
T_2_23_input_2_2
T_2_23_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_19
T_8_19_wire_logic_cluster/lc_2/out
T_7_19_lc_trk_g3_2
T_7_19_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_17
T_8_19_wire_logic_cluster/lc_1/cout
T_8_19_wire_logic_cluster/lc_2/in_3

End 

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_17
T_2_25_wire_logic_cluster/lc_1/cout
T_2_25_wire_logic_cluster/lc_2/in_3

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_19
T_2_25_wire_logic_cluster/lc_2/out
T_2_26_lc_trk_g0_2
T_2_26_wire_logic_cluster/lc_5/in_3

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_18
T_2_25_wire_logic_cluster/lc_1/out
T_2_26_lc_trk_g1_1
T_2_26_input_2_6
T_2_26_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_16
T_2_25_wire_logic_cluster/lc_0/cout
T_2_25_wire_logic_cluster/lc_1/in_3

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_19
T_3_21_wire_logic_cluster/lc_2/cout
T_3_21_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_19_THRU_CO
T_3_21_wire_logic_cluster/lc_3/out
T_3_17_sp4_v_t_43
T_0_17_sp4_h_l_0
T_2_17_lc_trk_g2_5
T_2_17_wire_logic_cluster/lc_4/in_3

T_3_21_wire_logic_cluster/lc_3/out
T_3_21_lc_trk_g1_3
T_3_21_wire_logic_cluster/lc_7/in_1

T_3_21_wire_logic_cluster/lc_3/out
T_3_17_sp4_v_t_43
T_4_17_sp4_h_l_6
T_4_17_lc_trk_g0_3
T_4_17_wire_logic_cluster/lc_2/in_3

T_3_21_wire_logic_cluster/lc_3/out
T_3_17_sp4_v_t_43
T_3_18_lc_trk_g2_3
T_3_18_wire_logic_cluster/lc_2/in_3

T_3_21_wire_logic_cluster/lc_3/out
T_3_17_sp4_v_t_43
T_3_18_lc_trk_g2_3
T_3_18_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_1
T_3_19_wire_logic_cluster/lc_0/out
T_3_19_lc_trk_g0_0
T_3_19_input_2_0
T_3_19_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_1
T_2_20_wire_logic_cluster/lc_0/out
T_3_19_lc_trk_g3_0
T_3_19_wire_logic_cluster/lc_0/in_3

T_2_20_wire_logic_cluster/lc_0/out
T_2_16_sp4_v_t_37
T_1_17_lc_trk_g2_5
T_1_17_wire_logic_cluster/lc_0/in_1

T_2_20_wire_logic_cluster/lc_0/out
T_3_21_lc_trk_g2_0
T_3_21_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_17
T_1_19_wire_logic_cluster/lc_1/cout
T_1_19_wire_logic_cluster/lc_2/in_3

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_0_19
T_1_19_wire_logic_cluster/lc_2/out
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_19_c_RNICDOEZ0
T_2_17_wire_logic_cluster/lc_4/out
T_1_17_lc_trk_g2_4
T_1_17_input_2_2
T_1_17_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_19
T_3_17_wire_logic_cluster/lc_2/cout
T_3_17_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_19_THRU_CO
T_3_17_wire_logic_cluster/lc_3/out
T_2_17_lc_trk_g3_3
T_2_17_wire_logic_cluster/lc_7/in_3

T_3_17_wire_logic_cluster/lc_3/out
T_2_17_lc_trk_g3_3
T_2_17_wire_logic_cluster/lc_2/in_0

T_3_17_wire_logic_cluster/lc_3/out
T_3_18_lc_trk_g1_3
T_3_18_wire_logic_cluster/lc_0/in_0

T_3_17_wire_logic_cluster/lc_3/out
T_4_17_lc_trk_g1_3
T_4_17_wire_logic_cluster/lc_6/in_0

T_3_17_wire_logic_cluster/lc_3/out
T_3_18_lc_trk_g1_3
T_3_18_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_1
T_3_15_wire_logic_cluster/lc_0/out
T_3_15_lc_trk_g0_0
T_3_15_input_2_0
T_3_15_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_1
T_2_16_wire_logic_cluster/lc_1/out
T_3_15_lc_trk_g2_1
T_3_15_wire_logic_cluster/lc_0/in_3

T_2_16_wire_logic_cluster/lc_1/out
T_2_13_sp4_v_t_42
T_1_14_lc_trk_g3_2
T_1_14_wire_logic_cluster/lc_0/in_1

T_2_16_wire_logic_cluster/lc_1/out
T_2_17_lc_trk_g0_1
T_2_17_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_17
T_1_16_wire_logic_cluster/lc_1/cout
T_1_16_wire_logic_cluster/lc_2/in_3

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_19_c_RNIRS9KZ0
T_2_17_wire_logic_cluster/lc_7/out
T_2_14_sp4_v_t_38
T_0_14_sp4_h_l_20
T_1_14_lc_trk_g2_4
T_1_14_input_2_2
T_1_14_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_RNO_0Z0Z_19
T_1_16_wire_logic_cluster/lc_2/out
T_2_16_lc_trk_g0_2
T_2_16_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_slave.stoper_hc.accumulated_timeZ0Z_2
T_3_24_wire_logic_cluster/lc_7/out
T_3_25_lc_trk_g1_7
T_3_25_wire_logic_cluster/lc_1/in_3

T_3_24_wire_logic_cluster/lc_7/out
T_2_23_lc_trk_g3_7
T_2_23_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_timeZ0Z_2
T_4_17_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g0_4
T_5_17_wire_logic_cluster/lc_1/in_3

T_4_17_wire_logic_cluster/lc_4/out
T_5_17_sp12_h_l_0
T_8_17_lc_trk_g0_0
T_8_17_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_16
T_8_19_wire_logic_cluster/lc_0/cout
T_8_19_wire_logic_cluster/lc_1/in_3

Net : phase_controller_slave.stoper_tr.accumulated_time_i_2
T_5_17_wire_logic_cluster/lc_1/out
T_5_17_lc_trk_g2_1
T_5_17_input_2_1
T_5_17_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_i_2
T_3_25_wire_logic_cluster/lc_1/out
T_3_25_lc_trk_g3_1
T_3_25_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_18
T_8_19_wire_logic_cluster/lc_1/out
T_7_19_lc_trk_g3_1
T_7_19_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_16
T_1_19_wire_logic_cluster/lc_0/cout
T_1_19_wire_logic_cluster/lc_1/in_3

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_2
T_3_19_wire_logic_cluster/lc_1/out
T_3_19_lc_trk_g2_1
T_3_19_input_2_1
T_3_19_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_2
T_2_18_wire_logic_cluster/lc_4/out
T_3_19_lc_trk_g2_4
T_3_19_wire_logic_cluster/lc_1/in_3

T_2_18_wire_logic_cluster/lc_4/out
T_1_17_lc_trk_g3_4
T_1_17_input_2_1
T_1_17_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_0_18
T_1_19_wire_logic_cluster/lc_1/out
T_2_20_lc_trk_g3_1
T_2_20_wire_logic_cluster/lc_5/in_3

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_2
T_2_14_wire_logic_cluster/lc_5/out
T_3_15_lc_trk_g3_5
T_3_15_wire_logic_cluster/lc_1/in_3

T_2_14_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g3_5
T_1_14_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_2
T_3_15_wire_logic_cluster/lc_1/out
T_3_15_lc_trk_g0_1
T_3_15_input_2_1
T_3_15_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_16
T_1_16_wire_logic_cluster/lc_0/cout
T_1_16_wire_logic_cluster/lc_1/in_3

Net : phase_controller_inst1.stoper_hc.accumulated_time_RNO_0Z0Z_18
T_1_16_wire_logic_cluster/lc_1/out
T_2_16_lc_trk_g1_1
T_2_16_wire_logic_cluster/lc_5/in_3

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_RNO_0Z0Z_17
T_1_16_wire_logic_cluster/lc_0/out
T_2_16_lc_trk_g1_0
T_2_16_input_2_7
T_2_16_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_1_16_0_
T_1_16_wire_logic_cluster/carry_in_mux/cout
T_1_16_wire_logic_cluster/lc_0/in_3

Net : phase_controller_slave.stoper_hc.accumulated_timeZ0Z_3
T_3_24_wire_logic_cluster/lc_2/out
T_3_25_lc_trk_g1_2
T_3_25_wire_logic_cluster/lc_2/in_3

T_3_24_wire_logic_cluster/lc_2/out
T_2_23_lc_trk_g3_2
T_2_23_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_i_3
T_3_25_wire_logic_cluster/lc_2/out
T_3_25_lc_trk_g0_2
T_3_25_input_2_2
T_3_25_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_i_3
T_5_17_wire_logic_cluster/lc_2/out
T_5_17_lc_trk_g0_2
T_5_17_input_2_2
T_5_17_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_slave.stoper_tr.accumulated_timeZ0Z_3
T_4_17_wire_logic_cluster/lc_7/out
T_5_17_lc_trk_g0_7
T_5_17_wire_logic_cluster/lc_2/in_3

T_4_17_wire_logic_cluster/lc_7/out
T_2_17_sp12_h_l_1
T_8_17_lc_trk_g1_6
T_8_17_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_8_19_0_
T_8_19_wire_logic_cluster/carry_in_mux/cout
T_8_19_wire_logic_cluster/lc_0/in_3

Net : bfn_2_25_0_
T_2_25_wire_logic_cluster/carry_in_mux/cout
T_2_25_wire_logic_cluster/lc_0/in_3

Net : phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_17
T_2_25_wire_logic_cluster/lc_0/out
T_2_26_lc_trk_g1_0
T_2_26_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_17
T_8_19_wire_logic_cluster/lc_0/out
T_7_19_lc_trk_g3_0
T_7_19_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_3
T_3_19_wire_logic_cluster/lc_2/out
T_3_19_lc_trk_g0_2
T_3_19_input_2_2
T_3_19_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_3
T_2_18_wire_logic_cluster/lc_5/out
T_3_19_lc_trk_g2_5
T_3_19_wire_logic_cluster/lc_2/in_3

T_2_18_wire_logic_cluster/lc_5/out
T_2_16_sp4_v_t_39
T_1_17_lc_trk_g2_7
T_1_17_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_1_19_0_
T_1_19_wire_logic_cluster/carry_in_mux/cout
T_1_19_wire_logic_cluster/lc_0/in_3

Net : phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_0_17
T_1_19_wire_logic_cluster/lc_0/out
T_2_20_lc_trk_g2_0
T_2_20_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_3
T_2_14_wire_logic_cluster/lc_4/out
T_3_15_lc_trk_g3_4
T_3_15_wire_logic_cluster/lc_2/in_3

T_2_14_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g3_4
T_1_14_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_3
T_3_15_wire_logic_cluster/lc_2/out
T_3_15_lc_trk_g0_2
T_3_15_input_2_2
T_3_15_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_i_4
T_5_17_wire_logic_cluster/lc_3/out
T_5_17_lc_trk_g0_3
T_5_17_input_2_3
T_5_17_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_slave.stoper_hc.accumulated_timeZ0Z_4
T_3_24_wire_logic_cluster/lc_6/out
T_3_25_lc_trk_g0_6
T_3_25_wire_logic_cluster/lc_3/in_3

T_3_24_wire_logic_cluster/lc_6/out
T_2_23_lc_trk_g2_6
T_2_23_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_i_4
T_3_25_wire_logic_cluster/lc_3/out
T_3_25_lc_trk_g0_3
T_3_25_input_2_3
T_3_25_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_slave.stoper_tr.accumulated_timeZ0Z_4
T_4_17_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g1_0
T_5_17_wire_logic_cluster/lc_3/in_0

T_4_17_wire_logic_cluster/lc_0/out
T_1_17_sp12_h_l_0
T_8_17_lc_trk_g1_0
T_8_17_input_2_3
T_8_17_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_slave.stoper_tr.accumulated_timeZ0Z_8
T_7_17_wire_logic_cluster/lc_0/out
T_7_17_sp4_h_l_5
T_3_17_sp4_h_l_5
T_5_17_lc_trk_g2_0
T_5_17_wire_logic_cluster/lc_7/in_3

T_7_17_wire_logic_cluster/lc_0/out
T_7_17_sp4_h_l_5
T_8_17_lc_trk_g3_5
T_8_17_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_i_8
T_5_17_wire_logic_cluster/lc_7/out
T_5_17_lc_trk_g2_7
T_5_17_input_2_7
T_5_17_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_4
T_3_19_wire_logic_cluster/lc_3/out
T_3_19_lc_trk_g0_3
T_3_19_input_2_3
T_3_19_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_4
T_2_18_wire_logic_cluster/lc_7/out
T_3_19_lc_trk_g3_7
T_3_19_wire_logic_cluster/lc_3/in_3

T_2_18_wire_logic_cluster/lc_7/out
T_1_17_lc_trk_g3_7
T_1_17_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_i_7
T_5_17_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g0_6
T_5_17_input_2_6
T_5_17_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_slave.stoper_tr.accumulated_timeZ0Z_7
T_7_17_wire_logic_cluster/lc_1/out
T_6_17_sp4_h_l_10
T_5_17_lc_trk_g1_2
T_5_17_wire_logic_cluster/lc_6/in_3

T_7_17_wire_logic_cluster/lc_1/out
T_8_17_lc_trk_g0_1
T_8_17_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_4
T_2_14_wire_logic_cluster/lc_3/out
T_3_15_lc_trk_g3_3
T_3_15_wire_logic_cluster/lc_3/in_3

T_2_14_wire_logic_cluster/lc_3/out
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_4
T_3_15_wire_logic_cluster/lc_3/out
T_3_15_lc_trk_g0_3
T_3_15_input_2_3
T_3_15_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_i_5
T_5_17_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g2_4
T_5_17_input_2_4
T_5_17_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_slave.stoper_hc.accumulated_timeZ0Z_5
T_3_24_wire_logic_cluster/lc_5/out
T_3_25_lc_trk_g0_5
T_3_25_wire_logic_cluster/lc_4/in_3

T_3_24_wire_logic_cluster/lc_5/out
T_2_23_lc_trk_g2_5
T_2_23_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_timeZ0Z_5
T_4_17_wire_logic_cluster/lc_5/out
T_5_17_lc_trk_g0_5
T_5_17_wire_logic_cluster/lc_4/in_3

T_4_17_wire_logic_cluster/lc_5/out
T_4_17_sp12_h_l_1
T_8_17_lc_trk_g0_2
T_8_17_input_2_4
T_8_17_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_i_5
T_3_25_wire_logic_cluster/lc_4/out
T_3_25_lc_trk_g2_4
T_3_25_input_2_4
T_3_25_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_5
T_3_19_wire_logic_cluster/lc_4/out
T_3_19_lc_trk_g0_4
T_3_19_input_2_4
T_3_19_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_5
T_2_18_wire_logic_cluster/lc_3/out
T_3_19_lc_trk_g2_3
T_3_19_wire_logic_cluster/lc_4/in_3

T_2_18_wire_logic_cluster/lc_3/out
T_1_17_lc_trk_g2_3
T_1_17_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_5
T_2_14_wire_logic_cluster/lc_6/out
T_3_15_lc_trk_g3_6
T_3_15_wire_logic_cluster/lc_4/in_3

T_2_14_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g3_6
T_1_14_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_5
T_3_15_wire_logic_cluster/lc_4/out
T_3_15_lc_trk_g2_4
T_3_15_input_2_4
T_3_15_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_i_6
T_5_17_wire_logic_cluster/lc_5/out
T_5_17_lc_trk_g2_5
T_5_17_input_2_5
T_5_17_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_slave.stoper_hc.accumulated_timeZ0Z_6
T_3_24_wire_logic_cluster/lc_0/out
T_3_25_lc_trk_g1_0
T_3_25_wire_logic_cluster/lc_5/in_0

T_3_24_wire_logic_cluster/lc_0/out
T_2_23_lc_trk_g2_0
T_2_23_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_timeZ0Z_6
T_4_17_wire_logic_cluster/lc_3/out
T_5_17_lc_trk_g1_3
T_5_17_wire_logic_cluster/lc_5/in_3

T_4_17_wire_logic_cluster/lc_3/out
T_0_17_sp12_h_l_5
T_8_17_lc_trk_g0_6
T_8_17_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_i_6
T_3_25_wire_logic_cluster/lc_5/out
T_3_25_lc_trk_g2_5
T_3_25_input_2_5
T_3_25_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_14
T_8_18_wire_logic_cluster/lc_6/cout
T_8_18_wire_logic_cluster/lc_7/in_3

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_14
T_2_24_wire_logic_cluster/lc_6/cout
T_2_24_wire_logic_cluster/lc_7/in_3

Net : phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_16
T_2_24_wire_logic_cluster/lc_7/out
T_3_23_lc_trk_g2_7
T_3_23_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_16
T_8_18_wire_logic_cluster/lc_7/out
T_7_18_lc_trk_g2_7
T_7_18_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_19_THRU_CO_cascade_
T_3_17_wire_logic_cluster/lc_3/ltout
T_3_17_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_0_0_c_RNOZ0
T_3_17_wire_logic_cluster/lc_4/out
T_2_17_sp4_h_l_0
T_1_13_sp4_v_t_40
T_1_14_lc_trk_g2_0
T_1_14_input_2_0
T_1_14_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_cry_19_THRU_CO_cascade_
T_5_19_wire_logic_cluster/lc_3/ltout
T_5_19_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_0_0_c_RNO_2
T_5_19_wire_logic_cluster/lc_4/out
T_5_17_sp4_v_t_37
T_6_17_sp4_h_l_5
T_8_17_lc_trk_g2_0
T_8_17_input_2_0
T_8_17_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_0_0_c_RNO_1
T_3_27_wire_logic_cluster/lc_4/out
T_3_23_sp4_v_t_45
T_0_23_sp4_h_l_8
T_2_23_lc_trk_g3_5
T_2_23_input_2_0
T_2_23_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_cry_19_THRU_CO_cascade_
T_3_27_wire_logic_cluster/lc_3/ltout
T_3_27_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_14
T_1_18_wire_logic_cluster/lc_6/cout
T_1_18_wire_logic_cluster/lc_7/in_3

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_6
T_3_19_wire_logic_cluster/lc_5/out
T_3_19_lc_trk_g0_5
T_3_19_input_2_5
T_3_19_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_6
T_2_18_wire_logic_cluster/lc_6/out
T_3_19_lc_trk_g2_6
T_3_19_wire_logic_cluster/lc_5/in_3

T_2_18_wire_logic_cluster/lc_6/out
T_1_17_lc_trk_g2_6
T_1_17_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_0_16
T_1_18_wire_logic_cluster/lc_7/out
T_2_19_lc_trk_g2_7
T_2_19_wire_logic_cluster/lc_2/in_3

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_6
T_2_14_wire_logic_cluster/lc_7/out
T_3_15_lc_trk_g3_7
T_3_15_wire_logic_cluster/lc_5/in_3

T_2_14_wire_logic_cluster/lc_7/out
T_1_14_lc_trk_g3_7
T_1_14_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_6
T_3_15_wire_logic_cluster/lc_5/out
T_3_15_lc_trk_g0_5
T_3_15_input_2_5
T_3_15_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_RNO_0Z0Z_16
T_1_15_wire_logic_cluster/lc_7/out
T_2_15_lc_trk_g0_7
T_2_15_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_14
T_1_15_wire_logic_cluster/lc_6/cout
T_1_15_wire_logic_cluster/lc_7/in_3

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_19_THRU_CO_cascade_
T_3_21_wire_logic_cluster/lc_3/ltout
T_3_21_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_0_0_c_RNO_0
T_3_21_wire_logic_cluster/lc_4/out
T_3_17_sp4_v_t_45
T_0_17_sp4_h_l_8
T_1_17_lc_trk_g2_0
T_1_17_input_2_0
T_1_17_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_13
T_2_24_wire_logic_cluster/lc_5/cout
T_2_24_wire_logic_cluster/lc_6/in_3

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_13
T_8_18_wire_logic_cluster/lc_5/cout
T_8_18_wire_logic_cluster/lc_6/in_3

Net : phase_controller_slave.stoper_hc.accumulated_time_i_7
T_3_25_wire_logic_cluster/lc_6/out
T_3_25_lc_trk_g2_6
T_3_25_input_2_6
T_3_25_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_slave.stoper_hc.accumulated_timeZ0Z_7
T_3_24_wire_logic_cluster/lc_1/out
T_3_25_lc_trk_g1_1
T_3_25_wire_logic_cluster/lc_6/in_0

T_3_24_wire_logic_cluster/lc_1/out
T_2_23_lc_trk_g2_1
T_2_23_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_15
T_8_18_wire_logic_cluster/lc_6/out
T_7_18_lc_trk_g3_6
T_7_18_wire_logic_cluster/lc_2/in_3

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_15
T_2_24_wire_logic_cluster/lc_6/out
T_3_23_lc_trk_g3_6
T_3_23_input_2_1
T_3_23_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_7
T_3_19_wire_logic_cluster/lc_6/out
T_3_19_lc_trk_g0_6
T_3_19_input_2_6
T_3_19_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_7
T_2_18_wire_logic_cluster/lc_2/out
T_3_19_lc_trk_g3_2
T_3_19_wire_logic_cluster/lc_6/in_3

T_2_18_wire_logic_cluster/lc_2/out
T_1_17_lc_trk_g3_2
T_1_17_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_13
T_1_18_wire_logic_cluster/lc_5/cout
T_1_18_wire_logic_cluster/lc_6/in_3

Net : phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_0_15
T_1_18_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g2_6
T_2_19_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_7
T_3_15_wire_logic_cluster/lc_6/out
T_3_15_lc_trk_g0_6
T_3_15_input_2_6
T_3_15_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_7
T_2_14_wire_logic_cluster/lc_1/out
T_3_15_lc_trk_g3_1
T_3_15_wire_logic_cluster/lc_6/in_0

T_2_14_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g2_1
T_1_14_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_13
T_1_15_wire_logic_cluster/lc_5/cout
T_1_15_wire_logic_cluster/lc_6/in_3

Net : phase_controller_inst1.stoper_hc.accumulated_time_RNO_0Z0Z_15
T_1_15_wire_logic_cluster/lc_6/out
T_2_15_lc_trk_g1_6
T_2_15_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_12
T_2_24_wire_logic_cluster/lc_3/out
T_2_23_sp4_v_t_38
T_2_26_lc_trk_g0_6
T_2_26_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_10
T_2_24_wire_logic_cluster/lc_2/cout
T_2_24_wire_logic_cluster/lc_3/in_3

Net : phase_controller_slave.stoper_hc.accumulated_timeZ0Z_8
T_3_24_wire_logic_cluster/lc_4/out
T_3_25_lc_trk_g0_4
T_3_25_wire_logic_cluster/lc_7/in_3

T_3_24_wire_logic_cluster/lc_4/out
T_2_23_lc_trk_g2_4
T_2_23_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_i_8
T_3_25_wire_logic_cluster/lc_7/out
T_3_25_lc_trk_g2_7
T_3_25_input_2_7
T_3_25_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_12
T_8_18_wire_logic_cluster/lc_4/cout
T_8_18_wire_logic_cluster/lc_5/in_3

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_12
T_2_24_wire_logic_cluster/lc_4/cout
T_2_24_wire_logic_cluster/lc_5/in_3

Net : phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_14
T_2_24_wire_logic_cluster/lc_5/out
T_3_23_lc_trk_g2_5
T_3_23_wire_logic_cluster/lc_2/in_3

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_14
T_8_18_wire_logic_cluster/lc_5/out
T_7_18_lc_trk_g2_5
T_7_18_input_2_3
T_7_18_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_slave.stoper_tr.target_timeZ0Z_2
T_4_18_wire_logic_cluster/lc_4/out
T_4_17_sp4_v_t_40
T_5_17_sp4_h_l_10
T_5_17_lc_trk_g1_7
T_5_17_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_8
T_3_19_wire_logic_cluster/lc_7/out
T_3_19_lc_trk_g2_7
T_3_19_input_2_7
T_3_19_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_8
T_2_18_wire_logic_cluster/lc_1/out
T_3_19_lc_trk_g3_1
T_3_19_wire_logic_cluster/lc_7/in_3

T_2_18_wire_logic_cluster/lc_1/out
T_1_17_lc_trk_g3_1
T_1_17_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_0_14
T_1_18_wire_logic_cluster/lc_5/out
T_2_19_lc_trk_g2_5
T_2_19_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_12
T_1_18_wire_logic_cluster/lc_4/cout
T_1_18_wire_logic_cluster/lc_5/in_3

Net : phase_controller_slave.stoper_tr.accumulated_timeZ0Z_9
T_7_18_wire_logic_cluster/lc_6/out
T_6_18_sp4_h_l_4
T_5_18_lc_trk_g1_4
T_5_18_wire_logic_cluster/lc_0/in_3

T_7_18_wire_logic_cluster/lc_6/out
T_8_18_lc_trk_g1_6
T_8_18_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_i_9
T_5_18_wire_logic_cluster/lc_0/out
T_5_18_lc_trk_g0_0
T_5_18_input_2_0
T_5_18_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_8
T_3_15_wire_logic_cluster/lc_7/out
T_3_15_lc_trk_g2_7
T_3_15_input_2_7
T_3_15_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_12
T_1_15_wire_logic_cluster/lc_4/cout
T_1_15_wire_logic_cluster/lc_5/in_3

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_8
T_2_14_wire_logic_cluster/lc_0/out
T_3_15_lc_trk_g2_0
T_3_15_wire_logic_cluster/lc_7/in_3

T_2_14_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g3_0
T_1_14_input_2_7
T_1_14_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_9
T_2_24_wire_logic_cluster/lc_1/cout
T_2_24_wire_logic_cluster/lc_2/in_3

Net : phase_controller_inst1.stoper_hc.accumulated_time_RNO_0Z0Z_14
T_1_15_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g0_5
T_2_15_input_2_5
T_2_15_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_11
T_2_24_wire_logic_cluster/lc_2/out
T_2_23_sp4_v_t_36
T_2_26_lc_trk_g0_4
T_2_26_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_13
T_8_18_wire_logic_cluster/lc_4/out
T_7_18_lc_trk_g2_4
T_7_18_wire_logic_cluster/lc_5/in_3

End 

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_11
T_2_24_wire_logic_cluster/lc_3/cout
T_2_24_wire_logic_cluster/lc_4/in_3

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_11
T_8_18_wire_logic_cluster/lc_3/cout
T_8_18_wire_logic_cluster/lc_4/in_3

Net : phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_13
T_2_24_wire_logic_cluster/lc_4/out
T_3_24_lc_trk_g0_4
T_3_24_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_slave.stoper_tr.target_timeZ0Z_1
T_5_16_wire_logic_cluster/lc_7/out
T_6_15_sp4_v_t_47
T_5_17_lc_trk_g0_1
T_5_17_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_11
T_1_18_wire_logic_cluster/lc_3/cout
T_1_18_wire_logic_cluster/lc_4/in_3

Net : phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_0_13
T_1_18_wire_logic_cluster/lc_4/out
T_2_19_lc_trk_g2_4
T_2_19_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_slave.stoper_tr.accumulated_timeZ0Z_10
T_7_18_wire_logic_cluster/lc_7/out
T_6_18_sp4_h_l_6
T_5_18_lc_trk_g0_6
T_5_18_wire_logic_cluster/lc_1/in_3

T_7_18_wire_logic_cluster/lc_7/out
T_8_18_lc_trk_g1_7
T_8_18_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_i_10
T_5_18_wire_logic_cluster/lc_1/out
T_5_18_lc_trk_g2_1
T_5_18_input_2_1
T_5_18_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_11
T_1_15_wire_logic_cluster/lc_3/cout
T_1_15_wire_logic_cluster/lc_4/in_3

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_8
T_2_24_wire_logic_cluster/lc_0/cout
T_2_24_wire_logic_cluster/lc_1/in_3

Net : phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_10
T_2_24_wire_logic_cluster/lc_1/out
T_2_22_sp4_v_t_47
T_2_26_lc_trk_g1_2
T_2_26_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_RNO_0Z0Z_13
T_1_15_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g1_4
T_2_15_input_2_3
T_2_15_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_slave.stoper_tr.accumulated_timeZ0Z_12
T_7_18_wire_logic_cluster/lc_1/out
T_8_18_sp4_h_l_2
T_4_18_sp4_h_l_5
T_5_18_lc_trk_g3_5
T_5_18_wire_logic_cluster/lc_3/in_3

T_7_18_wire_logic_cluster/lc_1/out
T_8_18_lc_trk_g1_1
T_8_18_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_i_12
T_5_18_wire_logic_cluster/lc_3/out
T_5_18_lc_trk_g0_3
T_5_18_input_2_3
T_5_18_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_10
T_8_18_wire_logic_cluster/lc_2/cout
T_8_18_wire_logic_cluster/lc_3/in_3

Net : phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_12
T_8_18_wire_logic_cluster/lc_3/out
T_7_18_lc_trk_g2_3
T_7_18_input_2_1
T_7_18_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_1
T_4_15_wire_logic_cluster/lc_1/out
T_4_15_sp4_h_l_7
T_3_15_lc_trk_g0_7
T_3_15_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_10
T_1_18_wire_logic_cluster/lc_2/cout
T_1_18_wire_logic_cluster/lc_3/in_3

Net : phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_0_12
T_1_18_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g2_3
T_2_19_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_slave.stoper_tr.accumulated_timeZ0Z_11
T_7_18_wire_logic_cluster/lc_4/out
T_6_18_sp4_h_l_0
T_5_18_lc_trk_g1_0
T_5_18_wire_logic_cluster/lc_2/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_8_18_lc_trk_g1_4
T_8_18_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_i_11
T_5_18_wire_logic_cluster/lc_2/out
T_5_18_lc_trk_g0_2
T_5_18_input_2_2
T_5_18_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_RNO_0Z0Z_12
T_1_15_wire_logic_cluster/lc_3/out
T_2_15_lc_trk_g0_3
T_2_15_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_10
T_1_15_wire_logic_cluster/lc_2/cout
T_1_15_wire_logic_cluster/lc_3/in_3

Net : phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_9
T_2_24_wire_logic_cluster/lc_0/out
T_3_22_sp4_v_t_44
T_2_26_lc_trk_g2_1
T_2_26_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_2_24_0_
T_2_24_wire_logic_cluster/carry_in_mux/cout
T_2_24_wire_logic_cluster/lc_0/in_3

Net : phase_controller_slave.stoper_hc.accumulated_timeZ0Z_9
T_2_26_wire_logic_cluster/lc_2/out
T_3_26_lc_trk_g1_2
T_3_26_wire_logic_cluster/lc_0/in_3

T_2_26_wire_logic_cluster/lc_2/out
T_2_23_sp4_v_t_44
T_2_24_lc_trk_g3_4
T_2_24_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_i_9
T_3_26_wire_logic_cluster/lc_0/out
T_3_26_lc_trk_g0_0
T_3_26_input_2_0
T_3_26_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_9
T_8_18_wire_logic_cluster/lc_1/cout
T_8_18_wire_logic_cluster/lc_2/in_3

Net : phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_11
T_8_18_wire_logic_cluster/lc_2/out
T_7_18_lc_trk_g3_2
T_7_18_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_2
T_4_15_wire_logic_cluster/lc_0/out
T_4_15_sp4_h_l_5
T_3_15_lc_trk_g1_5
T_3_15_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_11
T_2_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_46
T_3_20_lc_trk_g1_6
T_3_20_wire_logic_cluster/lc_2/in_3

T_2_19_wire_logic_cluster/lc_1/out
T_1_18_lc_trk_g2_1
T_1_18_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_11
T_3_20_wire_logic_cluster/lc_2/out
T_3_20_lc_trk_g0_2
T_3_20_input_2_2
T_3_20_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_slave.stoper_hc.target_timeZ0Z_1
T_4_24_wire_logic_cluster/lc_1/out
T_3_25_lc_trk_g0_1
T_3_25_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_slave.stoper_hc.target_timeZ0Z_5
T_4_24_wire_logic_cluster/lc_0/out
T_4_21_sp4_v_t_40
T_1_25_sp4_h_l_5
T_3_25_lc_trk_g3_0
T_3_25_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_9
T_2_19_wire_logic_cluster/lc_5/out
T_3_20_lc_trk_g2_5
T_3_20_wire_logic_cluster/lc_0/in_3

T_2_19_wire_logic_cluster/lc_5/out
T_1_18_lc_trk_g2_5
T_1_18_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_9
T_3_20_wire_logic_cluster/lc_0/out
T_3_20_lc_trk_g0_0
T_3_20_input_2_0
T_3_20_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_9
T_1_18_wire_logic_cluster/lc_1/cout
T_1_18_wire_logic_cluster/lc_2/in_3

Net : phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_0_11
T_1_18_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g2_2
T_2_19_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_9
T_2_15_wire_logic_cluster/lc_7/out
T_3_16_lc_trk_g2_7
T_3_16_wire_logic_cluster/lc_0/in_3

T_2_15_wire_logic_cluster/lc_7/out
T_1_15_lc_trk_g2_7
T_1_15_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_slave.stoper_hc.accumulated_timeZ0Z_12
T_2_26_wire_logic_cluster/lc_1/out
T_2_26_sp4_h_l_7
T_3_26_lc_trk_g3_7
T_3_26_wire_logic_cluster/lc_3/in_3

T_2_26_wire_logic_cluster/lc_1/out
T_2_23_sp4_v_t_42
T_2_24_lc_trk_g2_2
T_2_24_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_i_12
T_3_26_wire_logic_cluster/lc_3/out
T_3_26_lc_trk_g0_3
T_3_26_input_2_3
T_3_26_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_9
T_3_16_wire_logic_cluster/lc_0/out
T_3_16_lc_trk_g0_0
T_3_16_input_2_0
T_3_16_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_RNO_0Z0Z_11
T_1_15_wire_logic_cluster/lc_2/out
T_2_15_lc_trk_g1_2
T_2_15_wire_logic_cluster/lc_2/in_3

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_9
T_1_15_wire_logic_cluster/lc_1/cout
T_1_15_wire_logic_cluster/lc_2/in_3

Net : phase_controller_slave.stoper_hc.accumulated_timeZ0Z_10
T_2_26_wire_logic_cluster/lc_4/out
T_3_26_lc_trk_g0_4
T_3_26_wire_logic_cluster/lc_1/in_3

T_2_26_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_45
T_2_24_lc_trk_g2_0
T_2_24_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_i_10
T_3_26_wire_logic_cluster/lc_1/out
T_3_26_lc_trk_g2_1
T_3_26_input_2_1
T_3_26_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_8
T_8_18_wire_logic_cluster/lc_0/cout
T_8_18_wire_logic_cluster/lc_1/in_3

Net : phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_10
T_8_18_wire_logic_cluster/lc_1/out
T_7_18_lc_trk_g2_1
T_7_18_input_2_7
T_7_18_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_3
T_4_19_wire_logic_cluster/lc_1/out
T_4_19_sp4_h_l_7
T_3_19_lc_trk_g0_7
T_3_19_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_1
T_4_19_wire_logic_cluster/lc_4/out
T_3_19_lc_trk_g3_4
T_3_19_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_3
T_4_15_wire_logic_cluster/lc_4/out
T_4_14_sp4_v_t_40
T_3_15_lc_trk_g3_0
T_3_15_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_10
T_2_19_wire_logic_cluster/lc_4/out
T_3_20_lc_trk_g2_4
T_3_20_wire_logic_cluster/lc_1/in_3

T_2_19_wire_logic_cluster/lc_4/out
T_1_18_lc_trk_g2_4
T_1_18_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_10
T_3_20_wire_logic_cluster/lc_1/out
T_3_20_lc_trk_g2_1
T_3_20_input_2_1
T_3_20_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_0_10
T_1_18_wire_logic_cluster/lc_1/out
T_2_19_lc_trk_g2_1
T_2_19_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_8
T_1_18_wire_logic_cluster/lc_0/cout
T_1_18_wire_logic_cluster/lc_1/in_3

Net : phase_controller_slave.stoper_hc.target_timeZ0Z_2
T_4_24_wire_logic_cluster/lc_4/out
T_3_25_lc_trk_g1_4
T_3_25_input_2_1
T_3_25_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_slave.stoper_hc.accumulated_timeZ0Z_13
T_3_24_wire_logic_cluster/lc_3/out
T_3_23_sp4_v_t_38
T_3_26_lc_trk_g1_6
T_3_26_wire_logic_cluster/lc_4/in_3

T_3_24_wire_logic_cluster/lc_3/out
T_2_24_lc_trk_g2_3
T_2_24_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_timeZ0Z_13
T_7_18_wire_logic_cluster/lc_5/out
T_6_18_sp4_h_l_2
T_5_18_lc_trk_g1_2
T_5_18_wire_logic_cluster/lc_4/in_3

T_7_18_wire_logic_cluster/lc_5/out
T_8_18_lc_trk_g0_5
T_8_18_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_10
T_2_15_wire_logic_cluster/lc_1/out
T_3_16_lc_trk_g3_1
T_3_16_wire_logic_cluster/lc_1/in_3

T_2_15_wire_logic_cluster/lc_1/out
T_1_15_lc_trk_g3_1
T_1_15_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_i_13
T_3_26_wire_logic_cluster/lc_4/out
T_3_26_lc_trk_g2_4
T_3_26_input_2_4
T_3_26_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_i_13
T_5_18_wire_logic_cluster/lc_4/out
T_5_18_lc_trk_g2_4
T_5_18_input_2_4
T_5_18_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_10
T_3_16_wire_logic_cluster/lc_1/out
T_3_16_lc_trk_g2_1
T_3_16_input_2_1
T_3_16_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_8
T_1_15_wire_logic_cluster/lc_0/cout
T_1_15_wire_logic_cluster/lc_1/in_3

Net : phase_controller_inst1.stoper_hc.accumulated_time_RNO_0Z0Z_10
T_1_15_wire_logic_cluster/lc_1/out
T_2_15_lc_trk_g0_1
T_2_15_input_2_1
T_2_15_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_RNO_0Z0Z_9
T_1_15_wire_logic_cluster/lc_0/out
T_2_15_lc_trk_g1_0
T_2_15_input_2_7
T_2_15_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_1_15_0_
T_1_15_wire_logic_cluster/carry_in_mux/cout
T_1_15_wire_logic_cluster/lc_0/in_3

Net : phase_controller_slave.stoper_hc.accumulated_timeZ0Z_11
T_2_26_wire_logic_cluster/lc_7/out
T_3_26_lc_trk_g0_7
T_3_26_wire_logic_cluster/lc_2/in_3

T_2_26_wire_logic_cluster/lc_7/out
T_3_23_sp4_v_t_39
T_2_24_lc_trk_g2_7
T_2_24_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_i_11
T_3_26_wire_logic_cluster/lc_2/out
T_3_26_lc_trk_g2_2
T_3_26_input_2_2
T_3_26_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_9
T_8_18_wire_logic_cluster/lc_0/out
T_7_18_lc_trk_g3_0
T_7_18_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_8_18_0_
T_8_18_wire_logic_cluster/carry_in_mux/cout
T_8_18_wire_logic_cluster/lc_0/in_3

Net : phase_controller_slave.stoper_hc.accumulated_timeZ0Z_15
T_3_23_wire_logic_cluster/lc_1/out
T_3_20_sp12_v_t_22
T_3_26_lc_trk_g2_5
T_3_26_wire_logic_cluster/lc_6/in_3

T_3_23_wire_logic_cluster/lc_1/out
T_2_24_lc_trk_g0_1
T_2_24_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_i_15
T_3_26_wire_logic_cluster/lc_6/out
T_3_26_lc_trk_g0_6
T_3_26_input_2_6
T_3_26_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_2
T_4_19_wire_logic_cluster/lc_5/out
T_3_19_lc_trk_g3_5
T_3_19_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_slave.stoper_hc.target_timeZ0Z_7
T_4_24_wire_logic_cluster/lc_2/out
T_4_21_sp4_v_t_44
T_1_25_sp4_h_l_9
T_3_25_lc_trk_g3_4
T_3_25_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_slave.stoper_tr.target_timeZ0Z_3
T_4_18_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g3_0
T_5_17_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_slave.stoper_hc.target_timeZ0Z_3
T_4_24_wire_logic_cluster/lc_6/out
T_3_25_lc_trk_g1_6
T_3_25_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_0_9
T_1_18_wire_logic_cluster/lc_0/out
T_2_19_lc_trk_g2_0
T_2_19_wire_logic_cluster/lc_5/in_3

End 

Net : bfn_1_18_0_
T_1_18_wire_logic_cluster/carry_in_mux/cout
T_1_18_wire_logic_cluster/lc_0/in_3

Net : phase_controller_slave.stoper_hc.accumulated_timeZ0Z_14
T_3_23_wire_logic_cluster/lc_2/out
T_3_22_sp4_v_t_36
T_3_26_lc_trk_g1_1
T_3_26_wire_logic_cluster/lc_5/in_3

T_3_23_wire_logic_cluster/lc_2/out
T_2_24_lc_trk_g0_2
T_2_24_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_timeZ0Z_14
T_7_18_wire_logic_cluster/lc_3/out
T_5_18_sp4_h_l_3
T_5_18_lc_trk_g1_6
T_5_18_wire_logic_cluster/lc_5/in_0

T_7_18_wire_logic_cluster/lc_3/out
T_8_18_lc_trk_g1_3
T_8_18_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_11
T_3_16_wire_logic_cluster/lc_2/out
T_3_16_lc_trk_g0_2
T_3_16_input_2_2
T_3_16_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_i_14
T_3_26_wire_logic_cluster/lc_5/out
T_3_26_lc_trk_g0_5
T_3_26_input_2_5
T_3_26_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_i_14
T_5_18_wire_logic_cluster/lc_5/out
T_5_18_lc_trk_g0_5
T_5_18_input_2_5
T_5_18_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_11
T_2_15_wire_logic_cluster/lc_2/out
T_3_16_lc_trk_g3_2
T_3_16_wire_logic_cluster/lc_2/in_3

T_2_15_wire_logic_cluster/lc_2/out
T_1_15_lc_trk_g3_2
T_1_15_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_timeZ0Z_16
T_7_18_wire_logic_cluster/lc_0/out
T_8_18_sp4_h_l_0
T_4_18_sp4_h_l_3
T_5_18_lc_trk_g3_3
T_5_18_wire_logic_cluster/lc_7/in_3

T_7_18_wire_logic_cluster/lc_0/out
T_8_18_lc_trk_g0_0
T_8_18_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_i_16
T_5_18_wire_logic_cluster/lc_7/out
T_5_18_lc_trk_g2_7
T_5_18_input_2_7
T_5_18_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_4
T_8_17_wire_logic_cluster/lc_4/cout
T_8_17_wire_logic_cluster/lc_5/in_3

Net : phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_6
T_8_17_wire_logic_cluster/lc_5/out
T_7_17_sp4_h_l_2
T_3_17_sp4_h_l_10
T_4_17_lc_trk_g3_2
T_4_17_input_2_3
T_4_17_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_slave.stoper_hc.accumulated_timeZ0Z_16
T_3_23_wire_logic_cluster/lc_0/out
T_3_19_sp12_v_t_23
T_3_26_lc_trk_g3_3
T_3_26_wire_logic_cluster/lc_7/in_3

T_3_23_wire_logic_cluster/lc_0/out
T_2_24_lc_trk_g0_0
T_2_24_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_i_16
T_3_26_wire_logic_cluster/lc_7/out
T_3_26_lc_trk_g2_7
T_3_26_input_2_7
T_3_26_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_5
T_4_15_wire_logic_cluster/lc_7/out
T_4_13_sp4_v_t_43
T_3_15_lc_trk_g1_6
T_3_15_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_slave.stoper_tr.target_timeZ0Z_4
T_5_16_wire_logic_cluster/lc_5/out
T_5_17_lc_trk_g1_5
T_5_17_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_slave.stoper_hc.target_timeZ0Z_4
T_4_24_wire_logic_cluster/lc_5/out
T_3_25_lc_trk_g1_5
T_3_25_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_12
T_2_19_wire_logic_cluster/lc_0/out
T_3_20_lc_trk_g2_0
T_3_20_wire_logic_cluster/lc_3/in_3

T_2_19_wire_logic_cluster/lc_0/out
T_1_18_lc_trk_g2_0
T_1_18_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_12
T_3_20_wire_logic_cluster/lc_3/out
T_3_20_lc_trk_g0_3
T_3_20_input_2_3
T_3_20_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_slave.stoper_tr.accumulated_timeZ0Z_15
T_7_18_wire_logic_cluster/lc_2/out
T_5_18_sp4_h_l_1
T_5_18_lc_trk_g0_4
T_5_18_wire_logic_cluster/lc_6/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_8_18_lc_trk_g1_2
T_8_18_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_12
T_3_16_wire_logic_cluster/lc_3/out
T_3_16_lc_trk_g0_3
T_3_16_input_2_3
T_3_16_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_12
T_2_15_wire_logic_cluster/lc_0/out
T_3_16_lc_trk_g3_0
T_3_16_wire_logic_cluster/lc_3/in_0

T_2_15_wire_logic_cluster/lc_0/out
T_1_15_lc_trk_g2_0
T_1_15_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_i_15
T_5_18_wire_logic_cluster/lc_6/out
T_5_18_lc_trk_g2_6
T_5_18_input_2_6
T_5_18_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_3
T_8_17_wire_logic_cluster/lc_3/cout
T_8_17_wire_logic_cluster/lc_4/in_3

Net : phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_5
T_8_17_wire_logic_cluster/lc_4/out
T_7_17_sp4_h_l_0
T_3_17_sp4_h_l_3
T_4_17_lc_trk_g2_3
T_4_17_input_2_5
T_4_17_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_4
T_4_19_wire_logic_cluster/lc_2/out
T_3_19_lc_trk_g2_2
T_3_19_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_6
T_4_15_wire_logic_cluster/lc_3/out
T_4_15_sp4_h_l_11
T_3_15_lc_trk_g1_3
T_3_15_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_slave.stoper_tr.target_timeZ0Z_7
T_4_18_wire_logic_cluster/lc_7/out
T_5_16_sp4_v_t_42
T_5_17_lc_trk_g3_2
T_5_17_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_4
T_4_15_wire_logic_cluster/lc_2/out
T_3_15_lc_trk_g2_2
T_3_15_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_slave.stoper_tr.target_timeZ0Z_5
T_5_16_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g1_6
T_5_17_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_13
T_3_20_wire_logic_cluster/lc_4/out
T_3_20_lc_trk_g0_4
T_3_20_input_2_4
T_3_20_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_13
T_2_19_wire_logic_cluster/lc_7/out
T_3_20_lc_trk_g2_7
T_3_20_wire_logic_cluster/lc_4/in_3

T_2_19_wire_logic_cluster/lc_7/out
T_1_18_lc_trk_g2_7
T_1_18_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_13
T_2_15_wire_logic_cluster/lc_3/out
T_3_16_lc_trk_g3_3
T_3_16_wire_logic_cluster/lc_4/in_0

T_2_15_wire_logic_cluster/lc_3/out
T_1_15_lc_trk_g2_3
T_1_15_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_13
T_3_16_wire_logic_cluster/lc_4/out
T_3_16_lc_trk_g0_4
T_3_16_input_2_4
T_3_16_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_2
T_8_17_wire_logic_cluster/lc_2/cout
T_8_17_wire_logic_cluster/lc_3/in_3

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_6
T_8_17_wire_logic_cluster/lc_6/cout
T_8_17_wire_logic_cluster/lc_7/in_3

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_6
T_2_23_wire_logic_cluster/lc_6/cout
T_2_23_wire_logic_cluster/lc_7/in_3

Net : phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_8
T_2_23_wire_logic_cluster/lc_7/out
T_3_24_lc_trk_g3_7
T_3_24_input_2_4
T_3_24_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_4
T_8_17_wire_logic_cluster/lc_3/out
T_8_17_sp4_h_l_11
T_4_17_sp4_h_l_7
T_4_17_lc_trk_g1_2
T_4_17_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_8
T_8_17_wire_logic_cluster/lc_7/out
T_7_17_lc_trk_g3_7
T_7_17_input_2_0
T_7_17_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_slave.stoper_hc.target_timeZ0Z_9
T_4_25_wire_logic_cluster/lc_5/out
T_4_25_sp12_h_l_1
T_3_25_sp12_v_t_22
T_3_26_lc_trk_g3_6
T_3_26_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_7
T_4_19_wire_logic_cluster/lc_0/out
T_4_15_sp4_v_t_37
T_3_19_lc_trk_g1_0
T_3_19_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_5
T_4_19_wire_logic_cluster/lc_6/out
T_3_19_lc_trk_g3_6
T_3_19_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_slave.stoper_hc.target_timeZ0Z_8
T_4_24_wire_logic_cluster/lc_7/out
T_4_22_sp4_v_t_43
T_3_25_lc_trk_g3_3
T_3_25_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_slave.stoper_hc.target_timeZ0Z_6
T_4_24_wire_logic_cluster/lc_3/out
T_3_25_lc_trk_g1_3
T_3_25_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_slave.stoper_tr.target_timeZ0Z_6
T_4_18_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g2_6
T_5_17_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_14
T_2_19_wire_logic_cluster/lc_6/out
T_3_20_lc_trk_g2_6
T_3_20_wire_logic_cluster/lc_5/in_3

T_2_19_wire_logic_cluster/lc_6/out
T_1_18_lc_trk_g2_6
T_1_18_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_14
T_3_20_wire_logic_cluster/lc_5/out
T_3_20_lc_trk_g0_5
T_3_20_input_2_5
T_3_20_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_0_8
T_1_17_wire_logic_cluster/lc_7/out
T_2_18_lc_trk_g3_7
T_2_18_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_6
T_1_17_wire_logic_cluster/lc_6/cout
T_1_17_wire_logic_cluster/lc_7/in_3

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_14
T_2_15_wire_logic_cluster/lc_5/out
T_3_16_lc_trk_g3_5
T_3_16_wire_logic_cluster/lc_5/in_3

T_2_15_wire_logic_cluster/lc_5/out
T_1_15_lc_trk_g3_5
T_1_15_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_14
T_3_16_wire_logic_cluster/lc_5/out
T_3_16_lc_trk_g0_5
T_3_16_input_2_5
T_3_16_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_6
T_1_14_wire_logic_cluster/lc_6/cout
T_1_14_wire_logic_cluster/lc_7/in_3

Net : phase_controller_inst1.stoper_hc.accumulated_time_RNO_0Z0Z_8
T_1_14_wire_logic_cluster/lc_7/out
T_2_14_lc_trk_g0_7
T_2_14_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_7
T_2_23_wire_logic_cluster/lc_6/out
T_3_24_lc_trk_g2_6
T_3_24_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_7
T_8_17_wire_logic_cluster/lc_6/out
T_7_17_lc_trk_g2_6
T_7_17_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_5
T_2_23_wire_logic_cluster/lc_5/cout
T_2_23_wire_logic_cluster/lc_6/in_3

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_5
T_8_17_wire_logic_cluster/lc_5/cout
T_8_17_wire_logic_cluster/lc_6/in_3

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_8
T_4_19_wire_logic_cluster/lc_7/out
T_4_19_sp4_h_l_3
T_3_19_lc_trk_g1_3
T_3_19_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_6
T_4_19_wire_logic_cluster/lc_3/out
T_3_19_lc_trk_g3_3
T_3_19_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_8
T_3_14_wire_logic_cluster/lc_6/out
T_3_12_sp4_v_t_41
T_3_15_lc_trk_g1_1
T_3_15_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_15
T_2_19_wire_logic_cluster/lc_3/out
T_3_20_lc_trk_g2_3
T_3_20_wire_logic_cluster/lc_6/in_3

T_2_19_wire_logic_cluster/lc_3/out
T_1_18_lc_trk_g2_3
T_1_18_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_15
T_3_20_wire_logic_cluster/lc_6/out
T_3_20_lc_trk_g0_6
T_3_20_input_2_6
T_3_20_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_5
T_1_17_wire_logic_cluster/lc_5/cout
T_1_17_wire_logic_cluster/lc_6/in_3

Net : phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_0_7
T_1_17_wire_logic_cluster/lc_6/out
T_2_18_lc_trk_g3_6
T_2_18_wire_logic_cluster/lc_2/in_3

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_15
T_3_16_wire_logic_cluster/lc_6/out
T_3_16_lc_trk_g0_6
T_3_16_input_2_6
T_3_16_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_15
T_2_15_wire_logic_cluster/lc_6/out
T_3_16_lc_trk_g3_6
T_3_16_wire_logic_cluster/lc_6/in_3

T_2_15_wire_logic_cluster/lc_6/out
T_1_15_lc_trk_g3_6
T_1_15_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_5
T_1_14_wire_logic_cluster/lc_5/cout
T_1_14_wire_logic_cluster/lc_6/in_3

Net : phase_controller_inst1.stoper_hc.accumulated_time_RNO_0Z0Z_7
T_1_14_wire_logic_cluster/lc_6/out
T_2_14_lc_trk_g0_6
T_2_14_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_4
T_2_23_wire_logic_cluster/lc_4/cout
T_2_23_wire_logic_cluster/lc_5/in_3

Net : phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_6
T_2_23_wire_logic_cluster/lc_5/out
T_3_24_lc_trk_g3_5
T_3_24_input_2_0
T_3_24_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_7
T_3_14_wire_logic_cluster/lc_0/out
T_3_15_lc_trk_g1_0
T_3_15_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_slave.stoper_tr.target_timeZ0Z_8
T_4_18_wire_logic_cluster/lc_2/out
T_5_17_lc_trk_g2_2
T_5_17_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_16
T_2_19_wire_logic_cluster/lc_2/out
T_3_20_lc_trk_g2_2
T_3_20_wire_logic_cluster/lc_7/in_3

T_2_19_wire_logic_cluster/lc_2/out
T_1_18_lc_trk_g2_2
T_1_18_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_16
T_3_20_wire_logic_cluster/lc_7/out
T_3_20_lc_trk_g0_7
T_3_20_input_2_7
T_3_20_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_4
T_1_17_wire_logic_cluster/lc_4/cout
T_1_17_wire_logic_cluster/lc_5/in_3

Net : phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_0_6
T_1_17_wire_logic_cluster/lc_5/out
T_2_18_lc_trk_g2_5
T_2_18_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_slave.stoper_tr.accumulated_timeZ0Z_17
T_7_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_4
T_5_19_lc_trk_g1_4
T_5_19_wire_logic_cluster/lc_0/in_3

T_7_19_wire_logic_cluster/lc_6/out
T_8_19_lc_trk_g1_6
T_8_19_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_16
T_3_16_wire_logic_cluster/lc_7/out
T_3_16_lc_trk_g0_7
T_3_16_input_2_7
T_3_16_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_16
T_2_15_wire_logic_cluster/lc_4/out
T_3_16_lc_trk_g2_4
T_3_16_wire_logic_cluster/lc_7/in_3

T_2_15_wire_logic_cluster/lc_4/out
T_1_15_lc_trk_g2_4
T_1_15_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_i_17
T_5_19_wire_logic_cluster/lc_0/out
T_5_19_lc_trk_g0_0
T_5_19_input_2_0
T_5_19_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_RNO_0Z0Z_6
T_1_14_wire_logic_cluster/lc_5/out
T_2_14_lc_trk_g1_5
T_2_14_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_4
T_1_14_wire_logic_cluster/lc_4/cout
T_1_14_wire_logic_cluster/lc_5/in_3

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_3
T_2_23_wire_logic_cluster/lc_3/cout
T_2_23_wire_logic_cluster/lc_4/in_3

Net : phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_5
T_2_23_wire_logic_cluster/lc_4/out
T_3_24_lc_trk_g2_4
T_3_24_wire_logic_cluster/lc_5/in_3

End 

Net : phase_controller_slave.stoper_hc.target_timeZ0Z_11
T_4_25_wire_logic_cluster/lc_6/out
T_4_25_sp4_h_l_1
T_3_25_sp4_v_t_42
T_3_26_lc_trk_g3_2
T_3_26_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_3
T_8_17_wire_logic_cluster/lc_2/out
T_3_17_sp12_h_l_0
T_4_17_lc_trk_g1_4
T_4_17_input_2_7
T_4_17_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_3
T_1_17_wire_logic_cluster/lc_3/cout
T_1_17_wire_logic_cluster/lc_4/in_3

Net : phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_0_5
T_1_17_wire_logic_cluster/lc_4/out
T_2_18_lc_trk_g2_4
T_2_18_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_i_18
T_5_19_wire_logic_cluster/lc_1/out
T_5_19_lc_trk_g2_1
T_5_19_input_2_1
T_5_19_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_slave.stoper_tr.accumulated_timeZ0Z_18
T_7_19_wire_logic_cluster/lc_7/out
T_6_19_sp4_h_l_6
T_5_19_lc_trk_g0_6
T_5_19_wire_logic_cluster/lc_1/in_3

T_7_19_wire_logic_cluster/lc_7/out
T_8_19_lc_trk_g1_7
T_8_19_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_RNO_0Z0Z_5
T_1_14_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g1_4
T_2_14_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_3
T_1_14_wire_logic_cluster/lc_3/cout
T_1_14_wire_logic_cluster/lc_4/in_3

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_2
T_2_23_wire_logic_cluster/lc_2/cout
T_2_23_wire_logic_cluster/lc_3/in_3

Net : phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_4
T_2_23_wire_logic_cluster/lc_3/out
T_3_24_lc_trk_g3_3
T_3_24_input_2_6
T_3_24_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_9
T_4_20_wire_logic_cluster/lc_5/out
T_4_19_sp4_v_t_42
T_3_20_lc_trk_g3_2
T_3_20_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_9
T_4_16_wire_logic_cluster/lc_7/out
T_4_14_sp4_v_t_43
T_3_16_lc_trk_g1_6
T_3_16_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_slave.stoper_tr.target_timeZ0Z_10
T_5_20_wire_logic_cluster/lc_1/out
T_5_17_sp4_v_t_42
T_5_18_lc_trk_g2_2
T_5_18_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_0_4
T_1_17_wire_logic_cluster/lc_3/out
T_2_18_lc_trk_g3_3
T_2_18_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_2
T_1_17_wire_logic_cluster/lc_2/cout
T_1_17_wire_logic_cluster/lc_3/in_3

Net : phase_controller_slave.stoper_tr.accumulated_timeZ0Z_19
T_7_19_wire_logic_cluster/lc_0/out
T_6_19_sp4_h_l_8
T_5_19_lc_trk_g1_0
T_5_19_wire_logic_cluster/lc_2/in_3

T_7_19_wire_logic_cluster/lc_0/out
T_8_19_lc_trk_g1_0
T_8_19_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_i_19
T_5_19_wire_logic_cluster/lc_2/out
T_5_19_lc_trk_g0_2
T_5_19_input_2_2
T_5_19_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_2
T_1_14_wire_logic_cluster/lc_2/cout
T_1_14_wire_logic_cluster/lc_3/in_3

Net : phase_controller_inst1.stoper_hc.accumulated_time_RNO_0Z0Z_4
T_1_14_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_slave.stoper_hc.accumulated_timeZ0Z_17
T_2_26_wire_logic_cluster/lc_0/out
T_3_27_lc_trk_g3_0
T_3_27_wire_logic_cluster/lc_0/in_3

T_2_26_wire_logic_cluster/lc_0/out
T_2_25_lc_trk_g1_0
T_2_25_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_i_17
T_3_27_wire_logic_cluster/lc_0/out
T_3_27_lc_trk_g0_0
T_3_27_input_2_0
T_3_27_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_10
T_4_16_wire_logic_cluster/lc_5/out
T_3_16_sp4_h_l_2
T_3_16_lc_trk_g1_7
T_3_16_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_slave.stoper_tr.target_timeZ0Z_11
T_4_18_wire_logic_cluster/lc_3/out
T_4_18_sp4_h_l_11
T_5_18_lc_trk_g2_3
T_5_18_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_slave.stoper_tr.target_timeZ0Z_9
T_4_18_wire_logic_cluster/lc_1/out
T_5_18_lc_trk_g0_1
T_5_18_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_17
T_2_20_wire_logic_cluster/lc_7/out
T_3_21_lc_trk_g2_7
T_3_21_wire_logic_cluster/lc_0/in_3

T_2_20_wire_logic_cluster/lc_7/out
T_1_19_lc_trk_g2_7
T_1_19_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_17
T_3_21_wire_logic_cluster/lc_0/out
T_3_21_lc_trk_g0_0
T_3_21_input_2_0
T_3_21_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_17
T_2_16_wire_logic_cluster/lc_7/out
T_3_17_lc_trk_g2_7
T_3_17_wire_logic_cluster/lc_0/in_3

T_2_16_wire_logic_cluster/lc_7/out
T_1_16_lc_trk_g2_7
T_1_16_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_17
T_3_17_wire_logic_cluster/lc_0/out
T_3_17_lc_trk_g0_0
T_3_17_input_2_0
T_3_17_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_slave.stoper_hc.accumulated_timeZ0Z_18
T_2_26_wire_logic_cluster/lc_6/out
T_3_27_lc_trk_g2_6
T_3_27_wire_logic_cluster/lc_1/in_3

T_2_26_wire_logic_cluster/lc_6/out
T_2_25_lc_trk_g0_6
T_2_25_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_i_18
T_3_27_wire_logic_cluster/lc_1/out
T_3_27_lc_trk_g2_1
T_3_27_input_2_1
T_3_27_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_1
T_8_17_wire_logic_cluster/lc_1/cout
T_8_17_wire_logic_cluster/lc_2/in_3

Net : phase_controller_slave.stoper_hc.target_timeZ0Z_12
T_4_25_wire_logic_cluster/lc_4/out
T_4_24_sp4_v_t_40
T_3_26_lc_trk_g1_5
T_3_26_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_slave.stoper_hc.target_timeZ0Z_10
T_4_25_wire_logic_cluster/lc_2/out
T_3_26_lc_trk_g0_2
T_3_26_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_18
T_2_20_wire_logic_cluster/lc_5/out
T_3_21_lc_trk_g3_5
T_3_21_wire_logic_cluster/lc_1/in_3

T_2_20_wire_logic_cluster/lc_5/out
T_1_19_lc_trk_g3_5
T_1_19_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_18
T_3_21_wire_logic_cluster/lc_1/out
T_3_21_lc_trk_g0_1
T_3_21_input_2_1
T_3_21_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_18
T_2_16_wire_logic_cluster/lc_5/out
T_3_17_lc_trk_g3_5
T_3_17_wire_logic_cluster/lc_1/in_3

T_2_16_wire_logic_cluster/lc_5/out
T_1_16_lc_trk_g3_5
T_1_16_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_18
T_3_17_wire_logic_cluster/lc_1/out
T_3_17_lc_trk_g2_1
T_3_17_input_2_1
T_3_17_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_slave.stoper_hc.accumulated_timeZ0Z_19
T_2_26_wire_logic_cluster/lc_5/out
T_3_27_lc_trk_g2_5
T_3_27_wire_logic_cluster/lc_2/in_3

T_2_26_wire_logic_cluster/lc_5/out
T_2_25_lc_trk_g0_5
T_2_25_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_i_19
T_3_27_wire_logic_cluster/lc_2/out
T_3_27_lc_trk_g0_2
T_3_27_input_2_2
T_3_27_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_10
T_4_20_wire_logic_cluster/lc_7/out
T_3_20_lc_trk_g3_7
T_3_20_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_2
T_8_17_wire_logic_cluster/lc_1/out
T_8_17_sp4_h_l_7
T_4_17_sp4_h_l_10
T_4_17_lc_trk_g0_7
T_4_17_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_0
T_8_17_wire_logic_cluster/lc_0/cout
T_8_17_wire_logic_cluster/lc_1/in_3

Net : phase_controller_slave.stoper_tr.target_timeZ0Z_13
T_5_20_wire_logic_cluster/lc_5/out
T_5_16_sp4_v_t_47
T_5_18_lc_trk_g3_2
T_5_18_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_3
T_2_23_wire_logic_cluster/lc_2/out
T_3_24_lc_trk_g2_2
T_3_24_input_2_2
T_3_24_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_19
T_3_21_wire_logic_cluster/lc_2/out
T_3_21_lc_trk_g0_2
T_3_21_input_2_2
T_3_21_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_19
T_2_20_wire_logic_cluster/lc_1/out
T_3_21_lc_trk_g2_1
T_3_21_wire_logic_cluster/lc_2/in_3

T_2_20_wire_logic_cluster/lc_1/out
T_1_19_lc_trk_g2_1
T_1_19_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_19
T_2_16_wire_logic_cluster/lc_3/out
T_3_17_lc_trk_g2_3
T_3_17_wire_logic_cluster/lc_2/in_3

T_2_16_wire_logic_cluster/lc_3/out
T_1_16_lc_trk_g2_3
T_1_16_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_19
T_3_17_wire_logic_cluster/lc_2/out
T_3_17_lc_trk_g0_2
T_3_17_input_2_2
T_3_17_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_13
T_4_20_wire_logic_cluster/lc_1/out
T_4_18_sp4_v_t_47
T_3_20_lc_trk_g0_1
T_3_20_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_0_3
T_1_17_wire_logic_cluster/lc_2/out
T_2_18_lc_trk_g2_2
T_2_18_wire_logic_cluster/lc_5/in_3

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_11
T_4_20_wire_logic_cluster/lc_4/out
T_3_20_lc_trk_g3_4
T_3_20_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_13
T_4_16_wire_logic_cluster/lc_1/out
T_4_14_sp4_v_t_47
T_3_16_lc_trk_g0_1
T_3_16_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_RNO_0Z0Z_3
T_1_14_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g1_2
T_2_14_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_slave.stoper_tr.target_timeZ0Z_14
T_5_20_wire_logic_cluster/lc_3/out
T_6_17_sp4_v_t_47
T_5_18_lc_trk_g3_7
T_5_18_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_11
T_4_16_wire_logic_cluster/lc_3/out
T_3_16_lc_trk_g2_3
T_3_16_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_slave.stoper_tr.target_timeZ0Z_12
T_4_18_wire_logic_cluster/lc_5/out
T_5_18_lc_trk_g1_5
T_5_18_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_14
T_4_20_wire_logic_cluster/lc_6/out
T_4_20_sp4_h_l_1
T_3_20_lc_trk_g1_1
T_3_20_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_12
T_4_20_wire_logic_cluster/lc_3/out
T_3_20_lc_trk_g3_3
T_3_20_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_slave.stoper_tr.target_timeZ0Z_15
T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_5_18_lc_trk_g3_0
T_5_18_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_12
T_4_15_wire_logic_cluster/lc_5/out
T_3_16_lc_trk_g1_5
T_3_16_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_slave.stoper_hc.target_timeZ0Z_13
T_4_25_wire_logic_cluster/lc_1/out
T_3_26_lc_trk_g0_1
T_3_26_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_1
T_1_14_wire_logic_cluster/lc_1/cout
T_1_14_wire_logic_cluster/lc_2/in_3

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_15
T_4_16_wire_logic_cluster/lc_6/out
T_4_15_sp4_v_t_44
T_3_16_lc_trk_g3_4
T_3_16_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_slave.stoper_tr.target_timeZ0Z_16
T_5_20_wire_logic_cluster/lc_0/out
T_5_17_sp4_v_t_40
T_5_18_lc_trk_g2_0
T_5_18_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_slave.stoper_hc.target_timeZ0Z_14
T_4_25_wire_logic_cluster/lc_7/out
T_3_26_lc_trk_g1_7
T_3_26_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_1
T_2_23_wire_logic_cluster/lc_1/cout
T_2_23_wire_logic_cluster/lc_2/in_3

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_1
T_1_17_wire_logic_cluster/lc_1/cout
T_1_17_wire_logic_cluster/lc_2/in_3

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_16
T_4_20_wire_logic_cluster/lc_2/out
T_2_20_sp4_h_l_1
T_3_20_lc_trk_g3_1
T_3_20_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_RNO_0Z0Z_2
T_1_14_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g1_1
T_2_14_wire_logic_cluster/lc_5/in_3

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_0
T_1_14_wire_logic_cluster/lc_0/cout
T_1_14_wire_logic_cluster/lc_1/in_3

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_16
T_4_15_wire_logic_cluster/lc_6/out
T_4_12_sp4_v_t_36
T_3_16_lc_trk_g1_1
T_3_16_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_14
T_4_16_wire_logic_cluster/lc_0/out
T_3_16_lc_trk_g2_0
T_3_16_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_slave.stoper_hc.target_timeZ0Z_15
T_4_25_wire_logic_cluster/lc_0/out
T_3_26_lc_trk_g1_0
T_3_26_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_0
T_2_23_wire_logic_cluster/lc_0/cout
T_2_23_wire_logic_cluster/lc_1/in_3

Net : phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_2
T_2_23_wire_logic_cluster/lc_1/out
T_3_24_lc_trk_g3_1
T_3_24_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_0_2
T_1_17_wire_logic_cluster/lc_1/out
T_2_18_lc_trk_g2_1
T_2_18_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_0
T_1_17_wire_logic_cluster/lc_0/cout
T_1_17_wire_logic_cluster/lc_1/in_3

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_15
T_4_20_wire_logic_cluster/lc_0/out
T_3_20_lc_trk_g3_0
T_3_20_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_slave.stoper_hc.target_timeZ0Z_16
T_4_26_wire_logic_cluster/lc_6/out
T_3_26_lc_trk_g2_6
T_3_26_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_18
T_3_14_wire_logic_cluster/lc_1/out
T_4_14_sp4_h_l_2
T_3_14_sp4_v_t_39
T_3_17_lc_trk_g1_7
T_3_17_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_slave.stoper_tr.target_timeZ0Z_18
T_5_20_wire_logic_cluster/lc_6/out
T_5_18_sp4_v_t_41
T_5_19_lc_trk_g3_1
T_5_19_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_tr.time_passed11
T_2_17_wire_logic_cluster/lc_3/out
T_3_16_sp4_v_t_39
T_3_20_sp4_v_t_40
T_3_21_lc_trk_g3_0
T_3_21_wire_logic_cluster/lc_4/in_3

T_2_17_wire_logic_cluster/lc_3/out
T_3_16_sp4_v_t_39
T_3_20_sp4_v_t_40
T_3_21_lc_trk_g3_0
T_3_21_wire_logic_cluster/lc_7/in_0

T_2_17_wire_logic_cluster/lc_3/out
T_2_17_sp4_h_l_11
T_4_17_lc_trk_g3_6
T_4_17_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_tr.stoper_stateZ0Z_0
T_3_18_wire_logic_cluster/lc_2/out
T_2_17_lc_trk_g2_2
T_2_17_wire_logic_cluster/lc_3/in_3

T_3_18_wire_logic_cluster/lc_2/out
T_4_15_sp4_v_t_45
T_3_17_lc_trk_g0_3
T_3_17_wire_logic_cluster/lc_6/in_3

T_3_18_wire_logic_cluster/lc_2/out
T_2_17_lc_trk_g2_2
T_2_17_wire_logic_cluster/lc_1/in_3

T_3_18_wire_logic_cluster/lc_2/out
T_3_17_sp4_v_t_36
T_2_20_lc_trk_g2_4
T_2_20_wire_logic_cluster/lc_0/in_0

T_3_18_wire_logic_cluster/lc_2/out
T_3_17_sp4_v_t_36
T_2_20_lc_trk_g2_4
T_2_20_wire_logic_cluster/lc_7/in_1

T_3_18_wire_logic_cluster/lc_2/out
T_3_17_sp4_v_t_36
T_2_20_lc_trk_g2_4
T_2_20_wire_logic_cluster/lc_5/in_1

T_3_18_wire_logic_cluster/lc_2/out
T_3_17_sp4_v_t_36
T_2_20_lc_trk_g2_4
T_2_20_wire_logic_cluster/lc_1/in_1

T_3_18_wire_logic_cluster/lc_2/out
T_2_18_lc_trk_g3_2
T_2_18_wire_logic_cluster/lc_5/in_0

T_3_18_wire_logic_cluster/lc_2/out
T_2_18_lc_trk_g3_2
T_2_18_wire_logic_cluster/lc_7/in_0

T_3_18_wire_logic_cluster/lc_2/out
T_2_18_lc_trk_g3_2
T_2_18_wire_logic_cluster/lc_3/in_0

T_3_18_wire_logic_cluster/lc_2/out
T_2_18_lc_trk_g3_2
T_2_18_wire_logic_cluster/lc_1/in_0

T_3_18_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g1_2
T_2_19_wire_logic_cluster/lc_1/in_0

T_3_18_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g1_2
T_2_19_wire_logic_cluster/lc_7/in_0

T_3_18_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g1_2
T_2_19_wire_logic_cluster/lc_3/in_0

T_3_18_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g1_2
T_2_19_wire_logic_cluster/lc_5/in_0

T_3_18_wire_logic_cluster/lc_2/out
T_2_18_lc_trk_g3_2
T_2_18_wire_logic_cluster/lc_4/in_1

T_3_18_wire_logic_cluster/lc_2/out
T_2_18_lc_trk_g3_2
T_2_18_wire_logic_cluster/lc_6/in_1

T_3_18_wire_logic_cluster/lc_2/out
T_2_18_lc_trk_g3_2
T_2_18_wire_logic_cluster/lc_2/in_1

T_3_18_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g1_2
T_2_19_wire_logic_cluster/lc_4/in_1

T_3_18_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g1_2
T_2_19_wire_logic_cluster/lc_0/in_1

T_3_18_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g1_2
T_2_19_wire_logic_cluster/lc_6/in_1

T_3_18_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g1_2
T_2_19_wire_logic_cluster/lc_2/in_1

T_3_18_wire_logic_cluster/lc_2/out
T_3_18_lc_trk_g3_2
T_3_18_wire_logic_cluster/lc_2/in_1

T_3_18_wire_logic_cluster/lc_2/out
T_3_18_lc_trk_g3_2
T_3_18_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stoper_tr.stoper_stateZ0Z_1
T_3_18_wire_logic_cluster/lc_6/out
T_2_17_lc_trk_g2_6
T_2_17_wire_logic_cluster/lc_3/in_1

T_3_18_wire_logic_cluster/lc_6/out
T_2_17_lc_trk_g2_6
T_2_17_wire_logic_cluster/lc_1/in_1

T_3_18_wire_logic_cluster/lc_6/out
T_3_17_lc_trk_g0_6
T_3_17_wire_logic_cluster/lc_6/in_0

T_3_18_wire_logic_cluster/lc_6/out
T_3_17_sp4_v_t_44
T_2_20_lc_trk_g3_4
T_2_20_wire_logic_cluster/lc_7/in_0

T_3_18_wire_logic_cluster/lc_6/out
T_3_17_sp4_v_t_44
T_2_20_lc_trk_g3_4
T_2_20_wire_logic_cluster/lc_5/in_0

T_3_18_wire_logic_cluster/lc_6/out
T_3_17_sp4_v_t_44
T_2_20_lc_trk_g3_4
T_2_20_wire_logic_cluster/lc_1/in_0

T_3_18_wire_logic_cluster/lc_6/out
T_3_17_sp4_v_t_44
T_2_20_lc_trk_g3_4
T_2_20_wire_logic_cluster/lc_0/in_1

T_3_18_wire_logic_cluster/lc_6/out
T_3_17_sp4_v_t_44
T_2_18_lc_trk_g3_4
T_2_18_input_2_5
T_2_18_wire_logic_cluster/lc_5/in_2

T_3_18_wire_logic_cluster/lc_6/out
T_3_17_sp4_v_t_44
T_2_18_lc_trk_g3_4
T_2_18_input_2_7
T_2_18_wire_logic_cluster/lc_7/in_2

T_3_18_wire_logic_cluster/lc_6/out
T_3_17_sp4_v_t_44
T_2_18_lc_trk_g3_4
T_2_18_input_2_3
T_2_18_wire_logic_cluster/lc_3/in_2

T_3_18_wire_logic_cluster/lc_6/out
T_3_17_sp4_v_t_44
T_2_18_lc_trk_g3_4
T_2_18_input_2_1
T_2_18_wire_logic_cluster/lc_1/in_2

T_3_18_wire_logic_cluster/lc_6/out
T_2_18_lc_trk_g2_6
T_2_18_wire_logic_cluster/lc_4/in_0

T_3_18_wire_logic_cluster/lc_6/out
T_2_18_lc_trk_g2_6
T_2_18_wire_logic_cluster/lc_6/in_0

T_3_18_wire_logic_cluster/lc_6/out
T_2_18_lc_trk_g2_6
T_2_18_wire_logic_cluster/lc_2/in_0

T_3_18_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g0_6
T_2_19_wire_logic_cluster/lc_4/in_0

T_3_18_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g0_6
T_2_19_wire_logic_cluster/lc_0/in_0

T_3_18_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g0_6
T_2_19_wire_logic_cluster/lc_6/in_0

T_3_18_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g0_6
T_2_19_wire_logic_cluster/lc_2/in_0

T_3_18_wire_logic_cluster/lc_6/out
T_3_18_lc_trk_g2_6
T_3_18_wire_logic_cluster/lc_2/in_0

T_3_18_wire_logic_cluster/lc_6/out
T_3_18_lc_trk_g2_6
T_3_18_wire_logic_cluster/lc_6/in_0

T_3_18_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g1_6
T_2_19_input_2_1
T_2_19_wire_logic_cluster/lc_1/in_2

T_3_18_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g1_6
T_2_19_input_2_7
T_2_19_wire_logic_cluster/lc_7/in_2

T_3_18_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g1_6
T_2_19_input_2_3
T_2_19_wire_logic_cluster/lc_3/in_2

T_3_18_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g1_6
T_2_19_input_2_5
T_2_19_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_slave.stoper_hc.target_timeZ0Z_17
T_4_27_wire_logic_cluster/lc_3/out
T_3_27_lc_trk_g2_3
T_3_27_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_slave.stoper_tr.target_timeZ0Z_17
T_5_20_wire_logic_cluster/lc_7/out
T_5_19_lc_trk_g0_7
T_5_19_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_17
T_2_21_wire_logic_cluster/lc_3/out
T_3_21_lc_trk_g0_3
T_3_21_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_17
T_4_16_wire_logic_cluster/lc_2/out
T_3_17_lc_trk_g1_2
T_3_17_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_slave.stoper_hc.target_timeZ0Z_18
T_4_27_wire_logic_cluster/lc_7/out
T_3_27_lc_trk_g3_7
T_3_27_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_slave.stoper_tr.stoper_stateZ0Z_0
T_8_20_wire_logic_cluster/lc_2/out
T_8_19_lc_trk_g1_2
T_8_19_wire_logic_cluster/lc_4/in_3

T_8_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_44
T_5_21_sp4_h_l_9
T_4_21_lc_trk_g1_1
T_4_21_wire_logic_cluster/lc_1/in_3

T_8_20_wire_logic_cluster/lc_2/out
T_7_21_lc_trk_g0_2
T_7_21_wire_logic_cluster/lc_1/in_3

T_8_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_44
T_5_17_sp4_h_l_9
T_4_17_lc_trk_g0_1
T_4_17_wire_logic_cluster/lc_1/in_0

T_8_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_44
T_5_17_sp4_h_l_9
T_4_17_lc_trk_g0_1
T_4_17_wire_logic_cluster/lc_7/in_0

T_8_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_44
T_5_17_sp4_h_l_9
T_4_17_lc_trk_g0_1
T_4_17_wire_logic_cluster/lc_5/in_0

T_8_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_44
T_5_17_sp4_h_l_9
T_4_17_lc_trk_g0_1
T_4_17_wire_logic_cluster/lc_3/in_0

T_8_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_44
T_5_17_sp4_h_l_9
T_7_17_lc_trk_g2_4
T_7_17_wire_logic_cluster/lc_0/in_0

T_8_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_44
T_5_17_sp4_h_l_9
T_4_17_lc_trk_g0_1
T_4_17_wire_logic_cluster/lc_4/in_1

T_8_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_44
T_5_17_sp4_h_l_9
T_4_17_lc_trk_g0_1
T_4_17_wire_logic_cluster/lc_0/in_1

T_8_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_44
T_5_17_sp4_h_l_9
T_7_17_lc_trk_g2_4
T_7_17_wire_logic_cluster/lc_1/in_1

T_8_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_44
T_7_18_lc_trk_g3_4
T_7_18_wire_logic_cluster/lc_7/in_0

T_8_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_44
T_7_18_lc_trk_g3_4
T_7_18_wire_logic_cluster/lc_1/in_0

T_8_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_44
T_7_18_lc_trk_g3_4
T_7_18_wire_logic_cluster/lc_5/in_0

T_8_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_44
T_7_18_lc_trk_g3_4
T_7_18_wire_logic_cluster/lc_3/in_0

T_8_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_44
T_7_18_lc_trk_g3_4
T_7_18_wire_logic_cluster/lc_4/in_1

T_8_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_44
T_7_18_lc_trk_g3_4
T_7_18_wire_logic_cluster/lc_2/in_1

T_8_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_44
T_7_18_lc_trk_g3_4
T_7_18_wire_logic_cluster/lc_0/in_1

T_8_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_44
T_7_18_lc_trk_g3_4
T_7_18_wire_logic_cluster/lc_6/in_1

T_8_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_44
T_7_19_lc_trk_g2_1
T_7_19_input_2_7
T_7_19_wire_logic_cluster/lc_7/in_2

T_8_20_wire_logic_cluster/lc_2/out
T_7_19_lc_trk_g2_2
T_7_19_wire_logic_cluster/lc_6/in_0

T_8_20_wire_logic_cluster/lc_2/out
T_7_19_lc_trk_g2_2
T_7_19_wire_logic_cluster/lc_0/in_0

T_8_20_wire_logic_cluster/lc_2/out
T_8_20_lc_trk_g3_2
T_8_20_wire_logic_cluster/lc_2/in_1

T_8_20_wire_logic_cluster/lc_2/out
T_7_20_lc_trk_g2_2
T_7_20_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_slave.stoper_tr.time_passed11
T_8_19_wire_logic_cluster/lc_4/out
T_6_19_sp4_h_l_5
T_5_19_lc_trk_g0_5
T_5_19_wire_logic_cluster/lc_4/in_3

T_8_19_wire_logic_cluster/lc_4/out
T_6_19_sp4_h_l_5
T_5_19_lc_trk_g0_5
T_5_19_wire_logic_cluster/lc_7/in_0

T_8_19_wire_logic_cluster/lc_4/out
T_6_19_sp4_h_l_5
T_5_19_lc_trk_g0_5
T_5_19_wire_logic_cluster/lc_5/in_0

T_8_19_wire_logic_cluster/lc_4/out
T_6_19_sp4_h_l_5
T_5_19_sp4_v_t_40
T_5_21_lc_trk_g2_5
T_5_21_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_18
T_2_21_wire_logic_cluster/lc_1/out
T_3_21_lc_trk_g1_1
T_3_21_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_slave.stoper_tr.stoper_stateZ0Z_1
T_7_20_wire_logic_cluster/lc_7/out
T_8_19_lc_trk_g2_7
T_8_19_wire_logic_cluster/lc_4/in_1

T_7_20_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_38
T_4_21_sp4_h_l_8
T_4_21_lc_trk_g1_5
T_4_21_wire_logic_cluster/lc_1/in_1

T_7_20_wire_logic_cluster/lc_7/out
T_7_21_lc_trk_g1_7
T_7_21_wire_logic_cluster/lc_1/in_1

T_7_20_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_38
T_4_17_sp4_h_l_3
T_4_17_lc_trk_g0_6
T_4_17_wire_logic_cluster/lc_4/in_0

T_7_20_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_38
T_4_17_sp4_h_l_3
T_4_17_lc_trk_g0_6
T_4_17_wire_logic_cluster/lc_0/in_0

T_7_20_wire_logic_cluster/lc_7/out
T_7_15_sp12_v_t_22
T_7_17_lc_trk_g2_5
T_7_17_wire_logic_cluster/lc_1/in_0

T_7_20_wire_logic_cluster/lc_7/out
T_8_17_sp4_v_t_39
T_5_17_sp4_h_l_8
T_4_17_lc_trk_g1_0
T_4_17_input_2_1
T_4_17_wire_logic_cluster/lc_1/in_2

T_7_20_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_38
T_4_17_sp4_h_l_3
T_4_17_lc_trk_g0_6
T_4_17_wire_logic_cluster/lc_7/in_3

T_7_20_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_38
T_4_17_sp4_h_l_3
T_4_17_lc_trk_g0_6
T_4_17_wire_logic_cluster/lc_5/in_3

T_7_20_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_38
T_4_17_sp4_h_l_3
T_4_17_lc_trk_g0_6
T_4_17_wire_logic_cluster/lc_3/in_3

T_7_20_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_38
T_7_18_lc_trk_g2_6
T_7_18_wire_logic_cluster/lc_4/in_0

T_7_20_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_38
T_7_18_lc_trk_g2_6
T_7_18_wire_logic_cluster/lc_2/in_0

T_7_20_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_38
T_7_18_lc_trk_g2_6
T_7_18_wire_logic_cluster/lc_0/in_0

T_7_20_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_38
T_7_18_lc_trk_g2_6
T_7_18_wire_logic_cluster/lc_6/in_0

T_7_20_wire_logic_cluster/lc_7/out
T_7_15_sp12_v_t_22
T_7_17_lc_trk_g2_5
T_7_17_wire_logic_cluster/lc_0/in_3

T_7_20_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_38
T_7_18_lc_trk_g2_6
T_7_18_wire_logic_cluster/lc_7/in_3

T_7_20_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_38
T_7_18_lc_trk_g2_6
T_7_18_wire_logic_cluster/lc_1/in_3

T_7_20_wire_logic_cluster/lc_7/out
T_7_15_sp12_v_t_22
T_7_14_sp4_v_t_46
T_7_18_lc_trk_g0_3
T_7_18_input_2_5
T_7_18_wire_logic_cluster/lc_5/in_2

T_7_20_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_38
T_7_18_lc_trk_g2_6
T_7_18_wire_logic_cluster/lc_3/in_3

T_7_20_wire_logic_cluster/lc_7/out
T_7_19_lc_trk_g0_7
T_7_19_wire_logic_cluster/lc_7/in_0

T_7_20_wire_logic_cluster/lc_7/out
T_7_20_lc_trk_g2_7
T_7_20_wire_logic_cluster/lc_7/in_0

T_7_20_wire_logic_cluster/lc_7/out
T_8_20_lc_trk_g1_7
T_8_20_wire_logic_cluster/lc_2/in_0

T_7_20_wire_logic_cluster/lc_7/out
T_7_19_lc_trk_g0_7
T_7_19_wire_logic_cluster/lc_6/in_1

T_7_20_wire_logic_cluster/lc_7/out
T_7_19_lc_trk_g0_7
T_7_19_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_slave.stoper_tr.target_timeZ0Z_19
T_5_20_wire_logic_cluster/lc_2/out
T_5_19_lc_trk_g1_2
T_5_19_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_slave.stoper_hc.target_timeZ0Z_19
T_4_27_wire_logic_cluster/lc_2/out
T_3_27_lc_trk_g3_2
T_3_27_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_19
T_2_21_wire_logic_cluster/lc_7/out
T_3_21_lc_trk_g0_7
T_3_21_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_19
T_4_16_wire_logic_cluster/lc_4/out
T_3_17_lc_trk_g1_4
T_3_17_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_hc.stoper_stateZ0Z_0
T_3_18_wire_logic_cluster/lc_1/out
T_2_17_lc_trk_g2_1
T_2_17_wire_logic_cluster/lc_6/in_3

T_3_18_wire_logic_cluster/lc_1/out
T_3_17_lc_trk_g1_1
T_3_17_wire_logic_cluster/lc_5/in_3

T_3_18_wire_logic_cluster/lc_1/out
T_3_17_lc_trk_g1_1
T_3_17_wire_logic_cluster/lc_7/in_3

T_3_18_wire_logic_cluster/lc_1/out
T_3_16_sp4_v_t_47
T_3_12_sp4_v_t_47
T_2_14_lc_trk_g2_2
T_2_14_wire_logic_cluster/lc_4/in_0

T_3_18_wire_logic_cluster/lc_1/out
T_3_16_sp4_v_t_47
T_3_12_sp4_v_t_47
T_2_14_lc_trk_g2_2
T_2_14_wire_logic_cluster/lc_6/in_0

T_3_18_wire_logic_cluster/lc_1/out
T_3_16_sp4_v_t_47
T_3_12_sp4_v_t_47
T_2_14_lc_trk_g2_2
T_2_14_wire_logic_cluster/lc_0/in_0

T_3_18_wire_logic_cluster/lc_1/out
T_3_16_sp4_v_t_47
T_3_12_sp4_v_t_47
T_2_15_lc_trk_g3_7
T_2_15_wire_logic_cluster/lc_2/in_0

T_3_18_wire_logic_cluster/lc_1/out
T_3_16_sp4_v_t_47
T_3_12_sp4_v_t_47
T_2_15_lc_trk_g3_7
T_2_15_wire_logic_cluster/lc_0/in_0

T_3_18_wire_logic_cluster/lc_1/out
T_3_16_sp4_v_t_47
T_3_12_sp4_v_t_47
T_2_15_lc_trk_g3_7
T_2_15_wire_logic_cluster/lc_6/in_0

T_3_18_wire_logic_cluster/lc_1/out
T_3_16_sp4_v_t_47
T_3_12_sp4_v_t_47
T_2_15_lc_trk_g3_7
T_2_15_wire_logic_cluster/lc_4/in_0

T_3_18_wire_logic_cluster/lc_1/out
T_3_16_sp4_v_t_47
T_3_12_sp4_v_t_47
T_2_14_lc_trk_g2_2
T_2_14_wire_logic_cluster/lc_5/in_1

T_3_18_wire_logic_cluster/lc_1/out
T_3_16_sp4_v_t_47
T_3_12_sp4_v_t_47
T_2_14_lc_trk_g2_2
T_2_14_wire_logic_cluster/lc_3/in_1

T_3_18_wire_logic_cluster/lc_1/out
T_3_16_sp4_v_t_47
T_3_12_sp4_v_t_47
T_2_14_lc_trk_g2_2
T_2_14_wire_logic_cluster/lc_7/in_1

T_3_18_wire_logic_cluster/lc_1/out
T_3_16_sp4_v_t_47
T_3_12_sp4_v_t_47
T_2_14_lc_trk_g2_2
T_2_14_wire_logic_cluster/lc_1/in_1

T_3_18_wire_logic_cluster/lc_1/out
T_3_16_sp4_v_t_47
T_3_12_sp4_v_t_47
T_2_15_lc_trk_g3_7
T_2_15_wire_logic_cluster/lc_1/in_3

T_3_18_wire_logic_cluster/lc_1/out
T_3_16_sp4_v_t_47
T_3_12_sp4_v_t_47
T_2_15_lc_trk_g3_7
T_2_15_wire_logic_cluster/lc_3/in_3

T_3_18_wire_logic_cluster/lc_1/out
T_3_16_sp4_v_t_47
T_3_12_sp4_v_t_47
T_2_15_lc_trk_g3_7
T_2_15_wire_logic_cluster/lc_5/in_3

T_3_18_wire_logic_cluster/lc_1/out
T_3_16_sp4_v_t_47
T_3_12_sp4_v_t_47
T_2_15_lc_trk_g3_7
T_2_15_wire_logic_cluster/lc_7/in_3

T_3_18_wire_logic_cluster/lc_1/out
T_3_15_sp4_v_t_42
T_2_16_lc_trk_g3_2
T_2_16_wire_logic_cluster/lc_7/in_0

T_3_18_wire_logic_cluster/lc_1/out
T_3_15_sp4_v_t_42
T_2_16_lc_trk_g3_2
T_2_16_wire_logic_cluster/lc_5/in_0

T_3_18_wire_logic_cluster/lc_1/out
T_3_15_sp4_v_t_42
T_2_16_lc_trk_g3_2
T_2_16_wire_logic_cluster/lc_3/in_0

T_3_18_wire_logic_cluster/lc_1/out
T_3_15_sp4_v_t_42
T_2_16_lc_trk_g3_2
T_2_16_input_2_1
T_2_16_wire_logic_cluster/lc_1/in_2

T_3_18_wire_logic_cluster/lc_1/out
T_3_18_lc_trk_g3_1
T_3_18_wire_logic_cluster/lc_1/in_1

T_3_18_wire_logic_cluster/lc_1/out
T_3_18_lc_trk_g3_1
T_3_18_input_2_0
T_3_18_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst1.stoper_hc.time_passed11
T_2_17_wire_logic_cluster/lc_6/out
T_3_17_lc_trk_g1_6
T_3_17_wire_logic_cluster/lc_4/in_3

T_2_17_wire_logic_cluster/lc_6/out
T_2_17_lc_trk_g3_6
T_2_17_wire_logic_cluster/lc_2/in_3

T_2_17_wire_logic_cluster/lc_6/out
T_2_17_sp4_h_l_1
T_4_17_lc_trk_g3_4
T_4_17_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst1.stoper_hc.stoper_stateZ0Z_1
T_3_18_wire_logic_cluster/lc_0/out
T_2_17_lc_trk_g3_0
T_2_17_wire_logic_cluster/lc_6/in_1

T_3_18_wire_logic_cluster/lc_0/out
T_3_17_lc_trk_g1_0
T_3_17_wire_logic_cluster/lc_5/in_0

T_3_18_wire_logic_cluster/lc_0/out
T_3_17_lc_trk_g1_0
T_3_17_wire_logic_cluster/lc_7/in_0

T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_37
T_0_14_sp4_h_l_0
T_2_14_lc_trk_g2_5
T_2_14_wire_logic_cluster/lc_5/in_0

T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_37
T_0_14_sp4_h_l_0
T_2_14_lc_trk_g2_5
T_2_14_wire_logic_cluster/lc_3/in_0

T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_37
T_0_14_sp4_h_l_0
T_2_14_lc_trk_g2_5
T_2_14_wire_logic_cluster/lc_7/in_0

T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_37
T_0_14_sp4_h_l_0
T_2_14_lc_trk_g2_5
T_2_14_wire_logic_cluster/lc_1/in_0

T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_37
T_0_14_sp4_h_l_0
T_2_14_lc_trk_g3_5
T_2_14_input_2_4
T_2_14_wire_logic_cluster/lc_4/in_2

T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_37
T_0_14_sp4_h_l_0
T_2_14_lc_trk_g3_5
T_2_14_input_2_6
T_2_14_wire_logic_cluster/lc_6/in_2

T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_37
T_0_14_sp4_h_l_0
T_2_14_lc_trk_g3_5
T_2_14_input_2_0
T_2_14_wire_logic_cluster/lc_0/in_2

T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_37
T_2_15_lc_trk_g2_5
T_2_15_wire_logic_cluster/lc_1/in_0

T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_37
T_2_15_lc_trk_g2_5
T_2_15_wire_logic_cluster/lc_3/in_0

T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_37
T_2_15_lc_trk_g2_5
T_2_15_wire_logic_cluster/lc_5/in_0

T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_37
T_2_15_lc_trk_g2_5
T_2_15_wire_logic_cluster/lc_7/in_0

T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_37
T_2_16_lc_trk_g0_0
T_2_16_wire_logic_cluster/lc_7/in_1

T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_37
T_2_16_lc_trk_g0_0
T_2_16_wire_logic_cluster/lc_5/in_1

T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_37
T_2_16_lc_trk_g0_0
T_2_16_wire_logic_cluster/lc_3/in_1

T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_37
T_2_16_lc_trk_g0_0
T_2_16_wire_logic_cluster/lc_1/in_1

T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_37
T_2_15_lc_trk_g2_5
T_2_15_wire_logic_cluster/lc_2/in_1

T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_37
T_2_15_lc_trk_g2_5
T_2_15_wire_logic_cluster/lc_0/in_1

T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_37
T_2_15_lc_trk_g2_5
T_2_15_wire_logic_cluster/lc_6/in_1

T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp4_v_t_37
T_2_15_lc_trk_g2_5
T_2_15_wire_logic_cluster/lc_4/in_1

T_3_18_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g3_0
T_3_18_wire_logic_cluster/lc_1/in_0

T_3_18_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g3_0
T_3_18_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_slave.stoper_hc.stoper_stateZ0Z_0
T_2_28_wire_logic_cluster/lc_1/out
T_2_27_lc_trk_g0_1
T_2_27_wire_logic_cluster/lc_2/in_1

T_2_28_wire_logic_cluster/lc_1/out
T_3_27_lc_trk_g3_1
T_3_27_wire_logic_cluster/lc_6/in_0

T_2_28_wire_logic_cluster/lc_1/out
T_3_28_lc_trk_g0_1
T_3_28_wire_logic_cluster/lc_6/in_1

T_2_28_wire_logic_cluster/lc_1/out
T_3_26_sp4_v_t_46
T_3_22_sp4_v_t_42
T_3_23_lc_trk_g3_2
T_3_23_wire_logic_cluster/lc_1/in_0

T_2_28_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_39
T_3_24_sp4_h_l_7
T_3_24_lc_trk_g0_2
T_3_24_wire_logic_cluster/lc_2/in_0

T_2_28_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_39
T_3_24_sp4_h_l_7
T_3_24_lc_trk_g0_2
T_3_24_wire_logic_cluster/lc_6/in_0

T_2_28_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_39
T_3_24_sp4_h_l_7
T_3_24_lc_trk_g0_2
T_3_24_wire_logic_cluster/lc_0/in_0

T_2_28_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_39
T_3_24_sp4_h_l_7
T_3_24_lc_trk_g0_2
T_3_24_wire_logic_cluster/lc_4/in_0

T_2_28_wire_logic_cluster/lc_1/out
T_3_26_sp4_v_t_46
T_3_22_sp4_v_t_42
T_3_23_lc_trk_g3_2
T_3_23_wire_logic_cluster/lc_2/in_1

T_2_28_wire_logic_cluster/lc_1/out
T_3_26_sp4_v_t_46
T_3_22_sp4_v_t_42
T_3_23_lc_trk_g3_2
T_3_23_wire_logic_cluster/lc_0/in_1

T_2_28_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_39
T_3_24_sp4_h_l_7
T_3_24_lc_trk_g0_2
T_3_24_wire_logic_cluster/lc_3/in_1

T_2_28_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_39
T_3_24_sp4_h_l_7
T_3_24_lc_trk_g0_2
T_3_24_wire_logic_cluster/lc_7/in_1

T_2_28_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_39
T_3_24_sp4_h_l_7
T_3_24_lc_trk_g0_2
T_3_24_wire_logic_cluster/lc_5/in_1

T_2_28_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_39
T_3_24_sp4_h_l_7
T_3_24_lc_trk_g0_2
T_3_24_wire_logic_cluster/lc_1/in_1

T_2_28_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_39
T_2_26_lc_trk_g3_2
T_2_26_wire_logic_cluster/lc_7/in_0

T_2_28_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_39
T_2_26_lc_trk_g3_2
T_2_26_wire_logic_cluster/lc_1/in_0

T_2_28_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_39
T_2_26_lc_trk_g3_2
T_2_26_wire_logic_cluster/lc_5/in_0

T_2_28_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_39
T_2_26_lc_trk_g3_2
T_2_26_wire_logic_cluster/lc_4/in_1

T_2_28_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_39
T_2_26_lc_trk_g3_2
T_2_26_wire_logic_cluster/lc_0/in_1

T_2_28_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_39
T_2_26_lc_trk_g3_2
T_2_26_wire_logic_cluster/lc_2/in_1

T_2_28_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_39
T_2_26_lc_trk_g3_2
T_2_26_input_2_3
T_2_26_wire_logic_cluster/lc_3/in_2

T_2_28_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_39
T_2_26_lc_trk_g3_2
T_2_26_wire_logic_cluster/lc_6/in_3

T_2_28_wire_logic_cluster/lc_1/out
T_2_28_lc_trk_g3_1
T_2_28_wire_logic_cluster/lc_1/in_1

T_2_28_wire_logic_cluster/lc_1/out
T_2_28_lc_trk_g3_1
T_2_28_input_2_6
T_2_28_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_slave.stoper_hc.stoper_stateZ0Z_1
T_2_28_wire_logic_cluster/lc_6/out
T_2_27_lc_trk_g1_6
T_2_27_wire_logic_cluster/lc_2/in_3

T_2_28_wire_logic_cluster/lc_6/out
T_3_27_lc_trk_g3_6
T_3_27_wire_logic_cluster/lc_6/in_3

T_2_28_wire_logic_cluster/lc_6/out
T_3_28_lc_trk_g1_6
T_3_28_wire_logic_cluster/lc_6/in_3

T_2_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_40
T_3_23_lc_trk_g2_0
T_3_23_wire_logic_cluster/lc_2/in_0

T_2_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_40
T_3_23_lc_trk_g2_0
T_3_23_wire_logic_cluster/lc_0/in_0

T_2_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_45
T_3_24_lc_trk_g3_0
T_3_24_wire_logic_cluster/lc_3/in_0

T_2_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_45
T_3_24_lc_trk_g3_0
T_3_24_wire_logic_cluster/lc_7/in_0

T_2_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_45
T_3_24_lc_trk_g3_0
T_3_24_wire_logic_cluster/lc_5/in_0

T_2_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_45
T_3_24_lc_trk_g3_0
T_3_24_wire_logic_cluster/lc_1/in_0

T_2_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_45
T_2_26_lc_trk_g2_0
T_2_26_wire_logic_cluster/lc_4/in_0

T_2_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_45
T_2_26_lc_trk_g2_0
T_2_26_wire_logic_cluster/lc_0/in_0

T_2_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_45
T_2_26_lc_trk_g2_0
T_2_26_wire_logic_cluster/lc_6/in_0

T_2_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_45
T_2_26_lc_trk_g2_0
T_2_26_wire_logic_cluster/lc_2/in_0

T_2_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_45
T_2_26_lc_trk_g2_0
T_2_26_wire_logic_cluster/lc_7/in_1

T_2_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_45
T_2_26_lc_trk_g2_0
T_2_26_wire_logic_cluster/lc_1/in_1

T_2_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_45
T_2_26_lc_trk_g2_0
T_2_26_wire_logic_cluster/lc_5/in_1

T_2_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_45
T_3_24_lc_trk_g3_0
T_3_24_wire_logic_cluster/lc_2/in_3

T_2_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_45
T_3_24_lc_trk_g3_0
T_3_24_wire_logic_cluster/lc_6/in_3

T_2_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_45
T_3_24_lc_trk_g3_0
T_3_24_wire_logic_cluster/lc_0/in_3

T_2_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_45
T_3_24_lc_trk_g3_0
T_3_24_wire_logic_cluster/lc_4/in_3

T_2_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_40
T_3_23_lc_trk_g2_0
T_3_23_wire_logic_cluster/lc_1/in_3

T_2_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_45
T_2_26_lc_trk_g2_0
T_2_26_wire_logic_cluster/lc_3/in_3

T_2_28_wire_logic_cluster/lc_6/out
T_2_28_lc_trk_g1_6
T_2_28_wire_logic_cluster/lc_1/in_0

T_2_28_wire_logic_cluster/lc_6/out
T_2_28_lc_trk_g1_6
T_2_28_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_slave.stoper_hc.time_passed11
T_2_27_wire_logic_cluster/lc_2/out
T_3_27_lc_trk_g1_2
T_3_27_wire_logic_cluster/lc_4/in_3

T_2_27_wire_logic_cluster/lc_2/out
T_2_27_lc_trk_g3_2
T_2_27_wire_logic_cluster/lc_4/in_1

T_2_27_wire_logic_cluster/lc_2/out
T_2_24_sp4_v_t_44
T_3_28_sp4_h_l_9
T_4_28_lc_trk_g3_1
T_4_28_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_slave.stoper_tr.un1_accumulated_time_1_axb_0
T_5_19_wire_logic_cluster/lc_5/out
T_5_15_sp4_v_t_47
T_4_17_lc_trk_g2_2
T_4_17_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_1_axb_0
T_2_17_wire_logic_cluster/lc_2/out
T_2_16_lc_trk_g1_2
T_2_16_wire_logic_cluster/lc_1/in_0

End 

Net : phase_controller_slave.stoper_hc.un1_accumulated_time_1_axb_0
T_2_27_wire_logic_cluster/lc_4/out
T_2_26_lc_trk_g1_4
T_2_26_wire_logic_cluster/lc_3/in_0

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_1_axb_0
T_3_21_wire_logic_cluster/lc_7/out
T_2_20_lc_trk_g2_7
T_2_20_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_slave.stoper_hc.time_passed11_cascade_
T_2_27_wire_logic_cluster/lc_2/ltout
T_2_27_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst1.stoper_hc.time_passed11_cascade_
T_2_17_wire_logic_cluster/lc_6/ltout
T_2_17_wire_logic_cluster/lc_7/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_27
T_10_24_wire_logic_cluster/lc_0/out
T_11_23_lc_trk_g3_0
T_11_23_wire_logic_cluster/lc_3/in_0

End 

Net : delay_measurement_inst.N_276
T_11_23_wire_logic_cluster/lc_2/out
T_9_23_sp4_h_l_1
T_8_23_lc_trk_g1_1
T_8_23_wire_logic_cluster/lc_7/in_3

T_11_23_wire_logic_cluster/lc_2/out
T_9_23_sp4_h_l_1
T_8_23_lc_trk_g1_1
T_8_23_wire_logic_cluster/lc_6/in_0

T_11_23_wire_logic_cluster/lc_2/out
T_9_23_sp4_h_l_1
T_8_23_lc_trk_g1_1
T_8_23_wire_logic_cluster/lc_4/in_0

T_11_23_wire_logic_cluster/lc_2/out
T_9_23_sp4_h_l_1
T_8_23_lc_trk_g1_1
T_8_23_wire_logic_cluster/lc_2/in_0

T_11_23_wire_logic_cluster/lc_2/out
T_6_23_sp12_h_l_0
T_7_23_lc_trk_g0_4
T_7_23_wire_logic_cluster/lc_4/in_0

T_11_23_wire_logic_cluster/lc_2/out
T_6_23_sp12_h_l_0
T_7_23_lc_trk_g0_4
T_7_23_wire_logic_cluster/lc_2/in_0

T_11_23_wire_logic_cluster/lc_2/out
T_6_23_sp12_h_l_0
T_7_23_lc_trk_g0_4
T_7_23_wire_logic_cluster/lc_5/in_3

T_11_23_wire_logic_cluster/lc_2/out
T_6_23_sp12_h_l_0
T_7_23_lc_trk_g0_4
T_7_23_wire_logic_cluster/lc_7/in_3

T_11_23_wire_logic_cluster/lc_2/out
T_6_23_sp12_h_l_0
T_7_23_lc_trk_g0_4
T_7_23_wire_logic_cluster/lc_1/in_3

End 

Net : delay_measurement_inst.N_247
T_8_23_wire_logic_cluster/lc_7/out
T_8_23_lc_trk_g2_7
T_8_23_wire_logic_cluster/lc_0/in_3

T_8_23_wire_logic_cluster/lc_7/out
T_7_22_lc_trk_g3_7
T_7_22_wire_logic_cluster/lc_0/in_0

T_8_23_wire_logic_cluster/lc_7/out
T_7_22_lc_trk_g3_7
T_7_22_wire_logic_cluster/lc_6/in_0

T_8_23_wire_logic_cluster/lc_7/out
T_7_22_lc_trk_g3_7
T_7_22_wire_logic_cluster/lc_4/in_0

T_8_23_wire_logic_cluster/lc_7/out
T_7_23_lc_trk_g3_7
T_7_23_wire_logic_cluster/lc_3/in_3

T_8_23_wire_logic_cluster/lc_7/out
T_7_22_lc_trk_g3_7
T_7_22_wire_logic_cluster/lc_1/in_3

T_8_23_wire_logic_cluster/lc_7/out
T_7_22_lc_trk_g3_7
T_7_22_wire_logic_cluster/lc_5/in_3

End 

Net : delay_measurement_inst.un3_elapsed_time_hc_0_i_cascade_
T_8_23_wire_logic_cluster/lc_0/ltout
T_8_23_wire_logic_cluster/lc_1/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.delay_hc_reg_3_i_o2_6_19
T_11_23_wire_logic_cluster/lc_3/out
T_11_23_lc_trk_g0_3
T_11_23_wire_logic_cluster/lc_2/in_1

End 

Net : delay_measurement_inst.un3_elapsed_time_hc_0_i_0
T_8_23_wire_logic_cluster/lc_1/out
T_8_23_sp4_h_l_7
T_7_19_sp4_v_t_42
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_4/cen

T_8_23_wire_logic_cluster/lc_1/out
T_8_23_sp4_h_l_7
T_7_19_sp4_v_t_42
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_4/cen

T_8_23_wire_logic_cluster/lc_1/out
T_8_23_sp4_h_l_7
T_7_19_sp4_v_t_42
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_4/cen

T_8_23_wire_logic_cluster/lc_1/out
T_8_23_sp4_h_l_7
T_7_19_sp4_v_t_42
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_4/cen

T_8_23_wire_logic_cluster/lc_1/out
T_8_23_sp4_h_l_7
T_7_19_sp4_v_t_42
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_4/cen

T_8_23_wire_logic_cluster/lc_1/out
T_8_23_sp4_h_l_7
T_7_19_sp4_v_t_42
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_4/cen

T_8_23_wire_logic_cluster/lc_1/out
T_8_23_sp4_h_l_7
T_7_19_sp4_v_t_42
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_4/cen

T_8_23_wire_logic_cluster/lc_1/out
T_8_23_sp4_h_l_7
T_7_19_sp4_v_t_42
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_4/cen

T_8_23_wire_logic_cluster/lc_1/out
T_9_20_sp4_v_t_43
T_6_24_sp4_h_l_6
T_8_24_lc_trk_g3_3
T_8_24_wire_logic_cluster/lc_0/cen

T_8_23_wire_logic_cluster/lc_1/out
T_8_21_sp4_v_t_47
T_7_23_lc_trk_g2_2
T_7_23_wire_logic_cluster/lc_0/cen

T_8_23_wire_logic_cluster/lc_1/out
T_8_21_sp4_v_t_47
T_7_23_lc_trk_g2_2
T_7_23_wire_logic_cluster/lc_0/cen

T_8_23_wire_logic_cluster/lc_1/out
T_8_21_sp4_v_t_47
T_7_23_lc_trk_g2_2
T_7_23_wire_logic_cluster/lc_0/cen

T_8_23_wire_logic_cluster/lc_1/out
T_8_21_sp4_v_t_47
T_7_23_lc_trk_g2_2
T_7_23_wire_logic_cluster/lc_0/cen

T_8_23_wire_logic_cluster/lc_1/out
T_8_21_sp4_v_t_47
T_7_23_lc_trk_g2_2
T_7_23_wire_logic_cluster/lc_0/cen

T_8_23_wire_logic_cluster/lc_1/out
T_8_21_sp4_v_t_47
T_7_23_lc_trk_g2_2
T_7_23_wire_logic_cluster/lc_0/cen

T_8_23_wire_logic_cluster/lc_1/out
T_8_21_sp4_v_t_47
T_7_23_lc_trk_g2_2
T_7_23_wire_logic_cluster/lc_0/cen

T_8_23_wire_logic_cluster/lc_1/out
T_8_21_sp4_v_t_47
T_7_23_lc_trk_g2_2
T_7_23_wire_logic_cluster/lc_0/cen

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_26
T_10_23_wire_logic_cluster/lc_7/out
T_11_23_lc_trk_g1_7
T_11_23_wire_logic_cluster/lc_3/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_28
T_10_24_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g2_1
T_11_23_input_2_3
T_11_23_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst1.stoper_tr.time_passed11_cascade_
T_2_17_wire_logic_cluster/lc_3/ltout
T_2_17_wire_logic_cluster/lc_4/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.delay_hc_reg_3_i_o2_0_19
T_11_24_wire_logic_cluster/lc_0/out
T_11_23_lc_trk_g1_0
T_11_23_wire_logic_cluster/lc_2/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_29
T_10_24_wire_logic_cluster/lc_2/out
T_11_24_lc_trk_g1_2
T_11_24_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hcZ0Z_30
T_10_24_wire_logic_cluster/lc_3/out
T_11_24_lc_trk_g0_3
T_11_24_wire_logic_cluster/lc_0/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_25
T_10_23_wire_logic_cluster/lc_6/out
T_11_23_lc_trk_g0_6
T_11_23_wire_logic_cluster/lc_3/in_3

End 

Net : delay_measurement_inst.elapsed_time_tr_4
T_9_13_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g2_1
T_10_14_wire_logic_cluster/lc_6/in_3

T_9_13_wire_logic_cluster/lc_1/out
T_9_10_sp12_v_t_22
T_9_17_lc_trk_g3_2
T_9_17_wire_logic_cluster/lc_2/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.N_177_4
T_10_14_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g0_6
T_10_15_wire_logic_cluster/lc_3/in_3

T_10_14_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g0_6
T_10_15_wire_logic_cluster/lc_6/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.N_177
T_10_16_wire_logic_cluster/lc_7/out
T_10_17_lc_trk_g0_7
T_10_17_wire_logic_cluster/lc_2/in_3

End 

Net : delay_measurement_inst.un3_elapsed_time_tr_0_i_cascade_
T_10_17_wire_logic_cluster/lc_2/ltout
T_10_17_wire_logic_cluster/lc_3/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.un3_elapsed_time_tr_0_a4_7
T_10_15_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_7/in_3

End 

Net : delay_measurement_inst.un3_elapsed_time_tr_0_i_0
T_10_17_wire_logic_cluster/lc_3/out
T_10_16_sp12_v_t_22
T_10_19_lc_trk_g2_2
T_10_19_wire_logic_cluster/lc_1/cen

T_10_17_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_6/cen

T_10_17_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_6/cen

T_10_17_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_6/cen

T_10_17_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_6/cen

T_10_17_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_6/cen

T_10_17_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_6/cen

T_10_17_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_6/cen

T_10_17_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_6/cen

T_10_17_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g1_3
T_9_18_wire_logic_cluster/lc_4/cen

T_10_17_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g1_3
T_9_18_wire_logic_cluster/lc_4/cen

T_10_17_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g1_3
T_9_18_wire_logic_cluster/lc_4/cen

T_10_17_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g1_3
T_9_18_wire_logic_cluster/lc_4/cen

T_10_17_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g1_3
T_9_18_wire_logic_cluster/lc_4/cen

T_10_17_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g1_3
T_9_18_wire_logic_cluster/lc_4/cen

T_10_17_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g1_3
T_9_18_wire_logic_cluster/lc_4/cen

T_10_17_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g1_3
T_9_18_wire_logic_cluster/lc_4/cen

End 

Net : delay_measurement_inst.elapsed_time_tr_5
T_9_13_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g3_2
T_10_14_wire_logic_cluster/lc_6/in_1

T_9_13_wire_logic_cluster/lc_2/out
T_10_13_sp4_h_l_4
T_9_13_sp4_v_t_47
T_9_17_lc_trk_g1_2
T_9_17_input_2_3
T_9_17_wire_logic_cluster/lc_3/in_2

End 

Net : delay_measurement_inst.elapsed_time_hc_4
T_10_21_wire_logic_cluster/lc_1/out
T_6_21_sp12_h_l_1
T_7_21_lc_trk_g1_5
T_7_21_wire_logic_cluster/lc_3/in_3

T_10_21_wire_logic_cluster/lc_1/out
T_6_21_sp12_h_l_1
T_8_21_sp4_h_l_2
T_7_21_sp4_v_t_45
T_7_22_lc_trk_g2_5
T_7_22_input_2_5
T_7_22_wire_logic_cluster/lc_5/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.N_232_4
T_7_21_wire_logic_cluster/lc_3/out
T_8_22_lc_trk_g2_3
T_8_22_wire_logic_cluster/lc_6/in_3

T_7_21_wire_logic_cluster/lc_3/out
T_8_22_lc_trk_g2_3
T_8_22_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.un3_elapsed_time_hc_0_a4_7
T_8_22_wire_logic_cluster/lc_7/out
T_8_23_lc_trk_g0_7
T_8_23_wire_logic_cluster/lc_0/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.un3_elapsed_time_hc_0_a4_6_cascade_
T_8_22_wire_logic_cluster/lc_6/ltout
T_8_22_wire_logic_cluster/lc_7/in_2

End 

Net : delay_measurement_inst.un3_elapsed_time_hc_0_i
T_8_23_wire_logic_cluster/lc_0/out
T_7_24_lc_trk_g1_0
T_7_24_wire_logic_cluster/lc_0/in_3

T_8_23_wire_logic_cluster/lc_0/out
T_7_24_lc_trk_g1_0
T_7_24_wire_logic_cluster/lc_2/in_3

End 

Net : delay_measurement_inst.elapsed_time_tr_1
T_10_13_wire_logic_cluster/lc_0/out
T_10_9_sp12_v_t_23
T_10_15_lc_trk_g2_4
T_10_15_input_2_0
T_10_15_wire_logic_cluster/lc_0/in_2

T_10_13_wire_logic_cluster/lc_0/out
T_10_13_sp4_h_l_5
T_9_13_sp4_v_t_40
T_9_17_lc_trk_g0_5
T_9_17_input_2_5
T_9_17_wire_logic_cluster/lc_5/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.un3_elapsed_time_tr_0_a4_0_4
T_10_15_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g1_0
T_10_15_wire_logic_cluster/lc_6/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.un3_elapsed_time_tr_0_a4_0_7
T_10_15_wire_logic_cluster/lc_6/out
T_11_13_sp4_v_t_40
T_10_17_lc_trk_g1_5
T_10_17_wire_logic_cluster/lc_2/in_0

End 

Net : measured_delay_tr_15
T_9_17_wire_logic_cluster/lc_0/out
T_9_13_sp12_v_t_23
T_9_19_lc_trk_g3_4
T_9_19_input_2_7
T_9_19_wire_logic_cluster/lc_7/in_2

T_9_17_wire_logic_cluster/lc_0/out
T_9_13_sp12_v_t_23
T_9_17_sp4_v_t_41
T_8_19_lc_trk_g0_4
T_8_19_wire_logic_cluster/lc_5/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_9_13_sp12_v_t_23
T_9_17_sp4_v_t_41
T_6_17_sp4_h_l_4
T_5_17_sp4_v_t_47
T_5_19_lc_trk_g3_2
T_5_19_wire_logic_cluster/lc_6/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_9_13_sp12_v_t_23
T_9_17_sp4_v_t_41
T_8_19_lc_trk_g0_4
T_8_19_wire_logic_cluster/lc_7/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_9_13_sp12_v_t_23
T_9_17_sp4_v_t_41
T_6_17_sp4_h_l_4
T_5_17_sp4_v_t_47
T_5_20_lc_trk_g1_7
T_5_20_wire_logic_cluster/lc_4/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_13_sp12_v_t_23
T_9_17_sp4_v_t_41
T_6_21_sp4_h_l_9
T_5_17_sp4_v_t_39
T_4_20_lc_trk_g2_7
T_4_20_wire_logic_cluster/lc_5/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_13_sp12_v_t_23
T_9_17_sp4_v_t_41
T_6_17_sp4_h_l_4
T_5_17_sp4_v_t_47
T_5_20_lc_trk_g1_7
T_5_20_wire_logic_cluster/lc_3/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_9_13_sp12_v_t_23
T_9_17_sp4_v_t_41
T_6_21_sp4_h_l_9
T_5_17_sp4_v_t_39
T_4_20_lc_trk_g2_7
T_4_20_wire_logic_cluster/lc_6/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_9_13_sp12_v_t_23
T_9_17_sp4_v_t_41
T_6_17_sp4_h_l_4
T_5_17_sp4_v_t_47
T_4_18_lc_trk_g3_7
T_4_18_wire_logic_cluster/lc_1/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_9_13_sp12_v_t_23
T_9_17_sp4_v_t_41
T_6_21_sp4_h_l_9
T_5_17_sp4_v_t_39
T_4_20_lc_trk_g2_7
T_4_20_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_inst1.stoper_tr.N_55
T_8_19_wire_logic_cluster/lc_3/out
T_2_19_sp12_h_l_1
T_4_19_lc_trk_g1_6
T_4_19_wire_logic_cluster/lc_5/in_0

T_8_19_wire_logic_cluster/lc_3/out
T_8_18_sp4_v_t_38
T_5_18_sp4_h_l_9
T_4_18_lc_trk_g0_1
T_4_18_wire_logic_cluster/lc_4/in_1

T_8_19_wire_logic_cluster/lc_3/out
T_8_16_sp4_v_t_46
T_5_16_sp4_h_l_11
T_5_16_lc_trk_g0_6
T_5_16_wire_logic_cluster/lc_7/in_3

T_8_19_wire_logic_cluster/lc_3/out
T_2_19_sp12_h_l_1
T_4_19_lc_trk_g1_6
T_4_19_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_inst1.stoper_tr.target_time_6_f0_0_a2_4Z0Z_3
T_9_19_wire_logic_cluster/lc_7/out
T_9_19_lc_trk_g3_7
T_9_19_wire_logic_cluster/lc_6/in_0

End 

Net : phase_controller_inst1.stoper_tr.N_97
T_9_19_wire_logic_cluster/lc_6/out
T_8_19_lc_trk_g2_6
T_8_19_wire_logic_cluster/lc_3/in_3

T_9_19_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_44
T_6_18_sp4_h_l_3
T_2_18_sp4_h_l_3
T_4_18_lc_trk_g3_6
T_4_18_wire_logic_cluster/lc_0/in_3

T_9_19_wire_logic_cluster/lc_6/out
T_0_19_sp12_h_l_0
T_4_19_lc_trk_g1_3
T_4_19_wire_logic_cluster/lc_1/in_3

End 

Net : delay_measurement_inst.N_207
T_8_23_wire_logic_cluster/lc_5/out
T_8_22_lc_trk_g0_5
T_8_22_wire_logic_cluster/lc_0/in_1

T_8_23_wire_logic_cluster/lc_5/out
T_8_23_lc_trk_g0_5
T_8_23_wire_logic_cluster/lc_4/in_3

T_8_23_wire_logic_cluster/lc_5/out
T_7_23_lc_trk_g2_5
T_7_23_wire_logic_cluster/lc_1/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.un3_elapsed_time_hc_0_a4_0_7
T_8_22_wire_logic_cluster/lc_0/out
T_8_23_lc_trk_g0_0
T_8_23_wire_logic_cluster/lc_0/in_0

End 

Net : delay_measurement_inst.elapsed_time_hc_16
T_10_22_wire_logic_cluster/lc_5/out
T_9_22_sp4_h_l_2
T_8_22_sp4_v_t_45
T_8_23_lc_trk_g2_5
T_8_23_wire_logic_cluster/lc_5/in_0

T_10_22_wire_logic_cluster/lc_5/out
T_9_22_sp4_h_l_2
T_8_18_sp4_v_t_42
T_8_22_lc_trk_g0_7
T_8_22_wire_logic_cluster/lc_6/in_1

T_10_22_wire_logic_cluster/lc_5/out
T_9_22_sp4_h_l_2
T_8_22_sp4_v_t_45
T_7_23_lc_trk_g3_5
T_7_23_wire_logic_cluster/lc_5/in_1

End 

Net : delay_measurement_inst.delay_hc_reg3lto6
T_10_21_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_46
T_7_22_sp4_h_l_4
T_8_22_lc_trk_g3_4
T_8_22_wire_logic_cluster/lc_4/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_46
T_7_22_sp4_h_l_4
T_8_22_lc_trk_g3_4
T_8_22_wire_logic_cluster/lc_2/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_8_21_sp4_h_l_3
T_7_21_lc_trk_g0_3
T_7_21_wire_logic_cluster/lc_0/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_8_21_sp4_h_l_3
T_7_21_sp4_v_t_38
T_7_23_lc_trk_g2_3
T_7_23_input_2_3
T_7_23_wire_logic_cluster/lc_3/in_2

End 

Net : delay_measurement_inst.delay_hc_reg3lto15
T_10_22_wire_logic_cluster/lc_4/out
T_11_22_sp4_h_l_8
T_7_22_sp4_h_l_8
T_8_22_lc_trk_g2_0
T_8_22_wire_logic_cluster/lc_4/in_0

T_10_22_wire_logic_cluster/lc_4/out
T_11_22_sp4_h_l_8
T_7_22_sp4_h_l_8
T_8_22_lc_trk_g2_0
T_8_22_wire_logic_cluster/lc_7/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_9_22_sp4_h_l_0
T_8_22_sp4_v_t_37
T_8_23_lc_trk_g3_5
T_8_23_wire_logic_cluster/lc_3/in_1

T_10_22_wire_logic_cluster/lc_4/out
T_9_22_sp4_h_l_0
T_5_22_sp4_h_l_0
T_8_22_sp4_v_t_40
T_8_23_lc_trk_g3_0
T_8_23_wire_logic_cluster/lc_6/in_1

T_10_22_wire_logic_cluster/lc_4/out
T_9_22_sp4_h_l_0
T_5_22_sp4_h_l_0
T_8_22_sp4_v_t_40
T_8_23_lc_trk_g3_0
T_8_23_wire_logic_cluster/lc_2/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_9_22_sp4_h_l_0
T_8_18_sp4_v_t_40
T_7_21_lc_trk_g3_0
T_7_21_wire_logic_cluster/lc_0/in_1

T_10_22_wire_logic_cluster/lc_4/out
T_9_22_sp4_h_l_0
T_8_18_sp4_v_t_40
T_8_22_sp4_v_t_36
T_7_23_lc_trk_g2_4
T_7_23_wire_logic_cluster/lc_1/in_1

T_10_22_wire_logic_cluster/lc_4/out
T_9_22_sp4_h_l_0
T_8_18_sp4_v_t_40
T_8_22_sp4_v_t_36
T_7_23_lc_trk_g2_4
T_7_23_wire_logic_cluster/lc_3/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.un3_elapsed_time_hc_0_a4_0_3
T_8_22_wire_logic_cluster/lc_4/out
T_8_22_lc_trk_g2_4
T_8_22_wire_logic_cluster/lc_0/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.un3_elapsed_time_hc_0_a4_2
T_8_22_wire_logic_cluster/lc_2/out
T_8_22_lc_trk_g3_2
T_8_22_wire_logic_cluster/lc_7/in_0

End 

Net : delay_measurement_inst.elapsed_time_hc_5
T_10_21_wire_logic_cluster/lc_2/out
T_8_21_sp4_h_l_1
T_7_21_lc_trk_g1_1
T_7_21_wire_logic_cluster/lc_3/in_1

T_10_21_wire_logic_cluster/lc_2/out
T_8_21_sp4_h_l_1
T_7_21_sp4_v_t_42
T_7_22_lc_trk_g3_2
T_7_22_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.elapsed_time_hc_19
T_10_23_wire_logic_cluster/lc_0/out
T_10_23_sp4_h_l_5
T_9_19_sp4_v_t_40
T_8_23_lc_trk_g1_5
T_8_23_wire_logic_cluster/lc_5/in_1

T_10_23_wire_logic_cluster/lc_0/out
T_10_23_sp4_h_l_5
T_9_19_sp4_v_t_40
T_8_22_lc_trk_g3_0
T_8_22_input_2_5
T_8_22_wire_logic_cluster/lc_5/in_2

T_10_23_wire_logic_cluster/lc_0/out
T_10_23_sp4_h_l_5
T_6_23_sp4_h_l_1
T_7_23_lc_trk_g2_1
T_7_23_wire_logic_cluster/lc_2/in_3

End 

Net : delay_measurement_inst.delay_hc_reg3lto14
T_10_22_wire_logic_cluster/lc_3/out
T_10_22_sp4_h_l_11
T_6_22_sp4_h_l_2
T_8_22_lc_trk_g2_7
T_8_22_wire_logic_cluster/lc_3/in_0

T_10_22_wire_logic_cluster/lc_3/out
T_10_22_sp4_h_l_11
T_6_22_sp4_h_l_2
T_8_22_lc_trk_g3_7
T_8_22_wire_logic_cluster/lc_7/in_1

T_10_22_wire_logic_cluster/lc_3/out
T_10_22_sp4_h_l_11
T_9_22_sp4_v_t_46
T_8_23_lc_trk_g3_6
T_8_23_input_2_3
T_8_23_wire_logic_cluster/lc_3/in_2

T_10_22_wire_logic_cluster/lc_3/out
T_10_22_sp4_h_l_11
T_9_22_sp4_v_t_46
T_8_23_lc_trk_g3_6
T_8_23_wire_logic_cluster/lc_6/in_3

T_10_22_wire_logic_cluster/lc_3/out
T_10_19_sp4_v_t_46
T_7_23_sp4_h_l_11
T_7_23_lc_trk_g1_6
T_7_23_wire_logic_cluster/lc_6/in_3

End 

Net : delay_measurement_inst.delay_hc_reg3lto9
T_10_21_wire_logic_cluster/lc_6/out
T_10_18_sp4_v_t_36
T_7_22_sp4_h_l_6
T_8_22_lc_trk_g3_6
T_8_22_wire_logic_cluster/lc_4/in_1

T_10_21_wire_logic_cluster/lc_6/out
T_10_18_sp4_v_t_36
T_7_22_sp4_h_l_6
T_8_22_lc_trk_g3_6
T_8_22_wire_logic_cluster/lc_2/in_1

T_10_21_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_41
T_7_23_sp4_h_l_9
T_8_23_lc_trk_g3_1
T_8_23_wire_logic_cluster/lc_3/in_3

T_10_21_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_41
T_7_23_sp4_h_l_9
T_8_23_lc_trk_g3_1
T_8_23_input_2_2
T_8_23_wire_logic_cluster/lc_2/in_2

T_10_21_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_41
T_7_23_sp4_h_l_4
T_7_23_lc_trk_g1_1
T_7_23_input_2_0
T_7_23_wire_logic_cluster/lc_0/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.un3_elapsed_time_hc_0_a4_0_4
T_8_22_wire_logic_cluster/lc_3/out
T_8_22_lc_trk_g1_3
T_8_22_input_2_0
T_8_22_wire_logic_cluster/lc_0/in_2

End 

Net : delay_measurement_inst.un3_elapsed_time_tr_0_i
T_10_17_wire_logic_cluster/lc_2/out
T_10_18_lc_trk_g1_2
T_10_18_wire_logic_cluster/lc_5/in_0

T_10_17_wire_logic_cluster/lc_2/out
T_10_18_lc_trk_g1_2
T_10_18_wire_logic_cluster/lc_0/in_1

End 

Net : delay_measurement_inst.elapsed_time_hc_17
T_10_22_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_36
T_7_23_sp4_h_l_1
T_8_23_lc_trk_g2_1
T_8_23_input_2_5
T_8_23_wire_logic_cluster/lc_5/in_2

T_10_22_wire_logic_cluster/lc_6/out
T_9_22_sp4_h_l_4
T_8_22_lc_trk_g0_4
T_8_22_wire_logic_cluster/lc_6/in_0

T_10_22_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_36
T_7_23_sp4_h_l_1
T_7_23_lc_trk_g1_4
T_7_23_wire_logic_cluster/lc_4/in_3

End 

Net : delay_measurement_inst.elapsed_time_hc_3
T_10_21_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_40
T_7_22_sp4_h_l_10
T_8_22_lc_trk_g2_2
T_8_22_wire_logic_cluster/lc_3/in_1

T_10_21_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_40
T_7_22_sp4_h_l_10
T_8_22_lc_trk_g2_2
T_8_22_wire_logic_cluster/lc_5/in_1

T_10_21_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_40
T_7_22_sp4_h_l_10
T_7_22_lc_trk_g1_7
T_7_22_input_2_4
T_7_22_wire_logic_cluster/lc_4/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.un3_elapsed_time_tr_0_a4_6
T_10_14_wire_logic_cluster/lc_2/out
T_10_13_sp4_v_t_36
T_10_16_lc_trk_g0_4
T_10_16_wire_logic_cluster/lc_7/in_1

End 

Net : delay_measurement_inst.elapsed_time_tr_18
T_9_14_wire_logic_cluster/lc_7/out
T_10_14_lc_trk_g0_7
T_10_14_wire_logic_cluster/lc_1/in_0

T_9_14_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g3_7
T_10_15_wire_logic_cluster/lc_7/in_3

T_9_14_wire_logic_cluster/lc_7/out
T_9_9_sp12_v_t_22
T_9_18_lc_trk_g2_6
T_9_18_wire_logic_cluster/lc_5/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.un3_elapsed_time_tr_0_a4_3_cascade_
T_10_14_wire_logic_cluster/lc_1/ltout
T_10_14_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.elapsed_time_tr_3
T_9_13_wire_logic_cluster/lc_0/out
T_10_14_lc_trk_g2_0
T_10_14_wire_logic_cluster/lc_1/in_1

T_9_13_wire_logic_cluster/lc_0/out
T_10_11_sp4_v_t_44
T_10_15_lc_trk_g0_1
T_10_15_wire_logic_cluster/lc_0/in_1

T_9_13_wire_logic_cluster/lc_0/out
T_10_11_sp4_v_t_44
T_10_15_sp4_v_t_37
T_9_17_lc_trk_g1_0
T_9_17_input_2_7
T_9_17_wire_logic_cluster/lc_7/in_2

End 

Net : measured_delay_tr_4
T_9_17_wire_logic_cluster/lc_2/out
T_9_16_sp4_v_t_36
T_9_19_lc_trk_g1_4
T_9_19_wire_logic_cluster/lc_7/in_0

T_9_17_wire_logic_cluster/lc_2/out
T_9_7_sp12_v_t_23
T_0_19_sp12_h_l_4
T_4_19_lc_trk_g0_7
T_4_19_wire_logic_cluster/lc_2/in_3

T_9_17_wire_logic_cluster/lc_2/out
T_9_16_sp4_v_t_36
T_6_16_sp4_h_l_7
T_5_16_lc_trk_g1_7
T_5_16_wire_logic_cluster/lc_5/in_1

End 

Net : delay_measurement_inst.elapsed_time_tr_19
T_9_15_wire_logic_cluster/lc_0/out
T_10_14_lc_trk_g3_0
T_10_14_input_2_1
T_10_14_wire_logic_cluster/lc_1/in_2

T_9_15_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g0_0
T_10_15_wire_logic_cluster/lc_7/in_1

T_9_15_wire_logic_cluster/lc_0/out
T_8_15_sp4_h_l_8
T_11_15_sp4_v_t_45
T_10_19_lc_trk_g2_0
T_10_19_wire_logic_cluster/lc_5/in_1

End 

Net : measured_delay_tr_18
T_9_18_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_42
T_9_19_lc_trk_g2_7
T_9_19_wire_logic_cluster/lc_1/in_0

T_9_18_wire_logic_cluster/lc_5/out
T_8_19_lc_trk_g0_5
T_8_19_wire_logic_cluster/lc_6/in_1

T_9_18_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_42
T_6_21_sp4_h_l_7
T_2_21_sp4_h_l_10
T_2_21_lc_trk_g1_7
T_2_21_wire_logic_cluster/lc_1/in_3

T_9_18_wire_logic_cluster/lc_5/out
T_9_16_sp4_v_t_39
T_6_20_sp4_h_l_2
T_5_20_lc_trk_g1_2
T_5_20_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst1.stoper_tr.target_time_6_f0_0_a2_3Z0Z_3
T_9_19_wire_logic_cluster/lc_1/out
T_9_19_lc_trk_g2_1
T_9_19_wire_logic_cluster/lc_6/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_23
T_10_23_wire_logic_cluster/lc_4/out
T_11_23_lc_trk_g1_4
T_11_23_wire_logic_cluster/lc_1/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.delay_hc_reg_3_i_o2_7_19_cascade_
T_11_23_wire_logic_cluster/lc_1/ltout
T_11_23_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.elapsed_time_hc_18
T_10_22_wire_logic_cluster/lc_7/out
T_9_22_sp4_h_l_6
T_8_22_sp4_v_t_43
T_8_23_lc_trk_g3_3
T_8_23_wire_logic_cluster/lc_5/in_3

T_10_22_wire_logic_cluster/lc_7/out
T_9_22_sp4_h_l_6
T_8_22_lc_trk_g1_6
T_8_22_wire_logic_cluster/lc_5/in_0

T_10_22_wire_logic_cluster/lc_7/out
T_9_22_sp4_h_l_6
T_8_22_sp4_v_t_43
T_7_23_lc_trk_g3_3
T_7_23_wire_logic_cluster/lc_7/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_22
T_10_23_wire_logic_cluster/lc_3/out
T_11_23_lc_trk_g1_3
T_11_23_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.elapsed_time_tr_12
T_9_14_wire_logic_cluster/lc_1/out
T_9_12_sp4_v_t_47
T_10_16_sp4_h_l_10
T_10_16_lc_trk_g0_7
T_10_16_wire_logic_cluster/lc_3/in_0

T_9_14_wire_logic_cluster/lc_1/out
T_9_11_sp12_v_t_22
T_9_18_lc_trk_g2_2
T_9_18_wire_logic_cluster/lc_1/in_3

End 

Net : delay_measurement_inst.elapsed_time_ns_1_RNIUG5P1_10
T_10_16_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g2_3
T_10_16_wire_logic_cluster/lc_7/in_0

T_10_16_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g0_3
T_10_17_input_2_1
T_10_17_wire_logic_cluster/lc_1/in_2

T_10_16_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g0_3
T_10_17_wire_logic_cluster/lc_5/in_0

T_10_16_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g0_3
T_10_17_wire_logic_cluster/lc_0/in_1

End 

Net : delay_measurement_inst.elapsed_time_tr_2
T_10_13_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g0_6
T_10_14_wire_logic_cluster/lc_1/in_3

T_10_13_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_44
T_10_15_lc_trk_g1_4
T_10_15_wire_logic_cluster/lc_0/in_3

T_10_13_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_44
T_10_16_sp4_v_t_44
T_9_17_lc_trk_g3_4
T_9_17_wire_logic_cluster/lc_6/in_3

End 

Net : delay_measurement_inst.elapsed_time_tr_7
T_9_13_wire_logic_cluster/lc_4/out
T_10_12_sp4_v_t_41
T_10_15_lc_trk_g1_1
T_10_15_wire_logic_cluster/lc_2/in_0

T_9_13_wire_logic_cluster/lc_4/out
T_10_12_sp4_v_t_41
T_10_16_sp4_v_t_37
T_10_17_lc_trk_g3_5
T_10_17_wire_logic_cluster/lc_1/in_1

T_9_13_wire_logic_cluster/lc_4/out
T_10_12_sp4_v_t_41
T_10_16_sp4_v_t_37
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.un3_elapsed_time_tr_0_a4_5_cascade_
T_10_15_wire_logic_cluster/lc_2/ltout
T_10_15_wire_logic_cluster/lc_3/in_2

End 

Net : delay_measurement_inst.elapsed_time_tr_11
T_9_14_wire_logic_cluster/lc_0/out
T_9_12_sp4_v_t_45
T_10_16_sp4_h_l_2
T_10_16_lc_trk_g1_7
T_10_16_wire_logic_cluster/lc_3/in_1

T_9_14_wire_logic_cluster/lc_0/out
T_9_10_sp12_v_t_23
T_9_18_lc_trk_g3_0
T_9_18_wire_logic_cluster/lc_6/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_24
T_10_23_wire_logic_cluster/lc_5/out
T_11_23_lc_trk_g0_5
T_11_23_input_2_1
T_11_23_wire_logic_cluster/lc_1/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_21
T_10_23_wire_logic_cluster/lc_2/out
T_11_23_lc_trk_g0_2
T_11_23_wire_logic_cluster/lc_1/in_3

End 

Net : measured_delay_tr_6
T_9_17_wire_logic_cluster/lc_4/out
T_9_16_sp4_v_t_40
T_9_19_lc_trk_g0_0
T_9_19_wire_logic_cluster/lc_0/in_0

T_9_17_wire_logic_cluster/lc_4/out
T_9_16_sp4_v_t_40
T_6_16_sp4_h_l_11
T_5_16_sp4_v_t_40
T_4_19_lc_trk_g3_0
T_4_19_wire_logic_cluster/lc_3/in_0

T_9_17_wire_logic_cluster/lc_4/out
T_9_16_sp4_v_t_40
T_6_16_sp4_h_l_11
T_5_16_sp4_v_t_40
T_4_18_lc_trk_g0_5
T_4_18_wire_logic_cluster/lc_6/in_3

End 

Net : measured_delay_tr_5
T_9_17_wire_logic_cluster/lc_3/out
T_9_16_sp4_v_t_38
T_9_19_lc_trk_g0_6
T_9_19_wire_logic_cluster/lc_7/in_3

T_9_17_wire_logic_cluster/lc_3/out
T_9_16_sp4_v_t_38
T_6_16_sp4_h_l_3
T_5_16_sp4_v_t_44
T_4_19_lc_trk_g3_4
T_4_19_wire_logic_cluster/lc_6/in_3

T_9_17_wire_logic_cluster/lc_3/out
T_9_16_sp4_v_t_38
T_6_16_sp4_h_l_3
T_5_16_lc_trk_g0_3
T_5_16_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_a2_1_0_6
T_9_19_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g3_0
T_9_19_wire_logic_cluster/lc_6/in_3

T_9_19_wire_logic_cluster/lc_0/out
T_8_19_lc_trk_g2_0
T_8_19_wire_logic_cluster/lc_5/in_3

End 

Net : delay_measurement_inst.elapsed_time_hc_10
T_10_21_wire_logic_cluster/lc_7/out
T_10_18_sp4_v_t_38
T_7_22_sp4_h_l_3
T_8_22_lc_trk_g3_3
T_8_22_wire_logic_cluster/lc_1/in_3

T_10_21_wire_logic_cluster/lc_7/out
T_10_18_sp4_v_t_38
T_7_22_sp4_h_l_3
T_7_22_lc_trk_g0_6
T_7_22_wire_logic_cluster/lc_7/in_3

End 

Net : delay_measurement_inst.N_243
T_8_22_wire_logic_cluster/lc_1/out
T_8_23_lc_trk_g0_1
T_8_23_wire_logic_cluster/lc_7/in_0

T_8_22_wire_logic_cluster/lc_1/out
T_8_23_lc_trk_g0_1
T_8_23_wire_logic_cluster/lc_3/in_0

T_8_22_wire_logic_cluster/lc_1/out
T_8_23_lc_trk_g0_1
T_8_23_wire_logic_cluster/lc_2/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.counter_cry_28
T_8_16_wire_logic_cluster/lc_4/cout
T_8_16_wire_logic_cluster/lc_5/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_0
T_9_21_wire_logic_cluster/lc_0/out
T_9_21_lc_trk_g3_0
T_9_21_wire_logic_cluster/lc_0/in_1

T_9_21_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g1_0
T_10_21_wire_logic_cluster/lc_0/in_1

T_9_21_wire_logic_cluster/lc_0/out
T_8_21_lc_trk_g2_0
T_8_21_wire_logic_cluster/lc_3/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_0
T_8_13_wire_logic_cluster/lc_0/out
T_8_13_lc_trk_g3_0
T_8_13_wire_logic_cluster/lc_0/in_1

T_8_13_wire_logic_cluster/lc_0/out
T_9_13_lc_trk_g1_0
T_9_13_wire_logic_cluster/lc_0/in_1

T_8_13_wire_logic_cluster/lc_0/out
T_8_13_sp4_h_l_5
T_10_13_lc_trk_g3_0
T_10_13_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_28
T_9_24_wire_logic_cluster/lc_4/cout
T_9_24_wire_logic_cluster/lc_5/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_24
T_9_15_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g0_5
T_10_15_wire_logic_cluster/lc_1/in_0

End 

Net : delay_measurement_inst.delay_tr_reg3lto14
T_9_14_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g3_3
T_10_15_wire_logic_cluster/lc_0/in_0

T_9_14_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g3_3
T_10_15_input_2_2
T_10_15_wire_logic_cluster/lc_2/in_2

T_9_14_wire_logic_cluster/lc_3/out
T_10_13_sp4_v_t_39
T_10_17_lc_trk_g0_2
T_10_17_wire_logic_cluster/lc_5/in_3

T_9_14_wire_logic_cluster/lc_3/out
T_10_13_sp4_v_t_39
T_10_17_lc_trk_g1_2
T_10_17_wire_logic_cluster/lc_4/in_3

T_9_14_wire_logic_cluster/lc_3/out
T_9_13_sp12_v_t_22
T_9_18_lc_trk_g3_6
T_9_18_wire_logic_cluster/lc_3/in_0

End 

Net : delay_measurement_inst.N_35_cascade_
T_10_16_wire_logic_cluster/lc_6/ltout
T_10_16_wire_logic_cluster/lc_7/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.delay_tr_reg_5_i_o2_7_19
T_10_15_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g0_1
T_10_16_wire_logic_cluster/lc_6/in_1

End 

Net : measured_delay_tr_7
T_10_18_wire_logic_cluster/lc_0/out
T_10_16_sp4_v_t_45
T_9_19_lc_trk_g3_5
T_9_19_input_2_0
T_9_19_wire_logic_cluster/lc_0/in_2

T_10_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_8
T_5_18_sp4_h_l_8
T_4_18_sp4_v_t_39
T_4_19_lc_trk_g2_7
T_4_19_wire_logic_cluster/lc_0/in_3

T_10_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_8
T_5_18_sp4_h_l_4
T_4_18_lc_trk_g0_4
T_4_18_wire_logic_cluster/lc_7/in_3

T_10_18_wire_logic_cluster/lc_0/out
T_10_18_lc_trk_g0_0
T_10_18_input_2_0
T_10_18_wire_logic_cluster/lc_0/in_2

End 

Net : delay_measurement_inst.elapsed_time_tr_8
T_9_13_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_43
T_10_15_lc_trk_g0_3
T_10_15_wire_logic_cluster/lc_2/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_43
T_10_16_sp4_v_t_43
T_10_17_lc_trk_g2_3
T_10_17_wire_logic_cluster/lc_1/in_0

T_9_13_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_43
T_10_16_sp4_v_t_43
T_10_18_lc_trk_g2_6
T_10_18_wire_logic_cluster/lc_5/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_22
T_9_15_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_21
T_9_15_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g1_2
T_10_15_input_2_1
T_10_15_wire_logic_cluster/lc_1/in_2

End 

Net : delay_measurement_inst.elapsed_time_hc_12
T_10_22_wire_logic_cluster/lc_1/out
T_9_22_sp4_h_l_10
T_8_22_lc_trk_g1_2
T_8_22_wire_logic_cluster/lc_1/in_0

T_10_22_wire_logic_cluster/lc_1/out
T_9_22_sp4_h_l_10
T_5_22_sp4_h_l_6
T_7_22_lc_trk_g3_3
T_7_22_wire_logic_cluster/lc_3/in_3

End 

Net : delay_measurement_inst.N_187_cascade_
T_10_17_wire_logic_cluster/lc_1/ltout
T_10_17_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.N_35
T_10_16_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g0_6
T_10_17_wire_logic_cluster/lc_1/in_3

T_10_16_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g0_6
T_10_17_wire_logic_cluster/lc_4/in_0

T_10_16_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g0_6
T_10_17_wire_logic_cluster/lc_6/in_0

T_10_16_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g0_6
T_10_17_wire_logic_cluster/lc_0/in_0

T_10_16_wire_logic_cluster/lc_6/out
T_10_15_sp4_v_t_44
T_9_18_lc_trk_g3_4
T_9_18_wire_logic_cluster/lc_5/in_0

T_10_16_wire_logic_cluster/lc_6/out
T_10_15_sp4_v_t_44
T_10_19_lc_trk_g1_1
T_10_19_wire_logic_cluster/lc_5/in_3

T_10_16_wire_logic_cluster/lc_6/out
T_10_15_sp4_v_t_44
T_9_18_lc_trk_g3_4
T_9_18_wire_logic_cluster/lc_2/in_3

T_10_16_wire_logic_cluster/lc_6/out
T_10_15_sp4_v_t_44
T_9_18_lc_trk_g3_4
T_9_18_wire_logic_cluster/lc_4/in_3

T_10_16_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g1_6
T_9_17_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.elapsed_time_hc_11
T_10_22_wire_logic_cluster/lc_0/out
T_9_22_sp4_h_l_8
T_8_22_lc_trk_g0_0
T_8_22_wire_logic_cluster/lc_1/in_1

T_10_22_wire_logic_cluster/lc_0/out
T_7_22_sp12_h_l_0
T_7_22_lc_trk_g0_3
T_7_22_wire_logic_cluster/lc_2/in_3

End 

Net : delay_measurement_inst.elapsed_time_hc_13
T_10_22_wire_logic_cluster/lc_2/out
T_8_22_sp4_h_l_1
T_8_22_lc_trk_g1_4
T_8_22_input_2_1
T_8_22_wire_logic_cluster/lc_1/in_2

T_10_22_wire_logic_cluster/lc_2/out
T_10_22_sp4_h_l_9
T_9_22_sp4_v_t_38
T_8_24_lc_trk_g1_3
T_8_24_wire_logic_cluster/lc_1/in_3

End 

Net : measured_delay_tr_14
T_9_18_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g1_3
T_9_19_wire_logic_cluster/lc_7/in_1

T_9_18_wire_logic_cluster/lc_3/out
T_9_15_sp4_v_t_46
T_6_19_sp4_h_l_11
T_5_19_lc_trk_g0_3
T_5_19_wire_logic_cluster/lc_6/in_3

T_9_18_wire_logic_cluster/lc_3/out
T_8_19_lc_trk_g0_3
T_8_19_wire_logic_cluster/lc_7/in_0

T_9_18_wire_logic_cluster/lc_3/out
T_9_15_sp4_v_t_46
T_6_19_sp4_h_l_11
T_5_19_sp4_v_t_46
T_5_20_lc_trk_g2_6
T_5_20_wire_logic_cluster/lc_3/in_3

T_9_18_wire_logic_cluster/lc_3/out
T_9_15_sp4_v_t_46
T_6_19_sp4_h_l_11
T_5_19_sp4_v_t_46
T_4_20_lc_trk_g3_6
T_4_20_wire_logic_cluster/lc_6/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_27
T_9_24_wire_logic_cluster/lc_3/cout
T_9_24_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_27
T_8_16_wire_logic_cluster/lc_3/cout
T_8_16_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_29
T_10_24_wire_logic_cluster/lc_3/cout
T_10_24_wire_logic_cluster/lc_4/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_29
T_9_16_wire_logic_cluster/lc_3/cout
T_9_16_wire_logic_cluster/lc_4/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_1
T_9_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g3_1
T_9_21_wire_logic_cluster/lc_1/in_1

T_9_21_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g1_1
T_10_21_wire_logic_cluster/lc_1/in_1

T_9_21_wire_logic_cluster/lc_1/out
T_8_21_lc_trk_g2_1
T_8_21_wire_logic_cluster/lc_2/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_1
T_8_13_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g3_1
T_8_13_wire_logic_cluster/lc_1/in_1

T_8_13_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g1_1
T_9_13_wire_logic_cluster/lc_1/in_1

T_8_13_wire_logic_cluster/lc_1/out
T_8_13_sp4_h_l_7
T_10_13_lc_trk_g3_2
T_10_13_wire_logic_cluster/lc_6/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_29
T_9_16_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g1_2
T_10_16_wire_logic_cluster/lc_2/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.delay_tr_reg_5_i_o2_0_19
T_10_16_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g3_2
T_10_16_wire_logic_cluster/lc_6/in_3

End 

Net : delay_measurement_inst.elapsed_time_tr_13
T_9_14_wire_logic_cluster/lc_2/out
T_10_13_sp4_v_t_37
T_10_16_lc_trk_g0_5
T_10_16_input_2_3
T_10_16_wire_logic_cluster/lc_3/in_2

T_9_14_wire_logic_cluster/lc_2/out
T_10_13_sp4_v_t_37
T_10_17_sp4_v_t_45
T_9_18_lc_trk_g3_5
T_9_18_wire_logic_cluster/lc_7/in_3

End 

Net : delay_measurement_inst.delay_tr_reg3lto6
T_9_13_wire_logic_cluster/lc_3/out
T_10_14_lc_trk_g2_3
T_10_14_wire_logic_cluster/lc_2/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_10_12_sp4_v_t_39
T_10_15_lc_trk_g1_7
T_10_15_wire_logic_cluster/lc_5/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_10_12_sp4_v_t_39
T_10_16_sp4_v_t_40
T_10_17_lc_trk_g2_0
T_10_17_wire_logic_cluster/lc_7/in_1

T_9_13_wire_logic_cluster/lc_3/out
T_10_13_sp4_h_l_6
T_9_13_sp4_v_t_37
T_9_17_lc_trk_g0_0
T_9_17_input_2_4
T_9_17_wire_logic_cluster/lc_4/in_2

End 

Net : measured_delay_tr_17
T_9_18_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g0_4
T_9_19_wire_logic_cluster/lc_1/in_1

T_9_18_wire_logic_cluster/lc_4/out
T_8_19_lc_trk_g1_4
T_8_19_wire_logic_cluster/lc_6/in_3

T_9_18_wire_logic_cluster/lc_4/out
T_9_17_sp4_v_t_40
T_6_21_sp4_h_l_10
T_2_21_sp4_h_l_1
T_2_21_lc_trk_g0_4
T_2_21_wire_logic_cluster/lc_3/in_3

T_9_18_wire_logic_cluster/lc_4/out
T_9_16_sp4_v_t_37
T_6_20_sp4_h_l_5
T_5_20_lc_trk_g1_5
T_5_20_wire_logic_cluster/lc_7/in_3

End 

Net : measured_delay_tr_19
T_10_19_wire_logic_cluster/lc_5/out
T_9_19_lc_trk_g2_5
T_9_19_input_2_1
T_9_19_wire_logic_cluster/lc_1/in_2

T_10_19_wire_logic_cluster/lc_5/out
T_11_19_sp4_h_l_10
T_7_19_sp4_h_l_1
T_8_19_lc_trk_g3_1
T_8_19_input_2_6
T_8_19_wire_logic_cluster/lc_6/in_2

T_10_19_wire_logic_cluster/lc_5/out
T_11_19_sp4_h_l_10
T_7_19_sp4_h_l_1
T_3_19_sp4_h_l_9
T_2_19_sp4_v_t_38
T_2_21_lc_trk_g3_3
T_2_21_wire_logic_cluster/lc_7/in_3

T_10_19_wire_logic_cluster/lc_5/out
T_11_19_sp4_h_l_10
T_7_19_sp4_h_l_1
T_6_19_sp4_v_t_42
T_5_20_lc_trk_g3_2
T_5_20_wire_logic_cluster/lc_2/in_3

End 

Net : delay_measurement_inst.elapsed_time_tr_16
T_9_14_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g2_5
T_10_15_wire_logic_cluster/lc_7/in_0

T_9_14_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g2_5
T_10_15_wire_logic_cluster/lc_3/in_0

T_9_14_wire_logic_cluster/lc_5/out
T_9_7_sp12_v_t_22
T_9_18_lc_trk_g3_2
T_9_18_wire_logic_cluster/lc_2/in_1

End 

Net : delay_measurement_inst.N_39
T_10_15_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g2_7
T_10_15_wire_logic_cluster/lc_6/in_3

T_10_15_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_47
T_10_17_lc_trk_g3_7
T_10_17_input_2_4
T_10_17_wire_logic_cluster/lc_4/in_2

T_10_15_wire_logic_cluster/lc_7/out
T_10_14_sp4_v_t_46
T_10_17_lc_trk_g1_6
T_10_17_wire_logic_cluster/lc_6/in_1

T_10_15_wire_logic_cluster/lc_7/out
T_10_13_sp4_v_t_43
T_7_17_sp4_h_l_11
T_9_17_lc_trk_g2_6
T_9_17_wire_logic_cluster/lc_0/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_2
T_9_21_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g0_2
T_10_21_input_2_0
T_10_21_wire_logic_cluster/lc_0/in_2

T_9_21_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g1_2
T_9_21_wire_logic_cluster/lc_2/in_1

T_9_21_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g0_2
T_10_21_input_2_2
T_10_21_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_2
T_8_13_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g0_2
T_9_13_input_2_0
T_9_13_wire_logic_cluster/lc_0/in_2

T_8_13_wire_logic_cluster/lc_2/out
T_8_13_lc_trk_g1_2
T_8_13_wire_logic_cluster/lc_2/in_1

T_8_13_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g0_2
T_9_13_input_2_2
T_9_13_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_trZ0Z_30
T_9_16_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g0_3
T_10_16_wire_logic_cluster/lc_2/in_1

End 

Net : delay_measurement_inst.delay_tr_reg3lto9
T_9_13_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g3_6
T_10_14_wire_logic_cluster/lc_2/in_1

T_9_13_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_45
T_10_15_lc_trk_g1_5
T_10_15_wire_logic_cluster/lc_5/in_1

T_9_13_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_45
T_10_16_sp4_v_t_46
T_10_17_lc_trk_g3_6
T_10_17_input_2_5
T_10_17_wire_logic_cluster/lc_5/in_2

T_9_13_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_45
T_10_16_sp4_v_t_46
T_10_17_lc_trk_g2_6
T_10_17_input_2_0
T_10_17_wire_logic_cluster/lc_0/in_2

T_9_13_wire_logic_cluster/lc_6/out
T_7_13_sp4_h_l_9
T_10_13_sp4_v_t_44
T_9_17_lc_trk_g2_1
T_9_17_wire_logic_cluster/lc_1/in_0

End 

Net : delay_measurement_inst.delay_tr_reg3lto15
T_9_14_wire_logic_cluster/lc_4/out
T_10_15_lc_trk_g3_4
T_10_15_wire_logic_cluster/lc_2/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_10_15_lc_trk_g3_4
T_10_15_wire_logic_cluster/lc_5/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_10_13_sp4_v_t_41
T_10_17_lc_trk_g0_4
T_10_17_wire_logic_cluster/lc_5/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_10_13_sp4_v_t_41
T_10_17_lc_trk_g1_4
T_10_17_wire_logic_cluster/lc_4/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_10_13_sp4_v_t_41
T_10_17_lc_trk_g0_4
T_10_17_wire_logic_cluster/lc_7/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_10_13_sp4_v_t_41
T_10_17_lc_trk_g1_4
T_10_17_wire_logic_cluster/lc_0/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_10_13_sp4_v_t_41
T_9_17_lc_trk_g1_4
T_9_17_wire_logic_cluster/lc_0/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_10_13_sp4_v_t_41
T_9_17_lc_trk_g1_4
T_9_17_wire_logic_cluster/lc_4/in_1

End 

Net : delay_measurement_inst.elapsed_time_tr_17
T_9_14_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g3_6
T_10_15_input_2_7
T_10_15_wire_logic_cluster/lc_7/in_2

T_9_14_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g2_6
T_10_15_wire_logic_cluster/lc_3/in_1

T_9_14_wire_logic_cluster/lc_6/out
T_9_8_sp12_v_t_23
T_9_18_lc_trk_g2_4
T_9_18_wire_logic_cluster/lc_4/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_23
T_9_15_wire_logic_cluster/lc_4/out
T_10_15_lc_trk_g0_4
T_10_15_wire_logic_cluster/lc_1/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_20
T_10_23_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g1_1
T_11_23_wire_logic_cluster/lc_2/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_26
T_9_24_wire_logic_cluster/lc_2/cout
T_9_24_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_26
T_8_16_wire_logic_cluster/lc_2/cout
T_8_16_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_28
T_9_16_wire_logic_cluster/lc_2/cout
T_9_16_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_28
T_10_24_wire_logic_cluster/lc_2/cout
T_10_24_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.elapsed_time_hc_1
T_8_21_wire_logic_cluster/lc_3/out
T_8_22_lc_trk_g0_3
T_8_22_input_2_3
T_8_22_wire_logic_cluster/lc_3/in_2

T_8_21_wire_logic_cluster/lc_3/out
T_7_22_lc_trk_g1_3
T_7_22_input_2_6
T_7_22_wire_logic_cluster/lc_6/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_3
T_8_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g0_3
T_9_13_input_2_1
T_9_13_wire_logic_cluster/lc_1/in_2

T_8_13_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g1_3
T_8_13_wire_logic_cluster/lc_3/in_1

T_8_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g0_3
T_9_13_input_2_3
T_9_13_wire_logic_cluster/lc_3/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_3
T_9_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g0_3
T_10_21_input_2_1
T_10_21_wire_logic_cluster/lc_1/in_2

T_9_21_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g1_3
T_9_21_wire_logic_cluster/lc_3/in_1

T_9_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g0_3
T_10_21_input_2_3
T_10_21_wire_logic_cluster/lc_3/in_2

End 

Net : delay_measurement_inst.elapsed_time_tr_10
T_9_13_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_47
T_10_16_lc_trk_g0_2
T_10_16_wire_logic_cluster/lc_3/in_3

T_9_13_wire_logic_cluster/lc_7/out
T_9_8_sp12_v_t_22
T_9_18_lc_trk_g2_5
T_9_18_wire_logic_cluster/lc_0/in_3

End 

Net : measured_delay_tr_16
T_9_18_wire_logic_cluster/lc_2/out
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_1/in_3

T_9_18_wire_logic_cluster/lc_2/out
T_8_19_lc_trk_g0_2
T_8_19_wire_logic_cluster/lc_6/in_0

T_9_18_wire_logic_cluster/lc_2/out
T_9_18_sp4_h_l_9
T_5_18_sp4_h_l_0
T_4_18_sp4_v_t_37
T_4_20_lc_trk_g3_0
T_4_20_wire_logic_cluster/lc_2/in_3

T_9_18_wire_logic_cluster/lc_2/out
T_7_18_sp4_h_l_1
T_6_18_sp4_v_t_42
T_5_20_lc_trk_g0_7
T_5_20_wire_logic_cluster/lc_0/in_3

End 

Net : measured_delay_tr_8
T_10_18_wire_logic_cluster/lc_5/out
T_9_19_lc_trk_g0_5
T_9_19_wire_logic_cluster/lc_0/in_3

T_10_18_wire_logic_cluster/lc_5/out
T_2_18_sp12_h_l_1
T_2_18_sp4_h_l_0
T_5_18_sp4_v_t_37
T_4_19_lc_trk_g2_5
T_4_19_wire_logic_cluster/lc_7/in_0

T_10_18_wire_logic_cluster/lc_5/out
T_2_18_sp12_h_l_1
T_4_18_lc_trk_g1_6
T_4_18_wire_logic_cluster/lc_2/in_3

T_10_18_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g2_5
T_10_18_input_2_5
T_10_18_wire_logic_cluster/lc_5/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.un3_elapsed_time_hc_0_a4_3_cascade_
T_8_22_wire_logic_cluster/lc_5/ltout
T_8_22_wire_logic_cluster/lc_6/in_2

End 

Net : delay_measurement_inst.N_216_1
T_8_23_wire_logic_cluster/lc_6/out
T_7_22_lc_trk_g2_6
T_7_22_wire_logic_cluster/lc_2/in_0

T_8_23_wire_logic_cluster/lc_6/out
T_8_24_lc_trk_g0_6
T_8_24_wire_logic_cluster/lc_1/in_1

T_8_23_wire_logic_cluster/lc_6/out
T_7_23_lc_trk_g3_6
T_7_23_wire_logic_cluster/lc_6/in_1

T_8_23_wire_logic_cluster/lc_6/out
T_7_22_lc_trk_g2_6
T_7_22_wire_logic_cluster/lc_7/in_1

T_8_23_wire_logic_cluster/lc_6/out
T_7_22_lc_trk_g2_6
T_7_22_wire_logic_cluster/lc_3/in_1

T_8_23_wire_logic_cluster/lc_6/out
T_7_23_lc_trk_g3_6
T_7_23_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.N_209
T_8_23_wire_logic_cluster/lc_4/out
T_7_23_lc_trk_g3_4
T_7_23_wire_logic_cluster/lc_3/in_0

T_8_23_wire_logic_cluster/lc_4/out
T_7_24_lc_trk_g1_4
T_7_24_wire_logic_cluster/lc_0/in_1

T_8_23_wire_logic_cluster/lc_4/out
T_7_24_lc_trk_g1_4
T_7_24_wire_logic_cluster/lc_2/in_1

T_8_23_wire_logic_cluster/lc_4/out
T_7_22_lc_trk_g2_4
T_7_22_wire_logic_cluster/lc_1/in_1

T_8_23_wire_logic_cluster/lc_4/out
T_7_22_lc_trk_g2_4
T_7_22_wire_logic_cluster/lc_5/in_1

T_8_23_wire_logic_cluster/lc_4/out
T_7_22_lc_trk_g3_4
T_7_22_wire_logic_cluster/lc_4/in_1

T_8_23_wire_logic_cluster/lc_4/out
T_7_22_lc_trk_g2_4
T_7_22_input_2_0
T_7_22_wire_logic_cluster/lc_0/in_2

T_8_23_wire_logic_cluster/lc_4/out
T_7_22_lc_trk_g3_4
T_7_22_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_a2_0Z0Z_6_cascade_
T_4_22_wire_logic_cluster/lc_5/ltout
T_4_22_wire_logic_cluster/lc_6/in_2

End 

Net : measured_delay_hc_13
T_8_24_wire_logic_cluster/lc_1/out
T_8_22_sp4_v_t_47
T_5_22_sp4_h_l_4
T_4_22_lc_trk_g1_4
T_4_22_input_2_5
T_4_22_wire_logic_cluster/lc_5/in_2

T_8_24_wire_logic_cluster/lc_1/out
T_8_22_sp4_v_t_47
T_5_22_sp4_h_l_4
T_4_18_sp4_v_t_41
T_4_14_sp4_v_t_41
T_4_16_lc_trk_g2_4
T_4_16_wire_logic_cluster/lc_1/in_3

T_8_24_wire_logic_cluster/lc_1/out
T_8_22_sp4_v_t_47
T_5_22_sp4_h_l_4
T_4_22_sp4_v_t_41
T_4_25_lc_trk_g1_1
T_4_25_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_inst1.stoper_hc.N_122
T_4_22_wire_logic_cluster/lc_4/out
T_4_14_sp12_v_t_23
T_4_15_lc_trk_g3_7
T_4_15_wire_logic_cluster/lc_0/in_0

T_4_22_wire_logic_cluster/lc_4/out
T_5_21_sp4_v_t_41
T_4_24_lc_trk_g3_1
T_4_24_wire_logic_cluster/lc_4/in_0

T_4_22_wire_logic_cluster/lc_4/out
T_4_14_sp12_v_t_23
T_4_15_lc_trk_g3_7
T_4_15_wire_logic_cluster/lc_1/in_3

T_4_22_wire_logic_cluster/lc_4/out
T_5_21_sp4_v_t_41
T_4_24_lc_trk_g3_1
T_4_24_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_inst1.stoper_hc.N_144_cascade_
T_4_22_wire_logic_cluster/lc_3/ltout
T_4_22_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_a2Z0Z_9
T_4_22_wire_logic_cluster/lc_6/out
T_4_22_lc_trk_g2_6
T_4_22_wire_logic_cluster/lc_3/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_4
T_8_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g1_4
T_9_13_wire_logic_cluster/lc_2/in_1

T_8_13_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g3_4
T_8_13_wire_logic_cluster/lc_4/in_1

T_8_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g1_4
T_9_13_wire_logic_cluster/lc_4/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_4
T_9_21_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g1_4
T_10_21_wire_logic_cluster/lc_2/in_1

T_9_21_wire_logic_cluster/lc_4/out
T_9_21_lc_trk_g3_4
T_9_21_wire_logic_cluster/lc_4/in_1

T_9_21_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g1_4
T_10_21_wire_logic_cluster/lc_4/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_27
T_10_24_wire_logic_cluster/lc_1/cout
T_10_24_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_25
T_8_16_wire_logic_cluster/lc_1/cout
T_8_16_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_27
T_9_16_wire_logic_cluster/lc_1/cout
T_9_16_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_hc_timer.counter_cry_25
T_9_24_wire_logic_cluster/lc_1/cout
T_9_24_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.elapsed_time_hc_2
T_8_21_wire_logic_cluster/lc_2/out
T_8_22_lc_trk_g0_2
T_8_22_wire_logic_cluster/lc_3/in_3

T_8_21_wire_logic_cluster/lc_2/out
T_8_22_lc_trk_g0_2
T_8_22_wire_logic_cluster/lc_5/in_3

T_8_21_wire_logic_cluster/lc_2/out
T_7_22_lc_trk_g1_2
T_7_22_wire_logic_cluster/lc_1/in_0

End 

Net : delay_measurement_inst.N_219
T_8_23_wire_logic_cluster/lc_2/out
T_7_23_lc_trk_g3_2
T_7_23_wire_logic_cluster/lc_0/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_5
T_9_21_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g1_5
T_10_21_wire_logic_cluster/lc_3/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g1_5
T_9_21_wire_logic_cluster/lc_5/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g1_5
T_10_21_wire_logic_cluster/lc_5/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_5
T_8_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g1_5
T_9_13_wire_logic_cluster/lc_3/in_1

T_8_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g1_5
T_8_13_wire_logic_cluster/lc_5/in_1

T_8_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g1_5
T_9_13_wire_logic_cluster/lc_5/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_24
T_9_24_wire_logic_cluster/lc_0/cout
T_9_24_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_26
T_10_24_wire_logic_cluster/lc_0/cout
T_10_24_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_26
T_9_16_wire_logic_cluster/lc_0/cout
T_9_16_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_24
T_8_16_wire_logic_cluster/lc_0/cout
T_8_16_wire_logic_cluster/lc_1/in_3

Net : measured_delay_hc_12
T_7_22_wire_logic_cluster/lc_3/out
T_5_22_sp4_h_l_3
T_4_22_lc_trk_g0_3
T_4_22_wire_logic_cluster/lc_5/in_0

T_7_22_wire_logic_cluster/lc_3/out
T_5_22_sp4_h_l_3
T_4_18_sp4_v_t_45
T_4_14_sp4_v_t_46
T_4_15_lc_trk_g2_6
T_4_15_wire_logic_cluster/lc_5/in_3

T_7_22_wire_logic_cluster/lc_3/out
T_5_22_sp4_h_l_3
T_4_22_sp4_v_t_38
T_4_25_lc_trk_g1_6
T_4_25_wire_logic_cluster/lc_4/in_3

End 

Net : measured_delay_hc_11
T_7_22_wire_logic_cluster/lc_2/out
T_5_22_sp4_h_l_1
T_4_22_lc_trk_g1_1
T_4_22_wire_logic_cluster/lc_5/in_1

T_7_22_wire_logic_cluster/lc_2/out
T_5_22_sp4_h_l_1
T_4_18_sp4_v_t_36
T_4_14_sp4_v_t_36
T_4_16_lc_trk_g3_1
T_4_16_wire_logic_cluster/lc_3/in_3

T_7_22_wire_logic_cluster/lc_2/out
T_5_22_sp4_h_l_1
T_4_22_sp4_v_t_36
T_4_25_lc_trk_g1_4
T_4_25_wire_logic_cluster/lc_6/in_3

End 

Net : measured_delay_hc_7
T_7_24_wire_logic_cluster/lc_0/out
T_6_24_sp4_h_l_8
T_5_20_sp4_v_t_45
T_4_23_lc_trk_g3_5
T_4_23_wire_logic_cluster/lc_6/in_0

T_7_24_wire_logic_cluster/lc_0/out
T_4_24_sp12_h_l_0
T_3_12_sp12_v_t_23
T_3_14_lc_trk_g3_4
T_3_14_wire_logic_cluster/lc_0/in_3

T_7_24_wire_logic_cluster/lc_0/out
T_6_24_sp4_h_l_8
T_5_20_sp4_v_t_45
T_4_24_lc_trk_g2_0
T_4_24_wire_logic_cluster/lc_2/in_0

T_7_24_wire_logic_cluster/lc_0/out
T_7_24_lc_trk_g0_0
T_7_24_wire_logic_cluster/lc_0/in_0

End 

Net : phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_a2_1Z0Z_6
T_4_23_wire_logic_cluster/lc_6/out
T_4_22_lc_trk_g0_6
T_4_22_wire_logic_cluster/lc_3/in_1

End 

Net : measured_delay_hc_15
T_7_23_wire_logic_cluster/lc_1/out
T_6_23_sp4_h_l_10
T_5_19_sp4_v_t_47
T_4_22_lc_trk_g3_7
T_4_22_input_2_0
T_4_22_wire_logic_cluster/lc_0/in_2

T_7_23_wire_logic_cluster/lc_1/out
T_6_23_sp4_h_l_10
T_5_19_sp4_v_t_47
T_4_23_lc_trk_g2_2
T_4_23_wire_logic_cluster/lc_7/in_3

T_7_23_wire_logic_cluster/lc_1/out
T_6_23_sp4_h_l_10
T_5_19_sp4_v_t_47
T_4_22_lc_trk_g3_7
T_4_22_wire_logic_cluster/lc_7/in_1

T_7_23_wire_logic_cluster/lc_1/out
T_6_23_sp4_h_l_10
T_5_19_sp4_v_t_47
T_4_23_lc_trk_g2_2
T_4_23_wire_logic_cluster/lc_2/in_0

T_7_23_wire_logic_cluster/lc_1/out
T_6_23_sp4_h_l_10
T_5_19_sp4_v_t_47
T_5_15_sp4_v_t_43
T_4_16_lc_trk_g3_3
T_4_16_wire_logic_cluster/lc_6/in_0

T_7_23_wire_logic_cluster/lc_1/out
T_6_23_sp4_h_l_10
T_5_19_sp4_v_t_47
T_5_15_sp4_v_t_43
T_4_16_lc_trk_g3_3
T_4_16_wire_logic_cluster/lc_0/in_0

T_7_23_wire_logic_cluster/lc_1/out
T_6_23_sp4_h_l_10
T_5_19_sp4_v_t_47
T_5_15_sp4_v_t_43
T_4_16_lc_trk_g3_3
T_4_16_wire_logic_cluster/lc_7/in_3

T_7_23_wire_logic_cluster/lc_1/out
T_6_23_sp4_h_l_10
T_5_23_sp4_v_t_47
T_4_25_lc_trk_g0_1
T_4_25_wire_logic_cluster/lc_7/in_0

T_7_23_wire_logic_cluster/lc_1/out
T_6_23_sp4_h_l_10
T_5_23_sp4_v_t_47
T_4_25_lc_trk_g0_1
T_4_25_wire_logic_cluster/lc_5/in_0

T_7_23_wire_logic_cluster/lc_1/out
T_6_23_sp4_h_l_10
T_5_23_sp4_v_t_47
T_4_25_lc_trk_g0_1
T_4_25_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_time_6_f0_0_a2_4Z0Z_3
T_4_22_wire_logic_cluster/lc_0/out
T_4_22_lc_trk_g1_0
T_4_22_wire_logic_cluster/lc_3/in_0

End 

Net : measured_delay_hc_14
T_7_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_44
T_4_22_sp4_h_l_9
T_4_22_lc_trk_g0_4
T_4_22_wire_logic_cluster/lc_0/in_0

T_7_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_44
T_4_22_sp4_h_l_9
T_4_22_lc_trk_g0_4
T_4_22_wire_logic_cluster/lc_7/in_3

T_7_23_wire_logic_cluster/lc_6/out
T_5_23_sp4_h_l_9
T_4_23_lc_trk_g0_1
T_4_23_wire_logic_cluster/lc_2/in_1

T_7_23_wire_logic_cluster/lc_6/out
T_5_23_sp4_h_l_9
T_4_19_sp4_v_t_44
T_4_15_sp4_v_t_40
T_4_16_lc_trk_g3_0
T_4_16_wire_logic_cluster/lc_0/in_3

T_7_23_wire_logic_cluster/lc_6/out
T_5_23_sp4_h_l_9
T_4_23_sp4_v_t_38
T_4_25_lc_trk_g3_3
T_4_25_wire_logic_cluster/lc_7/in_3

End 

Net : measured_delay_hc_5
T_7_22_wire_logic_cluster/lc_0/out
T_7_22_sp4_h_l_5
T_3_22_sp4_h_l_5
T_4_22_lc_trk_g2_5
T_4_22_wire_logic_cluster/lc_0/in_1

T_7_22_wire_logic_cluster/lc_0/out
T_7_19_sp4_v_t_40
T_7_15_sp4_v_t_45
T_4_15_sp4_h_l_8
T_4_15_lc_trk_g1_5
T_4_15_wire_logic_cluster/lc_7/in_1

T_7_22_wire_logic_cluster/lc_0/out
T_7_20_sp4_v_t_45
T_4_24_sp4_h_l_8
T_4_24_lc_trk_g0_5
T_4_24_wire_logic_cluster/lc_0/in_3

End 

Net : measured_delay_hc_8
T_7_24_wire_logic_cluster/lc_2/out
T_7_23_sp4_v_t_36
T_4_23_sp4_h_l_7
T_4_23_lc_trk_g1_2
T_4_23_wire_logic_cluster/lc_6/in_1

T_7_24_wire_logic_cluster/lc_2/out
T_7_14_sp12_v_t_23
T_0_14_sp12_h_l_8
T_3_14_lc_trk_g1_0
T_3_14_wire_logic_cluster/lc_6/in_3

T_7_24_wire_logic_cluster/lc_2/out
T_5_24_sp4_h_l_1
T_4_24_lc_trk_g1_1
T_4_24_wire_logic_cluster/lc_7/in_3

T_7_24_wire_logic_cluster/lc_2/out
T_7_24_lc_trk_g2_2
T_7_24_wire_logic_cluster/lc_2/in_0

End 

Net : delay_measurement_inst.N_162_1
T_10_17_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g1_4
T_9_18_wire_logic_cluster/lc_1/in_0

T_10_17_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g1_4
T_9_18_wire_logic_cluster/lc_7/in_0

T_10_17_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g1_4
T_9_18_wire_logic_cluster/lc_0/in_1

T_10_17_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g1_4
T_9_18_wire_logic_cluster/lc_6/in_1

T_10_17_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g1_4
T_9_18_input_2_3
T_9_18_wire_logic_cluster/lc_3/in_2

T_10_17_wire_logic_cluster/lc_4/out
T_9_17_lc_trk_g2_4
T_9_17_wire_logic_cluster/lc_1/in_3

End 

Net : delay_measurement_inst.N_41
T_10_17_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g0_6
T_10_18_wire_logic_cluster/lc_0/in_0

T_10_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g3_6
T_9_17_wire_logic_cluster/lc_3/in_0

T_10_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g3_6
T_9_17_wire_logic_cluster/lc_5/in_0

T_10_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g3_6
T_9_17_wire_logic_cluster/lc_7/in_0

T_10_17_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g0_6
T_10_18_wire_logic_cluster/lc_5/in_1

T_10_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g3_6
T_9_17_wire_logic_cluster/lc_6/in_1

T_10_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g3_6
T_9_17_wire_logic_cluster/lc_2/in_1

T_10_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g3_6
T_9_17_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_o2Z0Z_6
T_4_22_wire_logic_cluster/lc_7/out
T_4_21_sp4_v_t_46
T_4_17_sp4_v_t_42
T_4_13_sp4_v_t_47
T_4_15_lc_trk_g2_2
T_4_15_wire_logic_cluster/lc_4/in_0

T_4_22_wire_logic_cluster/lc_7/out
T_4_21_sp4_v_t_46
T_4_17_sp4_v_t_42
T_4_13_sp4_v_t_47
T_4_15_lc_trk_g2_2
T_4_15_wire_logic_cluster/lc_2/in_0

T_4_22_wire_logic_cluster/lc_7/out
T_4_21_sp4_v_t_46
T_4_17_sp4_v_t_42
T_4_13_sp4_v_t_47
T_3_14_lc_trk_g3_7
T_3_14_wire_logic_cluster/lc_0/in_0

T_4_22_wire_logic_cluster/lc_7/out
T_4_21_sp4_v_t_46
T_4_17_sp4_v_t_42
T_4_13_sp4_v_t_47
T_3_14_lc_trk_g3_7
T_3_14_wire_logic_cluster/lc_6/in_0

T_4_22_wire_logic_cluster/lc_7/out
T_4_21_sp4_v_t_46
T_4_17_sp4_v_t_42
T_4_13_sp4_v_t_47
T_4_15_lc_trk_g2_2
T_4_15_wire_logic_cluster/lc_1/in_1

T_4_22_wire_logic_cluster/lc_7/out
T_4_21_sp4_v_t_46
T_4_17_sp4_v_t_42
T_4_13_sp4_v_t_47
T_4_15_lc_trk_g2_2
T_4_15_wire_logic_cluster/lc_3/in_1

T_4_22_wire_logic_cluster/lc_7/out
T_4_21_sp4_v_t_46
T_4_17_sp4_v_t_42
T_4_13_sp4_v_t_47
T_4_15_lc_trk_g2_2
T_4_15_input_2_0
T_4_15_wire_logic_cluster/lc_0/in_2

T_4_22_wire_logic_cluster/lc_7/out
T_4_21_sp4_v_t_46
T_4_17_sp4_v_t_42
T_4_13_sp4_v_t_47
T_4_15_lc_trk_g2_2
T_4_15_wire_logic_cluster/lc_7/in_3

T_4_22_wire_logic_cluster/lc_7/out
T_4_21_sp4_v_t_46
T_4_24_lc_trk_g0_6
T_4_24_wire_logic_cluster/lc_6/in_0

T_4_22_wire_logic_cluster/lc_7/out
T_4_21_sp4_v_t_46
T_4_24_lc_trk_g0_6
T_4_24_wire_logic_cluster/lc_0/in_0

T_4_22_wire_logic_cluster/lc_7/out
T_4_21_sp4_v_t_46
T_4_24_lc_trk_g0_6
T_4_24_wire_logic_cluster/lc_1/in_1

T_4_22_wire_logic_cluster/lc_7/out
T_4_21_sp4_v_t_46
T_4_24_lc_trk_g0_6
T_4_24_wire_logic_cluster/lc_3/in_1

T_4_22_wire_logic_cluster/lc_7/out
T_4_21_sp4_v_t_46
T_4_24_lc_trk_g0_6
T_4_24_wire_logic_cluster/lc_7/in_1

T_4_22_wire_logic_cluster/lc_7/out
T_4_21_sp4_v_t_46
T_4_24_lc_trk_g0_6
T_4_24_input_2_4
T_4_24_wire_logic_cluster/lc_4/in_2

T_4_22_wire_logic_cluster/lc_7/out
T_4_21_sp4_v_t_46
T_4_24_lc_trk_g0_6
T_4_24_input_2_2
T_4_24_wire_logic_cluster/lc_2/in_2

T_4_22_wire_logic_cluster/lc_7/out
T_4_21_sp4_v_t_46
T_4_24_lc_trk_g0_6
T_4_24_wire_logic_cluster/lc_5/in_3

End 

Net : measured_delay_hc_18
T_7_23_wire_logic_cluster/lc_7/out
T_7_23_sp4_h_l_3
T_3_23_sp4_h_l_11
T_4_23_lc_trk_g2_3
T_4_23_wire_logic_cluster/lc_1/in_0

T_7_23_wire_logic_cluster/lc_7/out
T_7_22_sp4_v_t_46
T_4_22_sp4_h_l_5
T_4_22_lc_trk_g0_0
T_4_22_wire_logic_cluster/lc_2/in_0

T_7_23_wire_logic_cluster/lc_7/out
T_7_22_sp4_v_t_46
T_7_18_sp4_v_t_42
T_7_14_sp4_v_t_42
T_4_14_sp4_h_l_7
T_3_14_lc_trk_g1_7
T_3_14_wire_logic_cluster/lc_1/in_3

T_7_23_wire_logic_cluster/lc_7/out
T_7_23_sp4_h_l_3
T_6_23_sp4_v_t_38
T_3_27_sp4_h_l_3
T_4_27_lc_trk_g3_3
T_4_27_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_inst1.stoper_hc.target_time_6_i_o2Z0Z_15
T_4_23_wire_logic_cluster/lc_1/out
T_4_22_lc_trk_g0_1
T_4_22_wire_logic_cluster/lc_7/in_0

T_4_23_wire_logic_cluster/lc_1/out
T_4_12_sp12_v_t_22
T_4_15_sp4_v_t_42
T_4_16_lc_trk_g3_2
T_4_16_wire_logic_cluster/lc_0/in_1

T_4_23_wire_logic_cluster/lc_1/out
T_4_12_sp12_v_t_22
T_4_15_sp4_v_t_42
T_4_16_lc_trk_g3_2
T_4_16_wire_logic_cluster/lc_6/in_3

T_4_23_wire_logic_cluster/lc_1/out
T_4_20_sp12_v_t_22
T_4_25_lc_trk_g2_6
T_4_25_wire_logic_cluster/lc_0/in_0

T_4_23_wire_logic_cluster/lc_1/out
T_4_20_sp12_v_t_22
T_4_25_lc_trk_g2_6
T_4_25_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_8_16_0_
T_8_16_wire_logic_cluster/carry_in_mux/cout
T_8_16_wire_logic_cluster/lc_0/in_3

Net : bfn_9_24_0_
T_9_24_wire_logic_cluster/carry_in_mux/cout
T_9_24_wire_logic_cluster/lc_0/in_3

Net : bfn_10_24_0_
T_10_24_wire_logic_cluster/carry_in_mux/cout
T_10_24_wire_logic_cluster/lc_0/in_3

Net : bfn_9_16_0_
T_9_16_wire_logic_cluster/carry_in_mux/cout
T_9_16_wire_logic_cluster/lc_0/in_3

Net : phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_a3_0Z0Z_6
T_4_23_wire_logic_cluster/lc_7/out
T_4_22_sp4_v_t_46
T_4_18_sp4_v_t_46
T_4_14_sp4_v_t_39
T_4_15_lc_trk_g2_7
T_4_15_wire_logic_cluster/lc_1/in_0

T_4_23_wire_logic_cluster/lc_7/out
T_4_22_sp4_v_t_46
T_4_18_sp4_v_t_46
T_4_14_sp4_v_t_39
T_4_15_lc_trk_g2_7
T_4_15_wire_logic_cluster/lc_7/in_0

T_4_23_wire_logic_cluster/lc_7/out
T_4_22_sp4_v_t_46
T_4_18_sp4_v_t_46
T_4_14_sp4_v_t_39
T_4_15_lc_trk_g2_7
T_4_15_wire_logic_cluster/lc_3/in_0

T_4_23_wire_logic_cluster/lc_7/out
T_4_22_sp4_v_t_46
T_4_18_sp4_v_t_46
T_4_14_sp4_v_t_39
T_4_15_lc_trk_g2_7
T_4_15_wire_logic_cluster/lc_4/in_1

T_4_23_wire_logic_cluster/lc_7/out
T_4_22_sp4_v_t_46
T_4_18_sp4_v_t_46
T_4_14_sp4_v_t_39
T_4_15_lc_trk_g2_7
T_4_15_wire_logic_cluster/lc_2/in_1

T_4_23_wire_logic_cluster/lc_7/out
T_4_22_sp4_v_t_46
T_4_18_sp4_v_t_46
T_4_14_sp4_v_t_39
T_4_15_lc_trk_g2_7
T_4_15_wire_logic_cluster/lc_0/in_3

T_4_23_wire_logic_cluster/lc_7/out
T_4_24_lc_trk_g0_7
T_4_24_wire_logic_cluster/lc_1/in_0

T_4_23_wire_logic_cluster/lc_7/out
T_4_24_lc_trk_g0_7
T_4_24_wire_logic_cluster/lc_5/in_0

T_4_23_wire_logic_cluster/lc_7/out
T_4_24_lc_trk_g0_7
T_4_24_wire_logic_cluster/lc_3/in_0

T_4_23_wire_logic_cluster/lc_7/out
T_4_24_lc_trk_g0_7
T_4_24_wire_logic_cluster/lc_6/in_1

T_4_23_wire_logic_cluster/lc_7/out
T_4_24_lc_trk_g0_7
T_4_24_wire_logic_cluster/lc_0/in_1

T_4_23_wire_logic_cluster/lc_7/out
T_4_24_lc_trk_g0_7
T_4_24_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_a2_0Z0Z_6
T_4_22_wire_logic_cluster/lc_5/out
T_4_23_lc_trk_g0_5
T_4_23_wire_logic_cluster/lc_7/in_0

T_4_22_wire_logic_cluster/lc_5/out
T_4_15_sp12_v_t_22
T_4_16_lc_trk_g2_6
T_4_16_wire_logic_cluster/lc_7/in_1

T_4_22_wire_logic_cluster/lc_5/out
T_4_21_sp4_v_t_42
T_4_25_lc_trk_g1_7
T_4_25_wire_logic_cluster/lc_5/in_1

End 

Net : measured_delay_hc_10
T_7_22_wire_logic_cluster/lc_7/out
T_5_22_sp4_h_l_11
T_4_22_lc_trk_g1_3
T_4_22_wire_logic_cluster/lc_5/in_3

T_7_22_wire_logic_cluster/lc_7/out
T_5_22_sp12_h_l_1
T_4_10_sp12_v_t_22
T_4_16_lc_trk_g3_5
T_4_16_wire_logic_cluster/lc_5/in_3

T_7_22_wire_logic_cluster/lc_7/out
T_5_22_sp4_h_l_11
T_4_22_sp4_v_t_40
T_4_25_lc_trk_g1_0
T_4_25_wire_logic_cluster/lc_2/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_6
T_8_13_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g0_6
T_9_13_input_2_4
T_9_13_wire_logic_cluster/lc_4/in_2

T_8_13_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g1_6
T_8_13_wire_logic_cluster/lc_6/in_1

T_8_13_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g0_6
T_9_13_input_2_6
T_9_13_wire_logic_cluster/lc_6/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_6
T_9_21_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g0_6
T_10_21_input_2_4
T_10_21_wire_logic_cluster/lc_4/in_2

T_9_21_wire_logic_cluster/lc_6/out
T_9_21_lc_trk_g1_6
T_9_21_wire_logic_cluster/lc_6/in_1

T_9_21_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g0_6
T_10_21_input_2_6
T_10_21_wire_logic_cluster/lc_6/in_2

End 

Net : measured_delay_hc_9
T_7_23_wire_logic_cluster/lc_0/out
T_6_23_sp4_h_l_8
T_5_19_sp4_v_t_45
T_4_22_lc_trk_g3_5
T_4_22_wire_logic_cluster/lc_6/in_0

T_7_23_wire_logic_cluster/lc_0/out
T_6_23_sp4_h_l_8
T_5_19_sp4_v_t_36
T_5_15_sp4_v_t_44
T_4_16_lc_trk_g3_4
T_4_16_wire_logic_cluster/lc_7/in_0

T_7_23_wire_logic_cluster/lc_0/out
T_6_23_sp4_h_l_8
T_5_23_sp4_v_t_39
T_4_25_lc_trk_g0_2
T_4_25_wire_logic_cluster/lc_5/in_3

End 

Net : measured_delay_tr_12
T_9_18_wire_logic_cluster/lc_1/out
T_9_19_lc_trk_g1_1
T_9_19_wire_logic_cluster/lc_4/in_0

T_9_18_wire_logic_cluster/lc_1/out
T_5_18_sp12_h_l_1
T_4_18_sp12_v_t_22
T_4_20_lc_trk_g3_5
T_4_20_wire_logic_cluster/lc_3/in_3

T_9_18_wire_logic_cluster/lc_1/out
T_5_18_sp12_h_l_1
T_4_18_lc_trk_g1_1
T_4_18_wire_logic_cluster/lc_5/in_3

End 

Net : phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_a2_0_0_6_cascade_
T_9_19_wire_logic_cluster/lc_4/ltout
T_9_19_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_a2_0_9_cascade_
T_9_19_wire_logic_cluster/lc_5/ltout
T_9_19_wire_logic_cluster/lc_6/in_2

End 

Net : measured_delay_hc_19
T_7_23_wire_logic_cluster/lc_2/out
T_2_23_sp12_h_l_0
T_4_23_lc_trk_g0_7
T_4_23_input_2_1
T_4_23_wire_logic_cluster/lc_1/in_2

T_7_23_wire_logic_cluster/lc_2/out
T_7_22_sp4_v_t_36
T_8_22_sp4_h_l_6
T_4_22_sp4_h_l_2
T_4_22_lc_trk_g1_7
T_4_22_input_2_2
T_4_22_wire_logic_cluster/lc_2/in_2

T_7_23_wire_logic_cluster/lc_2/out
T_5_23_sp4_h_l_1
T_4_19_sp4_v_t_36
T_4_15_sp4_v_t_41
T_4_16_lc_trk_g2_1
T_4_16_wire_logic_cluster/lc_4/in_3

T_7_23_wire_logic_cluster/lc_2/out
T_5_23_sp4_h_l_1
T_4_23_sp4_v_t_42
T_4_27_lc_trk_g0_7
T_4_27_wire_logic_cluster/lc_2/in_3

End 

Net : measured_delay_tr_11
T_9_18_wire_logic_cluster/lc_6/out
T_9_19_lc_trk_g1_6
T_9_19_wire_logic_cluster/lc_4/in_1

T_9_18_wire_logic_cluster/lc_6/out
T_9_16_sp4_v_t_41
T_6_20_sp4_h_l_4
T_2_20_sp4_h_l_4
T_4_20_lc_trk_g2_1
T_4_20_wire_logic_cluster/lc_4/in_3

T_9_18_wire_logic_cluster/lc_6/out
T_0_18_sp12_h_l_0
T_4_18_lc_trk_g1_3
T_4_18_wire_logic_cluster/lc_3/in_3

End 

Net : delay_measurement_inst.N_164
T_10_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g2_0
T_9_17_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.un3_elapsed_time_tr_0_a4_0_3_cascade_
T_10_15_wire_logic_cluster/lc_5/ltout
T_10_15_wire_logic_cluster/lc_6/in_2

End 

Net : measured_delay_tr_13
T_9_18_wire_logic_cluster/lc_7/out
T_9_19_lc_trk_g1_7
T_9_19_input_2_4
T_9_19_wire_logic_cluster/lc_4/in_2

T_9_18_wire_logic_cluster/lc_7/out
T_9_16_sp4_v_t_43
T_6_20_sp4_h_l_6
T_2_20_sp4_h_l_2
T_4_20_lc_trk_g3_7
T_4_20_wire_logic_cluster/lc_1/in_3

T_9_18_wire_logic_cluster/lc_7/out
T_9_16_sp4_v_t_43
T_6_20_sp4_h_l_6
T_5_20_lc_trk_g0_6
T_5_20_wire_logic_cluster/lc_5/in_3

End 

Net : delay_measurement_inst.N_187
T_10_17_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_6/in_0

T_10_17_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_2/in_0

T_10_17_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_4/in_0

T_10_17_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_3/in_1

T_10_17_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_5/in_1

T_10_17_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_7/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_7
T_8_13_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g0_7
T_9_13_input_2_5
T_9_13_wire_logic_cluster/lc_5/in_2

T_8_13_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g3_7
T_8_13_wire_logic_cluster/lc_7/in_1

T_8_13_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g0_7
T_9_13_input_2_7
T_9_13_wire_logic_cluster/lc_7/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_7
T_9_21_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g0_7
T_10_21_input_2_5
T_10_21_wire_logic_cluster/lc_5/in_2

T_9_21_wire_logic_cluster/lc_7/out
T_9_21_lc_trk_g3_7
T_9_21_wire_logic_cluster/lc_7/in_1

T_9_21_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g0_7
T_10_21_input_2_7
T_10_21_wire_logic_cluster/lc_7/in_2

End 

Net : measured_delay_tr_10
T_9_18_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g1_0
T_9_19_wire_logic_cluster/lc_4/in_3

T_9_18_wire_logic_cluster/lc_0/out
T_9_16_sp4_v_t_45
T_6_20_sp4_h_l_1
T_2_20_sp4_h_l_9
T_4_20_lc_trk_g2_4
T_4_20_wire_logic_cluster/lc_7/in_3

T_9_18_wire_logic_cluster/lc_0/out
T_9_16_sp4_v_t_45
T_6_20_sp4_h_l_1
T_5_20_lc_trk_g1_1
T_5_20_wire_logic_cluster/lc_1/in_3

End 

Net : measured_delay_tr_9
T_9_17_wire_logic_cluster/lc_1/out
T_9_15_sp4_v_t_47
T_9_19_lc_trk_g1_2
T_9_19_wire_logic_cluster/lc_5/in_0

T_9_17_wire_logic_cluster/lc_1/out
T_9_14_sp4_v_t_42
T_6_18_sp4_h_l_7
T_2_18_sp4_h_l_7
T_4_18_lc_trk_g3_2
T_4_18_input_2_1
T_4_18_wire_logic_cluster/lc_1/in_2

T_9_17_wire_logic_cluster/lc_1/out
T_9_14_sp4_v_t_42
T_6_18_sp4_h_l_7
T_5_18_sp4_v_t_36
T_4_20_lc_trk_g1_1
T_4_20_wire_logic_cluster/lc_5/in_3

End 

Net : measured_delay_hc_6
T_7_23_wire_logic_cluster/lc_3/out
T_5_23_sp4_h_l_3
T_4_23_lc_trk_g0_3
T_4_23_wire_logic_cluster/lc_6/in_3

T_7_23_wire_logic_cluster/lc_3/out
T_7_19_sp4_v_t_43
T_7_15_sp4_v_t_44
T_4_15_sp4_h_l_9
T_4_15_lc_trk_g0_4
T_4_15_wire_logic_cluster/lc_3/in_3

T_7_23_wire_logic_cluster/lc_3/out
T_5_23_sp4_h_l_3
T_4_23_sp4_v_t_44
T_4_24_lc_trk_g2_4
T_4_24_wire_logic_cluster/lc_3/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_8
T_9_22_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g3_0
T_10_21_wire_logic_cluster/lc_6/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_9_22_lc_trk_g3_0
T_9_22_wire_logic_cluster/lc_0/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_22_lc_trk_g1_0
T_10_22_wire_logic_cluster/lc_0/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_8
T_8_14_wire_logic_cluster/lc_0/out
T_9_13_lc_trk_g3_0
T_9_13_wire_logic_cluster/lc_6/in_1

T_8_14_wire_logic_cluster/lc_0/out
T_8_14_lc_trk_g3_0
T_8_14_wire_logic_cluster/lc_0/in_1

T_8_14_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g1_0
T_9_14_wire_logic_cluster/lc_0/in_1

End 

Net : measured_delay_hc_17
T_7_23_wire_logic_cluster/lc_4/out
T_5_23_sp4_h_l_5
T_4_23_lc_trk_g1_5
T_4_23_wire_logic_cluster/lc_1/in_1

T_7_23_wire_logic_cluster/lc_4/out
T_7_22_sp4_v_t_40
T_4_22_sp4_h_l_11
T_4_22_lc_trk_g1_6
T_4_22_wire_logic_cluster/lc_2/in_1

T_7_23_wire_logic_cluster/lc_4/out
T_5_23_sp4_h_l_5
T_4_19_sp4_v_t_47
T_4_15_sp4_v_t_47
T_4_16_lc_trk_g2_7
T_4_16_wire_logic_cluster/lc_2/in_3

T_7_23_wire_logic_cluster/lc_4/out
T_5_23_sp4_h_l_5
T_4_23_sp4_v_t_46
T_4_27_lc_trk_g1_3
T_4_27_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_inst1.stoper_tr.N_50
T_8_19_wire_logic_cluster/lc_5/out
T_9_19_sp4_h_l_10
T_5_19_sp4_h_l_6
T_4_15_sp4_v_t_46
T_4_18_lc_trk_g0_6
T_4_18_wire_logic_cluster/lc_4/in_0

T_8_19_wire_logic_cluster/lc_5/out
T_9_19_sp4_h_l_10
T_5_19_sp4_h_l_6
T_4_15_sp4_v_t_46
T_4_18_lc_trk_g0_6
T_4_18_wire_logic_cluster/lc_0/in_0

T_8_19_wire_logic_cluster/lc_5/out
T_9_19_sp4_h_l_10
T_5_19_sp4_h_l_6
T_4_15_sp4_v_t_46
T_4_18_lc_trk_g0_6
T_4_18_wire_logic_cluster/lc_6/in_0

T_8_19_wire_logic_cluster/lc_5/out
T_7_19_sp4_h_l_2
T_6_15_sp4_v_t_39
T_5_16_lc_trk_g2_7
T_5_16_wire_logic_cluster/lc_7/in_0

T_8_19_wire_logic_cluster/lc_5/out
T_7_19_sp4_h_l_2
T_6_15_sp4_v_t_39
T_5_16_lc_trk_g2_7
T_5_16_wire_logic_cluster/lc_5/in_0

T_8_19_wire_logic_cluster/lc_5/out
T_0_19_sp12_h_l_1
T_4_19_lc_trk_g1_2
T_4_19_wire_logic_cluster/lc_1/in_0

T_8_19_wire_logic_cluster/lc_5/out
T_7_19_sp4_h_l_2
T_6_15_sp4_v_t_39
T_5_16_lc_trk_g2_7
T_5_16_wire_logic_cluster/lc_6/in_1

T_8_19_wire_logic_cluster/lc_5/out
T_0_19_sp12_h_l_1
T_4_19_lc_trk_g1_2
T_4_19_wire_logic_cluster/lc_4/in_1

T_8_19_wire_logic_cluster/lc_5/out
T_0_19_sp12_h_l_1
T_4_19_lc_trk_g1_2
T_4_19_wire_logic_cluster/lc_2/in_1

T_8_19_wire_logic_cluster/lc_5/out
T_0_19_sp12_h_l_1
T_4_19_lc_trk_g1_2
T_4_19_wire_logic_cluster/lc_6/in_1

T_8_19_wire_logic_cluster/lc_5/out
T_0_19_sp12_h_l_1
T_4_19_lc_trk_g1_2
T_4_19_input_2_5
T_4_19_wire_logic_cluster/lc_5/in_2

T_8_19_wire_logic_cluster/lc_5/out
T_0_19_sp12_h_l_1
T_4_19_lc_trk_g1_2
T_4_19_input_2_3
T_4_19_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_a2_0_0_6
T_9_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_40
T_8_19_lc_trk_g3_0
T_8_19_wire_logic_cluster/lc_5/in_0

T_9_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_40
T_6_18_sp4_h_l_11
T_2_18_sp4_h_l_2
T_4_18_lc_trk_g2_7
T_4_18_wire_logic_cluster/lc_1/in_0

T_9_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_40
T_6_18_sp4_h_l_11
T_5_18_sp4_v_t_46
T_4_20_lc_trk_g2_3
T_4_20_input_2_5
T_4_20_wire_logic_cluster/lc_5/in_2

End 

Net : measured_delay_hc_4
T_7_22_wire_logic_cluster/lc_5/out
T_5_22_sp4_h_l_7
T_4_22_lc_trk_g0_7
T_4_22_wire_logic_cluster/lc_0/in_3

T_7_22_wire_logic_cluster/lc_5/out
T_5_22_sp4_h_l_7
T_4_18_sp4_v_t_42
T_4_14_sp4_v_t_38
T_4_15_lc_trk_g3_6
T_4_15_wire_logic_cluster/lc_2/in_3

T_7_22_wire_logic_cluster/lc_5/out
T_5_22_sp4_h_l_7
T_4_22_sp4_v_t_42
T_4_24_lc_trk_g3_7
T_4_24_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_hc.N_144
T_4_22_wire_logic_cluster/lc_3/out
T_4_13_sp12_v_t_22
T_4_15_lc_trk_g2_5
T_4_15_wire_logic_cluster/lc_4/in_3

T_4_22_wire_logic_cluster/lc_3/out
T_4_21_sp4_v_t_38
T_4_24_lc_trk_g1_6
T_4_24_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst1.stoper_tr.N_38
T_5_19_wire_logic_cluster/lc_6/out
T_5_17_sp4_v_t_41
T_4_18_lc_trk_g3_1
T_4_18_wire_logic_cluster/lc_3/in_1

T_5_19_wire_logic_cluster/lc_6/out
T_5_17_sp4_v_t_41
T_4_18_lc_trk_g3_1
T_4_18_wire_logic_cluster/lc_5/in_1

T_5_19_wire_logic_cluster/lc_6/out
T_5_17_sp4_v_t_41
T_4_18_lc_trk_g3_1
T_4_18_wire_logic_cluster/lc_1/in_3

T_5_19_wire_logic_cluster/lc_6/out
T_5_20_lc_trk_g1_6
T_5_20_wire_logic_cluster/lc_1/in_0

T_5_19_wire_logic_cluster/lc_6/out
T_5_20_lc_trk_g1_6
T_5_20_wire_logic_cluster/lc_5/in_0

T_5_19_wire_logic_cluster/lc_6/out
T_4_20_lc_trk_g0_6
T_4_20_wire_logic_cluster/lc_4/in_0

T_5_19_wire_logic_cluster/lc_6/out
T_4_20_lc_trk_g0_6
T_4_20_wire_logic_cluster/lc_7/in_1

T_5_19_wire_logic_cluster/lc_6/out
T_4_20_lc_trk_g0_6
T_4_20_wire_logic_cluster/lc_3/in_1

T_5_19_wire_logic_cluster/lc_6/out
T_4_20_lc_trk_g0_6
T_4_20_wire_logic_cluster/lc_1/in_1

T_5_19_wire_logic_cluster/lc_6/out
T_4_20_lc_trk_g0_6
T_4_20_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_tr.N_32
T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_5_19_lc_trk_g1_1
T_5_19_wire_logic_cluster/lc_6/in_0

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_5_19_sp4_v_t_44
T_5_20_lc_trk_g3_4
T_5_20_wire_logic_cluster/lc_3/in_0

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_5_19_sp4_v_t_38
T_4_20_lc_trk_g2_6
T_4_20_wire_logic_cluster/lc_6/in_0

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_5_19_sp4_v_t_38
T_4_20_lc_trk_g2_6
T_4_20_wire_logic_cluster/lc_0/in_0

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_5_19_sp4_v_t_44
T_5_20_lc_trk_g3_4
T_5_20_wire_logic_cluster/lc_4/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_9
T_8_14_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_7/in_1

T_8_14_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g3_1
T_8_14_wire_logic_cluster/lc_1/in_1

T_8_14_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g1_1
T_9_14_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_9
T_9_22_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g3_1
T_10_21_wire_logic_cluster/lc_7/in_1

T_9_22_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g3_1
T_9_22_wire_logic_cluster/lc_1/in_1

T_9_22_wire_logic_cluster/lc_1/out
T_10_22_lc_trk_g1_1
T_10_22_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_24
T_10_23_wire_logic_cluster/lc_6/cout
T_10_23_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_24
T_9_15_wire_logic_cluster/lc_6/cout
T_9_15_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_hc_timer.counter_cry_22
T_9_23_wire_logic_cluster/lc_6/cout
T_9_23_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_22
T_8_15_wire_logic_cluster/lc_6/cout
T_8_15_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_27
T_9_16_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g1_0
T_10_16_wire_logic_cluster/lc_5/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.delay_tr_reg_5_i_o2_6_19_cascade_
T_10_16_wire_logic_cluster/lc_5/ltout
T_10_16_wire_logic_cluster/lc_6/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_26
T_9_15_wire_logic_cluster/lc_7/out
T_10_16_lc_trk_g3_7
T_10_16_wire_logic_cluster/lc_5/in_1

End 

Net : measured_delay_hc_16
T_7_23_wire_logic_cluster/lc_5/out
T_5_23_sp4_h_l_7
T_4_23_lc_trk_g1_7
T_4_23_wire_logic_cluster/lc_1/in_3

T_7_23_wire_logic_cluster/lc_5/out
T_7_22_sp4_v_t_42
T_4_22_sp4_h_l_7
T_4_22_lc_trk_g1_2
T_4_22_wire_logic_cluster/lc_2/in_3

T_7_23_wire_logic_cluster/lc_5/out
T_7_19_sp4_v_t_47
T_7_15_sp4_v_t_43
T_4_15_sp4_h_l_6
T_4_15_lc_trk_g0_3
T_4_15_wire_logic_cluster/lc_6/in_3

T_7_23_wire_logic_cluster/lc_5/out
T_7_22_sp4_v_t_42
T_4_26_sp4_h_l_7
T_4_26_lc_trk_g1_2
T_4_26_wire_logic_cluster/lc_6/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.N_180_cascade_
T_10_17_wire_logic_cluster/lc_5/ltout
T_10_17_wire_logic_cluster/lc_6/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_25
T_9_15_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g3_6
T_10_16_input_2_5
T_10_16_wire_logic_cluster/lc_5/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_21
T_9_23_wire_logic_cluster/lc_5/cout
T_9_23_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_23
T_9_15_wire_logic_cluster/lc_5/cout
T_9_15_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_21
T_8_15_wire_logic_cluster/lc_5/cout
T_8_15_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_23
T_10_23_wire_logic_cluster/lc_5/cout
T_10_23_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_28
T_9_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g1_1
T_10_16_wire_logic_cluster/lc_5/in_3

End 

Net : phase_controller_inst1.stoper_tr.N_33
T_8_19_wire_logic_cluster/lc_7/out
T_8_18_sp4_v_t_46
T_5_18_sp4_h_l_11
T_4_18_lc_trk_g0_3
T_4_18_wire_logic_cluster/lc_7/in_0

T_8_19_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_38
T_5_16_sp4_h_l_9
T_5_16_lc_trk_g0_4
T_5_16_wire_logic_cluster/lc_6/in_0

T_8_19_wire_logic_cluster/lc_7/out
T_0_19_sp12_h_l_5
T_4_19_lc_trk_g0_6
T_4_19_wire_logic_cluster/lc_4/in_0

T_8_19_wire_logic_cluster/lc_7/out
T_0_19_sp12_h_l_5
T_4_19_lc_trk_g0_6
T_4_19_wire_logic_cluster/lc_2/in_0

T_8_19_wire_logic_cluster/lc_7/out
T_0_19_sp12_h_l_5
T_4_19_lc_trk_g0_6
T_4_19_wire_logic_cluster/lc_6/in_0

T_8_19_wire_logic_cluster/lc_7/out
T_0_19_sp12_h_l_5
T_4_19_lc_trk_g0_6
T_4_19_wire_logic_cluster/lc_0/in_0

T_8_19_wire_logic_cluster/lc_7/out
T_8_18_sp4_v_t_46
T_5_18_sp4_h_l_11
T_4_18_lc_trk_g0_3
T_4_18_wire_logic_cluster/lc_0/in_1

T_8_19_wire_logic_cluster/lc_7/out
T_8_18_sp4_v_t_46
T_5_18_sp4_h_l_11
T_4_18_lc_trk_g0_3
T_4_18_wire_logic_cluster/lc_6/in_1

T_8_19_wire_logic_cluster/lc_7/out
T_8_18_sp4_v_t_46
T_5_18_sp4_h_l_11
T_4_18_lc_trk_g0_3
T_4_18_wire_logic_cluster/lc_2/in_1

T_8_19_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_38
T_5_16_sp4_h_l_9
T_5_16_lc_trk_g0_4
T_5_16_wire_logic_cluster/lc_7/in_1

T_8_19_wire_logic_cluster/lc_7/out
T_0_19_sp12_h_l_5
T_4_19_lc_trk_g0_6
T_4_19_wire_logic_cluster/lc_1/in_1

T_8_19_wire_logic_cluster/lc_7/out
T_8_18_sp4_v_t_46
T_5_18_sp4_h_l_11
T_4_18_lc_trk_g0_3
T_4_18_wire_logic_cluster/lc_4/in_3

T_8_19_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_38
T_5_16_sp4_h_l_9
T_5_16_lc_trk_g0_4
T_5_16_wire_logic_cluster/lc_5/in_3

T_8_19_wire_logic_cluster/lc_7/out
T_0_19_sp12_h_l_5
T_4_19_lc_trk_g0_6
T_4_19_wire_logic_cluster/lc_5/in_3

T_8_19_wire_logic_cluster/lc_7/out
T_0_19_sp12_h_l_5
T_4_19_lc_trk_g0_6
T_4_19_wire_logic_cluster/lc_3/in_3

T_8_19_wire_logic_cluster/lc_7/out
T_0_19_sp12_h_l_5
T_4_19_lc_trk_g0_6
T_4_19_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_a2_0_9
T_9_19_wire_logic_cluster/lc_5/out
T_8_19_lc_trk_g3_5
T_8_19_wire_logic_cluster/lc_7/in_3

End 

Net : delay_measurement_inst.elapsed_time_hc_8
T_10_21_wire_logic_cluster/lc_5/out
T_10_19_sp4_v_t_39
T_7_23_sp4_h_l_2
T_8_23_lc_trk_g3_2
T_8_23_input_2_7
T_8_23_wire_logic_cluster/lc_7/in_2

T_10_21_wire_logic_cluster/lc_5/out
T_10_20_sp4_v_t_42
T_7_24_sp4_h_l_0
T_7_24_lc_trk_g1_5
T_7_24_input_2_2
T_7_24_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.elapsed_time_hc_7
T_10_21_wire_logic_cluster/lc_4/out
T_10_19_sp4_v_t_37
T_7_23_sp4_h_l_0
T_8_23_lc_trk_g2_0
T_8_23_wire_logic_cluster/lc_7/in_1

T_10_21_wire_logic_cluster/lc_4/out
T_10_20_sp4_v_t_40
T_7_24_sp4_h_l_10
T_7_24_lc_trk_g1_7
T_7_24_input_2_0
T_7_24_wire_logic_cluster/lc_0/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.N_237_cascade_
T_8_23_wire_logic_cluster/lc_3/ltout
T_8_23_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_a2Z0Z_9_cascade_
T_4_22_wire_logic_cluster/lc_6/ltout
T_4_22_wire_logic_cluster/lc_7/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_20
T_9_23_wire_logic_cluster/lc_4/cout
T_9_23_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_22
T_10_23_wire_logic_cluster/lc_4/cout
T_10_23_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_22
T_9_15_wire_logic_cluster/lc_4/cout
T_9_15_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_20
T_8_15_wire_logic_cluster/lc_4/cout
T_8_15_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_20
T_9_15_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_6/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_21
T_10_23_wire_logic_cluster/lc_3/cout
T_10_23_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_21
T_9_15_wire_logic_cluster/lc_3/cout
T_9_15_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_hc_timer.counter_cry_19
T_9_23_wire_logic_cluster/lc_3/cout
T_9_23_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_19
T_8_15_wire_logic_cluster/lc_3/cout
T_8_15_wire_logic_cluster/lc_4/in_3

Net : phase_controller_inst1.stoper_hc.target_time_6_f0_0_a2_3Z0Z_3_cascade_
T_4_22_wire_logic_cluster/lc_2/ltout
T_4_22_wire_logic_cluster/lc_3/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_10
T_9_22_wire_logic_cluster/lc_2/out
T_10_22_lc_trk_g0_2
T_10_22_input_2_0
T_10_22_wire_logic_cluster/lc_0/in_2

T_9_22_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g1_2
T_9_22_wire_logic_cluster/lc_2/in_1

T_9_22_wire_logic_cluster/lc_2/out
T_10_22_lc_trk_g0_2
T_10_22_input_2_2
T_10_22_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_10
T_8_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g0_2
T_9_14_input_2_0
T_9_14_wire_logic_cluster/lc_0/in_2

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_lc_trk_g1_2
T_8_14_wire_logic_cluster/lc_2/in_1

T_8_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g0_2
T_9_14_input_2_2
T_9_14_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_18
T_9_23_wire_logic_cluster/lc_2/cout
T_9_23_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_20
T_10_23_wire_logic_cluster/lc_2/cout
T_10_23_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_20
T_9_15_wire_logic_cluster/lc_2/cout
T_9_15_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_18
T_8_15_wire_logic_cluster/lc_2/cout
T_8_15_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_11
T_8_14_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g0_3
T_9_14_input_2_1
T_9_14_wire_logic_cluster/lc_1/in_2

T_8_14_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g1_3
T_8_14_wire_logic_cluster/lc_3/in_1

T_8_14_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g0_3
T_9_14_input_2_3
T_9_14_wire_logic_cluster/lc_3/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_11
T_9_22_wire_logic_cluster/lc_3/out
T_10_22_lc_trk_g0_3
T_10_22_input_2_1
T_10_22_wire_logic_cluster/lc_1/in_2

T_9_22_wire_logic_cluster/lc_3/out
T_9_22_lc_trk_g1_3
T_9_22_wire_logic_cluster/lc_3/in_1

T_9_22_wire_logic_cluster/lc_3/out
T_10_22_lc_trk_g0_3
T_10_22_input_2_3
T_10_22_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_a2_1Z0Z_6_cascade_
T_4_23_wire_logic_cluster/lc_6/ltout
T_4_23_wire_logic_cluster/lc_7/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.runningZ0
T_11_13_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_1/in_3

T_11_13_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_5/in_3

T_11_13_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g1_5
T_10_14_wire_logic_cluster/lc_5/in_3

T_11_13_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_5/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.N_255_i
T_11_14_wire_logic_cluster/lc_1/out
T_7_14_sp12_h_l_1
T_6_14_sp12_v_t_22
T_6_26_sp12_v_t_22
T_6_31_lc_trk_g1_6
T_6_31_wire_gbuf/in

End 

Net : delay_measurement_inst.delay_tr_timer.N_255_i_g
T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_16_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_16_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_16_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_16_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_16_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_15_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_15_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_15_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_15_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_15_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_15_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_15_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_15_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_14_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_14_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_14_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_14_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_14_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_14_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_14_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_14_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_13_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_13_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_13_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_13_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_13_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_13_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_13_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_13_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_13_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_13_wire_logic_cluster/lc_0/cen

End 

Net : delay_measurement_inst.stop_timer_trZ0
T_12_13_wire_logic_cluster/lc_3/out
T_11_14_lc_trk_g1_3
T_11_14_wire_logic_cluster/lc_1/in_1

T_12_13_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g1_3
T_12_13_wire_logic_cluster/lc_5/in_1

T_12_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_5/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_12
T_8_14_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g1_4
T_9_14_wire_logic_cluster/lc_2/in_1

T_8_14_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g3_4
T_8_14_wire_logic_cluster/lc_4/in_1

T_8_14_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g1_4
T_9_14_wire_logic_cluster/lc_4/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_12
T_9_22_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g1_4
T_10_22_wire_logic_cluster/lc_2/in_1

T_9_22_wire_logic_cluster/lc_4/out
T_9_22_lc_trk_g3_4
T_9_22_wire_logic_cluster/lc_4/in_1

T_9_22_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g1_4
T_10_22_wire_logic_cluster/lc_4/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.counter_cry_17
T_8_15_wire_logic_cluster/lc_1/cout
T_8_15_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_hc_timer.counter_cry_17
T_9_23_wire_logic_cluster/lc_1/cout
T_9_23_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_19
T_9_15_wire_logic_cluster/lc_1/cout
T_9_15_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_19
T_10_23_wire_logic_cluster/lc_1/cout
T_10_23_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_13
T_8_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_3/in_1

T_8_14_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g1_5
T_8_14_wire_logic_cluster/lc_5/in_1

T_8_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_13
T_9_22_wire_logic_cluster/lc_5/out
T_10_22_lc_trk_g1_5
T_10_22_wire_logic_cluster/lc_3/in_1

T_9_22_wire_logic_cluster/lc_5/out
T_9_22_lc_trk_g1_5
T_9_22_wire_logic_cluster/lc_5/in_1

T_9_22_wire_logic_cluster/lc_5/out
T_10_22_lc_trk_g1_5
T_10_22_wire_logic_cluster/lc_5/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_16
T_9_23_wire_logic_cluster/lc_0/cout
T_9_23_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_18
T_9_15_wire_logic_cluster/lc_0/cout
T_9_15_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_16
T_8_15_wire_logic_cluster/lc_0/cout
T_8_15_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_18
T_10_23_wire_logic_cluster/lc_0/cout
T_10_23_wire_logic_cluster/lc_1/in_3

Net : bfn_10_23_0_
T_10_23_wire_logic_cluster/carry_in_mux/cout
T_10_23_wire_logic_cluster/lc_0/in_3

Net : bfn_8_15_0_
T_8_15_wire_logic_cluster/carry_in_mux/cout
T_8_15_wire_logic_cluster/lc_0/in_3

Net : bfn_9_23_0_
T_9_23_wire_logic_cluster/carry_in_mux/cout
T_9_23_wire_logic_cluster/lc_0/in_3

Net : bfn_9_15_0_
T_9_15_wire_logic_cluster/carry_in_mux/cout
T_9_15_wire_logic_cluster/lc_0/in_3

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_14
T_9_22_wire_logic_cluster/lc_6/out
T_10_22_lc_trk_g0_6
T_10_22_input_2_4
T_10_22_wire_logic_cluster/lc_4/in_2

T_9_22_wire_logic_cluster/lc_6/out
T_9_22_lc_trk_g1_6
T_9_22_wire_logic_cluster/lc_6/in_1

T_9_22_wire_logic_cluster/lc_6/out
T_10_22_lc_trk_g0_6
T_10_22_input_2_6
T_10_22_wire_logic_cluster/lc_6/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_14
T_8_14_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g0_6
T_9_14_input_2_4
T_9_14_wire_logic_cluster/lc_4/in_2

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g1_6
T_8_14_wire_logic_cluster/lc_6/in_1

T_8_14_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g0_6
T_9_14_input_2_6
T_9_14_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_o2Z0Z_9
T_4_23_wire_logic_cluster/lc_2/out
T_4_13_sp12_v_t_23
T_4_16_lc_trk_g2_3
T_4_16_wire_logic_cluster/lc_5/in_0

T_4_23_wire_logic_cluster/lc_2/out
T_4_13_sp12_v_t_23
T_4_16_lc_trk_g2_3
T_4_16_wire_logic_cluster/lc_3/in_0

T_4_23_wire_logic_cluster/lc_2/out
T_4_13_sp12_v_t_23
T_4_16_lc_trk_g2_3
T_4_16_wire_logic_cluster/lc_1/in_0

T_4_23_wire_logic_cluster/lc_2/out
T_4_13_sp12_v_t_23
T_4_15_lc_trk_g2_4
T_4_15_wire_logic_cluster/lc_5/in_1

T_4_23_wire_logic_cluster/lc_2/out
T_4_13_sp12_v_t_23
T_4_16_lc_trk_g2_3
T_4_16_input_2_7
T_4_16_wire_logic_cluster/lc_7/in_2

T_4_23_wire_logic_cluster/lc_2/out
T_5_22_sp4_v_t_37
T_4_25_lc_trk_g2_5
T_4_25_wire_logic_cluster/lc_1/in_0

T_4_23_wire_logic_cluster/lc_2/out
T_5_22_sp4_v_t_37
T_4_25_lc_trk_g2_5
T_4_25_wire_logic_cluster/lc_2/in_1

T_4_23_wire_logic_cluster/lc_2/out
T_5_22_sp4_v_t_37
T_4_25_lc_trk_g2_5
T_4_25_wire_logic_cluster/lc_6/in_1

T_4_23_wire_logic_cluster/lc_2/out
T_5_22_sp4_v_t_37
T_4_25_lc_trk_g2_5
T_4_25_wire_logic_cluster/lc_4/in_1

T_4_23_wire_logic_cluster/lc_2/out
T_5_22_sp4_v_t_37
T_4_25_lc_trk_g2_5
T_4_25_input_2_5
T_4_25_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_time_6_i_o2Z0Z_15_cascade_
T_4_23_wire_logic_cluster/lc_1/ltout
T_4_23_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_tr.N_32_cascade_
T_8_19_wire_logic_cluster/lc_6/ltout
T_8_19_wire_logic_cluster/lc_7/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.N_253_i
T_13_21_wire_logic_cluster/lc_2/out
T_13_19_sp12_v_t_23
T_13_31_lc_trk_g1_0
T_13_31_wire_gbuf/in

End 

Net : delay_measurement_inst.stop_timer_hcZ0
T_13_19_wire_logic_cluster/lc_5/out
T_13_18_sp4_v_t_42
T_13_21_lc_trk_g1_2
T_13_21_wire_logic_cluster/lc_2/in_1

T_13_19_wire_logic_cluster/lc_5/out
T_13_18_sp4_v_t_42
T_13_21_lc_trk_g1_2
T_13_21_wire_logic_cluster/lc_6/in_1

T_13_19_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g0_5
T_13_20_wire_logic_cluster/lc_5/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.N_253_i_g
T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_24_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_24_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_24_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_24_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_24_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_23_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_23_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_23_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_23_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_23_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_23_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_23_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_23_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_22_wire_logic_cluster/lc_6/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_22_wire_logic_cluster/lc_6/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_22_wire_logic_cluster/lc_6/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_22_wire_logic_cluster/lc_6/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_22_wire_logic_cluster/lc_6/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_22_wire_logic_cluster/lc_6/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_22_wire_logic_cluster/lc_6/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_22_wire_logic_cluster/lc_6/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_21_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_21_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_21_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_21_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_21_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_21_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_21_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_21_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_21_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_21_wire_logic_cluster/lc_1/cen

End 

Net : delay_measurement_inst.delay_tr_timer.N_256_i
T_12_13_wire_logic_cluster/lc_5/out
T_12_6_sp12_v_t_22
T_12_0_span12_vert_10
T_12_0_lc_trk_g1_2
T_12_0_wire_gbuf/in

End 

Net : delay_measurement_inst.start_timer_trZ0
T_12_12_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g1_2
T_12_13_wire_logic_cluster/lc_5/in_0

T_12_12_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g1_2
T_11_13_wire_logic_cluster/lc_5/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.N_256_i_g
T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_13_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_13_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_13_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_13_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_13_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_13_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_13_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_13_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_14_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_14_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_14_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_14_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_14_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_14_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_14_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_14_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_16_wire_logic_cluster/lc_0/cen

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_15
T_8_14_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g0_7
T_9_14_input_2_5
T_9_14_wire_logic_cluster/lc_5/in_2

T_8_14_wire_logic_cluster/lc_7/out
T_8_14_lc_trk_g3_7
T_8_14_wire_logic_cluster/lc_7/in_1

T_8_14_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g0_7
T_9_14_input_2_7
T_9_14_wire_logic_cluster/lc_7/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_15
T_9_22_wire_logic_cluster/lc_7/out
T_10_22_lc_trk_g0_7
T_10_22_input_2_5
T_10_22_wire_logic_cluster/lc_5/in_2

T_9_22_wire_logic_cluster/lc_7/out
T_9_22_lc_trk_g3_7
T_9_22_wire_logic_cluster/lc_7/in_1

T_9_22_wire_logic_cluster/lc_7/out
T_10_22_lc_trk_g0_7
T_10_22_input_2_7
T_10_22_wire_logic_cluster/lc_7/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_16
T_9_23_wire_logic_cluster/lc_0/out
T_10_22_lc_trk_g3_0
T_10_22_wire_logic_cluster/lc_6/in_1

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_lc_trk_g3_0
T_9_23_wire_logic_cluster/lc_0/in_1

T_9_23_wire_logic_cluster/lc_0/out
T_10_23_lc_trk_g1_0
T_10_23_wire_logic_cluster/lc_0/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_16
T_8_15_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g3_0
T_9_14_wire_logic_cluster/lc_6/in_1

T_8_15_wire_logic_cluster/lc_0/out
T_8_15_lc_trk_g3_0
T_8_15_wire_logic_cluster/lc_0/in_1

T_8_15_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g1_0
T_9_15_wire_logic_cluster/lc_0/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.runningZ0
T_13_20_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g0_5
T_13_21_wire_logic_cluster/lc_2/in_3

T_13_20_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g0_5
T_13_21_wire_logic_cluster/lc_7/in_0

T_13_20_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g0_5
T_13_21_wire_logic_cluster/lc_6/in_3

T_13_20_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g1_5
T_13_20_wire_logic_cluster/lc_5/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_17
T_8_15_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_7/in_1

T_8_15_wire_logic_cluster/lc_1/out
T_8_15_lc_trk_g3_1
T_8_15_wire_logic_cluster/lc_1/in_1

T_8_15_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g1_1
T_9_15_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_17
T_9_23_wire_logic_cluster/lc_1/out
T_10_22_lc_trk_g3_1
T_10_22_wire_logic_cluster/lc_7/in_1

T_9_23_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g3_1
T_9_23_wire_logic_cluster/lc_1/in_1

T_9_23_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g1_1
T_10_23_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_14
T_9_22_wire_logic_cluster/lc_6/cout
T_9_22_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_16
T_10_22_wire_logic_cluster/lc_6/cout
T_10_22_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_16
T_9_14_wire_logic_cluster/lc_6/cout
T_9_14_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_14
T_8_14_wire_logic_cluster/lc_6/cout
T_8_14_wire_logic_cluster/lc_7/in_3

Net : phase_controller_slave.stoper_tr.stoper_state_0_sqmuxa
T_4_21_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_43
T_5_22_sp4_v_t_39
T_5_18_sp4_v_t_47
T_5_14_sp4_v_t_47
T_5_16_lc_trk_g2_2
T_5_16_wire_logic_cluster/lc_0/cen

T_4_21_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_43
T_5_22_sp4_v_t_39
T_5_18_sp4_v_t_47
T_5_14_sp4_v_t_47
T_5_16_lc_trk_g2_2
T_5_16_wire_logic_cluster/lc_0/cen

T_4_21_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_43
T_5_22_sp4_v_t_39
T_5_18_sp4_v_t_47
T_5_14_sp4_v_t_47
T_5_16_lc_trk_g2_2
T_5_16_wire_logic_cluster/lc_0/cen

T_4_21_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_43
T_5_22_sp4_v_t_39
T_5_18_sp4_v_t_47
T_5_20_lc_trk_g2_2
T_5_20_wire_logic_cluster/lc_3/cen

T_4_21_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_43
T_5_22_sp4_v_t_39
T_5_18_sp4_v_t_47
T_5_20_lc_trk_g2_2
T_5_20_wire_logic_cluster/lc_3/cen

T_4_21_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_43
T_5_22_sp4_v_t_39
T_5_18_sp4_v_t_47
T_5_20_lc_trk_g2_2
T_5_20_wire_logic_cluster/lc_3/cen

T_4_21_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_43
T_5_22_sp4_v_t_39
T_5_18_sp4_v_t_47
T_5_20_lc_trk_g2_2
T_5_20_wire_logic_cluster/lc_3/cen

T_4_21_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_43
T_5_22_sp4_v_t_39
T_5_18_sp4_v_t_47
T_5_20_lc_trk_g2_2
T_5_20_wire_logic_cluster/lc_3/cen

T_4_21_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_43
T_5_22_sp4_v_t_39
T_5_18_sp4_v_t_47
T_5_20_lc_trk_g2_2
T_5_20_wire_logic_cluster/lc_3/cen

T_4_21_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_43
T_5_22_sp4_v_t_39
T_5_18_sp4_v_t_47
T_5_20_lc_trk_g2_2
T_5_20_wire_logic_cluster/lc_3/cen

T_4_21_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_43
T_5_22_sp4_v_t_39
T_5_18_sp4_v_t_47
T_5_20_lc_trk_g2_2
T_5_20_wire_logic_cluster/lc_3/cen

T_4_21_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_43
T_2_18_sp4_h_l_6
T_4_18_lc_trk_g3_3
T_4_18_wire_logic_cluster/lc_1/cen

T_4_21_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_43
T_2_18_sp4_h_l_6
T_4_18_lc_trk_g3_3
T_4_18_wire_logic_cluster/lc_1/cen

T_4_21_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_43
T_2_18_sp4_h_l_6
T_4_18_lc_trk_g3_3
T_4_18_wire_logic_cluster/lc_1/cen

T_4_21_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_43
T_2_18_sp4_h_l_6
T_4_18_lc_trk_g3_3
T_4_18_wire_logic_cluster/lc_1/cen

T_4_21_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_43
T_2_18_sp4_h_l_6
T_4_18_lc_trk_g3_3
T_4_18_wire_logic_cluster/lc_1/cen

T_4_21_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_43
T_2_18_sp4_h_l_6
T_4_18_lc_trk_g3_3
T_4_18_wire_logic_cluster/lc_1/cen

T_4_21_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_43
T_2_18_sp4_h_l_6
T_4_18_lc_trk_g3_3
T_4_18_wire_logic_cluster/lc_1/cen

T_4_21_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_43
T_2_18_sp4_h_l_6
T_4_18_lc_trk_g3_3
T_4_18_wire_logic_cluster/lc_1/cen

End 

Net : measured_delay_tr_2
T_9_17_wire_logic_cluster/lc_6/out
T_10_15_sp4_v_t_40
T_7_19_sp4_h_l_10
T_8_19_lc_trk_g2_2
T_8_19_wire_logic_cluster/lc_3/in_1

T_9_17_wire_logic_cluster/lc_6/out
T_10_15_sp4_v_t_40
T_7_19_sp4_h_l_10
T_3_19_sp4_h_l_1
T_4_19_lc_trk_g3_1
T_4_19_wire_logic_cluster/lc_5/in_1

T_9_17_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_37
T_7_18_sp4_h_l_0
T_3_18_sp4_h_l_0
T_4_18_lc_trk_g2_0
T_4_18_input_2_4
T_4_18_wire_logic_cluster/lc_4/in_2

End 

Net : measured_delay_hc_2
T_7_22_wire_logic_cluster/lc_1/out
T_3_22_sp12_h_l_1
T_4_22_lc_trk_g0_5
T_4_22_wire_logic_cluster/lc_4/in_3

T_7_22_wire_logic_cluster/lc_1/out
T_8_19_sp4_v_t_43
T_8_15_sp4_v_t_44
T_5_15_sp4_h_l_9
T_4_15_lc_trk_g0_1
T_4_15_wire_logic_cluster/lc_0/in_1

T_7_22_wire_logic_cluster/lc_1/out
T_8_20_sp4_v_t_46
T_5_24_sp4_h_l_4
T_4_24_lc_trk_g1_4
T_4_24_wire_logic_cluster/lc_4/in_1

End 

Net : delay_measurement_inst.N_207_cascade_
T_8_23_wire_logic_cluster/lc_5/ltout
T_8_23_wire_logic_cluster/lc_6/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_13
T_9_22_wire_logic_cluster/lc_5/cout
T_9_22_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_15
T_10_22_wire_logic_cluster/lc_5/cout
T_10_22_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_15
T_9_14_wire_logic_cluster/lc_5/cout
T_9_14_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_13
T_8_14_wire_logic_cluster/lc_5/cout
T_8_14_wire_logic_cluster/lc_6/in_3

Net : phase_controller_slave.start_timer_hcZ0
T_5_25_wire_logic_cluster/lc_6/out
T_5_23_sp4_v_t_41
T_2_27_sp4_h_l_4
T_3_27_lc_trk_g3_4
T_3_27_wire_logic_cluster/lc_6/in_1

T_5_25_wire_logic_cluster/lc_6/out
T_5_24_sp4_v_t_44
T_2_28_sp4_h_l_2
T_3_28_lc_trk_g2_2
T_3_28_wire_logic_cluster/lc_6/in_0

T_5_25_wire_logic_cluster/lc_6/out
T_5_23_sp4_v_t_41
T_2_23_sp4_h_l_10
T_3_23_lc_trk_g2_2
T_3_23_wire_logic_cluster/lc_1/in_1

T_5_25_wire_logic_cluster/lc_6/out
T_5_22_sp4_v_t_36
T_2_26_sp4_h_l_6
T_2_26_lc_trk_g0_3
T_2_26_wire_logic_cluster/lc_6/in_1

T_5_25_wire_logic_cluster/lc_6/out
T_5_22_sp4_v_t_36
T_2_26_sp4_h_l_6
T_2_26_lc_trk_g1_3
T_2_26_wire_logic_cluster/lc_3/in_1

T_5_25_wire_logic_cluster/lc_6/out
T_5_24_sp4_v_t_44
T_2_28_sp4_h_l_2
T_2_28_lc_trk_g0_7
T_2_28_wire_logic_cluster/lc_6/in_1

T_5_25_wire_logic_cluster/lc_6/out
T_5_24_sp4_v_t_44
T_2_24_sp4_h_l_9
T_3_24_lc_trk_g2_1
T_3_24_wire_logic_cluster/lc_2/in_1

T_5_25_wire_logic_cluster/lc_6/out
T_5_24_sp4_v_t_44
T_2_24_sp4_h_l_9
T_3_24_lc_trk_g2_1
T_3_24_wire_logic_cluster/lc_6/in_1

T_5_25_wire_logic_cluster/lc_6/out
T_5_24_sp4_v_t_44
T_2_24_sp4_h_l_9
T_3_24_lc_trk_g2_1
T_3_24_wire_logic_cluster/lc_0/in_1

T_5_25_wire_logic_cluster/lc_6/out
T_5_24_sp4_v_t_44
T_2_24_sp4_h_l_9
T_3_24_lc_trk_g2_1
T_3_24_wire_logic_cluster/lc_4/in_1

T_5_25_wire_logic_cluster/lc_6/out
T_5_24_sp4_v_t_44
T_2_24_sp4_h_l_9
T_3_24_lc_trk_g2_1
T_3_24_input_2_3
T_3_24_wire_logic_cluster/lc_3/in_2

T_5_25_wire_logic_cluster/lc_6/out
T_5_24_sp4_v_t_44
T_2_24_sp4_h_l_9
T_3_24_lc_trk_g2_1
T_3_24_input_2_7
T_3_24_wire_logic_cluster/lc_7/in_2

T_5_25_wire_logic_cluster/lc_6/out
T_5_24_sp4_v_t_44
T_2_24_sp4_h_l_9
T_3_24_lc_trk_g2_1
T_3_24_input_2_5
T_3_24_wire_logic_cluster/lc_5/in_2

T_5_25_wire_logic_cluster/lc_6/out
T_5_24_sp4_v_t_44
T_2_24_sp4_h_l_9
T_3_24_lc_trk_g2_1
T_3_24_input_2_1
T_3_24_wire_logic_cluster/lc_1/in_2

T_5_25_wire_logic_cluster/lc_6/out
T_5_22_sp4_v_t_36
T_2_26_sp4_h_l_6
T_2_26_lc_trk_g0_3
T_2_26_input_2_7
T_2_26_wire_logic_cluster/lc_7/in_2

T_5_25_wire_logic_cluster/lc_6/out
T_5_22_sp4_v_t_36
T_2_26_sp4_h_l_6
T_2_26_lc_trk_g0_3
T_2_26_input_2_1
T_2_26_wire_logic_cluster/lc_1/in_2

T_5_25_wire_logic_cluster/lc_6/out
T_5_22_sp4_v_t_36
T_2_26_sp4_h_l_6
T_2_26_lc_trk_g1_3
T_2_26_input_2_4
T_2_26_wire_logic_cluster/lc_4/in_2

T_5_25_wire_logic_cluster/lc_6/out
T_5_23_sp4_v_t_41
T_2_23_sp4_h_l_10
T_3_23_lc_trk_g2_2
T_3_23_input_2_2
T_3_23_wire_logic_cluster/lc_2/in_2

T_5_25_wire_logic_cluster/lc_6/out
T_5_23_sp4_v_t_41
T_2_23_sp4_h_l_10
T_3_23_lc_trk_g2_2
T_3_23_input_2_0
T_3_23_wire_logic_cluster/lc_0/in_2

T_5_25_wire_logic_cluster/lc_6/out
T_5_22_sp4_v_t_36
T_2_26_sp4_h_l_6
T_2_26_lc_trk_g1_3
T_2_26_input_2_0
T_2_26_wire_logic_cluster/lc_0/in_2

T_5_25_wire_logic_cluster/lc_6/out
T_5_22_sp4_v_t_36
T_2_26_sp4_h_l_6
T_2_26_lc_trk_g0_3
T_2_26_input_2_5
T_2_26_wire_logic_cluster/lc_5/in_2

T_5_25_wire_logic_cluster/lc_6/out
T_5_22_sp4_v_t_36
T_2_26_sp4_h_l_6
T_2_26_lc_trk_g1_3
T_2_26_input_2_2
T_2_26_wire_logic_cluster/lc_2/in_2

T_5_25_wire_logic_cluster/lc_6/out
T_5_24_sp4_v_t_44
T_2_28_sp4_h_l_2
T_2_28_lc_trk_g0_7
T_2_28_input_2_1
T_2_28_wire_logic_cluster/lc_1/in_2

T_5_25_wire_logic_cluster/lc_6/out
T_5_25_lc_trk_g2_6
T_5_25_wire_logic_cluster/lc_6/in_0

End 

Net : phase_controller_slave.stoper_hc.stoper_state_0_sqmuxa
T_3_27_wire_logic_cluster/lc_6/out
T_4_26_sp4_v_t_45
T_4_30_sp4_v_t_41
T_4_26_sp4_v_t_42
T_4_22_sp4_v_t_47
T_4_26_lc_trk_g0_2
T_4_26_wire_logic_cluster/lc_6/cen

T_3_27_wire_logic_cluster/lc_6/out
T_4_26_sp4_v_t_45
T_4_30_sp4_v_t_41
T_4_26_sp4_v_t_42
T_4_22_sp4_v_t_47
T_4_24_lc_trk_g2_2
T_4_24_wire_logic_cluster/lc_5/cen

T_3_27_wire_logic_cluster/lc_6/out
T_4_26_sp4_v_t_45
T_4_30_sp4_v_t_41
T_4_26_sp4_v_t_42
T_4_22_sp4_v_t_47
T_4_24_lc_trk_g2_2
T_4_24_wire_logic_cluster/lc_5/cen

T_3_27_wire_logic_cluster/lc_6/out
T_4_26_sp4_v_t_45
T_4_30_sp4_v_t_41
T_4_26_sp4_v_t_42
T_4_22_sp4_v_t_47
T_4_24_lc_trk_g2_2
T_4_24_wire_logic_cluster/lc_5/cen

T_3_27_wire_logic_cluster/lc_6/out
T_4_26_sp4_v_t_45
T_4_30_sp4_v_t_41
T_4_26_sp4_v_t_42
T_4_22_sp4_v_t_47
T_4_24_lc_trk_g2_2
T_4_24_wire_logic_cluster/lc_5/cen

T_3_27_wire_logic_cluster/lc_6/out
T_4_26_sp4_v_t_45
T_4_30_sp4_v_t_41
T_4_26_sp4_v_t_42
T_4_22_sp4_v_t_47
T_4_24_lc_trk_g2_2
T_4_24_wire_logic_cluster/lc_5/cen

T_3_27_wire_logic_cluster/lc_6/out
T_4_26_sp4_v_t_45
T_4_30_sp4_v_t_41
T_4_26_sp4_v_t_42
T_4_22_sp4_v_t_47
T_4_24_lc_trk_g2_2
T_4_24_wire_logic_cluster/lc_5/cen

T_3_27_wire_logic_cluster/lc_6/out
T_4_26_sp4_v_t_45
T_4_30_sp4_v_t_41
T_4_26_sp4_v_t_42
T_4_22_sp4_v_t_47
T_4_24_lc_trk_g2_2
T_4_24_wire_logic_cluster/lc_5/cen

T_3_27_wire_logic_cluster/lc_6/out
T_4_26_sp4_v_t_45
T_4_30_sp4_v_t_41
T_4_26_sp4_v_t_42
T_4_22_sp4_v_t_47
T_4_24_lc_trk_g2_2
T_4_24_wire_logic_cluster/lc_5/cen

T_3_27_wire_logic_cluster/lc_6/out
T_4_26_sp4_v_t_45
T_4_30_sp4_v_t_41
T_4_26_sp4_v_t_42
T_4_27_lc_trk_g2_2
T_4_27_wire_logic_cluster/lc_1/cen

T_3_27_wire_logic_cluster/lc_6/out
T_4_26_sp4_v_t_45
T_4_30_sp4_v_t_41
T_4_26_sp4_v_t_42
T_4_27_lc_trk_g2_2
T_4_27_wire_logic_cluster/lc_1/cen

T_3_27_wire_logic_cluster/lc_6/out
T_4_26_sp4_v_t_45
T_4_30_sp4_v_t_41
T_4_26_sp4_v_t_42
T_4_27_lc_trk_g2_2
T_4_27_wire_logic_cluster/lc_1/cen

T_3_27_wire_logic_cluster/lc_6/out
T_3_25_sp4_v_t_41
T_0_25_sp4_h_l_10
T_4_25_sp4_h_l_6
T_4_25_lc_trk_g1_3
T_4_25_wire_logic_cluster/lc_0/cen

T_3_27_wire_logic_cluster/lc_6/out
T_3_25_sp4_v_t_41
T_0_25_sp4_h_l_10
T_4_25_sp4_h_l_6
T_4_25_lc_trk_g1_3
T_4_25_wire_logic_cluster/lc_0/cen

T_3_27_wire_logic_cluster/lc_6/out
T_3_25_sp4_v_t_41
T_0_25_sp4_h_l_10
T_4_25_sp4_h_l_6
T_4_25_lc_trk_g1_3
T_4_25_wire_logic_cluster/lc_0/cen

T_3_27_wire_logic_cluster/lc_6/out
T_3_25_sp4_v_t_41
T_0_25_sp4_h_l_10
T_4_25_sp4_h_l_6
T_4_25_lc_trk_g1_3
T_4_25_wire_logic_cluster/lc_0/cen

T_3_27_wire_logic_cluster/lc_6/out
T_3_25_sp4_v_t_41
T_0_25_sp4_h_l_10
T_4_25_sp4_h_l_6
T_4_25_lc_trk_g1_3
T_4_25_wire_logic_cluster/lc_0/cen

T_3_27_wire_logic_cluster/lc_6/out
T_3_25_sp4_v_t_41
T_0_25_sp4_h_l_10
T_4_25_sp4_h_l_6
T_4_25_lc_trk_g1_3
T_4_25_wire_logic_cluster/lc_0/cen

T_3_27_wire_logic_cluster/lc_6/out
T_3_25_sp4_v_t_41
T_0_25_sp4_h_l_10
T_4_25_sp4_h_l_6
T_4_25_lc_trk_g1_3
T_4_25_wire_logic_cluster/lc_0/cen

End 

Net : phase_controller_slave.stoper_tr.time_passed_1_sqmuxa
T_7_21_wire_logic_cluster/lc_1/out
T_7_21_sp4_h_l_7
T_3_21_sp4_h_l_10
T_5_21_lc_trk_g3_7
T_5_21_input_2_2
T_5_21_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_slave.start_timer_trZ0
T_5_22_wire_logic_cluster/lc_4/out
T_5_21_sp4_v_t_40
T_6_21_sp4_h_l_5
T_7_21_lc_trk_g2_5
T_7_21_wire_logic_cluster/lc_1/in_0

T_5_22_wire_logic_cluster/lc_4/out
T_4_21_lc_trk_g3_4
T_4_21_wire_logic_cluster/lc_1/in_0

T_5_22_wire_logic_cluster/lc_4/out
T_5_21_sp4_v_t_40
T_5_17_sp4_v_t_45
T_6_17_sp4_h_l_1
T_7_17_lc_trk_g2_1
T_7_17_wire_logic_cluster/lc_0/in_1

T_5_22_wire_logic_cluster/lc_4/out
T_5_21_sp4_v_t_40
T_5_17_sp4_v_t_45
T_6_17_sp4_h_l_1
T_7_17_lc_trk_g2_1
T_7_17_input_2_1
T_7_17_wire_logic_cluster/lc_1/in_2

T_5_22_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_45
T_6_18_sp4_h_l_8
T_9_18_sp4_v_t_36
T_8_20_lc_trk_g1_1
T_8_20_input_2_2
T_8_20_wire_logic_cluster/lc_2/in_2

T_5_22_wire_logic_cluster/lc_4/out
T_4_22_sp4_h_l_0
T_7_18_sp4_v_t_43
T_7_19_lc_trk_g3_3
T_7_19_wire_logic_cluster/lc_7/in_1

T_5_22_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_45
T_5_14_sp4_v_t_45
T_4_17_lc_trk_g3_5
T_4_17_wire_logic_cluster/lc_1/in_1

T_5_22_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_45
T_5_14_sp4_v_t_45
T_4_17_lc_trk_g3_5
T_4_17_wire_logic_cluster/lc_7/in_1

T_5_22_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_45
T_5_14_sp4_v_t_45
T_4_17_lc_trk_g3_5
T_4_17_wire_logic_cluster/lc_5/in_1

T_5_22_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_45
T_5_14_sp4_v_t_45
T_4_17_lc_trk_g3_5
T_4_17_wire_logic_cluster/lc_3/in_1

T_5_22_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_45
T_6_18_sp4_h_l_8
T_7_18_lc_trk_g2_0
T_7_18_wire_logic_cluster/lc_7/in_1

T_5_22_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_45
T_6_18_sp4_h_l_8
T_7_18_lc_trk_g2_0
T_7_18_wire_logic_cluster/lc_1/in_1

T_5_22_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_45
T_6_18_sp4_h_l_8
T_7_18_lc_trk_g2_0
T_7_18_wire_logic_cluster/lc_5/in_1

T_5_22_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_45
T_6_18_sp4_h_l_8
T_7_18_lc_trk_g2_0
T_7_18_wire_logic_cluster/lc_3/in_1

T_5_22_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_45
T_5_14_sp4_v_t_45
T_4_17_lc_trk_g3_5
T_4_17_input_2_4
T_4_17_wire_logic_cluster/lc_4/in_2

T_5_22_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_45
T_5_14_sp4_v_t_45
T_4_17_lc_trk_g3_5
T_4_17_input_2_0
T_4_17_wire_logic_cluster/lc_0/in_2

T_5_22_wire_logic_cluster/lc_4/out
T_4_22_sp4_h_l_0
T_7_18_sp4_v_t_43
T_7_19_lc_trk_g3_3
T_7_19_input_2_6
T_7_19_wire_logic_cluster/lc_6/in_2

T_5_22_wire_logic_cluster/lc_4/out
T_4_22_sp4_h_l_0
T_7_18_sp4_v_t_43
T_7_19_lc_trk_g3_3
T_7_19_input_2_0
T_7_19_wire_logic_cluster/lc_0/in_2

T_5_22_wire_logic_cluster/lc_4/out
T_4_22_sp4_h_l_0
T_7_18_sp4_v_t_43
T_7_20_lc_trk_g3_6
T_7_20_input_2_7
T_7_20_wire_logic_cluster/lc_7/in_2

T_5_22_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_45
T_6_18_sp4_h_l_8
T_7_18_lc_trk_g2_0
T_7_18_input_2_4
T_7_18_wire_logic_cluster/lc_4/in_2

T_5_22_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_45
T_6_18_sp4_h_l_8
T_7_18_lc_trk_g2_0
T_7_18_input_2_2
T_7_18_wire_logic_cluster/lc_2/in_2

T_5_22_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_45
T_6_18_sp4_h_l_8
T_7_18_lc_trk_g2_0
T_7_18_input_2_0
T_7_18_wire_logic_cluster/lc_0/in_2

T_5_22_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_45
T_6_18_sp4_h_l_8
T_7_18_lc_trk_g2_0
T_7_18_input_2_6
T_7_18_wire_logic_cluster/lc_6/in_2

T_5_22_wire_logic_cluster/lc_4/out
T_5_22_lc_trk_g1_4
T_5_22_wire_logic_cluster/lc_4/in_1

End 

Net : delay_measurement_inst.elapsed_time_hc_31
T_10_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_41
T_8_23_sp4_h_l_10
T_8_23_lc_trk_g1_7
T_8_23_input_2_0
T_8_23_wire_logic_cluster/lc_0/in_2

T_10_24_wire_logic_cluster/lc_4/out
T_9_24_sp4_h_l_0
T_8_20_sp4_v_t_40
T_8_23_lc_trk_g1_0
T_8_23_wire_logic_cluster/lc_4/in_1

T_10_24_wire_logic_cluster/lc_4/out
T_9_24_sp4_h_l_0
T_8_20_sp4_v_t_40
T_7_22_lc_trk_g0_5
T_7_22_wire_logic_cluster/lc_7/in_0

T_10_24_wire_logic_cluster/lc_4/out
T_9_24_sp4_h_l_0
T_8_20_sp4_v_t_40
T_7_22_lc_trk_g0_5
T_7_22_wire_logic_cluster/lc_3/in_0

T_10_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_41
T_8_23_sp4_h_l_10
T_7_23_lc_trk_g0_2
T_7_23_wire_logic_cluster/lc_6/in_0

T_10_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_41
T_8_23_sp4_h_l_10
T_7_23_lc_trk_g1_2
T_7_23_wire_logic_cluster/lc_5/in_0

T_10_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_41
T_8_23_sp4_h_l_10
T_7_23_lc_trk_g1_2
T_7_23_wire_logic_cluster/lc_7/in_0

T_10_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_41
T_8_23_sp4_h_l_10
T_7_23_lc_trk_g0_2
T_7_23_wire_logic_cluster/lc_0/in_0

T_10_24_wire_logic_cluster/lc_4/out
T_9_24_sp4_h_l_0
T_8_20_sp4_v_t_40
T_7_22_lc_trk_g0_5
T_7_22_wire_logic_cluster/lc_2/in_1

T_10_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_41
T_8_23_sp4_h_l_10
T_7_23_lc_trk_g1_2
T_7_23_wire_logic_cluster/lc_4/in_1

T_10_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_41
T_8_23_sp4_h_l_10
T_7_23_lc_trk_g1_2
T_7_23_wire_logic_cluster/lc_2/in_1

T_10_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_41
T_8_23_sp4_h_l_10
T_7_23_lc_trk_g1_2
T_7_23_input_2_1
T_7_23_wire_logic_cluster/lc_1/in_2

T_10_24_wire_logic_cluster/lc_4/out
T_9_24_sp4_h_l_0
T_8_24_lc_trk_g1_0
T_8_24_wire_logic_cluster/lc_1/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_14
T_9_14_wire_logic_cluster/lc_4/cout
T_9_14_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_hc_timer.counter_cry_12
T_9_22_wire_logic_cluster/lc_4/cout
T_9_22_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_14
T_10_22_wire_logic_cluster/lc_4/cout
T_10_22_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_12
T_8_14_wire_logic_cluster/lc_4/cout
T_8_14_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_hc_timer.running_i
T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_41
T_9_22_lc_trk_g2_4
T_9_22_wire_logic_cluster/lc_2/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_41
T_9_22_lc_trk_g2_4
T_9_22_wire_logic_cluster/lc_4/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_41
T_9_22_lc_trk_g2_4
T_9_22_wire_logic_cluster/lc_6/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_41
T_9_22_lc_trk_g2_4
T_9_22_wire_logic_cluster/lc_0/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_41
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_1/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_41
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_3/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_41
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_5/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_41
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_7/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_44
T_9_22_lc_trk_g2_1
T_9_22_wire_logic_cluster/lc_3/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_44
T_9_22_lc_trk_g2_1
T_9_22_wire_logic_cluster/lc_5/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_44
T_9_22_lc_trk_g2_1
T_9_22_wire_logic_cluster/lc_7/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_44
T_9_22_lc_trk_g2_1
T_9_22_wire_logic_cluster/lc_1/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_44
T_9_23_lc_trk_g0_4
T_9_23_wire_logic_cluster/lc_0/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_41
T_9_23_lc_trk_g0_1
T_9_23_wire_logic_cluster/lc_1/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_44
T_9_23_lc_trk_g0_4
T_9_23_wire_logic_cluster/lc_2/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_41
T_9_23_lc_trk_g0_1
T_9_23_wire_logic_cluster/lc_3/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_44
T_9_23_lc_trk_g0_4
T_9_23_wire_logic_cluster/lc_4/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_41
T_9_23_lc_trk_g0_1
T_9_23_wire_logic_cluster/lc_5/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_44
T_9_23_lc_trk_g0_4
T_9_23_wire_logic_cluster/lc_6/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_41
T_9_23_lc_trk_g0_1
T_9_23_wire_logic_cluster/lc_7/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_24_lc_trk_g0_4
T_9_24_wire_logic_cluster/lc_0/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_24_lc_trk_g0_4
T_9_24_wire_logic_cluster/lc_2/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_24_lc_trk_g0_4
T_9_24_wire_logic_cluster/lc_4/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_24_lc_trk_g1_4
T_9_24_wire_logic_cluster/lc_1/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_24_lc_trk_g1_4
T_9_24_wire_logic_cluster/lc_3/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_3_21_sp12_h_l_1
T_9_21_lc_trk_g0_6
T_9_21_wire_logic_cluster/lc_0/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_3_21_sp12_h_l_1
T_9_21_lc_trk_g0_6
T_9_21_wire_logic_cluster/lc_2/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_3_21_sp12_h_l_1
T_9_21_lc_trk_g0_6
T_9_21_wire_logic_cluster/lc_4/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_3_21_sp12_h_l_1
T_9_21_lc_trk_g0_6
T_9_21_wire_logic_cluster/lc_6/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_46
T_10_24_sp4_h_l_4
T_9_24_lc_trk_g0_4
T_9_24_wire_logic_cluster/lc_5/in_1

End 

Net : measured_delay_tr_3
T_9_17_wire_logic_cluster/lc_7/out
T_9_16_sp4_v_t_46
T_8_19_lc_trk_g3_6
T_8_19_wire_logic_cluster/lc_3/in_0

T_9_17_wire_logic_cluster/lc_7/out
T_10_14_sp4_v_t_39
T_7_18_sp4_h_l_2
T_3_18_sp4_h_l_5
T_4_18_lc_trk_g3_5
T_4_18_input_2_0
T_4_18_wire_logic_cluster/lc_0/in_2

T_9_17_wire_logic_cluster/lc_7/out
T_10_15_sp4_v_t_42
T_7_19_sp4_h_l_0
T_3_19_sp4_h_l_3
T_4_19_lc_trk_g2_3
T_4_19_input_2_1
T_4_19_wire_logic_cluster/lc_1/in_2

End 

Net : measured_delay_hc_3
T_7_22_wire_logic_cluster/lc_4/out
T_5_22_sp4_h_l_5
T_4_22_lc_trk_g1_5
T_4_22_wire_logic_cluster/lc_4/in_0

T_7_22_wire_logic_cluster/lc_4/out
T_5_22_sp4_h_l_5
T_4_18_sp4_v_t_40
T_4_14_sp4_v_t_45
T_4_15_lc_trk_g3_5
T_4_15_input_2_4
T_4_15_wire_logic_cluster/lc_4/in_2

T_7_22_wire_logic_cluster/lc_4/out
T_7_20_sp4_v_t_37
T_4_24_sp4_h_l_5
T_4_24_lc_trk_g0_0
T_4_24_input_2_6
T_4_24_wire_logic_cluster/lc_6/in_2

End 

Net : shift_flag_start
T_5_15_wire_logic_cluster/lc_3/out
T_5_14_sp12_v_t_22
T_5_24_lc_trk_g3_5
T_5_24_wire_logic_cluster/lc_1/in_3

T_5_15_wire_logic_cluster/lc_3/out
T_5_14_sp12_v_t_22
T_5_22_lc_trk_g3_1
T_5_22_wire_logic_cluster/lc_3/in_3

T_5_15_wire_logic_cluster/lc_3/out
T_5_15_lc_trk_g0_3
T_5_15_input_2_3
T_5_15_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_slave.state_RNO_0Z0Z_3
T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_5_25_lc_trk_g0_7
T_5_25_wire_logic_cluster/lc_1/in_0

End 

Net : phase_controller_inst1.stoper_tr.stoper_state_0_sqmuxa
T_2_17_wire_logic_cluster/lc_1/out
T_1_17_sp4_h_l_10
T_5_17_sp4_h_l_6
T_4_17_sp4_v_t_43
T_4_20_lc_trk_g1_3
T_4_20_wire_logic_cluster/lc_3/cen

T_2_17_wire_logic_cluster/lc_1/out
T_1_17_sp4_h_l_10
T_5_17_sp4_h_l_6
T_4_17_sp4_v_t_43
T_4_20_lc_trk_g1_3
T_4_20_wire_logic_cluster/lc_3/cen

T_2_17_wire_logic_cluster/lc_1/out
T_1_17_sp4_h_l_10
T_5_17_sp4_h_l_6
T_4_17_sp4_v_t_43
T_4_20_lc_trk_g1_3
T_4_20_wire_logic_cluster/lc_3/cen

T_2_17_wire_logic_cluster/lc_1/out
T_1_17_sp4_h_l_10
T_5_17_sp4_h_l_6
T_4_17_sp4_v_t_43
T_4_20_lc_trk_g1_3
T_4_20_wire_logic_cluster/lc_3/cen

T_2_17_wire_logic_cluster/lc_1/out
T_1_17_sp4_h_l_10
T_5_17_sp4_h_l_6
T_4_17_sp4_v_t_43
T_4_20_lc_trk_g1_3
T_4_20_wire_logic_cluster/lc_3/cen

T_2_17_wire_logic_cluster/lc_1/out
T_1_17_sp4_h_l_10
T_5_17_sp4_h_l_6
T_4_17_sp4_v_t_43
T_4_20_lc_trk_g1_3
T_4_20_wire_logic_cluster/lc_3/cen

T_2_17_wire_logic_cluster/lc_1/out
T_1_17_sp4_h_l_10
T_5_17_sp4_h_l_6
T_4_17_sp4_v_t_43
T_4_20_lc_trk_g1_3
T_4_20_wire_logic_cluster/lc_3/cen

T_2_17_wire_logic_cluster/lc_1/out
T_1_17_sp4_h_l_10
T_5_17_sp4_h_l_6
T_4_17_sp4_v_t_43
T_4_20_lc_trk_g1_3
T_4_20_wire_logic_cluster/lc_3/cen

T_2_17_wire_logic_cluster/lc_1/out
T_2_15_sp4_v_t_47
T_3_19_sp4_h_l_10
T_4_19_lc_trk_g2_2
T_4_19_wire_logic_cluster/lc_2/cen

T_2_17_wire_logic_cluster/lc_1/out
T_2_15_sp4_v_t_47
T_3_19_sp4_h_l_10
T_4_19_lc_trk_g2_2
T_4_19_wire_logic_cluster/lc_2/cen

T_2_17_wire_logic_cluster/lc_1/out
T_2_15_sp4_v_t_47
T_3_19_sp4_h_l_10
T_4_19_lc_trk_g2_2
T_4_19_wire_logic_cluster/lc_2/cen

T_2_17_wire_logic_cluster/lc_1/out
T_2_15_sp4_v_t_47
T_3_19_sp4_h_l_10
T_4_19_lc_trk_g2_2
T_4_19_wire_logic_cluster/lc_2/cen

T_2_17_wire_logic_cluster/lc_1/out
T_2_15_sp4_v_t_47
T_3_19_sp4_h_l_10
T_4_19_lc_trk_g2_2
T_4_19_wire_logic_cluster/lc_2/cen

T_2_17_wire_logic_cluster/lc_1/out
T_2_15_sp4_v_t_47
T_3_19_sp4_h_l_10
T_4_19_lc_trk_g2_2
T_4_19_wire_logic_cluster/lc_2/cen

T_2_17_wire_logic_cluster/lc_1/out
T_2_15_sp4_v_t_47
T_3_19_sp4_h_l_10
T_4_19_lc_trk_g2_2
T_4_19_wire_logic_cluster/lc_2/cen

T_2_17_wire_logic_cluster/lc_1/out
T_2_15_sp4_v_t_47
T_3_19_sp4_h_l_10
T_4_19_lc_trk_g2_2
T_4_19_wire_logic_cluster/lc_2/cen

T_2_17_wire_logic_cluster/lc_1/out
T_2_14_sp12_v_t_22
T_2_21_lc_trk_g2_2
T_2_21_wire_logic_cluster/lc_1/cen

T_2_17_wire_logic_cluster/lc_1/out
T_2_14_sp12_v_t_22
T_2_21_lc_trk_g2_2
T_2_21_wire_logic_cluster/lc_1/cen

T_2_17_wire_logic_cluster/lc_1/out
T_2_14_sp12_v_t_22
T_2_21_lc_trk_g2_2
T_2_21_wire_logic_cluster/lc_1/cen

End 

Net : phase_controller_inst1.start_timer_trZ0
T_5_15_wire_logic_cluster/lc_7/out
T_5_13_sp4_v_t_43
T_2_17_sp4_h_l_6
T_2_17_lc_trk_g0_3
T_2_17_wire_logic_cluster/lc_1/in_0

T_5_15_wire_logic_cluster/lc_7/out
T_5_13_sp4_v_t_43
T_2_17_sp4_h_l_6
T_3_17_lc_trk_g3_6
T_3_17_wire_logic_cluster/lc_6/in_1

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_16_sp4_v_t_44
T_2_18_lc_trk_g3_1
T_2_18_wire_logic_cluster/lc_5/in_1

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_16_sp4_v_t_44
T_2_18_lc_trk_g3_1
T_2_18_wire_logic_cluster/lc_7/in_1

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_16_sp4_v_t_44
T_2_18_lc_trk_g3_1
T_2_18_wire_logic_cluster/lc_3/in_1

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_16_sp4_v_t_44
T_2_18_lc_trk_g3_1
T_2_18_wire_logic_cluster/lc_1/in_1

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_16_sp4_v_t_44
T_2_18_lc_trk_g3_1
T_2_18_input_2_4
T_2_18_wire_logic_cluster/lc_4/in_2

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_16_sp4_v_t_44
T_2_18_lc_trk_g3_1
T_2_18_input_2_6
T_2_18_wire_logic_cluster/lc_6/in_2

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_16_sp4_v_t_44
T_2_18_lc_trk_g3_1
T_2_18_input_2_2
T_2_18_wire_logic_cluster/lc_2/in_2

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_19_lc_trk_g3_1
T_2_19_wire_logic_cluster/lc_1/in_1

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_19_lc_trk_g3_1
T_2_19_wire_logic_cluster/lc_7/in_1

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_19_lc_trk_g3_1
T_2_19_wire_logic_cluster/lc_3/in_1

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_19_lc_trk_g3_1
T_2_19_wire_logic_cluster/lc_5/in_1

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_20_lc_trk_g2_6
T_2_20_input_2_0
T_2_20_wire_logic_cluster/lc_0/in_2

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_20_lc_trk_g3_6
T_2_20_input_2_7
T_2_20_wire_logic_cluster/lc_7/in_2

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_20_lc_trk_g3_6
T_2_20_input_2_5
T_2_20_wire_logic_cluster/lc_5/in_2

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_20_lc_trk_g3_6
T_2_20_input_2_1
T_2_20_wire_logic_cluster/lc_1/in_2

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_19_lc_trk_g3_1
T_2_19_input_2_4
T_2_19_wire_logic_cluster/lc_4/in_2

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_19_lc_trk_g3_1
T_2_19_input_2_0
T_2_19_wire_logic_cluster/lc_0/in_2

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_19_lc_trk_g3_1
T_2_19_input_2_6
T_2_19_wire_logic_cluster/lc_6/in_2

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_19_lc_trk_g3_1
T_2_19_input_2_2
T_2_19_wire_logic_cluster/lc_2/in_2

T_5_15_wire_logic_cluster/lc_7/out
T_5_14_sp4_v_t_46
T_2_18_sp4_h_l_11
T_3_18_lc_trk_g3_3
T_3_18_input_2_2
T_3_18_wire_logic_cluster/lc_2/in_2

T_5_15_wire_logic_cluster/lc_7/out
T_5_14_sp4_v_t_46
T_2_18_sp4_h_l_11
T_3_18_lc_trk_g3_3
T_3_18_input_2_6
T_3_18_wire_logic_cluster/lc_6/in_2

T_5_15_wire_logic_cluster/lc_7/out
T_5_15_lc_trk_g2_7
T_5_15_wire_logic_cluster/lc_7/in_0

End 

Net : phase_controller_inst1.start_timer_hc_0_sqmuxa
T_7_13_wire_logic_cluster/lc_0/out
T_4_13_sp12_h_l_0
T_5_13_lc_trk_g1_4
T_5_13_wire_logic_cluster/lc_7/in_0

End 

Net : phase_controller_inst1.stateZ0Z_3
T_5_13_wire_logic_cluster/lc_2/out
T_5_13_sp4_h_l_9
T_7_13_lc_trk_g3_4
T_7_13_wire_logic_cluster/lc_0/in_1

T_5_13_wire_logic_cluster/lc_2/out
T_6_12_sp4_v_t_37
T_6_16_sp4_v_t_38
T_7_20_sp4_h_l_9
T_9_20_lc_trk_g2_4
T_9_20_wire_logic_cluster/lc_3/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g0_2
T_5_13_input_2_0
T_5_13_wire_logic_cluster/lc_0/in_2

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g0_2
T_5_13_input_2_2
T_5_13_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.N_254_i_g
T_13_21_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_36
T_14_22_sp4_h_l_7
T_10_22_sp4_h_l_10
T_9_22_sp4_v_t_47
T_9_24_lc_trk_g2_2
T_9_24_wire_logic_cluster/lc_4/cen

T_13_21_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_36
T_14_22_sp4_h_l_7
T_10_22_sp4_h_l_10
T_9_22_sp4_v_t_47
T_9_24_lc_trk_g2_2
T_9_24_wire_logic_cluster/lc_4/cen

T_13_21_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_36
T_14_22_sp4_h_l_7
T_10_22_sp4_h_l_10
T_9_22_sp4_v_t_47
T_9_24_lc_trk_g2_2
T_9_24_wire_logic_cluster/lc_4/cen

T_13_21_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_36
T_14_22_sp4_h_l_7
T_10_22_sp4_h_l_10
T_9_22_sp4_v_t_47
T_9_24_lc_trk_g2_2
T_9_24_wire_logic_cluster/lc_4/cen

T_13_21_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_36
T_14_22_sp4_h_l_7
T_10_22_sp4_h_l_10
T_9_22_sp4_v_t_47
T_9_24_lc_trk_g2_2
T_9_24_wire_logic_cluster/lc_4/cen

T_13_21_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_36
T_14_22_sp4_h_l_7
T_10_22_sp4_h_l_10
T_9_22_sp4_v_t_47
T_9_24_lc_trk_g2_2
T_9_24_wire_logic_cluster/lc_4/cen

T_13_21_wire_logic_cluster/lc_6/out
T_4_21_sp12_h_l_0
T_9_21_sp4_h_l_7
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_3/cen

T_13_21_wire_logic_cluster/lc_6/out
T_4_21_sp12_h_l_0
T_9_21_sp4_h_l_7
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_3/cen

T_13_21_wire_logic_cluster/lc_6/out
T_4_21_sp12_h_l_0
T_9_21_sp4_h_l_7
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_3/cen

T_13_21_wire_logic_cluster/lc_6/out
T_4_21_sp12_h_l_0
T_9_21_sp4_h_l_7
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_3/cen

T_13_21_wire_logic_cluster/lc_6/out
T_4_21_sp12_h_l_0
T_9_21_sp4_h_l_7
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_3/cen

T_13_21_wire_logic_cluster/lc_6/out
T_4_21_sp12_h_l_0
T_9_21_sp4_h_l_7
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_3/cen

T_13_21_wire_logic_cluster/lc_6/out
T_4_21_sp12_h_l_0
T_9_21_sp4_h_l_7
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_3/cen

T_13_21_wire_logic_cluster/lc_6/out
T_4_21_sp12_h_l_0
T_9_21_sp4_h_l_7
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_3/cen

T_13_21_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_36
T_14_22_sp4_h_l_7
T_10_22_sp4_h_l_10
T_9_22_lc_trk_g0_2
T_9_22_wire_logic_cluster/lc_3/cen

T_13_21_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_36
T_14_22_sp4_h_l_7
T_10_22_sp4_h_l_10
T_9_22_lc_trk_g0_2
T_9_22_wire_logic_cluster/lc_3/cen

T_13_21_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_36
T_14_22_sp4_h_l_7
T_10_22_sp4_h_l_10
T_9_22_lc_trk_g0_2
T_9_22_wire_logic_cluster/lc_3/cen

T_13_21_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_36
T_14_22_sp4_h_l_7
T_10_22_sp4_h_l_10
T_9_22_lc_trk_g0_2
T_9_22_wire_logic_cluster/lc_3/cen

T_13_21_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_36
T_14_22_sp4_h_l_7
T_10_22_sp4_h_l_10
T_9_22_lc_trk_g0_2
T_9_22_wire_logic_cluster/lc_3/cen

T_13_21_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_36
T_14_22_sp4_h_l_7
T_10_22_sp4_h_l_10
T_9_22_lc_trk_g0_2
T_9_22_wire_logic_cluster/lc_3/cen

T_13_21_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_36
T_14_22_sp4_h_l_7
T_10_22_sp4_h_l_10
T_9_22_lc_trk_g0_2
T_9_22_wire_logic_cluster/lc_3/cen

T_13_21_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_36
T_14_22_sp4_h_l_7
T_10_22_sp4_h_l_10
T_9_22_lc_trk_g0_2
T_9_22_wire_logic_cluster/lc_3/cen

T_13_21_wire_logic_cluster/lc_6/out
T_11_21_sp4_h_l_9
T_10_21_sp4_v_t_44
T_9_23_lc_trk_g0_2
T_9_23_wire_logic_cluster/lc_0/cen

T_13_21_wire_logic_cluster/lc_6/out
T_11_21_sp4_h_l_9
T_10_21_sp4_v_t_44
T_9_23_lc_trk_g0_2
T_9_23_wire_logic_cluster/lc_0/cen

T_13_21_wire_logic_cluster/lc_6/out
T_11_21_sp4_h_l_9
T_10_21_sp4_v_t_44
T_9_23_lc_trk_g0_2
T_9_23_wire_logic_cluster/lc_0/cen

T_13_21_wire_logic_cluster/lc_6/out
T_11_21_sp4_h_l_9
T_10_21_sp4_v_t_44
T_9_23_lc_trk_g0_2
T_9_23_wire_logic_cluster/lc_0/cen

T_13_21_wire_logic_cluster/lc_6/out
T_11_21_sp4_h_l_9
T_10_21_sp4_v_t_44
T_9_23_lc_trk_g0_2
T_9_23_wire_logic_cluster/lc_0/cen

T_13_21_wire_logic_cluster/lc_6/out
T_11_21_sp4_h_l_9
T_10_21_sp4_v_t_44
T_9_23_lc_trk_g0_2
T_9_23_wire_logic_cluster/lc_0/cen

T_13_21_wire_logic_cluster/lc_6/out
T_11_21_sp4_h_l_9
T_10_21_sp4_v_t_44
T_9_23_lc_trk_g0_2
T_9_23_wire_logic_cluster/lc_0/cen

T_13_21_wire_logic_cluster/lc_6/out
T_11_21_sp4_h_l_9
T_10_21_sp4_v_t_44
T_9_23_lc_trk_g0_2
T_9_23_wire_logic_cluster/lc_0/cen

End 

Net : phase_controller_inst1.start_timer_hcZ0
T_5_13_wire_logic_cluster/lc_7/out
T_5_13_sp4_h_l_3
T_4_13_sp4_v_t_38
T_3_17_lc_trk_g1_3
T_3_17_wire_logic_cluster/lc_5/in_1

T_5_13_wire_logic_cluster/lc_7/out
T_5_13_sp4_h_l_3
T_4_13_sp4_v_t_38
T_3_17_lc_trk_g1_3
T_3_17_wire_logic_cluster/lc_7/in_1

T_5_13_wire_logic_cluster/lc_7/out
T_5_13_sp4_h_l_3
T_4_13_sp4_v_t_38
T_4_17_sp4_v_t_46
T_3_18_lc_trk_g3_6
T_3_18_wire_logic_cluster/lc_0/in_1

T_5_13_wire_logic_cluster/lc_7/out
T_5_13_sp4_h_l_3
T_4_13_sp4_v_t_38
T_4_17_sp4_v_t_46
T_3_18_lc_trk_g3_6
T_3_18_input_2_1
T_3_18_wire_logic_cluster/lc_1/in_2

T_5_13_wire_logic_cluster/lc_7/out
T_5_11_sp4_v_t_43
T_2_15_sp4_h_l_11
T_2_15_lc_trk_g0_6
T_2_15_wire_logic_cluster/lc_7/in_1

T_5_13_wire_logic_cluster/lc_7/out
T_5_10_sp4_v_t_38
T_2_14_sp4_h_l_8
T_2_14_lc_trk_g0_5
T_2_14_wire_logic_cluster/lc_4/in_1

T_5_13_wire_logic_cluster/lc_7/out
T_5_10_sp4_v_t_38
T_2_14_sp4_h_l_8
T_2_14_lc_trk_g0_5
T_2_14_wire_logic_cluster/lc_6/in_1

T_5_13_wire_logic_cluster/lc_7/out
T_5_10_sp4_v_t_38
T_2_14_sp4_h_l_8
T_2_14_lc_trk_g0_5
T_2_14_wire_logic_cluster/lc_0/in_1

T_5_13_wire_logic_cluster/lc_7/out
T_5_11_sp4_v_t_43
T_2_15_sp4_h_l_11
T_2_15_lc_trk_g0_6
T_2_15_wire_logic_cluster/lc_1/in_1

T_5_13_wire_logic_cluster/lc_7/out
T_5_11_sp4_v_t_43
T_2_15_sp4_h_l_11
T_2_15_lc_trk_g0_6
T_2_15_wire_logic_cluster/lc_3/in_1

T_5_13_wire_logic_cluster/lc_7/out
T_5_11_sp4_v_t_43
T_2_15_sp4_h_l_11
T_2_15_lc_trk_g0_6
T_2_15_wire_logic_cluster/lc_5/in_1

T_5_13_wire_logic_cluster/lc_7/out
T_5_11_sp4_v_t_43
T_2_15_sp4_h_l_11
T_2_15_lc_trk_g0_6
T_2_15_input_2_2
T_2_15_wire_logic_cluster/lc_2/in_2

T_5_13_wire_logic_cluster/lc_7/out
T_5_11_sp4_v_t_43
T_2_15_sp4_h_l_11
T_2_15_lc_trk_g0_6
T_2_15_input_2_0
T_2_15_wire_logic_cluster/lc_0/in_2

T_5_13_wire_logic_cluster/lc_7/out
T_5_11_sp4_v_t_43
T_2_15_sp4_h_l_11
T_2_15_lc_trk_g0_6
T_2_15_input_2_6
T_2_15_wire_logic_cluster/lc_6/in_2

T_5_13_wire_logic_cluster/lc_7/out
T_5_11_sp4_v_t_43
T_2_15_sp4_h_l_11
T_2_15_lc_trk_g0_6
T_2_15_input_2_4
T_2_15_wire_logic_cluster/lc_4/in_2

T_5_13_wire_logic_cluster/lc_7/out
T_5_12_sp4_v_t_46
T_2_16_sp4_h_l_11
T_2_16_lc_trk_g1_6
T_2_16_input_2_5
T_2_16_wire_logic_cluster/lc_5/in_2

T_5_13_wire_logic_cluster/lc_7/out
T_5_12_sp4_v_t_46
T_2_16_sp4_h_l_11
T_2_16_lc_trk_g1_6
T_2_16_input_2_3
T_2_16_wire_logic_cluster/lc_3/in_2

T_5_13_wire_logic_cluster/lc_7/out
T_5_10_sp4_v_t_38
T_2_14_sp4_h_l_8
T_2_14_lc_trk_g0_5
T_2_14_input_2_5
T_2_14_wire_logic_cluster/lc_5/in_2

T_5_13_wire_logic_cluster/lc_7/out
T_5_10_sp4_v_t_38
T_2_14_sp4_h_l_8
T_2_14_lc_trk_g0_5
T_2_14_input_2_3
T_2_14_wire_logic_cluster/lc_3/in_2

T_5_13_wire_logic_cluster/lc_7/out
T_5_10_sp4_v_t_38
T_2_14_sp4_h_l_8
T_2_14_lc_trk_g0_5
T_2_14_input_2_7
T_2_14_wire_logic_cluster/lc_7/in_2

T_5_13_wire_logic_cluster/lc_7/out
T_5_10_sp4_v_t_38
T_2_14_sp4_h_l_8
T_2_14_lc_trk_g0_5
T_2_14_input_2_1
T_2_14_wire_logic_cluster/lc_1/in_2

T_5_13_wire_logic_cluster/lc_7/out
T_5_12_sp4_v_t_46
T_2_16_sp4_h_l_11
T_2_16_lc_trk_g0_6
T_2_16_wire_logic_cluster/lc_7/in_3

T_5_13_wire_logic_cluster/lc_7/out
T_5_12_sp4_v_t_46
T_2_16_sp4_h_l_11
T_2_16_lc_trk_g0_6
T_2_16_wire_logic_cluster/lc_1/in_3

T_5_13_wire_logic_cluster/lc_7/out
T_5_13_sp4_h_l_3
T_5_13_lc_trk_g1_6
T_5_13_input_2_7
T_5_13_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst1.stoper_hc.time_passed_1_sqmuxa
T_3_17_wire_logic_cluster/lc_5/out
T_2_17_sp4_h_l_2
T_4_17_lc_trk_g3_7
T_4_17_input_2_6
T_4_17_wire_logic_cluster/lc_6/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_13
T_9_14_wire_logic_cluster/lc_3/cout
T_9_14_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_11
T_8_14_wire_logic_cluster/lc_3/cout
T_8_14_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_hc_timer.counter_cry_11
T_9_22_wire_logic_cluster/lc_3/cout
T_9_22_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_13
T_10_22_wire_logic_cluster/lc_3/cout
T_10_22_wire_logic_cluster/lc_4/in_3

Net : phase_controller_inst1.stoper_tr.time_passed_1_sqmuxa
T_3_17_wire_logic_cluster/lc_6/out
T_3_17_sp4_h_l_1
T_4_17_lc_trk_g3_1
T_4_17_input_2_2
T_4_17_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_18
T_8_15_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g0_2
T_9_15_input_2_0
T_9_15_wire_logic_cluster/lc_0/in_2

T_8_15_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g1_2
T_8_15_wire_logic_cluster/lc_2/in_1

T_8_15_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g0_2
T_9_15_input_2_2
T_9_15_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_18
T_9_23_wire_logic_cluster/lc_2/out
T_10_23_lc_trk_g0_2
T_10_23_input_2_0
T_10_23_wire_logic_cluster/lc_0/in_2

T_9_23_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g1_2
T_9_23_wire_logic_cluster/lc_2/in_1

T_9_23_wire_logic_cluster/lc_2/out
T_10_23_lc_trk_g0_2
T_10_23_input_2_2
T_10_23_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.running_i
T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_14_sp4_v_t_45
T_8_15_lc_trk_g3_5
T_8_15_wire_logic_cluster/lc_0/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_14_sp4_v_t_45
T_8_15_lc_trk_g2_5
T_8_15_wire_logic_cluster/lc_1/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_14_sp4_v_t_45
T_8_15_lc_trk_g3_5
T_8_15_wire_logic_cluster/lc_2/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_14_sp4_v_t_45
T_8_15_lc_trk_g2_5
T_8_15_wire_logic_cluster/lc_3/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_10_sp4_v_t_39
T_8_13_lc_trk_g0_7
T_8_13_wire_logic_cluster/lc_1/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_14_sp4_v_t_45
T_8_15_lc_trk_g3_5
T_8_15_wire_logic_cluster/lc_4/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_14_sp4_v_t_45
T_8_15_lc_trk_g2_5
T_8_15_wire_logic_cluster/lc_5/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_14_sp4_v_t_45
T_8_15_lc_trk_g3_5
T_8_15_wire_logic_cluster/lc_6/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_14_sp4_v_t_45
T_8_15_lc_trk_g2_5
T_8_15_wire_logic_cluster/lc_7/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_10_sp4_v_t_39
T_8_13_lc_trk_g0_7
T_8_13_wire_logic_cluster/lc_3/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_10_sp4_v_t_39
T_8_13_lc_trk_g0_7
T_8_13_wire_logic_cluster/lc_5/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_10_sp4_v_t_39
T_8_13_lc_trk_g1_7
T_8_13_wire_logic_cluster/lc_6/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_10_sp4_v_t_39
T_8_13_lc_trk_g0_7
T_8_13_wire_logic_cluster/lc_7/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_14_sp4_v_t_45
T_8_16_lc_trk_g2_0
T_8_16_wire_logic_cluster/lc_0/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_14_sp4_v_t_45
T_8_16_lc_trk_g2_0
T_8_16_wire_logic_cluster/lc_2/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_14_sp4_v_t_45
T_8_16_lc_trk_g2_0
T_8_16_wire_logic_cluster/lc_4/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_10_sp4_v_t_39
T_8_13_lc_trk_g1_7
T_8_13_wire_logic_cluster/lc_0/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_10_sp4_v_t_39
T_8_13_lc_trk_g1_7
T_8_13_wire_logic_cluster/lc_2/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_10_sp4_v_t_39
T_8_13_lc_trk_g1_7
T_8_13_wire_logic_cluster/lc_4/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_14_sp4_v_t_39
T_8_16_lc_trk_g3_2
T_8_16_wire_logic_cluster/lc_1/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_14_sp4_v_t_39
T_8_16_lc_trk_g3_2
T_8_16_wire_logic_cluster/lc_3/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_10_sp4_v_t_42
T_8_14_lc_trk_g0_7
T_8_14_wire_logic_cluster/lc_3/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_10_sp4_v_t_42
T_8_14_lc_trk_g0_7
T_8_14_wire_logic_cluster/lc_5/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_10_sp4_v_t_42
T_8_14_lc_trk_g0_7
T_8_14_wire_logic_cluster/lc_7/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_10_sp4_v_t_42
T_8_14_lc_trk_g0_7
T_8_14_wire_logic_cluster/lc_1/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_14_sp4_v_t_45
T_8_16_lc_trk_g2_0
T_8_16_wire_logic_cluster/lc_5/in_1

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_14_lc_trk_g0_2
T_8_14_wire_logic_cluster/lc_2/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_14_lc_trk_g0_2
T_8_14_wire_logic_cluster/lc_4/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_14_lc_trk_g0_2
T_8_14_wire_logic_cluster/lc_6/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_14_sp4_h_l_2
T_8_14_lc_trk_g0_2
T_8_14_wire_logic_cluster/lc_0/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_12
T_10_22_wire_logic_cluster/lc_2/cout
T_10_22_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_10
T_8_14_wire_logic_cluster/lc_2/cout
T_8_14_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_hc_timer.counter_cry_10
T_9_22_wire_logic_cluster/lc_2/cout
T_9_22_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_12
T_9_14_wire_logic_cluster/lc_2/cout
T_9_14_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_hc_reg_3_0_a2_0_6
T_7_21_wire_logic_cluster/lc_0/out
T_7_22_lc_trk_g1_0
T_7_22_wire_logic_cluster/lc_5/in_0

T_7_21_wire_logic_cluster/lc_0/out
T_7_22_lc_trk_g1_0
T_7_22_wire_logic_cluster/lc_0/in_1

T_7_21_wire_logic_cluster/lc_0/out
T_7_22_lc_trk_g1_0
T_7_22_wire_logic_cluster/lc_6/in_1

T_7_21_wire_logic_cluster/lc_0/out
T_7_22_lc_trk_g1_0
T_7_22_input_2_1
T_7_22_wire_logic_cluster/lc_1/in_2

T_7_21_wire_logic_cluster/lc_0/out
T_7_22_lc_trk_g1_0
T_7_22_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_inst1.stoper_hc.stoper_state_0_sqmuxa
T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_4_12_sp4_v_t_47
T_3_14_lc_trk_g2_2
T_3_14_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_4_12_sp4_v_t_47
T_3_14_lc_trk_g2_2
T_3_14_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_4_12_sp4_v_t_47
T_3_14_lc_trk_g2_2
T_3_14_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_4_12_sp4_v_t_43
T_4_15_lc_trk_g1_3
T_4_15_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_4_12_sp4_v_t_43
T_4_15_lc_trk_g1_3
T_4_15_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_4_12_sp4_v_t_43
T_4_15_lc_trk_g1_3
T_4_15_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_4_12_sp4_v_t_43
T_4_15_lc_trk_g1_3
T_4_15_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_4_12_sp4_v_t_43
T_4_15_lc_trk_g1_3
T_4_15_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_4_12_sp4_v_t_43
T_4_15_lc_trk_g1_3
T_4_15_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_4_12_sp4_v_t_43
T_4_15_lc_trk_g1_3
T_4_15_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_4_12_sp4_v_t_43
T_4_15_lc_trk_g1_3
T_4_15_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_5_16_sp4_h_l_3
T_4_16_lc_trk_g1_3
T_4_16_wire_logic_cluster/lc_4/cen

T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_5_16_sp4_h_l_3
T_4_16_lc_trk_g1_3
T_4_16_wire_logic_cluster/lc_4/cen

T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_5_16_sp4_h_l_3
T_4_16_lc_trk_g1_3
T_4_16_wire_logic_cluster/lc_4/cen

T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_5_16_sp4_h_l_3
T_4_16_lc_trk_g1_3
T_4_16_wire_logic_cluster/lc_4/cen

T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_5_16_sp4_h_l_3
T_4_16_lc_trk_g1_3
T_4_16_wire_logic_cluster/lc_4/cen

T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_5_16_sp4_h_l_3
T_4_16_lc_trk_g1_3
T_4_16_wire_logic_cluster/lc_4/cen

T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_5_16_sp4_h_l_3
T_4_16_lc_trk_g1_3
T_4_16_wire_logic_cluster/lc_4/cen

T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_5_16_sp4_h_l_3
T_4_16_lc_trk_g1_3
T_4_16_wire_logic_cluster/lc_4/cen

End 

Net : il_min_comp2_D2
T_7_21_wire_logic_cluster/lc_7/out
T_8_19_sp4_v_t_42
T_5_23_sp4_h_l_0
T_5_23_lc_trk_g1_5
T_5_23_wire_logic_cluster/lc_3/in_3

T_7_21_wire_logic_cluster/lc_7/out
T_7_18_sp4_v_t_38
T_4_22_sp4_h_l_8
T_5_22_lc_trk_g3_0
T_5_22_wire_logic_cluster/lc_7/in_0

T_7_21_wire_logic_cluster/lc_7/out
T_6_21_sp4_h_l_6
T_5_21_sp4_v_t_43
T_5_25_lc_trk_g0_6
T_5_25_input_2_0
T_5_25_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_slave.start_timer_tr_0_sqmuxa
T_5_23_wire_logic_cluster/lc_3/out
T_5_22_lc_trk_g1_3
T_5_22_wire_logic_cluster/lc_4/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_19
T_9_23_wire_logic_cluster/lc_3/out
T_10_23_lc_trk_g0_3
T_10_23_input_2_1
T_10_23_wire_logic_cluster/lc_1/in_2

T_9_23_wire_logic_cluster/lc_3/out
T_9_23_lc_trk_g1_3
T_9_23_wire_logic_cluster/lc_3/in_1

T_9_23_wire_logic_cluster/lc_3/out
T_10_23_lc_trk_g0_3
T_10_23_input_2_3
T_10_23_wire_logic_cluster/lc_3/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_19
T_8_15_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g0_3
T_9_15_input_2_1
T_9_15_wire_logic_cluster/lc_1/in_2

T_8_15_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g1_3
T_8_15_wire_logic_cluster/lc_3/in_1

T_8_15_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g0_3
T_9_15_input_2_3
T_9_15_wire_logic_cluster/lc_3/in_2

End 

Net : il_max_comp1_D2
T_7_12_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g0_7
T_7_13_wire_logic_cluster/lc_0/in_3

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_4_13_sp4_h_l_8
T_5_13_lc_trk_g2_0
T_5_13_wire_logic_cluster/lc_0/in_0

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_4_13_sp4_h_l_8
T_5_13_lc_trk_g3_0
T_5_13_wire_logic_cluster/lc_2/in_3

End 

Net : delay_measurement_inst.start_timer_hcZ0
T_13_20_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g0_2
T_13_21_wire_logic_cluster/lc_6/in_0

T_13_20_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g2_2
T_13_20_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.T01_0_sqmuxa
T_7_15_wire_logic_cluster/lc_0/out
T_6_15_sp4_h_l_8
T_5_15_lc_trk_g0_0
T_5_15_wire_logic_cluster/lc_3/in_1

T_7_15_wire_logic_cluster/lc_0/out
T_6_15_sp4_h_l_8
T_5_15_lc_trk_g0_0
T_5_15_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst1.stateZ0Z_1
T_5_15_wire_logic_cluster/lc_5/out
T_6_15_sp4_h_l_10
T_7_15_lc_trk_g3_2
T_7_15_wire_logic_cluster/lc_0/in_1

T_5_15_wire_logic_cluster/lc_5/out
T_6_15_sp4_h_l_10
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_9
T_11_19_lc_trk_g2_1
T_11_19_wire_logic_cluster/lc_6/in_3

T_5_15_wire_logic_cluster/lc_5/out
T_5_15_lc_trk_g0_5
T_5_15_input_2_5
T_5_15_wire_logic_cluster/lc_5/in_2

T_5_15_wire_logic_cluster/lc_5/out
T_5_15_lc_trk_g0_5
T_5_15_input_2_1
T_5_15_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_slave.hc_time_passed
T_4_28_wire_logic_cluster/lc_7/out
T_5_25_sp4_v_t_39
T_5_26_lc_trk_g3_7
T_5_26_wire_logic_cluster/lc_3/in_3

T_4_28_wire_logic_cluster/lc_7/out
T_5_25_sp4_v_t_39
T_6_25_sp4_h_l_7
T_5_25_lc_trk_g1_7
T_5_25_wire_logic_cluster/lc_0/in_0

T_4_28_wire_logic_cluster/lc_7/out
T_5_25_sp4_v_t_39
T_6_25_sp4_h_l_7
T_5_25_lc_trk_g1_7
T_5_25_wire_logic_cluster/lc_5/in_1

T_4_28_wire_logic_cluster/lc_7/out
T_4_28_lc_trk_g2_7
T_4_28_wire_logic_cluster/lc_7/in_0

End 

Net : phase_controller_slave.start_timer_hc_RNOZ0Z_0
T_5_26_wire_logic_cluster/lc_3/out
T_5_23_sp4_v_t_46
T_5_25_lc_trk_g3_3
T_5_25_input_2_6
T_5_25_wire_logic_cluster/lc_6/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_20
T_8_15_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g1_4
T_9_15_wire_logic_cluster/lc_2/in_1

T_8_15_wire_logic_cluster/lc_4/out
T_8_15_lc_trk_g3_4
T_8_15_wire_logic_cluster/lc_4/in_1

T_8_15_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g1_4
T_9_15_wire_logic_cluster/lc_4/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_20
T_9_23_wire_logic_cluster/lc_4/out
T_10_23_lc_trk_g1_4
T_10_23_wire_logic_cluster/lc_2/in_1

T_9_23_wire_logic_cluster/lc_4/out
T_9_23_lc_trk_g3_4
T_9_23_wire_logic_cluster/lc_4/in_1

T_9_23_wire_logic_cluster/lc_4/out
T_10_23_lc_trk_g1_4
T_10_23_wire_logic_cluster/lc_4/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_11
T_10_22_wire_logic_cluster/lc_1/cout
T_10_22_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_11
T_9_14_wire_logic_cluster/lc_1/cout
T_9_14_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_9
T_8_14_wire_logic_cluster/lc_1/cout
T_8_14_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_hc_timer.counter_cry_9
T_9_22_wire_logic_cluster/lc_1/cout
T_9_22_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_reg_5_0_a2_0_6
T_10_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g3_7
T_9_17_input_2_6
T_9_17_wire_logic_cluster/lc_6/in_2

T_10_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g3_7
T_9_17_input_2_2
T_9_17_wire_logic_cluster/lc_2/in_2

T_10_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g3_7
T_9_17_wire_logic_cluster/lc_3/in_3

T_10_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g3_7
T_9_17_wire_logic_cluster/lc_5/in_3

T_10_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g3_7
T_9_17_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_slave.stoper_hc.time_passed_1_sqmuxa
T_3_28_wire_logic_cluster/lc_6/out
T_4_28_lc_trk_g1_6
T_4_28_input_2_7
T_4_28_wire_logic_cluster/lc_7/in_2

End 

Net : delay_measurement_inst.elapsed_time_tr_31
T_9_16_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g3_4
T_10_17_wire_logic_cluster/lc_2/in_1

T_9_16_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g3_4
T_10_17_wire_logic_cluster/lc_6/in_3

T_9_16_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_40
T_9_18_lc_trk_g0_0
T_9_18_wire_logic_cluster/lc_0/in_0

T_9_16_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_40
T_9_18_lc_trk_g0_0
T_9_18_wire_logic_cluster/lc_6/in_0

T_9_16_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_40
T_9_18_lc_trk_g0_0
T_9_18_wire_logic_cluster/lc_2/in_0

T_9_16_wire_logic_cluster/lc_4/out
T_10_15_sp4_v_t_41
T_10_19_lc_trk_g1_4
T_10_19_wire_logic_cluster/lc_5/in_0

T_9_16_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_40
T_9_18_lc_trk_g0_0
T_9_18_wire_logic_cluster/lc_1/in_1

T_9_16_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_40
T_9_18_lc_trk_g0_0
T_9_18_wire_logic_cluster/lc_7/in_1

T_9_16_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_40
T_9_18_lc_trk_g0_0
T_9_18_wire_logic_cluster/lc_3/in_1

T_9_16_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_40
T_9_18_lc_trk_g1_0
T_9_18_wire_logic_cluster/lc_4/in_1

T_9_16_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_40
T_9_18_lc_trk_g0_0
T_9_18_wire_logic_cluster/lc_5/in_1

T_9_16_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_40
T_9_17_lc_trk_g2_5
T_9_17_input_2_1
T_9_17_wire_logic_cluster/lc_1/in_2

T_9_16_wire_logic_cluster/lc_4/out
T_9_17_lc_trk_g0_4
T_9_17_input_2_0
T_9_17_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst1.hc_time_passed
T_4_17_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_37
T_6_14_sp4_h_l_5
T_5_14_lc_trk_g1_5
T_5_14_wire_logic_cluster/lc_5/in_3

T_4_17_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_37
T_5_10_sp4_v_t_45
T_5_13_lc_trk_g0_5
T_5_13_wire_logic_cluster/lc_0/in_3

T_4_17_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_37
T_5_15_lc_trk_g3_5
T_5_15_wire_logic_cluster/lc_5/in_1

T_4_17_wire_logic_cluster/lc_6/out
T_4_17_lc_trk_g1_6
T_4_17_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.N_112
T_5_14_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g1_5
T_5_13_wire_logic_cluster/lc_7/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.counter_cry_8
T_8_14_wire_logic_cluster/lc_0/cout
T_8_14_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_hc_timer.counter_cry_8
T_9_22_wire_logic_cluster/lc_0/cout
T_9_22_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_21
T_9_23_wire_logic_cluster/lc_5/out
T_10_23_lc_trk_g1_5
T_10_23_wire_logic_cluster/lc_3/in_1

T_9_23_wire_logic_cluster/lc_5/out
T_9_23_lc_trk_g1_5
T_9_23_wire_logic_cluster/lc_5/in_1

T_9_23_wire_logic_cluster/lc_5/out
T_10_23_lc_trk_g1_5
T_10_23_wire_logic_cluster/lc_5/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_10
T_9_14_wire_logic_cluster/lc_0/cout
T_9_14_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_10
T_10_22_wire_logic_cluster/lc_0/cout
T_10_22_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_21
T_8_15_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_3/in_1

T_8_15_wire_logic_cluster/lc_5/out
T_8_15_lc_trk_g1_5
T_8_15_wire_logic_cluster/lc_5/in_1

T_8_15_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.N_110
T_5_14_wire_logic_cluster/lc_3/out
T_5_11_sp4_v_t_46
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_2/in_0

End 

Net : phase_controller_inst1.stateZ0Z_4
T_5_13_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g1_3
T_5_14_wire_logic_cluster/lc_3/in_3

T_5_13_wire_logic_cluster/lc_3/out
T_5_12_sp4_v_t_38
T_5_15_lc_trk_g1_6
T_5_15_input_2_7
T_5_15_wire_logic_cluster/lc_7/in_2

T_5_13_wire_logic_cluster/lc_3/out
T_5_12_sp4_v_t_38
T_5_15_lc_trk_g0_6
T_5_15_wire_logic_cluster/lc_3/in_3

T_5_13_wire_logic_cluster/lc_3/out
T_5_13_lc_trk_g1_3
T_5_13_wire_logic_cluster/lc_7/in_1

T_5_13_wire_logic_cluster/lc_3/out
T_5_13_lc_trk_g1_3
T_5_13_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_slave.state_RNIVDE2Z0Z_0
T_5_23_wire_logic_cluster/lc_5/out
T_5_22_lc_trk_g0_5
T_5_22_wire_logic_cluster/lc_3/in_0

T_5_23_wire_logic_cluster/lc_5/out
T_5_22_lc_trk_g0_5
T_5_22_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_slave.tr_time_passed
T_5_21_wire_logic_cluster/lc_2/out
T_5_20_sp4_v_t_36
T_5_23_lc_trk_g0_4
T_5_23_wire_logic_cluster/lc_5/in_1

T_5_21_wire_logic_cluster/lc_2/out
T_5_21_lc_trk_g2_2
T_5_21_wire_logic_cluster/lc_2/in_0

T_5_21_wire_logic_cluster/lc_2/out
T_5_22_lc_trk_g0_2
T_5_22_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_slave.stateZ0Z_1
T_5_25_wire_logic_cluster/lc_0/out
T_5_22_sp4_v_t_40
T_5_23_lc_trk_g2_0
T_5_23_wire_logic_cluster/lc_3/in_1

T_5_25_wire_logic_cluster/lc_0/out
T_5_22_sp4_v_t_40
T_6_26_sp4_h_l_11
T_8_26_lc_trk_g2_6
T_8_26_wire_logic_cluster/lc_3/in_3

T_5_25_wire_logic_cluster/lc_0/out
T_5_21_sp4_v_t_37
T_5_22_lc_trk_g2_5
T_5_22_input_2_7
T_5_22_wire_logic_cluster/lc_7/in_2

T_5_25_wire_logic_cluster/lc_0/out
T_5_25_lc_trk_g3_0
T_5_25_wire_logic_cluster/lc_0/in_1

End 

Net : il_min_comp1_D2
T_7_14_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g0_3
T_7_15_wire_logic_cluster/lc_0/in_3

T_7_14_wire_logic_cluster/lc_3/out
T_7_11_sp4_v_t_46
T_4_15_sp4_h_l_4
T_5_15_lc_trk_g2_4
T_5_15_wire_logic_cluster/lc_5/in_3

T_7_14_wire_logic_cluster/lc_3/out
T_7_11_sp4_v_t_46
T_4_15_sp4_h_l_4
T_5_15_lc_trk_g2_4
T_5_15_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_inst1.tr_time_passed
T_4_17_wire_logic_cluster/lc_2/out
T_5_13_sp4_v_t_40
T_5_14_lc_trk_g2_0
T_5_14_wire_logic_cluster/lc_1/in_1

T_4_17_wire_logic_cluster/lc_2/out
T_5_13_sp4_v_t_40
T_5_15_lc_trk_g2_5
T_5_15_wire_logic_cluster/lc_1/in_0

T_4_17_wire_logic_cluster/lc_2/out
T_4_17_lc_trk_g0_2
T_4_17_wire_logic_cluster/lc_2/in_0

End 

Net : phase_controller_inst1.N_107
T_5_14_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g0_1
T_5_13_wire_logic_cluster/lc_2/in_1

T_5_14_wire_logic_cluster/lc_1/out
T_5_15_lc_trk_g1_1
T_5_15_wire_logic_cluster/lc_7/in_3

End 

Net : bfn_9_14_0_
T_9_14_wire_logic_cluster/carry_in_mux/cout
T_9_14_wire_logic_cluster/lc_0/in_3

Net : bfn_9_22_0_
T_9_22_wire_logic_cluster/carry_in_mux/cout
T_9_22_wire_logic_cluster/lc_0/in_3

Net : bfn_8_14_0_
T_8_14_wire_logic_cluster/carry_in_mux/cout
T_8_14_wire_logic_cluster/lc_0/in_3

Net : bfn_10_22_0_
T_10_22_wire_logic_cluster/carry_in_mux/cout
T_10_22_wire_logic_cluster/lc_0/in_3

Net : phase_controller_slave.stateZ0Z_2
T_5_25_wire_logic_cluster/lc_5/out
T_5_26_lc_trk_g1_5
T_5_26_wire_logic_cluster/lc_3/in_1

T_5_25_wire_logic_cluster/lc_5/out
T_5_25_lc_trk_g0_5
T_5_25_input_2_5
T_5_25_wire_logic_cluster/lc_5/in_2

T_5_25_wire_logic_cluster/lc_5/out
T_5_25_lc_trk_g0_5
T_5_25_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_22
T_9_23_wire_logic_cluster/lc_6/out
T_10_23_lc_trk_g0_6
T_10_23_input_2_4
T_10_23_wire_logic_cluster/lc_4/in_2

T_9_23_wire_logic_cluster/lc_6/out
T_9_23_lc_trk_g1_6
T_9_23_wire_logic_cluster/lc_6/in_1

T_9_23_wire_logic_cluster/lc_6/out
T_10_23_lc_trk_g0_6
T_10_23_input_2_6
T_10_23_wire_logic_cluster/lc_6/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_22
T_8_15_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g0_6
T_9_15_input_2_4
T_9_15_wire_logic_cluster/lc_4/in_2

T_8_15_wire_logic_cluster/lc_6/out
T_8_15_lc_trk_g1_6
T_8_15_wire_logic_cluster/lc_6/in_1

T_8_15_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g0_6
T_9_15_input_2_6
T_9_15_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_slave.stateZ0Z_0
T_5_22_wire_logic_cluster/lc_7/out
T_5_23_lc_trk_g1_7
T_5_23_wire_logic_cluster/lc_5/in_3

T_5_22_wire_logic_cluster/lc_7/out
T_5_22_lc_trk_g1_7
T_5_22_wire_logic_cluster/lc_7/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_23
T_9_23_wire_logic_cluster/lc_7/out
T_10_23_lc_trk_g0_7
T_10_23_input_2_5
T_10_23_wire_logic_cluster/lc_5/in_2

T_9_23_wire_logic_cluster/lc_7/out
T_9_23_lc_trk_g3_7
T_9_23_wire_logic_cluster/lc_7/in_1

T_9_23_wire_logic_cluster/lc_7/out
T_10_23_lc_trk_g0_7
T_10_23_input_2_7
T_10_23_wire_logic_cluster/lc_7/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_23
T_8_15_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g0_7
T_9_15_input_2_5
T_9_15_wire_logic_cluster/lc_5/in_2

T_8_15_wire_logic_cluster/lc_7/out
T_8_15_lc_trk_g3_7
T_8_15_wire_logic_cluster/lc_7/in_1

T_8_15_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g0_7
T_9_15_input_2_7
T_9_15_wire_logic_cluster/lc_7/in_2

End 

Net : il_max_comp2_D2
T_5_24_wire_logic_cluster/lc_3/out
T_5_24_lc_trk_g0_3
T_5_24_wire_logic_cluster/lc_4/in_3

T_5_24_wire_logic_cluster/lc_3/out
T_5_25_lc_trk_g1_3
T_5_25_wire_logic_cluster/lc_1/in_3

T_5_24_wire_logic_cluster/lc_3/out
T_5_25_lc_trk_g1_3
T_5_25_wire_logic_cluster/lc_5/in_3

End 

Net : phase_controller_slave.start_timer_hc_0_sqmuxa
T_5_24_wire_logic_cluster/lc_4/out
T_5_25_lc_trk_g1_4
T_5_25_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stateZ0Z_0
T_5_15_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g1_1
T_5_14_wire_logic_cluster/lc_1/in_3

T_5_15_wire_logic_cluster/lc_1/out
T_5_15_lc_trk_g3_1
T_5_15_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_24
T_9_24_wire_logic_cluster/lc_0/out
T_10_23_lc_trk_g3_0
T_10_23_wire_logic_cluster/lc_6/in_1

T_9_24_wire_logic_cluster/lc_0/out
T_9_24_lc_trk_g3_0
T_9_24_wire_logic_cluster/lc_0/in_1

T_9_24_wire_logic_cluster/lc_0/out
T_10_24_lc_trk_g1_0
T_10_24_wire_logic_cluster/lc_0/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_24
T_8_16_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g3_0
T_9_15_wire_logic_cluster/lc_6/in_1

T_8_16_wire_logic_cluster/lc_0/out
T_8_16_lc_trk_g3_0
T_8_16_wire_logic_cluster/lc_0/in_1

T_8_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g1_0
T_9_16_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_slave.stateZ0Z_3
T_5_25_wire_logic_cluster/lc_1/out
T_5_24_lc_trk_g0_1
T_5_24_wire_logic_cluster/lc_4/in_1

T_5_25_wire_logic_cluster/lc_1/out
T_6_25_sp4_h_l_2
T_9_25_sp4_v_t_42
T_9_29_sp4_v_t_38
T_9_30_lc_trk_g3_6
T_9_30_wire_logic_cluster/lc_2/in_3

T_5_25_wire_logic_cluster/lc_1/out
T_5_25_lc_trk_g0_1
T_5_25_wire_logic_cluster/lc_5/in_0

T_5_25_wire_logic_cluster/lc_1/out
T_5_25_lc_trk_g3_1
T_5_25_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_8
T_9_13_wire_logic_cluster/lc_6/cout
T_9_13_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_6
T_8_13_wire_logic_cluster/lc_6/cout
T_8_13_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_hc_timer.counter_cry_6
T_9_21_wire_logic_cluster/lc_6/cout
T_9_21_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_8
T_10_21_wire_logic_cluster/lc_6/cout
T_10_21_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_25
T_8_16_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g3_1
T_9_15_wire_logic_cluster/lc_7/in_1

T_8_16_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g3_1
T_8_16_wire_logic_cluster/lc_1/in_1

T_8_16_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g1_1
T_9_16_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_25
T_9_24_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g3_1
T_10_23_wire_logic_cluster/lc_7/in_1

T_9_24_wire_logic_cluster/lc_1/out
T_9_24_lc_trk_g3_1
T_9_24_wire_logic_cluster/lc_1/in_1

T_9_24_wire_logic_cluster/lc_1/out
T_10_24_lc_trk_g1_1
T_10_24_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stateZ0Z_2
T_5_13_wire_logic_cluster/lc_0/out
T_5_14_lc_trk_g0_0
T_5_14_wire_logic_cluster/lc_5/in_1

T_5_13_wire_logic_cluster/lc_0/out
T_5_11_sp4_v_t_45
T_5_15_lc_trk_g1_0
T_5_15_wire_logic_cluster/lc_3/in_0

T_5_13_wire_logic_cluster/lc_0/out
T_5_11_sp4_v_t_45
T_5_15_lc_trk_g1_0
T_5_15_wire_logic_cluster/lc_5/in_0

T_5_13_wire_logic_cluster/lc_0/out
T_5_13_lc_trk_g1_0
T_5_13_wire_logic_cluster/lc_0/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_7
T_10_21_wire_logic_cluster/lc_5/cout
T_10_21_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_hc_timer.counter_cry_5
T_9_21_wire_logic_cluster/lc_5/cout
T_9_21_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_7
T_9_13_wire_logic_cluster/lc_5/cout
T_9_13_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_5
T_8_13_wire_logic_cluster/lc_5/cout
T_8_13_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_4
T_8_13_wire_logic_cluster/lc_4/cout
T_8_13_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_hc_timer.counter_cry_4
T_9_21_wire_logic_cluster/lc_4/cout
T_9_21_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_6
T_9_13_wire_logic_cluster/lc_4/cout
T_9_13_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_6
T_10_21_wire_logic_cluster/lc_4/cout
T_10_21_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_5
T_10_21_wire_logic_cluster/lc_3/cout
T_10_21_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_hc_timer.counter_cry_3
T_9_21_wire_logic_cluster/lc_3/cout
T_9_21_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_5
T_9_13_wire_logic_cluster/lc_3/cout
T_9_13_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_3
T_8_13_wire_logic_cluster/lc_3/cout
T_8_13_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_26
T_9_24_wire_logic_cluster/lc_2/out
T_10_24_lc_trk_g0_2
T_10_24_input_2_0
T_10_24_wire_logic_cluster/lc_0/in_2

T_9_24_wire_logic_cluster/lc_2/out
T_9_24_lc_trk_g1_2
T_9_24_wire_logic_cluster/lc_2/in_1

T_9_24_wire_logic_cluster/lc_2/out
T_10_24_lc_trk_g0_2
T_10_24_input_2_2
T_10_24_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_26
T_8_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g0_2
T_9_16_input_2_0
T_9_16_wire_logic_cluster/lc_0/in_2

T_8_16_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g1_2
T_8_16_wire_logic_cluster/lc_2/in_1

T_8_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g0_2
T_9_16_input_2_2
T_9_16_wire_logic_cluster/lc_2/in_2

End 

Net : measured_delay_tr_1
T_9_17_wire_logic_cluster/lc_5/out
T_9_16_sp4_v_t_42
T_6_16_sp4_h_l_1
T_5_16_sp4_v_t_36
T_4_19_lc_trk_g2_4
T_4_19_input_2_4
T_4_19_wire_logic_cluster/lc_4/in_2

T_9_17_wire_logic_cluster/lc_5/out
T_9_16_sp4_v_t_42
T_6_16_sp4_h_l_1
T_5_16_lc_trk_g0_1
T_5_16_input_2_7
T_5_16_wire_logic_cluster/lc_7/in_2

End 

Net : measured_delay_hc_1
T_7_22_wire_logic_cluster/lc_6/out
T_7_19_sp4_v_t_36
T_7_15_sp4_v_t_41
T_4_15_sp4_h_l_10
T_4_15_lc_trk_g0_7
T_4_15_input_2_1
T_4_15_wire_logic_cluster/lc_1/in_2

T_7_22_wire_logic_cluster/lc_6/out
T_7_20_sp4_v_t_41
T_4_24_sp4_h_l_4
T_4_24_lc_trk_g0_1
T_4_24_input_2_1
T_4_24_wire_logic_cluster/lc_1/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.counter_cry_2
T_8_13_wire_logic_cluster/lc_2/cout
T_8_13_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_4
T_9_13_wire_logic_cluster/lc_2/cout
T_9_13_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_4
T_10_21_wire_logic_cluster/lc_2/cout
T_10_21_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_hc_timer.counter_cry_2
T_9_21_wire_logic_cluster/lc_2/cout
T_9_21_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_27
T_9_24_wire_logic_cluster/lc_3/out
T_10_24_lc_trk_g0_3
T_10_24_input_2_1
T_10_24_wire_logic_cluster/lc_1/in_2

T_9_24_wire_logic_cluster/lc_3/out
T_9_24_lc_trk_g1_3
T_9_24_wire_logic_cluster/lc_3/in_1

T_9_24_wire_logic_cluster/lc_3/out
T_10_24_lc_trk_g0_3
T_10_24_input_2_3
T_10_24_wire_logic_cluster/lc_3/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_27
T_8_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g0_3
T_9_16_input_2_1
T_9_16_wire_logic_cluster/lc_1/in_2

T_8_16_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g1_3
T_8_16_wire_logic_cluster/lc_3/in_1

T_8_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g0_3
T_9_16_input_2_3
T_9_16_wire_logic_cluster/lc_3/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_3
T_10_21_wire_logic_cluster/lc_1/cout
T_10_21_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_28
T_9_24_wire_logic_cluster/lc_4/out
T_10_24_lc_trk_g1_4
T_10_24_wire_logic_cluster/lc_2/in_1

T_9_24_wire_logic_cluster/lc_4/out
T_9_24_lc_trk_g3_4
T_9_24_wire_logic_cluster/lc_4/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.counter_cry_1
T_8_13_wire_logic_cluster/lc_1/cout
T_8_13_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_28
T_8_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g1_4
T_9_16_wire_logic_cluster/lc_2/in_1

T_8_16_wire_logic_cluster/lc_4/out
T_8_16_lc_trk_g3_4
T_8_16_wire_logic_cluster/lc_4/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_3
T_9_13_wire_logic_cluster/lc_1/cout
T_9_13_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_hc_timer.counter_cry_1
T_9_21_wire_logic_cluster/lc_1/cout
T_9_21_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_0
T_8_13_wire_logic_cluster/lc_0/cout
T_8_13_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_hc_timer.counter_cry_0
T_9_21_wire_logic_cluster/lc_0/cout
T_9_21_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_2
T_9_13_wire_logic_cluster/lc_0/cout
T_9_13_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_2
T_10_21_wire_logic_cluster/lc_0/cout
T_10_21_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_29
T_8_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g1_5
T_9_16_wire_logic_cluster/lc_3/in_1

T_8_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g2_5
T_8_16_wire_logic_cluster/lc_5/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_29
T_9_24_wire_logic_cluster/lc_5/out
T_10_24_lc_trk_g1_5
T_10_24_wire_logic_cluster/lc_3/in_1

T_9_24_wire_logic_cluster/lc_5/out
T_9_24_lc_trk_g2_5
T_9_24_wire_logic_cluster/lc_5/in_0

End 

Net : delay_measurement_inst.prev_hc_sigZ0
T_13_20_wire_logic_cluster/lc_0/out
T_13_17_sp4_v_t_40
T_13_18_lc_trk_g3_0
T_13_18_wire_logic_cluster/lc_3/in_0

T_13_20_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g0_0
T_13_20_wire_logic_cluster/lc_2/in_0

T_13_20_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g1_0
T_13_19_wire_logic_cluster/lc_5/in_0

End 

Net : il_min_comp2_D1
T_7_12_wire_logic_cluster/lc_1/out
T_7_9_sp12_v_t_22
T_7_21_lc_trk_g3_1
T_7_21_wire_logic_cluster/lc_7/in_3

End 

Net : delay_measurement_inst.hc_stateZ0Z_0
T_13_18_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_38
T_13_20_lc_trk_g1_6
T_13_20_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g3_3
T_13_18_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_slave.stateZ0Z_4
T_5_22_wire_logic_cluster/lc_3/out
T_6_21_sp4_v_t_39
T_5_25_lc_trk_g1_2
T_5_25_input_2_1
T_5_25_wire_logic_cluster/lc_1/in_2

T_5_22_wire_logic_cluster/lc_3/out
T_6_21_sp4_v_t_39
T_5_25_lc_trk_g1_2
T_5_25_wire_logic_cluster/lc_6/in_3

T_5_22_wire_logic_cluster/lc_3/out
T_5_22_lc_trk_g3_3
T_5_22_wire_logic_cluster/lc_3/in_1

T_5_22_wire_logic_cluster/lc_3/out
T_5_22_lc_trk_g3_3
T_5_22_input_2_4
T_5_22_wire_logic_cluster/lc_4/in_2

End 

Net : delay_hc_d2
T_13_17_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_38
T_13_19_lc_trk_g0_6
T_13_19_wire_logic_cluster/lc_5/in_3

T_13_17_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_38
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_2/in_3

T_13_17_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_38
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_0/in_3

T_13_17_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_3/in_3

End 

Net : delay_measurement_inst.tr_stateZ0Z_0
T_13_13_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g2_6
T_12_12_wire_logic_cluster/lc_2/in_0

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g1_6
T_13_13_wire_logic_cluster/lc_6/in_1

T_13_13_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g2_6
T_12_13_wire_logic_cluster/lc_3/in_1

End 

Net : delay_tr_d2
T_13_12_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g1_1
T_13_13_wire_logic_cluster/lc_6/in_0

T_13_12_wire_logic_cluster/lc_1/out
T_12_13_lc_trk_g0_1
T_12_13_wire_logic_cluster/lc_3/in_0

T_13_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g2_1
T_12_12_wire_logic_cluster/lc_2/in_1

T_13_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g2_1
T_12_12_wire_logic_cluster/lc_6/in_3

End 

Net : delay_measurement_inst.prev_tr_sigZ0
T_12_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g3_6
T_12_12_wire_logic_cluster/lc_2/in_3

T_12_12_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g0_6
T_12_13_wire_logic_cluster/lc_3/in_3

T_12_12_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g3_6
T_13_13_wire_logic_cluster/lc_6/in_3

End 

Net : delay_hc_d1
T_13_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_3/in_3

End 

Net : il_max_comp2_D1
T_5_24_wire_logic_cluster/lc_5/out
T_5_24_lc_trk_g1_5
T_5_24_wire_logic_cluster/lc_3/in_3

End 

Net : il_min_comp1_D1
T_7_14_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g1_5
T_7_14_wire_logic_cluster/lc_3/in_3

End 

Net : delay_tr_d1
T_13_12_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g1_5
T_13_12_wire_logic_cluster/lc_1/in_3

End 

Net : il_max_comp1_D1
T_7_12_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g2_0
T_7_12_wire_logic_cluster/lc_7/in_3

End 

Net : bfn_8_13_0_
Net : delay_tr_input_c
T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span12_vert_16
T_16_9_sp12_h_l_0
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_13_12_lc_trk_g3_2
T_13_12_wire_logic_cluster/lc_5/in_0

End 

Net : il_max_comp1_c
T_8_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span4_vert_40
T_8_4_sp4_v_t_45
T_8_8_sp4_v_t_41
T_7_12_lc_trk_g1_4
T_7_12_wire_logic_cluster/lc_0/in_3

End 

Net : il_max_comp2_c
T_5_0_wire_io_cluster/io_0/D_IN_0
T_5_0_span12_vert_0
T_5_1_sp12_v_t_23
T_5_13_sp12_v_t_23
T_5_24_lc_trk_g3_3
T_5_24_wire_logic_cluster/lc_5/in_3

End 

Net : il_min_comp1_c
T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_20
T_10_11_sp12_h_l_0
T_9_11_sp4_h_l_1
T_8_11_sp4_v_t_42
T_7_14_lc_trk_g3_2
T_7_14_wire_logic_cluster/lc_5/in_0

End 

Net : il_min_comp2_c
T_7_0_wire_io_cluster/io_0/D_IN_0
T_7_0_span12_vert_16
T_7_9_sp12_v_t_23
T_7_12_lc_trk_g3_3
T_7_12_wire_logic_cluster/lc_1/in_3

End 

Net : delay_hc_input_c
T_17_0_wire_io_cluster/io_0/D_IN_0
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_6_17_sp12_h_l_0
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_6/in_3

End 

Net : CONSTANT_ONE_NET
T_1_30_wire_logic_cluster/lc_1/out
T_0_29_lc_trk_g2_1
T_0_29_wire_con_box/lc_0/in_1

T_1_30_wire_logic_cluster/lc_1/out
T_0_30_lc_trk_g3_1
T_0_30_wire_con_box/lc_1/in_1

T_1_30_wire_logic_cluster/lc_1/out
T_0_29_lc_trk_g3_1
T_0_31_wire_hf_osc/CLKHFEN

T_1_30_wire_logic_cluster/lc_1/out
T_1_27_sp12_v_t_22
T_2_27_sp12_h_l_1
T_14_27_sp12_h_l_1
T_25_27_sp12_v_t_22
T_25_29_lc_trk_g2_5
T_0_31_wire_rgba_drv/CURREN

End 

Net : GB_BUFFER_clk_12mhz_THRU_CO
T_3_30_wire_logic_cluster/lc_2/out
T_3_30_sp4_h_l_9
T_7_30_sp4_h_l_5
T_10_30_sp4_v_t_47
T_10_31_lc_trk_g0_7
T_12_31_wire_pll/REFERENCECLK

End 

Net : N_39_i_i
T_1_30_wire_logic_cluster/lc_4/out
T_0_30_lc_trk_g3_4
T_0_30_wire_con_box/lc_4/in_1

End 

Net : clk_12mhz
T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_3_30_glb2local_0
T_3_30_lc_trk_g0_4
T_3_30_wire_logic_cluster/lc_2/in_0

End 

Net : clk_100mhz
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_30_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_14_wire_logic_cluster/lc_3/clk

End 

Net : bfn_9_21_0_
Net : red_c_g
T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_13_glb2local_1
T_12_13_lc_trk_g0_5
T_12_13_input_2_3
T_12_13_wire_logic_cluster/lc_3/in_2

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_11_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_19_glb2local_3
T_13_19_lc_trk_g0_7
T_13_19_input_2_5
T_13_19_wire_logic_cluster/lc_5/in_2

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_17_glb2local_1
T_10_17_lc_trk_g0_5
T_10_17_wire_logic_cluster/lc_3/in_0

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_11_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_25_glb2local_2
T_13_25_lc_trk_g0_6
T_13_25_wire_logic_cluster/lc_4/in_0

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_23_glb2local_0
T_8_23_lc_trk_g0_4
T_8_23_wire_logic_cluster/lc_1/in_3

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_30_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_27_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_27_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_27_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_28_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_1_30_glb2local_2
T_1_30_lc_trk_g0_6
T_1_30_wire_logic_cluster/lc_4/in_0

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_1_30_glb2local_2
T_1_30_lc_trk_g0_6
T_1_30_wire_logic_cluster/lc_2/in_0

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_0_30_glb2local_3
T_0_30_lc_trk_g0_7
T_0_30_wire_con_box/lc_2/in_1

End 

Net : red_c_i
T_13_25_wire_logic_cluster/lc_4/out
T_14_24_sp4_v_t_41
T_14_20_sp4_v_t_42
T_14_16_sp4_v_t_47
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_1/cen

T_13_25_wire_logic_cluster/lc_4/out
T_14_24_sp4_v_t_41
T_14_28_sp4_v_t_37
T_14_31_span4_horz_r_2
T_16_31_lc_trk_g1_2
T_12_31_wire_pll/RESET

T_13_25_wire_logic_cluster/lc_4/out
T_14_24_sp4_v_t_41
T_14_20_sp4_v_t_42
T_11_20_sp4_h_l_7
T_7_20_sp4_h_l_10
T_8_20_lc_trk_g2_2
T_8_20_wire_logic_cluster/lc_2/cen

T_13_25_wire_logic_cluster/lc_4/out
T_14_24_sp4_v_t_41
T_14_20_sp4_v_t_42
T_11_20_sp4_h_l_7
T_7_20_sp4_h_l_7
T_7_20_lc_trk_g0_2
T_7_20_wire_logic_cluster/lc_2/cen

T_13_25_wire_logic_cluster/lc_4/out
T_14_24_sp4_v_t_41
T_14_20_sp4_v_t_42
T_14_16_sp4_v_t_47
T_14_12_sp4_v_t_43
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_13_25_wire_logic_cluster/lc_4/out
T_14_24_sp4_v_t_41
T_11_28_sp4_h_l_4
T_7_28_sp4_h_l_7
T_3_28_sp4_h_l_10
T_2_28_lc_trk_g0_2
T_2_28_wire_logic_cluster/lc_2/cen

T_13_25_wire_logic_cluster/lc_4/out
T_14_24_sp4_v_t_41
T_11_28_sp4_h_l_4
T_7_28_sp4_h_l_7
T_3_28_sp4_h_l_10
T_2_28_lc_trk_g0_2
T_2_28_wire_logic_cluster/lc_2/cen

T_13_25_wire_logic_cluster/lc_4/out
T_12_25_sp4_h_l_0
T_8_25_sp4_h_l_3
T_4_25_sp4_h_l_11
T_3_21_sp4_v_t_41
T_3_17_sp4_v_t_42
T_3_18_lc_trk_g2_2
T_3_18_wire_logic_cluster/lc_2/cen

T_13_25_wire_logic_cluster/lc_4/out
T_12_25_sp4_h_l_0
T_8_25_sp4_h_l_3
T_4_25_sp4_h_l_11
T_3_21_sp4_v_t_41
T_3_17_sp4_v_t_42
T_3_18_lc_trk_g2_2
T_3_18_wire_logic_cluster/lc_2/cen

T_13_25_wire_logic_cluster/lc_4/out
T_12_25_sp4_h_l_0
T_8_25_sp4_h_l_3
T_4_25_sp4_h_l_11
T_3_21_sp4_v_t_41
T_3_17_sp4_v_t_42
T_3_18_lc_trk_g2_2
T_3_18_wire_logic_cluster/lc_2/cen

T_13_25_wire_logic_cluster/lc_4/out
T_12_25_sp4_h_l_0
T_8_25_sp4_h_l_3
T_4_25_sp4_h_l_11
T_3_21_sp4_v_t_41
T_3_17_sp4_v_t_42
T_3_18_lc_trk_g2_2
T_3_18_wire_logic_cluster/lc_2/cen

End 

Net : rgb_drv_RNOZ0
T_1_30_wire_logic_cluster/lc_2/out
T_0_30_lc_trk_g2_2
T_0_31_wire_rgba_drv/RGB1PWM

End 

Net : s1_phy_c
T_9_20_wire_logic_cluster/lc_3/out
T_9_20_sp4_h_l_11
T_12_20_sp4_v_t_46
T_12_24_sp4_v_t_46
T_13_28_sp4_h_l_11
T_16_28_sp4_v_t_41
T_16_31_lc_trk_g0_1
T_16_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : s2_phy_c
T_11_19_wire_logic_cluster/lc_6/out
T_10_19_sp4_h_l_4
T_13_19_sp4_v_t_44
T_13_23_sp4_v_t_44
T_13_27_sp4_v_t_44
T_13_31_lc_trk_g0_1
T_13_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : s3_phy_c
T_9_30_wire_logic_cluster/lc_2/out
T_9_31_lc_trk_g1_2
T_9_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : s4_phy_c
T_8_26_wire_logic_cluster/lc_3/out
T_8_25_sp12_v_t_22
T_8_31_lc_trk_g0_5
T_8_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : start_stop_c
T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_4
T_7_3_sp12_h_l_0
T_6_3_sp12_v_t_23
T_6_9_sp4_v_t_39
T_5_13_lc_trk_g1_2
T_5_13_wire_logic_cluster/lc_3/in_0

T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_4
T_7_3_sp12_h_l_0
T_6_3_sp12_v_t_23
T_6_11_sp4_v_t_37
T_5_14_lc_trk_g2_5
T_5_14_wire_logic_cluster/lc_3/in_0

T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_4
T_7_3_sp12_h_l_0
T_6_3_sp12_v_t_23
T_6_11_sp4_v_t_37
T_6_15_sp4_v_t_38
T_6_19_sp4_v_t_46
T_5_22_lc_trk_g3_6
T_5_22_input_2_3
T_5_22_wire_logic_cluster/lc_3/in_2

T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_4
T_7_3_sp12_h_l_0
T_6_3_sp12_v_t_23
T_6_15_sp12_v_t_23
T_6_23_sp4_v_t_37
T_5_24_lc_trk_g2_5
T_5_24_wire_logic_cluster/lc_1/in_0

T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_4
T_7_3_sp12_h_l_0
T_6_3_sp12_v_t_23
T_6_15_sp12_v_t_23
T_6_23_sp4_v_t_37
T_3_27_sp4_h_l_5
T_2_27_sp4_v_t_46
T_1_30_lc_trk_g3_6
T_1_30_wire_logic_cluster/lc_4/in_3

T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_4
T_7_3_sp12_h_l_0
T_6_3_sp12_v_t_23
T_6_15_sp12_v_t_23
T_6_23_sp4_v_t_37
T_3_27_sp4_h_l_5
T_2_27_sp4_v_t_46
T_1_30_lc_trk_g3_6
T_1_30_wire_logic_cluster/lc_2/in_3

End 

