

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24'
================================================================
* Date:           Tue Feb 17 12:08:11 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.279 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |      404|      404|  4.040 us|  4.040 us|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24  |      402|      402|         4|          1|          1|   400|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.18>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [conv2d.cpp:139]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx_1 = alloca i32 1" [conv2d.cpp:136]   --->   Operation 8 'alloca' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_ln137_11 = alloca i32 1"   --->   Operation 9 'alloca' 'add_ln137_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%idx = alloca i32 1" [conv2d.cpp:136]   --->   Operation 10 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln1393 = alloca i32 1"   --->   Operation 11 'alloca' 'add_ln1393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [conv2d.cpp:138]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten133 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [conv2d.cpp:137]   --->   Operation 14 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvars_iv172 = alloca i32 1"   --->   Operation 15 'alloca' 'indvars_iv172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten151 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten151"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %indvars_iv172"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln137 = store i5 0, i5 %c" [conv2d.cpp:137]   --->   Operation 19 'store' 'store_ln137' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten133"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln138 = store i3 0, i3 %i" [conv2d.cpp:138]   --->   Operation 21 'store' 'store_ln138' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln136 = store i9 0, i9 %idx" [conv2d.cpp:136]   --->   Operation 22 'store' 'store_ln136' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln136 = store i9 0, i9 %idx_1" [conv2d.cpp:136]   --->   Operation 23 'store' 'store_ln136' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln139 = store i3 0, i3 %j" [conv2d.cpp:139]   --->   Operation 24 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc304"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten151_load = load i9 %indvar_flatten151" [conv2d.cpp:137]   --->   Operation 26 'load' 'indvar_flatten151_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.82ns)   --->   "%icmp_ln137 = icmp_eq  i9 %indvar_flatten151_load, i9 400" [conv2d.cpp:137]   --->   Operation 27 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.82ns)   --->   "%add_ln137_2 = add i9 %indvar_flatten151_load, i9 1" [conv2d.cpp:137]   --->   Operation 28 'add' 'add_ln137_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %for.inc310, void %VITIS_LOOP_151_25.exitStub" [conv2d.cpp:137]   --->   Operation 29 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten133_load = load i6 %indvar_flatten133" [conv2d.cpp:138]   --->   Operation 30 'load' 'indvar_flatten133_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.82ns)   --->   "%icmp_ln138 = icmp_eq  i6 %indvar_flatten133_load, i6 25" [conv2d.cpp:138]   --->   Operation 31 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln137)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.82ns)   --->   "%add_ln138_1 = add i6 %indvar_flatten133_load, i6 1" [conv2d.cpp:138]   --->   Operation 32 'add' 'add_ln138_1' <Predicate = (!icmp_ln137)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.18ns)   --->   "%select_ln138_2 = select i1 %icmp_ln138, i6 1, i6 %add_ln138_1" [conv2d.cpp:138]   --->   Operation 33 'select' 'select_ln138_2' <Predicate = (!icmp_ln137)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln137 = store i9 %add_ln137_2, i9 %indvar_flatten151" [conv2d.cpp:137]   --->   Operation 34 'store' 'store_ln137' <Predicate = (!icmp_ln137)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln138 = store i6 %select_ln138_2, i6 %indvar_flatten133" [conv2d.cpp:138]   --->   Operation 35 'store' 'store_ln138' <Predicate = (!icmp_ln137)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [conv2d.cpp:139]   --->   Operation 36 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [conv2d.cpp:137]   --->   Operation 37 'load' 'i_load' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [conv2d.cpp:137]   --->   Operation 38 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.78ns)   --->   "%add_ln137 = add i5 %c_load, i5 1" [conv2d.cpp:137]   --->   Operation 39 'add' 'add_ln137' <Predicate = (icmp_ln138)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.98ns)   --->   "%select_ln137_1 = select i1 %icmp_ln138, i3 0, i3 %i_load" [conv2d.cpp:137]   --->   Operation 40 'select' 'select_ln137_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln137)   --->   "%xor_ln137 = xor i1 %icmp_ln138, i1 1" [conv2d.cpp:137]   --->   Operation 41 'xor' 'xor_ln137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.65ns)   --->   "%icmp_ln139 = icmp_eq  i3 %j_load, i3 5" [conv2d.cpp:139]   --->   Operation 42 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln137 = and i1 %icmp_ln139, i1 %xor_ln137" [conv2d.cpp:137]   --->   Operation 43 'and' 'and_ln137' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.21ns)   --->   "%select_ln137_4 = select i1 %icmp_ln138, i5 %add_ln137, i5 %c_load" [conv2d.cpp:137]   --->   Operation 44 'select' 'select_ln137_4' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.65ns)   --->   "%add_ln138 = add i3 %select_ln137_1, i3 1" [conv2d.cpp:138]   --->   Operation 45 'add' 'add_ln138' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node j_4_mid2)   --->   "%empty = or i1 %and_ln137, i1 %icmp_ln138" [conv2d.cpp:137]   --->   Operation 46 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.98ns) (out node of the LUT)   --->   "%j_4_mid2 = select i1 %empty, i3 0, i3 %j_load" [conv2d.cpp:137]   --->   Operation 47 'select' 'j_4_mid2' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.98ns)   --->   "%select_ln138_1 = select i1 %and_ln137, i3 %add_ln138, i3 %select_ln137_1" [conv2d.cpp:138]   --->   Operation 48 'select' 'select_ln138_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i5 %select_ln137_4" [conv2d.cpp:140]   --->   Operation 49 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln137_4, i2 0" [conv2d.cpp:140]   --->   Operation 50 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i7 %tmp" [conv2d.cpp:140]   --->   Operation 51 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln140_3 = add i8 %zext_ln140_1, i8 %zext_ln140" [conv2d.cpp:140]   --->   Operation 52 'add' 'add_ln140_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i3 %select_ln138_1" [conv2d.cpp:140]   --->   Operation 53 'zext' 'zext_ln140_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln140_1 = add i8 %add_ln140_3, i8 %zext_ln140_2" [conv2d.cpp:140]   --->   Operation 54 'add' 'add_ln140_1' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i8 %add_ln140_1" [conv2d.cpp:140]   --->   Operation 55 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.65ns)   --->   "%add_ln139_1 = add i3 %j_4_mid2, i3 1" [conv2d.cpp:139]   --->   Operation 56 'add' 'add_ln139_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln137 = store i5 %select_ln137_4, i5 %c" [conv2d.cpp:137]   --->   Operation 57 'store' 'store_ln137' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln138 = store i3 %select_ln138_1, i3 %i" [conv2d.cpp:138]   --->   Operation 58 'store' 'store_ln138' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln139 = store i3 %add_ln139_1, i3 %j" [conv2d.cpp:139]   --->   Operation 59 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.95>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %add_ln140_1" [conv2d.cpp:139]   --->   Operation 60 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln140, i2 0" [conv2d.cpp:139]   --->   Operation 61 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln139_2 = add i9 %p_shl, i9 %zext_ln139" [conv2d.cpp:139]   --->   Operation 62 'add' 'add_ln139_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i3 %j_4_mid2" [conv2d.cpp:140]   --->   Operation 63 'zext' 'zext_ln140_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln140_2 = add i9 %add_ln139_2, i9 %zext_ln140_3" [conv2d.cpp:140]   --->   Operation 64 'add' 'add_ln140_2' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln140_4 = zext i9 %add_ln140_2" [conv2d.cpp:140]   --->   Operation 65 'zext' 'zext_ln140_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%pool2_out_addr = getelementptr i32 %pool2_out, i64 0, i64 %zext_ln140_4" [conv2d.cpp:140]   --->   Operation 66 'getelementptr' 'pool2_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (3.25ns)   --->   "%pool2_out_load = load i9 %pool2_out_addr" [conv2d.cpp:140]   --->   Operation 67 'load' 'pool2_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 94 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln137)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%idx_1_load = load i9 %idx_1" [conv2d.cpp:137]   --->   Operation 68 'load' 'idx_1_load' <Predicate = (!icmp_ln138 & !and_ln137)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%add_ln137_11_load = load i9 %add_ln137_11" [conv2d.cpp:137]   --->   Operation 69 'load' 'add_ln137_11_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%idx_load = load i9 %idx" [conv2d.cpp:137]   --->   Operation 70 'load' 'idx_load' <Predicate = (!icmp_ln138 & !and_ln137)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%add_ln1393_load = load i9 %add_ln1393"   --->   Operation 71 'load' 'add_ln1393_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%indvars_iv172_load = load i9 %indvars_iv172" [conv2d.cpp:137]   --->   Operation 72 'load' 'indvars_iv172_load' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_str"   --->   Operation 73 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400"   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln138)   --->   "%select_ln137 = select i1 %icmp_ln138, i9 %add_ln137_11_load, i9 %idx_load" [conv2d.cpp:137]   --->   Operation 75 'select' 'select_ln137' <Predicate = (!and_ln137)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node idx_1_mid2)   --->   "%select_ln137_2 = select i1 %icmp_ln138, i9 %add_ln137_11_load, i9 %idx_1_load" [conv2d.cpp:137]   --->   Operation 76 'select' 'select_ln137_2' <Predicate = (!and_ln137)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.96ns)   --->   "%select_ln137_3 = select i1 %icmp_ln138, i9 %add_ln137_11_load, i9 %indvars_iv172_load" [conv2d.cpp:137]   --->   Operation 77 'select' 'select_ln137_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.96ns) (out node of the LUT)   --->   "%idx_1_mid2 = select i1 %and_ln137, i9 %add_ln1393_load, i9 %select_ln137_2" [conv2d.cpp:137]   --->   Operation 78 'select' 'idx_1_mid2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln138 = select i1 %and_ln137, i9 %add_ln1393_load, i9 %select_ln137" [conv2d.cpp:138]   --->   Operation 79 'select' 'select_ln138' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i9 %idx_1_mid2" [conv2d.cpp:139]   --->   Operation 80 'zext' 'zext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_17" [conv2d.cpp:136]   --->   Operation 81 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/2] ( I:3.25ns O:3.25ns )   --->   "%pool2_out_load = load i9 %pool2_out_addr" [conv2d.cpp:140]   --->   Operation 82 'load' 'pool2_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 83 [1/1] (1.82ns)   --->   "%add_ln140 = add i9 %idx_1_mid2, i9 1" [conv2d.cpp:140]   --->   Operation 83 'add' 'add_ln140' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%fc_in_addr = getelementptr i32 %fc_in, i64 0, i64 %zext_ln139_1" [conv2d.cpp:140]   --->   Operation 84 'getelementptr' 'fc_in_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln140 = store i32 %pool2_out_load, i9 %fc_in_addr" [conv2d.cpp:140]   --->   Operation 85 'store' 'store_ln140' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 86 [1/1] (1.82ns)   --->   "%add_ln139 = add i9 %select_ln138, i9 5" [conv2d.cpp:139]   --->   Operation 86 'add' 'add_ln139' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.82ns)   --->   "%add_ln137_1 = add i9 %select_ln137_3, i9 25" [conv2d.cpp:137]   --->   Operation 87 'add' 'add_ln137_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln137 = store i9 %select_ln137_3, i9 %indvars_iv172" [conv2d.cpp:137]   --->   Operation 88 'store' 'store_ln137' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln139 = store i9 %add_ln139, i9 %add_ln1393" [conv2d.cpp:139]   --->   Operation 89 'store' 'store_ln139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln136 = store i9 %select_ln138, i9 %idx" [conv2d.cpp:136]   --->   Operation 90 'store' 'store_ln136' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln137 = store i9 %add_ln137_1, i9 %add_ln137_11" [conv2d.cpp:137]   --->   Operation 91 'store' 'store_ln137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln136 = store i9 %add_ln140, i9 %idx_1" [conv2d.cpp:136]   --->   Operation 92 'store' 'store_ln136' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln139 = br void %for.inc304" [conv2d.cpp:139]   --->   Operation 93 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.189ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 6 bit on local variable 'indvar_flatten133' [16]  (1.588 ns)
	'load' operation 6 bit ('indvar_flatten133_load', conv2d.cpp:138) on local variable 'indvar_flatten133' [34]  (0.000 ns)
	'add' operation 6 bit ('add_ln138_1', conv2d.cpp:138) [78]  (1.825 ns)
	'select' operation 6 bit ('select_ln138_2', conv2d.cpp:138) [79]  (1.188 ns)
	'store' operation ('store_ln138', conv2d.cpp:138) of variable 'select_ln138_2', conv2d.cpp:138 6 bit on local variable 'indvar_flatten133' [83]  (1.588 ns)

 <State 2>: 7.279ns
The critical path consists of the following:
	'load' operation 3 bit ('i_load', conv2d.cpp:137) on local variable 'i', conv2d.cpp:138 [33]  (0.000 ns)
	'select' operation 3 bit ('select_ln137_1', conv2d.cpp:137) [42]  (0.980 ns)
	'add' operation 3 bit ('add_ln138', conv2d.cpp:138) [49]  (1.650 ns)
	'select' operation 3 bit ('select_ln138_1', conv2d.cpp:138) [54]  (0.980 ns)
	'add' operation 8 bit ('add_ln140_1', conv2d.cpp:140) [60]  (3.669 ns)

 <State 3>: 6.952ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln139_2', conv2d.cpp:139) [64]  (0.000 ns)
	'add' operation 9 bit ('add_ln140_2', conv2d.cpp:140) [66]  (3.698 ns)
	'getelementptr' operation 9 bit ('pool2_out_addr', conv2d.cpp:140) [68]  (0.000 ns)
	'load' operation 32 bit ('pool2_out_load', conv2d.cpp:140) on array 'pool2_out' [71]  (3.254 ns)

 <State 4>: 6.508ns
The critical path consists of the following:
	'load' operation 32 bit ('pool2_out_load', conv2d.cpp:140) on array 'pool2_out' [71]  (3.254 ns)
	'store' operation ('store_ln140', conv2d.cpp:140) of variable 'pool2_out_load', conv2d.cpp:140 32 bit on array 'fc_in' [74]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
