--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml host.twx host.ncd -o host.twr host.pcf -ucf baseboard.ucf
-ucf mercury.ucf

Design file:              host.ncd
Physical constraint file: host.pcf
Device,package,speed:     xc3s200a,vq100,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1524 paths analyzed, 447 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.857ns.
--------------------------------------------------------------------------------

Paths for end point cnt_hsync/capture_hi_5 (SLICE_X29Y15.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_hsync/previous_input (FF)
  Destination:          cnt_hsync/capture_hi_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.818ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.212 - 0.251)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_hsync/previous_input to cnt_hsync/capture_hi_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y17.YQ      Tcko                  0.580   cnt_hsync/previous_input
                                                       cnt_hsync/previous_input
    SLICE_X26Y15.F3      net (fanout=36)       2.522   cnt_hsync/previous_input
    SLICE_X26Y15.X       Tilo                  0.692   cnt_hsync/capture_hi_and0000
                                                       cnt_hsync/capture_hi_and00001
    SLICE_X29Y15.CE      net (fanout=8)        1.713   cnt_hsync/capture_hi_and0000
    SLICE_X29Y15.CLK     Tceck                 0.311   cnt_hsync/capture_hi<5>
                                                       cnt_hsync/capture_hi_5
    -------------------------------------------------  ---------------------------
    Total                                      5.818ns (1.583ns logic, 4.235ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point cnt_hsync/capture_hi_4 (SLICE_X29Y15.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_hsync/previous_input (FF)
  Destination:          cnt_hsync/capture_hi_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.818ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.212 - 0.251)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_hsync/previous_input to cnt_hsync/capture_hi_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y17.YQ      Tcko                  0.580   cnt_hsync/previous_input
                                                       cnt_hsync/previous_input
    SLICE_X26Y15.F3      net (fanout=36)       2.522   cnt_hsync/previous_input
    SLICE_X26Y15.X       Tilo                  0.692   cnt_hsync/capture_hi_and0000
                                                       cnt_hsync/capture_hi_and00001
    SLICE_X29Y15.CE      net (fanout=8)        1.713   cnt_hsync/capture_hi_and0000
    SLICE_X29Y15.CLK     Tceck                 0.311   cnt_hsync/capture_hi<5>
                                                       cnt_hsync/capture_hi_4
    -------------------------------------------------  ---------------------------
    Total                                      5.818ns (1.583ns logic, 4.235ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point cnt_hsync/capture_hi_15 (SLICE_X29Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_hsync/previous_input (FF)
  Destination:          cnt_hsync/capture_hi_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.798ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.214 - 0.251)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_hsync/previous_input to cnt_hsync/capture_hi_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y17.YQ      Tcko                  0.580   cnt_hsync/previous_input
                                                       cnt_hsync/previous_input
    SLICE_X26Y15.F3      net (fanout=36)       2.522   cnt_hsync/previous_input
    SLICE_X26Y15.X       Tilo                  0.692   cnt_hsync/capture_hi_and0000
                                                       cnt_hsync/capture_hi_and00001
    SLICE_X29Y19.CE      net (fanout=8)        1.693   cnt_hsync/capture_hi_and0000
    SLICE_X29Y19.CLK     Tceck                 0.311   cnt_hsync/capture_hi<15>
                                                       cnt_hsync/capture_hi_15
    -------------------------------------------------  ---------------------------
    Total                                      5.798ns (1.583ns logic, 4.215ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnt_vsync/capture_hi_15 (SLICE_X17Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.884ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_vsync/cnt_hi_15 (FF)
  Destination:          cnt_vsync/capture_hi_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.077 - 0.052)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_vsync/cnt_hi_15 to cnt_vsync/capture_hi_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.YQ      Tcko                  0.464   cnt_vsync/cnt_hi<14>
                                                       cnt_vsync/cnt_hi_15
    SLICE_X17Y25.BX      net (fanout=2)        0.356   cnt_vsync/cnt_hi<15>
    SLICE_X17Y25.CLK     Tckdi       (-Th)    -0.089   cnt_vsync/capture_hi<15>
                                                       cnt_vsync/capture_hi_15
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.553ns logic, 0.356ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point cnt_hsync/capture_lo_15 (SLICE_X31Y15.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_hsync/cnt_lo_15 (FF)
  Destination:          cnt_hsync/capture_lo_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.007 - 0.016)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_hsync/cnt_lo_15 to cnt_hsync/capture_lo_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y12.YQ      Tcko                  0.464   cnt_hsync/cnt_lo<14>
                                                       cnt_hsync/cnt_lo_15
    SLICE_X31Y15.BX      net (fanout=2)        0.356   cnt_hsync/cnt_lo<15>
    SLICE_X31Y15.CLK     Tckdi       (-Th)    -0.089   cnt_hsync/capture_lo<15>
                                                       cnt_hsync/capture_lo_15
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.553ns logic, 0.356ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point cnt_vsync/capture_hi_14 (SLICE_X17Y25.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.944ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_vsync/cnt_hi_14 (FF)
  Destination:          cnt_vsync/capture_hi_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.969ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.077 - 0.052)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_vsync/cnt_hi_14 to cnt_vsync/capture_hi_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.XQ      Tcko                  0.473   cnt_vsync/cnt_hi<14>
                                                       cnt_vsync/cnt_hi_14
    SLICE_X17Y25.BY      net (fanout=2)        0.356   cnt_vsync/cnt_hi<14>
    SLICE_X17Y25.CLK     Tckdi       (-Th)    -0.140   cnt_vsync/capture_hi<15>
                                                       cnt_vsync/capture_hi_14
    -------------------------------------------------  ---------------------------
    Total                                      0.969ns (0.613ns logic, 0.356ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.036ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.482ns (Trpw)
  Physical resource: cnt_vsync/cnt_hi<0>/SR
  Logical resource: cnt_vsync/cnt_hi_0/SR
  Location pin: SLICE_X17Y15.SR
  Clock network: USR_BTN_IBUF
--------------------------------------------------------------------------------
Slack: 17.036ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.482ns (Trpw)
  Physical resource: cnt_vsync/cnt_hi<0>/SR
  Logical resource: cnt_vsync/cnt_hi_0/SR
  Location pin: SLICE_X17Y15.SR
  Clock network: USR_BTN_IBUF
--------------------------------------------------------------------------------
Slack: 17.036ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.482ns (Trpw)
  Physical resource: cnt_vsync/cnt_hi<0>/SR
  Logical resource: cnt_vsync/cnt_hi_1/SR
  Location pin: SLICE_X17Y15.SR
  Clock network: USR_BTN_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.857|         |         |    3.918|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1524 paths, 0 nets, and 389 connections

Design statistics:
   Minimum period:   5.857ns{1}   (Maximum frequency: 170.736MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 15 23:56:11 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



