Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: G:/vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 62a986b77c894e74bb68110cb9410caa --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleCPU_sim_behav xil_defaultlib.singleCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMEM
Compiling module xil_defaultlib.InsMEM
Compiling module xil_defaultlib.Jump
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAddNum
Compiling module xil_defaultlib.PcAddFour
Compiling module xil_defaultlib.selector3
Compiling module xil_defaultlib.selector32
Compiling module xil_defaultlib.selector32_5
Compiling module xil_defaultlib.selector5
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.singleCPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot singleCPU_sim_behav
