Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 40: Signal <M1L> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 41: Signal <M1R> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 42: Signal <M1O> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 43: Signal <M2L> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 44: Signal <M2R> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 45: Signal <M2O> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 46: Signal <M3L> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 47: Signal <M3R> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 48: Signal <M3O> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 49: Signal <M4L> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 50: Signal <M4R> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 51: Signal <M4O> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 52: Signal <inmes1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 53: Signal <inest0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 69: Signal <inest1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 85: Signal <inest2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 103: Signal <inmes2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 104: Signal <inest0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 120: Signal <inest1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 136: Signal <inest2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 154: Signal <inmes3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 155: Signal <inest0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 171: Signal <inest1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 187: Signal <inest2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 205: Signal <inmes4> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 206: Signal <inest0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 222: Signal <inest1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 238: Signal <inest2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 255: Signal <M1L> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 256: Signal <M1R> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 257: Signal <M1O> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 258: Signal <M2L> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 259: Signal <M2R> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 260: Signal <M2O> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 261: Signal <M3L> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 262: Signal <M3R> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 263: Signal <M3O> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 264: Signal <M4L> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 265: Signal <M4R> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v" Line 266: Signal <M4O> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "D:\Documentos\0Todo U\2020-1\Embebidos\FPGA\Control_mesas\main.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <M1O>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <M1R>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <M2L>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <M2R>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <M2O>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <M3L>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <M3R>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <M3O>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <M4L>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <M4R>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <M4O>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <M1L>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  12 Latch(s).
	inferred   2 Multiplexer(s).
Unit <main> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 12
 1-bit latch                                           : 12
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6
#      LUT2                        : 2
#      LUT3                        : 1
#      LUT5                        : 2
#      LUT6                        : 1
# FlipFlops/Latches                : 12
#      LD                          : 9
#      LDE                         : 3
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 19
#      IBUF                        : 7
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice LUTs:                    6  out of  63400     0%  
    Number used as Logic:                 6  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      6
   Number with an unused Flip Flop:       6  out of      6   100%  
   Number with an unused LUT:             0  out of      6     0%  
   Number of fully used LUT-FF pairs:     0  out of      6     0%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  19  out of    210     9%  
    IOB Flip Flops/Latches:              12

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)  | Load  |
-----------------------------------------------------+------------------------+-------+
inmes1                                               | IBUF+BUFG              | 3     |
GND_1_o_GND_1_o_AND_12_o(GND_1_o_GND_1_o_AND_12_o1:O)| NONE(*)(M3L)           | 3     |
GND_1_o_GND_1_o_AND_5_o(GND_1_o_GND_1_o_AND_5_o1:O)  | NONE(*)(M2L)           | 3     |
GND_1_o_GND_1_o_AND_22_o(GND_1_o_GND_1_o_AND_22_o1:O)| NONE(*)(M4L)           | 3     |
-----------------------------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: No path found
   Minimum input arrival time before clock: 1.426ns
   Maximum output required time after clock: 1.024ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inmes1'
  Total number of paths / destination ports: 14 / 6
-------------------------------------------------------------------------
Offset:              1.426ns (Levels of Logic = 2)
  Source:            inest1 (PAD)
  Destination:       M1L (LATCH)
  Destination Clock: inmes1 falling

  Data Path: inest1 to M1L
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.743  inest1_IBUF (inest1_IBUF)
     LUT3:I0->O            4   0.124   0.419  GND_1_o_GND_1_o_OR_39_o1 (GND_1_o_GND_1_o_OR_39_o)
     LDE:GE                    0.139          M1L
    ----------------------------------------
    Total                      1.426ns (0.264ns logic, 1.162ns route)
                                       (18.5% logic, 81.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_GND_1_o_AND_12_o'
  Total number of paths / destination ports: 5 / 3
-------------------------------------------------------------------------
Offset:              0.725ns (Levels of Logic = 2)
  Source:            inest0 (PAD)
  Destination:       M3R (LATCH)
  Destination Clock: GND_1_o_GND_1_o_AND_12_o falling

  Data Path: inest0 to M3R
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.589  inest0_IBUF (inest0_IBUF)
     LUT2:I0->O            4   0.124   0.000  Mmux_M2O_GND_1_o_MUX_158_o11 (M2O_GND_1_o_MUX_158_o)
     LD:D                      0.011          M3O
    ----------------------------------------
    Total                      0.725ns (0.136ns logic, 0.589ns route)
                                       (18.8% logic, 81.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_GND_1_o_AND_5_o'
  Total number of paths / destination ports: 5 / 3
-------------------------------------------------------------------------
Offset:              0.725ns (Levels of Logic = 2)
  Source:            inest0 (PAD)
  Destination:       M2R (LATCH)
  Destination Clock: GND_1_o_GND_1_o_AND_5_o falling

  Data Path: inest0 to M2R
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.589  inest0_IBUF (inest0_IBUF)
     LUT2:I0->O            4   0.124   0.000  Mmux_M2O_GND_1_o_MUX_158_o11 (M2O_GND_1_o_MUX_158_o)
     LD:D                      0.011          M2O
    ----------------------------------------
    Total                      0.725ns (0.136ns logic, 0.589ns route)
                                       (18.8% logic, 81.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_GND_1_o_AND_22_o'
  Total number of paths / destination ports: 5 / 3
-------------------------------------------------------------------------
Offset:              0.725ns (Levels of Logic = 2)
  Source:            inest0 (PAD)
  Destination:       M4O (LATCH)
  Destination Clock: GND_1_o_GND_1_o_AND_22_o falling

  Data Path: inest0 to M4O
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.589  inest0_IBUF (inest0_IBUF)
     LUT2:I0->O            4   0.124   0.000  Mmux_M2O_GND_1_o_MUX_158_o11 (M2O_GND_1_o_MUX_158_o)
     LD:D                      0.011          M4O
    ----------------------------------------
    Total                      0.725ns (0.136ns logic, 0.589ns route)
                                       (18.8% logic, 81.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inmes1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.024ns (Levels of Logic = 1)
  Source:            M1L (LATCH)
  Destination:       M1L (PAD)
  Source Clock:      inmes1 falling

  Data Path: M1L to M1L
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.625   0.399  M1L (M1L_OBUF)
     OBUF:I->O                 0.000          M1L_OBUF (M1L)
    ----------------------------------------
    Total                      1.024ns (0.625ns logic, 0.399ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_GND_1_o_AND_5_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.024ns (Levels of Logic = 1)
  Source:            M2L (LATCH)
  Destination:       M2L (PAD)
  Source Clock:      GND_1_o_GND_1_o_AND_5_o falling

  Data Path: M2L to M2L
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  M2L (M2L_OBUF)
     OBUF:I->O                 0.000          M2L_OBUF (M2L)
    ----------------------------------------
    Total                      1.024ns (0.625ns logic, 0.399ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_GND_1_o_AND_12_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.024ns (Levels of Logic = 1)
  Source:            M3L (LATCH)
  Destination:       M3L (PAD)
  Source Clock:      GND_1_o_GND_1_o_AND_12_o falling

  Data Path: M3L to M3L
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  M3L (M3L_OBUF)
     OBUF:I->O                 0.000          M3L_OBUF (M3L)
    ----------------------------------------
    Total                      1.024ns (0.625ns logic, 0.399ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_GND_1_o_AND_22_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.024ns (Levels of Logic = 1)
  Source:            M4L (LATCH)
  Destination:       M4L (PAD)
  Source Clock:      GND_1_o_GND_1_o_AND_22_o falling

  Data Path: M4L to M4L
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  M4L (M4L_OBUF)
     OBUF:I->O                 0.000          M4L_OBUF (M4L)
    ----------------------------------------
    Total                      1.024ns (0.625ns logic, 0.399ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.21 secs
 
--> 

Total memory usage is 4712192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   53 (   0 filtered)
Number of infos    :    1 (   0 filtered)

