parent	,	V_2
pll_recalc	,	F_2
clk_register	,	F_8
mult	,	V_4
enable_reg	,	V_7
extal2_div2_clk	,	V_20
CKSCR	,	V_15
sh73a0_extal2_clk	,	V_19
sh73a0_clock_init	,	F_6
enable_bit	,	V_6
div6_clks	,	V_25
DIV6_NR	,	V_26
FRQCRB	,	V_9
rate	,	V_3
__raw_writel	,	F_5
main_clks	,	V_21
SD2CKCR	,	V_14
div4_clks	,	V_22
sh_clk_div6_register	,	F_10
SD1CKCR	,	V_13
main_clk	,	V_16
__raw_readl	,	F_3
div4_kick	,	F_4
value	,	V_8
ret	,	V_11
ARRAY_SIZE	,	F_7
lookups	,	V_29
clk	,	V_1
SD0CKCR	,	V_12
MSTP_NR	,	V_28
"failed to setup sh73a0 clocks\n"	,	L_1
k	,	V_10
mstp_clks	,	V_27
extal1_div2_clk	,	V_18
DIV4_NR	,	V_23
div4_table	,	V_24
panic	,	F_14
PLLECR	,	V_5
sh73a0_extal1_clk	,	V_17
sh_clk_div4_register	,	F_9
clk_init	,	F_13
div2_recalc	,	F_1
__init	,	T_1
clkdev_add_table	,	F_12
sh_clk_mstp32_register	,	F_11
