
CRYP_SAES_SharedKey.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f04  08000238  08000238  00010238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  0800513c  0800513c  0001513c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005244  08005244  00015244  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005248  08005248  00015248  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000c1  20000000  0800524c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000013c  200000c4  0800530d  000200c4  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000200  0800530d  00020200  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  000200c1  2**0
                  CONTENTS, READONLY
  9 .comment      00000043  00000000  00000000  000200f7  2**0
                  CONTENTS, READONLY
 10 .debug_line   00010948  00000000  00000000  0002013a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_line_str 000000af  00000000  00000000  00030a82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_info   0000d171  00000000  00000000  00030b31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000211f  00000000  00000000  0003dca2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bc8  00000000  00000000  0003fdc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00136d62  00000000  00000000  00040990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008e6  00000000  00000000  001776f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000322f4  00000000  00000000  00177fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00002f24  00000000  00000000  001aa2cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	; (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	; (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	; (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	200000c4 	.word	0x200000c4
 8000254:	00000000 	.word	0x00000000
 8000258:	08005124 	.word	0x08005124

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	; (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	; (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	; (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	200000c8 	.word	0x200000c8
 8000274:	08005124 	.word	0x08005124

08000278 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000278:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002b0 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800027c:	f000 fae2 	bl	8000844 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000280:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000282:	e003      	b.n	800028c <LoopCopyDataInit>

08000284 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000284:	4b0b      	ldr	r3, [pc, #44]	; (80002b4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000286:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000288:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800028a:	3104      	adds	r1, #4

0800028c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800028c:	480a      	ldr	r0, [pc, #40]	; (80002b8 <LoopForever+0xa>)
	ldr	r3, =_edata
 800028e:	4b0b      	ldr	r3, [pc, #44]	; (80002bc <LoopForever+0xe>)
	adds	r2, r0, r1
 8000290:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000292:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000294:	d3f6      	bcc.n	8000284 <CopyDataInit>
	ldr	r2, =_sbss
 8000296:	4a0a      	ldr	r2, [pc, #40]	; (80002c0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000298:	e002      	b.n	80002a0 <LoopFillZerobss>

0800029a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800029a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800029c:	f842 3b04 	str.w	r3, [r2], #4

080002a0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80002a0:	4b08      	ldr	r3, [pc, #32]	; (80002c4 <LoopForever+0x16>)
	cmp	r2, r3
 80002a2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80002a4:	d3f9      	bcc.n	800029a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80002a6:	f004 ff19 	bl	80050dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80002aa:	f000 f80f 	bl	80002cc <main>

080002ae <LoopForever>:

LoopForever:
    b LoopForever
 80002ae:	e7fe      	b.n	80002ae <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80002b0:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 80002b4:	0800524c 	.word	0x0800524c
	ldr	r0, =_sdata
 80002b8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80002bc:	200000c1 	.word	0x200000c1
	ldr	r2, =_sbss
 80002c0:	200000c4 	.word	0x200000c4
	ldr	r3, = _ebss
 80002c4:	20000200 	.word	0x20000200

080002c8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80002c8:	e7fe      	b.n	80002c8 <ADC1_IRQHandler>
	...

080002cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b082      	sub	sp, #8
 80002d0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002d2:	f000 faef 	bl	80008b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002d6:	f000 f88b 	bl	80003f0 <SystemClock_Config>

  /* Configure the System Power */
  SystemPower_Config();
 80002da:	f000 f8eb 	bl	80004b4 <SystemPower_Config>

  /* USER CODE BEGIN SysInit */
  /* Configure LED7, LED6 */
  BSP_LED_Init(LED7);
 80002de:	2001      	movs	r0, #1
 80002e0:	f000 fa22 	bl	8000728 <BSP_LED_Init>
  BSP_LED_Init(LED6);
 80002e4:	2000      	movs	r0, #0
 80002e6:	f000 fa1f 	bl	8000728 <BSP_LED_Init>

  /* Turn LED7, LED6 off */
  BSP_LED_Off(LED7);
 80002ea:	2001      	movs	r0, #1
 80002ec:	f000 fa8c 	bl	8000808 <BSP_LED_Off>
  BSP_LED_Off(LED6);
 80002f0:	2000      	movs	r0, #0
 80002f2:	f000 fa89 	bl	8000808 <BSP_LED_Off>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_ICACHE_Init();
 80002f6:	f000 f8eb 	bl	80004d0 <MX_ICACHE_Init>
  MX_RNG_Init();
 80002fa:	f000 f8fd 	bl	80004f8 <MX_RNG_Init>
  MX_SAES_AES_Init();
 80002fe:	f000 f911 	bl	8000524 <MX_SAES_AES_Init>
  /* USER CODE BEGIN 2 */

  /* User key AESKey256 encryption to be shared */
  if (HAL_CRYPEx_EncryptSharedKey(&hcryp, AESKey256, Encryptedkey, 0, TIMEOUT_VALUE) != HAL_OK)
 8000302:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000306:	9300      	str	r3, [sp, #0]
 8000308:	2300      	movs	r3, #0
 800030a:	4a31      	ldr	r2, [pc, #196]	; (80003d0 <main+0x104>)
 800030c:	4931      	ldr	r1, [pc, #196]	; (80003d4 <main+0x108>)
 800030e:	4832      	ldr	r0, [pc, #200]	; (80003d8 <main+0x10c>)
 8000310:	f001 ff47 	bl	80021a2 <HAL_CRYPEx_EncryptSharedKey>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d001      	beq.n	800031e <main+0x52>
  {
    /* Processing Error */
    Error_Handler();
 800031a:	f000 f933 	bl	8000584 <Error_Handler>
  }
  /* we could not compare results, key is not known and unique for each device */

  /* Sahre AESKey256 with AES peripheral without being exposed in clear-text*/
  if (HAL_CRYPEx_DecryptSharedKey(&hcryp, Encryptedkey,0, TIMEOUT_VALUE) != HAL_OK)
 800031e:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000322:	2200      	movs	r2, #0
 8000324:	492a      	ldr	r1, [pc, #168]	; (80003d0 <main+0x104>)
 8000326:	482c      	ldr	r0, [pc, #176]	; (80003d8 <main+0x10c>)
 8000328:	f001 ff95 	bl	8002256 <HAL_CRYPEx_DecryptSharedKey>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	d001      	beq.n	8000336 <main+0x6a>
  {
    /* Processing Error */
    Error_Handler();
 8000332:	f000 f927 	bl	8000584 <Error_Handler>
  }
  /* Now key AESKey256 is loaded in AES_KEYRx registers, immediately usable by
  application for any AES operation */

  /* Configure the CRYP peripheral */
  hcryp.Instance = AES;
 8000336:	4b28      	ldr	r3, [pc, #160]	; (80003d8 <main+0x10c>)
 8000338:	4a28      	ldr	r2, [pc, #160]	; (80003dc <main+0x110>)
 800033a:	601a      	str	r2, [r3, #0]
  hcryp.Init.DataType  = CRYP_NO_SWAP;
 800033c:	4b26      	ldr	r3, [pc, #152]	; (80003d8 <main+0x10c>)
 800033e:	2200      	movs	r2, #0
 8000340:	605a      	str	r2, [r3, #4]
  hcryp.Init.KeySize   = CRYP_KEYSIZE_256B;
 8000342:	4b25      	ldr	r3, [pc, #148]	; (80003d8 <main+0x10c>)
 8000344:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000348:	609a      	str	r2, [r3, #8]
  hcryp.Init.KeyMode      = CRYP_KEYMODE_SHARED;
 800034a:	4b23      	ldr	r3, [pc, #140]	; (80003d8 <main+0x10c>)
 800034c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000350:	631a      	str	r2, [r3, #48]	; 0x30
  hcryp.Init.Algorithm = CRYP_AES_ECB;
 8000352:	4b21      	ldr	r3, [pc, #132]	; (80003d8 <main+0x10c>)
 8000354:	2200      	movs	r2, #0
 8000356:	615a      	str	r2, [r3, #20]

  /* Initialise CRYP */
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8000358:	481f      	ldr	r0, [pc, #124]	; (80003d8 <main+0x10c>)
 800035a:	f000 fc37 	bl	8000bcc <HAL_CRYP_Init>
 800035e:	4603      	mov	r3, r0
 8000360:	2b00      	cmp	r3, #0
 8000362:	d001      	beq.n	8000368 <main+0x9c>
  {
    /* Initialization Error */
    Error_Handler();
 8000364:	f000 f90e 	bl	8000584 <Error_Handler>
  }

  /* AES ECB Encryption */
  if (HAL_CRYP_Encrypt(&hcryp, Plaintext, 16, EncryptedText, TIMEOUT_VALUE) != HAL_OK)
 8000368:	f640 73ff 	movw	r3, #4095	; 0xfff
 800036c:	9300      	str	r3, [sp, #0]
 800036e:	4b1c      	ldr	r3, [pc, #112]	; (80003e0 <main+0x114>)
 8000370:	2210      	movs	r2, #16
 8000372:	491c      	ldr	r1, [pc, #112]	; (80003e4 <main+0x118>)
 8000374:	4818      	ldr	r0, [pc, #96]	; (80003d8 <main+0x10c>)
 8000376:	f000 fce5 	bl	8000d44 <HAL_CRYP_Encrypt>
 800037a:	4603      	mov	r3, r0
 800037c:	2b00      	cmp	r3, #0
 800037e:	d001      	beq.n	8000384 <main+0xb8>
  {
    /* Processing Error */
    Error_Handler();
 8000380:	f000 f900 	bl	8000584 <Error_Handler>
  }
  /*Compare with expected result, because we know the original encrypted key*/
  if(memcmp(EncryptedText, CiphertextAESECB256, 64) != 0)
 8000384:	2240      	movs	r2, #64	; 0x40
 8000386:	4918      	ldr	r1, [pc, #96]	; (80003e8 <main+0x11c>)
 8000388:	4815      	ldr	r0, [pc, #84]	; (80003e0 <main+0x114>)
 800038a:	f004 fe8e 	bl	80050aa <memcmp>
 800038e:	4603      	mov	r3, r0
 8000390:	2b00      	cmp	r3, #0
 8000392:	d001      	beq.n	8000398 <main+0xcc>
  {
    /* Processing Error */
    Error_Handler();
 8000394:	f000 f8f6 	bl	8000584 <Error_Handler>
  }

  /* AES ECB Decryption */
  if (HAL_CRYP_Decrypt(&hcryp, EncryptedText, 16, DecryptedText, TIMEOUT_VALUE) != HAL_OK)
 8000398:	f640 73ff 	movw	r3, #4095	; 0xfff
 800039c:	9300      	str	r3, [sp, #0]
 800039e:	4b13      	ldr	r3, [pc, #76]	; (80003ec <main+0x120>)
 80003a0:	2210      	movs	r2, #16
 80003a2:	490f      	ldr	r1, [pc, #60]	; (80003e0 <main+0x114>)
 80003a4:	480c      	ldr	r0, [pc, #48]	; (80003d8 <main+0x10c>)
 80003a6:	f000 fd7b 	bl	8000ea0 <HAL_CRYP_Decrypt>
 80003aa:	4603      	mov	r3, r0
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d001      	beq.n	80003b4 <main+0xe8>
  {
    /* Processing Error */
    Error_Handler();
 80003b0:	f000 f8e8 	bl	8000584 <Error_Handler>
  }
  /*Compare decryption result with Plaintext*/
  if(memcmp(DecryptedText, Plaintext, 64) != 0)
 80003b4:	2240      	movs	r2, #64	; 0x40
 80003b6:	490b      	ldr	r1, [pc, #44]	; (80003e4 <main+0x118>)
 80003b8:	480c      	ldr	r0, [pc, #48]	; (80003ec <main+0x120>)
 80003ba:	f004 fe76 	bl	80050aa <memcmp>
 80003be:	4603      	mov	r3, r0
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d001      	beq.n	80003c8 <main+0xfc>
  {
    /* Processing Error */
    Error_Handler();
 80003c4:	f000 f8de 	bl	8000584 <Error_Handler>
  }

  /* Turn LED7 on */
  BSP_LED_On(LED7);
 80003c8:	2001      	movs	r0, #1
 80003ca:	f000 f9ff 	bl	80007cc <BSP_LED_On>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80003ce:	e7fe      	b.n	80003ce <main+0x102>
 80003d0:	200001dc 	.word	0x200001dc
 80003d4:	20000010 	.word	0x20000010
 80003d8:	200000f4 	.word	0x200000f4
 80003dc:	420c0000 	.word	0x420c0000
 80003e0:	2000015c 	.word	0x2000015c
 80003e4:	20000030 	.word	0x20000030
 80003e8:	20000070 	.word	0x20000070
 80003ec:	2000019c 	.word	0x2000019c

080003f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b09e      	sub	sp, #120	; 0x78
 80003f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003f6:	f107 0318 	add.w	r3, r7, #24
 80003fa:	2260      	movs	r2, #96	; 0x60
 80003fc:	2100      	movs	r1, #0
 80003fe:	4618      	mov	r0, r3
 8000400:	f004 fe63 	bl	80050ca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000404:	463b      	mov	r3, r7
 8000406:	2200      	movs	r2, #0
 8000408:	601a      	str	r2, [r3, #0]
 800040a:	605a      	str	r2, [r3, #4]
 800040c:	609a      	str	r2, [r3, #8]
 800040e:	60da      	str	r2, [r3, #12]
 8000410:	611a      	str	r2, [r3, #16]
 8000412:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000414:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8000418:	f002 fb62 	bl	8002ae0 <HAL_PWREx_ControlVoltageScaling>
 800041c:	4603      	mov	r3, r0
 800041e:	2b00      	cmp	r3, #0
 8000420:	d001      	beq.n	8000426 <SystemClock_Config+0x36>
  {
    Error_Handler();
 8000422:	f000 f8af 	bl	8000584 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI
 8000426:	23b0      	movs	r3, #176	; 0xb0
 8000428:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_SHSI;
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800042a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800042e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000430:	2301      	movs	r3, #1
 8000432:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000434:	2310      	movs	r3, #16
 8000436:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 8000438:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800043c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.SHSIState = RCC_SHSI_ON;
 800043e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000442:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000444:	2302      	movs	r3, #2
 8000446:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000448:	2301      	movs	r3, #1
 800044a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 800044c:	2300      	movs	r3, #0
 800044e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000450:	2301      	movs	r3, #1
 8000452:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 80;
 8000454:	2350      	movs	r3, #80	; 0x50
 8000456:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000458:	2302      	movs	r3, #2
 800045a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800045c:	2302      	movs	r3, #2
 800045e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000460:	2302      	movs	r3, #2
 8000462:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 8000464:	2300      	movs	r3, #0
 8000466:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000468:	2300      	movs	r3, #0
 800046a:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800046c:	f107 0318 	add.w	r3, r7, #24
 8000470:	4618      	mov	r0, r3
 8000472:	f002 fc21 	bl	8002cb8 <HAL_RCC_OscConfig>
 8000476:	4603      	mov	r3, r0
 8000478:	2b00      	cmp	r3, #0
 800047a:	d001      	beq.n	8000480 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800047c:	f000 f882 	bl	8000584 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000480:	231f      	movs	r3, #31
 8000482:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000484:	2303      	movs	r3, #3
 8000486:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000488:	2300      	movs	r3, #0
 800048a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800048c:	2300      	movs	r3, #0
 800048e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000490:	2300      	movs	r3, #0
 8000492:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000494:	2300      	movs	r3, #0
 8000496:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000498:	463b      	mov	r3, r7
 800049a:	2104      	movs	r1, #4
 800049c:	4618      	mov	r0, r3
 800049e:	f003 fae7 	bl	8003a70 <HAL_RCC_ClockConfig>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d001      	beq.n	80004ac <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80004a8:	f000 f86c 	bl	8000584 <Error_Handler>
  }
}
 80004ac:	bf00      	nop
 80004ae:	3778      	adds	r7, #120	; 0x78
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}

080004b4 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0

  /*
   * Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
   */
  HAL_PWREx_DisableUCPDDeadBattery();
 80004b8:	f002 fbee 	bl	8002c98 <HAL_PWREx_DisableUCPDDeadBattery>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 80004bc:	2002      	movs	r0, #2
 80004be:	f002 fb9b 	bl	8002bf8 <HAL_PWREx_ConfigSupply>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d001      	beq.n	80004cc <SystemPower_Config+0x18>
  {
    Error_Handler();
 80004c8:	f000 f85c 	bl	8000584 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 80004cc:	bf00      	nop
 80004ce:	bd80      	pop	{r7, pc}

080004d0 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80004d4:	2000      	movs	r0, #0
 80004d6:	f002 fad3 	bl	8002a80 <HAL_ICACHE_ConfigAssociativityMode>
 80004da:	4603      	mov	r3, r0
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d001      	beq.n	80004e4 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80004e0:	f000 f850 	bl	8000584 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 80004e4:	f002 faec 	bl	8002ac0 <HAL_ICACHE_Enable>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d001      	beq.n	80004f2 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 80004ee:	f000 f849 	bl	8000584 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80004f2:	bf00      	nop
 80004f4:	bd80      	pop	{r7, pc}
	...

080004f8 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 80004fc:	4b07      	ldr	r3, [pc, #28]	; (800051c <MX_RNG_Init+0x24>)
 80004fe:	4a08      	ldr	r2, [pc, #32]	; (8000520 <MX_RNG_Init+0x28>)
 8000500:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 8000502:	4b06      	ldr	r3, [pc, #24]	; (800051c <MX_RNG_Init+0x24>)
 8000504:	2200      	movs	r2, #0
 8000506:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000508:	4804      	ldr	r0, [pc, #16]	; (800051c <MX_RNG_Init+0x24>)
 800050a:	f004 fd35 	bl	8004f78 <HAL_RNG_Init>
 800050e:	4603      	mov	r3, r0
 8000510:	2b00      	cmp	r3, #0
 8000512:	d001      	beq.n	8000518 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 8000514:	f000 f836 	bl	8000584 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8000518:	bf00      	nop
 800051a:	bd80      	pop	{r7, pc}
 800051c:	200000e0 	.word	0x200000e0
 8000520:	420c0800 	.word	0x420c0800

08000524 <MX_SAES_AES_Init>:
  * @brief SAES Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAES_AES_Init(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0
  /* USER CODE END SAES_Init 0 */

  /* USER CODE BEGIN SAES_Init 1 */

  /* USER CODE END SAES_Init 1 */
  hcryp.Instance = SAES;
 8000528:	4b13      	ldr	r3, [pc, #76]	; (8000578 <MX_SAES_AES_Init+0x54>)
 800052a:	4a14      	ldr	r2, [pc, #80]	; (800057c <MX_SAES_AES_Init+0x58>)
 800052c:	601a      	str	r2, [r3, #0]
  hcryp.Init.DataType = CRYP_NO_SWAP;
 800052e:	4b12      	ldr	r3, [pc, #72]	; (8000578 <MX_SAES_AES_Init+0x54>)
 8000530:	2200      	movs	r2, #0
 8000532:	605a      	str	r2, [r3, #4]
  hcryp.Init.KeySize = CRYP_KEYSIZE_256B;
 8000534:	4b10      	ldr	r3, [pc, #64]	; (8000578 <MX_SAES_AES_Init+0x54>)
 8000536:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800053a:	609a      	str	r2, [r3, #8]
  hcryp.Init.pInitVect = (uint32_t *)pInitVectSAES;
 800053c:	4b0e      	ldr	r3, [pc, #56]	; (8000578 <MX_SAES_AES_Init+0x54>)
 800053e:	4a10      	ldr	r2, [pc, #64]	; (8000580 <MX_SAES_AES_Init+0x5c>)
 8000540:	611a      	str	r2, [r3, #16]
  hcryp.Init.Algorithm = CRYP_AES_CBC;
 8000542:	4b0d      	ldr	r3, [pc, #52]	; (8000578 <MX_SAES_AES_Init+0x54>)
 8000544:	2220      	movs	r2, #32
 8000546:	615a      	str	r2, [r3, #20]
  hcryp.Init.KeyIVConfigSkip = CRYP_KEYIVCONFIG_ALWAYS;
 8000548:	4b0b      	ldr	r3, [pc, #44]	; (8000578 <MX_SAES_AES_Init+0x54>)
 800054a:	2200      	movs	r2, #0
 800054c:	62da      	str	r2, [r3, #44]	; 0x2c
  hcryp.Init.KeyMode = CRYP_KEYMODE_SHARED;
 800054e:	4b0a      	ldr	r3, [pc, #40]	; (8000578 <MX_SAES_AES_Init+0x54>)
 8000550:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000554:	631a      	str	r2, [r3, #48]	; 0x30
  hcryp.Init.KeySelect = CRYP_KEYSEL_HW;
 8000556:	4b08      	ldr	r3, [pc, #32]	; (8000578 <MX_SAES_AES_Init+0x54>)
 8000558:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800055c:	635a      	str	r2, [r3, #52]	; 0x34
  hcryp.Init.KeyProtection = CRYP_KEYPROT_DISABLE;
 800055e:	4b06      	ldr	r3, [pc, #24]	; (8000578 <MX_SAES_AES_Init+0x54>)
 8000560:	2200      	movs	r2, #0
 8000562:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8000564:	4804      	ldr	r0, [pc, #16]	; (8000578 <MX_SAES_AES_Init+0x54>)
 8000566:	f000 fb31 	bl	8000bcc <HAL_CRYP_Init>
 800056a:	4603      	mov	r3, r0
 800056c:	2b00      	cmp	r3, #0
 800056e:	d001      	beq.n	8000574 <MX_SAES_AES_Init+0x50>
  {
    Error_Handler();
 8000570:	f000 f808 	bl	8000584 <Error_Handler>
  }
  /* USER CODE BEGIN SAES_Init 2 */

  /* USER CODE END SAES_Init 2 */

}
 8000574:	bf00      	nop
 8000576:	bd80      	pop	{r7, pc}
 8000578:	200000f4 	.word	0x200000f4
 800057c:	420c0c00 	.word	0x420c0c00
 8000580:	20000000 	.word	0x20000000

08000584 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000588:	b672      	cpsid	i
}
 800058a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  /* Turn LED6 on */
  BSP_LED_On(LED6);
 800058c:	2000      	movs	r0, #0
 800058e:	f000 f91d 	bl	80007cc <BSP_LED_On>
  while (1)
 8000592:	e7fe      	b.n	8000592 <Error_Handler+0xe>

08000594 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000594:	b480      	push	{r7}
 8000596:	b083      	sub	sp, #12
 8000598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800059a:	4b0a      	ldr	r3, [pc, #40]	; (80005c4 <HAL_MspInit+0x30>)
 800059c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80005a0:	4a08      	ldr	r2, [pc, #32]	; (80005c4 <HAL_MspInit+0x30>)
 80005a2:	f043 0304 	orr.w	r3, r3, #4
 80005a6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80005aa:	4b06      	ldr	r3, [pc, #24]	; (80005c4 <HAL_MspInit+0x30>)
 80005ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80005b0:	f003 0304 	and.w	r3, r3, #4
 80005b4:	607b      	str	r3, [r7, #4]
 80005b6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005b8:	bf00      	nop
 80005ba:	370c      	adds	r7, #12
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr
 80005c4:	46020c00 	.word	0x46020c00

080005c8 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b0b6      	sub	sp, #216	; 0xd8
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005d0:	f107 0310 	add.w	r3, r7, #16
 80005d4:	22c8      	movs	r2, #200	; 0xc8
 80005d6:	2100      	movs	r1, #0
 80005d8:	4618      	mov	r0, r3
 80005da:	f004 fd76 	bl	80050ca <memset>
  if(hrng->Instance==RNG)
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4a14      	ldr	r2, [pc, #80]	; (8000634 <HAL_RNG_MspInit+0x6c>)
 80005e4:	4293      	cmp	r3, r2
 80005e6:	d121      	bne.n	800062c <HAL_RNG_MspInit+0x64>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 80005e8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80005ec:	f04f 0300 	mov.w	r3, #0
 80005f0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 80005f4:	2300      	movs	r3, #0
 80005f6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005fa:	f107 0310 	add.w	r3, r7, #16
 80005fe:	4618      	mov	r0, r3
 8000600:	f003 fdca 	bl	8004198 <HAL_RCCEx_PeriphCLKConfig>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <HAL_RNG_MspInit+0x46>
    {
      Error_Handler();
 800060a:	f7ff ffbb 	bl	8000584 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 800060e:	4b0a      	ldr	r3, [pc, #40]	; (8000638 <HAL_RNG_MspInit+0x70>)
 8000610:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000614:	4a08      	ldr	r2, [pc, #32]	; (8000638 <HAL_RNG_MspInit+0x70>)
 8000616:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800061a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800061e:	4b06      	ldr	r3, [pc, #24]	; (8000638 <HAL_RNG_MspInit+0x70>)
 8000620:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000624:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000628:	60fb      	str	r3, [r7, #12]
 800062a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 800062c:	bf00      	nop
 800062e:	37d8      	adds	r7, #216	; 0xd8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	420c0800 	.word	0x420c0800
 8000638:	46020c00 	.word	0x46020c00

0800063c <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b0b6      	sub	sp, #216	; 0xd8
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000644:	f107 0310 	add.w	r3, r7, #16
 8000648:	22c8      	movs	r2, #200	; 0xc8
 800064a:	2100      	movs	r1, #0
 800064c:	4618      	mov	r0, r3
 800064e:	f004 fd3c 	bl	80050ca <memset>
  if(hcryp->Instance==SAES)
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	4a1d      	ldr	r2, [pc, #116]	; (80006cc <HAL_CRYP_MspInit+0x90>)
 8000658:	4293      	cmp	r3, r2
 800065a:	d133      	bne.n	80006c4 <HAL_CRYP_MspInit+0x88>

  /* USER CODE END SAES_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAES;
 800065c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000660:	f04f 0300 	mov.w	r3, #0
 8000664:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.SaesClockSelection = RCC_SAESCLKSOURCE_SHSI;
 8000668:	2300      	movs	r3, #0
 800066a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800066e:	f107 0310 	add.w	r3, r7, #16
 8000672:	4618      	mov	r0, r3
 8000674:	f003 fd90 	bl	8004198 <HAL_RCCEx_PeriphCLKConfig>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <HAL_CRYP_MspInit+0x46>
    {
      Error_Handler();
 800067e:	f7ff ff81 	bl	8000584 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SAES_CLK_ENABLE();
 8000682:	4b13      	ldr	r3, [pc, #76]	; (80006d0 <HAL_CRYP_MspInit+0x94>)
 8000684:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000688:	4a11      	ldr	r2, [pc, #68]	; (80006d0 <HAL_CRYP_MspInit+0x94>)
 800068a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800068e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8000692:	4b0f      	ldr	r3, [pc, #60]	; (80006d0 <HAL_CRYP_MspInit+0x94>)
 8000694:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000698:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800069c:	60fb      	str	r3, [r7, #12]
 800069e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN SAES_MspInit 1 */
  /* Enable  AES clock */
  __HAL_RCC_AES_CLK_ENABLE();
 80006a0:	4b0b      	ldr	r3, [pc, #44]	; (80006d0 <HAL_CRYP_MspInit+0x94>)
 80006a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80006a6:	4a0a      	ldr	r2, [pc, #40]	; (80006d0 <HAL_CRYP_MspInit+0x94>)
 80006a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006ac:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80006b0:	4b07      	ldr	r3, [pc, #28]	; (80006d0 <HAL_CRYP_MspInit+0x94>)
 80006b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80006b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006ba:	60bb      	str	r3, [r7, #8]
 80006bc:	68bb      	ldr	r3, [r7, #8]

  HAL_Delay(10);
 80006be:	200a      	movs	r0, #10
 80006c0:	f000 f97c 	bl	80009bc <HAL_Delay>
  /* USER CODE END SAES_MspInit 1 */
  }

}
 80006c4:	bf00      	nop
 80006c6:	37d8      	adds	r7, #216	; 0xd8
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	420c0c00 	.word	0x420c0c00
 80006d0:	46020c00 	.word	0x46020c00

080006d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006d8:	e7fe      	b.n	80006d8 <NMI_Handler+0x4>

080006da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006da:	b480      	push	{r7}
 80006dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006de:	e7fe      	b.n	80006de <HardFault_Handler+0x4>

080006e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006e4:	e7fe      	b.n	80006e4 <MemManage_Handler+0x4>

080006e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006e6:	b480      	push	{r7}
 80006e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006ea:	e7fe      	b.n	80006ea <BusFault_Handler+0x4>

080006ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006f0:	e7fe      	b.n	80006f0 <UsageFault_Handler+0x4>

080006f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006f2:	b480      	push	{r7}
 80006f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006f6:	bf00      	nop
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr

08000700 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000704:	bf00      	nop
 8000706:	46bd      	mov	sp, r7
 8000708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070c:	4770      	bx	lr

0800070e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800070e:	b480      	push	{r7}
 8000710:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000712:	bf00      	nop
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr

0800071c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000720:	f000 f92c 	bl	800097c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000724:	bf00      	nop
 8000726:	bd80      	pop	{r7, pc}

08000728 <BSP_LED_Init>:
  *            @arg  LED6
  *            @arg  LED7
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b08a      	sub	sp, #40	; 0x28
 800072c:	af00      	add	r7, sp, #0
 800072e:	4603      	mov	r3, r0
 8000730:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000732:	2300      	movs	r3, #0
 8000734:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO_LED clock */
  LED6_GPIO_CLK_ENABLE();
 8000736:	4b22      	ldr	r3, [pc, #136]	; (80007c0 <BSP_LED_Init+0x98>)
 8000738:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800073c:	4a20      	ldr	r2, [pc, #128]	; (80007c0 <BSP_LED_Init+0x98>)
 800073e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000742:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8000746:	4b1e      	ldr	r3, [pc, #120]	; (80007c0 <BSP_LED_Init+0x98>)
 8000748:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800074c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000750:	60fb      	str	r3, [r7, #12]
 8000752:	68fb      	ldr	r3, [r7, #12]
  LED7_GPIO_CLK_ENABLE();
 8000754:	4b1a      	ldr	r3, [pc, #104]	; (80007c0 <BSP_LED_Init+0x98>)
 8000756:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800075a:	4a19      	ldr	r2, [pc, #100]	; (80007c0 <BSP_LED_Init+0x98>)
 800075c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000760:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8000764:	4b16      	ldr	r3, [pc, #88]	; (80007c0 <BSP_LED_Init+0x98>)
 8000766:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800076a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800076e:	60bb      	str	r3, [r7, #8]
 8000770:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8000772:	2301      	movs	r3, #1
 8000774:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8000776:	2300      	movs	r3, #0
 8000778:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800077a:	2302      	movs	r3, #2
 800077c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Pin = LED_PIN [Led];
 800077e:	79fb      	ldrb	r3, [r7, #7]
 8000780:	4a10      	ldr	r2, [pc, #64]	; (80007c4 <BSP_LED_Init+0x9c>)
 8000782:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000786:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000788:	79fb      	ldrb	r3, [r7, #7]
 800078a:	4a0f      	ldr	r2, [pc, #60]	; (80007c8 <BSP_LED_Init+0xa0>)
 800078c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000790:	f107 0210 	add.w	r2, r7, #16
 8000794:	4611      	mov	r1, r2
 8000796:	4618      	mov	r0, r3
 8000798:	f001 ff82 	bl	80026a0 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT [Led], (uint16_t)LED_PIN[Led], GPIO_PIN_SET);
 800079c:	79fb      	ldrb	r3, [r7, #7]
 800079e:	4a0a      	ldr	r2, [pc, #40]	; (80007c8 <BSP_LED_Init+0xa0>)
 80007a0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80007a4:	79fb      	ldrb	r3, [r7, #7]
 80007a6:	4a07      	ldr	r2, [pc, #28]	; (80007c4 <BSP_LED_Init+0x9c>)
 80007a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007ac:	b29b      	uxth	r3, r3
 80007ae:	2201      	movs	r2, #1
 80007b0:	4619      	mov	r1, r3
 80007b2:	f002 f94d 	bl	8002a50 <HAL_GPIO_WritePin>

  return ret;
 80007b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	3728      	adds	r7, #40	; 0x28
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	46020c00 	.word	0x46020c00
 80007c4:	0800516c 	.word	0x0800516c
 80007c8:	200000b0 	.word	0x200000b0

080007cc <BSP_LED_On>:
  *            @arg  LED6
  *            @arg  LED7
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b084      	sub	sp, #16
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	4603      	mov	r3, r0
 80007d4:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  HAL_GPIO_WritePin(LED_PORT [Led], (uint16_t)LED_PIN [Led], GPIO_PIN_RESET);
 80007d6:	79fb      	ldrb	r3, [r7, #7]
 80007d8:	4a09      	ldr	r2, [pc, #36]	; (8000800 <BSP_LED_On+0x34>)
 80007da:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80007de:	79fb      	ldrb	r3, [r7, #7]
 80007e0:	4a08      	ldr	r2, [pc, #32]	; (8000804 <BSP_LED_On+0x38>)
 80007e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007e6:	b29b      	uxth	r3, r3
 80007e8:	2200      	movs	r2, #0
 80007ea:	4619      	mov	r1, r3
 80007ec:	f002 f930 	bl	8002a50 <HAL_GPIO_WritePin>
  ret = BSP_ERROR_NONE;
 80007f0:	2300      	movs	r3, #0
 80007f2:	60fb      	str	r3, [r7, #12]

  return ret;
 80007f4:	68fb      	ldr	r3, [r7, #12]
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	3710      	adds	r7, #16
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	200000b0 	.word	0x200000b0
 8000804:	0800516c 	.word	0x0800516c

08000808 <BSP_LED_Off>:
  *            @arg  LED6
  *            @arg  LED7
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  HAL_GPIO_WritePin(LED_PORT [Led], (uint16_t)LED_PIN [Led], GPIO_PIN_SET);
 8000812:	79fb      	ldrb	r3, [r7, #7]
 8000814:	4a09      	ldr	r2, [pc, #36]	; (800083c <BSP_LED_Off+0x34>)
 8000816:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800081a:	79fb      	ldrb	r3, [r7, #7]
 800081c:	4a08      	ldr	r2, [pc, #32]	; (8000840 <BSP_LED_Off+0x38>)
 800081e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000822:	b29b      	uxth	r3, r3
 8000824:	2201      	movs	r2, #1
 8000826:	4619      	mov	r1, r3
 8000828:	f002 f912 	bl	8002a50 <HAL_GPIO_WritePin>
  ret = BSP_ERROR_NONE;
 800082c:	2300      	movs	r3, #0
 800082e:	60fb      	str	r3, [r7, #12]

  return ret;
 8000830:	68fb      	ldr	r3, [r7, #12]
}
 8000832:	4618      	mov	r0, r3
 8000834:	3710      	adds	r7, #16
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	200000b0 	.word	0x200000b0
 8000840:	0800516c 	.word	0x0800516c

08000844 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000848:	4b18      	ldr	r3, [pc, #96]	; (80008ac <SystemInit+0x68>)
 800084a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800084e:	4a17      	ldr	r2, [pc, #92]	; (80008ac <SystemInit+0x68>)
 8000850:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000854:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8000858:	4b15      	ldr	r3, [pc, #84]	; (80008b0 <SystemInit+0x6c>)
 800085a:	2201      	movs	r2, #1
 800085c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800085e:	4b14      	ldr	r3, [pc, #80]	; (80008b0 <SystemInit+0x6c>)
 8000860:	2200      	movs	r2, #0
 8000862:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000864:	4b12      	ldr	r3, [pc, #72]	; (80008b0 <SystemInit+0x6c>)
 8000866:	2200      	movs	r2, #0
 8000868:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 800086a:	4b11      	ldr	r3, [pc, #68]	; (80008b0 <SystemInit+0x6c>)
 800086c:	2200      	movs	r2, #0
 800086e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8000870:	4b0f      	ldr	r3, [pc, #60]	; (80008b0 <SystemInit+0x6c>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a0e      	ldr	r2, [pc, #56]	; (80008b0 <SystemInit+0x6c>)
 8000876:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800087a:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800087e:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8000880:	4b0b      	ldr	r3, [pc, #44]	; (80008b0 <SystemInit+0x6c>)
 8000882:	2200      	movs	r2, #0
 8000884:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000886:	4b0a      	ldr	r3, [pc, #40]	; (80008b0 <SystemInit+0x6c>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	4a09      	ldr	r2, [pc, #36]	; (80008b0 <SystemInit+0x6c>)
 800088c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000890:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000892:	4b07      	ldr	r3, [pc, #28]	; (80008b0 <SystemInit+0x6c>)
 8000894:	2200      	movs	r2, #0
 8000896:	651a      	str	r2, [r3, #80]	; 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000898:	4b04      	ldr	r3, [pc, #16]	; (80008ac <SystemInit+0x68>)
 800089a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800089e:	609a      	str	r2, [r3, #8]
  #endif
}
 80008a0:	bf00      	nop
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr
 80008aa:	bf00      	nop
 80008ac:	e000ed00 	.word	0xe000ed00
 80008b0:	46020c00 	.word	0x46020c00

080008b4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008b8:	4b11      	ldr	r3, [pc, #68]	; (8000900 <HAL_Init+0x4c>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4a10      	ldr	r2, [pc, #64]	; (8000900 <HAL_Init+0x4c>)
 80008be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008c4:	2003      	movs	r0, #3
 80008c6:	f000 f94f 	bl	8000b68 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80008ca:	f003 fac3 	bl	8003e54 <HAL_RCC_GetSysClockFreq>
 80008ce:	4602      	mov	r2, r0
 80008d0:	4b0c      	ldr	r3, [pc, #48]	; (8000904 <HAL_Init+0x50>)
 80008d2:	6a1b      	ldr	r3, [r3, #32]
 80008d4:	f003 030f 	and.w	r3, r3, #15
 80008d8:	490b      	ldr	r1, [pc, #44]	; (8000908 <HAL_Init+0x54>)
 80008da:	5ccb      	ldrb	r3, [r1, r3]
 80008dc:	fa22 f303 	lsr.w	r3, r2, r3
 80008e0:	4a0a      	ldr	r2, [pc, #40]	; (800090c <HAL_Init+0x58>)
 80008e2:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80008e4:	200f      	movs	r0, #15
 80008e6:	f000 f813 	bl	8000910 <HAL_InitTick>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <HAL_Init+0x40>
  {
    return HAL_ERROR;
 80008f0:	2301      	movs	r3, #1
 80008f2:	e002      	b.n	80008fa <HAL_Init+0x46>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80008f4:	f7ff fe4e 	bl	8000594 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008f8:	2300      	movs	r3, #0
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40022000 	.word	0x40022000
 8000904:	46020c00 	.word	0x46020c00
 8000908:	08005174 	.word	0x08005174
 800090c:	200000b8 	.word	0x200000b8

08000910 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000918:	4b15      	ldr	r3, [pc, #84]	; (8000970 <HAL_InitTick+0x60>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d101      	bne.n	8000924 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000920:	2301      	movs	r3, #1
 8000922:	e021      	b.n	8000968 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000924:	4b13      	ldr	r3, [pc, #76]	; (8000974 <HAL_InitTick+0x64>)
 8000926:	681a      	ldr	r2, [r3, #0]
 8000928:	4b11      	ldr	r3, [pc, #68]	; (8000970 <HAL_InitTick+0x60>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	4619      	mov	r1, r3
 800092e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000932:	fbb3 f3f1 	udiv	r3, r3, r1
 8000936:	fbb2 f3f3 	udiv	r3, r2, r3
 800093a:	4618      	mov	r0, r3
 800093c:	f000 f939 	bl	8000bb2 <HAL_SYSTICK_Config>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
 8000946:	2301      	movs	r3, #1
 8000948:	e00e      	b.n	8000968 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	2b0f      	cmp	r3, #15
 800094e:	d80a      	bhi.n	8000966 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000950:	2200      	movs	r2, #0
 8000952:	6879      	ldr	r1, [r7, #4]
 8000954:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000958:	f000 f911 	bl	8000b7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800095c:	4a06      	ldr	r2, [pc, #24]	; (8000978 <HAL_InitTick+0x68>)
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000962:	2300      	movs	r3, #0
 8000964:	e000      	b.n	8000968 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000966:	2301      	movs	r3, #1
}
 8000968:	4618      	mov	r0, r3
 800096a:	3708      	adds	r7, #8
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	200000c0 	.word	0x200000c0
 8000974:	200000b8 	.word	0x200000b8
 8000978:	200000bc 	.word	0x200000bc

0800097c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000980:	4b06      	ldr	r3, [pc, #24]	; (800099c <HAL_IncTick+0x20>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	461a      	mov	r2, r3
 8000986:	4b06      	ldr	r3, [pc, #24]	; (80009a0 <HAL_IncTick+0x24>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4413      	add	r3, r2
 800098c:	4a04      	ldr	r2, [pc, #16]	; (80009a0 <HAL_IncTick+0x24>)
 800098e:	6013      	str	r3, [r2, #0]
}
 8000990:	bf00      	nop
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	200000c0 	.word	0x200000c0
 80009a0:	200001fc 	.word	0x200001fc

080009a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  return uwTick;
 80009a8:	4b03      	ldr	r3, [pc, #12]	; (80009b8 <HAL_GetTick+0x14>)
 80009aa:	681b      	ldr	r3, [r3, #0]
}
 80009ac:	4618      	mov	r0, r3
 80009ae:	46bd      	mov	sp, r7
 80009b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	200001fc 	.word	0x200001fc

080009bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b084      	sub	sp, #16
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009c4:	f7ff ffee 	bl	80009a4 <HAL_GetTick>
 80009c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80009d4:	d005      	beq.n	80009e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009d6:	4b0a      	ldr	r3, [pc, #40]	; (8000a00 <HAL_Delay+0x44>)
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	461a      	mov	r2, r3
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	4413      	add	r3, r2
 80009e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009e2:	bf00      	nop
 80009e4:	f7ff ffde 	bl	80009a4 <HAL_GetTick>
 80009e8:	4602      	mov	r2, r0
 80009ea:	68bb      	ldr	r3, [r7, #8]
 80009ec:	1ad3      	subs	r3, r2, r3
 80009ee:	68fa      	ldr	r2, [r7, #12]
 80009f0:	429a      	cmp	r2, r3
 80009f2:	d8f7      	bhi.n	80009e4 <HAL_Delay+0x28>
  {
  }
}
 80009f4:	bf00      	nop
 80009f6:	bf00      	nop
 80009f8:	3710      	adds	r7, #16
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	200000c0 	.word	0x200000c0

08000a04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b085      	sub	sp, #20
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	f003 0307 	and.w	r3, r3, #7
 8000a12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a14:	4b0c      	ldr	r3, [pc, #48]	; (8000a48 <__NVIC_SetPriorityGrouping+0x44>)
 8000a16:	68db      	ldr	r3, [r3, #12]
 8000a18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a1a:	68ba      	ldr	r2, [r7, #8]
 8000a1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a20:	4013      	ands	r3, r2
 8000a22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a36:	4a04      	ldr	r2, [pc, #16]	; (8000a48 <__NVIC_SetPriorityGrouping+0x44>)
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	60d3      	str	r3, [r2, #12]
}
 8000a3c:	bf00      	nop
 8000a3e:	3714      	adds	r7, #20
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr
 8000a48:	e000ed00 	.word	0xe000ed00

08000a4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a50:	4b04      	ldr	r3, [pc, #16]	; (8000a64 <__NVIC_GetPriorityGrouping+0x18>)
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	0a1b      	lsrs	r3, r3, #8
 8000a56:	f003 0307 	and.w	r3, r3, #7
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr
 8000a64:	e000ed00 	.word	0xe000ed00

08000a68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b083      	sub	sp, #12
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	4603      	mov	r3, r0
 8000a70:	6039      	str	r1, [r7, #0]
 8000a72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	db0a      	blt.n	8000a92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	b2da      	uxtb	r2, r3
 8000a80:	490c      	ldr	r1, [pc, #48]	; (8000ab4 <__NVIC_SetPriority+0x4c>)
 8000a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a86:	0112      	lsls	r2, r2, #4
 8000a88:	b2d2      	uxtb	r2, r2
 8000a8a:	440b      	add	r3, r1
 8000a8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a90:	e00a      	b.n	8000aa8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	b2da      	uxtb	r2, r3
 8000a96:	4908      	ldr	r1, [pc, #32]	; (8000ab8 <__NVIC_SetPriority+0x50>)
 8000a98:	79fb      	ldrb	r3, [r7, #7]
 8000a9a:	f003 030f 	and.w	r3, r3, #15
 8000a9e:	3b04      	subs	r3, #4
 8000aa0:	0112      	lsls	r2, r2, #4
 8000aa2:	b2d2      	uxtb	r2, r2
 8000aa4:	440b      	add	r3, r1
 8000aa6:	761a      	strb	r2, [r3, #24]
}
 8000aa8:	bf00      	nop
 8000aaa:	370c      	adds	r7, #12
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr
 8000ab4:	e000e100 	.word	0xe000e100
 8000ab8:	e000ed00 	.word	0xe000ed00

08000abc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b089      	sub	sp, #36	; 0x24
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	60f8      	str	r0, [r7, #12]
 8000ac4:	60b9      	str	r1, [r7, #8]
 8000ac6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	f003 0307 	and.w	r3, r3, #7
 8000ace:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ad0:	69fb      	ldr	r3, [r7, #28]
 8000ad2:	f1c3 0307 	rsb	r3, r3, #7
 8000ad6:	2b04      	cmp	r3, #4
 8000ad8:	bf28      	it	cs
 8000ada:	2304      	movcs	r3, #4
 8000adc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ade:	69fb      	ldr	r3, [r7, #28]
 8000ae0:	3304      	adds	r3, #4
 8000ae2:	2b06      	cmp	r3, #6
 8000ae4:	d902      	bls.n	8000aec <NVIC_EncodePriority+0x30>
 8000ae6:	69fb      	ldr	r3, [r7, #28]
 8000ae8:	3b03      	subs	r3, #3
 8000aea:	e000      	b.n	8000aee <NVIC_EncodePriority+0x32>
 8000aec:	2300      	movs	r3, #0
 8000aee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000af0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000af4:	69bb      	ldr	r3, [r7, #24]
 8000af6:	fa02 f303 	lsl.w	r3, r2, r3
 8000afa:	43da      	mvns	r2, r3
 8000afc:	68bb      	ldr	r3, [r7, #8]
 8000afe:	401a      	ands	r2, r3
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b04:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b0e:	43d9      	mvns	r1, r3
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b14:	4313      	orrs	r3, r2
         );
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3724      	adds	r7, #36	; 0x24
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
	...

08000b24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	3b01      	subs	r3, #1
 8000b30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b34:	d301      	bcc.n	8000b3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b36:	2301      	movs	r3, #1
 8000b38:	e00f      	b.n	8000b5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b3a:	4a0a      	ldr	r2, [pc, #40]	; (8000b64 <SysTick_Config+0x40>)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	3b01      	subs	r3, #1
 8000b40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b42:	210f      	movs	r1, #15
 8000b44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b48:	f7ff ff8e 	bl	8000a68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b4c:	4b05      	ldr	r3, [pc, #20]	; (8000b64 <SysTick_Config+0x40>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b52:	4b04      	ldr	r3, [pc, #16]	; (8000b64 <SysTick_Config+0x40>)
 8000b54:	2207      	movs	r2, #7
 8000b56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b58:	2300      	movs	r3, #0
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3708      	adds	r7, #8
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	e000e010 	.word	0xe000e010

08000b68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b70:	6878      	ldr	r0, [r7, #4]
 8000b72:	f7ff ff47 	bl	8000a04 <__NVIC_SetPriorityGrouping>
}
 8000b76:	bf00      	nop
 8000b78:	3708      	adds	r7, #8
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}

08000b7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b7e:	b580      	push	{r7, lr}
 8000b80:	b086      	sub	sp, #24
 8000b82:	af00      	add	r7, sp, #0
 8000b84:	4603      	mov	r3, r0
 8000b86:	60b9      	str	r1, [r7, #8]
 8000b88:	607a      	str	r2, [r7, #4]
 8000b8a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b8c:	f7ff ff5e 	bl	8000a4c <__NVIC_GetPriorityGrouping>
 8000b90:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b92:	687a      	ldr	r2, [r7, #4]
 8000b94:	68b9      	ldr	r1, [r7, #8]
 8000b96:	6978      	ldr	r0, [r7, #20]
 8000b98:	f7ff ff90 	bl	8000abc <NVIC_EncodePriority>
 8000b9c:	4602      	mov	r2, r0
 8000b9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ba2:	4611      	mov	r1, r2
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f7ff ff5f 	bl	8000a68 <__NVIC_SetPriority>
}
 8000baa:	bf00      	nop
 8000bac:	3718      	adds	r7, #24
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}

08000bb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bb2:	b580      	push	{r7, lr}
 8000bb4:	b082      	sub	sp, #8
 8000bb6:	af00      	add	r7, sp, #0
 8000bb8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000bba:	6878      	ldr	r0, [r7, #4]
 8000bbc:	f7ff ffb2 	bl	8000b24 <SysTick_Config>
 8000bc0:	4603      	mov	r3, r0
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
	...

08000bcc <HAL_CRYP_Init>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
#if defined(SAES)
  uint32_t tickstart;
#endif /* SAES */

  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d101      	bne.n	8000bde <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	e0a7      	b.n	8000d2e <HAL_CRYP_Init+0x162>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8000be4:	b2db      	uxtb	r3, r3
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d106      	bne.n	8000bf8 <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	2200      	movs	r2, #0
 8000bee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 8000bf2:	6878      	ldr	r0, [r7, #4]
 8000bf4:	f7ff fd22 	bl	800063c <HAL_CRYP_MspInit>
  }
#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */

  if (hcryp->Instance == AES)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a4e      	ldr	r2, [pc, #312]	; (8000d38 <HAL_CRYP_Init+0x16c>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d116      	bne.n	8000c30 <HAL_CRYP_Init+0x64>
  {
    /* Set the key size, data type and Algorithm */
    cr_value = (uint32_t)(hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm | hcryp->Init.KeyMode);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	685a      	ldr	r2, [r3, #4]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	689b      	ldr	r3, [r3, #8]
 8000c0a:	431a      	orrs	r2, r3
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	695b      	ldr	r3, [r3, #20]
 8000c10:	431a      	orrs	r2, r3
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c16:	4313      	orrs	r3, r2
 8000c18:	60bb      	str	r3, [r7, #8]
    /* Set the key size, data type, algorithm and mode */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_KMOD | AES_CR_DATATYPE | AES_CR_KEYSIZE | AES_CR_CHMOD, cr_value);
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	4b46      	ldr	r3, [pc, #280]	; (8000d3c <HAL_CRYP_Init+0x170>)
 8000c22:	4013      	ands	r3, r2
 8000c24:	687a      	ldr	r2, [r7, #4]
 8000c26:	6812      	ldr	r2, [r2, #0]
 8000c28:	68b9      	ldr	r1, [r7, #8]
 8000c2a:	430b      	orrs	r3, r1
 8000c2c:	6013      	str	r3, [r2, #0]
 8000c2e:	e070      	b.n	8000d12 <HAL_CRYP_Init+0x146>
  }
  else
  {
    /* SAES is initializing, fetching random number from the RNG */
    tickstart = HAL_GetTick();
 8000c30:	f7ff feb8 	bl	80009a4 <HAL_GetTick>
 8000c34:	60f8      	str	r0, [r7, #12]
    while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 8000c36:	e01e      	b.n	8000c76 <HAL_CRYP_Init+0xaa>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CRYP_GENERAL_TIMEOUT)
 8000c38:	f7ff feb4 	bl	80009a4 <HAL_GetTick>
 8000c3c:	4602      	mov	r2, r0
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	2b52      	cmp	r3, #82	; 0x52
 8000c44:	d917      	bls.n	8000c76 <HAL_CRYP_Init+0xaa>
      {
        __HAL_CRYP_DISABLE(hcryp);
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f022 0201 	bic.w	r2, r2, #1
 8000c54:	601a      	str	r2, [r3, #0]
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c5a:	f043 0210 	orr.w	r2, r3, #16
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	65da      	str	r2, [r3, #92]	; 0x5c
        hcryp->State = HAL_CRYP_STATE_READY;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2201      	movs	r2, #1
 8000c66:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
        __HAL_UNLOCK(hcryp);
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
        return HAL_ERROR;
 8000c72:	2301      	movs	r3, #1
 8000c74:	e05b      	b.n	8000d2e <HAL_CRYP_Init+0x162>
    while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	f003 0308 	and.w	r3, r3, #8
 8000c80:	2b08      	cmp	r3, #8
 8000c82:	d0d9      	beq.n	8000c38 <HAL_CRYP_Init+0x6c>
      }
    }
    /* SAES is initializing, no random number fetching error flagged */
    tickstart = HAL_GetTick();
 8000c84:	f7ff fe8e 	bl	80009a4 <HAL_GetTick>
 8000c88:	60f8      	str	r0, [r7, #12]
    while (HAL_IS_BIT_SET(hcryp->Instance->ISR, CRYP_FLAG_RNGEIF))
 8000c8a:	e01e      	b.n	8000cca <HAL_CRYP_Init+0xfe>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CRYP_GENERAL_TIMEOUT)
 8000c8c:	f7ff fe8a 	bl	80009a4 <HAL_GetTick>
 8000c90:	4602      	mov	r2, r0
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	1ad3      	subs	r3, r2, r3
 8000c96:	2b52      	cmp	r3, #82	; 0x52
 8000c98:	d917      	bls.n	8000cca <HAL_CRYP_Init+0xfe>
      {
        __HAL_CRYP_DISABLE(hcryp);
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	681a      	ldr	r2, [r3, #0]
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f022 0201 	bic.w	r2, r2, #1
 8000ca8:	601a      	str	r2, [r3, #0]
        hcryp->ErrorCode |= HAL_CRYP_ERROR_RNG;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000cae:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	65da      	str	r2, [r3, #92]	; 0x5c
        hcryp->State = HAL_CRYP_STATE_READY;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2201      	movs	r2, #1
 8000cba:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
        __HAL_UNLOCK(hcryp);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
        return HAL_ERROR;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	e031      	b.n	8000d2e <HAL_CRYP_Init+0x162>
    while (HAL_IS_BIT_SET(hcryp->Instance->ISR, CRYP_FLAG_RNGEIF))
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
 8000cd2:	f003 0308 	and.w	r3, r3, #8
 8000cd6:	2b08      	cmp	r3, #8
 8000cd8:	d0d8      	beq.n	8000c8c <HAL_CRYP_Init+0xc0>
      }
    }
    cr_value = (uint32_t)(hcryp->Init.KeyMode | hcryp->Init.DataType | hcryp->Init.KeySize | \
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	431a      	orrs	r2, r3
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	689b      	ldr	r3, [r3, #8]
 8000ce8:	431a      	orrs	r2, r3
                          hcryp->Init.Algorithm | hcryp->Init.KeySelect | hcryp->Init.KeyProtection);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	695b      	ldr	r3, [r3, #20]
    cr_value = (uint32_t)(hcryp->Init.KeyMode | hcryp->Init.DataType | hcryp->Init.KeySize | \
 8000cee:	431a      	orrs	r2, r3
                          hcryp->Init.Algorithm | hcryp->Init.KeySelect | hcryp->Init.KeyProtection);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cf4:	431a      	orrs	r2, r3
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    cr_value = (uint32_t)(hcryp->Init.KeyMode | hcryp->Init.DataType | hcryp->Init.KeySize | \
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	60bb      	str	r3, [r7, #8]
    /* Set the key size, data type, algorithm, Key selection and key protection */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_KMOD | AES_CR_DATATYPE | AES_CR_KEYSIZE | AES_CR_CHMOD | AES_CR_KEYSEL |
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	4b0e      	ldr	r3, [pc, #56]	; (8000d40 <HAL_CRYP_Init+0x174>)
 8000d06:	4013      	ands	r3, r2
 8000d08:	687a      	ldr	r2, [r7, #4]
 8000d0a:	6812      	ldr	r2, [r2, #0]
 8000d0c:	68b9      	ldr	r1, [r7, #8]
 8000d0e:	430b      	orrs	r3, r1
 8000d10:	6013      	str	r3, [r2, #0]
               AES_CR_KEYPROT, cr_value);
  }
  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	2200      	movs	r2, #0
 8000d16:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Reset peripheral Key and IV configuration flag */
  hcryp->KeyIVConfig = 0U;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	2201      	movs	r2, #1
 8000d22:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	2201      	movs	r2, #1
 8000d2a:	64da      	str	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 8000d2c:	2300      	movs	r3, #0
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3710      	adds	r7, #16
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	420c0000 	.word	0x420c0000
 8000d3c:	fcfaff99 	.word	0xfcfaff99
 8000d40:	8cf2ff99 	.word	0x8cf2ff99

08000d44 <HAL_CRYP_Encrypt>:
  * @param  Timeout Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t *pInput, uint16_t Size, uint32_t *pOutput,
                                   uint32_t Timeout)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b086      	sub	sp, #24
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	60f8      	str	r0, [r7, #12]
 8000d4c:	60b9      	str	r1, [r7, #8]
 8000d4e:	603b      	str	r3, [r7, #0]
 8000d50:	4613      	mov	r3, r2
 8000d52:	80fb      	strh	r3, [r7, #6]

  /* Check input buffer size */
  assert_param(IS_CRYP_BUFFERSIZE(algo_assert, hcryp->Init.DataWidthUnit, Size));
#endif /* USE_FULL_ASSERT */

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	f040 808e 	bne.w	8000e7e <HAL_CRYP_Encrypt+0x13a>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	2202      	movs	r2, #2
 8000d66:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
    __HAL_LOCK(hcryp);
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d101      	bne.n	8000d78 <HAL_CRYP_Encrypt+0x34>
 8000d74:	2302      	movs	r3, #2
 8000d76:	e08b      	b.n	8000e90 <HAL_CRYP_Encrypt+0x14c>
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters */
    hcryp->CrypInCount = 0U;
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	2200      	movs	r2, #0
 8000d84:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hcryp->CrypOutCount = 0U;
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    hcryp->pCrypInBuffPtr = pInput;
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	68ba      	ldr	r2, [r7, #8]
 8000d94:	63da      	str	r2, [r3, #60]	; 0x3c
    hcryp->pCrypOutBuffPtr = pOutput;
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	683a      	ldr	r2, [r7, #0]
 8000d9a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Calculate Size parameter in Byte */
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d106      	bne.n	8000db2 <HAL_CRYP_Encrypt+0x6e>
    {
      hcryp->Size = Size * 4U;
 8000da4:	88fb      	ldrh	r3, [r7, #6]
 8000da6:	009b      	lsls	r3, r3, #2
 8000da8:	b29a      	uxth	r2, r3
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
 8000db0:	e003      	b.n	8000dba <HAL_CRYP_Encrypt+0x76>
    }
    else
    {
      hcryp->Size = Size;
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	88fa      	ldrh	r2, [r7, #6]
 8000db6:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    }

    if (hcryp->Instance == AES)
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4a36      	ldr	r2, [pc, #216]	; (8000e98 <HAL_CRYP_Encrypt+0x154>)
 8000dc0:	4293      	cmp	r3, r2
 8000dc2:	d108      	bne.n	8000dd6 <HAL_CRYP_Encrypt+0x92>
    {
      /* Set the operating mode */
      MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT);
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f022 0218 	bic.w	r2, r2, #24
 8000dd2:	601a      	str	r2, [r3, #0]
 8000dd4:	e009      	b.n	8000dea <HAL_CRYP_Encrypt+0xa6>
    }
    else
    {
      /* Set the operating mode and normal key selection */
      MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE | AES_CR_KMOD, CRYP_OPERATINGMODE_ENCRYPT | CRYP_KEYMODE_NORMAL);
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	68fa      	ldr	r2, [r7, #12]
 8000dde:	6812      	ldr	r2, [r2, #0]
 8000de0:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000de4:	f023 0318 	bic.w	r3, r3, #24
 8000de8:	6013      	str	r3, [r2, #0]
    }
    /* Algo get algorithm selected */
    algo = hcryp->Instance->CR & AES_CR_CHMOD;
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	681a      	ldr	r2, [r3, #0]
 8000df0:	4b2a      	ldr	r3, [pc, #168]	; (8000e9c <HAL_CRYP_Encrypt+0x158>)
 8000df2:	4013      	ands	r3, r2
 8000df4:	613b      	str	r3, [r7, #16]

    switch (algo)
 8000df6:	693b      	ldr	r3, [r7, #16]
 8000df8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000dfc:	d023      	beq.n	8000e46 <HAL_CRYP_Encrypt+0x102>
 8000dfe:	693b      	ldr	r3, [r7, #16]
 8000e00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e04:	d826      	bhi.n	8000e54 <HAL_CRYP_Encrypt+0x110>
 8000e06:	693b      	ldr	r3, [r7, #16]
 8000e08:	2b60      	cmp	r3, #96	; 0x60
 8000e0a:	d015      	beq.n	8000e38 <HAL_CRYP_Encrypt+0xf4>
 8000e0c:	693b      	ldr	r3, [r7, #16]
 8000e0e:	2b60      	cmp	r3, #96	; 0x60
 8000e10:	d820      	bhi.n	8000e54 <HAL_CRYP_Encrypt+0x110>
 8000e12:	693b      	ldr	r3, [r7, #16]
 8000e14:	2b40      	cmp	r3, #64	; 0x40
 8000e16:	d008      	beq.n	8000e2a <HAL_CRYP_Encrypt+0xe6>
 8000e18:	693b      	ldr	r3, [r7, #16]
 8000e1a:	2b40      	cmp	r3, #64	; 0x40
 8000e1c:	d81a      	bhi.n	8000e54 <HAL_CRYP_Encrypt+0x110>
 8000e1e:	693b      	ldr	r3, [r7, #16]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d002      	beq.n	8000e2a <HAL_CRYP_Encrypt+0xe6>
 8000e24:	693b      	ldr	r3, [r7, #16]
 8000e26:	2b20      	cmp	r3, #32
 8000e28:	d114      	bne.n	8000e54 <HAL_CRYP_Encrypt+0x110>
    {
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:
        /* AES encryption */
        status = CRYP_AES_Encrypt(hcryp, Timeout);
 8000e2a:	6a39      	ldr	r1, [r7, #32]
 8000e2c:	68f8      	ldr	r0, [r7, #12]
 8000e2e:	f000 f8df 	bl	8000ff0 <CRYP_AES_Encrypt>
 8000e32:	4603      	mov	r3, r0
 8000e34:	75fb      	strb	r3, [r7, #23]
        break;
 8000e36:	e016      	b.n	8000e66 <HAL_CRYP_Encrypt+0x122>

      case CRYP_AES_GCM_GMAC:
        /* AES GCM encryption */
        status = CRYP_AESGCM_Process(hcryp, Timeout);
 8000e38:	6a39      	ldr	r1, [r7, #32]
 8000e3a:	68f8      	ldr	r0, [r7, #12]
 8000e3c:	f000 fc7f 	bl	800173e <CRYP_AESGCM_Process>
 8000e40:	4603      	mov	r3, r0
 8000e42:	75fb      	strb	r3, [r7, #23]
        break;
 8000e44:	e00f      	b.n	8000e66 <HAL_CRYP_Encrypt+0x122>

      case CRYP_AES_CCM:
        /* AES CCM encryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
 8000e46:	6a39      	ldr	r1, [r7, #32]
 8000e48:	68f8      	ldr	r0, [r7, #12]
 8000e4a:	f000 fe0d 	bl	8001a68 <CRYP_AESCCM_Process>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	75fb      	strb	r3, [r7, #23]
        break;
 8000e52:	e008      	b.n	8000e66 <HAL_CRYP_Encrypt+0x122>

      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e58:	f043 0220 	orr.w	r2, r3, #32
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	65da      	str	r2, [r3, #92]	; 0x5c
        status = HAL_ERROR;
 8000e60:	2301      	movs	r3, #1
 8000e62:	75fb      	strb	r3, [r7, #23]
        break;
 8000e64:	bf00      	nop
    }

    if (status == HAL_OK)
 8000e66:	7dfb      	ldrb	r3, [r7, #23]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d110      	bne.n	8000e8e <HAL_CRYP_Encrypt+0x14a>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	2201      	movs	r2, #1
 8000e70:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
      __HAL_UNLOCK(hcryp);
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	2200      	movs	r2, #0
 8000e78:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8000e7c:	e007      	b.n	8000e8e <HAL_CRYP_Encrypt+0x14a>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e82:	f043 0208 	orr.w	r2, r3, #8
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	65da      	str	r2, [r3, #92]	; 0x5c
    status = HAL_ERROR;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8000e8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3718      	adds	r7, #24
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	420c0000 	.word	0x420c0000
 8000e9c:	00010060 	.word	0x00010060

08000ea0 <HAL_CRYP_Decrypt>:
  * @param  Timeout Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t *pInput, uint16_t Size, uint32_t *pOutput,
                                   uint32_t Timeout)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b086      	sub	sp, #24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	603b      	str	r3, [r7, #0]
 8000eac:	4613      	mov	r3, r2
 8000eae:	80fb      	strh	r3, [r7, #6]

  /* Check input buffer size */
  assert_param(IS_CRYP_BUFFERSIZE(algo_assert, hcryp->Init.DataWidthUnit, Size));
#endif /* USE_FULL_ASSERT */

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	2b01      	cmp	r3, #1
 8000eba:	d17f      	bne.n	8000fbc <HAL_CRYP_Decrypt+0x11c>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	2202      	movs	r2, #2
 8000ec0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
    __HAL_LOCK(hcryp);
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8000eca:	2b01      	cmp	r3, #1
 8000ecc:	d101      	bne.n	8000ed2 <HAL_CRYP_Decrypt+0x32>
 8000ece:	2302      	movs	r3, #2
 8000ed0:	e07d      	b.n	8000fce <HAL_CRYP_Decrypt+0x12e>
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr  parameters*/
    hcryp->CrypInCount = 0U;
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	2200      	movs	r2, #0
 8000ede:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hcryp->CrypOutCount = 0U;
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    hcryp->pCrypInBuffPtr = pInput;
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	68ba      	ldr	r2, [r7, #8]
 8000eee:	63da      	str	r2, [r3, #60]	; 0x3c
    hcryp->pCrypOutBuffPtr = pOutput;
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	683a      	ldr	r2, [r7, #0]
 8000ef4:	641a      	str	r2, [r3, #64]	; 0x40

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d106      	bne.n	8000f0c <HAL_CRYP_Decrypt+0x6c>
    {
      hcryp->Size = Size * 4U;
 8000efe:	88fb      	ldrh	r3, [r7, #6]
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	b29a      	uxth	r2, r3
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
 8000f0a:	e003      	b.n	8000f14 <HAL_CRYP_Decrypt+0x74>
    }
    else
    {
      hcryp->Size = Size;
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	88fa      	ldrh	r2, [r7, #6]
 8000f10:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    }

    /* Set Decryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f023 0218 	bic.w	r2, r3, #24
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f042 0210 	orr.w	r2, r2, #16
 8000f26:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & AES_CR_CHMOD;
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	681a      	ldr	r2, [r3, #0]
 8000f2e:	4b2a      	ldr	r3, [pc, #168]	; (8000fd8 <HAL_CRYP_Decrypt+0x138>)
 8000f30:	4013      	ands	r3, r2
 8000f32:	613b      	str	r3, [r7, #16]

    switch (algo)
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f3a:	d023      	beq.n	8000f84 <HAL_CRYP_Decrypt+0xe4>
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f42:	d826      	bhi.n	8000f92 <HAL_CRYP_Decrypt+0xf2>
 8000f44:	693b      	ldr	r3, [r7, #16]
 8000f46:	2b60      	cmp	r3, #96	; 0x60
 8000f48:	d015      	beq.n	8000f76 <HAL_CRYP_Decrypt+0xd6>
 8000f4a:	693b      	ldr	r3, [r7, #16]
 8000f4c:	2b60      	cmp	r3, #96	; 0x60
 8000f4e:	d820      	bhi.n	8000f92 <HAL_CRYP_Decrypt+0xf2>
 8000f50:	693b      	ldr	r3, [r7, #16]
 8000f52:	2b40      	cmp	r3, #64	; 0x40
 8000f54:	d008      	beq.n	8000f68 <HAL_CRYP_Decrypt+0xc8>
 8000f56:	693b      	ldr	r3, [r7, #16]
 8000f58:	2b40      	cmp	r3, #64	; 0x40
 8000f5a:	d81a      	bhi.n	8000f92 <HAL_CRYP_Decrypt+0xf2>
 8000f5c:	693b      	ldr	r3, [r7, #16]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d002      	beq.n	8000f68 <HAL_CRYP_Decrypt+0xc8>
 8000f62:	693b      	ldr	r3, [r7, #16]
 8000f64:	2b20      	cmp	r3, #32
 8000f66:	d114      	bne.n	8000f92 <HAL_CRYP_Decrypt+0xf2>
    {
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:
        /* AES decryption */
        status = CRYP_AES_Decrypt(hcryp, Timeout);
 8000f68:	6a39      	ldr	r1, [r7, #32]
 8000f6a:	68f8      	ldr	r0, [r7, #12]
 8000f6c:	f000 f930 	bl	80011d0 <CRYP_AES_Decrypt>
 8000f70:	4603      	mov	r3, r0
 8000f72:	75fb      	strb	r3, [r7, #23]
        break;
 8000f74:	e016      	b.n	8000fa4 <HAL_CRYP_Decrypt+0x104>

      case CRYP_AES_GCM_GMAC:
        /* AES GCM decryption */
        status = CRYP_AESGCM_Process(hcryp, Timeout);
 8000f76:	6a39      	ldr	r1, [r7, #32]
 8000f78:	68f8      	ldr	r0, [r7, #12]
 8000f7a:	f000 fbe0 	bl	800173e <CRYP_AESGCM_Process>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	75fb      	strb	r3, [r7, #23]
        break;
 8000f82:	e00f      	b.n	8000fa4 <HAL_CRYP_Decrypt+0x104>

      case CRYP_AES_CCM:
        /* AES CCM decryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
 8000f84:	6a39      	ldr	r1, [r7, #32]
 8000f86:	68f8      	ldr	r0, [r7, #12]
 8000f88:	f000 fd6e 	bl	8001a68 <CRYP_AESCCM_Process>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	75fb      	strb	r3, [r7, #23]
        break;
 8000f90:	e008      	b.n	8000fa4 <HAL_CRYP_Decrypt+0x104>

      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f96:	f043 0220 	orr.w	r2, r3, #32
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	65da      	str	r2, [r3, #92]	; 0x5c
        status = HAL_ERROR;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	75fb      	strb	r3, [r7, #23]
        break;
 8000fa2:	bf00      	nop
    }

    if (status == HAL_OK)
 8000fa4:	7dfb      	ldrb	r3, [r7, #23]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d110      	bne.n	8000fcc <HAL_CRYP_Decrypt+0x12c>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	2201      	movs	r2, #1
 8000fae:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
      __HAL_UNLOCK(hcryp);
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8000fba:	e007      	b.n	8000fcc <HAL_CRYP_Decrypt+0x12c>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000fc0:	f043 0208 	orr.w	r2, r3, #8
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	65da      	str	r2, [r3, #92]	; 0x5c
    status = HAL_ERROR;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8000fcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3718      	adds	r7, #24
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	00010060 	.word	0x00010060

08000fdc <HAL_CRYP_ErrorCallback>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module.
  * @retval None
  */
__weak void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  UNUSED(hcryp);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_CRYP_ErrorCallback can be implemented in the user file
   */
}
 8000fe4:	bf00      	nop
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <CRYP_AES_Encrypt>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	6039      	str	r1, [r7, #0]
  uint16_t incount;  /* Temporary CrypInCount Value */
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t dokeyivconfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	613b      	str	r3, [r7, #16]
  uint32_t tickstart;

  if ((hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE) || (hcryp->Init.KeyIVConfigSkip == CRYP_IVCONFIG_ONCE))
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001002:	2b01      	cmp	r3, #1
 8001004:	d003      	beq.n	800100e <CRYP_AES_Encrypt+0x1e>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800100a:	2b04      	cmp	r3, #4
 800100c:	d109      	bne.n	8001022 <CRYP_AES_Encrypt+0x32>
  {
    if (hcryp->KeyIVConfig == 1U)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001012:	2b01      	cmp	r3, #1
 8001014:	d102      	bne.n	800101c <CRYP_AES_Encrypt+0x2c>
    {
      /* If the Key and IV configuration has to be done only once
         and if it has already been done, skip it */
      dokeyivconfig = 0U;
 8001016:	2300      	movs	r3, #0
 8001018:	613b      	str	r3, [r7, #16]
 800101a:	e002      	b.n	8001022 <CRYP_AES_Encrypt+0x32>
    else
    {
      /* If the Key and IV configuration has to be done only once
         and if it has not been done already, do it and set KeyIVConfig
         to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2201      	movs	r2, #1
 8001020:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  if (dokeyivconfig == 1U)
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	2b01      	cmp	r3, #1
 8001026:	d17a      	bne.n	800111e <CRYP_AES_Encrypt+0x12e>
  {
    if ((hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE) || \
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800102c:	2b01      	cmp	r3, #1
 800102e:	d003      	beq.n	8001038 <CRYP_AES_Encrypt+0x48>
        (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ALWAYS))
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    if ((hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE) || \
 8001034:	2b00      	cmp	r3, #0
 8001036:	d160      	bne.n	80010fa <CRYP_AES_Encrypt+0x10a>
    {
      if (hcryp->Instance == AES)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a63      	ldr	r2, [pc, #396]	; (80011cc <CRYP_AES_Encrypt+0x1dc>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d114      	bne.n	800106c <CRYP_AES_Encrypt+0x7c>
      {
        /* Set the Key */
        if (hcryp->Init.KeyMode != CRYP_KEYMODE_SHARED)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001046:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800104a:	d006      	beq.n	800105a <CRYP_AES_Encrypt+0x6a>
        {
          CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	4619      	mov	r1, r3
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f000 faec 	bl	8001630 <CRYP_SetKey>
 8001058:	e048      	b.n	80010ec <CRYP_AES_Encrypt+0xfc>
        }
        else /* After sharing the key, AES should set KMOD[1:0] to 00.*/
        {
          hcryp->Instance->CR &=  ~CRYP_KEYMODE_SHARED;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8001068:	601a      	str	r2, [r3, #0]
 800106a:	e03f      	b.n	80010ec <CRYP_AES_Encrypt+0xfc>
        }
      }
      else
      {
        /* We should re-write Key, in the case where we change key after first operation */
        if ((hcryp->Init.KeySelect == CRYP_KEYSEL_NORMAL) && (hcryp->Init.KeyMode == CRYP_KEYMODE_NORMAL))
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001070:	2b00      	cmp	r3, #0
 8001072:	d109      	bne.n	8001088 <CRYP_AES_Encrypt+0x98>
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001078:	2b00      	cmp	r3, #0
 800107a:	d105      	bne.n	8001088 <CRYP_AES_Encrypt+0x98>
        {
          /* Set the Key */
          CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	689b      	ldr	r3, [r3, #8]
 8001080:	4619      	mov	r1, r3
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	f000 fad4 	bl	8001630 <CRYP_SetKey>
        }
        /* Get tick */
        tickstart = HAL_GetTick();
 8001088:	f7ff fc8c 	bl	80009a4 <HAL_GetTick>
 800108c:	60f8      	str	r0, [r7, #12]

        while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_KEYVALID))
 800108e:	e026      	b.n	80010de <CRYP_AES_Encrypt+0xee>
        {
          /* Check for the Timeout */
          if (Timeout != HAL_MAX_DELAY)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001096:	d022      	beq.n	80010de <CRYP_AES_Encrypt+0xee>
          {
            if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001098:	f7ff fc84 	bl	80009a4 <HAL_GetTick>
 800109c:	4602      	mov	r2, r0
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	683a      	ldr	r2, [r7, #0]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d302      	bcc.n	80010ae <CRYP_AES_Encrypt+0xbe>
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d117      	bne.n	80010de <CRYP_AES_Encrypt+0xee>
            {
              /* Disable the CRYP peripheral clock */
              __HAL_CRYP_DISABLE(hcryp);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f022 0201 	bic.w	r2, r2, #1
 80010bc:	601a      	str	r2, [r3, #0]

              /* Change state */
              hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010c2:	f043 0210 	orr.w	r2, r3, #16
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	65da      	str	r2, [r3, #92]	; 0x5c
              hcryp->State = HAL_CRYP_STATE_READY;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2201      	movs	r2, #1
 80010ce:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
              __HAL_UNLOCK(hcryp);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2200      	movs	r2, #0
 80010d6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
              return HAL_ERROR;
 80010da:	2301      	movs	r3, #1
 80010dc:	e071      	b.n	80011c2 <CRYP_AES_Encrypt+0x1d2>
        while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_KEYVALID))
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d0d1      	beq.n	8001090 <CRYP_AES_Encrypt+0xa0>
            }
          }
        }
      }
      if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	695b      	ldr	r3, [r3, #20]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d002      	beq.n	80010fa <CRYP_AES_Encrypt+0x10a>
      {
        /* Set the Initialization Vector */
        CRYP_SetIV(hcryp);
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f000 fafc 	bl	80016f2 <CRYP_SetIV>
      }
    }
    /* key & IV configuration for CBC and CTR in interleave mode */
    if (hcryp->Init.KeyIVConfigSkip == CRYP_IVCONFIG_ONCE)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010fe:	2b04      	cmp	r3, #4
 8001100:	d117      	bne.n	8001132 <CRYP_AES_Encrypt+0x142>
    {
      /* Set the Key */
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	4619      	mov	r1, r3
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f000 fa91 	bl	8001630 <CRYP_SetKey>
      if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	695b      	ldr	r3, [r3, #20]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d00d      	beq.n	8001132 <CRYP_AES_Encrypt+0x142>
      {
        /* Set the Initialization Vector*/
        CRYP_SetIV(hcryp);
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	f000 faeb 	bl	80016f2 <CRYP_SetIV>
 800111c:	e009      	b.n	8001132 <CRYP_AES_Encrypt+0x142>
    }
  } /* If (dokeyivconfig == 1U) */
  else
  {
    /* interleave mode Key configuration  */
    if (hcryp->Init.KeyIVConfigSkip == CRYP_IVCONFIG_ONCE)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001122:	2b04      	cmp	r3, #4
 8001124:	d105      	bne.n	8001132 <CRYP_AES_Encrypt+0x142>
    {
      /* Set the Key */
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	4619      	mov	r1, r3
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f000 fa7f 	bl	8001630 <CRYP_SetKey>
    }
  }
  /* Peripheral Key configuration to not do, IV to configure for CBC */
  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYNOCONFIG)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001136:	2b02      	cmp	r3, #2
 8001138:	d106      	bne.n	8001148 <CRYP_AES_Encrypt+0x158>
  {
    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	695b      	ldr	r3, [r3, #20]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d002      	beq.n	8001148 <CRYP_AES_Encrypt+0x158>
    {
      /* Set the Initialization Vector*/
      CRYP_SetIV(hcryp);
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	f000 fad5 	bl	80016f2 <CRYP_SetIV>
    }
  }

  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2202      	movs	r2, #2
 800114c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f042 0201 	orr.w	r2, r2, #1
 800115c:	601a      	str	r2, [r3, #0]

  incount = hcryp->CrypInCount;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001164:	82fb      	strh	r3, [r7, #22]
  outcount = hcryp->CrypOutCount;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800116c:	82bb      	strh	r3, [r7, #20]
  while ((incount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 800116e:	e00b      	b.n	8001188 <CRYP_AES_Encrypt+0x198>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 8001170:	6839      	ldr	r1, [r7, #0]
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f000 f9ac 	bl	80014d0 <CRYP_AES_ProcessData>
    incount = hcryp->CrypInCount;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800117e:	82fb      	strh	r3, [r7, #22]
    outcount = hcryp->CrypOutCount;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001186:	82bb      	strh	r3, [r7, #20]
  while ((incount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800118e:	089b      	lsrs	r3, r3, #2
 8001190:	b29b      	uxth	r3, r3
 8001192:	8afa      	ldrh	r2, [r7, #22]
 8001194:	429a      	cmp	r2, r3
 8001196:	d207      	bcs.n	80011a8 <CRYP_AES_Encrypt+0x1b8>
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800119e:	089b      	lsrs	r3, r3, #2
 80011a0:	b29b      	uxth	r3, r3
 80011a2:	8aba      	ldrh	r2, [r7, #20]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d3e3      	bcc.n	8001170 <CRYP_AES_Encrypt+0x180>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f022 0201 	bic.w	r2, r2, #1
 80011b6:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2201      	movs	r2, #1
 80011bc:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59

  return HAL_OK;
 80011c0:	2300      	movs	r3, #0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3718      	adds	r7, #24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	420c0000 	.word	0x420c0000

080011d0 <CRYP_AES_Decrypt>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout Specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
  uint16_t incount;  /* Temporary CrypInCount Value */
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t dokeyivconfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 80011da:	2301      	movs	r3, #1
 80011dc:	60bb      	str	r3, [r7, #8]

  if ((hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE) || (hcryp->Init.KeyIVConfigSkip == CRYP_IVCONFIG_ONCE))
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d003      	beq.n	80011ee <CRYP_AES_Decrypt+0x1e>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011ea:	2b04      	cmp	r3, #4
 80011ec:	d109      	bne.n	8001202 <CRYP_AES_Decrypt+0x32>
  {
    if (hcryp->KeyIVConfig == 1U)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d102      	bne.n	80011fc <CRYP_AES_Decrypt+0x2c>
    {
      /* If the Key and IV configuration has to be done only once
         and if it has already been done, skip it */
      dokeyivconfig = 0U;
 80011f6:	2300      	movs	r3, #0
 80011f8:	60bb      	str	r3, [r7, #8]
 80011fa:	e002      	b.n	8001202 <CRYP_AES_Decrypt+0x32>
    else
    {
      /* If the Key and IV configuration has to be done only once
         and if it has not been done already, do it and set KeyIVConfig
         to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2201      	movs	r2, #1
 8001200:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  if (dokeyivconfig == 1U)
 8001202:	68bb      	ldr	r3, [r7, #8]
 8001204:	2b01      	cmp	r3, #1
 8001206:	f040 80ce 	bne.w	80013a6 <CRYP_AES_Decrypt+0x1d6>
  {
    if (hcryp->Instance == AES)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4a8b      	ldr	r2, [pc, #556]	; (800143c <CRYP_AES_Decrypt+0x26c>)
 8001210:	4293      	cmp	r3, r2
 8001212:	d17b      	bne.n	800130c <CRYP_AES_Decrypt+0x13c>
    {
      /*  Key preparation for ECB/CBC */
      if (hcryp->Init.Algorithm != CRYP_AES_CTR)   /*ECB or CBC*/
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	695b      	ldr	r3, [r3, #20]
 8001218:	2b40      	cmp	r3, #64	; 0x40
 800121a:	d05e      	beq.n	80012da <CRYP_AES_Decrypt+0x10a>
      {
        /* key preparation for decryption, operating mode 2*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_KMOD, CRYP_KEYMODE_NORMAL);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800122a:	601a      	str	r2, [r3, #0]
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f023 0218 	bic.w	r2, r3, #24
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f042 0208 	orr.w	r2, r2, #8
 800123e:	601a      	str	r2, [r3, #0]

        /* Set the Key */
        if ((hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE) || \
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001244:	2b01      	cmp	r3, #1
 8001246:	d003      	beq.n	8001250 <CRYP_AES_Decrypt+0x80>
            (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ALWAYS))
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if ((hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE) || \
 800124c:	2b00      	cmp	r3, #0
 800124e:	d114      	bne.n	800127a <CRYP_AES_Decrypt+0xaa>
        {
          if (hcryp->Init.KeyMode != CRYP_KEYMODE_SHARED)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001254:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001258:	d006      	beq.n	8001268 <CRYP_AES_Decrypt+0x98>
          {
            CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	4619      	mov	r1, r3
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f000 f9e5 	bl	8001630 <CRYP_SetKey>
          if (hcryp->Init.KeyMode != CRYP_KEYMODE_SHARED)
 8001266:	e012      	b.n	800128e <CRYP_AES_Decrypt+0xbe>
          }
          else /*after sharing the key, AES should set KMOD[1:0] to 00.*/
          {
            hcryp->Instance->CR &=  ~CRYP_KEYMODE_SHARED;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8001276:	601a      	str	r2, [r3, #0]
          if (hcryp->Init.KeyMode != CRYP_KEYMODE_SHARED)
 8001278:	e009      	b.n	800128e <CRYP_AES_Decrypt+0xbe>
          }
        }

        /* interleave mode Key configuration  */
        else if (hcryp->Init.KeyIVConfigSkip == CRYP_IVCONFIG_ONCE)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800127e:	2b04      	cmp	r3, #4
 8001280:	d105      	bne.n	800128e <CRYP_AES_Decrypt+0xbe>
        {
          /* Set the Key */
          CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	4619      	mov	r1, r3
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f000 f9d1 	bl	8001630 <CRYP_SetKey>
        {
          /* Nothing to do */
        }

        /* Enable CRYP */
        __HAL_CRYP_ENABLE(hcryp);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f042 0201 	orr.w	r2, r2, #1
 800129c:	601a      	str	r2, [r3, #0]

        /* Wait for CCF flag to be raised */
        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 800129e:	6839      	ldr	r1, [r7, #0]
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f000 ff41 	bl	8002128 <CRYP_WaitOnCCFlag>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <CRYP_AES_Decrypt+0xe0>
        {
          return HAL_ERROR;
 80012ac:	2301      	movs	r3, #1
 80012ae:	e10a      	b.n	80014c6 <CRYP_AES_Decrypt+0x2f6>
        }
        /* Clear CCF Flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CLEAR_CCF);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f8d3 2308 	ldr.w	r2, [r3, #776]	; 0x308
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f042 0201 	orr.w	r2, r2, #1
 80012c0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308

        /* Return to decryption operating mode(Mode 3)*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f023 0218 	bic.w	r2, r3, #24
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f042 0210 	orr.w	r2, r2, #16
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	e05d      	b.n	8001396 <CRYP_AES_Decrypt+0x1c6>
      }
      else  /*Algorithm CTR */
      {
        /* Set the Key */
        if (hcryp->Init.KeyIVConfigSkip != CRYP_KEYNOCONFIG)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012de:	2b02      	cmp	r3, #2
 80012e0:	d059      	beq.n	8001396 <CRYP_AES_Decrypt+0x1c6>
        {
          if (hcryp->Init.KeyMode != CRYP_KEYMODE_SHARED)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80012ea:	d006      	beq.n	80012fa <CRYP_AES_Decrypt+0x12a>
          {
            CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	4619      	mov	r1, r3
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f000 f99c 	bl	8001630 <CRYP_SetKey>
 80012f8:	e04d      	b.n	8001396 <CRYP_AES_Decrypt+0x1c6>
          }
          else /*after sharing the key, AES should set KMOD[1:0] to 00.*/
          {
            hcryp->Instance->CR &=  ~CRYP_KEYMODE_SHARED;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	e044      	b.n	8001396 <CRYP_AES_Decrypt+0x1c6>
        }
      }
    }
    else /*SAES*/
    {
      if (hcryp->Init.Algorithm != CRYP_AES_CTR)   /*ECB or CBC*/
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	695b      	ldr	r3, [r3, #20]
 8001310:	2b40      	cmp	r3, #64	; 0x40
 8001312:	d040      	beq.n	8001396 <CRYP_AES_Decrypt+0x1c6>
      {
        /* key preparation for decryption, operating mode 2*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f023 0218 	bic.w	r2, r3, #24
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f042 0208 	orr.w	r2, r2, #8
 8001326:	601a      	str	r2, [r3, #0]

        /* we should re-write Key, in the case where we change key after first operation*/
        if ((hcryp->Init.KeySelect == CRYP_KEYSEL_NORMAL) && (hcryp->Init.KeyMode == CRYP_KEYMODE_NORMAL))
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800132c:	2b00      	cmp	r3, #0
 800132e:	d10d      	bne.n	800134c <CRYP_AES_Decrypt+0x17c>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001334:	2b00      	cmp	r3, #0
 8001336:	d109      	bne.n	800134c <CRYP_AES_Decrypt+0x17c>
        {
          if (hcryp->Init.KeyIVConfigSkip != CRYP_KEYNOCONFIG)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800133c:	2b02      	cmp	r3, #2
 800133e:	d005      	beq.n	800134c <CRYP_AES_Decrypt+0x17c>
          {
            CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	4619      	mov	r1, r3
 8001346:	6878      	ldr	r0, [r7, #4]
 8001348:	f000 f972 	bl	8001630 <CRYP_SetKey>
          }
        }

        /* Enable SAES */
        __HAL_CRYP_ENABLE(hcryp);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f042 0201 	orr.w	r2, r2, #1
 800135a:	601a      	str	r2, [r3, #0]

        /* Wait for CCF flag to be raised */
        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 800135c:	6839      	ldr	r1, [r7, #0]
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f000 fee2 	bl	8002128 <CRYP_WaitOnCCFlag>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <CRYP_AES_Decrypt+0x19e>
        {
          return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e0ab      	b.n	80014c6 <CRYP_AES_Decrypt+0x2f6>
        }
        /* Clear CCF Flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CLEAR_CCF);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f8d3 2308 	ldr.w	r2, [r3, #776]	; 0x308
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f042 0201 	orr.w	r2, r2, #1
 800137e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308

        /*  End of Key preparation for ECB/CBC */
        /* Return to decryption operating mode(Mode 3)*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f023 0218 	bic.w	r2, r3, #24
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f042 0210 	orr.w	r2, r2, #16
 8001394:	601a      	str	r2, [r3, #0]
      }
    }
    /* Set IV */
    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	695b      	ldr	r3, [r3, #20]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d056      	beq.n	800144c <CRYP_AES_Decrypt+0x27c>
    {
      /* Set the Initialization Vector*/
      CRYP_SetIV(hcryp);
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f000 f9a7 	bl	80016f2 <CRYP_SetIV>
 80013a4:	e052      	b.n	800144c <CRYP_AES_Decrypt+0x27c>
  } /* if (dokeyivconfig == 1U) */

  else /* if (dokeyivconfig == 0U) */
  {
    /* interleave mode Key configuration  */
    if (hcryp->Init.KeyIVConfigSkip == CRYP_IVCONFIG_ONCE)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013aa:	2b04      	cmp	r3, #4
 80013ac:	d14e      	bne.n	800144c <CRYP_AES_Decrypt+0x27c>
    {
      if (hcryp->Instance == AES)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a22      	ldr	r2, [pc, #136]	; (800143c <CRYP_AES_Decrypt+0x26c>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d149      	bne.n	800144c <CRYP_AES_Decrypt+0x27c>
      {
        /*  Key preparation for ECB/CBC */
        if (hcryp->Init.Algorithm != CRYP_AES_CTR)   /*ECB or CBC*/
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	695b      	ldr	r3, [r3, #20]
 80013bc:	2b40      	cmp	r3, #64	; 0x40
 80013be:	d03f      	beq.n	8001440 <CRYP_AES_Decrypt+0x270>
        {
          /* key preparation for decryption, operating mode 2*/
          MODIFY_REG(hcryp->Instance->CR, AES_CR_KMOD, CRYP_KEYMODE_NORMAL);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	681a      	ldr	r2, [r3, #0]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80013ce:	601a      	str	r2, [r3, #0]
          MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f023 0218 	bic.w	r2, r3, #24
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f042 0208 	orr.w	r2, r2, #8
 80013e2:	601a      	str	r2, [r3, #0]

          /* Set the Key */
          CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	4619      	mov	r1, r3
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f000 f920 	bl	8001630 <CRYP_SetKey>

          /* Enable CRYP */
          __HAL_CRYP_ENABLE(hcryp);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f042 0201 	orr.w	r2, r2, #1
 80013fe:	601a      	str	r2, [r3, #0]

          /* Wait for CCF flag to be raised */
          if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 8001400:	6839      	ldr	r1, [r7, #0]
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f000 fe90 	bl	8002128 <CRYP_WaitOnCCFlag>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <CRYP_AES_Decrypt+0x242>
          {
            return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e059      	b.n	80014c6 <CRYP_AES_Decrypt+0x2f6>
          }
          /* Clear CCF Flag */
          __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CLEAR_CCF);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f8d3 2308 	ldr.w	r2, [r3, #776]	; 0x308
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f042 0201 	orr.w	r2, r2, #1
 8001422:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308

          /* Return to decryption operating mode(Mode 3)*/
          MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f023 0218 	bic.w	r2, r3, #24
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f042 0210 	orr.w	r2, r2, #16
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	e007      	b.n	800144c <CRYP_AES_Decrypt+0x27c>
 800143c:	420c0000 	.word	0x420c0000
        }
        else  /*Algorithm CTR */
        {
          /* Set the Key */
          CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	4619      	mov	r1, r3
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f000 f8f2 	bl	8001630 <CRYP_SetKey>
      }
    }

  }
  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2202      	movs	r2, #2
 8001450:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f042 0201 	orr.w	r2, r2, #1
 8001460:	601a      	str	r2, [r3, #0]

  incount = hcryp->CrypInCount;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001468:	81fb      	strh	r3, [r7, #14]
  outcount = hcryp->CrypOutCount;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001470:	81bb      	strh	r3, [r7, #12]
  while ((incount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8001472:	e00b      	b.n	800148c <CRYP_AES_Decrypt+0x2bc>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 8001474:	6839      	ldr	r1, [r7, #0]
 8001476:	6878      	ldr	r0, [r7, #4]
 8001478:	f000 f82a 	bl	80014d0 <CRYP_AES_ProcessData>
    incount = hcryp->CrypInCount;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001482:	81fb      	strh	r3, [r7, #14]
    outcount = hcryp->CrypOutCount;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800148a:	81bb      	strh	r3, [r7, #12]
  while ((incount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8001492:	089b      	lsrs	r3, r3, #2
 8001494:	b29b      	uxth	r3, r3
 8001496:	89fa      	ldrh	r2, [r7, #14]
 8001498:	429a      	cmp	r2, r3
 800149a:	d207      	bcs.n	80014ac <CRYP_AES_Decrypt+0x2dc>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80014a2:	089b      	lsrs	r3, r3, #2
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	89ba      	ldrh	r2, [r7, #12]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d3e3      	bcc.n	8001474 <CRYP_AES_Decrypt+0x2a4>
  }
  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f022 0201 	bic.w	r2, r2, #1
 80014ba:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2201      	movs	r2, #1
 80014c0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59

  return HAL_OK;
 80014c4:	2300      	movs	r3, #0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop

080014d0 <CRYP_AES_ProcessData>:
  *         the configuration information for CRYP module
  * @param  Timeout Specify Timeout value
  * @retval None
  */
static void CRYP_AES_ProcessData(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b088      	sub	sp, #32
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]

  uint32_t temp[4];  /* Temporary CrypOutBuff */
  uint32_t i;

  /* Write the input block in the IN FIFO */
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	441a      	add	r2, r3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	6812      	ldr	r2, [r2, #0]
 80014f0:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	3301      	adds	r3, #1
 80014fc:	b29a      	uxth	r2, r3
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800150e:	b29b      	uxth	r3, r3
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	441a      	add	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	6812      	ldr	r2, [r2, #0]
 800151a:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001522:	b29b      	uxth	r3, r3
 8001524:	3301      	adds	r3, #1
 8001526:	b29a      	uxth	r2, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001538:	b29b      	uxth	r3, r3
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	441a      	add	r2, r3
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	6812      	ldr	r2, [r2, #0]
 8001544:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800154c:	b29b      	uxth	r3, r3
 800154e:	3301      	adds	r3, #1
 8001550:	b29a      	uxth	r2, r3
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001562:	b29b      	uxth	r3, r3
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	441a      	add	r2, r3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	6812      	ldr	r2, [r2, #0]
 800156e:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001576:	b29b      	uxth	r3, r3
 8001578:	3301      	adds	r3, #1
 800157a:	b29a      	uxth	r2, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Wait for CCF flag to be raised */
  if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 8001582:	6839      	ldr	r1, [r7, #0]
 8001584:	6878      	ldr	r0, [r7, #4]
 8001586:	f000 fdcf 	bl	8002128 <CRYP_WaitOnCCFlag>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d002      	beq.n	8001596 <CRYP_AES_ProcessData+0xc6>
    /*Call registered error callback*/
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
    hcryp->ErrorCallback(hcryp);
#else
    /*Call legacy weak error callback*/
    HAL_CRYP_ErrorCallback(hcryp);
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f7ff fd23 	bl	8000fdc <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
  }

  /* Clear CCF Flag */
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CLEAR_CCF);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f8d3 2308 	ldr.w	r2, [r3, #776]	; 0x308
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f042 0201 	orr.w	r2, r2, #1
 80015a6:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308

  /* Read the output block from the output FIFO and put them in temporary buffer then
     get CrypOutBuff from temporary buffer*/
  for (i = 0U; i < 4U; i++)
 80015aa:	2300      	movs	r3, #0
 80015ac:	61fb      	str	r3, [r7, #28]
 80015ae:	e00b      	b.n	80015c8 <CRYP_AES_ProcessData+0xf8>
  {
    temp[i] = hcryp->Instance->DOUTR;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	68da      	ldr	r2, [r3, #12]
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	3320      	adds	r3, #32
 80015bc:	443b      	add	r3, r7
 80015be:	f843 2c14 	str.w	r2, [r3, #-20]
  for (i = 0U; i < 4U; i++)
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	3301      	adds	r3, #1
 80015c6:	61fb      	str	r3, [r7, #28]
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	2b03      	cmp	r3, #3
 80015cc:	d9f0      	bls.n	80015b0 <CRYP_AES_ProcessData+0xe0>
  }
  i = 0U;
 80015ce:	2300      	movs	r3, #0
 80015d0:	61fb      	str	r3, [r7, #28]
  while ((hcryp->CrypOutCount < ((hcryp->Size + 3U) / 4U)) && (i < 4U))
 80015d2:	e01a      	b.n	800160a <CRYP_AES_ProcessData+0x13a>
  {
    *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80015de:	b29b      	uxth	r3, r3
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	441a      	add	r2, r3
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	3320      	adds	r3, #32
 80015ea:	443b      	add	r3, r7
 80015ec:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80015f0:	6013      	str	r3, [r2, #0]
    hcryp->CrypOutCount++;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80015f8:	b29b      	uxth	r3, r3
 80015fa:	3301      	adds	r3, #1
 80015fc:	b29a      	uxth	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    i++;
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	3301      	adds	r3, #1
 8001608:	61fb      	str	r3, [r7, #28]
  while ((hcryp->CrypOutCount < ((hcryp->Size + 3U) / 4U)) && (i < 4U))
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001610:	b29b      	uxth	r3, r3
 8001612:	461a      	mov	r2, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800161a:	3303      	adds	r3, #3
 800161c:	089b      	lsrs	r3, r3, #2
 800161e:	429a      	cmp	r2, r3
 8001620:	d202      	bcs.n	8001628 <CRYP_AES_ProcessData+0x158>
 8001622:	69fb      	ldr	r3, [r7, #28]
 8001624:	2b03      	cmp	r3, #3
 8001626:	d9d5      	bls.n	80015d4 <CRYP_AES_ProcessData+0x104>
  }
}
 8001628:	bf00      	nop
 800162a:	3720      	adds	r7, #32
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}

08001630 <CRYP_SetKey>:
  * @param  KeySize Size of Key
  * @note   If pKey is NULL, the Key registers are not written.
  * @retval None
  */
static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint32_t KeySize)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	6039      	str	r1, [r7, #0]
  if (hcryp->Init.pKey != NULL)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d051      	beq.n	80016e6 <CRYP_SetKey+0xb6>
  {
    switch (KeySize)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d034      	beq.n	80016b2 <CRYP_SetKey+0x82>
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800164e:	d149      	bne.n	80016e4 <CRYP_SetKey+0xb4>
    {
      case CRYP_KEYSIZE_256B:
        hcryp->Instance->KEYR7 = *(uint32_t *)(hcryp->Init.pKey);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	68da      	ldr	r2, [r3, #12]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	6812      	ldr	r2, [r2, #0]
 800165a:	63da      	str	r2, [r3, #60]	; 0x3c
        hcryp->Instance->KEYR6 = *(uint32_t *)(hcryp->Init.pKey + 1U);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	68da      	ldr	r2, [r3, #12]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	6852      	ldr	r2, [r2, #4]
 8001666:	639a      	str	r2, [r3, #56]	; 0x38
        hcryp->Instance->KEYR5 = *(uint32_t *)(hcryp->Init.pKey + 2U);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	68da      	ldr	r2, [r3, #12]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	6892      	ldr	r2, [r2, #8]
 8001672:	635a      	str	r2, [r3, #52]	; 0x34
        hcryp->Instance->KEYR4 = *(uint32_t *)(hcryp->Init.pKey + 3U);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	68da      	ldr	r2, [r3, #12]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	68d2      	ldr	r2, [r2, #12]
 800167e:	631a      	str	r2, [r3, #48]	; 0x30
        hcryp->Instance->KEYR3 = *(uint32_t *)(hcryp->Init.pKey + 4U);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	68da      	ldr	r2, [r3, #12]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	6912      	ldr	r2, [r2, #16]
 800168a:	61da      	str	r2, [r3, #28]
        hcryp->Instance->KEYR2 = *(uint32_t *)(hcryp->Init.pKey + 5U);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	68da      	ldr	r2, [r3, #12]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	6952      	ldr	r2, [r2, #20]
 8001696:	619a      	str	r2, [r3, #24]
        hcryp->Instance->KEYR1 = *(uint32_t *)(hcryp->Init.pKey + 6U);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	68da      	ldr	r2, [r3, #12]
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	6992      	ldr	r2, [r2, #24]
 80016a2:	615a      	str	r2, [r3, #20]
        hcryp->Instance->KEYR0 = *(uint32_t *)(hcryp->Init.pKey + 7U);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	68da      	ldr	r2, [r3, #12]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	69d2      	ldr	r2, [r2, #28]
 80016ae:	611a      	str	r2, [r3, #16]
        break;
 80016b0:	e019      	b.n	80016e6 <CRYP_SetKey+0xb6>
      case CRYP_KEYSIZE_128B:
        hcryp->Instance->KEYR3 = *(uint32_t *)(hcryp->Init.pKey);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	68da      	ldr	r2, [r3, #12]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	6812      	ldr	r2, [r2, #0]
 80016bc:	61da      	str	r2, [r3, #28]
        hcryp->Instance->KEYR2 = *(uint32_t *)(hcryp->Init.pKey + 1U);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	68da      	ldr	r2, [r3, #12]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	6852      	ldr	r2, [r2, #4]
 80016c8:	619a      	str	r2, [r3, #24]
        hcryp->Instance->KEYR1 = *(uint32_t *)(hcryp->Init.pKey + 2U);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	68da      	ldr	r2, [r3, #12]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	6892      	ldr	r2, [r2, #8]
 80016d4:	615a      	str	r2, [r3, #20]
        hcryp->Instance->KEYR0 = *(uint32_t *)(hcryp->Init.pKey + 3U);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	68da      	ldr	r2, [r3, #12]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	68d2      	ldr	r2, [r2, #12]
 80016e0:	611a      	str	r2, [r3, #16]
        break;
 80016e2:	e000      	b.n	80016e6 <CRYP_SetKey+0xb6>
      default:
        break;
 80016e4:	bf00      	nop
    }
  }
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr

080016f2 <CRYP_SetIV>:
  *         the configuration information for CRYP module
  * @note   If IV is NULL, the IV registers are not written.
  * @retval None
  */
static void CRYP_SetIV(CRYP_HandleTypeDef *hcryp)
{
 80016f2:	b480      	push	{r7}
 80016f4:	b083      	sub	sp, #12
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
  if (hcryp->Init.pInitVect != NULL)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	691b      	ldr	r3, [r3, #16]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d017      	beq.n	8001732 <CRYP_SetIV+0x40>
  {
    /* Set the Initialization Vector*/
    hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	691a      	ldr	r2, [r3, #16]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	6812      	ldr	r2, [r2, #0]
 800170c:	62da      	str	r2, [r3, #44]	; 0x2c
    hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	691a      	ldr	r2, [r3, #16]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	6852      	ldr	r2, [r2, #4]
 8001718:	629a      	str	r2, [r3, #40]	; 0x28
    hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	691a      	ldr	r2, [r3, #16]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	6892      	ldr	r2, [r2, #8]
 8001724:	625a      	str	r2, [r3, #36]	; 0x24
    hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	691a      	ldr	r2, [r3, #16]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	68d2      	ldr	r2, [r2, #12]
 8001730:	621a      	str	r2, [r3, #32]
  }
}
 8001732:	bf00      	nop
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr

0800173e <CRYP_AESGCM_Process>:
  *         the configuration information for CRYP module
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AESGCM_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b08e      	sub	sp, #56	; 0x38
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
 8001746:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t wordsize = ((uint32_t)hcryp->Size / 4U);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800174e:	089b      	lsrs	r3, r3, #2
 8001750:	b29b      	uxth	r3, r3
 8001752:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t temp[4];  /* Temporary CrypOutBuff */
  uint32_t index;
  uint32_t lastwordsize;
  uint32_t incount;  /* Temporary CrypInCount Value */
  uint32_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t dokeyivconfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8001754:	2301      	movs	r3, #1
 8001756:	623b      	str	r3, [r7, #32]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800175c:	2b01      	cmp	r3, #1
 800175e:	d118      	bne.n	8001792 <CRYP_AESGCM_Process+0x54>
  {
    if (hcryp->KeyIVConfig == 1U)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001764:	2b01      	cmp	r3, #1
 8001766:	d10a      	bne.n	800177e <CRYP_AESGCM_Process+0x40>
    {
      /* If the Key and IV configuration has to be done only once
         and if it has already been done, skip it */
      dokeyivconfig = 0U;
 8001768:	2300      	movs	r3, #0
 800176a:	623b      	str	r3, [r7, #32]
      hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	f8b2 204a 	ldrh.w	r2, [r2, #74]	; 0x4a
 8001776:	441a      	add	r2, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	665a      	str	r2, [r3, #100]	; 0x64
 800177c:	e00f      	b.n	800179e <CRYP_AESGCM_Process+0x60>
    else
    {
      /* If the Key and IV configuration has to be done only once
         and if it has not been done already, do it and set KeyIVConfig
         to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2201      	movs	r2, #1
 8001782:	661a      	str	r2, [r3, #96]	; 0x60
      hcryp->SizesSum = hcryp->Size; /* Merely store payload length */
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800178a:	461a      	mov	r2, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	665a      	str	r2, [r3, #100]	; 0x64
 8001790:	e005      	b.n	800179e <CRYP_AESGCM_Process+0x60>
    }
  }
  else
  {
    hcryp->SizesSum = hcryp->Size;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8001798:	461a      	mov	r2, r3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	665a      	str	r2, [r3, #100]	; 0x64
  }

  if (dokeyivconfig == 1U)
 800179e:	6a3b      	ldr	r3, [r7, #32]
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d15b      	bne.n	800185c <CRYP_AESGCM_Process+0x11e>
  {

    /*  Reset CrypHeaderCount */
    hcryp->CrypHeaderCount = 0U;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2200      	movs	r2, #0
 80017a8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /****************************** Init phase **********************************/

    CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 80017ba:	601a      	str	r2, [r3, #0]
    /* Set the Key */
    if (hcryp->Init.KeyMode != CRYP_KEYMODE_SHARED)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80017c4:	d006      	beq.n	80017d4 <CRYP_AESGCM_Process+0x96>
    {
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	4619      	mov	r1, r3
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f7ff ff2f 	bl	8001630 <CRYP_SetKey>
 80017d2:	e007      	b.n	80017e4 <CRYP_AESGCM_Process+0xa6>
    }
    else /*after sharing the key, AES should set KMOD[1:0] to 00.*/
    {
      hcryp->Instance->CR &=  ~CRYP_KEYMODE_SHARED;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 80017e2:	601a      	str	r2, [r3, #0]
    }
    /* Set the initialization vector and the counter : Initial Counter Block (ICB)*/
    CRYP_SetIV(hcryp);
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f7ff ff84 	bl	80016f2 <CRYP_SetIV>

    /* Enable the CRYP peripheral */
    __HAL_CRYP_ENABLE(hcryp);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f042 0201 	orr.w	r2, r2, #1
 80017f8:	601a      	str	r2, [r3, #0]

    /* just wait for hash computation */
    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 80017fa:	6839      	ldr	r1, [r7, #0]
 80017fc:	6878      	ldr	r0, [r7, #4]
 80017fe:	f000 fc93 	bl	8002128 <CRYP_WaitOnCCFlag>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <CRYP_AESGCM_Process+0xce>
    {
      return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	e129      	b.n	8001a60 <CRYP_AESGCM_Process+0x322>
    }
    /* Clear CCF flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CLEAR_CCF);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f8d3 2308 	ldr.w	r2, [r3, #776]	; 0x308
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f042 0201 	orr.w	r2, r2, #1
 800181c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308

    /************************ Header phase *************************************/

    if (CRYP_GCMCCM_SetHeaderPhase(hcryp,  Timeout) != HAL_OK)
 8001820:	6839      	ldr	r1, [r7, #0]
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f000 faca 	bl	8001dbc <CRYP_GCMCCM_SetHeaderPhase>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <CRYP_AESGCM_Process+0xf4>
    {
      return HAL_ERROR;
 800182e:	2301      	movs	r3, #1
 8001830:	e116      	b.n	8001a60 <CRYP_AESGCM_Process+0x322>
    }

    /*************************Payload phase ************************************/

    /* Set the phase */
    hcryp->Phase = CRYP_PHASE_PROCESS;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2202      	movs	r2, #2
 8001836:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Select payload phase once the header phase is performed */
    CRYP_SET_PHASE(hcryp, CRYP_PHASE_PAYLOAD);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800184a:	601a      	str	r2, [r3, #0]

    /* Set to 0 the number of non-valid bytes using NPBLB register*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800185a:	601a      	str	r2, [r3, #0]

  } /* if (dokeyivconfig == 1U) */

  if ((hcryp->Size % 16U) != 0U)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8001862:	f003 030f 	and.w	r3, r3, #15
 8001866:	b29b      	uxth	r3, r3
 8001868:	2b00      	cmp	r3, #0
 800186a:	d003      	beq.n	8001874 <CRYP_AESGCM_Process+0x136>
  {
    /* recalculate  wordsize */
    wordsize = ((wordsize / 4U) * 4U);
 800186c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800186e:	f023 0303 	bic.w	r3, r3, #3
 8001872:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001874:	f7ff f896 	bl	80009a4 <HAL_GetTick>
 8001878:	61f8      	str	r0, [r7, #28]

  /* Write input data and get output Data */
  incount = hcryp->CrypInCount;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001880:	b29b      	uxth	r3, r3
 8001882:	62bb      	str	r3, [r7, #40]	; 0x28
  outcount = hcryp->CrypOutCount;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800188a:	b29b      	uxth	r3, r3
 800188c:	627b      	str	r3, [r7, #36]	; 0x24
  while ((incount < wordsize) && (outcount < wordsize))
 800188e:	e034      	b.n	80018fa <CRYP_AESGCM_Process+0x1bc>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 8001890:	6839      	ldr	r1, [r7, #0]
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff fe1c 	bl	80014d0 <CRYP_AES_ProcessData>

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800189e:	d022      	beq.n	80018e6 <CRYP_AESGCM_Process+0x1a8>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80018a0:	f7ff f880 	bl	80009a4 <HAL_GetTick>
 80018a4:	4602      	mov	r2, r0
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	683a      	ldr	r2, [r7, #0]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d302      	bcc.n	80018b6 <CRYP_AESGCM_Process+0x178>
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d117      	bne.n	80018e6 <CRYP_AESGCM_Process+0x1a8>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f022 0201 	bic.w	r2, r2, #1
 80018c4:	601a      	str	r2, [r3, #0]

        /* Change state & error code */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018ca:	f043 0210 	orr.w	r2, r3, #16
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	65da      	str	r2, [r3, #92]	; 0x5c
        hcryp->State = HAL_CRYP_STATE_READY;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2201      	movs	r2, #1
 80018d6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
        __HAL_UNLOCK(hcryp);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2200      	movs	r2, #0
 80018de:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
        return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	e0bc      	b.n	8001a60 <CRYP_AESGCM_Process+0x322>
      }
    }
    incount = hcryp->CrypInCount;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80018ec:	b29b      	uxth	r3, r3
 80018ee:	62bb      	str	r3, [r7, #40]	; 0x28
    outcount = hcryp->CrypOutCount;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	627b      	str	r3, [r7, #36]	; 0x24
  while ((incount < wordsize) && (outcount < wordsize))
 80018fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018fe:	429a      	cmp	r2, r3
 8001900:	d203      	bcs.n	800190a <CRYP_AESGCM_Process+0x1cc>
 8001902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001904:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001906:	429a      	cmp	r2, r3
 8001908:	d3c2      	bcc.n	8001890 <CRYP_AESGCM_Process+0x152>
  }

  if ((hcryp->Size % 16U) != 0U)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8001910:	f003 030f 	and.w	r3, r3, #15
 8001914:	b29b      	uxth	r3, r3
 8001916:	2b00      	cmp	r3, #0
 8001918:	f000 80a1 	beq.w	8001a5e <CRYP_AESGCM_Process+0x320>
  {
    /* Compute the number of padding bytes in last block of payload */
    npblb = ((((uint32_t)hcryp->Size / 16U) + 1U) * 16U) - ((uint32_t)hcryp->Size);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8001922:	091b      	lsrs	r3, r3, #4
 8001924:	b29b      	uxth	r3, r3
 8001926:	3301      	adds	r3, #1
 8001928:	011b      	lsls	r3, r3, #4
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	f8b2 204a 	ldrh.w	r2, [r2, #74]	; 0x4a
 8001930:	1a9b      	subs	r3, r3, r2
 8001932:	61bb      	str	r3, [r7, #24]

    /*  Set Npblb in case of AES GCM payload encryption to get right tag*/
    if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 0318 	and.w	r3, r3, #24
 800193e:	2b00      	cmp	r3, #0
 8001940:	d10a      	bne.n	8001958 <CRYP_AESGCM_Process+0x21a>
    {
      /* Set to 0 the number of non-valid bytes using NPBLB register*/
      MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800194c:	69bb      	ldr	r3, [r7, #24]
 800194e:	051a      	lsls	r2, r3, #20
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	430a      	orrs	r2, r1
 8001956:	601a      	str	r2, [r3, #0]
    }
    /* Number of valid words (lastwordsize) in last block */
    if ((npblb % 4U) == 0U)
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	f003 0303 	and.w	r3, r3, #3
 800195e:	2b00      	cmp	r3, #0
 8001960:	d105      	bne.n	800196e <CRYP_AESGCM_Process+0x230>
    {
      lastwordsize = (16U - npblb) / 4U;
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	f1c3 0310 	rsb	r3, r3, #16
 8001968:	089b      	lsrs	r3, r3, #2
 800196a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800196c:	e005      	b.n	800197a <CRYP_AESGCM_Process+0x23c>
    }
    else
    {
      lastwordsize = ((16U - npblb) / 4U) + 1U;
 800196e:	69bb      	ldr	r3, [r7, #24]
 8001970:	f1c3 0310 	rsb	r3, r3, #16
 8001974:	089b      	lsrs	r3, r3, #2
 8001976:	3301      	adds	r3, #1
 8001978:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /*  last block optionally pad the data with zeros*/
    for (index = 0U; index < lastwordsize; index ++)
 800197a:	2300      	movs	r3, #0
 800197c:	633b      	str	r3, [r7, #48]	; 0x30
 800197e:	e017      	b.n	80019b0 <CRYP_AESGCM_Process+0x272>
    {
      /* Write the last Input block in the IN FIFO */
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800198a:	b29b      	uxth	r3, r3
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	441a      	add	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	6812      	ldr	r2, [r2, #0]
 8001996:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800199e:	b29b      	uxth	r3, r3
 80019a0:	3301      	adds	r3, #1
 80019a2:	b29a      	uxth	r2, r3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    for (index = 0U; index < lastwordsize; index ++)
 80019aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019ac:	3301      	adds	r3, #1
 80019ae:	633b      	str	r3, [r7, #48]	; 0x30
 80019b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80019b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d3e3      	bcc.n	8001980 <CRYP_AESGCM_Process+0x242>
    }
    while (index < 4U)
 80019b8:	e006      	b.n	80019c8 <CRYP_AESGCM_Process+0x28a>
    {
      /* pad the data with zeros to have a complete block */
      hcryp->Instance->DINR  = 0U;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	2200      	movs	r2, #0
 80019c0:	609a      	str	r2, [r3, #8]
      index++;
 80019c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019c4:	3301      	adds	r3, #1
 80019c6:	633b      	str	r3, [r7, #48]	; 0x30
    while (index < 4U)
 80019c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019ca:	2b03      	cmp	r3, #3
 80019cc:	d9f5      	bls.n	80019ba <CRYP_AESGCM_Process+0x27c>
    }
    /* Wait for CCF flag to be raised */
    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 80019ce:	6839      	ldr	r1, [r7, #0]
 80019d0:	6878      	ldr	r0, [r7, #4]
 80019d2:	f000 fba9 	bl	8002128 <CRYP_WaitOnCCFlag>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d002      	beq.n	80019e2 <CRYP_AESGCM_Process+0x2a4>
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
      /*Call registered error callback*/
      hcryp->ErrorCallback(hcryp);
#else
      /*Call legacy weak error callback*/
      HAL_CRYP_ErrorCallback(hcryp);
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f7ff fafd 	bl	8000fdc <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
    }

    /* Clear CCF Flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CLEAR_CCF);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f8d3 2308 	ldr.w	r2, [r3, #776]	; 0x308
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f042 0201 	orr.w	r2, r2, #1
 80019f2:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308

    /*Read the output block from the output FIFO */
    for (index = 0U; index < 4U; index++)
 80019f6:	2300      	movs	r3, #0
 80019f8:	633b      	str	r3, [r7, #48]	; 0x30
 80019fa:	e00b      	b.n	8001a14 <CRYP_AESGCM_Process+0x2d6>
    {
      /* Read the output block from the output FIFO and put them in temporary buffer then
         get CrypOutBuff from temporary buffer */
      temp[index] = hcryp->Instance->DOUTR;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	68da      	ldr	r2, [r3, #12]
 8001a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	3338      	adds	r3, #56	; 0x38
 8001a08:	443b      	add	r3, r7
 8001a0a:	f843 2c30 	str.w	r2, [r3, #-48]
    for (index = 0U; index < 4U; index++)
 8001a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a10:	3301      	adds	r3, #1
 8001a12:	633b      	str	r3, [r7, #48]	; 0x30
 8001a14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a16:	2b03      	cmp	r3, #3
 8001a18:	d9f0      	bls.n	80019fc <CRYP_AESGCM_Process+0x2be>
    }
    for (index = 0U; index < lastwordsize; index++)
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	633b      	str	r3, [r7, #48]	; 0x30
 8001a1e:	e01a      	b.n	8001a56 <CRYP_AESGCM_Process+0x318>
    {
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount)) = temp[index];
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001a2a:	b29b      	uxth	r3, r3
 8001a2c:	009b      	lsls	r3, r3, #2
 8001a2e:	441a      	add	r2, r3
 8001a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	3338      	adds	r3, #56	; 0x38
 8001a36:	443b      	add	r3, r7
 8001a38:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8001a3c:	6013      	str	r3, [r2, #0]
      hcryp->CrypOutCount++;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	3301      	adds	r3, #1
 8001a48:	b29a      	uxth	r2, r3
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    for (index = 0U; index < lastwordsize; index++)
 8001a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a52:	3301      	adds	r3, #1
 8001a54:	633b      	str	r3, [r7, #48]	; 0x30
 8001a56:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	d3e0      	bcc.n	8001a20 <CRYP_AESGCM_Process+0x2e2>
    }
  }

  return HAL_OK;
 8001a5e:	2300      	movs	r3, #0
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3738      	adds	r7, #56	; 0x38
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <CRYP_AESCCM_Process>:
  *         the configuration information for CRYP module
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AESCCM_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08e      	sub	sp, #56	; 0x38
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t wordsize = ((uint32_t)hcryp->Size / 4U);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8001a78:	089b      	lsrs	r3, r3, #2
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t npblb;
  uint32_t lastwordsize;
  uint32_t temp[4];  /* Temporary CrypOutBuff */
  uint32_t incount;  /* Temporary CrypInCount Value */
  uint32_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t dokeyivconfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8001a7e:	2301      	movs	r3, #1
 8001a80:	623b      	str	r3, [r7, #32]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d118      	bne.n	8001abc <CRYP_AESCCM_Process+0x54>
  {
    if (hcryp->KeyIVConfig == 1U)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	d10a      	bne.n	8001aa8 <CRYP_AESCCM_Process+0x40>
    {
      /* If the Key and IV configuration has to be done only once
         and if it has already been done, skip it */
      dokeyivconfig = 0U;
 8001a92:	2300      	movs	r3, #0
 8001a94:	623b      	str	r3, [r7, #32]
      hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	f8b2 204a 	ldrh.w	r2, [r2, #74]	; 0x4a
 8001aa0:	441a      	add	r2, r3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	665a      	str	r2, [r3, #100]	; 0x64
 8001aa6:	e00f      	b.n	8001ac8 <CRYP_AESCCM_Process+0x60>
    else
    {
      /* If the Key and IV configuration has to be done only once
         and if it has not been done already, do it and set KeyIVConfig
         to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2201      	movs	r2, #1
 8001aac:	661a      	str	r2, [r3, #96]	; 0x60
      hcryp->SizesSum = hcryp->Size; /* Merely store payload length */
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	665a      	str	r2, [r3, #100]	; 0x64
 8001aba:	e005      	b.n	8001ac8 <CRYP_AESCCM_Process+0x60>
    }
  }
  else
  {
    hcryp->SizesSum = hcryp->Size;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	665a      	str	r2, [r3, #100]	; 0x64
  }

  if (dokeyivconfig == 1U)
 8001ac8:	6a3b      	ldr	r3, [r7, #32]
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d170      	bne.n	8001bb0 <CRYP_AESCCM_Process+0x148>
  {
    /*  Reset CrypHeaderCount */
    hcryp->CrypHeaderCount = 0U;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /********************** Init phase ******************************************/

    CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 8001ae4:	601a      	str	r2, [r3, #0]
    /* Set the Key */
    if (hcryp->Init.KeyMode != CRYP_KEYMODE_SHARED)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001aee:	d006      	beq.n	8001afe <CRYP_AESCCM_Process+0x96>
    {
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	4619      	mov	r1, r3
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f7ff fd9a 	bl	8001630 <CRYP_SetKey>
 8001afc:	e007      	b.n	8001b0e <CRYP_AESCCM_Process+0xa6>
    }
    else /*after sharing the key, AES should set KMOD[1:0] to 00.*/
    {
      hcryp->Instance->CR &=  ~CRYP_KEYMODE_SHARED;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8001b0c:	601a      	str	r2, [r3, #0]
    }
    /* Set the initialization vector (IV) with B0 */
    hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.B0);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6a1a      	ldr	r2, [r3, #32]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	6812      	ldr	r2, [r2, #0]
 8001b18:	62da      	str	r2, [r3, #44]	; 0x2c
    hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.B0 + 1U);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6a1a      	ldr	r2, [r3, #32]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	6852      	ldr	r2, [r2, #4]
 8001b24:	629a      	str	r2, [r3, #40]	; 0x28
    hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.B0 + 2U);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6a1a      	ldr	r2, [r3, #32]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	6892      	ldr	r2, [r2, #8]
 8001b30:	625a      	str	r2, [r3, #36]	; 0x24
    hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.B0 + 3U);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6a1a      	ldr	r2, [r3, #32]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	68d2      	ldr	r2, [r2, #12]
 8001b3c:	621a      	str	r2, [r3, #32]

    /* Enable the CRYP peripheral */
    __HAL_CRYP_ENABLE(hcryp);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f042 0201 	orr.w	r2, r2, #1
 8001b4c:	601a      	str	r2, [r3, #0]

    /* just wait for hash computation */
    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 8001b4e:	6839      	ldr	r1, [r7, #0]
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f000 fae9 	bl	8002128 <CRYP_WaitOnCCFlag>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <CRYP_AESCCM_Process+0xf8>
    {
      return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e128      	b.n	8001db2 <CRYP_AESCCM_Process+0x34a>
    }
    /* Clear CCF flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CLEAR_CCF);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f8d3 2308 	ldr.w	r2, [r3, #776]	; 0x308
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f042 0201 	orr.w	r2, r2, #1
 8001b70:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308

    /************************ Header phase *************************************/
    /* Header block(B1) : associated data length expressed in bytes concatenated
    with Associated Data (A)*/
    if (CRYP_GCMCCM_SetHeaderPhase(hcryp,  Timeout) != HAL_OK)
 8001b74:	6839      	ldr	r1, [r7, #0]
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f000 f920 	bl	8001dbc <CRYP_GCMCCM_SetHeaderPhase>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <CRYP_AESCCM_Process+0x11e>
    {
      return HAL_ERROR;
 8001b82:	2301      	movs	r3, #1
 8001b84:	e115      	b.n	8001db2 <CRYP_AESCCM_Process+0x34a>
    }

    /*************************Payload phase ************************************/

    /* Set the phase */
    hcryp->Phase = CRYP_PHASE_PROCESS;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2202      	movs	r2, #2
 8001b8a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Select payload phase once the header phase is performed */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_PAYLOAD);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001b9e:	601a      	str	r2, [r3, #0]

    /* Set to 0 the number of non-valid bytes using NPBLB register*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001bae:	601a      	str	r2, [r3, #0]

  } /* if (dokeyivconfig == 1U) */

  if ((hcryp->Size % 16U) != 0U)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8001bb6:	f003 030f 	and.w	r3, r3, #15
 8001bba:	b29b      	uxth	r3, r3
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d003      	beq.n	8001bc8 <CRYP_AESCCM_Process+0x160>
  {
    /* recalculate  wordsize */
    wordsize = ((wordsize / 4U) * 4U);
 8001bc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bc2:	f023 0303 	bic.w	r3, r3, #3
 8001bc6:	637b      	str	r3, [r7, #52]	; 0x34
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8001bc8:	f7fe feec 	bl	80009a4 <HAL_GetTick>
 8001bcc:	61f8      	str	r0, [r7, #28]

  /* Write input data and get output data */
  incount = hcryp->CrypInCount;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001bd4:	b29b      	uxth	r3, r3
 8001bd6:	62bb      	str	r3, [r7, #40]	; 0x28
  outcount = hcryp->CrypOutCount;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	627b      	str	r3, [r7, #36]	; 0x24
  while ((incount < wordsize) && (outcount < wordsize))
 8001be2:	e034      	b.n	8001c4e <CRYP_AESCCM_Process+0x1e6>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 8001be4:	6839      	ldr	r1, [r7, #0]
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f7ff fc72 	bl	80014d0 <CRYP_AES_ProcessData>

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001bf2:	d022      	beq.n	8001c3a <CRYP_AESCCM_Process+0x1d2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001bf4:	f7fe fed6 	bl	80009a4 <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	683a      	ldr	r2, [r7, #0]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d302      	bcc.n	8001c0a <CRYP_AESCCM_Process+0x1a2>
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d117      	bne.n	8001c3a <CRYP_AESCCM_Process+0x1d2>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f022 0201 	bic.w	r2, r2, #1
 8001c18:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c1e:	f043 0210 	orr.w	r2, r3, #16
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	65da      	str	r2, [r3, #92]	; 0x5c
        hcryp->State = HAL_CRYP_STATE_READY;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2201      	movs	r2, #1
 8001c2a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
        __HAL_UNLOCK(hcryp);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2200      	movs	r2, #0
 8001c32:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
        return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e0bb      	b.n	8001db2 <CRYP_AESCCM_Process+0x34a>
      }
    }
    incount = hcryp->CrypInCount;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001c40:	b29b      	uxth	r3, r3
 8001c42:	62bb      	str	r3, [r7, #40]	; 0x28
    outcount = hcryp->CrypOutCount;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001c4a:	b29b      	uxth	r3, r3
 8001c4c:	627b      	str	r3, [r7, #36]	; 0x24
  while ((incount < wordsize) && (outcount < wordsize))
 8001c4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d203      	bcs.n	8001c5e <CRYP_AESCCM_Process+0x1f6>
 8001c56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d3c2      	bcc.n	8001be4 <CRYP_AESCCM_Process+0x17c>
  }

  if ((hcryp->Size % 16U) != 0U)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8001c64:	f003 030f 	and.w	r3, r3, #15
 8001c68:	b29b      	uxth	r3, r3
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	f000 80a0 	beq.w	8001db0 <CRYP_AESCCM_Process+0x348>
  {
    /* Compute the number of padding bytes in last block of payload */
    npblb = ((((uint32_t)hcryp->Size / 16U) + 1U) * 16U) - ((uint32_t)hcryp->Size);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8001c76:	091b      	lsrs	r3, r3, #4
 8001c78:	b29b      	uxth	r3, r3
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	011b      	lsls	r3, r3, #4
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	f8b2 204a 	ldrh.w	r2, [r2, #74]	; 0x4a
 8001c84:	1a9b      	subs	r3, r3, r2
 8001c86:	61bb      	str	r3, [r7, #24]

    if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_DECRYPT)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0318 	and.w	r3, r3, #24
 8001c92:	2b10      	cmp	r3, #16
 8001c94:	d10a      	bne.n	8001cac <CRYP_AESCCM_Process+0x244>
    {
      /* Set Npblb in case of AES CCM payload decryption to get right tag  */
      MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001ca0:	69bb      	ldr	r3, [r7, #24]
 8001ca2:	051a      	lsls	r2, r3, #20
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	430a      	orrs	r2, r1
 8001caa:	601a      	str	r2, [r3, #0]

    }
    /* Number of valid words (lastwordsize) in last block */
    if ((npblb % 4U) == 0U)
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	f003 0303 	and.w	r3, r3, #3
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d105      	bne.n	8001cc2 <CRYP_AESCCM_Process+0x25a>
    {
      lastwordsize = (16U - npblb) / 4U;
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	f1c3 0310 	rsb	r3, r3, #16
 8001cbc:	089b      	lsrs	r3, r3, #2
 8001cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001cc0:	e005      	b.n	8001cce <CRYP_AESCCM_Process+0x266>
    }
    else
    {
      lastwordsize = ((16U - npblb) / 4U) + 1U;
 8001cc2:	69bb      	ldr	r3, [r7, #24]
 8001cc4:	f1c3 0310 	rsb	r3, r3, #16
 8001cc8:	089b      	lsrs	r3, r3, #2
 8001cca:	3301      	adds	r3, #1
 8001ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
    }

    /* Write the last input block in the IN FIFO */
    for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter ++)
 8001cce:	2300      	movs	r3, #0
 8001cd0:	633b      	str	r3, [r7, #48]	; 0x30
 8001cd2:	e017      	b.n	8001d04 <CRYP_AESCCM_Process+0x29c>
    {
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	441a      	add	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	6812      	ldr	r2, [r2, #0]
 8001cea:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter ++)
 8001cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d00:	3301      	adds	r3, #1
 8001d02:	633b      	str	r3, [r7, #48]	; 0x30
 8001d04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d3e3      	bcc.n	8001cd4 <CRYP_AESCCM_Process+0x26c>
    }

    /* Pad the data with zeros to have a complete block */
    while (loopcounter < 4U)
 8001d0c:	e006      	b.n	8001d1c <CRYP_AESCCM_Process+0x2b4>
    {
      hcryp->Instance->DINR  = 0U;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2200      	movs	r2, #0
 8001d14:	609a      	str	r2, [r3, #8]
      loopcounter++;
 8001d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d18:	3301      	adds	r3, #1
 8001d1a:	633b      	str	r3, [r7, #48]	; 0x30
    while (loopcounter < 4U)
 8001d1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d1e:	2b03      	cmp	r3, #3
 8001d20:	d9f5      	bls.n	8001d0e <CRYP_AESCCM_Process+0x2a6>
    }
    /* just wait for hash computation */
    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 8001d22:	6839      	ldr	r1, [r7, #0]
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	f000 f9ff 	bl	8002128 <CRYP_WaitOnCCFlag>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <CRYP_AESCCM_Process+0x2cc>
    {
      return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e03e      	b.n	8001db2 <CRYP_AESCCM_Process+0x34a>
    }
    /* Clear CCF flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CLEAR_CCF);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f8d3 2308 	ldr.w	r2, [r3, #776]	; 0x308
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f042 0201 	orr.w	r2, r2, #1
 8001d44:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308

    for (loopcounter = 0U; loopcounter < 4U; loopcounter++)
 8001d48:	2300      	movs	r3, #0
 8001d4a:	633b      	str	r3, [r7, #48]	; 0x30
 8001d4c:	e00b      	b.n	8001d66 <CRYP_AESCCM_Process+0x2fe>
    {
      /* Read the output block from the output FIFO and put them in temporary buffer then
         get CrypOutBuff from temporary buffer */
      temp[loopcounter] = hcryp->Instance->DOUTR;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	68da      	ldr	r2, [r3, #12]
 8001d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	3338      	adds	r3, #56	; 0x38
 8001d5a:	443b      	add	r3, r7
 8001d5c:	f843 2c30 	str.w	r2, [r3, #-48]
    for (loopcounter = 0U; loopcounter < 4U; loopcounter++)
 8001d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d62:	3301      	adds	r3, #1
 8001d64:	633b      	str	r3, [r7, #48]	; 0x30
 8001d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d68:	2b03      	cmp	r3, #3
 8001d6a:	d9f0      	bls.n	8001d4e <CRYP_AESCCM_Process+0x2e6>
    }
    for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter++)
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	633b      	str	r3, [r7, #48]	; 0x30
 8001d70:	e01a      	b.n	8001da8 <CRYP_AESCCM_Process+0x340>
    {
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[loopcounter];
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001d7c:	b29b      	uxth	r3, r3
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	441a      	add	r2, r3
 8001d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	3338      	adds	r3, #56	; 0x38
 8001d88:	443b      	add	r3, r7
 8001d8a:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8001d8e:	6013      	str	r3, [r2, #0]
      hcryp->CrypOutCount++;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001d96:	b29b      	uxth	r3, r3
 8001d98:	3301      	adds	r3, #1
 8001d9a:	b29a      	uxth	r2, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter++)
 8001da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001da4:	3301      	adds	r3, #1
 8001da6:	633b      	str	r3, [r7, #48]	; 0x30
 8001da8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001daa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d3e0      	bcc.n	8001d72 <CRYP_AESCCM_Process+0x30a>
    }
  }

  return HAL_OK;
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3738      	adds	r7, #56	; 0x38
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
	...

08001dbc <CRYP_GCMCCM_SetHeaderPhase>:
  *         the configuration information for CRYP module(Header & HeaderSize)
  * @param  Timeout Timeout value
  * @retval state
  */
static HAL_StatusTypeDef CRYP_GCMCCM_SetHeaderPhase(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8001dbc:	b5b0      	push	{r4, r5, r7, lr}
 8001dbe:	b092      	sub	sp, #72	; 0x48
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
  uint32_t loopcounter;
  uint32_t size_in_bytes;
  uint32_t tmp;
  const uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U,  /* 32-bit data type */
 8001dc6:	4b8e      	ldr	r3, [pc, #568]	; (8002000 <CRYP_GCMCCM_SetHeaderPhase+0x244>)
 8001dc8:	f107 040c 	add.w	r4, r7, #12
 8001dcc:	461d      	mov	r5, r3
 8001dce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dd0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dd2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dd4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dd6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001dda:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                             0x0U, 0x0000FF00U, 0x0000FFFFU, 0xFF00FFFFU,  /* 16-bit data type */
                             0x0U, 0x000000FFU, 0x0000FFFFU, 0x00FFFFFFU
                            }; /*  8-bit data type */

  /***************************** Header phase for GCM/GMAC or CCM *********************************/
  if (hcryp->Init.HeaderWidthUnit == CRYP_HEADERWIDTHUNIT_WORD)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d104      	bne.n	8001df0 <CRYP_GCMCCM_SetHeaderPhase+0x34>
  {
    size_in_bytes = hcryp->Init.HeaderSize * 4U;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	69db      	ldr	r3, [r3, #28]
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	643b      	str	r3, [r7, #64]	; 0x40
 8001dee:	e002      	b.n	8001df6 <CRYP_GCMCCM_SetHeaderPhase+0x3a>
  }
  else
  {
    size_in_bytes = hcryp->Init.HeaderSize;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	69db      	ldr	r3, [r3, #28]
 8001df4:	643b      	str	r3, [r7, #64]	; 0x40
  }

  if ((size_in_bytes != 0U))
 8001df6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	f000 8172 	beq.w	80020e2 <CRYP_GCMCCM_SetHeaderPhase+0x326>
  {
    /* Select header phase */
    CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e10:	601a      	str	r2, [r3, #0]

    /* Enable the CRYP peripheral */
    __HAL_CRYP_ENABLE(hcryp);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f042 0201 	orr.w	r2, r2, #1
 8001e20:	601a      	str	r2, [r3, #0]

    /* If size_in_bytes is a multiple of blocks (a multiple of four 32-bits words ) */
    if ((size_in_bytes % 16U) == 0U)
 8001e22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e24:	f003 030f 	and.w	r3, r3, #15
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d172      	bne.n	8001f12 <CRYP_GCMCCM_SetHeaderPhase+0x156>
    {
      /*  No padding */
      for (loopcounter = 0U; (loopcounter < (size_in_bytes / 4U)); loopcounter += 4U)
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	647b      	str	r3, [r7, #68]	; 0x44
 8001e30:	e069      	b.n	8001f06 <CRYP_GCMCCM_SetHeaderPhase+0x14a>
      {
        /* Write the input block in the data input register */
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	699a      	ldr	r2, [r3, #24]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e3c:	b29b      	uxth	r3, r3
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	441a      	add	r2, r3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	6812      	ldr	r2, [r2, #0]
 8001e48:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e50:	b29b      	uxth	r3, r3
 8001e52:	3301      	adds	r3, #1
 8001e54:	b29a      	uxth	r2, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	699a      	ldr	r2, [r3, #24]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	441a      	add	r2, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	6812      	ldr	r2, [r2, #0]
 8001e72:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	b29a      	uxth	r2, r3
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	699a      	ldr	r2, [r3, #24]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e90:	b29b      	uxth	r3, r3
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	441a      	add	r2, r3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	6812      	ldr	r2, [r2, #0]
 8001e9c:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001ea4:	b29b      	uxth	r3, r3
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	b29a      	uxth	r2, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	699a      	ldr	r2, [r3, #24]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001eba:	b29b      	uxth	r3, r3
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	441a      	add	r2, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	6812      	ldr	r2, [r2, #0]
 8001ec6:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	b29a      	uxth	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 8001eda:	6839      	ldr	r1, [r7, #0]
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f000 f923 	bl	8002128 <CRYP_WaitOnCCFlag>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <CRYP_GCMCCM_SetHeaderPhase+0x130>
        {
          return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e118      	b.n	800211e <CRYP_GCMCCM_SetHeaderPhase+0x362>
        }
        /* Clear CCF flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CLEAR_CCF);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f8d3 2308 	ldr.w	r2, [r3, #776]	; 0x308
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f042 0201 	orr.w	r2, r2, #1
 8001efc:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
      for (loopcounter = 0U; (loopcounter < (size_in_bytes / 4U)); loopcounter += 4U)
 8001f00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f02:	3304      	adds	r3, #4
 8001f04:	647b      	str	r3, [r7, #68]	; 0x44
 8001f06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f08:	089b      	lsrs	r3, r3, #2
 8001f0a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d390      	bcc.n	8001e32 <CRYP_GCMCCM_SetHeaderPhase+0x76>
 8001f10:	e104      	b.n	800211c <CRYP_GCMCCM_SetHeaderPhase+0x360>
      }
    }
    else
    {
      /* Write header block in the IN FIFO without last block */
      for (loopcounter = 0U; (loopcounter < ((size_in_bytes / 16U) * 4U)); loopcounter += 4U)
 8001f12:	2300      	movs	r3, #0
 8001f14:	647b      	str	r3, [r7, #68]	; 0x44
 8001f16:	e069      	b.n	8001fec <CRYP_GCMCCM_SetHeaderPhase+0x230>
      {
        /* Write the input block in the data input register */
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	699a      	ldr	r2, [r3, #24]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	441a      	add	r2, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	6812      	ldr	r2, [r2, #0]
 8001f2e:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001f36:	b29b      	uxth	r3, r3
 8001f38:	3301      	adds	r3, #1
 8001f3a:	b29a      	uxth	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	699a      	ldr	r2, [r3, #24]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001f4c:	b29b      	uxth	r3, r3
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	441a      	add	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	6812      	ldr	r2, [r2, #0]
 8001f58:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001f60:	b29b      	uxth	r3, r3
 8001f62:	3301      	adds	r3, #1
 8001f64:	b29a      	uxth	r2, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	699a      	ldr	r2, [r3, #24]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001f76:	b29b      	uxth	r3, r3
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	441a      	add	r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	6812      	ldr	r2, [r2, #0]
 8001f82:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	699a      	ldr	r2, [r3, #24]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	441a      	add	r2, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	6812      	ldr	r2, [r2, #0]
 8001fac:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	b29a      	uxth	r2, r3
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 8001fc0:	6839      	ldr	r1, [r7, #0]
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f000 f8b0 	bl	8002128 <CRYP_WaitOnCCFlag>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <CRYP_GCMCCM_SetHeaderPhase+0x216>
        {
          return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e0a5      	b.n	800211e <CRYP_GCMCCM_SetHeaderPhase+0x362>
        }
        /* Clear CCF flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CLEAR_CCF);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f8d3 2308 	ldr.w	r2, [r3, #776]	; 0x308
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f042 0201 	orr.w	r2, r2, #1
 8001fe2:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
      for (loopcounter = 0U; (loopcounter < ((size_in_bytes / 16U) * 4U)); loopcounter += 4U)
 8001fe6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fe8:	3304      	adds	r3, #4
 8001fea:	647b      	str	r3, [r7, #68]	; 0x44
 8001fec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001fee:	091b      	lsrs	r3, r3, #4
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d38f      	bcc.n	8001f18 <CRYP_GCMCCM_SetHeaderPhase+0x15c>
      }
      /* Write last complete words */
      for (loopcounter = 0U; (loopcounter < ((size_in_bytes / 4U) % 4U)); loopcounter++)
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	647b      	str	r3, [r7, #68]	; 0x44
 8001ffc:	e01a      	b.n	8002034 <CRYP_GCMCCM_SetHeaderPhase+0x278>
 8001ffe:	bf00      	nop
 8002000:	0800513c 	.word	0x0800513c
      {
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	699a      	ldr	r2, [r3, #24]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800200e:	b29b      	uxth	r3, r3
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	441a      	add	r2, r3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	6812      	ldr	r2, [r2, #0]
 800201a:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002022:	b29b      	uxth	r3, r3
 8002024:	3301      	adds	r3, #1
 8002026:	b29a      	uxth	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
      for (loopcounter = 0U; (loopcounter < ((size_in_bytes / 4U) % 4U)); loopcounter++)
 800202e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002030:	3301      	adds	r3, #1
 8002032:	647b      	str	r3, [r7, #68]	; 0x44
 8002034:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002036:	089b      	lsrs	r3, r3, #2
 8002038:	f003 0303 	and.w	r3, r3, #3
 800203c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800203e:	429a      	cmp	r2, r3
 8002040:	d3e0      	bcc.n	8002004 <CRYP_GCMCCM_SetHeaderPhase+0x248>
      }
      /* If the header size is a multiple of words */
      if ((size_in_bytes % 4U) == 0U)
 8002042:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002044:	f003 0303 	and.w	r3, r3, #3
 8002048:	2b00      	cmp	r3, #0
 800204a:	d10b      	bne.n	8002064 <CRYP_GCMCCM_SetHeaderPhase+0x2a8>
      {
        /* Pad the data with zeros to have a complete block */
        while (loopcounter < 4U)
 800204c:	e006      	b.n	800205c <CRYP_GCMCCM_SetHeaderPhase+0x2a0>
        {
          hcryp->Instance->DINR = 0x0U;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	2200      	movs	r2, #0
 8002054:	609a      	str	r2, [r3, #8]
          loopcounter++;
 8002056:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002058:	3301      	adds	r3, #1
 800205a:	647b      	str	r3, [r7, #68]	; 0x44
        while (loopcounter < 4U)
 800205c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800205e:	2b03      	cmp	r3, #3
 8002060:	d9f5      	bls.n	800204e <CRYP_GCMCCM_SetHeaderPhase+0x292>
 8002062:	e02a      	b.n	80020ba <CRYP_GCMCCM_SetHeaderPhase+0x2fe>
        }
      }
      else
      {
        /* Enter last bytes, padded with zeros */
        tmp =  *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	699a      	ldr	r2, [r3, #24]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800206e:	b29b      	uxth	r3, r3
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	4413      	add	r3, r2
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	63fb      	str	r3, [r7, #60]	; 0x3c
        tmp &= mask[(hcryp->Init.DataType * 2U) + (size_in_bytes % 4U)];
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	005a      	lsls	r2, r3, #1
 800207e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002080:	f003 0303 	and.w	r3, r3, #3
 8002084:	4413      	add	r3, r2
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	3348      	adds	r3, #72	; 0x48
 800208a:	443b      	add	r3, r7
 800208c:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002090:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002092:	4013      	ands	r3, r2
 8002094:	63fb      	str	r3, [r7, #60]	; 0x3c
        hcryp->Instance->DINR = tmp;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800209c:	609a      	str	r2, [r3, #8]
        loopcounter++;
 800209e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020a0:	3301      	adds	r3, #1
 80020a2:	647b      	str	r3, [r7, #68]	; 0x44
        /* Pad the data with zeros to have a complete block */
        while (loopcounter < 4U)
 80020a4:	e006      	b.n	80020b4 <CRYP_GCMCCM_SetHeaderPhase+0x2f8>
        {
          hcryp->Instance->DINR = 0x0U;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2200      	movs	r2, #0
 80020ac:	609a      	str	r2, [r3, #8]
          loopcounter++;
 80020ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020b0:	3301      	adds	r3, #1
 80020b2:	647b      	str	r3, [r7, #68]	; 0x44
        while (loopcounter < 4U)
 80020b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020b6:	2b03      	cmp	r3, #3
 80020b8:	d9f5      	bls.n	80020a6 <CRYP_GCMCCM_SetHeaderPhase+0x2ea>
        }
      }

      if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 80020ba:	6839      	ldr	r1, [r7, #0]
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f000 f833 	bl	8002128 <CRYP_WaitOnCCFlag>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d001      	beq.n	80020cc <CRYP_GCMCCM_SetHeaderPhase+0x310>
      {
        return HAL_ERROR;
 80020c8:	2301      	movs	r3, #1
 80020ca:	e028      	b.n	800211e <CRYP_GCMCCM_SetHeaderPhase+0x362>
      }
      /* Clear CCF flag */
      __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CLEAR_CCF);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f8d3 2308 	ldr.w	r2, [r3, #776]	; 0x308
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f042 0201 	orr.w	r2, r2, #1
 80020dc:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
 80020e0:	e01c      	b.n	800211c <CRYP_GCMCCM_SetHeaderPhase+0x360>
    }
  }
  else
  {
    /*Workaround 1: only AES, before re-enabling the peripheral, datatype can be configured.*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE, hcryp->Init.DataType);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f023 0106 	bic.w	r1, r3, #6
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	685a      	ldr	r2, [r3, #4]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	430a      	orrs	r2, r1
 80020f6:	601a      	str	r2, [r3, #0]

    /* Select header phase */
    CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800210a:	601a      	str	r2, [r3, #0]

    /* Enable the CRYP peripheral */
    __HAL_CRYP_ENABLE(hcryp);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f042 0201 	orr.w	r2, r2, #1
 800211a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800211c:	2300      	movs	r3, #0
}
 800211e:	4618      	mov	r0, r3
 8002120:	3748      	adds	r7, #72	; 0x48
 8002122:	46bd      	mov	sp, r7
 8002124:	bdb0      	pop	{r4, r5, r7, pc}
 8002126:	bf00      	nop

08002128 <CRYP_WaitOnCCFlag>:
  * @param  Timeout Timeout duration.
  * @note   This function can only be used in thread mode.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnCCFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8002132:	f7fe fc37 	bl	80009a4 <HAL_GetTick>
 8002136:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_CLR(hcryp->Instance->ISR, AES_ISR_CCF))
 8002138:	e026      	b.n	8002188 <CRYP_WaitOnCCFlag+0x60>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002140:	d022      	beq.n	8002188 <CRYP_WaitOnCCFlag+0x60>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002142:	f7fe fc2f 	bl	80009a4 <HAL_GetTick>
 8002146:	4602      	mov	r2, r0
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	683a      	ldr	r2, [r7, #0]
 800214e:	429a      	cmp	r2, r3
 8002150:	d302      	bcc.n	8002158 <CRYP_WaitOnCCFlag+0x30>
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d117      	bne.n	8002188 <CRYP_WaitOnCCFlag+0x60>
      {
        __HAL_CRYP_DISABLE(hcryp);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f022 0201 	bic.w	r2, r2, #1
 8002166:	601a      	str	r2, [r3, #0]
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800216c:	f043 0210 	orr.w	r2, r3, #16
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	65da      	str	r2, [r3, #92]	; 0x5c
        hcryp->State = HAL_CRYP_STATE_READY;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2201      	movs	r2, #1
 8002178:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
        __HAL_UNLOCK(hcryp);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2200      	movs	r2, #0
 8002180:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
        return HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	e008      	b.n	800219a <CRYP_WaitOnCCFlag+0x72>
  while (HAL_IS_BIT_CLR(hcryp->Instance->ISR, AES_ISR_CCF))
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
 8002190:	f003 0301 	and.w	r3, r3, #1
 8002194:	2b00      	cmp	r3, #0
 8002196:	d0d0      	beq.n	800213a <CRYP_WaitOnCCFlag+0x12>
      }
    }
  }
  return HAL_OK;
 8002198:	2300      	movs	r3, #0
}
 800219a:	4618      	mov	r0, r3
 800219c:	3710      	adds	r7, #16
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}

080021a2 <HAL_CRYPEx_EncryptSharedKey>:
  * @param  Timeout Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYPEx_EncryptSharedKey(CRYP_HandleTypeDef *hcryp, uint32_t *pKey, uint32_t *pOutput, uint32_t ID,
                                              uint32_t Timeout)
{
 80021a2:	b580      	push	{r7, lr}
 80021a4:	b086      	sub	sp, #24
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	60f8      	str	r0, [r7, #12]
 80021aa:	60b9      	str	r1, [r7, #8]
 80021ac:	607a      	str	r2, [r7, #4]
 80021ae:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d13f      	bne.n	800223c <HAL_CRYPEx_EncryptSharedKey+0x9a>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2202      	movs	r2, #2
 80021c0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
    __HAL_LOCK(hcryp);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d101      	bne.n	80021d2 <HAL_CRYPEx_EncryptSharedKey+0x30>
 80021ce:	2302      	movs	r3, #2
 80021d0:	e03d      	b.n	800224e <HAL_CRYPEx_EncryptSharedKey+0xac>
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2201      	movs	r2, #1
 80021d6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters */
    hcryp->CrypInCount = 0U;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2200      	movs	r2, #0
 80021de:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hcryp->CrypOutCount = 0U;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	2200      	movs	r2, #0
 80021e6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    hcryp->pCrypInBuffPtr = pKey;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	68ba      	ldr	r2, [r7, #8]
 80021ee:	63da      	str	r2, [r3, #60]	; 0x3c
    hcryp->pCrypOutBuffPtr = pOutput;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Disable the CRYP peripheral clock */
    __HAL_CRYP_DISABLE(hcryp);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f022 0201 	bic.w	r2, r2, #1
 8002204:	601a      	str	r2, [r3, #0]

    /* Set the operating mode */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_KMOD | AES_CR_KSHAREID, CRYP_KEYMODE_SHARED | ID);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	431a      	orrs	r2, r3
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800221c:	601a      	str	r2, [r3, #0]

    /* Encryption operating mode(Mode 0)*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f022 0218 	bic.w	r2, r2, #24
 800222c:	601a      	str	r2, [r3, #0]

    status = CRYPEx_KeyEncrypt(hcryp, Timeout);
 800222e:	6a39      	ldr	r1, [r7, #32]
 8002230:	68f8      	ldr	r0, [r7, #12]
 8002232:	f000 f966 	bl	8002502 <CRYPEx_KeyEncrypt>
 8002236:	4603      	mov	r3, r0
 8002238:	75fb      	strb	r3, [r7, #23]
 800223a:	e007      	b.n	800224c <HAL_CRYPEx_EncryptSharedKey+0xaa>
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002240:	f043 0208 	orr.w	r2, r3, #8
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	65da      	str	r2, [r3, #92]	; 0x5c
    status = HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 800224c:	7dfb      	ldrb	r3, [r7, #23]
}
 800224e:	4618      	mov	r0, r3
 8002250:	3718      	adds	r7, #24
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}

08002256 <HAL_CRYPEx_DecryptSharedKey>:
  * @param  ID Key share identification
  * @param  Timeout Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYPEx_DecryptSharedKey(CRYP_HandleTypeDef *hcryp, uint32_t *pKey, uint32_t ID, uint32_t Timeout)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	b086      	sub	sp, #24
 800225a:	af00      	add	r7, sp, #0
 800225c:	60f8      	str	r0, [r7, #12]
 800225e:	60b9      	str	r1, [r7, #8]
 8002260:	607a      	str	r2, [r7, #4]
 8002262:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800226a:	b2db      	uxtb	r3, r3
 800226c:	2b01      	cmp	r3, #1
 800226e:	d134      	bne.n	80022da <HAL_CRYPEx_DecryptSharedKey+0x84>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	2202      	movs	r2, #2
 8002274:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
    __HAL_LOCK(hcryp);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800227e:	2b01      	cmp	r3, #1
 8002280:	d101      	bne.n	8002286 <HAL_CRYPEx_DecryptSharedKey+0x30>
 8002282:	2302      	movs	r3, #2
 8002284:	e032      	b.n	80022ec <HAL_CRYPEx_DecryptSharedKey+0x96>
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2201      	movs	r2, #1
 800228a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters */
    hcryp->CrypInCount = 0U;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	2200      	movs	r2, #0
 8002292:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hcryp->CrypOutCount = 0U;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2200      	movs	r2, #0
 800229a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    hcryp->pCrypInBuffPtr = pKey;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	68ba      	ldr	r2, [r7, #8]
 80022a2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the CRYP peripheral clock */
    __HAL_CRYP_DISABLE(hcryp);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f022 0201 	bic.w	r2, r2, #1
 80022b2:	601a      	str	r2, [r3, #0]

    /* Set the operating mode */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_KMOD | AES_CR_KSHAREID, CRYP_KEYMODE_SHARED | ID);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	431a      	orrs	r2, r3
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80022ca:	601a      	str	r2, [r3, #0]

    status = CRYPEx_KeyDecrypt(hcryp, Timeout);
 80022cc:	6839      	ldr	r1, [r7, #0]
 80022ce:	68f8      	ldr	r0, [r7, #12]
 80022d0:	f000 f810 	bl	80022f4 <CRYPEx_KeyDecrypt>
 80022d4:	4603      	mov	r3, r0
 80022d6:	75fb      	strb	r3, [r7, #23]
 80022d8:	e007      	b.n	80022ea <HAL_CRYPEx_DecryptSharedKey+0x94>
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022de:	f043 0208 	orr.w	r2, r3, #8
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	65da      	str	r2, [r3, #92]	; 0x5c
    status = HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 80022ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3718      	adds	r7, #24
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <CRYPEx_KeyDecrypt>:
  * @param  Timeout specify Timeout value
  * @note   It is strongly recommended to select hardware secret keys
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYPEx_KeyDecrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b086      	sub	sp, #24
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
  uint32_t incount; /* Temporary CrypInCount Value */
  uint32_t i;
  uint32_t tickstart;

  /* key preparation for decryption, operating mode 2*/
  MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f023 0218 	bic.w	r2, r3, #24
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f042 0208 	orr.w	r2, r2, #8
 8002310:	601a      	str	r2, [r3, #0]

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f042 0201 	orr.w	r2, r2, #1
 8002320:	601a      	str	r2, [r3, #0]

  /* Wait for CCF flag to be raised */
  tickstart = HAL_GetTick();
 8002322:	f7fe fb3f 	bl	80009a4 <HAL_GetTick>
 8002326:	60f8      	str	r0, [r7, #12]
  while (HAL_IS_BIT_CLR(hcryp->Instance->ISR, AES_ISR_CCF))
 8002328:	e026      	b.n	8002378 <CRYPEx_KeyDecrypt+0x84>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002330:	d022      	beq.n	8002378 <CRYPEx_KeyDecrypt+0x84>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002332:	f7fe fb37 	bl	80009a4 <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	683a      	ldr	r2, [r7, #0]
 800233e:	429a      	cmp	r2, r3
 8002340:	d302      	bcc.n	8002348 <CRYPEx_KeyDecrypt+0x54>
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d117      	bne.n	8002378 <CRYPEx_KeyDecrypt+0x84>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f022 0201 	bic.w	r2, r2, #1
 8002356:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800235c:	f043 0210 	orr.w	r2, r3, #16
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	65da      	str	r2, [r3, #92]	; 0x5c
        hcryp->State = HAL_CRYP_STATE_READY;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2201      	movs	r2, #1
 8002368:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
        __HAL_UNLOCK(hcryp);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2200      	movs	r2, #0
 8002370:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
        return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e0c0      	b.n	80024fa <CRYPEx_KeyDecrypt+0x206>
  while (HAL_IS_BIT_CLR(hcryp->Instance->ISR, AES_ISR_CCF))
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
 8002380:	f003 0301 	and.w	r3, r3, #1
 8002384:	2b00      	cmp	r3, #0
 8002386:	d0d0      	beq.n	800232a <CRYPEx_KeyDecrypt+0x36>
      }
    }
  }
  /* Clear CCF Flag */
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CLEAR_CCF);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f8d3 2308 	ldr.w	r2, [r3, #776]	; 0x308
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f042 0201 	orr.w	r2, r2, #1
 8002398:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308

  /*  End of Key preparation for ECB/CBC */
  /* Return to decryption operating mode(Mode 3)*/
  MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f023 0218 	bic.w	r2, r3, #24
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f042 0210 	orr.w	r2, r2, #16
 80023ae:	601a      	str	r2, [r3, #0]

  if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	695b      	ldr	r3, [r3, #20]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d017      	beq.n	80023e8 <CRYPEx_KeyDecrypt+0xf4>
  {
    /* Set the Initialization Vector */
    hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	691a      	ldr	r2, [r3, #16]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	6812      	ldr	r2, [r2, #0]
 80023c2:	62da      	str	r2, [r3, #44]	; 0x2c
    hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	691a      	ldr	r2, [r3, #16]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6852      	ldr	r2, [r2, #4]
 80023ce:	629a      	str	r2, [r3, #40]	; 0x28
    hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	691a      	ldr	r2, [r3, #16]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	6892      	ldr	r2, [r2, #8]
 80023da:	625a      	str	r2, [r3, #36]	; 0x24
    hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	691a      	ldr	r2, [r3, #16]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	68d2      	ldr	r2, [r2, #12]
 80023e6:	621a      	str	r2, [r3, #32]
  }
  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f042 0201 	orr.w	r2, r2, #1
 80023f6:	601a      	str	r2, [r3, #0]

  /* Set the phase */
  hcryp->Phase = CRYPEx_PHASE_PROCESS;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2202      	movs	r2, #2
 80023fc:	64da      	str	r2, [r3, #76]	; 0x4c

  if (hcryp->Init.KeySize == CRYP_KEYSIZE_128B)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d102      	bne.n	800240c <CRYPEx_KeyDecrypt+0x118>
  {
    incount = 4U;
 8002406:	2304      	movs	r3, #4
 8002408:	617b      	str	r3, [r7, #20]
 800240a:	e05d      	b.n	80024c8 <CRYPEx_KeyDecrypt+0x1d4>
  }
  else
  {
    incount = 8U;
 800240c:	2308      	movs	r3, #8
 800240e:	617b      	str	r3, [r7, #20]
  }
  while (hcryp->CrypInCount < incount)
 8002410:	e05a      	b.n	80024c8 <CRYPEx_KeyDecrypt+0x1d4>
  {
    /* Write four times to input the key to encrypt */
    for (i = 0U; i < 4U; i++)
 8002412:	2300      	movs	r3, #0
 8002414:	613b      	str	r3, [r7, #16]
 8002416:	e017      	b.n	8002448 <CRYPEx_KeyDecrypt+0x154>
    {
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002422:	b29b      	uxth	r3, r3
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	441a      	add	r2, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	6812      	ldr	r2, [r2, #0]
 800242e:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002436:	b29b      	uxth	r3, r3
 8002438:	3301      	adds	r3, #1
 800243a:	b29a      	uxth	r2, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    for (i = 0U; i < 4U; i++)
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	3301      	adds	r3, #1
 8002446:	613b      	str	r3, [r7, #16]
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	2b03      	cmp	r3, #3
 800244c:	d9e4      	bls.n	8002418 <CRYPEx_KeyDecrypt+0x124>
    }
    /* Wait for CCF flag to be raised */
    tickstart = HAL_GetTick();
 800244e:	f7fe faa9 	bl	80009a4 <HAL_GetTick>
 8002452:	60f8      	str	r0, [r7, #12]
    while (HAL_IS_BIT_CLR(hcryp->Instance->ISR, AES_ISR_CCF))
 8002454:	e026      	b.n	80024a4 <CRYPEx_KeyDecrypt+0x1b0>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800245c:	d022      	beq.n	80024a4 <CRYPEx_KeyDecrypt+0x1b0>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800245e:	f7fe faa1 	bl	80009a4 <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	683a      	ldr	r2, [r7, #0]
 800246a:	429a      	cmp	r2, r3
 800246c:	d302      	bcc.n	8002474 <CRYPEx_KeyDecrypt+0x180>
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d117      	bne.n	80024a4 <CRYPEx_KeyDecrypt+0x1b0>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f022 0201 	bic.w	r2, r2, #1
 8002482:	601a      	str	r2, [r3, #0]

          /* Change state */
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002488:	f043 0210 	orr.w	r2, r3, #16
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	65da      	str	r2, [r3, #92]	; 0x5c
          hcryp->State = HAL_CRYP_STATE_READY;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2201      	movs	r2, #1
 8002494:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
          __HAL_UNLOCK(hcryp);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2200      	movs	r2, #0
 800249c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
          return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e02a      	b.n	80024fa <CRYPEx_KeyDecrypt+0x206>
    while (HAL_IS_BIT_CLR(hcryp->Instance->ISR, AES_ISR_CCF))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
 80024ac:	f003 0301 	and.w	r3, r3, #1
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d0d0      	beq.n	8002456 <CRYPEx_KeyDecrypt+0x162>
        }
      }
    }

    /* Clear CCF Flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CLEAR_CCF);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f8d3 2308 	ldr.w	r2, [r3, #776]	; 0x308
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f042 0201 	orr.w	r2, r2, #1
 80024c4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
  while (hcryp->CrypInCount < incount)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	461a      	mov	r2, r3
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d89c      	bhi.n	8002412 <CRYPEx_KeyDecrypt+0x11e>
  }

  /* Disable the CRYP peripheral clock */
  __HAL_CRYP_DISABLE(hcryp);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f022 0201 	bic.w	r2, r2, #1
 80024e6:	601a      	str	r2, [r3, #0]

  /* Change the CRYP peripheral state */
  hcryp->State = HAL_CRYP_STATE_READY;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
  __HAL_UNLOCK(hcryp);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  return HAL_OK;
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3718      	adds	r7, #24
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}

08002502 <CRYPEx_KeyEncrypt>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYPEx_KeyEncrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8002502:	b580      	push	{r7, lr}
 8002504:	b086      	sub	sp, #24
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
 800250a:	6039      	str	r1, [r7, #0]
  uint32_t incount; /* Temporary CrypInCount Value */
  uint32_t i;
  uint32_t tickstart;
  uint32_t temp; /* Temporary CrypOutBuff */

  if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	695b      	ldr	r3, [r3, #20]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d017      	beq.n	8002544 <CRYPEx_KeyEncrypt+0x42>
  {
    /* Set the Initialization Vector */
    hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	691a      	ldr	r2, [r3, #16]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	6812      	ldr	r2, [r2, #0]
 800251e:	62da      	str	r2, [r3, #44]	; 0x2c
    hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	691a      	ldr	r2, [r3, #16]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6852      	ldr	r2, [r2, #4]
 800252a:	629a      	str	r2, [r3, #40]	; 0x28
    hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	691a      	ldr	r2, [r3, #16]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	6892      	ldr	r2, [r2, #8]
 8002536:	625a      	str	r2, [r3, #36]	; 0x24
    hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	691a      	ldr	r2, [r3, #16]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	68d2      	ldr	r2, [r2, #12]
 8002542:	621a      	str	r2, [r3, #32]
  }

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f042 0201 	orr.w	r2, r2, #1
 8002552:	601a      	str	r2, [r3, #0]

  /* Set the phase */
  hcryp->Phase = CRYPEx_PHASE_PROCESS;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2202      	movs	r2, #2
 8002558:	64da      	str	r2, [r3, #76]	; 0x4c

  if (hcryp->Init.KeySize == CRYP_KEYSIZE_128B)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d102      	bne.n	8002568 <CRYPEx_KeyEncrypt+0x66>
  {
    incount = 4U;
 8002562:	2304      	movs	r3, #4
 8002564:	617b      	str	r3, [r7, #20]
 8002566:	e07d      	b.n	8002664 <CRYPEx_KeyEncrypt+0x162>
  }
  else
  {
    incount = 8U;
 8002568:	2308      	movs	r3, #8
 800256a:	617b      	str	r3, [r7, #20]
  }
  while (hcryp->CrypInCount < incount)
 800256c:	e07a      	b.n	8002664 <CRYPEx_KeyEncrypt+0x162>
  {
    for (i = 0U; i < 4U; i++)
 800256e:	2300      	movs	r3, #0
 8002570:	613b      	str	r3, [r7, #16]
 8002572:	e017      	b.n	80025a4 <CRYPEx_KeyEncrypt+0xa2>
    {
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800257e:	b29b      	uxth	r3, r3
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	441a      	add	r2, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	6812      	ldr	r2, [r2, #0]
 800258a:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002592:	b29b      	uxth	r3, r3
 8002594:	3301      	adds	r3, #1
 8002596:	b29a      	uxth	r2, r3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    for (i = 0U; i < 4U; i++)
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	3301      	adds	r3, #1
 80025a2:	613b      	str	r3, [r7, #16]
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	2b03      	cmp	r3, #3
 80025a8:	d9e4      	bls.n	8002574 <CRYPEx_KeyEncrypt+0x72>
    }
    /* Wait for CCF flag to be raised */
    tickstart = HAL_GetTick();
 80025aa:	f7fe f9fb 	bl	80009a4 <HAL_GetTick>
 80025ae:	60f8      	str	r0, [r7, #12]
    while (HAL_IS_BIT_CLR(hcryp->Instance->ISR, AES_ISR_CCF))
 80025b0:	e026      	b.n	8002600 <CRYPEx_KeyEncrypt+0xfe>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025b8:	d022      	beq.n	8002600 <CRYPEx_KeyEncrypt+0xfe>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80025ba:	f7fe f9f3 	bl	80009a4 <HAL_GetTick>
 80025be:	4602      	mov	r2, r0
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	1ad3      	subs	r3, r2, r3
 80025c4:	683a      	ldr	r2, [r7, #0]
 80025c6:	429a      	cmp	r2, r3
 80025c8:	d302      	bcc.n	80025d0 <CRYPEx_KeyEncrypt+0xce>
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d117      	bne.n	8002600 <CRYPEx_KeyEncrypt+0xfe>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f022 0201 	bic.w	r2, r2, #1
 80025de:	601a      	str	r2, [r3, #0]

          /* Change state */
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025e4:	f043 0210 	orr.w	r2, r3, #16
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	65da      	str	r2, [r3, #92]	; 0x5c
          hcryp->State = HAL_CRYP_STATE_READY;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
          __HAL_UNLOCK(hcryp);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
          return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	e04b      	b.n	8002698 <CRYPEx_KeyEncrypt+0x196>
    while (HAL_IS_BIT_CLR(hcryp->Instance->ISR, AES_ISR_CCF))
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
 8002608:	f003 0301 	and.w	r3, r3, #1
 800260c:	2b00      	cmp	r3, #0
 800260e:	d0d0      	beq.n	80025b2 <CRYPEx_KeyEncrypt+0xb0>
        }
      }
    }

    /* Clear CCF Flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CLEAR_CCF);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f8d3 2308 	ldr.w	r2, [r3, #776]	; 0x308
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f042 0201 	orr.w	r2, r2, #1
 8002620:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308

    /* Read the output block from the output FIFO and put them in temporary buffer then
       get CrypOutBuff from temporary buffer */
    for (i = 0U; i < 4U; i++)
 8002624:	2300      	movs	r3, #0
 8002626:	613b      	str	r3, [r7, #16]
 8002628:	e019      	b.n	800265e <CRYPEx_KeyEncrypt+0x15c>
    {
      temp  = hcryp->Instance->DOUTR;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	60bb      	str	r3, [r7, #8]
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800263c:	b29b      	uxth	r3, r3
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	4413      	add	r3, r2
 8002642:	68ba      	ldr	r2, [r7, #8]
 8002644:	601a      	str	r2, [r3, #0]
      hcryp->CrypOutCount++;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800264c:	b29b      	uxth	r3, r3
 800264e:	3301      	adds	r3, #1
 8002650:	b29a      	uxth	r2, r3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    for (i = 0U; i < 4U; i++)
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	3301      	adds	r3, #1
 800265c:	613b      	str	r3, [r7, #16]
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	2b03      	cmp	r3, #3
 8002662:	d9e2      	bls.n	800262a <CRYPEx_KeyEncrypt+0x128>
  while (hcryp->CrypInCount < incount)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800266a:	b29b      	uxth	r3, r3
 800266c:	461a      	mov	r2, r3
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	4293      	cmp	r3, r2
 8002672:	f63f af7c 	bhi.w	800256e <CRYPEx_KeyEncrypt+0x6c>
    }
  }

  /* Disable the CRYP peripheral clock */
  __HAL_CRYP_DISABLE(hcryp);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f022 0201 	bic.w	r2, r2, #1
 8002684:	601a      	str	r2, [r3, #0]

  /* Change the CRYP peripheral state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2201      	movs	r2, #1
 800268a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
  __HAL_UNLOCK(hcryp);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  return HAL_OK;
 8002696:	2300      	movs	r3, #0
}
 8002698:	4618      	mov	r0, r3
 800269a:	3718      	adds	r7, #24
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}

080026a0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b089      	sub	sp, #36	; 0x24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 80026aa:	2300      	movs	r3, #0
 80026ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80026b2:	e1ba      	b.n	8002a2a <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	2101      	movs	r1, #1
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	fa01 f303 	lsl.w	r3, r1, r3
 80026c0:	4013      	ands	r3, r2
 80026c2:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	f000 81aa 	beq.w	8002a24 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	4a55      	ldr	r2, [pc, #340]	; (8002828 <HAL_GPIO_Init+0x188>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d15d      	bne.n	8002794 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80026de:	2201      	movs	r2, #1
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	fa02 f303 	lsl.w	r3, r2, r3
 80026e6:	43db      	mvns	r3, r3
 80026e8:	69fa      	ldr	r2, [r7, #28]
 80026ea:	4013      	ands	r3, r2
 80026ec:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	f003 0201 	and.w	r2, r3, #1
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	fa02 f303 	lsl.w	r3, r2, r3
 80026fc:	69fa      	ldr	r2, [r7, #28]
 80026fe:	4313      	orrs	r3, r2
 8002700:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	69fa      	ldr	r2, [r7, #28]
 8002706:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8002708:	4a48      	ldr	r2, [pc, #288]	; (800282c <HAL_GPIO_Init+0x18c>)
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002710:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8002712:	4a46      	ldr	r2, [pc, #280]	; (800282c <HAL_GPIO_Init+0x18c>)
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	00db      	lsls	r3, r3, #3
 8002718:	4413      	add	r3, r2
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 800271e:	69bb      	ldr	r3, [r7, #24]
 8002720:	08da      	lsrs	r2, r3, #3
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	3208      	adds	r2, #8
 8002726:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800272a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 800272c:	69bb      	ldr	r3, [r7, #24]
 800272e:	f003 0307 	and.w	r3, r3, #7
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	220f      	movs	r2, #15
 8002736:	fa02 f303 	lsl.w	r3, r2, r3
 800273a:	43db      	mvns	r3, r3
 800273c:	69fa      	ldr	r2, [r7, #28]
 800273e:	4013      	ands	r3, r2
 8002740:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8002742:	69bb      	ldr	r3, [r7, #24]
 8002744:	f003 0307 	and.w	r3, r3, #7
 8002748:	009b      	lsls	r3, r3, #2
 800274a:	220b      	movs	r2, #11
 800274c:	fa02 f303 	lsl.w	r3, r2, r3
 8002750:	69fa      	ldr	r2, [r7, #28]
 8002752:	4313      	orrs	r3, r2
 8002754:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8002756:	69bb      	ldr	r3, [r7, #24]
 8002758:	08da      	lsrs	r2, r3, #3
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	3208      	adds	r2, #8
 800275e:	69f9      	ldr	r1, [r7, #28]
 8002760:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 800276a:	69bb      	ldr	r3, [r7, #24]
 800276c:	005b      	lsls	r3, r3, #1
 800276e:	2203      	movs	r2, #3
 8002770:	fa02 f303 	lsl.w	r3, r2, r3
 8002774:	43db      	mvns	r3, r3
 8002776:	69fa      	ldr	r2, [r7, #28]
 8002778:	4013      	ands	r3, r2
 800277a:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * 2U));
 800277c:	69bb      	ldr	r3, [r7, #24]
 800277e:	005b      	lsls	r3, r3, #1
 8002780:	2202      	movs	r2, #2
 8002782:	fa02 f303 	lsl.w	r3, r2, r3
 8002786:	69fa      	ldr	r2, [r7, #28]
 8002788:	4313      	orrs	r3, r2
 800278a:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	69fa      	ldr	r2, [r7, #28]
 8002790:	601a      	str	r2, [r3, #0]
 8002792:	e067      	b.n	8002864 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	2b02      	cmp	r3, #2
 800279a:	d003      	beq.n	80027a4 <HAL_GPIO_Init+0x104>
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	2b12      	cmp	r3, #18
 80027a2:	d145      	bne.n	8002830 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	08da      	lsrs	r2, r3, #3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	3208      	adds	r2, #8
 80027ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027b0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * 4U));
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	f003 0307 	and.w	r3, r3, #7
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	220f      	movs	r2, #15
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	43db      	mvns	r3, r3
 80027c2:	69fa      	ldr	r2, [r7, #28]
 80027c4:	4013      	ands	r3, r2
 80027c6:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	691b      	ldr	r3, [r3, #16]
 80027cc:	f003 020f 	and.w	r2, r3, #15
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	f003 0307 	and.w	r3, r3, #7
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	69fa      	ldr	r2, [r7, #28]
 80027de:	4313      	orrs	r3, r2
 80027e0:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	08da      	lsrs	r2, r3, #3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	3208      	adds	r2, #8
 80027ea:	69f9      	ldr	r1, [r7, #28]
 80027ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 80027f6:	69bb      	ldr	r3, [r7, #24]
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	2203      	movs	r2, #3
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	43db      	mvns	r3, r3
 8002802:	69fa      	ldr	r2, [r7, #28]
 8002804:	4013      	ands	r3, r2
 8002806:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f003 0203 	and.w	r2, r3, #3
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	005b      	lsls	r3, r3, #1
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	69fa      	ldr	r2, [r7, #28]
 800281a:	4313      	orrs	r3, r2
 800281c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	69fa      	ldr	r2, [r7, #28]
 8002822:	601a      	str	r2, [r3, #0]
 8002824:	e01e      	b.n	8002864 <HAL_GPIO_Init+0x1c4>
 8002826:	bf00      	nop
 8002828:	46020000 	.word	0x46020000
 800282c:	080051c4 	.word	0x080051c4
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	005b      	lsls	r3, r3, #1
 800283a:	2203      	movs	r2, #3
 800283c:	fa02 f303 	lsl.w	r3, r2, r3
 8002840:	43db      	mvns	r3, r3
 8002842:	69fa      	ldr	r2, [r7, #28]
 8002844:	4013      	ands	r3, r2
 8002846:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f003 0203 	and.w	r2, r3, #3
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	fa02 f303 	lsl.w	r3, r2, r3
 8002858:	69fa      	ldr	r2, [r7, #28]
 800285a:	4313      	orrs	r3, r2
 800285c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	69fa      	ldr	r2, [r7, #28]
 8002862:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	2b01      	cmp	r3, #1
 800286a:	d00b      	beq.n	8002884 <HAL_GPIO_Init+0x1e4>
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	2b02      	cmp	r3, #2
 8002872:	d007      	beq.n	8002884 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002878:	2b11      	cmp	r3, #17
 800287a:	d003      	beq.n	8002884 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	2b12      	cmp	r3, #18
 8002882:	d130      	bne.n	80028e6 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * 2U));
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	2203      	movs	r2, #3
 8002890:	fa02 f303 	lsl.w	r3, r2, r3
 8002894:	43db      	mvns	r3, r3
 8002896:	69fa      	ldr	r2, [r7, #28]
 8002898:	4013      	ands	r3, r2
 800289a:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * 2U));
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	68da      	ldr	r2, [r3, #12]
 80028a0:	69bb      	ldr	r3, [r7, #24]
 80028a2:	005b      	lsls	r3, r3, #1
 80028a4:	fa02 f303 	lsl.w	r3, r2, r3
 80028a8:	69fa      	ldr	r2, [r7, #28]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	69fa      	ldr	r2, [r7, #28]
 80028b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 80028ba:	2201      	movs	r2, #1
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	fa02 f303 	lsl.w	r3, r2, r3
 80028c2:	43db      	mvns	r3, r3
 80028c4:	69fa      	ldr	r2, [r7, #28]
 80028c6:	4013      	ands	r3, r2
 80028c8:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	091b      	lsrs	r3, r3, #4
 80028d0:	f003 0201 	and.w	r2, r3, #1
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	fa02 f303 	lsl.w	r3, r2, r3
 80028da:	69fa      	ldr	r2, [r7, #28]
 80028dc:	4313      	orrs	r3, r2
 80028de:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	69fa      	ldr	r2, [r7, #28]
 80028e4:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	2b03      	cmp	r3, #3
 80028ec:	d017      	beq.n	800291e <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * 2U));
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	2203      	movs	r2, #3
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	43db      	mvns	r3, r3
 8002900:	69fa      	ldr	r2, [r7, #28]
 8002902:	4013      	ands	r3, r2
 8002904:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * 2U));
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	689a      	ldr	r2, [r3, #8]
 800290a:	69bb      	ldr	r3, [r7, #24]
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	fa02 f303 	lsl.w	r3, r2, r3
 8002912:	69fa      	ldr	r2, [r7, #28]
 8002914:	4313      	orrs	r3, r2
 8002916:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	69fa      	ldr	r2, [r7, #28]
 800291c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d07c      	beq.n	8002a24 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800292a:	4a47      	ldr	r2, [pc, #284]	; (8002a48 <HAL_GPIO_Init+0x3a8>)
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	089b      	lsrs	r3, r3, #2
 8002930:	3318      	adds	r3, #24
 8002932:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002936:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	f003 0303 	and.w	r3, r3, #3
 800293e:	00db      	lsls	r3, r3, #3
 8002940:	220f      	movs	r2, #15
 8002942:	fa02 f303 	lsl.w	r3, r2, r3
 8002946:	43db      	mvns	r3, r3
 8002948:	69fa      	ldr	r2, [r7, #28]
 800294a:	4013      	ands	r3, r2
 800294c:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	0a9a      	lsrs	r2, r3, #10
 8002952:	4b3e      	ldr	r3, [pc, #248]	; (8002a4c <HAL_GPIO_Init+0x3ac>)
 8002954:	4013      	ands	r3, r2
 8002956:	697a      	ldr	r2, [r7, #20]
 8002958:	f002 0203 	and.w	r2, r2, #3
 800295c:	00d2      	lsls	r2, r2, #3
 800295e:	4093      	lsls	r3, r2
 8002960:	69fa      	ldr	r2, [r7, #28]
 8002962:	4313      	orrs	r3, r2
 8002964:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002966:	4938      	ldr	r1, [pc, #224]	; (8002a48 <HAL_GPIO_Init+0x3a8>)
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	089b      	lsrs	r3, r3, #2
 800296c:	3318      	adds	r3, #24
 800296e:	69fa      	ldr	r2, [r7, #28]
 8002970:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002974:	4b34      	ldr	r3, [pc, #208]	; (8002a48 <HAL_GPIO_Init+0x3a8>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	43db      	mvns	r3, r3
 800297e:	69fa      	ldr	r2, [r7, #28]
 8002980:	4013      	ands	r3, r2
 8002982:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d003      	beq.n	8002998 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8002990:	69fa      	ldr	r2, [r7, #28]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	4313      	orrs	r3, r2
 8002996:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8002998:	4a2b      	ldr	r2, [pc, #172]	; (8002a48 <HAL_GPIO_Init+0x3a8>)
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800299e:	4b2a      	ldr	r3, [pc, #168]	; (8002a48 <HAL_GPIO_Init+0x3a8>)
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	43db      	mvns	r3, r3
 80029a8:	69fa      	ldr	r2, [r7, #28]
 80029aa:	4013      	ands	r3, r2
 80029ac:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d003      	beq.n	80029c2 <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 80029ba:	69fa      	ldr	r2, [r7, #28]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	4313      	orrs	r3, r2
 80029c0:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 80029c2:	4a21      	ldr	r2, [pc, #132]	; (8002a48 <HAL_GPIO_Init+0x3a8>)
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80029c8:	4b1f      	ldr	r3, [pc, #124]	; (8002a48 <HAL_GPIO_Init+0x3a8>)
 80029ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80029ce:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	43db      	mvns	r3, r3
 80029d4:	69fa      	ldr	r2, [r7, #28]
 80029d6:	4013      	ands	r3, r2
 80029d8:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d003      	beq.n	80029ee <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 80029e6:	69fa      	ldr	r2, [r7, #28]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 80029ee:	4a16      	ldr	r2, [pc, #88]	; (8002a48 <HAL_GPIO_Init+0x3a8>)
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        tmp = EXTI->IMR1;
 80029f6:	4b14      	ldr	r3, [pc, #80]	; (8002a48 <HAL_GPIO_Init+0x3a8>)
 80029f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80029fc:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	43db      	mvns	r3, r3
 8002a02:	69fa      	ldr	r2, [r7, #28]
 8002a04:	4013      	ands	r3, r2
 8002a06:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d003      	beq.n	8002a1c <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8002a14:	69fa      	ldr	r2, [r7, #28]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8002a1c:	4a0a      	ldr	r2, [pc, #40]	; (8002a48 <HAL_GPIO_Init+0x3a8>)
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }
    position++;
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	3301      	adds	r3, #1
 8002a28:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	fa22 f303 	lsr.w	r3, r2, r3
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	f47f ae3d 	bne.w	80026b4 <HAL_GPIO_Init+0x14>
  }
}
 8002a3a:	bf00      	nop
 8002a3c:	bf00      	nop
 8002a3e:	3724      	adds	r7, #36	; 0x24
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr
 8002a48:	46022000 	.word	0x46022000
 8002a4c:	002f7f7f 	.word	0x002f7f7f

08002a50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b083      	sub	sp, #12
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
 8002a58:	460b      	mov	r3, r1
 8002a5a:	807b      	strh	r3, [r7, #2]
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a60:	787b      	ldrb	r3, [r7, #1]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d003      	beq.n	8002a6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a66:	887a      	ldrh	r2, [r7, #2]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8002a6c:	e002      	b.n	8002a74 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8002a6e:	887a      	ldrh	r2, [r7, #2]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002a74:	bf00      	nop
 8002a76:	370c      	adds	r7, #12
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr

08002a80 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8002a8c:	4b0b      	ldr	r3, [pc, #44]	; (8002abc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0301 	and.w	r3, r3, #1
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d002      	beq.n	8002a9e <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	73fb      	strb	r3, [r7, #15]
 8002a9c:	e007      	b.n	8002aae <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8002a9e:	4b07      	ldr	r3, [pc, #28]	; (8002abc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f023 0204 	bic.w	r2, r3, #4
 8002aa6:	4905      	ldr	r1, [pc, #20]	; (8002abc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	600b      	str	r3, [r1, #0]
  }

  return status;
 8002aae:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3714      	adds	r7, #20
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr
 8002abc:	40030400 	.word	0x40030400

08002ac0 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8002ac4:	4b05      	ldr	r3, [pc, #20]	; (8002adc <HAL_ICACHE_Enable+0x1c>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a04      	ldr	r2, [pc, #16]	; (8002adc <HAL_ICACHE_Enable+0x1c>)
 8002aca:	f043 0301 	orr.w	r3, r3, #1
 8002ace:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8002ad0:	2300      	movs	r3, #0
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr
 8002adc:	40030400 	.word	0x40030400

08002ae0 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b085      	sub	sp, #20
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8002ae8:	4b39      	ldr	r3, [pc, #228]	; (8002bd0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002aea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002af0:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8002af2:	68ba      	ldr	r2, [r7, #8]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d10b      	bne.n	8002b12 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b00:	d905      	bls.n	8002b0e <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8002b02:	4b33      	ldr	r3, [pc, #204]	; (8002bd0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	4a32      	ldr	r2, [pc, #200]	; (8002bd0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002b08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b0c:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	e057      	b.n	8002bc2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b18:	d90a      	bls.n	8002b30 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8002b1a:	4b2d      	ldr	r3, [pc, #180]	; (8002bd0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	4a2a      	ldr	r2, [pc, #168]	; (8002bd0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002b28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b2c:	60d3      	str	r3, [r2, #12]
 8002b2e:	e007      	b.n	8002b40 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8002b30:	4b27      	ldr	r3, [pc, #156]	; (8002bd0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8002b38:	4925      	ldr	r1, [pc, #148]	; (8002bd0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8002b40:	4b24      	ldr	r3, [pc, #144]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a24      	ldr	r2, [pc, #144]	; (8002bd8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8002b46:	fba2 2303 	umull	r2, r3, r2, r3
 8002b4a:	099b      	lsrs	r3, r3, #6
 8002b4c:	2232      	movs	r2, #50	; 0x32
 8002b4e:	fb02 f303 	mul.w	r3, r2, r3
 8002b52:	4a21      	ldr	r2, [pc, #132]	; (8002bd8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8002b54:	fba2 2303 	umull	r2, r3, r2, r3
 8002b58:	099b      	lsrs	r3, r3, #6
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8002b5e:	e002      	b.n	8002b66 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	3b01      	subs	r3, #1
 8002b64:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8002b66:	4b1a      	ldr	r3, [pc, #104]	; (8002bd0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002b68:	68db      	ldr	r3, [r3, #12]
 8002b6a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d102      	bne.n	8002b78 <HAL_PWREx_ControlVoltageScaling+0x98>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d1f3      	bne.n	8002b60 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d01b      	beq.n	8002bb6 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8002b7e:	4b15      	ldr	r3, [pc, #84]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a15      	ldr	r2, [pc, #84]	; (8002bd8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8002b84:	fba2 2303 	umull	r2, r3, r2, r3
 8002b88:	099b      	lsrs	r3, r3, #6
 8002b8a:	2232      	movs	r2, #50	; 0x32
 8002b8c:	fb02 f303 	mul.w	r3, r2, r3
 8002b90:	4a11      	ldr	r2, [pc, #68]	; (8002bd8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8002b92:	fba2 2303 	umull	r2, r3, r2, r3
 8002b96:	099b      	lsrs	r3, r3, #6
 8002b98:	3301      	adds	r3, #1
 8002b9a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8002b9c:	e002      	b.n	8002ba4 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	3b01      	subs	r3, #1
 8002ba2:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8002ba4:	4b0a      	ldr	r3, [pc, #40]	; (8002bd0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002ba6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ba8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d102      	bne.n	8002bb6 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d1f3      	bne.n	8002b9e <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d101      	bne.n	8002bc0 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e000      	b.n	8002bc2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3714      	adds	r7, #20
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	46020800 	.word	0x46020800
 8002bd4:	200000b8 	.word	0x200000b8
 8002bd8:	10624dd3 	.word	0x10624dd3

08002bdc <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8002be0:	4b04      	ldr	r3, [pc, #16]	; (8002bf4 <HAL_PWREx_GetVoltageRange+0x18>)
 8002be2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002be4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr
 8002bf2:	bf00      	nop
 8002bf4:	46020800 	.word	0x46020800

08002bf8 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8002c00:	4b22      	ldr	r3, [pc, #136]	; (8002c8c <HAL_PWREx_ConfigSupply+0x94>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a22      	ldr	r2, [pc, #136]	; (8002c90 <HAL_PWREx_ConfigSupply+0x98>)
 8002c06:	fba2 2303 	umull	r2, r3, r2, r3
 8002c0a:	099b      	lsrs	r3, r3, #6
 8002c0c:	2232      	movs	r2, #50	; 0x32
 8002c0e:	fb02 f303 	mul.w	r3, r2, r3
 8002c12:	4a1f      	ldr	r2, [pc, #124]	; (8002c90 <HAL_PWREx_ConfigSupply+0x98>)
 8002c14:	fba2 2303 	umull	r2, r3, r2, r3
 8002c18:	099b      	lsrs	r3, r3, #6
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d113      	bne.n	8002c4c <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8002c24:	4b1b      	ldr	r3, [pc, #108]	; (8002c94 <HAL_PWREx_ConfigSupply+0x9c>)
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	4a1a      	ldr	r2, [pc, #104]	; (8002c94 <HAL_PWREx_ConfigSupply+0x9c>)
 8002c2a:	f023 0302 	bic.w	r3, r3, #2
 8002c2e:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8002c30:	e002      	b.n	8002c38 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	3b01      	subs	r3, #1
 8002c36:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8002c38:	4b16      	ldr	r3, [pc, #88]	; (8002c94 <HAL_PWREx_ConfigSupply+0x9c>)
 8002c3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c3c:	f003 0302 	and.w	r3, r3, #2
 8002c40:	2b02      	cmp	r3, #2
 8002c42:	d116      	bne.n	8002c72 <HAL_PWREx_ConfigSupply+0x7a>
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d1f3      	bne.n	8002c32 <HAL_PWREx_ConfigSupply+0x3a>
 8002c4a:	e012      	b.n	8002c72 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8002c4c:	4b11      	ldr	r3, [pc, #68]	; (8002c94 <HAL_PWREx_ConfigSupply+0x9c>)
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	4a10      	ldr	r2, [pc, #64]	; (8002c94 <HAL_PWREx_ConfigSupply+0x9c>)
 8002c52:	f043 0302 	orr.w	r3, r3, #2
 8002c56:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8002c58:	e002      	b.n	8002c60 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	3b01      	subs	r3, #1
 8002c5e:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8002c60:	4b0c      	ldr	r3, [pc, #48]	; (8002c94 <HAL_PWREx_ConfigSupply+0x9c>)
 8002c62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c64:	f003 0302 	and.w	r3, r3, #2
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d102      	bne.n	8002c72 <HAL_PWREx_ConfigSupply+0x7a>
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d1f3      	bne.n	8002c5a <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d101      	bne.n	8002c7c <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e000      	b.n	8002c7e <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3714      	adds	r7, #20
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	200000b8 	.word	0x200000b8
 8002c90:	10624dd3 	.word	0x10624dd3
 8002c94:	46020800 	.word	0x46020800

08002c98 <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 8002c9c:	4b05      	ldr	r3, [pc, #20]	; (8002cb4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ca0:	4a04      	ldr	r2, [pc, #16]	; (8002cb4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002ca2:	f043 0301 	orr.w	r3, r3, #1
 8002ca6:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8002ca8:	bf00      	nop
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	46020800 	.word	0x46020800

08002cb8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b08e      	sub	sp, #56	; 0x38
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d102      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	f000 bec8 	b.w	8003a62 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cd2:	4b99      	ldr	r3, [pc, #612]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002cd4:	69db      	ldr	r3, [r3, #28]
 8002cd6:	f003 030c 	and.w	r3, r3, #12
 8002cda:	633b      	str	r3, [r7, #48]	; 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cdc:	4b96      	ldr	r3, [pc, #600]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce0:	f003 0303 	and.w	r3, r3, #3
 8002ce4:	62fb      	str	r3, [r7, #44]	; 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0310 	and.w	r3, r3, #16
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	f000 816c 	beq.w	8002fcc <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d007      	beq.n	8002d0a <HAL_RCC_OscConfig+0x52>
 8002cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cfc:	2b0c      	cmp	r3, #12
 8002cfe:	f040 80de 	bne.w	8002ebe <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	f040 80da 	bne.w	8002ebe <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	69db      	ldr	r3, [r3, #28]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d102      	bne.n	8002d18 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	f000 bea5 	b.w	8003a62 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d1c:	4b86      	ldr	r3, [pc, #536]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d004      	beq.n	8002d32 <HAL_RCC_OscConfig+0x7a>
 8002d28:	4b83      	ldr	r3, [pc, #524]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8002d30:	e005      	b.n	8002d3e <HAL_RCC_OscConfig+0x86>
 8002d32:	4b81      	ldr	r3, [pc, #516]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002d34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002d38:	041b      	lsls	r3, r3, #16
 8002d3a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d255      	bcs.n	8002dee <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002d42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d10a      	bne.n	8002d5e <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f001 f99d 	bl	800408c <RCC_SetFlashLatencyFromMSIRange>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d002      	beq.n	8002d5e <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	f000 be82 	b.w	8003a62 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8002d5e:	4b76      	ldr	r3, [pc, #472]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	4a75      	ldr	r2, [pc, #468]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002d64:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002d68:	6093      	str	r3, [r2, #8]
 8002d6a:	4b73      	ldr	r3, [pc, #460]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d76:	4970      	ldr	r1, [pc, #448]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d80:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8002d84:	d309      	bcc.n	8002d9a <HAL_RCC_OscConfig+0xe2>
 8002d86:	4b6c      	ldr	r3, [pc, #432]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	f023 021f 	bic.w	r2, r3, #31
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a1b      	ldr	r3, [r3, #32]
 8002d92:	4969      	ldr	r1, [pc, #420]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002d94:	4313      	orrs	r3, r2
 8002d96:	60cb      	str	r3, [r1, #12]
 8002d98:	e07e      	b.n	8002e98 <HAL_RCC_OscConfig+0x1e0>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	da0a      	bge.n	8002db8 <HAL_RCC_OscConfig+0x100>
 8002da2:	4b65      	ldr	r3, [pc, #404]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6a1b      	ldr	r3, [r3, #32]
 8002dae:	015b      	lsls	r3, r3, #5
 8002db0:	4961      	ldr	r1, [pc, #388]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	60cb      	str	r3, [r1, #12]
 8002db6:	e06f      	b.n	8002e98 <HAL_RCC_OscConfig+0x1e0>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dc0:	d30a      	bcc.n	8002dd8 <HAL_RCC_OscConfig+0x120>
 8002dc2:	4b5d      	ldr	r3, [pc, #372]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6a1b      	ldr	r3, [r3, #32]
 8002dce:	029b      	lsls	r3, r3, #10
 8002dd0:	4959      	ldr	r1, [pc, #356]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	60cb      	str	r3, [r1, #12]
 8002dd6:	e05f      	b.n	8002e98 <HAL_RCC_OscConfig+0x1e0>
 8002dd8:	4b57      	ldr	r3, [pc, #348]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6a1b      	ldr	r3, [r3, #32]
 8002de4:	03db      	lsls	r3, r3, #15
 8002de6:	4954      	ldr	r1, [pc, #336]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	60cb      	str	r3, [r1, #12]
 8002dec:	e054      	b.n	8002e98 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8002dee:	4b52      	ldr	r3, [pc, #328]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	4a51      	ldr	r2, [pc, #324]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002df4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002df8:	6093      	str	r3, [r2, #8]
 8002dfa:	4b4f      	ldr	r3, [pc, #316]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e06:	494c      	ldr	r1, [pc, #304]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e10:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8002e14:	d309      	bcc.n	8002e2a <HAL_RCC_OscConfig+0x172>
 8002e16:	4b48      	ldr	r3, [pc, #288]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002e18:	68db      	ldr	r3, [r3, #12]
 8002e1a:	f023 021f 	bic.w	r2, r3, #31
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a1b      	ldr	r3, [r3, #32]
 8002e22:	4945      	ldr	r1, [pc, #276]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002e24:	4313      	orrs	r3, r2
 8002e26:	60cb      	str	r3, [r1, #12]
 8002e28:	e028      	b.n	8002e7c <HAL_RCC_OscConfig+0x1c4>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	da0a      	bge.n	8002e48 <HAL_RCC_OscConfig+0x190>
 8002e32:	4b41      	ldr	r3, [pc, #260]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002e34:	68db      	ldr	r3, [r3, #12]
 8002e36:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6a1b      	ldr	r3, [r3, #32]
 8002e3e:	015b      	lsls	r3, r3, #5
 8002e40:	493d      	ldr	r1, [pc, #244]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002e42:	4313      	orrs	r3, r2
 8002e44:	60cb      	str	r3, [r1, #12]
 8002e46:	e019      	b.n	8002e7c <HAL_RCC_OscConfig+0x1c4>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e50:	d30a      	bcc.n	8002e68 <HAL_RCC_OscConfig+0x1b0>
 8002e52:	4b39      	ldr	r3, [pc, #228]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002e54:	68db      	ldr	r3, [r3, #12]
 8002e56:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6a1b      	ldr	r3, [r3, #32]
 8002e5e:	029b      	lsls	r3, r3, #10
 8002e60:	4935      	ldr	r1, [pc, #212]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	60cb      	str	r3, [r1, #12]
 8002e66:	e009      	b.n	8002e7c <HAL_RCC_OscConfig+0x1c4>
 8002e68:	4b33      	ldr	r3, [pc, #204]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6a1b      	ldr	r3, [r3, #32]
 8002e74:	03db      	lsls	r3, r3, #15
 8002e76:	4930      	ldr	r1, [pc, #192]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d10a      	bne.n	8002e98 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e86:	4618      	mov	r0, r3
 8002e88:	f001 f900 	bl	800408c <RCC_SetFlashLatencyFromMSIRange>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d002      	beq.n	8002e98 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	f000 bde5 	b.w	8003a62 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8002e98:	f001 f8de 	bl	8004058 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002e9c:	4b27      	ldr	r3, [pc, #156]	; (8002f3c <HAL_RCC_OscConfig+0x284>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7fd fd35 	bl	8000910 <HAL_InitTick>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (status != HAL_OK)
 8002eac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	f000 808a 	beq.w	8002fca <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8002eb6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002eba:	f000 bdd2 	b.w	8003a62 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	69db      	ldr	r3, [r3, #28]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d066      	beq.n	8002f94 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8002ec6:	4b1c      	ldr	r3, [pc, #112]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a1b      	ldr	r2, [pc, #108]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002ecc:	f043 0301 	orr.w	r3, r3, #1
 8002ed0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002ed2:	f7fd fd67 	bl	80009a4 <HAL_GetTick>
 8002ed6:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8002ed8:	e009      	b.n	8002eee <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002eda:	f7fd fd63 	bl	80009a4 <HAL_GetTick>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	d902      	bls.n	8002eee <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	f000 bdba 	b.w	8003a62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8002eee:	4b12      	ldr	r3, [pc, #72]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 0304 	and.w	r3, r3, #4
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d0ef      	beq.n	8002eda <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8002efa:	4b0f      	ldr	r3, [pc, #60]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	4a0e      	ldr	r2, [pc, #56]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002f00:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002f04:	6093      	str	r3, [r2, #8]
 8002f06:	4b0c      	ldr	r3, [pc, #48]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f12:	4909      	ldr	r1, [pc, #36]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002f14:	4313      	orrs	r3, r2
 8002f16:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1c:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8002f20:	d30e      	bcc.n	8002f40 <HAL_RCC_OscConfig+0x288>
 8002f22:	4b05      	ldr	r3, [pc, #20]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	f023 021f 	bic.w	r2, r3, #31
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a1b      	ldr	r3, [r3, #32]
 8002f2e:	4902      	ldr	r1, [pc, #8]	; (8002f38 <HAL_RCC_OscConfig+0x280>)
 8002f30:	4313      	orrs	r3, r2
 8002f32:	60cb      	str	r3, [r1, #12]
 8002f34:	e04a      	b.n	8002fcc <HAL_RCC_OscConfig+0x314>
 8002f36:	bf00      	nop
 8002f38:	46020c00 	.word	0x46020c00
 8002f3c:	200000bc 	.word	0x200000bc
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	da0a      	bge.n	8002f5e <HAL_RCC_OscConfig+0x2a6>
 8002f48:	4b98      	ldr	r3, [pc, #608]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6a1b      	ldr	r3, [r3, #32]
 8002f54:	015b      	lsls	r3, r3, #5
 8002f56:	4995      	ldr	r1, [pc, #596]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	60cb      	str	r3, [r1, #12]
 8002f5c:	e036      	b.n	8002fcc <HAL_RCC_OscConfig+0x314>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f66:	d30a      	bcc.n	8002f7e <HAL_RCC_OscConfig+0x2c6>
 8002f68:	4b90      	ldr	r3, [pc, #576]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6a1b      	ldr	r3, [r3, #32]
 8002f74:	029b      	lsls	r3, r3, #10
 8002f76:	498d      	ldr	r1, [pc, #564]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	60cb      	str	r3, [r1, #12]
 8002f7c:	e026      	b.n	8002fcc <HAL_RCC_OscConfig+0x314>
 8002f7e:	4b8b      	ldr	r3, [pc, #556]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a1b      	ldr	r3, [r3, #32]
 8002f8a:	03db      	lsls	r3, r3, #15
 8002f8c:	4987      	ldr	r1, [pc, #540]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	60cb      	str	r3, [r1, #12]
 8002f92:	e01b      	b.n	8002fcc <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8002f94:	4b85      	ldr	r3, [pc, #532]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a84      	ldr	r2, [pc, #528]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8002f9a:	f023 0301 	bic.w	r3, r3, #1
 8002f9e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002fa0:	f7fd fd00 	bl	80009a4 <HAL_GetTick>
 8002fa4:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8002fa6:	e009      	b.n	8002fbc <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002fa8:	f7fd fcfc 	bl	80009a4 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	2b02      	cmp	r3, #2
 8002fb4:	d902      	bls.n	8002fbc <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	f000 bd53 	b.w	8003a62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8002fbc:	4b7b      	ldr	r3, [pc, #492]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 0304 	and.w	r3, r3, #4
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d1ef      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x2f0>
 8002fc8:	e000      	b.n	8002fcc <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002fca:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0301 	and.w	r3, r3, #1
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	f000 808b 	beq.w	80030f0 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fdc:	2b08      	cmp	r3, #8
 8002fde:	d005      	beq.n	8002fec <HAL_RCC_OscConfig+0x334>
 8002fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fe2:	2b0c      	cmp	r3, #12
 8002fe4:	d109      	bne.n	8002ffa <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fe8:	2b03      	cmp	r3, #3
 8002fea:	d106      	bne.n	8002ffa <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d17d      	bne.n	80030f0 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	f000 bd34 	b.w	8003a62 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003002:	d106      	bne.n	8003012 <HAL_RCC_OscConfig+0x35a>
 8003004:	4b69      	ldr	r3, [pc, #420]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a68      	ldr	r2, [pc, #416]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 800300a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800300e:	6013      	str	r3, [r2, #0]
 8003010:	e041      	b.n	8003096 <HAL_RCC_OscConfig+0x3de>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800301a:	d112      	bne.n	8003042 <HAL_RCC_OscConfig+0x38a>
 800301c:	4b63      	ldr	r3, [pc, #396]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a62      	ldr	r2, [pc, #392]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8003022:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003026:	6013      	str	r3, [r2, #0]
 8003028:	4b60      	ldr	r3, [pc, #384]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a5f      	ldr	r2, [pc, #380]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 800302e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003032:	6013      	str	r3, [r2, #0]
 8003034:	4b5d      	ldr	r3, [pc, #372]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a5c      	ldr	r2, [pc, #368]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 800303a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800303e:	6013      	str	r3, [r2, #0]
 8003040:	e029      	b.n	8003096 <HAL_RCC_OscConfig+0x3de>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 800304a:	d112      	bne.n	8003072 <HAL_RCC_OscConfig+0x3ba>
 800304c:	4b57      	ldr	r3, [pc, #348]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a56      	ldr	r2, [pc, #344]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8003052:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003056:	6013      	str	r3, [r2, #0]
 8003058:	4b54      	ldr	r3, [pc, #336]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a53      	ldr	r2, [pc, #332]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 800305e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003062:	6013      	str	r3, [r2, #0]
 8003064:	4b51      	ldr	r3, [pc, #324]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a50      	ldr	r2, [pc, #320]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 800306a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800306e:	6013      	str	r3, [r2, #0]
 8003070:	e011      	b.n	8003096 <HAL_RCC_OscConfig+0x3de>
 8003072:	4b4e      	ldr	r3, [pc, #312]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a4d      	ldr	r2, [pc, #308]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8003078:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800307c:	6013      	str	r3, [r2, #0]
 800307e:	4b4b      	ldr	r3, [pc, #300]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a4a      	ldr	r2, [pc, #296]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8003084:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003088:	6013      	str	r3, [r2, #0]
 800308a:	4b48      	ldr	r3, [pc, #288]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a47      	ldr	r2, [pc, #284]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8003090:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003094:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d014      	beq.n	80030c8 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 800309e:	f7fd fc81 	bl	80009a4 <HAL_GetTick>
 80030a2:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030a4:	e009      	b.n	80030ba <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030a6:	f7fd fc7d 	bl	80009a4 <HAL_GetTick>
 80030aa:	4602      	mov	r2, r0
 80030ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	2b64      	cmp	r3, #100	; 0x64
 80030b2:	d902      	bls.n	80030ba <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	f000 bcd4 	b.w	8003a62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030ba:	4b3c      	ldr	r3, [pc, #240]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d0ef      	beq.n	80030a6 <HAL_RCC_OscConfig+0x3ee>
 80030c6:	e013      	b.n	80030f0 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80030c8:	f7fd fc6c 	bl	80009a4 <HAL_GetTick>
 80030cc:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80030ce:	e009      	b.n	80030e4 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030d0:	f7fd fc68 	bl	80009a4 <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	2b64      	cmp	r3, #100	; 0x64
 80030dc:	d902      	bls.n	80030e4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	f000 bcbf 	b.w	8003a62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80030e4:	4b31      	ldr	r3, [pc, #196]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d1ef      	bne.n	80030d0 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0302 	and.w	r3, r3, #2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d05f      	beq.n	80031bc <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80030fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030fe:	2b04      	cmp	r3, #4
 8003100:	d005      	beq.n	800310e <HAL_RCC_OscConfig+0x456>
 8003102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003104:	2b0c      	cmp	r3, #12
 8003106:	d114      	bne.n	8003132 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800310a:	2b02      	cmp	r3, #2
 800310c:	d111      	bne.n	8003132 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	68db      	ldr	r3, [r3, #12]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d102      	bne.n	800311c <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	f000 bca3 	b.w	8003a62 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800311c:	4b23      	ldr	r3, [pc, #140]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 800311e:	691b      	ldr	r3, [r3, #16]
 8003120:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	691b      	ldr	r3, [r3, #16]
 8003128:	041b      	lsls	r3, r3, #16
 800312a:	4920      	ldr	r1, [pc, #128]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 800312c:	4313      	orrs	r3, r2
 800312e:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003130:	e044      	b.n	80031bc <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d024      	beq.n	8003184 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800313a:	4b1c      	ldr	r3, [pc, #112]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a1b      	ldr	r2, [pc, #108]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8003140:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003144:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003146:	f7fd fc2d 	bl	80009a4 <HAL_GetTick>
 800314a:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800314c:	e009      	b.n	8003162 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800314e:	f7fd fc29 	bl	80009a4 <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	2b02      	cmp	r3, #2
 800315a:	d902      	bls.n	8003162 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	f000 bc80 	b.w	8003a62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003162:	4b12      	ldr	r3, [pc, #72]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800316a:	2b00      	cmp	r3, #0
 800316c:	d0ef      	beq.n	800314e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800316e:	4b0f      	ldr	r3, [pc, #60]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8003170:	691b      	ldr	r3, [r3, #16]
 8003172:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	041b      	lsls	r3, r3, #16
 800317c:	490b      	ldr	r1, [pc, #44]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 800317e:	4313      	orrs	r3, r2
 8003180:	610b      	str	r3, [r1, #16]
 8003182:	e01b      	b.n	80031bc <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8003184:	4b09      	ldr	r3, [pc, #36]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a08      	ldr	r2, [pc, #32]	; (80031ac <HAL_RCC_OscConfig+0x4f4>)
 800318a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800318e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003190:	f7fd fc08 	bl	80009a4 <HAL_GetTick>
 8003194:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003196:	e00b      	b.n	80031b0 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003198:	f7fd fc04 	bl	80009a4 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d904      	bls.n	80031b0 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	f000 bc5b 	b.w	8003a62 <HAL_RCC_OscConfig+0xdaa>
 80031ac:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80031b0:	4baf      	ldr	r3, [pc, #700]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d1ed      	bne.n	8003198 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0308 	and.w	r3, r3, #8
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	f000 80c8 	beq.w	800335a <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80031ca:	2300      	movs	r3, #0
 80031cc:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031d0:	4ba7      	ldr	r3, [pc, #668]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 80031d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031d6:	f003 0304 	and.w	r3, r3, #4
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d111      	bne.n	8003202 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031de:	4ba4      	ldr	r3, [pc, #656]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 80031e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031e4:	4aa2      	ldr	r2, [pc, #648]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 80031e6:	f043 0304 	orr.w	r3, r3, #4
 80031ea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80031ee:	4ba0      	ldr	r3, [pc, #640]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 80031f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031f4:	f003 0304 	and.w	r3, r3, #4
 80031f8:	617b      	str	r3, [r7, #20]
 80031fa:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 80031fc:	2301      	movs	r3, #1
 80031fe:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003202:	4b9c      	ldr	r3, [pc, #624]	; (8003474 <HAL_RCC_OscConfig+0x7bc>)
 8003204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003206:	f003 0301 	and.w	r3, r3, #1
 800320a:	2b00      	cmp	r3, #0
 800320c:	d119      	bne.n	8003242 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800320e:	4b99      	ldr	r3, [pc, #612]	; (8003474 <HAL_RCC_OscConfig+0x7bc>)
 8003210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003212:	4a98      	ldr	r2, [pc, #608]	; (8003474 <HAL_RCC_OscConfig+0x7bc>)
 8003214:	f043 0301 	orr.w	r3, r3, #1
 8003218:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800321a:	f7fd fbc3 	bl	80009a4 <HAL_GetTick>
 800321e:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003220:	e009      	b.n	8003236 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003222:	f7fd fbbf 	bl	80009a4 <HAL_GetTick>
 8003226:	4602      	mov	r2, r0
 8003228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	2b02      	cmp	r3, #2
 800322e:	d902      	bls.n	8003236 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8003230:	2303      	movs	r3, #3
 8003232:	f000 bc16 	b.w	8003a62 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003236:	4b8f      	ldr	r3, [pc, #572]	; (8003474 <HAL_RCC_OscConfig+0x7bc>)
 8003238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	2b00      	cmp	r3, #0
 8003240:	d0ef      	beq.n	8003222 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	695b      	ldr	r3, [r3, #20]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d05f      	beq.n	800330a <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800324a:	4b89      	ldr	r3, [pc, #548]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 800324c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003250:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	699a      	ldr	r2, [r3, #24]
 8003256:	6a3b      	ldr	r3, [r7, #32]
 8003258:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800325c:	429a      	cmp	r2, r3
 800325e:	d037      	beq.n	80032d0 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8003260:	6a3b      	ldr	r3, [r7, #32]
 8003262:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003266:	2b00      	cmp	r3, #0
 8003268:	d006      	beq.n	8003278 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 800326a:	6a3b      	ldr	r3, [r7, #32]
 800326c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8003270:	2b00      	cmp	r3, #0
 8003272:	d101      	bne.n	8003278 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e3f4      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8003278:	6a3b      	ldr	r3, [r7, #32]
 800327a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d01b      	beq.n	80032ba <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8003282:	4b7b      	ldr	r3, [pc, #492]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 8003284:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003288:	4a79      	ldr	r2, [pc, #484]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 800328a:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 800328e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

          tickstart = HAL_GetTick();
 8003292:	f7fd fb87 	bl	80009a4 <HAL_GetTick>
 8003296:	62b8      	str	r0, [r7, #40]	; 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003298:	e008      	b.n	80032ac <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800329a:	f7fd fb83 	bl	80009a4 <HAL_GetTick>
 800329e:	4602      	mov	r2, r0
 80032a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032a2:	1ad3      	subs	r3, r2, r3
 80032a4:	2b05      	cmp	r3, #5
 80032a6:	d901      	bls.n	80032ac <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80032a8:	2303      	movs	r3, #3
 80032aa:	e3da      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80032ac:	4b70      	ldr	r3, [pc, #448]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 80032ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80032b2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1ef      	bne.n	800329a <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80032ba:	4b6d      	ldr	r3, [pc, #436]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 80032bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80032c0:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	699b      	ldr	r3, [r3, #24]
 80032c8:	4969      	ldr	r1, [pc, #420]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 80032ca:	4313      	orrs	r3, r2
 80032cc:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 80032d0:	4b67      	ldr	r3, [pc, #412]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 80032d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80032d6:	4a66      	ldr	r2, [pc, #408]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 80032d8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80032dc:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 80032e0:	f7fd fb60 	bl	80009a4 <HAL_GetTick>
 80032e4:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80032e6:	e008      	b.n	80032fa <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032e8:	f7fd fb5c 	bl	80009a4 <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	2b05      	cmp	r3, #5
 80032f4:	d901      	bls.n	80032fa <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 80032f6:	2303      	movs	r3, #3
 80032f8:	e3b3      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80032fa:	4b5d      	ldr	r3, [pc, #372]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 80032fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003300:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003304:	2b00      	cmp	r3, #0
 8003306:	d0ef      	beq.n	80032e8 <HAL_RCC_OscConfig+0x630>
 8003308:	e01b      	b.n	8003342 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800330a:	4b59      	ldr	r3, [pc, #356]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 800330c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003310:	4a57      	ldr	r2, [pc, #348]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 8003312:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 8003316:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 800331a:	f7fd fb43 	bl	80009a4 <HAL_GetTick>
 800331e:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003320:	e008      	b.n	8003334 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003322:	f7fd fb3f 	bl	80009a4 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b05      	cmp	r3, #5
 800332e:	d901      	bls.n	8003334 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e396      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003334:	4b4e      	ldr	r3, [pc, #312]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 8003336:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800333a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1ef      	bne.n	8003322 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003342:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8003346:	2b01      	cmp	r3, #1
 8003348:	d107      	bne.n	800335a <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800334a:	4b49      	ldr	r3, [pc, #292]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 800334c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003350:	4a47      	ldr	r2, [pc, #284]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 8003352:	f023 0304 	bic.w	r3, r3, #4
 8003356:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0304 	and.w	r3, r3, #4
 8003362:	2b00      	cmp	r3, #0
 8003364:	f000 8111 	beq.w	800358a <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8003368:	2300      	movs	r3, #0
 800336a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800336e:	4b40      	ldr	r3, [pc, #256]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 8003370:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003374:	f003 0304 	and.w	r3, r3, #4
 8003378:	2b00      	cmp	r3, #0
 800337a:	d111      	bne.n	80033a0 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800337c:	4b3c      	ldr	r3, [pc, #240]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 800337e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003382:	4a3b      	ldr	r2, [pc, #236]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 8003384:	f043 0304 	orr.w	r3, r3, #4
 8003388:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800338c:	4b38      	ldr	r3, [pc, #224]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 800338e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003392:	f003 0304 	and.w	r3, r3, #4
 8003396:	613b      	str	r3, [r7, #16]
 8003398:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 800339a:	2301      	movs	r3, #1
 800339c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80033a0:	4b34      	ldr	r3, [pc, #208]	; (8003474 <HAL_RCC_OscConfig+0x7bc>)
 80033a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033a4:	f003 0301 	and.w	r3, r3, #1
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d118      	bne.n	80033de <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80033ac:	4b31      	ldr	r3, [pc, #196]	; (8003474 <HAL_RCC_OscConfig+0x7bc>)
 80033ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b0:	4a30      	ldr	r2, [pc, #192]	; (8003474 <HAL_RCC_OscConfig+0x7bc>)
 80033b2:	f043 0301 	orr.w	r3, r3, #1
 80033b6:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033b8:	f7fd faf4 	bl	80009a4 <HAL_GetTick>
 80033bc:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80033be:	e008      	b.n	80033d2 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033c0:	f7fd faf0 	bl	80009a4 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e347      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80033d2:	4b28      	ldr	r3, [pc, #160]	; (8003474 <HAL_RCC_OscConfig+0x7bc>)
 80033d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d0f0      	beq.n	80033c0 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d01f      	beq.n	800342a <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	f003 0304 	and.w	r3, r3, #4
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d010      	beq.n	8003418 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80033f6:	4b1e      	ldr	r3, [pc, #120]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 80033f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80033fc:	4a1c      	ldr	r2, [pc, #112]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 80033fe:	f043 0304 	orr.w	r3, r3, #4
 8003402:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003406:	4b1a      	ldr	r3, [pc, #104]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 8003408:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800340c:	4a18      	ldr	r2, [pc, #96]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 800340e:	f043 0301 	orr.w	r3, r3, #1
 8003412:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003416:	e018      	b.n	800344a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003418:	4b15      	ldr	r3, [pc, #84]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 800341a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800341e:	4a14      	ldr	r2, [pc, #80]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 8003420:	f043 0301 	orr.w	r3, r3, #1
 8003424:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003428:	e00f      	b.n	800344a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800342a:	4b11      	ldr	r3, [pc, #68]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 800342c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003430:	4a0f      	ldr	r2, [pc, #60]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 8003432:	f023 0301 	bic.w	r3, r3, #1
 8003436:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800343a:	4b0d      	ldr	r3, [pc, #52]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 800343c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003440:	4a0b      	ldr	r2, [pc, #44]	; (8003470 <HAL_RCC_OscConfig+0x7b8>)
 8003442:	f023 0304 	bic.w	r3, r3, #4
 8003446:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d057      	beq.n	8003502 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8003452:	f7fd faa7 	bl	80009a4 <HAL_GetTick>
 8003456:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003458:	e00e      	b.n	8003478 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800345a:	f7fd faa3 	bl	80009a4 <HAL_GetTick>
 800345e:	4602      	mov	r2, r0
 8003460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	f241 3288 	movw	r2, #5000	; 0x1388
 8003468:	4293      	cmp	r3, r2
 800346a:	d905      	bls.n	8003478 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 800346c:	2303      	movs	r3, #3
 800346e:	e2f8      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
 8003470:	46020c00 	.word	0x46020c00
 8003474:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003478:	4b9c      	ldr	r3, [pc, #624]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 800347a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800347e:	f003 0302 	and.w	r3, r3, #2
 8003482:	2b00      	cmp	r3, #0
 8003484:	d0e9      	beq.n	800345a <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800348e:	2b00      	cmp	r3, #0
 8003490:	d01b      	beq.n	80034ca <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003492:	4b96      	ldr	r3, [pc, #600]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 8003494:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003498:	4a94      	ldr	r2, [pc, #592]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 800349a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800349e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80034a2:	e00a      	b.n	80034ba <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034a4:	f7fd fa7e 	bl	80009a4 <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d901      	bls.n	80034ba <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 80034b6:	2303      	movs	r3, #3
 80034b8:	e2d3      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80034ba:	4b8c      	ldr	r3, [pc, #560]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 80034bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80034c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d0ed      	beq.n	80034a4 <HAL_RCC_OscConfig+0x7ec>
 80034c8:	e053      	b.n	8003572 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80034ca:	4b88      	ldr	r3, [pc, #544]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 80034cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80034d0:	4a86      	ldr	r2, [pc, #536]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 80034d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80034d6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80034da:	e00a      	b.n	80034f2 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034dc:	f7fd fa62 	bl	80009a4 <HAL_GetTick>
 80034e0:	4602      	mov	r2, r0
 80034e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d901      	bls.n	80034f2 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e2b7      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80034f2:	4b7e      	ldr	r3, [pc, #504]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 80034f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80034f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d1ed      	bne.n	80034dc <HAL_RCC_OscConfig+0x824>
 8003500:	e037      	b.n	8003572 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8003502:	f7fd fa4f 	bl	80009a4 <HAL_GetTick>
 8003506:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003508:	e00a      	b.n	8003520 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800350a:	f7fd fa4b 	bl	80009a4 <HAL_GetTick>
 800350e:	4602      	mov	r2, r0
 8003510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	f241 3288 	movw	r2, #5000	; 0x1388
 8003518:	4293      	cmp	r3, r2
 800351a:	d901      	bls.n	8003520 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 800351c:	2303      	movs	r3, #3
 800351e:	e2a0      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003520:	4b72      	ldr	r3, [pc, #456]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 8003522:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003526:	f003 0302 	and.w	r3, r3, #2
 800352a:	2b00      	cmp	r3, #0
 800352c:	d1ed      	bne.n	800350a <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800352e:	4b6f      	ldr	r3, [pc, #444]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 8003530:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003534:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003538:	2b00      	cmp	r3, #0
 800353a:	d01a      	beq.n	8003572 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800353c:	4b6b      	ldr	r3, [pc, #428]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 800353e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003542:	4a6a      	ldr	r2, [pc, #424]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 8003544:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003548:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800354c:	e00a      	b.n	8003564 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800354e:	f7fd fa29 	bl	80009a4 <HAL_GetTick>
 8003552:	4602      	mov	r2, r0
 8003554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003556:	1ad3      	subs	r3, r2, r3
 8003558:	f241 3288 	movw	r2, #5000	; 0x1388
 800355c:	4293      	cmp	r3, r2
 800355e:	d901      	bls.n	8003564 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e27e      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003564:	4b61      	ldr	r3, [pc, #388]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 8003566:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800356a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800356e:	2b00      	cmp	r3, #0
 8003570:	d1ed      	bne.n	800354e <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003572:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8003576:	2b01      	cmp	r3, #1
 8003578:	d107      	bne.n	800358a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800357a:	4b5c      	ldr	r3, [pc, #368]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 800357c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003580:	4a5a      	ldr	r2, [pc, #360]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 8003582:	f023 0304 	bic.w	r3, r3, #4
 8003586:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0320 	and.w	r3, r3, #32
 8003592:	2b00      	cmp	r3, #0
 8003594:	d036      	beq.n	8003604 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800359a:	2b00      	cmp	r3, #0
 800359c:	d019      	beq.n	80035d2 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800359e:	4b53      	ldr	r3, [pc, #332]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a52      	ldr	r2, [pc, #328]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 80035a4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80035a8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80035aa:	f7fd f9fb 	bl	80009a4 <HAL_GetTick>
 80035ae:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80035b0:	e008      	b.n	80035c4 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80035b2:	f7fd f9f7 	bl	80009a4 <HAL_GetTick>
 80035b6:	4602      	mov	r2, r0
 80035b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d901      	bls.n	80035c4 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 80035c0:	2303      	movs	r3, #3
 80035c2:	e24e      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80035c4:	4b49      	ldr	r3, [pc, #292]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d0f0      	beq.n	80035b2 <HAL_RCC_OscConfig+0x8fa>
 80035d0:	e018      	b.n	8003604 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 80035d2:	4b46      	ldr	r3, [pc, #280]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a45      	ldr	r2, [pc, #276]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 80035d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035dc:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80035de:	f7fd f9e1 	bl	80009a4 <HAL_GetTick>
 80035e2:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80035e4:	e008      	b.n	80035f8 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80035e6:	f7fd f9dd 	bl	80009a4 <HAL_GetTick>
 80035ea:	4602      	mov	r2, r0
 80035ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d901      	bls.n	80035f8 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80035f4:	2303      	movs	r3, #3
 80035f6:	e234      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80035f8:	4b3c      	ldr	r3, [pc, #240]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d1f0      	bne.n	80035e6 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800360c:	2b00      	cmp	r3, #0
 800360e:	d036      	beq.n	800367e <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003614:	2b00      	cmp	r3, #0
 8003616:	d019      	beq.n	800364c <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8003618:	4b34      	ldr	r3, [pc, #208]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a33      	ldr	r2, [pc, #204]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 800361e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003622:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003624:	f7fd f9be 	bl	80009a4 <HAL_GetTick>
 8003628:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800362a:	e008      	b.n	800363e <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800362c:	f7fd f9ba 	bl	80009a4 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	2b02      	cmp	r3, #2
 8003638:	d901      	bls.n	800363e <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e211      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800363e:	4b2b      	ldr	r3, [pc, #172]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d0f0      	beq.n	800362c <HAL_RCC_OscConfig+0x974>
 800364a:	e018      	b.n	800367e <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 800364c:	4b27      	ldr	r3, [pc, #156]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a26      	ldr	r2, [pc, #152]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 8003652:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003656:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003658:	f7fd f9a4 	bl	80009a4 <HAL_GetTick>
 800365c:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800365e:	e008      	b.n	8003672 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8003660:	f7fd f9a0 	bl	80009a4 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b02      	cmp	r3, #2
 800366c:	d901      	bls.n	8003672 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e1f7      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8003672:	4b1e      	ldr	r3, [pc, #120]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d1f0      	bne.n	8003660 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003686:	2b00      	cmp	r3, #0
 8003688:	d07f      	beq.n	800378a <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800368e:	2b00      	cmp	r3, #0
 8003690:	d062      	beq.n	8003758 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8003692:	4b16      	ldr	r3, [pc, #88]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	4a15      	ldr	r2, [pc, #84]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 8003698:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800369c:	6093      	str	r3, [r2, #8]
 800369e:	4b13      	ldr	r3, [pc, #76]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036aa:	4910      	ldr	r1, [pc, #64]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b4:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 80036b8:	d309      	bcc.n	80036ce <HAL_RCC_OscConfig+0xa16>
 80036ba:	4b0c      	ldr	r3, [pc, #48]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 80036bc:	68db      	ldr	r3, [r3, #12]
 80036be:	f023 021f 	bic.w	r2, r3, #31
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6a1b      	ldr	r3, [r3, #32]
 80036c6:	4909      	ldr	r1, [pc, #36]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 80036c8:	4313      	orrs	r3, r2
 80036ca:	60cb      	str	r3, [r1, #12]
 80036cc:	e02a      	b.n	8003724 <HAL_RCC_OscConfig+0xa6c>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	da0c      	bge.n	80036f0 <HAL_RCC_OscConfig+0xa38>
 80036d6:	4b05      	ldr	r3, [pc, #20]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	015b      	lsls	r3, r3, #5
 80036e4:	4901      	ldr	r1, [pc, #4]	; (80036ec <HAL_RCC_OscConfig+0xa34>)
 80036e6:	4313      	orrs	r3, r2
 80036e8:	60cb      	str	r3, [r1, #12]
 80036ea:	e01b      	b.n	8003724 <HAL_RCC_OscConfig+0xa6c>
 80036ec:	46020c00 	.word	0x46020c00
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036f8:	d30a      	bcc.n	8003710 <HAL_RCC_OscConfig+0xa58>
 80036fa:	4ba1      	ldr	r3, [pc, #644]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6a1b      	ldr	r3, [r3, #32]
 8003706:	029b      	lsls	r3, r3, #10
 8003708:	499d      	ldr	r1, [pc, #628]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 800370a:	4313      	orrs	r3, r2
 800370c:	60cb      	str	r3, [r1, #12]
 800370e:	e009      	b.n	8003724 <HAL_RCC_OscConfig+0xa6c>
 8003710:	4b9b      	ldr	r3, [pc, #620]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6a1b      	ldr	r3, [r3, #32]
 800371c:	03db      	lsls	r3, r3, #15
 800371e:	4998      	ldr	r1, [pc, #608]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 8003720:	4313      	orrs	r3, r2
 8003722:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8003724:	4b96      	ldr	r3, [pc, #600]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a95      	ldr	r2, [pc, #596]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 800372a:	f043 0310 	orr.w	r3, r3, #16
 800372e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003730:	f7fd f938 	bl	80009a4 <HAL_GetTick>
 8003734:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8003736:	e008      	b.n	800374a <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8003738:	f7fd f934 	bl	80009a4 <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	2b02      	cmp	r3, #2
 8003744:	d901      	bls.n	800374a <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e18b      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800374a:	4b8d      	ldr	r3, [pc, #564]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 0320 	and.w	r3, r3, #32
 8003752:	2b00      	cmp	r3, #0
 8003754:	d0f0      	beq.n	8003738 <HAL_RCC_OscConfig+0xa80>
 8003756:	e018      	b.n	800378a <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8003758:	4b89      	ldr	r3, [pc, #548]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a88      	ldr	r2, [pc, #544]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 800375e:	f023 0310 	bic.w	r3, r3, #16
 8003762:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003764:	f7fd f91e 	bl	80009a4 <HAL_GetTick>
 8003768:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800376a:	e008      	b.n	800377e <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 800376c:	f7fd f91a 	bl	80009a4 <HAL_GetTick>
 8003770:	4602      	mov	r2, r0
 8003772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	2b02      	cmp	r3, #2
 8003778:	d901      	bls.n	800377e <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 800377a:	2303      	movs	r3, #3
 800377c:	e171      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800377e:	4b80      	ldr	r3, [pc, #512]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0320 	and.w	r3, r3, #32
 8003786:	2b00      	cmp	r3, #0
 8003788:	d1f0      	bne.n	800376c <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800378e:	2b00      	cmp	r3, #0
 8003790:	f000 8166 	beq.w	8003a60 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8003794:	2300      	movs	r3, #0
 8003796:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800379a:	4b79      	ldr	r3, [pc, #484]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 800379c:	69db      	ldr	r3, [r3, #28]
 800379e:	f003 030c 	and.w	r3, r3, #12
 80037a2:	2b0c      	cmp	r3, #12
 80037a4:	f000 80f2 	beq.w	800398c <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	f040 80c5 	bne.w	800393c <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80037b2:	4b73      	ldr	r3, [pc, #460]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a72      	ldr	r2, [pc, #456]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 80037b8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80037bc:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80037be:	f7fd f8f1 	bl	80009a4 <HAL_GetTick>
 80037c2:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80037c4:	e008      	b.n	80037d8 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037c6:	f7fd f8ed 	bl	80009a4 <HAL_GetTick>
 80037ca:	4602      	mov	r2, r0
 80037cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037ce:	1ad3      	subs	r3, r2, r3
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d901      	bls.n	80037d8 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	e144      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80037d8:	4b69      	ldr	r3, [pc, #420]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d1f0      	bne.n	80037c6 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037e4:	4b66      	ldr	r3, [pc, #408]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 80037e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80037ea:	f003 0304 	and.w	r3, r3, #4
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d111      	bne.n	8003816 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 80037f2:	4b63      	ldr	r3, [pc, #396]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 80037f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80037f8:	4a61      	ldr	r2, [pc, #388]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 80037fa:	f043 0304 	orr.w	r3, r3, #4
 80037fe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8003802:	4b5f      	ldr	r3, [pc, #380]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 8003804:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003808:	f003 0304 	and.w	r3, r3, #4
 800380c:	60fb      	str	r3, [r7, #12]
 800380e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8003810:	2301      	movs	r3, #1
 8003812:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8003816:	4b5b      	ldr	r3, [pc, #364]	; (8003984 <HAL_RCC_OscConfig+0xccc>)
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800381e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003822:	d102      	bne.n	800382a <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8003824:	2301      	movs	r3, #1
 8003826:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800382a:	4b56      	ldr	r3, [pc, #344]	; (8003984 <HAL_RCC_OscConfig+0xccc>)
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	4a55      	ldr	r2, [pc, #340]	; (8003984 <HAL_RCC_OscConfig+0xccc>)
 8003830:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003834:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8003836:	4b52      	ldr	r3, [pc, #328]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 8003838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800383a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800383e:	f023 0303 	bic.w	r3, r3, #3
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800384a:	3a01      	subs	r2, #1
 800384c:	0212      	lsls	r2, r2, #8
 800384e:	4311      	orrs	r1, r2
 8003850:	687a      	ldr	r2, [r7, #4]
 8003852:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003854:	430a      	orrs	r2, r1
 8003856:	494a      	ldr	r1, [pc, #296]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 8003858:	4313      	orrs	r3, r2
 800385a:	628b      	str	r3, [r1, #40]	; 0x28
 800385c:	4b48      	ldr	r3, [pc, #288]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 800385e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003860:	4b49      	ldr	r3, [pc, #292]	; (8003988 <HAL_RCC_OscConfig+0xcd0>)
 8003862:	4013      	ands	r3, r2
 8003864:	687a      	ldr	r2, [r7, #4]
 8003866:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003868:	3a01      	subs	r2, #1
 800386a:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003872:	3a01      	subs	r2, #1
 8003874:	0252      	lsls	r2, r2, #9
 8003876:	b292      	uxth	r2, r2
 8003878:	4311      	orrs	r1, r2
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800387e:	3a01      	subs	r2, #1
 8003880:	0412      	lsls	r2, r2, #16
 8003882:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8003886:	4311      	orrs	r1, r2
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800388c:	3a01      	subs	r2, #1
 800388e:	0612      	lsls	r2, r2, #24
 8003890:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8003894:	430a      	orrs	r2, r1
 8003896:	493a      	ldr	r1, [pc, #232]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 8003898:	4313      	orrs	r3, r2
 800389a:	634b      	str	r3, [r1, #52]	; 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800389c:	4b38      	ldr	r3, [pc, #224]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 800389e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038a0:	4a37      	ldr	r2, [pc, #220]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 80038a2:	f023 0310 	bic.w	r3, r3, #16
 80038a6:	6293      	str	r3, [r2, #40]	; 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038ac:	4a34      	ldr	r2, [pc, #208]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 80038ae:	00db      	lsls	r3, r3, #3
 80038b0:	6393      	str	r3, [r2, #56]	; 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80038b2:	4b33      	ldr	r3, [pc, #204]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 80038b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b6:	4a32      	ldr	r2, [pc, #200]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 80038b8:	f043 0310 	orr.w	r3, r3, #16
 80038bc:	6293      	str	r3, [r2, #40]	; 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 80038be:	4b30      	ldr	r3, [pc, #192]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 80038c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038c2:	f023 020c 	bic.w	r2, r3, #12
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ca:	492d      	ldr	r1, [pc, #180]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 80038cc:	4313      	orrs	r3, r2
 80038ce:	628b      	str	r3, [r1, #40]	; 0x28

        if (pwrboosten == SET)
 80038d0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d105      	bne.n	80038e4 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80038d8:	4b2a      	ldr	r3, [pc, #168]	; (8003984 <HAL_RCC_OscConfig+0xccc>)
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	4a29      	ldr	r2, [pc, #164]	; (8003984 <HAL_RCC_OscConfig+0xccc>)
 80038de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038e2:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 80038e4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d107      	bne.n	80038fc <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 80038ec:	4b24      	ldr	r3, [pc, #144]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 80038ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038f2:	4a23      	ldr	r2, [pc, #140]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 80038f4:	f023 0304 	bic.w	r3, r3, #4
 80038f8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80038fc:	4b20      	ldr	r3, [pc, #128]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 80038fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003900:	4a1f      	ldr	r2, [pc, #124]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 8003902:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003906:	6293      	str	r3, [r2, #40]	; 0x28

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8003908:	4b1d      	ldr	r3, [pc, #116]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a1c      	ldr	r2, [pc, #112]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 800390e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003912:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003914:	f7fd f846 	bl	80009a4 <HAL_GetTick>
 8003918:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800391a:	e008      	b.n	800392e <HAL_RCC_OscConfig+0xc76>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800391c:	f7fd f842 	bl	80009a4 <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	2b02      	cmp	r3, #2
 8003928:	d901      	bls.n	800392e <HAL_RCC_OscConfig+0xc76>
          {
            return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e099      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800392e:	4b14      	ldr	r3, [pc, #80]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d0f0      	beq.n	800391c <HAL_RCC_OscConfig+0xc64>
 800393a:	e091      	b.n	8003a60 <HAL_RCC_OscConfig+0xda8>
        }
      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800393c:	4b10      	ldr	r3, [pc, #64]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a0f      	ldr	r2, [pc, #60]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 8003942:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003946:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003948:	f7fd f82c 	bl	80009a4 <HAL_GetTick>
 800394c:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800394e:	e008      	b.n	8003962 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003950:	f7fd f828 	bl	80009a4 <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	2b02      	cmp	r3, #2
 800395c:	d901      	bls.n	8003962 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e07f      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003962:	4b07      	ldr	r3, [pc, #28]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1f0      	bne.n	8003950 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800396e:	4b04      	ldr	r3, [pc, #16]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 8003970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003972:	4a03      	ldr	r2, [pc, #12]	; (8003980 <HAL_RCC_OscConfig+0xcc8>)
 8003974:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8003978:	f023 0303 	bic.w	r3, r3, #3
 800397c:	6293      	str	r3, [r2, #40]	; 0x28
 800397e:	e06f      	b.n	8003a60 <HAL_RCC_OscConfig+0xda8>
 8003980:	46020c00 	.word	0x46020c00
 8003984:	46020800 	.word	0x46020800
 8003988:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800398c:	4b37      	ldr	r3, [pc, #220]	; (8003a6c <HAL_RCC_OscConfig+0xdb4>)
 800398e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003990:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003992:	4b36      	ldr	r3, [pc, #216]	; (8003a6c <HAL_RCC_OscConfig+0xdb4>)
 8003994:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003996:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800399c:	2b01      	cmp	r3, #1
 800399e:	d039      	beq.n	8003a14 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	f003 0203 	and.w	r2, r3, #3
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d132      	bne.n	8003a14 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	0a1b      	lsrs	r3, r3, #8
 80039b2:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ba:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80039bc:	429a      	cmp	r2, r3
 80039be:	d129      	bne.n	8003a14 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80039c0:	69fb      	ldr	r3, [r7, #28]
 80039c2:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d122      	bne.n	8003a14 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039d8:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80039da:	429a      	cmp	r2, r3
 80039dc:	d11a      	bne.n	8003a14 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	0a5b      	lsrs	r3, r3, #9
 80039e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039ea:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d111      	bne.n	8003a14 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80039f0:	69bb      	ldr	r3, [r7, #24]
 80039f2:	0c1b      	lsrs	r3, r3, #16
 80039f4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039fc:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d108      	bne.n	8003a14 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	0e1b      	lsrs	r3, r3, #24
 8003a06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a0e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d001      	beq.n	8003a18 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e024      	b.n	8003a62 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003a18:	4b14      	ldr	r3, [pc, #80]	; (8003a6c <HAL_RCC_OscConfig+0xdb4>)
 8003a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a1c:	08db      	lsrs	r3, r3, #3
 8003a1e:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d01a      	beq.n	8003a60 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8003a2a:	4b10      	ldr	r3, [pc, #64]	; (8003a6c <HAL_RCC_OscConfig+0xdb4>)
 8003a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a2e:	4a0f      	ldr	r2, [pc, #60]	; (8003a6c <HAL_RCC_OscConfig+0xdb4>)
 8003a30:	f023 0310 	bic.w	r3, r3, #16
 8003a34:	6293      	str	r3, [r2, #40]	; 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a36:	f7fc ffb5 	bl	80009a4 <HAL_GetTick>
 8003a3a:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8003a3c:	bf00      	nop
 8003a3e:	f7fc ffb1 	bl	80009a4 <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d0f9      	beq.n	8003a3e <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a4e:	4a07      	ldr	r2, [pc, #28]	; (8003a6c <HAL_RCC_OscConfig+0xdb4>)
 8003a50:	00db      	lsls	r3, r3, #3
 8003a52:	6393      	str	r3, [r2, #56]	; 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8003a54:	4b05      	ldr	r3, [pc, #20]	; (8003a6c <HAL_RCC_OscConfig+0xdb4>)
 8003a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a58:	4a04      	ldr	r2, [pc, #16]	; (8003a6c <HAL_RCC_OscConfig+0xdb4>)
 8003a5a:	f043 0310 	orr.w	r3, r3, #16
 8003a5e:	6293      	str	r3, [r2, #40]	; 0x28
      }
    }
  }
  return HAL_OK;
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3738      	adds	r7, #56	; 0x38
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	46020c00 	.word	0x46020c00

08003a70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b086      	sub	sp, #24
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d101      	bne.n	8003a84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e1d9      	b.n	8003e38 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a84:	4b9b      	ldr	r3, [pc, #620]	; (8003cf4 <HAL_RCC_ClockConfig+0x284>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 030f 	and.w	r3, r3, #15
 8003a8c:	683a      	ldr	r2, [r7, #0]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d910      	bls.n	8003ab4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a92:	4b98      	ldr	r3, [pc, #608]	; (8003cf4 <HAL_RCC_ClockConfig+0x284>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f023 020f 	bic.w	r2, r3, #15
 8003a9a:	4996      	ldr	r1, [pc, #600]	; (8003cf4 <HAL_RCC_ClockConfig+0x284>)
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aa2:	4b94      	ldr	r3, [pc, #592]	; (8003cf4 <HAL_RCC_ClockConfig+0x284>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 030f 	and.w	r3, r3, #15
 8003aaa:	683a      	ldr	r2, [r7, #0]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d001      	beq.n	8003ab4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e1c1      	b.n	8003e38 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0310 	and.w	r3, r3, #16
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d010      	beq.n	8003ae2 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	695a      	ldr	r2, [r3, #20]
 8003ac4:	4b8c      	ldr	r3, [pc, #560]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d908      	bls.n	8003ae2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8003ad0:	4b89      	ldr	r3, [pc, #548]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	695b      	ldr	r3, [r3, #20]
 8003adc:	4986      	ldr	r1, [pc, #536]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0308 	and.w	r3, r3, #8
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d012      	beq.n	8003b14 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	691a      	ldr	r2, [r3, #16]
 8003af2:	4b81      	ldr	r3, [pc, #516]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003af4:	6a1b      	ldr	r3, [r3, #32]
 8003af6:	091b      	lsrs	r3, r3, #4
 8003af8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d909      	bls.n	8003b14 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8003b00:	4b7d      	ldr	r3, [pc, #500]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003b02:	6a1b      	ldr	r3, [r3, #32]
 8003b04:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	691b      	ldr	r3, [r3, #16]
 8003b0c:	011b      	lsls	r3, r3, #4
 8003b0e:	497a      	ldr	r1, [pc, #488]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003b10:	4313      	orrs	r3, r2
 8003b12:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0304 	and.w	r3, r3, #4
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d010      	beq.n	8003b42 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	68da      	ldr	r2, [r3, #12]
 8003b24:	4b74      	ldr	r3, [pc, #464]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003b26:	6a1b      	ldr	r3, [r3, #32]
 8003b28:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d908      	bls.n	8003b42 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8003b30:	4b71      	ldr	r3, [pc, #452]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003b32:	6a1b      	ldr	r3, [r3, #32]
 8003b34:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	68db      	ldr	r3, [r3, #12]
 8003b3c:	496e      	ldr	r1, [pc, #440]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d010      	beq.n	8003b70 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	689a      	ldr	r2, [r3, #8]
 8003b52:	4b69      	ldr	r3, [pc, #420]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003b54:	6a1b      	ldr	r3, [r3, #32]
 8003b56:	f003 030f 	and.w	r3, r3, #15
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d908      	bls.n	8003b70 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8003b5e:	4b66      	ldr	r3, [pc, #408]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003b60:	6a1b      	ldr	r3, [r3, #32]
 8003b62:	f023 020f 	bic.w	r2, r3, #15
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	4963      	ldr	r1, [pc, #396]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 0301 	and.w	r3, r3, #1
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	f000 80d2 	beq.w	8003d22 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	2b03      	cmp	r3, #3
 8003b88:	d143      	bne.n	8003c12 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b8a:	4b5b      	ldr	r3, [pc, #364]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003b8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b90:	f003 0304 	and.w	r3, r3, #4
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d110      	bne.n	8003bba <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003b98:	4b57      	ldr	r3, [pc, #348]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003b9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b9e:	4a56      	ldr	r2, [pc, #344]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003ba0:	f043 0304 	orr.w	r3, r3, #4
 8003ba4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8003ba8:	4b53      	ldr	r3, [pc, #332]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003baa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bae:	f003 0304 	and.w	r3, r3, #4
 8003bb2:	60bb      	str	r3, [r7, #8]
 8003bb4:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8003bba:	f7fc fef3 	bl	80009a4 <HAL_GetTick>
 8003bbe:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8003bc0:	4b4e      	ldr	r3, [pc, #312]	; (8003cfc <HAL_RCC_ClockConfig+0x28c>)
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d00f      	beq.n	8003bec <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8003bcc:	e008      	b.n	8003be0 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8003bce:	f7fc fee9 	bl	80009a4 <HAL_GetTick>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	2b02      	cmp	r3, #2
 8003bda:	d901      	bls.n	8003be0 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e12b      	b.n	8003e38 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8003be0:	4b46      	ldr	r3, [pc, #280]	; (8003cfc <HAL_RCC_ClockConfig+0x28c>)
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d0f0      	beq.n	8003bce <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003bec:	7dfb      	ldrb	r3, [r7, #23]
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d107      	bne.n	8003c02 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003bf2:	4b41      	ldr	r3, [pc, #260]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003bf4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bf8:	4a3f      	ldr	r2, [pc, #252]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003bfa:	f023 0304 	bic.w	r3, r3, #4
 8003bfe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003c02:	4b3d      	ldr	r3, [pc, #244]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d121      	bne.n	8003c52 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e112      	b.n	8003e38 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d107      	bne.n	8003c2a <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c1a:	4b37      	ldr	r3, [pc, #220]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d115      	bne.n	8003c52 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e106      	b.n	8003e38 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d107      	bne.n	8003c42 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003c32:	4b31      	ldr	r3, [pc, #196]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0304 	and.w	r3, r3, #4
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d109      	bne.n	8003c52 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e0fa      	b.n	8003e38 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c42:	4b2d      	ldr	r3, [pc, #180]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d101      	bne.n	8003c52 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e0f2      	b.n	8003e38 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8003c52:	4b29      	ldr	r3, [pc, #164]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003c54:	69db      	ldr	r3, [r3, #28]
 8003c56:	f023 0203 	bic.w	r2, r3, #3
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	4926      	ldr	r1, [pc, #152]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8003c64:	f7fc fe9e 	bl	80009a4 <HAL_GetTick>
 8003c68:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	2b03      	cmp	r3, #3
 8003c70:	d112      	bne.n	8003c98 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c72:	e00a      	b.n	8003c8a <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c74:	f7fc fe96 	bl	80009a4 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d901      	bls.n	8003c8a <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e0d6      	b.n	8003e38 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c8a:	4b1b      	ldr	r3, [pc, #108]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003c8c:	69db      	ldr	r3, [r3, #28]
 8003c8e:	f003 030c 	and.w	r3, r3, #12
 8003c92:	2b0c      	cmp	r3, #12
 8003c94:	d1ee      	bne.n	8003c74 <HAL_RCC_ClockConfig+0x204>
 8003c96:	e044      	b.n	8003d22 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	d112      	bne.n	8003cc6 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ca0:	e00a      	b.n	8003cb8 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ca2:	f7fc fe7f 	bl	80009a4 <HAL_GetTick>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d901      	bls.n	8003cb8 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	e0bf      	b.n	8003e38 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003cb8:	4b0f      	ldr	r3, [pc, #60]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003cba:	69db      	ldr	r3, [r3, #28]
 8003cbc:	f003 030c 	and.w	r3, r3, #12
 8003cc0:	2b08      	cmp	r3, #8
 8003cc2:	d1ee      	bne.n	8003ca2 <HAL_RCC_ClockConfig+0x232>
 8003cc4:	e02d      	b.n	8003d22 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d123      	bne.n	8003d16 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003cce:	e00a      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cd0:	f7fc fe68 	bl	80009a4 <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d901      	bls.n	8003ce6 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e0a8      	b.n	8003e38 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003ce6:	4b04      	ldr	r3, [pc, #16]	; (8003cf8 <HAL_RCC_ClockConfig+0x288>)
 8003ce8:	69db      	ldr	r3, [r3, #28]
 8003cea:	f003 030c 	and.w	r3, r3, #12
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d1ee      	bne.n	8003cd0 <HAL_RCC_ClockConfig+0x260>
 8003cf2:	e016      	b.n	8003d22 <HAL_RCC_ClockConfig+0x2b2>
 8003cf4:	40022000 	.word	0x40022000
 8003cf8:	46020c00 	.word	0x46020c00
 8003cfc:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d00:	f7fc fe50 	bl	80009a4 <HAL_GetTick>
 8003d04:	4602      	mov	r2, r0
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d901      	bls.n	8003d16 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e090      	b.n	8003e38 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d16:	4b4a      	ldr	r3, [pc, #296]	; (8003e40 <HAL_RCC_ClockConfig+0x3d0>)
 8003d18:	69db      	ldr	r3, [r3, #28]
 8003d1a:	f003 030c 	and.w	r3, r3, #12
 8003d1e:	2b04      	cmp	r3, #4
 8003d20:	d1ee      	bne.n	8003d00 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0302 	and.w	r3, r3, #2
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d010      	beq.n	8003d50 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	689a      	ldr	r2, [r3, #8]
 8003d32:	4b43      	ldr	r3, [pc, #268]	; (8003e40 <HAL_RCC_ClockConfig+0x3d0>)
 8003d34:	6a1b      	ldr	r3, [r3, #32]
 8003d36:	f003 030f 	and.w	r3, r3, #15
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d208      	bcs.n	8003d50 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8003d3e:	4b40      	ldr	r3, [pc, #256]	; (8003e40 <HAL_RCC_ClockConfig+0x3d0>)
 8003d40:	6a1b      	ldr	r3, [r3, #32]
 8003d42:	f023 020f 	bic.w	r2, r3, #15
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	493d      	ldr	r1, [pc, #244]	; (8003e40 <HAL_RCC_ClockConfig+0x3d0>)
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d50:	4b3c      	ldr	r3, [pc, #240]	; (8003e44 <HAL_RCC_ClockConfig+0x3d4>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 030f 	and.w	r3, r3, #15
 8003d58:	683a      	ldr	r2, [r7, #0]
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d210      	bcs.n	8003d80 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d5e:	4b39      	ldr	r3, [pc, #228]	; (8003e44 <HAL_RCC_ClockConfig+0x3d4>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f023 020f 	bic.w	r2, r3, #15
 8003d66:	4937      	ldr	r1, [pc, #220]	; (8003e44 <HAL_RCC_ClockConfig+0x3d4>)
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d6e:	4b35      	ldr	r3, [pc, #212]	; (8003e44 <HAL_RCC_ClockConfig+0x3d4>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 030f 	and.w	r3, r3, #15
 8003d76:	683a      	ldr	r2, [r7, #0]
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	d001      	beq.n	8003d80 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e05b      	b.n	8003e38 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0304 	and.w	r3, r3, #4
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d010      	beq.n	8003dae <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	68da      	ldr	r2, [r3, #12]
 8003d90:	4b2b      	ldr	r3, [pc, #172]	; (8003e40 <HAL_RCC_ClockConfig+0x3d0>)
 8003d92:	6a1b      	ldr	r3, [r3, #32]
 8003d94:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d208      	bcs.n	8003dae <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8003d9c:	4b28      	ldr	r3, [pc, #160]	; (8003e40 <HAL_RCC_ClockConfig+0x3d0>)
 8003d9e:	6a1b      	ldr	r3, [r3, #32]
 8003da0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	4925      	ldr	r1, [pc, #148]	; (8003e40 <HAL_RCC_ClockConfig+0x3d0>)
 8003daa:	4313      	orrs	r3, r2
 8003dac:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 0308 	and.w	r3, r3, #8
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d012      	beq.n	8003de0 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	691a      	ldr	r2, [r3, #16]
 8003dbe:	4b20      	ldr	r3, [pc, #128]	; (8003e40 <HAL_RCC_ClockConfig+0x3d0>)
 8003dc0:	6a1b      	ldr	r3, [r3, #32]
 8003dc2:	091b      	lsrs	r3, r3, #4
 8003dc4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d209      	bcs.n	8003de0 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8003dcc:	4b1c      	ldr	r3, [pc, #112]	; (8003e40 <HAL_RCC_ClockConfig+0x3d0>)
 8003dce:	6a1b      	ldr	r3, [r3, #32]
 8003dd0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	691b      	ldr	r3, [r3, #16]
 8003dd8:	011b      	lsls	r3, r3, #4
 8003dda:	4919      	ldr	r1, [pc, #100]	; (8003e40 <HAL_RCC_ClockConfig+0x3d0>)
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0310 	and.w	r3, r3, #16
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d010      	beq.n	8003e0e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	695a      	ldr	r2, [r3, #20]
 8003df0:	4b13      	ldr	r3, [pc, #76]	; (8003e40 <HAL_RCC_ClockConfig+0x3d0>)
 8003df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d208      	bcs.n	8003e0e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8003dfc:	4b10      	ldr	r3, [pc, #64]	; (8003e40 <HAL_RCC_ClockConfig+0x3d0>)
 8003dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e00:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	695b      	ldr	r3, [r3, #20]
 8003e08:	490d      	ldr	r1, [pc, #52]	; (8003e40 <HAL_RCC_ClockConfig+0x3d0>)
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003e0e:	f000 f821 	bl	8003e54 <HAL_RCC_GetSysClockFreq>
 8003e12:	4602      	mov	r2, r0
 8003e14:	4b0a      	ldr	r3, [pc, #40]	; (8003e40 <HAL_RCC_ClockConfig+0x3d0>)
 8003e16:	6a1b      	ldr	r3, [r3, #32]
 8003e18:	f003 030f 	and.w	r3, r3, #15
 8003e1c:	490a      	ldr	r1, [pc, #40]	; (8003e48 <HAL_RCC_ClockConfig+0x3d8>)
 8003e1e:	5ccb      	ldrb	r3, [r1, r3]
 8003e20:	fa22 f303 	lsr.w	r3, r2, r3
 8003e24:	4a09      	ldr	r2, [pc, #36]	; (8003e4c <HAL_RCC_ClockConfig+0x3dc>)
 8003e26:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003e28:	4b09      	ldr	r3, [pc, #36]	; (8003e50 <HAL_RCC_ClockConfig+0x3e0>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f7fc fd6f 	bl	8000910 <HAL_InitTick>
 8003e32:	4603      	mov	r3, r0
 8003e34:	73fb      	strb	r3, [r7, #15]

  return status;
 8003e36:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3718      	adds	r7, #24
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	46020c00 	.word	0x46020c00
 8003e44:	40022000 	.word	0x40022000
 8003e48:	08005174 	.word	0x08005174
 8003e4c:	200000b8 	.word	0x200000b8
 8003e50:	200000bc 	.word	0x200000bc

08003e54 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b08b      	sub	sp, #44	; 0x2c
 8003e58:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e62:	4b78      	ldr	r3, [pc, #480]	; (8004044 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003e64:	69db      	ldr	r3, [r3, #28]
 8003e66:	f003 030c 	and.w	r3, r3, #12
 8003e6a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e6c:	4b75      	ldr	r3, [pc, #468]	; (8004044 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e70:	f003 0303 	and.w	r3, r3, #3
 8003e74:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003e76:	69bb      	ldr	r3, [r7, #24]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d005      	beq.n	8003e88 <HAL_RCC_GetSysClockFreq+0x34>
 8003e7c:	69bb      	ldr	r3, [r7, #24]
 8003e7e:	2b0c      	cmp	r3, #12
 8003e80:	d121      	bne.n	8003ec6 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d11e      	bne.n	8003ec6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8003e88:	4b6e      	ldr	r3, [pc, #440]	; (8004044 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d107      	bne.n	8003ea4 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8003e94:	4b6b      	ldr	r3, [pc, #428]	; (8004044 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003e96:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003e9a:	0b1b      	lsrs	r3, r3, #12
 8003e9c:	f003 030f 	and.w	r3, r3, #15
 8003ea0:	627b      	str	r3, [r7, #36]	; 0x24
 8003ea2:	e005      	b.n	8003eb0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8003ea4:	4b67      	ldr	r3, [pc, #412]	; (8004044 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	0f1b      	lsrs	r3, r3, #28
 8003eaa:	f003 030f 	and.w	r3, r3, #15
 8003eae:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003eb0:	4a65      	ldr	r2, [pc, #404]	; (8004048 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8003eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003eb8:	627b      	str	r3, [r7, #36]	; 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003eba:	69bb      	ldr	r3, [r7, #24]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d110      	bne.n	8003ee2 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec2:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003ec4:	e00d      	b.n	8003ee2 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ec6:	4b5f      	ldr	r3, [pc, #380]	; (8004044 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003ec8:	69db      	ldr	r3, [r3, #28]
 8003eca:	f003 030c 	and.w	r3, r3, #12
 8003ece:	2b04      	cmp	r3, #4
 8003ed0:	d102      	bne.n	8003ed8 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003ed2:	4b5e      	ldr	r3, [pc, #376]	; (800404c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8003ed4:	623b      	str	r3, [r7, #32]
 8003ed6:	e004      	b.n	8003ee2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ed8:	69bb      	ldr	r3, [r7, #24]
 8003eda:	2b08      	cmp	r3, #8
 8003edc:	d101      	bne.n	8003ee2 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ede:	4b5b      	ldr	r3, [pc, #364]	; (800404c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8003ee0:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ee2:	69bb      	ldr	r3, [r7, #24]
 8003ee4:	2b0c      	cmp	r3, #12
 8003ee6:	f040 80a5 	bne.w	8004034 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8003eea:	4b56      	ldr	r3, [pc, #344]	; (8004044 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eee:	f003 0303 	and.w	r3, r3, #3
 8003ef2:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8003ef4:	4b53      	ldr	r3, [pc, #332]	; (8004044 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ef8:	0a1b      	lsrs	r3, r3, #8
 8003efa:	f003 030f 	and.w	r3, r3, #15
 8003efe:	3301      	adds	r3, #1
 8003f00:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003f02:	4b50      	ldr	r3, [pc, #320]	; (8004044 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003f04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f06:	091b      	lsrs	r3, r3, #4
 8003f08:	f003 0301 	and.w	r3, r3, #1
 8003f0c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003f0e:	4b4d      	ldr	r3, [pc, #308]	; (8004044 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003f10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f12:	08db      	lsrs	r3, r3, #3
 8003f14:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003f18:	68ba      	ldr	r2, [r7, #8]
 8003f1a:	fb02 f303 	mul.w	r3, r2, r3
 8003f1e:	ee07 3a90 	vmov	s15, r3
 8003f22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f26:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d003      	beq.n	8003f38 <HAL_RCC_GetSysClockFreq+0xe4>
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	2b03      	cmp	r3, #3
 8003f34:	d022      	beq.n	8003f7c <HAL_RCC_GetSysClockFreq+0x128>
 8003f36:	e043      	b.n	8003fc0 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	ee07 3a90 	vmov	s15, r3
 8003f3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f42:	eddf 6a43 	vldr	s13, [pc, #268]	; 8004050 <HAL_RCC_GetSysClockFreq+0x1fc>
 8003f46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f4a:	4b3e      	ldr	r3, [pc, #248]	; (8004044 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003f4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f52:	ee07 3a90 	vmov	s15, r3
 8003f56:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8003f5a:	ed97 6a01 	vldr	s12, [r7, #4]
 8003f5e:	eddf 5a3d 	vldr	s11, [pc, #244]	; 8004054 <HAL_RCC_GetSysClockFreq+0x200>
 8003f62:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f66:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8003f6a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003f6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003f7a:	e046      	b.n	800400a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	ee07 3a90 	vmov	s15, r3
 8003f82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f86:	eddf 6a32 	vldr	s13, [pc, #200]	; 8004050 <HAL_RCC_GetSysClockFreq+0x1fc>
 8003f8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f8e:	4b2d      	ldr	r3, [pc, #180]	; (8004044 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003f90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f96:	ee07 3a90 	vmov	s15, r3
 8003f9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8003f9e:	ed97 6a01 	vldr	s12, [r7, #4]
 8003fa2:	eddf 5a2c 	vldr	s11, [pc, #176]	; 8004054 <HAL_RCC_GetSysClockFreq+0x200>
 8003fa6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003faa:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8003fae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003fb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003fb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003fbe:	e024      	b.n	800400a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc2:	ee07 3a90 	vmov	s15, r3
 8003fc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	ee07 3a90 	vmov	s15, r3
 8003fd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fd4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fd8:	4b1a      	ldr	r3, [pc, #104]	; (8004044 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fe0:	ee07 3a90 	vmov	s15, r3
 8003fe4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8003fe8:	ed97 6a01 	vldr	s12, [r7, #4]
 8003fec:	eddf 5a19 	vldr	s11, [pc, #100]	; 8004054 <HAL_RCC_GetSysClockFreq+0x200>
 8003ff0:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003ff4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8003ff8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003ffc:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004000:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004004:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004008:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800400a:	4b0e      	ldr	r3, [pc, #56]	; (8004044 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800400c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800400e:	0e1b      	lsrs	r3, r3, #24
 8004010:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004014:	3301      	adds	r3, #1
 8004016:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	ee07 3a90 	vmov	s15, r3
 800401e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004022:	edd7 6a07 	vldr	s13, [r7, #28]
 8004026:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800402a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800402e:	ee17 3a90 	vmov	r3, s15
 8004032:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8004034:	6a3b      	ldr	r3, [r7, #32]
}
 8004036:	4618      	mov	r0, r3
 8004038:	372c      	adds	r7, #44	; 0x2c
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	46020c00 	.word	0x46020c00
 8004048:	08005184 	.word	0x08005184
 800404c:	00f42400 	.word	0x00f42400
 8004050:	4b742400 	.word	0x4b742400
 8004054:	46000000 	.word	0x46000000

08004058 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800405c:	f7ff fefa 	bl	8003e54 <HAL_RCC_GetSysClockFreq>
 8004060:	4602      	mov	r2, r0
 8004062:	4b07      	ldr	r3, [pc, #28]	; (8004080 <HAL_RCC_GetHCLKFreq+0x28>)
 8004064:	6a1b      	ldr	r3, [r3, #32]
 8004066:	f003 030f 	and.w	r3, r3, #15
 800406a:	4906      	ldr	r1, [pc, #24]	; (8004084 <HAL_RCC_GetHCLKFreq+0x2c>)
 800406c:	5ccb      	ldrb	r3, [r1, r3]
 800406e:	fa22 f303 	lsr.w	r3, r2, r3
 8004072:	4a05      	ldr	r2, [pc, #20]	; (8004088 <HAL_RCC_GetHCLKFreq+0x30>)
 8004074:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8004076:	4b04      	ldr	r3, [pc, #16]	; (8004088 <HAL_RCC_GetHCLKFreq+0x30>)
 8004078:	681b      	ldr	r3, [r3, #0]
}
 800407a:	4618      	mov	r0, r3
 800407c:	bd80      	pop	{r7, pc}
 800407e:	bf00      	nop
 8004080:	46020c00 	.word	0x46020c00
 8004084:	08005174 	.word	0x08005174
 8004088:	200000b8 	.word	0x200000b8

0800408c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b086      	sub	sp, #24
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004094:	4b3e      	ldr	r3, [pc, #248]	; (8004190 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004096:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800409a:	f003 0304 	and.w	r3, r3, #4
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d003      	beq.n	80040aa <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80040a2:	f7fe fd9b 	bl	8002bdc <HAL_PWREx_GetVoltageRange>
 80040a6:	6178      	str	r0, [r7, #20]
 80040a8:	e019      	b.n	80040de <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80040aa:	4b39      	ldr	r3, [pc, #228]	; (8004190 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80040ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040b0:	4a37      	ldr	r2, [pc, #220]	; (8004190 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80040b2:	f043 0304 	orr.w	r3, r3, #4
 80040b6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80040ba:	4b35      	ldr	r3, [pc, #212]	; (8004190 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80040bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040c0:	f003 0304 	and.w	r3, r3, #4
 80040c4:	60fb      	str	r3, [r7, #12]
 80040c6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80040c8:	f7fe fd88 	bl	8002bdc <HAL_PWREx_GetVoltageRange>
 80040cc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80040ce:	4b30      	ldr	r3, [pc, #192]	; (8004190 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80040d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040d4:	4a2e      	ldr	r2, [pc, #184]	; (8004190 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80040d6:	f023 0304 	bic.w	r3, r3, #4
 80040da:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80040e4:	d003      	beq.n	80040ee <RCC_SetFlashLatencyFromMSIRange+0x62>
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80040ec:	d109      	bne.n	8004102 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80040f4:	d202      	bcs.n	80040fc <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80040f6:	2301      	movs	r3, #1
 80040f8:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80040fa:	e033      	b.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80040fc:	2300      	movs	r3, #0
 80040fe:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8004100:	e030      	b.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004108:	d208      	bcs.n	800411c <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004110:	d102      	bne.n	8004118 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8004112:	2303      	movs	r3, #3
 8004114:	613b      	str	r3, [r7, #16]
 8004116:	e025      	b.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e035      	b.n	8004188 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004122:	d90f      	bls.n	8004144 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d109      	bne.n	800413e <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004130:	d902      	bls.n	8004138 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8004132:	2300      	movs	r3, #0
 8004134:	613b      	str	r3, [r7, #16]
 8004136:	e015      	b.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8004138:	2301      	movs	r3, #1
 800413a:	613b      	str	r3, [r7, #16]
 800413c:	e012      	b.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 800413e:	2300      	movs	r3, #0
 8004140:	613b      	str	r3, [r7, #16]
 8004142:	e00f      	b.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800414a:	d109      	bne.n	8004160 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004152:	d102      	bne.n	800415a <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8004154:	2301      	movs	r3, #1
 8004156:	613b      	str	r3, [r7, #16]
 8004158:	e004      	b.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800415a:	2302      	movs	r3, #2
 800415c:	613b      	str	r3, [r7, #16]
 800415e:	e001      	b.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8004160:	2301      	movs	r3, #1
 8004162:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004164:	4b0b      	ldr	r3, [pc, #44]	; (8004194 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f023 020f 	bic.w	r2, r3, #15
 800416c:	4909      	ldr	r1, [pc, #36]	; (8004194 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	4313      	orrs	r3, r2
 8004172:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8004174:	4b07      	ldr	r3, [pc, #28]	; (8004194 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 030f 	and.w	r3, r3, #15
 800417c:	693a      	ldr	r2, [r7, #16]
 800417e:	429a      	cmp	r2, r3
 8004180:	d001      	beq.n	8004186 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e000      	b.n	8004188 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8004186:	2300      	movs	r3, #0
}
 8004188:	4618      	mov	r0, r3
 800418a:	3718      	adds	r7, #24
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	46020c00 	.word	0x46020c00
 8004194:	40022000 	.word	0x40022000

08004198 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004198:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800419c:	b0ba      	sub	sp, #232	; 0xe8
 800419e:	af00      	add	r7, sp, #0
 80041a0:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80041a4:	2300      	movs	r3, #0
 80041a6:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80041aa:	2300      	movs	r3, #0
 80041ac:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80041b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80041b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b8:	f002 0401 	and.w	r4, r2, #1
 80041bc:	2500      	movs	r5, #0
 80041be:	ea54 0305 	orrs.w	r3, r4, r5
 80041c2:	d00b      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80041c4:	4bcb      	ldr	r3, [pc, #812]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80041c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80041ca:	f023 0103 	bic.w	r1, r3, #3
 80041ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80041d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041d4:	4ac7      	ldr	r2, [pc, #796]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80041d6:	430b      	orrs	r3, r1
 80041d8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80041dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80041e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041e4:	f002 0802 	and.w	r8, r2, #2
 80041e8:	f04f 0900 	mov.w	r9, #0
 80041ec:	ea58 0309 	orrs.w	r3, r8, r9
 80041f0:	d00b      	beq.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80041f2:	4bc0      	ldr	r3, [pc, #768]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80041f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80041f8:	f023 010c 	bic.w	r1, r3, #12
 80041fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004200:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004202:	4abc      	ldr	r2, [pc, #752]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004204:	430b      	orrs	r3, r1
 8004206:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800420a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800420e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004212:	f002 0a04 	and.w	sl, r2, #4
 8004216:	f04f 0b00 	mov.w	fp, #0
 800421a:	ea5a 030b 	orrs.w	r3, sl, fp
 800421e:	d00b      	beq.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8004220:	4bb4      	ldr	r3, [pc, #720]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004222:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004226:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800422a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800422e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004230:	4ab0      	ldr	r2, [pc, #704]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004232:	430b      	orrs	r3, r1
 8004234:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004238:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800423c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004240:	f002 0308 	and.w	r3, r2, #8
 8004244:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004248:	2300      	movs	r3, #0
 800424a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800424e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8004252:	460b      	mov	r3, r1
 8004254:	4313      	orrs	r3, r2
 8004256:	d00b      	beq.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8004258:	4ba6      	ldr	r3, [pc, #664]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800425a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800425e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004262:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004266:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004268:	4aa2      	ldr	r2, [pc, #648]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800426a:	430b      	orrs	r3, r1
 800426c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004270:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004278:	f002 0310 	and.w	r3, r2, #16
 800427c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004280:	2300      	movs	r3, #0
 8004282:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004286:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800428a:	460b      	mov	r3, r1
 800428c:	4313      	orrs	r3, r2
 800428e:	d00b      	beq.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8004290:	4b98      	ldr	r3, [pc, #608]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004292:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004296:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800429a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800429e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042a0:	4a94      	ldr	r2, [pc, #592]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80042a2:	430b      	orrs	r3, r1
 80042a4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80042a8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80042ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b0:	f002 0320 	and.w	r3, r2, #32
 80042b4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80042b8:	2300      	movs	r3, #0
 80042ba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80042be:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 80042c2:	460b      	mov	r3, r1
 80042c4:	4313      	orrs	r3, r2
 80042c6:	d00b      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80042c8:	4b8a      	ldr	r3, [pc, #552]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80042ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80042ce:	f023 0107 	bic.w	r1, r3, #7
 80042d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80042d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042d8:	4a86      	ldr	r2, [pc, #536]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80042da:	430b      	orrs	r3, r1
 80042dc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80042e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80042e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e8:	f002 0340 	and.w	r3, r2, #64	; 0x40
 80042ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80042f0:	2300      	movs	r3, #0
 80042f2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80042f6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 80042fa:	460b      	mov	r3, r1
 80042fc:	4313      	orrs	r3, r2
 80042fe:	d00b      	beq.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8004300:	4b7c      	ldr	r3, [pc, #496]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004302:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004306:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
 800430a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800430e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004310:	4a78      	ldr	r2, [pc, #480]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004312:	430b      	orrs	r3, r1
 8004314:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004318:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800431c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004320:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8004324:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004328:	2300      	movs	r3, #0
 800432a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800432e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004332:	460b      	mov	r3, r1
 8004334:	4313      	orrs	r3, r2
 8004336:	d00b      	beq.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8004338:	4b6e      	ldr	r3, [pc, #440]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800433a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800433e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004342:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004346:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004348:	4a6a      	ldr	r2, [pc, #424]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800434a:	430b      	orrs	r3, r1
 800434c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004350:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004358:	f402 7380 	and.w	r3, r2, #256	; 0x100
 800435c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004360:	2300      	movs	r3, #0
 8004362:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004366:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800436a:	460b      	mov	r3, r1
 800436c:	4313      	orrs	r3, r2
 800436e:	d00b      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8004370:	4b60      	ldr	r3, [pc, #384]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004372:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004376:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800437a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800437e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004380:	4a5c      	ldr	r2, [pc, #368]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004382:	430b      	orrs	r3, r1
 8004384:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004388:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800438c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004390:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8004394:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004398:	2300      	movs	r3, #0
 800439a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800439e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 80043a2:	460b      	mov	r3, r1
 80043a4:	4313      	orrs	r3, r2
 80043a6:	d00b      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80043a8:	4b52      	ldr	r3, [pc, #328]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80043aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80043ae:	f423 4140 	bic.w	r1, r3, #49152	; 0xc000
 80043b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80043b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043b8:	4a4e      	ldr	r2, [pc, #312]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80043ba:	430b      	orrs	r3, r1
 80043bc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80043c0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80043c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c8:	f402 7300 	and.w	r3, r2, #512	; 0x200
 80043cc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80043d0:	2300      	movs	r3, #0
 80043d2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80043d6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 80043da:	460b      	mov	r3, r1
 80043dc:	4313      	orrs	r3, r2
 80043de:	d00b      	beq.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80043e0:	4b44      	ldr	r3, [pc, #272]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80043e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80043e6:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
 80043ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80043ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80043f0:	4a40      	ldr	r2, [pc, #256]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80043f2:	430b      	orrs	r3, r1
 80043f4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80043f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80043fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004400:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8004404:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004408:	2300      	movs	r3, #0
 800440a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800440e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8004412:	460b      	mov	r3, r1
 8004414:	4313      	orrs	r3, r2
 8004416:	d00b      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8004418:	4b36      	ldr	r3, [pc, #216]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800441a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800441e:	f423 2140 	bic.w	r1, r3, #786432	; 0xc0000
 8004422:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004426:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004428:	4a32      	ldr	r2, [pc, #200]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800442a:	430b      	orrs	r3, r1
 800442c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8004430:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004438:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800443c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004440:	2300      	movs	r3, #0
 8004442:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004446:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800444a:	460b      	mov	r3, r1
 800444c:	4313      	orrs	r3, r2
 800444e:	d00c      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8004450:	4b28      	ldr	r3, [pc, #160]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004452:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004456:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800445a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800445e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004462:	4a24      	ldr	r2, [pc, #144]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004464:	430b      	orrs	r3, r1
 8004466:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800446a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800446e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004472:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8004476:	67bb      	str	r3, [r7, #120]	; 0x78
 8004478:	2300      	movs	r3, #0
 800447a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800447c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8004480:	460b      	mov	r3, r1
 8004482:	4313      	orrs	r3, r2
 8004484:	d04f      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8004486:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800448a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800448e:	2b80      	cmp	r3, #128	; 0x80
 8004490:	d02d      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x356>
 8004492:	2b80      	cmp	r3, #128	; 0x80
 8004494:	d827      	bhi.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004496:	2b60      	cmp	r3, #96	; 0x60
 8004498:	d02e      	beq.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800449a:	2b60      	cmp	r3, #96	; 0x60
 800449c:	d823      	bhi.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800449e:	2b40      	cmp	r3, #64	; 0x40
 80044a0:	d006      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x318>
 80044a2:	2b40      	cmp	r3, #64	; 0x40
 80044a4:	d81f      	bhi.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d009      	beq.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x326>
 80044aa:	2b20      	cmp	r3, #32
 80044ac:	d011      	beq.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80044ae:	e01a      	b.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80044b0:	4b10      	ldr	r3, [pc, #64]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044b4:	4a0f      	ldr	r2, [pc, #60]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044ba:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80044bc:	e01d      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80044be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80044c2:	3308      	adds	r3, #8
 80044c4:	4618      	mov	r0, r3
 80044c6:	f000 fc27 	bl	8004d18 <RCCEx_PLL2_Config>
 80044ca:	4603      	mov	r3, r0
 80044cc:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80044d0:	e013      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80044d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80044d6:	332c      	adds	r3, #44	; 0x2c
 80044d8:	4618      	mov	r0, r3
 80044da:	f000 fcb5 	bl	8004e48 <RCCEx_PLL3_Config>
 80044de:	4603      	mov	r3, r0
 80044e0:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80044e4:	e009      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 80044ec:	e005      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 80044ee:	bf00      	nop
 80044f0:	e003      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x362>
 80044f2:	bf00      	nop
 80044f4:	46020c00 	.word	0x46020c00
        break;
 80044f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044fa:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d10d      	bne.n	800451e <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8004502:	4bb6      	ldr	r3, [pc, #728]	; (80047dc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004504:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004508:	f023 01e0 	bic.w	r1, r3, #224	; 0xe0
 800450c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004510:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004514:	4ab1      	ldr	r2, [pc, #708]	; (80047dc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004516:	430b      	orrs	r3, r1
 8004518:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 800451c:	e003      	b.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800451e:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004522:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004526:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800452a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800452e:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8004532:	673b      	str	r3, [r7, #112]	; 0x70
 8004534:	2300      	movs	r3, #0
 8004536:	677b      	str	r3, [r7, #116]	; 0x74
 8004538:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800453c:	460b      	mov	r3, r1
 800453e:	4313      	orrs	r3, r2
 8004540:	d053      	beq.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8004542:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004546:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800454a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800454e:	d033      	beq.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8004550:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004554:	d82c      	bhi.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8004556:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800455a:	d02f      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x424>
 800455c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004560:	d826      	bhi.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8004562:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004566:	d008      	beq.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8004568:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800456c:	d820      	bhi.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800456e:	2b00      	cmp	r3, #0
 8004570:	d00a      	beq.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 8004572:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004576:	d011      	beq.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x404>
 8004578:	e01a      	b.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800457a:	4b98      	ldr	r3, [pc, #608]	; (80047dc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800457c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800457e:	4a97      	ldr	r2, [pc, #604]	; (80047dc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004580:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004584:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8004586:	e01a      	b.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004588:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800458c:	3308      	adds	r3, #8
 800458e:	4618      	mov	r0, r3
 8004590:	f000 fbc2 	bl	8004d18 <RCCEx_PLL2_Config>
 8004594:	4603      	mov	r3, r0
 8004596:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 800459a:	e010      	b.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800459c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80045a0:	332c      	adds	r3, #44	; 0x2c
 80045a2:	4618      	mov	r0, r3
 80045a4:	f000 fc50 	bl	8004e48 <RCCEx_PLL3_Config>
 80045a8:	4603      	mov	r3, r0
 80045aa:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 80045ae:	e006      	b.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 80045b6:	e002      	b.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 80045b8:	bf00      	nop
 80045ba:	e000      	b.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 80045bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045be:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d10d      	bne.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80045c6:	4b85      	ldr	r3, [pc, #532]	; (80047dc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80045c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80045cc:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 80045d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80045d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045d8:	4a80      	ldr	r2, [pc, #512]	; (80047dc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80045da:	430b      	orrs	r3, r1
 80045dc:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 80045e0:	e003      	b.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045e2:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80045e6:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80045ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80045ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045f2:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 80045f6:	66bb      	str	r3, [r7, #104]	; 0x68
 80045f8:	2300      	movs	r3, #0
 80045fa:	66fb      	str	r3, [r7, #108]	; 0x6c
 80045fc:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8004600:	460b      	mov	r3, r1
 8004602:	4313      	orrs	r3, r2
 8004604:	d046      	beq.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8004606:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800460a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800460e:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8004612:	d028      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8004614:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8004618:	d821      	bhi.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800461a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800461e:	d022      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8004620:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004624:	d81b      	bhi.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8004626:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800462a:	d01c      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800462c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004630:	d815      	bhi.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8004632:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004636:	d008      	beq.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8004638:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800463c:	d80f      	bhi.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800463e:	2b00      	cmp	r3, #0
 8004640:	d011      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8004642:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004646:	d00e      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8004648:	e009      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800464a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800464e:	3308      	adds	r3, #8
 8004650:	4618      	mov	r0, r3
 8004652:	f000 fb61 	bl	8004d18 <RCCEx_PLL2_Config>
 8004656:	4603      	mov	r3, r0
 8004658:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800465c:	e004      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8004664:	e000      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 8004666:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004668:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800466c:	2b00      	cmp	r3, #0
 800466e:	d10d      	bne.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8004670:	4b5a      	ldr	r3, [pc, #360]	; (80047dc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004672:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004676:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800467a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800467e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004682:	4a56      	ldr	r2, [pc, #344]	; (80047dc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004684:	430b      	orrs	r3, r1
 8004686:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800468a:	e003      	b.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800468c:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004690:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8004694:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800469c:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 80046a0:	663b      	str	r3, [r7, #96]	; 0x60
 80046a2:	2300      	movs	r3, #0
 80046a4:	667b      	str	r3, [r7, #100]	; 0x64
 80046a6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 80046aa:	460b      	mov	r3, r1
 80046ac:	4313      	orrs	r3, r2
 80046ae:	d03f      	beq.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 80046b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80046b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046b8:	2b04      	cmp	r3, #4
 80046ba:	d81e      	bhi.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x562>
 80046bc:	a201      	add	r2, pc, #4	; (adr r2, 80046c4 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 80046be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046c2:	bf00      	nop
 80046c4:	08004703 	.word	0x08004703
 80046c8:	080046d9 	.word	0x080046d9
 80046cc:	080046e7 	.word	0x080046e7
 80046d0:	08004703 	.word	0x08004703
 80046d4:	08004703 	.word	0x08004703
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80046d8:	4b40      	ldr	r3, [pc, #256]	; (80047dc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80046da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046dc:	4a3f      	ldr	r2, [pc, #252]	; (80047dc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80046de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046e2:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 80046e4:	e00e      	b.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80046e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80046ea:	332c      	adds	r3, #44	; 0x2c
 80046ec:	4618      	mov	r0, r3
 80046ee:	f000 fbab 	bl	8004e48 <RCCEx_PLL3_Config>
 80046f2:	4603      	mov	r3, r0
 80046f4:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 80046f8:	e004      	b.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8004700:	e000      	b.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 8004702:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004704:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004708:	2b00      	cmp	r3, #0
 800470a:	d10d      	bne.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 800470c:	4b33      	ldr	r3, [pc, #204]	; (80047dc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800470e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004712:	f023 0107 	bic.w	r1, r3, #7
 8004716:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800471a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800471e:	4a2f      	ldr	r2, [pc, #188]	; (80047dc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004720:	430b      	orrs	r3, r1
 8004722:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 8004726:	e003      	b.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004728:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800472c:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8004730:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004738:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800473c:	65bb      	str	r3, [r7, #88]	; 0x58
 800473e:	2300      	movs	r3, #0
 8004740:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004742:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8004746:	460b      	mov	r3, r1
 8004748:	4313      	orrs	r3, r2
 800474a:	d04d      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 800474c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004750:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004754:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004758:	d028      	beq.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x614>
 800475a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800475e:	d821      	bhi.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8004760:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004764:	d024      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8004766:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800476a:	d81b      	bhi.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 800476c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004770:	d00e      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 8004772:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004776:	d815      	bhi.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8004778:	2b00      	cmp	r3, #0
 800477a:	d01b      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x61c>
 800477c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004780:	d110      	bne.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004782:	4b16      	ldr	r3, [pc, #88]	; (80047dc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004786:	4a15      	ldr	r2, [pc, #84]	; (80047dc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004788:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800478c:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 800478e:	e012      	b.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004790:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004794:	332c      	adds	r3, #44	; 0x2c
 8004796:	4618      	mov	r0, r3
 8004798:	f000 fb56 	bl	8004e48 <RCCEx_PLL3_Config>
 800479c:	4603      	mov	r3, r0
 800479e:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 80047a2:	e008      	b.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 80047aa:	e004      	b.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 80047ac:	bf00      	nop
 80047ae:	e002      	b.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 80047b0:	bf00      	nop
 80047b2:	e000      	b.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 80047b4:	bf00      	nop
    }
    if (ret == HAL_OK)
 80047b6:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d110      	bne.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 80047be:	4b07      	ldr	r3, [pc, #28]	; (80047dc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80047c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80047c4:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 80047c8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80047cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047d0:	4a02      	ldr	r2, [pc, #8]	; (80047dc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80047d2:	430b      	orrs	r3, r1
 80047d4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80047d8:	e006      	b.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x650>
 80047da:	bf00      	nop
 80047dc:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047e0:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80047e4:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80047ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f0:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 80047f4:	653b      	str	r3, [r7, #80]	; 0x50
 80047f6:	2300      	movs	r3, #0
 80047f8:	657b      	str	r3, [r7, #84]	; 0x54
 80047fa:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 80047fe:	460b      	mov	r3, r1
 8004800:	4313      	orrs	r3, r2
 8004802:	f000 80b5 	beq.w	8004970 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004806:	2300      	movs	r3, #0
 8004808:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800480c:	4b9d      	ldr	r3, [pc, #628]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800480e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004812:	f003 0304 	and.w	r3, r3, #4
 8004816:	2b00      	cmp	r3, #0
 8004818:	d113      	bne.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800481a:	4b9a      	ldr	r3, [pc, #616]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800481c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004820:	4a98      	ldr	r2, [pc, #608]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004822:	f043 0304 	orr.w	r3, r3, #4
 8004826:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800482a:	4b96      	ldr	r3, [pc, #600]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800482c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004830:	f003 0304 	and.w	r3, r3, #4
 8004834:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004838:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
      pwrclkchanged = SET;
 800483c:	2301      	movs	r3, #1
 800483e:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8004842:	4b91      	ldr	r3, [pc, #580]	; (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8004844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004846:	4a90      	ldr	r2, [pc, #576]	; (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8004848:	f043 0301 	orr.w	r3, r3, #1
 800484c:	6293      	str	r3, [r2, #40]	; 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800484e:	f7fc f8a9 	bl	80009a4 <HAL_GetTick>
 8004852:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004856:	e00b      	b.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004858:	f7fc f8a4 	bl	80009a4 <HAL_GetTick>
 800485c:	4602      	mov	r2, r0
 800485e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	2b02      	cmp	r3, #2
 8004866:	d903      	bls.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 8004868:	2303      	movs	r3, #3
 800486a:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800486e:	e005      	b.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004870:	4b85      	ldr	r3, [pc, #532]	; (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8004872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004874:	f003 0301 	and.w	r3, r3, #1
 8004878:	2b00      	cmp	r3, #0
 800487a:	d0ed      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 800487c:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004880:	2b00      	cmp	r3, #0
 8004882:	d165      	bne.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004884:	4b7f      	ldr	r3, [pc, #508]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004886:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800488a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800488e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8004892:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004896:	2b00      	cmp	r3, #0
 8004898:	d023      	beq.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x74a>
 800489a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800489e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80048a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d01b      	beq.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80048aa:	4b76      	ldr	r3, [pc, #472]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80048ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80048b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048b4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80048b8:	4b72      	ldr	r3, [pc, #456]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80048ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80048be:	4a71      	ldr	r2, [pc, #452]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80048c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048c4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80048c8:	4b6e      	ldr	r3, [pc, #440]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80048ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80048ce:	4a6d      	ldr	r2, [pc, #436]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80048d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048d4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80048d8:	4a6a      	ldr	r2, [pc, #424]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80048da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048de:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80048e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048e6:	f003 0301 	and.w	r3, r3, #1
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d019      	beq.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048ee:	f7fc f859 	bl	80009a4 <HAL_GetTick>
 80048f2:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048f6:	e00d      	b.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048f8:	f7fc f854 	bl	80009a4 <HAL_GetTick>
 80048fc:	4602      	mov	r2, r0
 80048fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004902:	1ad2      	subs	r2, r2, r3
 8004904:	f241 3388 	movw	r3, #5000	; 0x1388
 8004908:	429a      	cmp	r2, r3
 800490a:	d903      	bls.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 800490c:	2303      	movs	r3, #3
 800490e:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
            break;
 8004912:	e006      	b.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004914:	4b5b      	ldr	r3, [pc, #364]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004916:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800491a:	f003 0302 	and.w	r3, r3, #2
 800491e:	2b00      	cmp	r3, #0
 8004920:	d0ea      	beq.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 8004922:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004926:	2b00      	cmp	r3, #0
 8004928:	d10d      	bne.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 800492a:	4b56      	ldr	r3, [pc, #344]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800492c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004930:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004934:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004938:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800493c:	4a51      	ldr	r2, [pc, #324]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800493e:	430b      	orrs	r3, r1
 8004940:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8004944:	e008      	b.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004946:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800494a:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
 800494e:	e003      	b.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004950:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004954:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004958:	f897 30e1 	ldrb.w	r3, [r7, #225]	; 0xe1
 800495c:	2b01      	cmp	r3, #1
 800495e:	d107      	bne.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004960:	4b48      	ldr	r3, [pc, #288]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004962:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004966:	4a47      	ldr	r2, [pc, #284]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004968:	f023 0304 	bic.w	r3, r3, #4
 800496c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8004970:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004978:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800497c:	64bb      	str	r3, [r7, #72]	; 0x48
 800497e:	2300      	movs	r3, #0
 8004980:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004982:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8004986:	460b      	mov	r3, r1
 8004988:	4313      	orrs	r3, r2
 800498a:	d042      	beq.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 800498c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004990:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004994:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004998:	d022      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x848>
 800499a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800499e:	d81b      	bhi.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x840>
 80049a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80049a4:	d011      	beq.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x832>
 80049a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80049aa:	d815      	bhi.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x840>
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d019      	beq.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 80049b0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80049b4:	d110      	bne.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80049b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80049ba:	3308      	adds	r3, #8
 80049bc:	4618      	mov	r0, r3
 80049be:	f000 f9ab 	bl	8004d18 <RCCEx_PLL2_Config>
 80049c2:	4603      	mov	r3, r0
 80049c4:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 80049c8:	e00d      	b.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049ca:	4b2e      	ldr	r3, [pc, #184]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80049cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ce:	4a2d      	ldr	r2, [pc, #180]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80049d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049d4:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 80049d6:	e006      	b.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 80049de:	e002      	b.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 80049e0:	bf00      	nop
 80049e2:	e000      	b.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 80049e4:	bf00      	nop
    }
    if (ret == HAL_OK)
 80049e6:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d10d      	bne.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 80049ee:	4b25      	ldr	r3, [pc, #148]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80049f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80049f4:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80049f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80049fc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004a00:	4a20      	ldr	r2, [pc, #128]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004a02:	430b      	orrs	r3, r1
 8004a04:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004a08:	e003      	b.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a0a:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004a0e:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004a12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a1a:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8004a1e:	643b      	str	r3, [r7, #64]	; 0x40
 8004a20:	2300      	movs	r3, #0
 8004a22:	647b      	str	r3, [r7, #68]	; 0x44
 8004a24:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8004a28:	460b      	mov	r3, r1
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	d032      	beq.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8004a2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004a32:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a3a:	d00b      	beq.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8004a3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a40:	d804      	bhi.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d008      	beq.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8004a46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a4a:	d007      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8004a52:	e004      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8004a54:	bf00      	nop
 8004a56:	e002      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8004a58:	bf00      	nop
 8004a5a:	e000      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8004a5c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004a5e:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d112      	bne.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8004a66:	4b07      	ldr	r3, [pc, #28]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004a68:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004a6c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004a70:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004a74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a78:	4a02      	ldr	r2, [pc, #8]	; (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004a7a:	430b      	orrs	r3, r1
 8004a7c:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 8004a80:	e008      	b.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 8004a82:	bf00      	nop
 8004a84:	46020c00 	.word	0x46020c00
 8004a88:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a8c:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004a90:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8004a94:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a9c:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8004aa0:	63bb      	str	r3, [r7, #56]	; 0x38
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004aa6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8004aaa:	460b      	mov	r3, r1
 8004aac:	4313      	orrs	r3, r2
 8004aae:	d00c      	beq.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8004ab0:	4b98      	ldr	r3, [pc, #608]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004ab2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004ab6:	f423 6100 	bic.w	r1, r3, #2048	; 0x800
 8004aba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004abe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004ac2:	4a94      	ldr	r2, [pc, #592]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004ac4:	430b      	orrs	r3, r1
 8004ac6:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8004aca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad2:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8004ad6:	633b      	str	r3, [r7, #48]	; 0x30
 8004ad8:	2300      	movs	r3, #0
 8004ada:	637b      	str	r3, [r7, #52]	; 0x34
 8004adc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8004ae0:	460b      	mov	r3, r1
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	d019      	beq.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8004ae6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004aea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004aee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004af2:	d105      	bne.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004af4:	4b87      	ldr	r3, [pc, #540]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004af6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004af8:	4a86      	ldr	r2, [pc, #536]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004afa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004afe:	6293      	str	r3, [r2, #40]	; 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8004b00:	4b84      	ldr	r3, [pc, #528]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004b02:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004b06:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 8004b0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004b0e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004b12:	4a80      	ldr	r2, [pc, #512]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004b14:	430b      	orrs	r3, r1
 8004b16:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8004b1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b22:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8004b26:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b28:	2300      	movs	r3, #0
 8004b2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b2c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8004b30:	460b      	mov	r3, r1
 8004b32:	4313      	orrs	r3, r2
 8004b34:	d00c      	beq.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8004b36:	4b77      	ldr	r3, [pc, #476]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004b38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004b3c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004b40:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004b44:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004b48:	4972      	ldr	r1, [pc, #456]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8004b50:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b58:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8004b5c:	623b      	str	r3, [r7, #32]
 8004b5e:	2300      	movs	r3, #0
 8004b60:	627b      	str	r3, [r7, #36]	; 0x24
 8004b62:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004b66:	460b      	mov	r3, r1
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	d00c      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8004b6c:	4b69      	ldr	r3, [pc, #420]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004b6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004b72:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004b76:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004b7a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8004b7e:	4965      	ldr	r1, [pc, #404]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004b80:	4313      	orrs	r3, r2
 8004b82:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8004b86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b8e:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8004b92:	61bb      	str	r3, [r7, #24]
 8004b94:	2300      	movs	r3, #0
 8004b96:	61fb      	str	r3, [r7, #28]
 8004b98:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004b9c:	460b      	mov	r3, r1
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	d00c      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8004ba2:	4b5c      	ldr	r3, [pc, #368]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004ba4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004ba8:	f023 0218 	bic.w	r2, r3, #24
 8004bac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004bb0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004bb4:	4957      	ldr	r1, [pc, #348]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004bbc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc4:	f002 6380 	and.w	r3, r2, #67108864	; 0x4000000
 8004bc8:	613b      	str	r3, [r7, #16]
 8004bca:	2300      	movs	r3, #0
 8004bcc:	617b      	str	r3, [r7, #20]
 8004bce:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004bd2:	460b      	mov	r3, r1
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	d032      	beq.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8004bd8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004bdc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004be0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004be4:	d105      	bne.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004be6:	4b4b      	ldr	r3, [pc, #300]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004be8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bea:	4a4a      	ldr	r2, [pc, #296]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004bec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bf0:	6293      	str	r3, [r2, #40]	; 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8004bf2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004bf6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004bfa:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004bfe:	d108      	bne.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c00:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004c04:	3308      	adds	r3, #8
 8004c06:	4618      	mov	r0, r3
 8004c08:	f000 f886 	bl	8004d18 <RCCEx_PLL2_Config>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
    }
    if (ret == HAL_OK)
 8004c12:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d10d      	bne.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8004c1a:	4b3e      	ldr	r3, [pc, #248]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004c1c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004c20:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004c24:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004c28:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004c2c:	4939      	ldr	r1, [pc, #228]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 8004c34:	e003      	b.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c36:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004c3a:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8004c3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c46:	f002 6300 	and.w	r3, r2, #134217728	; 0x8000000
 8004c4a:	60bb      	str	r3, [r7, #8]
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	60fb      	str	r3, [r7, #12]
 8004c50:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004c54:	460b      	mov	r3, r1
 8004c56:	4313      	orrs	r3, r2
 8004c58:	d03a      	beq.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8004c5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004c5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c62:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004c66:	d00e      	beq.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0xaee>
 8004c68:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004c6c:	d815      	bhi.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d017      	beq.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8004c72:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004c76:	d110      	bne.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c78:	4b26      	ldr	r3, [pc, #152]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c7c:	4a25      	ldr	r2, [pc, #148]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004c7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c82:	6293      	str	r3, [r2, #40]	; 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8004c84:	e00e      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004c8a:	3308      	adds	r3, #8
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f000 f843 	bl	8004d18 <RCCEx_PLL2_Config>
 8004c92:	4603      	mov	r3, r0
 8004c94:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8004c98:	e004      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8004ca0:	e000      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 8004ca2:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004ca4:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d10d      	bne.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8004cac:	4b19      	ldr	r3, [pc, #100]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004cae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004cb2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004cb6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004cba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004cbe:	4915      	ldr	r1, [pc, #84]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
 8004cc6:	e003      	b.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cc8:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004ccc:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8004cd0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd8:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 8004cdc:	603b      	str	r3, [r7, #0]
 8004cde:	2300      	movs	r3, #0
 8004ce0:	607b      	str	r3, [r7, #4]
 8004ce2:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004ce6:	460b      	mov	r3, r1
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	d00c      	beq.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8004cec:	4b09      	ldr	r3, [pc, #36]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004cee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004cf2:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8004cf6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004cfa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004cfe:	4905      	ldr	r1, [pc, #20]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004d00:	4313      	orrs	r3, r2
 8004d02:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8004d06:	f897 30e2 	ldrb.w	r3, [r7, #226]	; 0xe2
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	37e8      	adds	r7, #232	; 0xe8
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d14:	46020c00 	.word	0x46020c00

08004d18 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8004d20:	4b47      	ldr	r3, [pc, #284]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a46      	ldr	r2, [pc, #280]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004d26:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004d2a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004d2c:	f7fb fe3a 	bl	80009a4 <HAL_GetTick>
 8004d30:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004d32:	e008      	b.n	8004d46 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004d34:	f7fb fe36 	bl	80009a4 <HAL_GetTick>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	2b02      	cmp	r3, #2
 8004d40:	d901      	bls.n	8004d46 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e077      	b.n	8004e36 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004d46:	4b3e      	ldr	r3, [pc, #248]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1f0      	bne.n	8004d34 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8004d52:	4b3b      	ldr	r3, [pc, #236]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d56:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004d5a:	f023 0303 	bic.w	r3, r3, #3
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	6811      	ldr	r1, [r2, #0]
 8004d62:	687a      	ldr	r2, [r7, #4]
 8004d64:	6852      	ldr	r2, [r2, #4]
 8004d66:	3a01      	subs	r2, #1
 8004d68:	0212      	lsls	r2, r2, #8
 8004d6a:	430a      	orrs	r2, r1
 8004d6c:	4934      	ldr	r1, [pc, #208]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	62cb      	str	r3, [r1, #44]	; 0x2c
 8004d72:	4b33      	ldr	r3, [pc, #204]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004d74:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d76:	4b33      	ldr	r3, [pc, #204]	; (8004e44 <RCCEx_PLL2_Config+0x12c>)
 8004d78:	4013      	ands	r3, r2
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	6892      	ldr	r2, [r2, #8]
 8004d7e:	3a01      	subs	r2, #1
 8004d80:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8004d84:	687a      	ldr	r2, [r7, #4]
 8004d86:	68d2      	ldr	r2, [r2, #12]
 8004d88:	3a01      	subs	r2, #1
 8004d8a:	0252      	lsls	r2, r2, #9
 8004d8c:	b292      	uxth	r2, r2
 8004d8e:	4311      	orrs	r1, r2
 8004d90:	687a      	ldr	r2, [r7, #4]
 8004d92:	6912      	ldr	r2, [r2, #16]
 8004d94:	3a01      	subs	r2, #1
 8004d96:	0412      	lsls	r2, r2, #16
 8004d98:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8004d9c:	4311      	orrs	r1, r2
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	6952      	ldr	r2, [r2, #20]
 8004da2:	3a01      	subs	r2, #1
 8004da4:	0612      	lsls	r2, r2, #24
 8004da6:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8004daa:	430a      	orrs	r2, r1
 8004dac:	4924      	ldr	r1, [pc, #144]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004dae:	4313      	orrs	r3, r2
 8004db0:	63cb      	str	r3, [r1, #60]	; 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8004db2:	4b23      	ldr	r3, [pc, #140]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004db6:	f023 020c 	bic.w	r2, r3, #12
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	699b      	ldr	r3, [r3, #24]
 8004dbe:	4920      	ldr	r1, [pc, #128]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8004dc4:	4b1e      	ldr	r3, [pc, #120]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6a1b      	ldr	r3, [r3, #32]
 8004dcc:	491c      	ldr	r1, [pc, #112]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8004dd2:	4b1b      	ldr	r3, [pc, #108]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dd6:	4a1a      	ldr	r2, [pc, #104]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004dd8:	f023 0310 	bic.w	r3, r3, #16
 8004ddc:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004dde:	4b18      	ldr	r3, [pc, #96]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004de6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004dea:	687a      	ldr	r2, [r7, #4]
 8004dec:	69d2      	ldr	r2, [r2, #28]
 8004dee:	00d2      	lsls	r2, r2, #3
 8004df0:	4913      	ldr	r1, [pc, #76]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	640b      	str	r3, [r1, #64]	; 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8004df6:	4b12      	ldr	r3, [pc, #72]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dfa:	4a11      	ldr	r2, [pc, #68]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004dfc:	f043 0310 	orr.w	r3, r3, #16
 8004e00:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8004e02:	4b0f      	ldr	r3, [pc, #60]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a0e      	ldr	r2, [pc, #56]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004e08:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004e0c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004e0e:	f7fb fdc9 	bl	80009a4 <HAL_GetTick>
 8004e12:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004e14:	e008      	b.n	8004e28 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004e16:	f7fb fdc5 	bl	80009a4 <HAL_GetTick>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d901      	bls.n	8004e28 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8004e24:	2303      	movs	r3, #3
 8004e26:	e006      	b.n	8004e36 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004e28:	4b05      	ldr	r3, [pc, #20]	; (8004e40 <RCCEx_PLL2_Config+0x128>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d0f0      	beq.n	8004e16 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8004e34:	2300      	movs	r3, #0

}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3710      	adds	r7, #16
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	46020c00 	.word	0x46020c00
 8004e44:	80800000 	.word	0x80800000

08004e48 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b084      	sub	sp, #16
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8004e50:	4b47      	ldr	r3, [pc, #284]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a46      	ldr	r2, [pc, #280]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004e56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e5a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004e5c:	f7fb fda2 	bl	80009a4 <HAL_GetTick>
 8004e60:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004e62:	e008      	b.n	8004e76 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004e64:	f7fb fd9e 	bl	80009a4 <HAL_GetTick>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	1ad3      	subs	r3, r2, r3
 8004e6e:	2b02      	cmp	r3, #2
 8004e70:	d901      	bls.n	8004e76 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8004e72:	2303      	movs	r3, #3
 8004e74:	e077      	b.n	8004f66 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004e76:	4b3e      	ldr	r3, [pc, #248]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d1f0      	bne.n	8004e64 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8004e82:	4b3b      	ldr	r3, [pc, #236]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e86:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004e8a:	f023 0303 	bic.w	r3, r3, #3
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	6811      	ldr	r1, [r2, #0]
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	6852      	ldr	r2, [r2, #4]
 8004e96:	3a01      	subs	r2, #1
 8004e98:	0212      	lsls	r2, r2, #8
 8004e9a:	430a      	orrs	r2, r1
 8004e9c:	4934      	ldr	r1, [pc, #208]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	630b      	str	r3, [r1, #48]	; 0x30
 8004ea2:	4b33      	ldr	r3, [pc, #204]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004ea4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ea6:	4b33      	ldr	r3, [pc, #204]	; (8004f74 <RCCEx_PLL3_Config+0x12c>)
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	6892      	ldr	r2, [r2, #8]
 8004eae:	3a01      	subs	r2, #1
 8004eb0:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	68d2      	ldr	r2, [r2, #12]
 8004eb8:	3a01      	subs	r2, #1
 8004eba:	0252      	lsls	r2, r2, #9
 8004ebc:	b292      	uxth	r2, r2
 8004ebe:	4311      	orrs	r1, r2
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	6912      	ldr	r2, [r2, #16]
 8004ec4:	3a01      	subs	r2, #1
 8004ec6:	0412      	lsls	r2, r2, #16
 8004ec8:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8004ecc:	4311      	orrs	r1, r2
 8004ece:	687a      	ldr	r2, [r7, #4]
 8004ed0:	6952      	ldr	r2, [r2, #20]
 8004ed2:	3a01      	subs	r2, #1
 8004ed4:	0612      	lsls	r2, r2, #24
 8004ed6:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8004eda:	430a      	orrs	r2, r1
 8004edc:	4924      	ldr	r1, [pc, #144]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	644b      	str	r3, [r1, #68]	; 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8004ee2:	4b23      	ldr	r3, [pc, #140]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee6:	f023 020c 	bic.w	r2, r3, #12
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	699b      	ldr	r3, [r3, #24]
 8004eee:	4920      	ldr	r1, [pc, #128]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	630b      	str	r3, [r1, #48]	; 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8004ef4:	4b1e      	ldr	r3, [pc, #120]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004ef6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6a1b      	ldr	r3, [r3, #32]
 8004efc:	491c      	ldr	r1, [pc, #112]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004efe:	4313      	orrs	r3, r2
 8004f00:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8004f02:	4b1b      	ldr	r3, [pc, #108]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f06:	4a1a      	ldr	r2, [pc, #104]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004f08:	f023 0310 	bic.w	r3, r3, #16
 8004f0c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004f0e:	4b18      	ldr	r3, [pc, #96]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004f10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f16:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	69d2      	ldr	r2, [r2, #28]
 8004f1e:	00d2      	lsls	r2, r2, #3
 8004f20:	4913      	ldr	r1, [pc, #76]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004f22:	4313      	orrs	r3, r2
 8004f24:	648b      	str	r3, [r1, #72]	; 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8004f26:	4b12      	ldr	r3, [pc, #72]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f2a:	4a11      	ldr	r2, [pc, #68]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004f2c:	f043 0310 	orr.w	r3, r3, #16
 8004f30:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8004f32:	4b0f      	ldr	r3, [pc, #60]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a0e      	ldr	r2, [pc, #56]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004f38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f3c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004f3e:	f7fb fd31 	bl	80009a4 <HAL_GetTick>
 8004f42:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004f44:	e008      	b.n	8004f58 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004f46:	f7fb fd2d 	bl	80009a4 <HAL_GetTick>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	2b02      	cmp	r3, #2
 8004f52:	d901      	bls.n	8004f58 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e006      	b.n	8004f66 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004f58:	4b05      	ldr	r3, [pc, #20]	; (8004f70 <RCCEx_PLL3_Config+0x128>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d0f0      	beq.n	8004f46 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3710      	adds	r7, #16
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	46020c00 	.word	0x46020c00
 8004f74:	80800000 	.word	0x80800000

08004f78 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d101      	bne.n	8004f8a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e08b      	b.n	80050a2 <HAL_RNG_Init+0x12a>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	7a5b      	ldrb	r3, [r3, #9]
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d105      	bne.n	8004fa0 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2200      	movs	r2, #0
 8004f98:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f7fb fb14 	bl	80005c8 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2202      	movs	r2, #2
 8004fa4:	725a      	strb	r2, [r3, #9]

  /* Disable RNG */
  __HAL_RNG_DISABLE(hrng);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681a      	ldr	r2, [r3, #0]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f022 0204 	bic.w	r2, r2, #4
 8004fb4:	601a      	str	r2, [r3, #0]

  /* Clock Error Detection Configuration when CONDRT bit is set to 1 */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED | RNG_CR_CONDRST, hrng->Init.ClockErrorDetection | RNG_CR_CONDRST);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004fc0:	f023 0320 	bic.w	r3, r3, #32
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	6852      	ldr	r2, [r2, #4]
 8004fc8:	431a      	orrs	r2, r3
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004fd2:	601a      	str	r2, [r3, #0]

  /* Writing bit CONDRST=0 */
  CLEAR_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8004fe2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004fe4:	f7fb fcde 	bl	80009a4 <HAL_GetTick>
 8004fe8:	60f8      	str	r0, [r7, #12]

  /* Wait for conditioning reset process to be completed */
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 8004fea:	e016      	b.n	800501a <HAL_RNG_Init+0xa2>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8004fec:	f7fb fcda 	bl	80009a4 <HAL_GetTick>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	2b04      	cmp	r3, #4
 8004ff8:	d90f      	bls.n	800501a <HAL_RNG_Init+0xa2>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005004:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005008:	d107      	bne.n	800501a <HAL_RNG_Init+0xa2>
      {
        hrng->State = HAL_RNG_STATE_READY;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2201      	movs	r2, #1
 800500e:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2202      	movs	r2, #2
 8005014:	60da      	str	r2, [r3, #12]
        return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e043      	b.n	80050a2 <HAL_RNG_Init+0x12a>
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005024:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005028:	d0e0      	beq.n	8004fec <HAL_RNG_Init+0x74>
      }
    }
  }

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	681a      	ldr	r2, [r3, #0]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f042 0204 	orr.w	r2, r2, #4
 8005038:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005044:	2b40      	cmp	r3, #64	; 0x40
 8005046:	d104      	bne.n	8005052 <HAL_RNG_Init+0xda>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2204      	movs	r2, #4
 800504c:	725a      	strb	r2, [r3, #9]
    return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e027      	b.n	80050a2 <HAL_RNG_Init+0x12a>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8005052:	f7fb fca7 	bl	80009a4 <HAL_GetTick>
 8005056:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8005058:	e015      	b.n	8005086 <HAL_RNG_Init+0x10e>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 800505a:	f7fb fca3 	bl	80009a4 <HAL_GetTick>
 800505e:	4602      	mov	r2, r0
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	1ad3      	subs	r3, r2, r3
 8005064:	2b04      	cmp	r3, #4
 8005066:	d90e      	bls.n	8005086 <HAL_RNG_Init+0x10e>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	f003 0304 	and.w	r3, r3, #4
 8005072:	2b04      	cmp	r3, #4
 8005074:	d107      	bne.n	8005086 <HAL_RNG_Init+0x10e>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2204      	movs	r2, #4
 800507a:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2202      	movs	r2, #2
 8005080:	60da      	str	r2, [r3, #12]
        return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e00d      	b.n	80050a2 <HAL_RNG_Init+0x12a>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	f003 0304 	and.w	r3, r3, #4
 8005090:	2b04      	cmp	r3, #4
 8005092:	d0e2      	beq.n	800505a <HAL_RNG_Init+0xe2>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2200      	movs	r2, #0
 800509e:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 80050a0:	2300      	movs	r3, #0
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3710      	adds	r7, #16
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}

080050aa <memcmp>:
 80050aa:	3901      	subs	r1, #1
 80050ac:	4402      	add	r2, r0
 80050ae:	b510      	push	{r4, lr}
 80050b0:	4290      	cmp	r0, r2
 80050b2:	d101      	bne.n	80050b8 <memcmp+0xe>
 80050b4:	2000      	movs	r0, #0
 80050b6:	e005      	b.n	80050c4 <memcmp+0x1a>
 80050b8:	7803      	ldrb	r3, [r0, #0]
 80050ba:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80050be:	42a3      	cmp	r3, r4
 80050c0:	d001      	beq.n	80050c6 <memcmp+0x1c>
 80050c2:	1b18      	subs	r0, r3, r4
 80050c4:	bd10      	pop	{r4, pc}
 80050c6:	3001      	adds	r0, #1
 80050c8:	e7f2      	b.n	80050b0 <memcmp+0x6>

080050ca <memset>:
 80050ca:	4402      	add	r2, r0
 80050cc:	4603      	mov	r3, r0
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d100      	bne.n	80050d4 <memset+0xa>
 80050d2:	4770      	bx	lr
 80050d4:	f803 1b01 	strb.w	r1, [r3], #1
 80050d8:	e7f9      	b.n	80050ce <memset+0x4>
	...

080050dc <__libc_init_array>:
 80050dc:	b570      	push	{r4, r5, r6, lr}
 80050de:	4d0d      	ldr	r5, [pc, #52]	; (8005114 <__libc_init_array+0x38>)
 80050e0:	2600      	movs	r6, #0
 80050e2:	4c0d      	ldr	r4, [pc, #52]	; (8005118 <__libc_init_array+0x3c>)
 80050e4:	1b64      	subs	r4, r4, r5
 80050e6:	10a4      	asrs	r4, r4, #2
 80050e8:	42a6      	cmp	r6, r4
 80050ea:	d109      	bne.n	8005100 <__libc_init_array+0x24>
 80050ec:	4d0b      	ldr	r5, [pc, #44]	; (800511c <__libc_init_array+0x40>)
 80050ee:	2600      	movs	r6, #0
 80050f0:	4c0b      	ldr	r4, [pc, #44]	; (8005120 <__libc_init_array+0x44>)
 80050f2:	f000 f817 	bl	8005124 <_init>
 80050f6:	1b64      	subs	r4, r4, r5
 80050f8:	10a4      	asrs	r4, r4, #2
 80050fa:	42a6      	cmp	r6, r4
 80050fc:	d105      	bne.n	800510a <__libc_init_array+0x2e>
 80050fe:	bd70      	pop	{r4, r5, r6, pc}
 8005100:	f855 3b04 	ldr.w	r3, [r5], #4
 8005104:	3601      	adds	r6, #1
 8005106:	4798      	blx	r3
 8005108:	e7ee      	b.n	80050e8 <__libc_init_array+0xc>
 800510a:	f855 3b04 	ldr.w	r3, [r5], #4
 800510e:	3601      	adds	r6, #1
 8005110:	4798      	blx	r3
 8005112:	e7f2      	b.n	80050fa <__libc_init_array+0x1e>
 8005114:	08005244 	.word	0x08005244
 8005118:	08005244 	.word	0x08005244
 800511c:	08005244 	.word	0x08005244
 8005120:	08005248 	.word	0x08005248

08005124 <_init>:
 8005124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005126:	bf00      	nop
 8005128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800512a:	bc08      	pop	{r3}
 800512c:	469e      	mov	lr, r3
 800512e:	4770      	bx	lr

08005130 <_fini>:
 8005130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005132:	bf00      	nop
 8005134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005136:	bc08      	pop	{r3}
 8005138:	469e      	mov	lr, r3
 800513a:	4770      	bx	lr
