# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.vhdl" \
"../../../../project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" \
"../../../../project_1.srcs/sources_1/ip/xbip_multadd_1/sim/xbip_multadd_1.vhd" \
"../../../../../../CSCE830_Project/NORM-master/NORM-master/src/TEST_ARCHITECTURE_PACKAGE.vhd" \
"../../../../../../CSCE830_Project/NORM-master/NORM-master/src/NVME_FRAMEWORK_PACKAGE.vhd" \
"../../../../../../CSCE830_Project/NORM-master/NORM-master/src/COMMON_PACKAGE.vhd" \
"../../../../../../CSCE830_Project/NORM-master/NORM-master/src/counter.vhd" \
"../../../../../../CSCE830_Project/NORM-master/NORM-master/src/instant_pwr_calc.vhd" \
"../../../../../../CSCE830_Project/NORM-master/NORM-master/src/intermittency_emulator.vhd" \
"../../../../../../CSCE830_Project/NORM-master/NORM-master/src/nv_reg.vhd" \
"../../../../../../CSCE830_Project/NORM-master/NORM-master/src/nv_reg_emu.vhd" \
"../../../../../../CSCE830_Project/NORM-master/NORM-master/src/power_approximation.vhd" \
"../../../../../../CSCE830_Project/NORM-master/NORM-master/src/pwr_consumption_val_ROM.vhd" \
"../../../../../../CSCE830_Project/NORM-master/NORM-master/src/scaler.vhd" \
"../../../../../../CSCE830_Project/NORM-master/NORM-master/src/trace_ROM.vhd" \
"../../../../../../CSCE830_Project/NORM-master/NORM-master/src/var_counter.vhd" \
"../../../../../../CSCE830_Project/NORM-master/NORM-master/src/vol_arc.vhd" \
"../../../../../../CSCE830_Project/NORM-master/NORM-master/test/characterization_testbench.vhd" \

# Do not sort compile order
nosort
