Timing Analyzer report for pfa_sensor_fusion
Mon Aug 25 16:59:27 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk_div'
 14. Slow 1200mV 85C Model Setup: 'clk_50MHz'
 15. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'clk_div'
 17. Slow 1200mV 85C Model Hold: 'clk_50MHz'
 18. Slow 1200mV 85C Model Recovery: 'clk_div'
 19. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Removal: 'clk_div'
 21. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'clk_div'
 31. Slow 1200mV 0C Model Setup: 'clk_50MHz'
 32. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'clk_div'
 34. Slow 1200mV 0C Model Hold: 'clk_50MHz'
 35. Slow 1200mV 0C Model Recovery: 'clk_div'
 36. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Removal: 'clk_div'
 38. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'clk_div'
 47. Fast 1200mV 0C Model Setup: 'clk_50MHz'
 48. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'clk_div'
 50. Fast 1200mV 0C Model Hold: 'clk_50MHz'
 51. Fast 1200mV 0C Model Recovery: 'clk_div'
 52. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Removal: 'clk_div'
 54. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pfa_sensor_fusion                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.0%      ;
;     Processors 3-4         ;   1.6%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; clk_50MHz                                            ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                        ; { clk_50MHz }                                            ;
; clk_div                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                        ; { clk_div }                                              ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 6.990  ; 143.06 MHz ; 0.000 ; 3.495  ; 50.00      ; 36        ; 103         ;       ;        ;           ;            ; false    ; clk_50MHz ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 207.64 MHz ; 207.64 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 294.99 MHz ; 294.99 MHz      ; clk_div                                              ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.342 ; -125.870      ;
; clk_div                                              ; -2.390 ; -36.793       ;
; clk_50MHz                                            ; -0.911 ; -0.911        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; clk_div                                              ; 0.501 ; 0.000         ;
; clk_50MHz                                            ; 0.703 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -0.908 ; -17.522       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.214  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk_div                                              ; 1.208 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.378 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -1.487 ; -34.201       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.789  ; 0.000         ;
; clk_50MHz                                            ; 9.761  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+--------+----------------------------------------------+---------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                           ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -6.342 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 4.305      ;
; -6.309 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 4.273      ;
; -6.279 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 4.243      ;
; -6.223 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 4.187      ;
; -6.217 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 4.181      ;
; -6.207 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 4.170      ;
; -6.202 ; vga_display_controller:vga_timing|v_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 4.166      ;
; -6.196 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 4.159      ;
; -6.194 ; vga_display_controller:vga_timing|v_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 4.158      ;
; -6.188 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 4.152      ;
; -6.179 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 4.143      ;
; -6.163 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 4.127      ;
; -6.151 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 4.114      ;
; -6.139 ; vga_display_controller:vga_timing|v_count[3] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 4.102      ;
; -6.136 ; vga_display_controller:vga_timing|v_count[3] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 4.099      ;
; -6.133 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 4.097      ;
; -6.108 ; vga_display_controller:vga_timing|v_count[6] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 4.072      ;
; -6.078 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 4.042      ;
; -6.077 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 4.041      ;
; -6.075 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 4.039      ;
; -6.073 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 4.037      ;
; -6.071 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 4.035      ;
; -6.069 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 4.033      ;
; -6.065 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 4.028      ;
; -6.061 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 4.024      ;
; -6.056 ; vga_display_controller:vga_timing|v_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 4.020      ;
; -6.048 ; vga_display_controller:vga_timing|v_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 4.012      ;
; -6.040 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 4.003      ;
; -6.017 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.981      ;
; -6.013 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.977      ;
; -6.013 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.977      ;
; -6.013 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.977      ;
; -6.013 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.977      ;
; -6.013 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.977      ;
; -6.013 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[8]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.977      ;
; -6.013 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[9]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.977      ;
; -6.013 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[10] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.977      ;
; -6.013 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[11] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.977      ;
; -6.013 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[6]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.977      ;
; -6.013 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[7]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.977      ;
; -6.005 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 3.968      ;
; -6.001 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[0]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.475     ; 3.487      ;
; -6.001 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[1]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.475     ; 3.487      ;
; -6.001 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[2]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.475     ; 3.487      ;
; -6.001 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[3]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.475     ; 3.487      ;
; -6.001 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[4]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.475     ; 3.487      ;
; -6.001 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[5]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.475     ; 3.487      ;
; -5.993 ; vga_display_controller:vga_timing|v_count[3] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 3.956      ;
; -5.990 ; vga_display_controller:vga_timing|v_count[3] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 3.953      ;
; -5.987 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.951      ;
; -5.962 ; vga_display_controller:vga_timing|v_count[6] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.926      ;
; -5.958 ; vga_display_controller:vga_timing|v_count[6] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.922      ;
; -5.932 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.896      ;
; -5.929 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.893      ;
; -5.923 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.887      ;
; -5.919 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 3.882      ;
; -5.915 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.879      ;
; -5.915 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 3.878      ;
; -5.894 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 3.857      ;
; -5.871 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[11] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.835      ;
; -5.849 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 3.812      ;
; -5.844 ; vga_display_controller:vga_timing|v_count[3] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 3.807      ;
; -5.841 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.805      ;
; -5.817 ; vga_display_controller:vga_timing|v_count[3] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 3.780      ;
; -5.786 ; vga_display_controller:vga_timing|v_count[6] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.750      ;
; -5.783 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.747      ;
; -5.777 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.741      ;
; -5.773 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 3.736      ;
; -5.770 ; vga_display_controller:vga_timing|v_count[6] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.734      ;
; -5.769 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.733      ;
; -5.769 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[11] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 3.732      ;
; -5.756 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.720      ;
; -5.713 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[10] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 3.676      ;
; -5.712 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.676      ;
; -5.712 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.676      ;
; -5.712 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.676      ;
; -5.712 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.676      ;
; -5.712 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[8]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.676      ;
; -5.712 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[9]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.676      ;
; -5.712 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[10] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.676      ;
; -5.712 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[11] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.676      ;
; -5.712 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[6]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.676      ;
; -5.712 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[7]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.997     ; 3.676      ;
; -5.703 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.998     ; 3.666      ;
; -5.696 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[0]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.475     ; 3.182      ;
; -5.696 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[1]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.475     ; 3.182      ;
; -5.696 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[2]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.475     ; 3.182      ;
; -5.696 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[3]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.475     ; 3.182      ;
; -5.696 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[4]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.475     ; 3.182      ;
; -5.696 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[5]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.475     ; 3.182      ;
; -5.680 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_state.READ_IDLE  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.474     ; 3.167      ;
; -5.680 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.996     ; 3.645      ;
; -5.680 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.996     ; 3.645      ;
; -5.680 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.996     ; 3.645      ;
; -5.680 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.996     ; 3.645      ;
; -5.680 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.996     ; 3.645      ;
; -5.680 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.996     ; 3.645      ;
; -5.680 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.996     ; 3.645      ;
; -5.680 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[8]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.996     ; 3.645      ;
; -5.680 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[9]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.996     ; 3.645      ;
+--------+----------------------------------------------+---------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div'                                                                                                                                     ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.390 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.312      ;
; -2.390 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.312      ;
; -2.390 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.312      ;
; -2.385 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.307      ;
; -2.385 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.307      ;
; -2.385 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.307      ;
; -2.382 ; vga_display_controller:vga_timing|v_count[0] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 3.302      ;
; -2.256 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.178      ;
; -2.256 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.178      ;
; -2.256 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.178      ;
; -2.209 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.131      ;
; -2.209 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.131      ;
; -2.209 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.131      ;
; -2.207 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.129      ;
; -2.207 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.129      ;
; -2.207 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.129      ;
; -2.175 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 3.095      ;
; -2.123 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.045      ;
; -2.123 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.045      ;
; -2.123 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.045      ;
; -2.091 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 3.012      ;
; -2.087 ; vga_display_controller:vga_timing|v_count[8] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 3.008      ;
; -2.083 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.005      ;
; -2.083 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.005      ;
; -2.083 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.005      ;
; -2.083 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.005      ;
; -2.083 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.005      ;
; -2.083 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.005      ;
; -2.083 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.005      ;
; -2.078 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.000      ;
; -2.078 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.000      ;
; -2.078 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.000      ;
; -2.078 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.000      ;
; -2.078 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.000      ;
; -2.078 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.000      ;
; -2.078 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 3.000      ;
; -2.075 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 2.995      ;
; -2.069 ; vga_display_controller:vga_timing|v_count[7] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.990      ;
; -2.058 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.980      ;
; -2.058 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.980      ;
; -2.058 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.980      ;
; -2.047 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.968      ;
; -2.032 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.953      ;
; -2.009 ; vga_display_controller:vga_timing|v_count[6] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.930      ;
; -1.991 ; vga_display_controller:vga_timing|v_count[0] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 2.911      ;
; -1.981 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.903      ;
; -1.981 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.903      ;
; -1.981 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.903      ;
; -1.948 ; vga_display_controller:vga_timing|v_count[9] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.869      ;
; -1.941 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.862      ;
; -1.914 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.835      ;
; -1.906 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.828      ;
; -1.906 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.828      ;
; -1.906 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.828      ;
; -1.906 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.828      ;
; -1.906 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.828      ;
; -1.906 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.828      ;
; -1.906 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.828      ;
; -1.902 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.823      ;
; -1.873 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.795      ;
; -1.873 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.795      ;
; -1.873 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.795      ;
; -1.873 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.795      ;
; -1.873 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.795      ;
; -1.873 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.795      ;
; -1.873 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.795      ;
; -1.859 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.781      ;
; -1.859 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.781      ;
; -1.859 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.781      ;
; -1.859 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.781      ;
; -1.859 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.781      ;
; -1.859 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.781      ;
; -1.859 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.781      ;
; -1.826 ; vga_display_controller:vga_timing|v_count[0] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 2.746      ;
; -1.818 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.739      ;
; -1.816 ; vga_display_controller:vga_timing|v_count[4] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.737      ;
; -1.799 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.720      ;
; -1.784 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 2.704      ;
; -1.773 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.695      ;
; -1.773 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.695      ;
; -1.773 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.695      ;
; -1.773 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.695      ;
; -1.773 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.695      ;
; -1.773 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.695      ;
; -1.773 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.695      ;
; -1.770 ; vga_display_controller:vga_timing|v_count[5] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.691      ;
; -1.769 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.690      ;
; -1.757 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.678      ;
; -1.753 ; vga_display_controller:vga_timing|v_count[8] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.674      ;
; -1.753 ; vga_display_controller:vga_timing|v_count[8] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.674      ;
; -1.746 ; vga_display_controller:vga_timing|v_count[8] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.667      ;
; -1.745 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.666      ;
; -1.744 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.665      ;
; -1.743 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.665      ;
; -1.743 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.665      ;
; -1.743 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.665      ;
; -1.741 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.663      ;
; -1.741 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.663      ;
; -1.741 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.079     ; 2.663      ;
; -1.740 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 2.661      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50MHz'                                                           ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.911 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.500        ; 1.793      ; 3.456      ;
; -0.368 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 1.000        ; 1.793      ; 3.413      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; sdram_controller:sdram_ctrl|writing                    ; sdram_controller:sdram_ctrl|writing                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|write_addr[0]              ; sdram_controller:sdram_ctrl|write_addr[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|write_timer[1]             ; sdram_controller:sdram_ctrl|write_timer[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; image_loader:loader|addr_counter[0]                    ; image_loader:loader|addr_counter[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_RCD ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_RCD                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; image_loader:loader|state.IDLE                         ; image_loader:loader|state.IDLE                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; state[1]                                               ; state[1]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; image_loader:loader|state.DONE                         ; image_loader:loader|state.DONE                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|read_state.READ_IDLE       ; sdram_controller:sdram_ctrl|read_state.READ_IDLE                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|state.READY                ; sdram_controller:sdram_ctrl|state.READY                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|state.RESET_WAIT           ; sdram_controller:sdram_ctrl|state.RESET_WAIT                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|write_timer[2]             ; sdram_controller:sdram_ctrl|write_timer[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_WR  ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_WR                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|read_timer[1]              ; sdram_controller:sdram_ctrl|read_timer[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|read_timer[0]              ; sdram_controller:sdram_ctrl|read_timer[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|read_timer[2]              ; sdram_controller:sdram_ctrl|read_timer[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_CL    ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_CL                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_RCD   ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_RCD                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.455 ; image_loader:loader|addr_counter[9]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.208      ;
; 0.464 ; image_loader:loader|addr_counter[5]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.217      ;
; 0.488 ; image_loader:loader|addr_counter[4]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.241      ;
; 0.491 ; image_loader:loader|addr_counter[7]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.244      ;
; 0.501 ; reset_sync_143_stage1                                  ; reset_sync_143                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.510 ; sdram_controller:sdram_ctrl|state.RESET_WAIT           ; sdram_controller:sdram_ctrl|state.PRECHARGE_ALL                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.518 ; image_loader:loader|state.WAIT_WRITE                   ; image_loader:loader|addr_counter[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.523 ; sdram_controller:sdram_ctrl|state.LOAD_MODE            ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_1                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.816      ;
; 0.523 ; state[1]                                               ; image_loader:loader|state.IDLE                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.816      ;
; 0.524 ; sdram_controller:sdram_ctrl|read_timer[2]              ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_RCD                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.525 ; sdram_controller:sdram_ctrl|read_timer[2]              ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_CL                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; state[1]                                               ; state[0]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.533 ; sdram_controller:sdram_ctrl|state.PRECHARGE_ALL        ; sdram_controller:sdram_ctrl|state.LOAD_MODE                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.826      ;
; 0.535 ; sdram_controller:sdram_ctrl|read_state.READ_CMD        ; sdram_controller:sdram_ctrl|read_timer[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.588 ; image_loader:loader|addr_counter[1]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.341      ;
; 0.647 ; sdram_controller:sdram_ctrl|write_timer[1]             ; sdram_controller:sdram_ctrl|write_state.WRITE_NEXT                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.666 ; sdram_controller:sdram_ctrl|write_state.WRITE_NEXT     ; sdram_controller:sdram_ctrl|write_state.WRITE_IDLE                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.959      ;
; 0.669 ; sdram_controller:sdram_ctrl|write_state.WRITE_NEXT     ; sdram_controller:sdram_ctrl|write_state.WRITE_ACTIVATE                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.962      ;
; 0.698 ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_1       ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_2                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.705 ; image_loader:loader|state.DONE                         ; image_loader:loader|state.LOAD                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.998      ;
; 0.708 ; image_loader:loader|state.DONE                         ; state[1]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.001      ;
; 0.730 ; image_loader:loader|addr_counter[3]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.471      ;
; 0.734 ; image_loader:loader|addr_counter[0]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a9~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.470      ;
; 0.737 ; sdram_controller:sdram_ctrl|cycle_count[1]             ; sdram_controller:sdram_ctrl|cycle_count[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.744 ; sdram_controller:sdram_ctrl|write_addr[9]              ; sdram_controller:sdram_ctrl|write_addr[9]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; sdram_controller:sdram_ctrl|write_addr[8]              ; sdram_controller:sdram_ctrl|write_addr[8]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; sdram_controller:sdram_ctrl|write_addr[6]              ; sdram_controller:sdram_ctrl|write_addr[6]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; sdram_controller:sdram_ctrl|write_addr[7]              ; sdram_controller:sdram_ctrl|write_addr[7]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; sdram_controller:sdram_ctrl|write_addr[2]              ; sdram_controller:sdram_ctrl|write_addr[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.747 ; sdram_controller:sdram_ctrl|write_addr[3]              ; sdram_controller:sdram_ctrl|write_addr[3]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.761 ; sdram_controller:sdram_ctrl|cycle_count[3]             ; sdram_controller:sdram_ctrl|cycle_count[3]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; sdram_controller:sdram_ctrl|cycle_count[0]             ; sdram_controller:sdram_ctrl|cycle_count[0]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; image_loader:loader|addr_counter[4]                    ; image_loader:loader|addr_counter[4]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; sdram_controller:sdram_ctrl|cycle_count[13]            ; sdram_controller:sdram_ctrl|cycle_count[13]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sdram_controller:sdram_ctrl|cycle_count[11]            ; sdram_controller:sdram_ctrl|cycle_count[11]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sdram_controller:sdram_ctrl|cycle_count[5]             ; sdram_controller:sdram_ctrl|cycle_count[5]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; image_loader:loader|addr_counter[14]                   ; image_loader:loader|addr_counter[14]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; image_loader:loader|addr_counter[12]                   ; image_loader:loader|addr_counter[12]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; image_loader:loader|addr_counter[6]                    ; image_loader:loader|addr_counter[6]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; sdram_controller:sdram_ctrl|cycle_count[15]            ; sdram_controller:sdram_ctrl|cycle_count[15]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; sdram_controller:sdram_ctrl|write_addr[5]              ; sdram_controller:sdram_ctrl|write_addr[5]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; sdram_controller:sdram_ctrl|write_addr[4]              ; sdram_controller:sdram_ctrl|write_addr[4]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; image_loader:loader|addr_counter[16]                   ; image_loader:loader|addr_counter[16]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; sdram_controller:sdram_ctrl|cycle_count[9]             ; sdram_controller:sdram_ctrl|cycle_count[9]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sdram_controller:sdram_ctrl|cycle_count[7]             ; sdram_controller:sdram_ctrl|cycle_count[7]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sdram_controller:sdram_ctrl|cycle_count[6]             ; sdram_controller:sdram_ctrl|cycle_count[6]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sdram_controller:sdram_ctrl|cycle_count[2]             ; sdram_controller:sdram_ctrl|cycle_count[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; image_loader:loader|addr_counter[10]                   ; image_loader:loader|addr_counter[10]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; image_loader:loader|addr_counter[8]                    ; image_loader:loader|addr_counter[8]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; image_loader:loader|addr_counter[7]                    ; image_loader:loader|addr_counter[7]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; image_loader:loader|addr_counter[3]                    ; image_loader:loader|addr_counter[3]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; sdram_controller:sdram_ctrl|cycle_count[14]            ; sdram_controller:sdram_ctrl|cycle_count[14]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; sdram_controller:sdram_ctrl|cycle_count[4]             ; sdram_controller:sdram_ctrl|cycle_count[4]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; image_loader:loader|addr_counter[15]                   ; image_loader:loader|addr_counter[15]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; image_loader:loader|addr_counter[5]                    ; image_loader:loader|addr_counter[5]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; sdram_controller:sdram_ctrl|cycle_count[12]            ; sdram_controller:sdram_ctrl|cycle_count[12]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sdram_controller:sdram_ctrl|cycle_count[8]             ; sdram_controller:sdram_ctrl|cycle_count[8]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sdram_controller:sdram_ctrl|cycle_count[10]            ; sdram_controller:sdram_ctrl|cycle_count[10]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sdram_controller:sdram_ctrl|write_addr[1]              ; sdram_controller:sdram_ctrl|write_addr[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; image_loader:loader|addr_counter[13]                   ; image_loader:loader|addr_counter[13]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; image_loader:loader|addr_counter[11]                   ; image_loader:loader|addr_counter[11]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; image_loader:loader|addr_counter[9]                    ; image_loader:loader|addr_counter[9]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; sdram_controller:sdram_ctrl|write_addr[19]             ; sdram_controller:sdram_ctrl|write_addr[19]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.769 ; sdram_controller:sdram_ctrl|write_addr[10]             ; sdram_controller:sdram_ctrl|write_addr[10]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; sdram_controller:sdram_ctrl|write_addr[12]             ; sdram_controller:sdram_ctrl|write_addr[12]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; sdram_controller:sdram_ctrl|write_addr[16]             ; sdram_controller:sdram_ctrl|write_addr[16]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; sdram_controller:sdram_ctrl|write_addr[11]             ; sdram_controller:sdram_ctrl|write_addr[11]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; sdram_controller:sdram_ctrl|write_addr[13]             ; sdram_controller:sdram_ctrl|write_addr[13]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; sdram_controller:sdram_ctrl|write_addr[14]             ; sdram_controller:sdram_ctrl|write_addr[14]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; sdram_controller:sdram_ctrl|write_addr[15]             ; sdram_controller:sdram_ctrl|write_addr[15]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; sdram_controller:sdram_ctrl|write_addr[18]             ; sdram_controller:sdram_ctrl|write_addr[18]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; sdram_controller:sdram_ctrl|write_addr[17]             ; sdram_controller:sdram_ctrl|write_addr[17]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.774 ; sdram_controller:sdram_ctrl|write_state.WRITE_ACTIVATE ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_RCD                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.776 ; image_loader:loader|addr_counter[11]                   ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.524      ;
; 0.777 ; sdram_controller:sdram_ctrl|read_state.READ_CMD        ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_CL                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.070      ;
; 0.783 ; image_loader:loader|state.LOAD                         ; image_loader:loader|state.WAIT_WRITE                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.784 ; state[0]                                               ; state[1]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.077      ;
; 0.785 ; image_loader:loader|addr_counter[2]                    ; image_loader:loader|addr_counter[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.078      ;
; 0.791 ; sdram_controller:sdram_ctrl|write_timer[2]             ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_WR                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 0.805 ; image_loader:loader|addr_counter[1]                    ; image_loader:loader|addr_counter[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.098      ;
; 0.807 ; image_loader:loader|addr_counter[7]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.556      ;
; 0.816 ; image_loader:loader|addr_counter[9]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.571      ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div'                                                                                                                                     ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.501 ; reset_sync_25_stage1                         ; reset_sync_25                                ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 0.793      ;
; 0.762 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.054      ;
; 0.771 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.063      ;
; 0.771 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[1] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.063      ;
; 0.772 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.064      ;
; 0.773 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.066      ;
; 0.775 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.067      ;
; 0.778 ; vga_display_controller:vga_timing|v_count[7] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.070      ;
; 0.780 ; vga_display_controller:vga_timing|v_count[5] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.072      ;
; 0.790 ; vga_display_controller:vga_timing|v_count[4] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.082      ;
; 0.797 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[0] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.089      ;
; 0.798 ; vga_display_controller:vga_timing|v_count[6] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.090      ;
; 0.805 ; vga_display_controller:vga_timing|v_count[8] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.097      ;
; 0.854 ; vga_display_controller:vga_timing|v_count[8] ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.146      ;
; 1.076 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.368      ;
; 1.094 ; vga_display_controller:vga_timing|v_count[9] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.386      ;
; 1.126 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.418      ;
; 1.128 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.420      ;
; 1.133 ; vga_display_controller:vga_timing|v_count[7] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.425      ;
; 1.134 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; vga_display_controller:vga_timing|v_count[5] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[1] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.428      ;
; 1.143 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.435      ;
; 1.144 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.436      ;
; 1.144 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.436      ;
; 1.151 ; vga_display_controller:vga_timing|v_count[4] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.443      ;
; 1.159 ; vga_display_controller:vga_timing|v_count[6] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.451      ;
; 1.160 ; vga_display_controller:vga_timing|v_count[4] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.452      ;
; 1.168 ; vga_display_controller:vga_timing|v_count[6] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.460      ;
; 1.174 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.466      ;
; 1.177 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.469      ;
; 1.197 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.489      ;
; 1.198 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.490      ;
; 1.257 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.549      ;
; 1.259 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.551      ;
; 1.265 ; vga_display_controller:vga_timing|v_count[6] ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.557      ;
; 1.265 ; vga_display_controller:vga_timing|v_count[5] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.557      ;
; 1.266 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.558      ;
; 1.274 ; vga_display_controller:vga_timing|v_count[5] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.566      ;
; 1.275 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.567      ;
; 1.275 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.567      ;
; 1.283 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.575      ;
; 1.284 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.576      ;
; 1.291 ; vga_display_controller:vga_timing|v_count[4] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.583      ;
; 1.300 ; vga_display_controller:vga_timing|v_count[4] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.592      ;
; 1.339 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.631      ;
; 1.359 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.651      ;
; 1.363 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.655      ;
; 1.373 ; vga_display_controller:vga_timing|v_count[0] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.665      ;
; 1.386 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.679      ;
; 1.388 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.680      ;
; 1.388 ; vga_display_controller:vga_timing|v_count[7] ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.680      ;
; 1.389 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.682      ;
; 1.393 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.686      ;
; 1.397 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.689      ;
; 1.397 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.689      ;
; 1.406 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.698      ;
; 1.414 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.706      ;
; 1.424 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.716      ;
; 1.429 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.721      ;
; 1.468 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.760      ;
; 1.478 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.770      ;
; 1.478 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.770      ;
; 1.479 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.771      ;
; 1.479 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.771      ;
; 1.479 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.771      ;
; 1.490 ; vga_display_controller:vga_timing|v_count[5] ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.782      ;
; 1.501 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.793      ;
; 1.503 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.795      ;
; 1.516 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.808      ;
; 1.526 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.818      ;
; 1.528 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.820      ;
; 1.529 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.822      ;
; 1.532 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.824      ;
; 1.537 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.829      ;
; 1.537 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.829      ;
; 1.545 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.837      ;
; 1.555 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.847      ;
; 1.563 ; vga_display_controller:vga_timing|v_count[0] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.855      ;
; 1.569 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.861      ;
; 1.608 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.900      ;
; 1.615 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.907      ;
; 1.619 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.911      ;
; 1.638 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.930      ;
; 1.643 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.935      ;
; 1.644 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.937      ;
; 1.645 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.937      ;
; 1.646 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.938      ;
; 1.647 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.940      ;
; 1.651 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.944      ;
; 1.653 ; vga_display_controller:vga_timing|v_count[0] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.945      ;
; 1.655 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.947      ;
; 1.661 ; vga_display_controller:vga_timing|h_count[9] ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.954      ;
; 1.672 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.964      ;
; 1.684 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.976      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50MHz'                                                           ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.703 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.000        ; 1.859      ; 3.065      ;
; 1.282 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; -0.500       ; 1.859      ; 3.144      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_div'                                                                                                   ;
+--------+---------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.908 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 1.828      ;
; -0.908 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 1.828      ;
; -0.908 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 1.828      ;
; -0.908 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 1.828      ;
; -0.908 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 1.828      ;
; -0.908 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 1.828      ;
; -0.908 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 1.828      ;
; -0.908 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 1.828      ;
; -0.908 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 1.828      ;
; -0.908 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 1.828      ;
; -0.870 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 1.791      ;
; -0.870 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 1.791      ;
; -0.870 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 1.791      ;
; -0.729 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 1.650      ;
; -0.729 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 1.650      ;
; -0.729 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 1.650      ;
; -0.729 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 1.650      ;
; -0.729 ; reset_sync_25 ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 1.650      ;
; -0.729 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 1.650      ;
; -0.729 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 1.650      ;
; -0.729 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 1.650      ;
+--------+---------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+-------+----------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.214 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_IDLE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.693      ;
; 4.214 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_ACTIVATE   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.693      ;
; 4.214 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.693      ;
; 4.214 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.693      ;
; 4.214 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.693      ;
; 4.214 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.693      ;
; 4.214 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.693      ;
; 4.214 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.693      ;
; 4.214 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.READY                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.693      ;
; 4.413 ; reset_sync_143 ; sdram_controller:sdram_ctrl|writing                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.494      ;
; 4.413 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[19]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.494      ;
; 4.413 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[16]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.494      ;
; 4.413 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.494      ;
; 4.413 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.494      ;
; 4.413 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.494      ;
; 4.413 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[13]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.494      ;
; 4.413 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.494      ;
; 4.413 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[15]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.494      ;
; 4.413 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[17]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.494      ;
; 4.413 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[18]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.494      ;
; 4.446 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.079     ; 2.466      ;
; 4.446 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.079     ; 2.466      ;
; 4.446 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.079     ; 2.466      ;
; 4.446 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.079     ; 2.466      ;
; 4.446 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.079     ; 2.466      ;
; 4.446 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.079     ; 2.466      ;
; 4.446 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.079     ; 2.466      ;
; 4.446 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.079     ; 2.466      ;
; 4.446 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.079     ; 2.466      ;
; 4.451 ; reset_sync_143 ; image_loader:loader|addr_counter[1]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 2.454      ;
; 4.451 ; reset_sync_143 ; image_loader:loader|addr_counter[3]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 2.454      ;
; 4.451 ; reset_sync_143 ; image_loader:loader|addr_counter[2]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 2.454      ;
; 4.451 ; reset_sync_143 ; image_loader:loader|addr_counter[12]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 2.454      ;
; 4.451 ; reset_sync_143 ; image_loader:loader|addr_counter[4]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 2.454      ;
; 4.451 ; reset_sync_143 ; image_loader:loader|addr_counter[5]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 2.454      ;
; 4.451 ; reset_sync_143 ; image_loader:loader|addr_counter[6]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 2.454      ;
; 4.451 ; reset_sync_143 ; image_loader:loader|addr_counter[7]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 2.454      ;
; 4.451 ; reset_sync_143 ; image_loader:loader|addr_counter[8]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 2.454      ;
; 4.451 ; reset_sync_143 ; image_loader:loader|addr_counter[9]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 2.454      ;
; 4.451 ; reset_sync_143 ; image_loader:loader|addr_counter[10]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 2.454      ;
; 4.451 ; reset_sync_143 ; image_loader:loader|addr_counter[11]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 2.454      ;
; 4.451 ; reset_sync_143 ; image_loader:loader|addr_counter[13]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 2.454      ;
; 4.451 ; reset_sync_143 ; image_loader:loader|addr_counter[16]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 2.454      ;
; 4.451 ; reset_sync_143 ; image_loader:loader|addr_counter[14]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 2.454      ;
; 4.451 ; reset_sync_143 ; image_loader:loader|addr_counter[15]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 2.454      ;
; 4.701 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.083     ; 2.207      ;
; 4.701 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_ACTIVATE ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.083     ; 2.207      ;
; 4.701 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_IDLE     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.083     ; 2.207      ;
; 4.701 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_timer[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.083     ; 2.207      ;
; 4.701 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_timer[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.083     ; 2.207      ;
; 4.701 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_NEXT     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.083     ; 2.207      ;
; 4.701 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_CMD      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.083     ; 2.207      ;
; 4.701 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_RCD ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.083     ; 2.207      ;
; 4.733 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_timer[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.081     ; 2.177      ;
; 4.733 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_WR  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.081     ; 2.177      ;
; 4.733 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_timer[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.081     ; 2.177      ;
; 4.733 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_timer[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.081     ; 2.177      ;
; 4.733 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_timer[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.081     ; 2.177      ;
; 4.733 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_RCD   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.081     ; 2.177      ;
; 4.733 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_DONE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.081     ; 2.177      ;
; 4.733 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_CL    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.081     ; 2.177      ;
; 4.733 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_CMD        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.081     ; 2.177      ;
; 4.836 ; reset_sync_143 ; image_loader:loader|state.LOAD                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.071      ;
; 4.836 ; reset_sync_143 ; image_loader:loader|addr_counter[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.071      ;
; 4.836 ; reset_sync_143 ; image_loader:loader|state.WAIT_WRITE                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.071      ;
; 4.836 ; reset_sync_143 ; image_loader:loader|state.IDLE                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.071      ;
; 4.836 ; reset_sync_143 ; state[0]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.071      ;
; 4.836 ; reset_sync_143 ; state[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.071      ;
; 4.836 ; reset_sync_143 ; image_loader:loader|state.DONE                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 2.071      ;
; 4.838 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_2       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 2.068      ;
; 4.838 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_1       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 2.068      ;
; 4.838 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.LOAD_MODE            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 2.068      ;
; 4.838 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.RESET_WAIT           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 2.068      ;
; 4.838 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.PRECHARGE_ALL        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 2.068      ;
; 4.913 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.394      ; 2.472      ;
; 4.913 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.394      ; 2.472      ;
; 4.913 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.394      ; 2.472      ;
; 4.913 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.394      ; 2.472      ;
; 4.913 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.394      ; 2.472      ;
; 4.913 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.394      ; 2.472      ;
; 4.913 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.394      ; 2.472      ;
; 4.913 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.394      ; 2.472      ;
; 4.913 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.394      ; 2.472      ;
; 4.913 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.394      ; 2.472      ;
; 4.913 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.394      ; 2.472      ;
; 4.913 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.394      ; 2.472      ;
; 4.913 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.394      ; 2.472      ;
; 5.121 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 1.786      ;
; 5.121 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[13]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 1.786      ;
; 5.121 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 1.786      ;
; 5.121 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 1.786      ;
; 5.121 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 1.786      ;
; 5.121 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 1.786      ;
; 5.121 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 1.786      ;
; 5.121 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 1.786      ;
; 5.121 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 1.786      ;
; 5.121 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 1.786      ;
; 5.121 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 1.786      ;
; 5.121 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 1.786      ;
; 5.121 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.084     ; 1.786      ;
+-------+----------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_div'                                                                                                   ;
+-------+---------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.208 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.500      ;
; 1.208 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.500      ;
; 1.208 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.500      ;
; 1.208 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.500      ;
; 1.208 ; reset_sync_25 ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.500      ;
; 1.208 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.500      ;
; 1.208 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.500      ;
; 1.208 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.500      ;
; 1.370 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.663      ;
; 1.370 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.663      ;
; 1.370 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.663      ;
; 1.421 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.079      ; 1.712      ;
; 1.421 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.079      ; 1.712      ;
; 1.421 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.079      ; 1.712      ;
; 1.421 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.079      ; 1.712      ;
; 1.421 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.079      ; 1.712      ;
; 1.421 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.079      ; 1.712      ;
; 1.421 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.079      ; 1.712      ;
; 1.421 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.079      ; 1.712      ;
; 1.421 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[1] ; clk_div      ; clk_div     ; 0.000        ; 0.079      ; 1.712      ;
; 1.421 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[0] ; clk_div      ; clk_div     ; 0.000        ; 0.079      ; 1.712      ;
+-------+---------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+-------+----------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.378 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.668      ;
; 1.378 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[13]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.668      ;
; 1.378 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.668      ;
; 1.378 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.668      ;
; 1.378 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.668      ;
; 1.378 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.668      ;
; 1.378 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.668      ;
; 1.378 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.668      ;
; 1.378 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.668      ;
; 1.378 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.668      ;
; 1.378 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.668      ;
; 1.378 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.668      ;
; 1.378 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.668      ;
; 1.378 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.668      ;
; 1.378 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.668      ;
; 1.378 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.668      ;
; 1.480 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 2.267      ;
; 1.480 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 2.267      ;
; 1.480 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 2.267      ;
; 1.480 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 2.267      ;
; 1.480 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 2.267      ;
; 1.480 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 2.267      ;
; 1.480 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 2.267      ;
; 1.480 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 2.267      ;
; 1.480 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 2.267      ;
; 1.480 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 2.267      ;
; 1.480 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 2.267      ;
; 1.480 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 2.267      ;
; 1.480 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 2.267      ;
; 1.634 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_2       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.923      ;
; 1.634 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_1       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.923      ;
; 1.634 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.LOAD_MODE            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.923      ;
; 1.634 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.RESET_WAIT           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.923      ;
; 1.634 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.PRECHARGE_ALL        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.923      ;
; 1.636 ; reset_sync_143 ; image_loader:loader|state.LOAD                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.926      ;
; 1.636 ; reset_sync_143 ; image_loader:loader|addr_counter[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.926      ;
; 1.636 ; reset_sync_143 ; image_loader:loader|state.WAIT_WRITE                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.926      ;
; 1.636 ; reset_sync_143 ; image_loader:loader|state.IDLE                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.926      ;
; 1.636 ; reset_sync_143 ; state[0]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.926      ;
; 1.636 ; reset_sync_143 ; state[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.926      ;
; 1.636 ; reset_sync_143 ; image_loader:loader|state.DONE                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.926      ;
; 1.730 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_timer[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.035      ;
; 1.730 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_WR  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.035      ;
; 1.730 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_timer[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.035      ;
; 1.730 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_timer[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.035      ;
; 1.730 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_timer[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.035      ;
; 1.730 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_RCD   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.035      ;
; 1.730 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_DONE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.035      ;
; 1.730 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_CL    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.035      ;
; 1.730 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_CMD        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.035      ;
; 1.771 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.062      ;
; 1.771 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_ACTIVATE ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.062      ;
; 1.771 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_IDLE     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.062      ;
; 1.771 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_timer[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.062      ;
; 1.771 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_timer[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.062      ;
; 1.771 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_NEXT     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.062      ;
; 1.771 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_CMD      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.062      ;
; 1.771 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_RCD ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.062      ;
; 1.957 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.264      ;
; 1.957 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.264      ;
; 1.957 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.264      ;
; 1.957 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.264      ;
; 1.957 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.264      ;
; 1.957 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.264      ;
; 1.957 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.264      ;
; 1.957 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.264      ;
; 1.957 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.264      ;
; 1.967 ; reset_sync_143 ; image_loader:loader|addr_counter[1]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.267      ;
; 1.967 ; reset_sync_143 ; image_loader:loader|addr_counter[3]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.267      ;
; 1.967 ; reset_sync_143 ; image_loader:loader|addr_counter[2]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.267      ;
; 1.967 ; reset_sync_143 ; image_loader:loader|addr_counter[12]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.267      ;
; 1.967 ; reset_sync_143 ; image_loader:loader|addr_counter[4]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.267      ;
; 1.967 ; reset_sync_143 ; image_loader:loader|addr_counter[5]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.267      ;
; 1.967 ; reset_sync_143 ; image_loader:loader|addr_counter[6]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.267      ;
; 1.967 ; reset_sync_143 ; image_loader:loader|addr_counter[7]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.267      ;
; 1.967 ; reset_sync_143 ; image_loader:loader|addr_counter[8]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.267      ;
; 1.967 ; reset_sync_143 ; image_loader:loader|addr_counter[9]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.267      ;
; 1.967 ; reset_sync_143 ; image_loader:loader|addr_counter[10]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.267      ;
; 1.967 ; reset_sync_143 ; image_loader:loader|addr_counter[11]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.267      ;
; 1.967 ; reset_sync_143 ; image_loader:loader|addr_counter[13]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.267      ;
; 1.967 ; reset_sync_143 ; image_loader:loader|addr_counter[16]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.267      ;
; 1.967 ; reset_sync_143 ; image_loader:loader|addr_counter[14]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.267      ;
; 1.967 ; reset_sync_143 ; image_loader:loader|addr_counter[15]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.267      ;
; 2.003 ; reset_sync_143 ; sdram_controller:sdram_ctrl|writing                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.293      ;
; 2.003 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[19]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.293      ;
; 2.003 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[16]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.293      ;
; 2.003 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.293      ;
; 2.003 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.293      ;
; 2.003 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.293      ;
; 2.003 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[13]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.293      ;
; 2.003 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.293      ;
; 2.003 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[15]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.293      ;
; 2.003 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[17]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.293      ;
; 2.003 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[18]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.293      ;
; 2.163 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_IDLE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.453      ;
; 2.163 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_ACTIVATE   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.453      ;
; 2.163 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.453      ;
; 2.163 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.453      ;
; 2.163 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.453      ;
; 2.163 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.453      ;
+-------+----------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.041 ns




+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 225.94 MHz ; 225.94 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 316.06 MHz ; 316.06 MHz      ; clk_div                                              ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.585 ; -112.692      ;
; clk_div                                              ; -2.164 ; -31.856       ;
; clk_50MHz                                            ; -0.807 ; -0.807        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; clk_div                                              ; 0.470 ; 0.000         ;
; clk_50MHz                                            ; 0.642 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -0.773 ; -14.369       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.377  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk_div                                              ; 1.111 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.242 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -1.487 ; -34.201       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.789  ; 0.000         ;
; clk_50MHz                                            ; 9.750  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+--------+----------------------------------------------+---------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                           ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -5.585 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.872      ;
; -5.583 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.870      ;
; -5.544 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.831      ;
; -5.532 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.819      ;
; -5.514 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.801      ;
; -5.492 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.779      ;
; -5.482 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.769      ;
; -5.482 ; vga_display_controller:vga_timing|v_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.769      ;
; -5.476 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.763      ;
; -5.467 ; vga_display_controller:vga_timing|v_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.754      ;
; -5.461 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.748      ;
; -5.459 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.746      ;
; -5.457 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.744      ;
; -5.429 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.716      ;
; -5.423 ; vga_display_controller:vga_timing|v_count[3] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.710      ;
; -5.418 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.705      ;
; -5.406 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.693      ;
; -5.404 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[0]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.122     ; 3.244      ;
; -5.404 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[1]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.122     ; 3.244      ;
; -5.404 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[2]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.122     ; 3.244      ;
; -5.404 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[3]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.122     ; 3.244      ;
; -5.404 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[4]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.122     ; 3.244      ;
; -5.404 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[5]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.122     ; 3.244      ;
; -5.399 ; vga_display_controller:vga_timing|v_count[6] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.686      ;
; -5.398 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.685      ;
; -5.397 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.684      ;
; -5.397 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.684      ;
; -5.397 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.684      ;
; -5.397 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.684      ;
; -5.397 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.684      ;
; -5.397 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[8]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.684      ;
; -5.397 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[9]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.684      ;
; -5.397 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[10] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.684      ;
; -5.397 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[11] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.684      ;
; -5.397 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[6]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.684      ;
; -5.397 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[7]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.684      ;
; -5.388 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.675      ;
; -5.384 ; vga_display_controller:vga_timing|v_count[3] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.671      ;
; -5.371 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.658      ;
; -5.368 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.655      ;
; -5.356 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.643      ;
; -5.356 ; vga_display_controller:vga_timing|v_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.643      ;
; -5.346 ; vga_display_controller:vga_timing|v_count[6] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.633      ;
; -5.341 ; vga_display_controller:vga_timing|v_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.628      ;
; -5.332 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.619      ;
; -5.331 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.618      ;
; -5.326 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.613      ;
; -5.303 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.590      ;
; -5.297 ; vga_display_controller:vga_timing|v_count[3] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.584      ;
; -5.292 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.579      ;
; -5.280 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.567      ;
; -5.273 ; vga_display_controller:vga_timing|v_count[6] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.560      ;
; -5.272 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.559      ;
; -5.258 ; vga_display_controller:vga_timing|v_count[3] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.545      ;
; -5.245 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.532      ;
; -5.242 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.529      ;
; -5.223 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.510      ;
; -5.206 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.493      ;
; -5.205 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[11] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.492      ;
; -5.200 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.487      ;
; -5.177 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.464      ;
; -5.172 ; vga_display_controller:vga_timing|v_count[6] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.459      ;
; -5.170 ; vga_display_controller:vga_timing|v_count[3] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.457      ;
; -5.166 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.453      ;
; -5.139 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.426      ;
; -5.135 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.422      ;
; -5.135 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.422      ;
; -5.135 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.422      ;
; -5.135 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.422      ;
; -5.135 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[8]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.422      ;
; -5.135 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[9]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.422      ;
; -5.135 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[10] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.422      ;
; -5.135 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[11] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.422      ;
; -5.135 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[6]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.422      ;
; -5.135 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[7]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.422      ;
; -5.131 ; vga_display_controller:vga_timing|v_count[3] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.418      ;
; -5.124 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[0]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.122     ; 2.964      ;
; -5.124 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[1]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.122     ; 2.964      ;
; -5.124 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[2]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.122     ; 2.964      ;
; -5.124 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[3]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.122     ; 2.964      ;
; -5.124 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[4]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.122     ; 2.964      ;
; -5.124 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[5]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.122     ; 2.964      ;
; -5.124 ; vga_display_controller:vga_timing|v_count[6] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.411      ;
; -5.118 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.405      ;
; -5.117 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[11] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.404      ;
; -5.116 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.403      ;
; -5.111 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_state.READ_IDLE  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.121     ; 2.952      ;
; -5.110 ; vga_display_controller:vga_timing|h_count[8] ; sdram_controller:sdram_ctrl|read_state.READ_IDLE  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.121     ; 2.951      ;
; -5.097 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.675     ; 3.384      ;
; -5.093 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.674     ; 3.381      ;
; -5.093 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.674     ; 3.381      ;
; -5.093 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.674     ; 3.381      ;
; -5.093 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.674     ; 3.381      ;
; -5.093 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.674     ; 3.381      ;
; -5.093 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.674     ; 3.381      ;
; -5.093 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.674     ; 3.381      ;
; -5.093 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[8]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.674     ; 3.381      ;
; -5.093 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[9]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.674     ; 3.381      ;
; -5.093 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[10] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.674     ; 3.381      ;
; -5.093 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[11] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.674     ; 3.381      ;
+--------+----------------------------------------------+---------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div'                                                                                                                                      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.164 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 3.096      ;
; -2.164 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 3.096      ;
; -2.164 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 3.096      ;
; -2.158 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 3.090      ;
; -2.158 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 3.090      ;
; -2.158 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 3.090      ;
; -2.097 ; vga_display_controller:vga_timing|v_count[0] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 3.027      ;
; -2.041 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.973      ;
; -2.041 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.973      ;
; -2.041 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.973      ;
; -2.013 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.945      ;
; -2.013 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.945      ;
; -2.013 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.945      ;
; -2.011 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.943      ;
; -2.011 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.943      ;
; -2.011 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.943      ;
; -1.914 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.846      ;
; -1.914 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.846      ;
; -1.914 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.846      ;
; -1.911 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 2.841      ;
; -1.892 ; vga_display_controller:vga_timing|v_count[8] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 2.822      ;
; -1.876 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.808      ;
; -1.876 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.808      ;
; -1.876 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.808      ;
; -1.875 ; vga_display_controller:vga_timing|v_count[7] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 2.805      ;
; -1.833 ; vga_display_controller:vga_timing|v_count[6] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 2.763      ;
; -1.831 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.762      ;
; -1.831 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.762      ;
; -1.831 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.762      ;
; -1.831 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.762      ;
; -1.831 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.762      ;
; -1.831 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.762      ;
; -1.831 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.762      ;
; -1.825 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.756      ;
; -1.825 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.756      ;
; -1.825 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.756      ;
; -1.825 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.756      ;
; -1.825 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.756      ;
; -1.825 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.756      ;
; -1.825 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.756      ;
; -1.822 ; vga_display_controller:vga_timing|v_count[9] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 2.752      ;
; -1.805 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.736      ;
; -1.786 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.718      ;
; -1.786 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.718      ;
; -1.786 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.718      ;
; -1.782 ; vga_display_controller:vga_timing|v_count[0] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.713      ;
; -1.743 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 2.673      ;
; -1.714 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.645      ;
; -1.708 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.639      ;
; -1.708 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.639      ;
; -1.708 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.639      ;
; -1.708 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.639      ;
; -1.708 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.639      ;
; -1.708 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.639      ;
; -1.708 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.639      ;
; -1.702 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 2.632      ;
; -1.680 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.611      ;
; -1.680 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.611      ;
; -1.680 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.611      ;
; -1.680 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.611      ;
; -1.680 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.611      ;
; -1.680 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.611      ;
; -1.680 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.611      ;
; -1.678 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.609      ;
; -1.678 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.609      ;
; -1.678 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.609      ;
; -1.678 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.609      ;
; -1.678 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.609      ;
; -1.678 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.609      ;
; -1.678 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.609      ;
; -1.675 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.606      ;
; -1.623 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.554      ;
; -1.617 ; vga_display_controller:vga_timing|v_count[0] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.548      ;
; -1.596 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.527      ;
; -1.590 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.521      ;
; -1.581 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.512      ;
; -1.581 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.512      ;
; -1.581 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.512      ;
; -1.581 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.512      ;
; -1.581 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.512      ;
; -1.581 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.512      ;
; -1.581 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.512      ;
; -1.573 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.505      ;
; -1.573 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.505      ;
; -1.573 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.505      ;
; -1.573 ; vga_display_controller:vga_timing|v_count[5] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 2.503      ;
; -1.570 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.502      ;
; -1.570 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.502      ;
; -1.570 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 2.502      ;
; -1.570 ; vga_display_controller:vga_timing|v_count[4] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 2.500      ;
; -1.553 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.484      ;
; -1.543 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.474      ;
; -1.543 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.474      ;
; -1.543 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.474      ;
; -1.543 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.474      ;
; -1.543 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.474      ;
; -1.543 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.474      ;
; -1.543 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.474      ;
; -1.540 ; vga_display_controller:vga_timing|v_count[8] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.471      ;
; -1.540 ; vga_display_controller:vga_timing|v_count[8] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 2.471      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50MHz'                                                            ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.807 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.500        ; 1.676      ; 3.215      ;
; -0.250 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 1.000        ; 1.676      ; 3.158      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_controller:sdram_ctrl|write_addr[0]              ; sdram_controller:sdram_ctrl|write_addr[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|write_timer[1]             ; sdram_controller:sdram_ctrl|write_timer[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; image_loader:loader|addr_counter[0]                    ; image_loader:loader|addr_counter[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_RCD ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_RCD                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; image_loader:loader|state.IDLE                         ; image_loader:loader|state.IDLE                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; state[1]                                               ; state[1]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; image_loader:loader|state.DONE                         ; image_loader:loader|state.DONE                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|state.RESET_WAIT           ; sdram_controller:sdram_ctrl|state.RESET_WAIT                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_controller:sdram_ctrl|write_timer[2]             ; sdram_controller:sdram_ctrl|write_timer[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_WR  ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_WR                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:sdram_ctrl|read_timer[1]              ; sdram_controller:sdram_ctrl|read_timer[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:sdram_ctrl|read_timer[0]              ; sdram_controller:sdram_ctrl|read_timer[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:sdram_ctrl|read_timer[2]              ; sdram_controller:sdram_ctrl|read_timer[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_CL    ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_CL                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_RCD   ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_RCD                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:sdram_ctrl|writing                    ; sdram_controller:sdram_ctrl|writing                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:sdram_ctrl|read_state.READ_IDLE       ; sdram_controller:sdram_ctrl|read_state.READ_IDLE                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:sdram_ctrl|state.READY                ; sdram_controller:sdram_ctrl|state.READY                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.432 ; image_loader:loader|addr_counter[9]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.101      ;
; 0.449 ; image_loader:loader|addr_counter[5]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.118      ;
; 0.463 ; image_loader:loader|addr_counter[7]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.132      ;
; 0.465 ; image_loader:loader|addr_counter[4]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.134      ;
; 0.469 ; sdram_controller:sdram_ctrl|state.RESET_WAIT           ; sdram_controller:sdram_ctrl|state.PRECHARGE_ALL                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.471 ; reset_sync_143_stage1                                  ; reset_sync_143                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.482 ; state[1]                                               ; image_loader:loader|state.IDLE                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.483 ; image_loader:loader|state.WAIT_WRITE                   ; image_loader:loader|addr_counter[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.485 ; state[1]                                               ; state[0]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.753      ;
; 0.488 ; sdram_controller:sdram_ctrl|state.LOAD_MODE            ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_1                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.756      ;
; 0.494 ; sdram_controller:sdram_ctrl|read_timer[2]              ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_RCD                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.761      ;
; 0.495 ; sdram_controller:sdram_ctrl|read_timer[2]              ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_CL                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.762      ;
; 0.498 ; sdram_controller:sdram_ctrl|state.PRECHARGE_ALL        ; sdram_controller:sdram_ctrl|state.LOAD_MODE                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.766      ;
; 0.501 ; sdram_controller:sdram_ctrl|read_state.READ_CMD        ; sdram_controller:sdram_ctrl|read_timer[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.768      ;
; 0.567 ; image_loader:loader|addr_counter[1]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.236      ;
; 0.602 ; sdram_controller:sdram_ctrl|write_timer[1]             ; sdram_controller:sdram_ctrl|write_state.WRITE_NEXT                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.870      ;
; 0.615 ; sdram_controller:sdram_ctrl|write_state.WRITE_NEXT     ; sdram_controller:sdram_ctrl|write_state.WRITE_IDLE                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.883      ;
; 0.618 ; sdram_controller:sdram_ctrl|write_state.WRITE_NEXT     ; sdram_controller:sdram_ctrl|write_state.WRITE_ACTIVATE                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.886      ;
; 0.628 ; image_loader:loader|state.DONE                         ; state[1]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.896      ;
; 0.645 ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_1       ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_2                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.658 ; image_loader:loader|state.DONE                         ; image_loader:loader|state.LOAD                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.926      ;
; 0.678 ; image_loader:loader|addr_counter[0]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a9~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.334      ;
; 0.679 ; image_loader:loader|addr_counter[3]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.339      ;
; 0.686 ; sdram_controller:sdram_ctrl|cycle_count[1]             ; sdram_controller:sdram_ctrl|cycle_count[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.691 ; sdram_controller:sdram_ctrl|write_addr[9]              ; sdram_controller:sdram_ctrl|write_addr[9]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; sdram_controller:sdram_ctrl|write_addr[8]              ; sdram_controller:sdram_ctrl|write_addr[8]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.693 ; sdram_controller:sdram_ctrl|write_addr[7]              ; sdram_controller:sdram_ctrl|write_addr[7]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; sdram_controller:sdram_ctrl|write_addr[6]              ; sdram_controller:sdram_ctrl|write_addr[6]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.695 ; sdram_controller:sdram_ctrl|write_addr[2]              ; sdram_controller:sdram_ctrl|write_addr[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.697 ; sdram_controller:sdram_ctrl|write_addr[3]              ; sdram_controller:sdram_ctrl|write_addr[3]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.705 ; image_loader:loader|addr_counter[14]                   ; image_loader:loader|addr_counter[14]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; image_loader:loader|addr_counter[6]                    ; image_loader:loader|addr_counter[6]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; image_loader:loader|addr_counter[4]                    ; image_loader:loader|addr_counter[4]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; image_loader:loader|addr_counter[12]                   ; image_loader:loader|addr_counter[12]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; sdram_controller:sdram_ctrl|cycle_count[13]            ; sdram_controller:sdram_ctrl|cycle_count[13]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; sdram_controller:sdram_ctrl|cycle_count[5]             ; sdram_controller:sdram_ctrl|cycle_count[5]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; sdram_controller:sdram_ctrl|cycle_count[3]             ; sdram_controller:sdram_ctrl|cycle_count[3]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; sdram_controller:sdram_ctrl|write_addr[5]              ; sdram_controller:sdram_ctrl|write_addr[5]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; image_loader:loader|addr_counter[16]                   ; image_loader:loader|addr_counter[16]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; image_loader:loader|addr_counter[7]                    ; image_loader:loader|addr_counter[7]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; sdram_controller:sdram_ctrl|cycle_count[11]            ; sdram_controller:sdram_ctrl|cycle_count[11]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; sdram_controller:sdram_ctrl|write_addr[4]              ; sdram_controller:sdram_ctrl|write_addr[4]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; image_loader:loader|addr_counter[10]                   ; image_loader:loader|addr_counter[10]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; image_loader:loader|addr_counter[8]                    ; image_loader:loader|addr_counter[8]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; sdram_controller:sdram_ctrl|cycle_count[15]            ; sdram_controller:sdram_ctrl|cycle_count[15]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; sdram_controller:sdram_ctrl|cycle_count[6]             ; sdram_controller:sdram_ctrl|cycle_count[6]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; sdram_controller:sdram_ctrl|cycle_count[9]             ; sdram_controller:sdram_ctrl|cycle_count[9]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; sdram_controller:sdram_ctrl|cycle_count[7]             ; sdram_controller:sdram_ctrl|cycle_count[7]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; image_loader:loader|addr_counter[3]                    ; image_loader:loader|addr_counter[3]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; image_loader:loader|addr_counter[15]                   ; image_loader:loader|addr_counter[15]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; image_loader:loader|addr_counter[13]                   ; image_loader:loader|addr_counter[13]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; image_loader:loader|addr_counter[11]                   ; image_loader:loader|addr_counter[11]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; image_loader:loader|addr_counter[5]                    ; image_loader:loader|addr_counter[5]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sdram_controller:sdram_ctrl|cycle_count[2]             ; sdram_controller:sdram_ctrl|cycle_count[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; image_loader:loader|addr_counter[9]                    ; image_loader:loader|addr_counter[9]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; sdram_controller:sdram_ctrl|cycle_count[14]            ; sdram_controller:sdram_ctrl|cycle_count[14]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; sdram_controller:sdram_ctrl|cycle_count[12]            ; sdram_controller:sdram_ctrl|cycle_count[12]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; sdram_controller:sdram_ctrl|cycle_count[10]            ; sdram_controller:sdram_ctrl|cycle_count[10]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; sdram_controller:sdram_ctrl|cycle_count[4]             ; sdram_controller:sdram_ctrl|cycle_count[4]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; sdram_controller:sdram_ctrl|cycle_count[8]             ; sdram_controller:sdram_ctrl|cycle_count[8]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; sdram_controller:sdram_ctrl|cycle_count[0]             ; sdram_controller:sdram_ctrl|cycle_count[0]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; sdram_controller:sdram_ctrl|write_addr[16]             ; sdram_controller:sdram_ctrl|write_addr[16]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.714 ; sdram_controller:sdram_ctrl|write_addr[10]             ; sdram_controller:sdram_ctrl|write_addr[10]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.715 ; sdram_controller:sdram_ctrl|write_addr[19]             ; sdram_controller:sdram_ctrl|write_addr[19]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; sdram_controller:sdram_ctrl|write_addr[12]             ; sdram_controller:sdram_ctrl|write_addr[12]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; image_loader:loader|addr_counter[11]                   ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.383      ;
; 0.716 ; sdram_controller:sdram_ctrl|write_addr[13]             ; sdram_controller:sdram_ctrl|write_addr[13]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; sdram_controller:sdram_ctrl|write_addr[1]              ; sdram_controller:sdram_ctrl|write_addr[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; sdram_controller:sdram_ctrl|write_addr[14]             ; sdram_controller:sdram_ctrl|write_addr[14]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; sdram_controller:sdram_ctrl|write_addr[15]             ; sdram_controller:sdram_ctrl|write_addr[15]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; sdram_controller:sdram_ctrl|write_addr[11]             ; sdram_controller:sdram_ctrl|write_addr[11]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; sdram_controller:sdram_ctrl|write_addr[18]             ; sdram_controller:sdram_ctrl|write_addr[18]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; sdram_controller:sdram_ctrl|write_state.WRITE_ACTIVATE ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_RCD                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.721 ; sdram_controller:sdram_ctrl|read_state.READ_CMD        ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_CL                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.721 ; sdram_controller:sdram_ctrl|write_addr[17]             ; sdram_controller:sdram_ctrl|write_addr[17]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.727 ; image_loader:loader|state.LOAD                         ; image_loader:loader|state.WAIT_WRITE                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.995      ;
; 0.728 ; image_loader:loader|addr_counter[2]                    ; image_loader:loader|addr_counter[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.996      ;
; 0.729 ; state[0]                                               ; state[1]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.997      ;
; 0.739 ; sdram_controller:sdram_ctrl|write_timer[2]             ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_WR                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.006      ;
; 0.743 ; image_loader:loader|addr_counter[7]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.411      ;
; 0.750 ; image_loader:loader|addr_counter[1]                    ; image_loader:loader|addr_counter[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.018      ;
; 0.752 ; image_loader:loader|addr_counter[4]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a28~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.421      ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div'                                                                                                                                      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.470 ; reset_sync_25_stage1                         ; reset_sync_25                                ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.737      ;
; 0.706 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.973      ;
; 0.716 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 0.982      ;
; 0.716 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[1] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 0.982      ;
; 0.718 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 0.984      ;
; 0.720 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 0.986      ;
; 0.721 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 0.987      ;
; 0.722 ; vga_display_controller:vga_timing|v_count[7] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.989      ;
; 0.724 ; vga_display_controller:vga_timing|v_count[5] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.991      ;
; 0.734 ; vga_display_controller:vga_timing|v_count[4] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.001      ;
; 0.741 ; vga_display_controller:vga_timing|v_count[6] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.008      ;
; 0.745 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[0] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.011      ;
; 0.749 ; vga_display_controller:vga_timing|v_count[8] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.016      ;
; 0.793 ; vga_display_controller:vga_timing|v_count[8] ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.060      ;
; 0.987 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.253      ;
; 1.000 ; vga_display_controller:vga_timing|v_count[9] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.267      ;
; 1.037 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.303      ;
; 1.038 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.304      ;
; 1.039 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.305      ;
; 1.040 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[1] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.306      ;
; 1.042 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.308      ;
; 1.042 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.308      ;
; 1.044 ; vga_display_controller:vga_timing|v_count[7] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.311      ;
; 1.048 ; vga_display_controller:vga_timing|v_count[5] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.315      ;
; 1.052 ; vga_display_controller:vga_timing|v_count[4] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.319      ;
; 1.052 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.318      ;
; 1.055 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.321      ;
; 1.055 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.321      ;
; 1.060 ; vga_display_controller:vga_timing|v_count[6] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.327      ;
; 1.068 ; vga_display_controller:vga_timing|v_count[4] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.335      ;
; 1.075 ; vga_display_controller:vga_timing|v_count[6] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.342      ;
; 1.088 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.354      ;
; 1.091 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.357      ;
; 1.114 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.380      ;
; 1.117 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.383      ;
; 1.136 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.402      ;
; 1.140 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.406      ;
; 1.148 ; vga_display_controller:vga_timing|v_count[5] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.415      ;
; 1.150 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.417      ;
; 1.160 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.426      ;
; 1.162 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.428      ;
; 1.162 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.428      ;
; 1.164 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.430      ;
; 1.170 ; vga_display_controller:vga_timing|v_count[5] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.437      ;
; 1.174 ; vga_display_controller:vga_timing|v_count[4] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.441      ;
; 1.174 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.440      ;
; 1.177 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.443      ;
; 1.180 ; vga_display_controller:vga_timing|v_count[6] ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.447      ;
; 1.190 ; vga_display_controller:vga_timing|v_count[4] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.457      ;
; 1.233 ; vga_display_controller:vga_timing|v_count[0] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.499      ;
; 1.238 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.504      ;
; 1.243 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.510      ;
; 1.248 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.514      ;
; 1.262 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.528      ;
; 1.272 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.539      ;
; 1.275 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.541      ;
; 1.281 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.547      ;
; 1.281 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.547      ;
; 1.282 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.548      ;
; 1.293 ; vga_display_controller:vga_timing|v_count[7] ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.560      ;
; 1.295 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.561      ;
; 1.299 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.565      ;
; 1.299 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.565      ;
; 1.302 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.568      ;
; 1.316 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.582      ;
; 1.365 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.632      ;
; 1.370 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.636      ;
; 1.371 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.637      ;
; 1.380 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.646      ;
; 1.380 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.646      ;
; 1.380 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.646      ;
; 1.383 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.649      ;
; 1.383 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.649      ;
; 1.383 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.649      ;
; 1.386 ; vga_display_controller:vga_timing|v_count[5] ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.653      ;
; 1.394 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.661      ;
; 1.397 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.663      ;
; 1.397 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.663      ;
; 1.400 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.666      ;
; 1.403 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.669      ;
; 1.406 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.672      ;
; 1.407 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.673      ;
; 1.413 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.679      ;
; 1.438 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.704      ;
; 1.456 ; vga_display_controller:vga_timing|v_count[0] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.722      ;
; 1.464 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.730      ;
; 1.477 ; vga_display_controller:vga_timing|v_count[0] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.743      ;
; 1.485 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.752      ;
; 1.489 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.756      ;
; 1.492 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.759      ;
; 1.492 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.758      ;
; 1.492 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.758      ;
; 1.502 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.768      ;
; 1.512 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.778      ;
; 1.519 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.785      ;
; 1.522 ; vga_display_controller:vga_timing|h_count[9] ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.789      ;
; 1.530 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.796      ;
; 1.536 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.802      ;
; 1.539 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.805      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50MHz'                                                            ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.642 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.000        ; 1.735      ; 2.842      ;
; 1.222 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; -0.500       ; 1.735      ; 2.922      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_div'                                                                                                    ;
+--------+---------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.773 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 1.703      ;
; -0.773 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 1.703      ;
; -0.773 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 1.703      ;
; -0.773 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 1.703      ;
; -0.773 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 1.703      ;
; -0.773 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 1.703      ;
; -0.773 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 1.703      ;
; -0.773 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 1.703      ;
; -0.773 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 1.703      ;
; -0.773 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 1.703      ;
; -0.733 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 1.664      ;
; -0.733 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 1.664      ;
; -0.733 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 1.664      ;
; -0.555 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 1.485      ;
; -0.555 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 1.485      ;
; -0.555 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 1.485      ;
; -0.555 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 1.485      ;
; -0.555 ; reset_sync_25 ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 1.485      ;
; -0.555 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 1.485      ;
; -0.555 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 1.485      ;
; -0.555 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 1.485      ;
+--------+---------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+-------+----------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.377 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_IDLE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.542      ;
; 4.377 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_ACTIVATE   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.542      ;
; 4.377 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.542      ;
; 4.377 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.542      ;
; 4.377 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.542      ;
; 4.377 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.542      ;
; 4.377 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.542      ;
; 4.377 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.542      ;
; 4.377 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.READY                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.542      ;
; 4.557 ; reset_sync_143 ; sdram_controller:sdram_ctrl|writing                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.362      ;
; 4.557 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[19]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.362      ;
; 4.557 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[16]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.362      ;
; 4.557 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.362      ;
; 4.557 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.362      ;
; 4.557 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.362      ;
; 4.557 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[13]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.362      ;
; 4.557 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.362      ;
; 4.557 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[15]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.362      ;
; 4.557 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[17]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.362      ;
; 4.557 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[18]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.362      ;
; 4.588 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.071     ; 2.333      ;
; 4.588 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.071     ; 2.333      ;
; 4.588 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.071     ; 2.333      ;
; 4.588 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.071     ; 2.333      ;
; 4.588 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.071     ; 2.333      ;
; 4.588 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.071     ; 2.333      ;
; 4.588 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.071     ; 2.333      ;
; 4.588 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.071     ; 2.333      ;
; 4.588 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.071     ; 2.333      ;
; 4.601 ; reset_sync_143 ; image_loader:loader|addr_counter[1]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 2.316      ;
; 4.601 ; reset_sync_143 ; image_loader:loader|addr_counter[3]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 2.316      ;
; 4.601 ; reset_sync_143 ; image_loader:loader|addr_counter[2]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 2.316      ;
; 4.601 ; reset_sync_143 ; image_loader:loader|addr_counter[12]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 2.316      ;
; 4.601 ; reset_sync_143 ; image_loader:loader|addr_counter[4]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 2.316      ;
; 4.601 ; reset_sync_143 ; image_loader:loader|addr_counter[5]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 2.316      ;
; 4.601 ; reset_sync_143 ; image_loader:loader|addr_counter[6]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 2.316      ;
; 4.601 ; reset_sync_143 ; image_loader:loader|addr_counter[7]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 2.316      ;
; 4.601 ; reset_sync_143 ; image_loader:loader|addr_counter[8]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 2.316      ;
; 4.601 ; reset_sync_143 ; image_loader:loader|addr_counter[9]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 2.316      ;
; 4.601 ; reset_sync_143 ; image_loader:loader|addr_counter[10]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 2.316      ;
; 4.601 ; reset_sync_143 ; image_loader:loader|addr_counter[11]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 2.316      ;
; 4.601 ; reset_sync_143 ; image_loader:loader|addr_counter[13]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 2.316      ;
; 4.601 ; reset_sync_143 ; image_loader:loader|addr_counter[16]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 2.316      ;
; 4.601 ; reset_sync_143 ; image_loader:loader|addr_counter[14]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 2.316      ;
; 4.601 ; reset_sync_143 ; image_loader:loader|addr_counter[15]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 2.316      ;
; 4.850 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.069      ;
; 4.850 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_ACTIVATE ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.069      ;
; 4.850 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_IDLE     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.069      ;
; 4.850 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_timer[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.069      ;
; 4.850 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_timer[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.069      ;
; 4.850 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_NEXT     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.069      ;
; 4.850 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_CMD      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.069      ;
; 4.850 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_RCD ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 2.069      ;
; 4.884 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_timer[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.070     ; 2.038      ;
; 4.884 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_WR  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.070     ; 2.038      ;
; 4.884 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_timer[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.070     ; 2.038      ;
; 4.884 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_timer[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.070     ; 2.038      ;
; 4.884 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_timer[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.070     ; 2.038      ;
; 4.884 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_RCD   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.070     ; 2.038      ;
; 4.884 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_DONE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.070     ; 2.038      ;
; 4.884 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_CL    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.070     ; 2.038      ;
; 4.884 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_CMD        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.070     ; 2.038      ;
; 4.969 ; reset_sync_143 ; image_loader:loader|state.LOAD                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 1.948      ;
; 4.969 ; reset_sync_143 ; image_loader:loader|addr_counter[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 1.948      ;
; 4.969 ; reset_sync_143 ; image_loader:loader|state.WAIT_WRITE                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 1.948      ;
; 4.969 ; reset_sync_143 ; image_loader:loader|state.IDLE                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 1.948      ;
; 4.969 ; reset_sync_143 ; state[0]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 1.948      ;
; 4.969 ; reset_sync_143 ; state[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 1.948      ;
; 4.969 ; reset_sync_143 ; image_loader:loader|state.DONE                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.075     ; 1.948      ;
; 4.972 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_2       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.074     ; 1.946      ;
; 4.972 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_1       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.074     ; 1.946      ;
; 4.972 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.LOAD_MODE            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.074     ; 1.946      ;
; 4.972 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.RESET_WAIT           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.074     ; 1.946      ;
; 4.972 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.PRECHARGE_ALL        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.074     ; 1.946      ;
; 5.053 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.374      ; 2.313      ;
; 5.053 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.374      ; 2.313      ;
; 5.053 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.374      ; 2.313      ;
; 5.053 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.374      ; 2.313      ;
; 5.053 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.374      ; 2.313      ;
; 5.053 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.374      ; 2.313      ;
; 5.053 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.374      ; 2.313      ;
; 5.053 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.374      ; 2.313      ;
; 5.053 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.374      ; 2.313      ;
; 5.053 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.374      ; 2.313      ;
; 5.053 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.374      ; 2.313      ;
; 5.053 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.374      ; 2.313      ;
; 5.053 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.374      ; 2.313      ;
; 5.261 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 1.658      ;
; 5.261 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[13]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 1.658      ;
; 5.261 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 1.658      ;
; 5.261 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 1.658      ;
; 5.261 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 1.658      ;
; 5.261 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 1.658      ;
; 5.261 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 1.658      ;
; 5.261 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 1.658      ;
; 5.261 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 1.658      ;
; 5.261 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 1.658      ;
; 5.261 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 1.658      ;
; 5.261 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 1.658      ;
; 5.261 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 1.658      ;
+-------+----------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_div'                                                                                                    ;
+-------+---------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.111 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.378      ;
; 1.111 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.378      ;
; 1.111 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.378      ;
; 1.111 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.378      ;
; 1.111 ; reset_sync_25 ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.378      ;
; 1.111 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.378      ;
; 1.111 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.378      ;
; 1.111 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.378      ;
; 1.227 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.494      ;
; 1.227 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.494      ;
; 1.227 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.494      ;
; 1.277 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.543      ;
; 1.277 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.543      ;
; 1.277 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.543      ;
; 1.277 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.543      ;
; 1.277 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.543      ;
; 1.277 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.543      ;
; 1.277 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.543      ;
; 1.277 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.543      ;
; 1.277 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[1] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.543      ;
; 1.277 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[0] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.543      ;
+-------+---------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+-------+----------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.242 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.508      ;
; 1.242 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[13]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.508      ;
; 1.242 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.508      ;
; 1.242 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.508      ;
; 1.242 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.508      ;
; 1.242 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.508      ;
; 1.242 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.508      ;
; 1.242 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.508      ;
; 1.242 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.508      ;
; 1.242 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.508      ;
; 1.242 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.508      ;
; 1.242 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.508      ;
; 1.242 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.508      ;
; 1.242 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.508      ;
; 1.242 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.508      ;
; 1.242 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.508      ;
; 1.304 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 2.036      ;
; 1.304 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 2.036      ;
; 1.304 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 2.036      ;
; 1.304 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 2.036      ;
; 1.304 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 2.036      ;
; 1.304 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 2.036      ;
; 1.304 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 2.036      ;
; 1.304 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 2.036      ;
; 1.304 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 2.036      ;
; 1.304 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 2.036      ;
; 1.304 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 2.036      ;
; 1.304 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 2.036      ;
; 1.304 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 2.036      ;
; 1.459 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_2       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.725      ;
; 1.459 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_1       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.725      ;
; 1.459 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.LOAD_MODE            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.725      ;
; 1.459 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.RESET_WAIT           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.725      ;
; 1.459 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.PRECHARGE_ALL        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.725      ;
; 1.465 ; reset_sync_143 ; image_loader:loader|state.LOAD                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.730      ;
; 1.465 ; reset_sync_143 ; image_loader:loader|addr_counter[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.730      ;
; 1.465 ; reset_sync_143 ; image_loader:loader|state.WAIT_WRITE                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.730      ;
; 1.465 ; reset_sync_143 ; image_loader:loader|state.IDLE                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.730      ;
; 1.465 ; reset_sync_143 ; state[0]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.730      ;
; 1.465 ; reset_sync_143 ; state[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.730      ;
; 1.465 ; reset_sync_143 ; image_loader:loader|state.DONE                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.730      ;
; 1.555 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_timer[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.834      ;
; 1.555 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_WR  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.834      ;
; 1.555 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_timer[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.834      ;
; 1.555 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_timer[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.834      ;
; 1.555 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_timer[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.834      ;
; 1.555 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_RCD   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.834      ;
; 1.555 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_DONE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.834      ;
; 1.555 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_CL    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.834      ;
; 1.555 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_CMD        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.834      ;
; 1.588 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.855      ;
; 1.588 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_ACTIVATE ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.855      ;
; 1.588 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_IDLE     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.855      ;
; 1.588 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_timer[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.855      ;
; 1.588 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_timer[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.855      ;
; 1.588 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_NEXT     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.855      ;
; 1.588 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_CMD      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.855      ;
; 1.588 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_RCD ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.855      ;
; 1.760 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.039      ;
; 1.760 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.039      ;
; 1.760 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.039      ;
; 1.760 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.039      ;
; 1.760 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.039      ;
; 1.760 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.039      ;
; 1.760 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.039      ;
; 1.760 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.039      ;
; 1.760 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.039      ;
; 1.762 ; reset_sync_143 ; image_loader:loader|addr_counter[1]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.037      ;
; 1.762 ; reset_sync_143 ; image_loader:loader|addr_counter[3]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.037      ;
; 1.762 ; reset_sync_143 ; image_loader:loader|addr_counter[2]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.037      ;
; 1.762 ; reset_sync_143 ; image_loader:loader|addr_counter[12]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.037      ;
; 1.762 ; reset_sync_143 ; image_loader:loader|addr_counter[4]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.037      ;
; 1.762 ; reset_sync_143 ; image_loader:loader|addr_counter[5]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.037      ;
; 1.762 ; reset_sync_143 ; image_loader:loader|addr_counter[6]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.037      ;
; 1.762 ; reset_sync_143 ; image_loader:loader|addr_counter[7]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.037      ;
; 1.762 ; reset_sync_143 ; image_loader:loader|addr_counter[8]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.037      ;
; 1.762 ; reset_sync_143 ; image_loader:loader|addr_counter[9]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.037      ;
; 1.762 ; reset_sync_143 ; image_loader:loader|addr_counter[10]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.037      ;
; 1.762 ; reset_sync_143 ; image_loader:loader|addr_counter[11]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.037      ;
; 1.762 ; reset_sync_143 ; image_loader:loader|addr_counter[13]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.037      ;
; 1.762 ; reset_sync_143 ; image_loader:loader|addr_counter[16]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.037      ;
; 1.762 ; reset_sync_143 ; image_loader:loader|addr_counter[14]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.037      ;
; 1.762 ; reset_sync_143 ; image_loader:loader|addr_counter[15]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.037      ;
; 1.797 ; reset_sync_143 ; sdram_controller:sdram_ctrl|writing                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.063      ;
; 1.797 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[19]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.063      ;
; 1.797 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[16]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.063      ;
; 1.797 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.063      ;
; 1.797 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.063      ;
; 1.797 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.063      ;
; 1.797 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[13]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.063      ;
; 1.797 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.063      ;
; 1.797 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[15]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.063      ;
; 1.797 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[17]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.063      ;
; 1.797 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[18]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.063      ;
; 1.935 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_IDLE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.201      ;
; 1.935 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_ACTIVATE   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.201      ;
; 1.935 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.201      ;
; 1.935 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.201      ;
; 1.935 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.201      ;
; 1.935 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.201      ;
+-------+----------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.136 ns




+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.948 ; -57.845       ;
; clk_div                                              ; -0.493 ; -4.919        ;
; clk_50MHz                                            ; -0.047 ; -0.047        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.156 ; 0.000         ;
; clk_div                                              ; 0.193 ; 0.000         ;
; clk_50MHz                                            ; 0.234 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk_div                                              ; 0.128 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.722 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk_div                                              ; 0.514 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.567 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -1.000 ; -23.000       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.228  ; 0.000         ;
; clk_50MHz                                            ; 9.453  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+--------+----------------------------------------------+---------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                           ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -2.948 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.854      ;
; -2.922 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.827      ;
; -2.919 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.825      ;
; -2.918 ; vga_display_controller:vga_timing|v_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.824      ;
; -2.892 ; vga_display_controller:vga_timing|v_count[3] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.797      ;
; -2.887 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.793      ;
; -2.880 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.786      ;
; -2.864 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.770      ;
; -2.863 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.769      ;
; -2.863 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.768      ;
; -2.858 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.763      ;
; -2.854 ; vga_display_controller:vga_timing|v_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.760      ;
; -2.854 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.759      ;
; -2.850 ; vga_display_controller:vga_timing|v_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.756      ;
; -2.842 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.748      ;
; -2.835 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.741      ;
; -2.828 ; vga_display_controller:vga_timing|v_count[3] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.733      ;
; -2.824 ; vga_display_controller:vga_timing|v_count[3] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.729      ;
; -2.819 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.725      ;
; -2.807 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.713      ;
; -2.803 ; vga_display_controller:vga_timing|v_count[6] ; sdram_controller:sdram_ctrl|read_addr_latched[18] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.709      ;
; -2.800 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.706      ;
; -2.799 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.705      ;
; -2.799 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.704      ;
; -2.796 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.702      ;
; -2.795 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.701      ;
; -2.795 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.700      ;
; -2.785 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.690      ;
; -2.781 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.686      ;
; -2.773 ; vga_display_controller:vga_timing|v_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.679      ;
; -2.771 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.677      ;
; -2.767 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.673      ;
; -2.761 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[0]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.235     ; 1.473      ;
; -2.761 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[1]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.235     ; 1.473      ;
; -2.761 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[2]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.235     ; 1.473      ;
; -2.761 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[3]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.235     ; 1.473      ;
; -2.761 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[4]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.235     ; 1.473      ;
; -2.761 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[5]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.235     ; 1.473      ;
; -2.752 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.658      ;
; -2.752 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.658      ;
; -2.752 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.658      ;
; -2.752 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.658      ;
; -2.752 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.658      ;
; -2.752 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[8]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.658      ;
; -2.752 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[9]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.658      ;
; -2.752 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[10] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.658      ;
; -2.752 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[11] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.658      ;
; -2.752 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[6]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.658      ;
; -2.752 ; vga_display_controller:vga_timing|v_count[9] ; sdram_controller:sdram_ctrl|read_addr_latched[7]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.658      ;
; -2.751 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.657      ;
; -2.748 ; vga_display_controller:vga_timing|v_count[3] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.653      ;
; -2.740 ; vga_display_controller:vga_timing|v_count[3] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.645      ;
; -2.739 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.645      ;
; -2.739 ; vga_display_controller:vga_timing|v_count[6] ; sdram_controller:sdram_ctrl|read_addr_latched[17] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.645      ;
; -2.735 ; vga_display_controller:vga_timing|v_count[6] ; sdram_controller:sdram_ctrl|read_addr_latched[16] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.641      ;
; -2.726 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.632      ;
; -2.726 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.631      ;
; -2.722 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.628      ;
; -2.722 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.627      ;
; -2.720 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.626      ;
; -2.717 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.622      ;
; -2.713 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.618      ;
; -2.712 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.618      ;
; -2.683 ; vga_display_controller:vga_timing|v_count[1] ; sdram_controller:sdram_ctrl|read_addr_latched[11] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.589      ;
; -2.680 ; vga_display_controller:vga_timing|v_count[3] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.585      ;
; -2.658 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.564      ;
; -2.658 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.563      ;
; -2.655 ; vga_display_controller:vga_timing|v_count[6] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.561      ;
; -2.654 ; vga_display_controller:vga_timing|v_count[4] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.560      ;
; -2.654 ; vga_display_controller:vga_timing|v_count[2] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.559      ;
; -2.652 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.558      ;
; -2.651 ; vga_display_controller:vga_timing|v_count[6] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.557      ;
; -2.643 ; vga_display_controller:vga_timing|v_count[3] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.548      ;
; -2.633 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[11] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.538      ;
; -2.629 ; vga_display_controller:vga_timing|v_count[0] ; sdram_controller:sdram_ctrl|read_addr_latched[10] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.042     ; 1.534      ;
; -2.621 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[0]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.235     ; 1.333      ;
; -2.621 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[1]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.235     ; 1.333      ;
; -2.621 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[2]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.235     ; 1.333      ;
; -2.621 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[3]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.235     ; 1.333      ;
; -2.621 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[4]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.235     ; 1.333      ;
; -2.621 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[5]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.235     ; 1.333      ;
; -2.614 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[0]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.235     ; 1.326      ;
; -2.614 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[1]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.235     ; 1.326      ;
; -2.614 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[2]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.235     ; 1.326      ;
; -2.614 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[3]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.235     ; 1.326      ;
; -2.614 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[4]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.235     ; 1.326      ;
; -2.614 ; vga_display_controller:vga_timing|v_count[5] ; sdram_controller:sdram_ctrl|read_addr_latched[5]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.235     ; 1.326      ;
; -2.612 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[14] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.518      ;
; -2.612 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[15] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.518      ;
; -2.612 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[12] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.518      ;
; -2.612 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[13] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.518      ;
; -2.612 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[8]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.518      ;
; -2.612 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[9]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.518      ;
; -2.612 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[10] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.518      ;
; -2.612 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[11] ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.518      ;
; -2.612 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[6]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.518      ;
; -2.612 ; vga_display_controller:vga_timing|v_count[8] ; sdram_controller:sdram_ctrl|read_addr_latched[7]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.041     ; 1.518      ;
; -2.607 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[0]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.234     ; 1.320      ;
; -2.607 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[1]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.234     ; 1.320      ;
; -2.607 ; vga_display_controller:vga_timing|h_count[7] ; sdram_controller:sdram_ctrl|read_addr_latched[2]  ; clk_div      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.234     ; 1.320      ;
+--------+----------------------------------------------+---------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div'                                                                                                                                      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.493 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.446      ;
; -0.493 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.446      ;
; -0.493 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.446      ;
; -0.492 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.445      ;
; -0.492 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.445      ;
; -0.492 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.445      ;
; -0.428 ; vga_display_controller:vga_timing|v_count[0] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.037     ; 1.378      ;
; -0.405 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.358      ;
; -0.405 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.358      ;
; -0.405 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.358      ;
; -0.400 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.353      ;
; -0.400 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.353      ;
; -0.400 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.353      ;
; -0.364 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.037     ; 1.314      ;
; -0.345 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.297      ;
; -0.345 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.297      ;
; -0.345 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.297      ;
; -0.345 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.297      ;
; -0.345 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.297      ;
; -0.345 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.297      ;
; -0.345 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.297      ;
; -0.344 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.037     ; 1.294      ;
; -0.344 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.296      ;
; -0.344 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.296      ;
; -0.344 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.296      ;
; -0.344 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.296      ;
; -0.344 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.296      ;
; -0.344 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.296      ;
; -0.344 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.296      ;
; -0.343 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.294      ;
; -0.340 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.293      ;
; -0.340 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.293      ;
; -0.340 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.293      ;
; -0.337 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.288      ;
; -0.331 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.282      ;
; -0.320 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.273      ;
; -0.320 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.273      ;
; -0.320 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.273      ;
; -0.283 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.236      ;
; -0.283 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.236      ;
; -0.283 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.236      ;
; -0.279 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.230      ;
; -0.273 ; vga_display_controller:vga_timing|v_count[8] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.224      ;
; -0.266 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.217      ;
; -0.263 ; vga_display_controller:vga_timing|v_count[9] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.214      ;
; -0.262 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.213      ;
; -0.261 ; vga_display_controller:vga_timing|v_count[7] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.212      ;
; -0.257 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.209      ;
; -0.257 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.209      ;
; -0.257 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.209      ;
; -0.257 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.209      ;
; -0.257 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.209      ;
; -0.257 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.209      ;
; -0.257 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.209      ;
; -0.252 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.204      ;
; -0.252 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.204      ;
; -0.252 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.204      ;
; -0.252 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.204      ;
; -0.252 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.204      ;
; -0.252 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.204      ;
; -0.252 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.204      ;
; -0.246 ; vga_display_controller:vga_timing|v_count[6] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.197      ;
; -0.223 ; vga_display_controller:vga_timing|v_count[0] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.174      ;
; -0.222 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.173      ;
; -0.217 ; vga_display_controller:vga_timing|v_count[5] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.168      ;
; -0.217 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.170      ;
; -0.217 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.170      ;
; -0.217 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.170      ;
; -0.213 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.164      ;
; -0.209 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.162      ;
; -0.209 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.162      ;
; -0.209 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.162      ;
; -0.205 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.158      ;
; -0.205 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.158      ;
; -0.205 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.034     ; 1.158      ;
; -0.203 ; vga_display_controller:vga_timing|v_count[0] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.154      ;
; -0.203 ; vga_display_controller:vga_timing|v_count[4] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.154      ;
; -0.202 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.153      ;
; -0.199 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.150      ;
; -0.198 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.149      ;
; -0.198 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.149      ;
; -0.197 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.148      ;
; -0.194 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.145      ;
; -0.193 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.145      ;
; -0.193 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.145      ;
; -0.193 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.145      ;
; -0.193 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.145      ;
; -0.193 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.145      ;
; -0.193 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.145      ;
; -0.193 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.145      ;
; -0.172 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.124      ;
; -0.172 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.124      ;
; -0.172 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.124      ;
; -0.172 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.124      ;
; -0.172 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.124      ;
; -0.172 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.124      ;
; -0.172 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.124      ;
; -0.153 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 1.104      ;
; -0.148 ; vga_display_controller:vga_timing|v_count[8] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.100      ;
; -0.147 ; vga_display_controller:vga_timing|v_count[8] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 1.099      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50MHz'                                                            ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.047 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.500        ; 0.786      ; 1.415      ;
; 0.444  ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 1.000        ; 0.786      ; 1.424      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.156 ; image_loader:loader|addr_counter[9]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.495      ;
; 0.163 ; image_loader:loader|addr_counter[5]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.502      ;
; 0.166 ; image_loader:loader|addr_counter[7]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.505      ;
; 0.172 ; image_loader:loader|addr_counter[4]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.511      ;
; 0.187 ; sdram_controller:sdram_ctrl|writing                    ; sdram_controller:sdram_ctrl|writing                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|write_addr[0]              ; sdram_controller:sdram_ctrl|write_addr[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|write_timer[1]             ; sdram_controller:sdram_ctrl|write_timer[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_loader:loader|addr_counter[0]                    ; image_loader:loader|addr_counter[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_RCD ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_RCD                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_loader:loader|state.IDLE                         ; image_loader:loader|state.IDLE                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state[1]                                               ; state[1]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_loader:loader|state.DONE                         ; image_loader:loader|state.DONE                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|read_state.READ_IDLE       ; sdram_controller:sdram_ctrl|read_state.READ_IDLE                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|state.READY                ; sdram_controller:sdram_ctrl|state.READY                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|state.RESET_WAIT           ; sdram_controller:sdram_ctrl|state.RESET_WAIT                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|write_timer[2]             ; sdram_controller:sdram_ctrl|write_timer[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_WR  ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_WR                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|read_timer[1]              ; sdram_controller:sdram_ctrl|read_timer[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|read_timer[0]              ; sdram_controller:sdram_ctrl|read_timer[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|read_timer[2]              ; sdram_controller:sdram_ctrl|read_timer[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_CL    ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_CL                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_RCD   ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_RCD                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; reset_sync_143_stage1                                  ; reset_sync_143                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.203 ; sdram_controller:sdram_ctrl|state.LOAD_MODE            ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_1                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.207 ; sdram_controller:sdram_ctrl|read_timer[2]              ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_CL                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sdram_controller:sdram_ctrl|read_timer[2]              ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_RCD                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; sdram_controller:sdram_ctrl|state.PRECHARGE_ALL        ; sdram_controller:sdram_ctrl|state.LOAD_MODE                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; sdram_controller:sdram_ctrl|state.RESET_WAIT           ; sdram_controller:sdram_ctrl|state.PRECHARGE_ALL                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; sdram_controller:sdram_ctrl|read_state.READ_CMD        ; sdram_controller:sdram_ctrl|read_timer[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.214 ; image_loader:loader|state.WAIT_WRITE                   ; image_loader:loader|addr_counter[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.216 ; state[1]                                               ; image_loader:loader|state.IDLE                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.220 ; state[1]                                               ; state[0]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.226 ; image_loader:loader|addr_counter[1]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.565      ;
; 0.266 ; sdram_controller:sdram_ctrl|write_timer[1]             ; sdram_controller:sdram_ctrl|write_state.WRITE_NEXT                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_1       ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_2                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; image_loader:loader|state.DONE                         ; state[1]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.273 ; sdram_controller:sdram_ctrl|write_state.WRITE_NEXT     ; sdram_controller:sdram_ctrl|write_state.WRITE_ACTIVATE                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; sdram_controller:sdram_ctrl|write_state.WRITE_NEXT     ; sdram_controller:sdram_ctrl|write_state.WRITE_IDLE                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; image_loader:loader|state.DONE                         ; image_loader:loader|state.LOAD                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.284 ; image_loader:loader|addr_counter[0]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a9~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.615      ;
; 0.293 ; image_loader:loader|addr_counter[3]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.627      ;
; 0.294 ; sdram_controller:sdram_ctrl|cycle_count[1]             ; sdram_controller:sdram_ctrl|cycle_count[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.297 ; sdram_controller:sdram_ctrl|write_addr[9]              ; sdram_controller:sdram_ctrl|write_addr[9]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; sdram_controller:sdram_ctrl|write_addr[8]              ; sdram_controller:sdram_ctrl|write_addr[8]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; sdram_controller:sdram_ctrl|write_addr[7]              ; sdram_controller:sdram_ctrl|write_addr[7]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_controller:sdram_ctrl|write_addr[6]              ; sdram_controller:sdram_ctrl|write_addr[6]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_controller:sdram_ctrl|write_addr[2]              ; sdram_controller:sdram_ctrl|write_addr[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sdram_controller:sdram_ctrl|write_addr[3]              ; sdram_controller:sdram_ctrl|write_addr[3]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; sdram_controller:sdram_ctrl|cycle_count[15]            ; sdram_controller:sdram_ctrl|cycle_count[15]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; image_loader:loader|addr_counter[16]                   ; image_loader:loader|addr_counter[16]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; sdram_controller:sdram_ctrl|cycle_count[13]            ; sdram_controller:sdram_ctrl|cycle_count[13]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller:sdram_ctrl|cycle_count[11]            ; sdram_controller:sdram_ctrl|cycle_count[11]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller:sdram_ctrl|cycle_count[5]             ; sdram_controller:sdram_ctrl|cycle_count[5]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller:sdram_ctrl|cycle_count[3]             ; sdram_controller:sdram_ctrl|cycle_count[3]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller:sdram_ctrl|cycle_count[0]             ; sdram_controller:sdram_ctrl|cycle_count[0]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller:sdram_ctrl|write_addr[1]              ; sdram_controller:sdram_ctrl|write_addr[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; image_loader:loader|addr_counter[11]                   ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.642      ;
; 0.305 ; image_loader:loader|addr_counter[14]                   ; image_loader:loader|addr_counter[14]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; image_loader:loader|addr_counter[12]                   ; image_loader:loader|addr_counter[12]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; image_loader:loader|addr_counter[6]                    ; image_loader:loader|addr_counter[6]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; image_loader:loader|addr_counter[4]                    ; image_loader:loader|addr_counter[4]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; sdram_controller:sdram_ctrl|cycle_count[9]             ; sdram_controller:sdram_ctrl|cycle_count[9]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram_controller:sdram_ctrl|cycle_count[7]             ; sdram_controller:sdram_ctrl|cycle_count[7]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram_controller:sdram_ctrl|cycle_count[6]             ; sdram_controller:sdram_ctrl|cycle_count[6]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram_controller:sdram_ctrl|write_addr[5]              ; sdram_controller:sdram_ctrl|write_addr[5]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram_controller:sdram_ctrl|write_addr[4]              ; sdram_controller:sdram_ctrl|write_addr[4]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; image_loader:loader|addr_counter[10]                   ; image_loader:loader|addr_counter[10]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; image_loader:loader|addr_counter[8]                    ; image_loader:loader|addr_counter[8]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; image_loader:loader|addr_counter[7]                    ; image_loader:loader|addr_counter[7]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; sdram_controller:sdram_ctrl|cycle_count[14]            ; sdram_controller:sdram_ctrl|cycle_count[14]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sdram_controller:sdram_ctrl|cycle_count[8]             ; sdram_controller:sdram_ctrl|cycle_count[8]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sdram_controller:sdram_ctrl|cycle_count[4]             ; sdram_controller:sdram_ctrl|cycle_count[4]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sdram_controller:sdram_ctrl|cycle_count[2]             ; sdram_controller:sdram_ctrl|cycle_count[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; image_loader:loader|addr_counter[15]                   ; image_loader:loader|addr_counter[15]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; image_loader:loader|addr_counter[9]                    ; image_loader:loader|addr_counter[9]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; image_loader:loader|addr_counter[5]                    ; image_loader:loader|addr_counter[5]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; image_loader:loader|addr_counter[3]                    ; image_loader:loader|addr_counter[3]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; sdram_controller:sdram_ctrl|write_addr[19]             ; sdram_controller:sdram_ctrl|write_addr[19]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; sdram_controller:sdram_ctrl|write_addr[10]             ; sdram_controller:sdram_ctrl|write_addr[10]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; sdram_controller:sdram_ctrl|cycle_count[12]            ; sdram_controller:sdram_ctrl|cycle_count[12]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; sdram_controller:sdram_ctrl|cycle_count[10]            ; sdram_controller:sdram_ctrl|cycle_count[10]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; image_loader:loader|addr_counter[4]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a28~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.647      ;
; 0.308 ; image_loader:loader|addr_counter[13]                   ; image_loader:loader|addr_counter[13]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; image_loader:loader|addr_counter[11]                   ; image_loader:loader|addr_counter[11]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; sdram_controller:sdram_ctrl|write_addr[16]             ; sdram_controller:sdram_ctrl|write_addr[16]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; sdram_controller:sdram_ctrl|write_addr[11]             ; sdram_controller:sdram_ctrl|write_addr[11]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; sdram_controller:sdram_ctrl|write_addr[12]             ; sdram_controller:sdram_ctrl|write_addr[12]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; sdram_controller:sdram_ctrl|write_addr[13]             ; sdram_controller:sdram_ctrl|write_addr[13]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; sdram_controller:sdram_ctrl|write_addr[14]             ; sdram_controller:sdram_ctrl|write_addr[14]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; sdram_controller:sdram_ctrl|write_addr[15]             ; sdram_controller:sdram_ctrl|write_addr[15]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; sdram_controller:sdram_ctrl|write_addr[18]             ; sdram_controller:sdram_ctrl|write_addr[18]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; sdram_controller:sdram_ctrl|write_state.WRITE_ACTIVATE ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_RCD                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; sdram_controller:sdram_ctrl|write_addr[17]             ; sdram_controller:sdram_ctrl|write_addr[17]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; image_loader:loader|addr_counter[7]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.651      ;
; 0.313 ; sdram_controller:sdram_ctrl|read_state.READ_CMD        ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_CL                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.316 ; image_loader:loader|addr_counter[5]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.654      ;
; 0.316 ; sdram_controller:sdram_ctrl|write_timer[2]             ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_WR                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; image_loader:loader|state.LOAD                         ; image_loader:loader|state.WAIT_WRITE                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; image_loader:loader|addr_counter[7]                    ; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a28~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.656      ;
; 0.317 ; image_loader:loader|addr_counter[2]                    ; image_loader:loader|addr_counter[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div'                                                                                                                                      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.193 ; reset_sync_25_stage1                         ; reset_sync_25                                ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.313      ;
; 0.305 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.425      ;
; 0.310 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[1] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; vga_display_controller:vga_timing|v_count[7] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; vga_display_controller:vga_timing|v_count[5] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.435      ;
; 0.318 ; vga_display_controller:vga_timing|v_count[4] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.438      ;
; 0.323 ; vga_display_controller:vga_timing|v_count[6] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.443      ;
; 0.323 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[0] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.443      ;
; 0.328 ; vga_display_controller:vga_timing|v_count[8] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.448      ;
; 0.352 ; vga_display_controller:vga_timing|v_count[8] ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.472      ;
; 0.426 ; vga_display_controller:vga_timing|h_count[9] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.546      ;
; 0.434 ; vga_display_controller:vga_timing|v_count[9] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.554      ;
; 0.459 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.579      ;
; 0.462 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.582      ;
; 0.464 ; vga_display_controller:vga_timing|v_count[5] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; vga_display_controller:vga_timing|v_count[7] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.584      ;
; 0.467 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.587      ;
; 0.469 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[1] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.593      ;
; 0.476 ; vga_display_controller:vga_timing|v_count[4] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.596      ;
; 0.479 ; vga_display_controller:vga_timing|v_count[4] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.599      ;
; 0.481 ; vga_display_controller:vga_timing|v_count[6] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.601      ;
; 0.484 ; vga_display_controller:vga_timing|v_count[6] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.604      ;
; 0.489 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.609      ;
; 0.510 ; vga_display_controller:vga_timing|v_count[6] ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.630      ;
; 0.520 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.640      ;
; 0.522 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.642      ;
; 0.525 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.645      ;
; 0.527 ; vga_display_controller:vga_timing|v_count[5] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.647      ;
; 0.530 ; vga_display_controller:vga_timing|v_count[5] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.650      ;
; 0.532 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.651      ;
; 0.535 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.656      ;
; 0.538 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.658      ;
; 0.539 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.659      ;
; 0.542 ; vga_display_controller:vga_timing|v_count[4] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.662      ;
; 0.545 ; vga_display_controller:vga_timing|v_count[4] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.665      ;
; 0.550 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.669      ;
; 0.561 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.681      ;
; 0.561 ; vga_display_controller:vga_timing|v_count[7] ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.681      ;
; 0.562 ; vga_display_controller:vga_timing|v_count[0] ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.681      ;
; 0.567 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.687      ;
; 0.568 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.688      ;
; 0.578 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.698      ;
; 0.583 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.703      ;
; 0.586 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.706      ;
; 0.588 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.708      ;
; 0.591 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.711      ;
; 0.595 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.714      ;
; 0.597 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.717      ;
; 0.597 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.717      ;
; 0.598 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.718      ;
; 0.598 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.717      ;
; 0.598 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.718      ;
; 0.600 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.720      ;
; 0.601 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.721      ;
; 0.602 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.722      ;
; 0.604 ; vga_display_controller:vga_timing|v_count[5] ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.724      ;
; 0.605 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.725      ;
; 0.613 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.733      ;
; 0.613 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.732      ;
; 0.616 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.735      ;
; 0.623 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.743      ;
; 0.627 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.747      ;
; 0.631 ; vga_display_controller:vga_timing|v_count[0] ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.750      ;
; 0.642 ; vga_display_controller:vga_timing|h_count[6] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.762      ;
; 0.649 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.769      ;
; 0.652 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.772      ;
; 0.654 ; vga_display_controller:vga_timing|h_count[1] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.774      ;
; 0.661 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.782      ;
; 0.661 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.780      ;
; 0.664 ; vga_display_controller:vga_timing|v_count[3] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.783      ;
; 0.665 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.785      ;
; 0.666 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.786      ;
; 0.668 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.789      ;
; 0.668 ; vga_display_controller:vga_timing|v_count[1] ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.789      ;
; 0.668 ; vga_display_controller:vga_timing|h_count[0] ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.788      ;
; 0.675 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.794      ;
; 0.676 ; vga_display_controller:vga_timing|h_count[3] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.796      ;
; 0.679 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.798      ;
; 0.682 ; vga_display_controller:vga_timing|h_count[5] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.802      ;
; 0.682 ; vga_display_controller:vga_timing|v_count[2] ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.801      ;
; 0.686 ; vga_display_controller:vga_timing|h_count[8] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.806      ;
; 0.689 ; vga_display_controller:vga_timing|h_count[2] ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.809      ;
; 0.692 ; vga_display_controller:vga_timing|h_count[7] ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.812      ;
; 0.692 ; vga_display_controller:vga_timing|h_count[4] ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.812      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50MHz'                                                            ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.234 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.000        ; 0.816      ; 1.269      ;
; 0.747 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; -0.500       ; 0.816      ; 1.282      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_div'                                                                                                   ;
+-------+---------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.128 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.037     ; 0.822      ;
; 0.128 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.037     ; 0.822      ;
; 0.128 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.037     ; 0.822      ;
; 0.128 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.037     ; 0.822      ;
; 0.128 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.037     ; 0.822      ;
; 0.128 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.037     ; 0.822      ;
; 0.128 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.037     ; 0.822      ;
; 0.128 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.037     ; 0.822      ;
; 0.128 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.037     ; 0.822      ;
; 0.128 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.037     ; 0.822      ;
; 0.160 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 0.792      ;
; 0.160 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 0.792      ;
; 0.160 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 1.000        ; -0.035     ; 0.792      ;
; 0.215 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 0.736      ;
; 0.215 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 0.736      ;
; 0.215 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 0.736      ;
; 0.215 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 0.736      ;
; 0.215 ; reset_sync_25 ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 0.736      ;
; 0.215 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 0.736      ;
; 0.215 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 0.736      ;
; 0.215 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 1.000        ; -0.036     ; 0.736      ;
+-------+---------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+-------+----------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.722 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_IDLE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.218      ;
; 5.722 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_ACTIVATE   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.218      ;
; 5.722 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.218      ;
; 5.722 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.218      ;
; 5.722 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.218      ;
; 5.722 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.218      ;
; 5.722 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.218      ;
; 5.722 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.218      ;
; 5.722 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.READY                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.218      ;
; 5.805 ; reset_sync_143 ; sdram_controller:sdram_ctrl|writing                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.135      ;
; 5.805 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[19]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.135      ;
; 5.805 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[16]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.135      ;
; 5.805 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.135      ;
; 5.805 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.135      ;
; 5.805 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.135      ;
; 5.805 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[13]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.135      ;
; 5.805 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.135      ;
; 5.805 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[15]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.135      ;
; 5.805 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[17]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.135      ;
; 5.805 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[18]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.135      ;
; 5.805 ; reset_sync_143 ; image_loader:loader|addr_counter[1]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.043     ; 1.129      ;
; 5.805 ; reset_sync_143 ; image_loader:loader|addr_counter[3]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.043     ; 1.129      ;
; 5.805 ; reset_sync_143 ; image_loader:loader|addr_counter[2]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.043     ; 1.129      ;
; 5.805 ; reset_sync_143 ; image_loader:loader|addr_counter[12]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.043     ; 1.129      ;
; 5.805 ; reset_sync_143 ; image_loader:loader|addr_counter[4]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.043     ; 1.129      ;
; 5.805 ; reset_sync_143 ; image_loader:loader|addr_counter[5]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.043     ; 1.129      ;
; 5.805 ; reset_sync_143 ; image_loader:loader|addr_counter[6]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.043     ; 1.129      ;
; 5.805 ; reset_sync_143 ; image_loader:loader|addr_counter[7]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.043     ; 1.129      ;
; 5.805 ; reset_sync_143 ; image_loader:loader|addr_counter[8]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.043     ; 1.129      ;
; 5.805 ; reset_sync_143 ; image_loader:loader|addr_counter[9]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.043     ; 1.129      ;
; 5.805 ; reset_sync_143 ; image_loader:loader|addr_counter[10]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.043     ; 1.129      ;
; 5.805 ; reset_sync_143 ; image_loader:loader|addr_counter[11]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.043     ; 1.129      ;
; 5.805 ; reset_sync_143 ; image_loader:loader|addr_counter[13]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.043     ; 1.129      ;
; 5.805 ; reset_sync_143 ; image_loader:loader|addr_counter[16]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.043     ; 1.129      ;
; 5.805 ; reset_sync_143 ; image_loader:loader|addr_counter[14]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.043     ; 1.129      ;
; 5.805 ; reset_sync_143 ; image_loader:loader|addr_counter[15]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.043     ; 1.129      ;
; 5.815 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.038     ; 1.124      ;
; 5.815 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.038     ; 1.124      ;
; 5.815 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.038     ; 1.124      ;
; 5.815 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.038     ; 1.124      ;
; 5.815 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.038     ; 1.124      ;
; 5.815 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.038     ; 1.124      ;
; 5.815 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.038     ; 1.124      ;
; 5.815 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.038     ; 1.124      ;
; 5.815 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.038     ; 1.124      ;
; 5.926 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.036     ; 1.015      ;
; 5.926 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_ACTIVATE ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.036     ; 1.015      ;
; 5.926 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_IDLE     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.036     ; 1.015      ;
; 5.926 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_timer[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.036     ; 1.015      ;
; 5.926 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_timer[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.036     ; 1.015      ;
; 5.926 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_NEXT     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.036     ; 1.015      ;
; 5.926 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_CMD      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.036     ; 1.015      ;
; 5.926 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_RCD ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.036     ; 1.015      ;
; 5.932 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_timer[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.008      ;
; 5.932 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_WR  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.008      ;
; 5.932 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_timer[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.008      ;
; 5.932 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_timer[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.008      ;
; 5.932 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_timer[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.008      ;
; 5.932 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_RCD   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.008      ;
; 5.932 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_DONE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.008      ;
; 5.932 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_CL    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.008      ;
; 5.932 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_CMD        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 1.008      ;
; 6.000 ; reset_sync_143 ; image_loader:loader|state.LOAD                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.039     ; 0.938      ;
; 6.000 ; reset_sync_143 ; image_loader:loader|addr_counter[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.039     ; 0.938      ;
; 6.000 ; reset_sync_143 ; image_loader:loader|state.WAIT_WRITE                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.039     ; 0.938      ;
; 6.000 ; reset_sync_143 ; image_loader:loader|state.IDLE                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.039     ; 0.938      ;
; 6.000 ; reset_sync_143 ; state[0]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.039     ; 0.938      ;
; 6.000 ; reset_sync_143 ; state[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.039     ; 0.938      ;
; 6.000 ; reset_sync_143 ; image_loader:loader|state.DONE                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.039     ; 0.938      ;
; 6.006 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_2       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.038     ; 0.933      ;
; 6.006 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_1       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.038     ; 0.933      ;
; 6.006 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.LOAD_MODE            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.038     ; 0.933      ;
; 6.006 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.RESET_WAIT           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.038     ; 0.933      ;
; 6.006 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.PRECHARGE_ALL        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.038     ; 0.933      ;
; 6.020 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.157      ; 1.114      ;
; 6.020 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.157      ; 1.114      ;
; 6.020 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.157      ; 1.114      ;
; 6.020 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.157      ; 1.114      ;
; 6.020 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.157      ; 1.114      ;
; 6.020 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.157      ; 1.114      ;
; 6.020 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.157      ; 1.114      ;
; 6.020 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.157      ; 1.114      ;
; 6.020 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.157      ; 1.114      ;
; 6.020 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.157      ; 1.114      ;
; 6.020 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.157      ; 1.114      ;
; 6.020 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.157      ; 1.114      ;
; 6.020 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; 0.157      ; 1.114      ;
; 6.135 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 0.805      ;
; 6.135 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[13]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 0.805      ;
; 6.135 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 0.805      ;
; 6.135 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 0.805      ;
; 6.135 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 0.805      ;
; 6.135 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 0.805      ;
; 6.135 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 0.805      ;
; 6.135 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 0.805      ;
; 6.135 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 0.805      ;
; 6.135 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 0.805      ;
; 6.135 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 0.805      ;
; 6.135 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 0.805      ;
; 6.135 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 0.805      ;
+-------+----------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_div'                                                                                                    ;
+-------+---------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.514 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; reset_sync_25 ; vga_frame_reader:reader|video_on_d           ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[1] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.634      ;
; 0.569 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[0] ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.690      ;
; 0.569 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.690      ;
; 0.569 ; reset_sync_25 ; vga_display_controller:vga_timing|v_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.690      ;
; 0.585 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[9] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.704      ;
; 0.585 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[5] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.704      ;
; 0.585 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[8] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.704      ;
; 0.585 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[7] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.704      ;
; 0.585 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[6] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.704      ;
; 0.585 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[4] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.704      ;
; 0.585 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[3] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.704      ;
; 0.585 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[2] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.704      ;
; 0.585 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[1] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.704      ;
; 0.585 ; reset_sync_25 ; vga_display_controller:vga_timing|h_count[0] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.704      ;
+-------+---------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+-------+----------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.567 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.686      ;
; 0.567 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[13]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.686      ;
; 0.567 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.686      ;
; 0.567 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.686      ;
; 0.567 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.686      ;
; 0.567 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.686      ;
; 0.567 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.686      ;
; 0.567 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.686      ;
; 0.567 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.686      ;
; 0.567 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.686      ;
; 0.567 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.686      ;
; 0.567 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.686      ;
; 0.567 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.686      ;
; 0.567 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.686      ;
; 0.567 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.686      ;
; 0.567 ; reset_sync_143 ; sdram_controller:sdram_ctrl|cycle_count[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.686      ;
; 0.635 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.956      ;
; 0.635 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.956      ;
; 0.635 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.956      ;
; 0.635 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.956      ;
; 0.635 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.956      ;
; 0.635 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.956      ;
; 0.635 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.956      ;
; 0.635 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.956      ;
; 0.635 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.956      ;
; 0.635 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.956      ;
; 0.635 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.956      ;
; 0.635 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.956      ;
; 0.635 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.956      ;
; 0.677 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_2       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.795      ;
; 0.677 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.AUTO_REFRESH_1       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.795      ;
; 0.677 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.LOAD_MODE            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.795      ;
; 0.677 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.RESET_WAIT           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.795      ;
; 0.677 ; reset_sync_143 ; sdram_controller:sdram_ctrl|state.PRECHARGE_ALL        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.795      ;
; 0.682 ; reset_sync_143 ; image_loader:loader|state.LOAD                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.799      ;
; 0.682 ; reset_sync_143 ; image_loader:loader|addr_counter[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.799      ;
; 0.682 ; reset_sync_143 ; image_loader:loader|state.WAIT_WRITE                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.799      ;
; 0.682 ; reset_sync_143 ; image_loader:loader|state.IDLE                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.799      ;
; 0.682 ; reset_sync_143 ; state[0]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.799      ;
; 0.682 ; reset_sync_143 ; state[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.799      ;
; 0.682 ; reset_sync_143 ; image_loader:loader|state.DONE                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.799      ;
; 0.727 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_timer[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.854      ;
; 0.727 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_WR  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.854      ;
; 0.727 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_timer[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.854      ;
; 0.727 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_timer[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.854      ;
; 0.727 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_timer[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.854      ;
; 0.727 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_RCD   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.854      ;
; 0.727 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_DONE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.854      ;
; 0.727 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_WAIT_CL    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.854      ;
; 0.727 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_CMD        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.854      ;
; 0.739 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.859      ;
; 0.739 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_ACTIVATE ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.859      ;
; 0.739 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_IDLE     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.859      ;
; 0.739 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_timer[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.859      ;
; 0.739 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_timer[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.859      ;
; 0.739 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_NEXT     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.859      ;
; 0.739 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_CMD      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.859      ;
; 0.739 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_state.WRITE_WAIT_RCD ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.859      ;
; 0.837 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.963      ;
; 0.837 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.963      ;
; 0.837 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.963      ;
; 0.837 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.963      ;
; 0.837 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.963      ;
; 0.837 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.963      ;
; 0.837 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.963      ;
; 0.837 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.963      ;
; 0.837 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.963      ;
; 0.843 ; reset_sync_143 ; image_loader:loader|addr_counter[1]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; reset_sync_143 ; image_loader:loader|addr_counter[3]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; reset_sync_143 ; image_loader:loader|addr_counter[2]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; reset_sync_143 ; image_loader:loader|addr_counter[12]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; reset_sync_143 ; image_loader:loader|addr_counter[4]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; reset_sync_143 ; image_loader:loader|addr_counter[5]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; reset_sync_143 ; image_loader:loader|addr_counter[6]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; reset_sync_143 ; image_loader:loader|addr_counter[7]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; reset_sync_143 ; image_loader:loader|addr_counter[8]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; reset_sync_143 ; image_loader:loader|addr_counter[9]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; reset_sync_143 ; image_loader:loader|addr_counter[10]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; reset_sync_143 ; image_loader:loader|addr_counter[11]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; reset_sync_143 ; image_loader:loader|addr_counter[13]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; reset_sync_143 ; image_loader:loader|addr_counter[16]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; reset_sync_143 ; image_loader:loader|addr_counter[14]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; reset_sync_143 ; image_loader:loader|addr_counter[15]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.964      ;
; 0.849 ; reset_sync_143 ; sdram_controller:sdram_ctrl|writing                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.968      ;
; 0.849 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[19]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.968      ;
; 0.849 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[16]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.968      ;
; 0.849 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.968      ;
; 0.849 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.968      ;
; 0.849 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.968      ;
; 0.849 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[13]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.968      ;
; 0.849 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.968      ;
; 0.849 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[15]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.968      ;
; 0.849 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[17]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.968      ;
; 0.849 ; reset_sync_143 ; sdram_controller:sdram_ctrl|write_addr[18]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.968      ;
; 0.926 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_IDLE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.045      ;
; 0.926 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_state.READ_ACTIVATE   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.045      ;
; 0.926 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.045      ;
; 0.926 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.045      ;
; 0.926 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.045      ;
; 0.926 ; reset_sync_143 ; sdram_controller:sdram_ctrl|read_addr_latched[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.045      ;
+-------+----------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.579 ns




+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -6.342   ; 0.156 ; -0.908   ; 0.514   ; -1.487              ;
;  clk_50MHz                                            ; -0.911   ; 0.234 ; N/A      ; N/A     ; 9.453               ;
;  clk_div                                              ; -2.390   ; 0.193 ; -0.908   ; 0.514   ; -1.487              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.342   ; 0.156 ; 4.214    ; 0.567   ; 2.789               ;
; Design-wide TNS                                       ; -163.574 ; 0.0   ; -17.522  ; 0.0     ; -34.201             ;
;  clk_50MHz                                            ; -0.911   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_div                                              ; -36.793  ; 0.000 ; -17.522  ; 0.000   ; -34.201             ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -125.870 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vga_hsync      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsync      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sclk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cke            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs_n           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ras_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cas_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; we_n           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bank[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bank[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ldqm           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; udqm           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dq[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; start_button            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50MHz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; vga_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cke            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cs_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ras_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cas_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; we_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; addr[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; addr[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bank[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; bank[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ldqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; udqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dq[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dq[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dq[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; dq[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dq[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dq[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dq[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; dq[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; vga_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cke            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cs_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ras_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cas_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; we_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; addr[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; addr[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bank[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; bank[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ldqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; udqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dq[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dq[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dq[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; dq[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dq[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dq[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dq[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; dq[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; vga_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cke            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cs_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ras_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cas_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; we_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; addr[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; addr[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bank[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; bank[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ldqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; udqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; status_leds[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; status_leds[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; status_leds[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dq[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dq[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dq[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; dq[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dq[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dq[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dq[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; dq[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_50MHz                                            ; 1        ; 1        ; 0        ; 0        ;
; clk_div                                              ; clk_div                                              ; 289      ; 0        ; 0        ; 0        ;
; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 848      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1576     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_50MHz                                            ; 1        ; 1        ; 0        ; 0        ;
; clk_div                                              ; clk_div                                              ; 289      ; 0        ; 0        ; 0        ;
; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 848      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1576     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_div                                              ; 21       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 103      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_div                                              ; 21       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 103      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 39    ; 39   ;
; Unconstrained Output Port Paths ; 221   ; 221  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk_50MHz                                            ; clk_50MHz                                            ; Base      ; Constrained ;
; clk_div                                              ; clk_div                                              ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; dq[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start_button ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; addr[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sclk           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_green[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_red[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; dq[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start_button ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; addr[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sclk           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_green[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_red[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Aug 25 16:59:24 2025
Info: Command: quartus_sta pfa_sensor_fusion -c pfa_sensor_fusion
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pfa_sensor_fusion.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50MHz clk_50MHz
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 36 -multiply_by 103 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_div clk_div
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.342            -125.870 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.390             -36.793 clk_div 
    Info (332119):    -0.911              -0.911 clk_50MHz 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.501               0.000 clk_div 
    Info (332119):     0.703               0.000 clk_50MHz 
Info (332146): Worst-case recovery slack is -0.908
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.908             -17.522 clk_div 
    Info (332119):     4.214               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.208               0.000 clk_div 
    Info (332119):     1.378               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487             -34.201 clk_div 
    Info (332119):     2.789               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.761               0.000 clk_50MHz 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.041 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.585            -112.692 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.164             -31.856 clk_div 
    Info (332119):    -0.807              -0.807 clk_50MHz 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.470               0.000 clk_div 
    Info (332119):     0.642               0.000 clk_50MHz 
Info (332146): Worst-case recovery slack is -0.773
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.773             -14.369 clk_div 
    Info (332119):     4.377               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.111
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.111               0.000 clk_div 
    Info (332119):     1.242               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487             -34.201 clk_div 
    Info (332119):     2.789               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.750               0.000 clk_50MHz 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.136 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.948
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.948             -57.845 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.493              -4.919 clk_div 
    Info (332119):    -0.047              -0.047 clk_50MHz 
Info (332146): Worst-case hold slack is 0.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.156               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.193               0.000 clk_div 
    Info (332119):     0.234               0.000 clk_50MHz 
Info (332146): Worst-case recovery slack is 0.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.128               0.000 clk_div 
    Info (332119):     5.722               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.514
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.514               0.000 clk_div 
    Info (332119):     0.567               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -23.000 clk_div 
    Info (332119):     3.228               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.453               0.000 clk_50MHz 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.579 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4772 megabytes
    Info: Processing ended: Mon Aug 25 16:59:27 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


