#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Aug  7 15:52:16 2024
# Process ID: 11240
# Current directory: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10904 C:\Users\Fayz\OneDrive\Desktop\SV_PRACTICE\RV32_I\RV32_I.xpr
# Log file: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/vivado.log
# Journal file: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 840.418 ; gain = 140.066
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close [ open C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v w ]
add_files C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 889.957 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port mask [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 889.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 909.188 ; gain = 15.016
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 909.188 ; gain = 20.531
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 922.609 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 922.609 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port mask [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 922.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 922.609 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 922.609 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dut_dec/ins}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dut_dec/oprs1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dut_dec/oprs2}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dut_dec/oprd}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dut_dec/wrt_en}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dut_dec/alu_op_sel}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dut_dec/imm}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dut_dec/mem_rd_en}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dut_dec/wrt_back_sel}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dut_dec/mem_mask}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dut_dec/i_type}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dut_dec/store}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/alu_dut/in1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/alu_dut/in2}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/alu_dut/aluop}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/alu_dut/alu_out}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/d_mem_dut/clk}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/d_mem_dut/rst}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/d_mem_dut/address}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/d_mem_dut/data}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/d_mem_dut/mask}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/d_mem_dut/wrt_en}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/d_mem_dut/rd_en}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/d_mem_dut/data_out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port mask [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:77]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 928.508 ; gain = 4.391
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 930.543 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port mask [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 930.543 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 930.543 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port mask [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 930.543 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port mask [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:77]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 930.543 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port mask [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:77]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 930.543 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port mask [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 933.352 ; gain = 0.004
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 933.375 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port mask [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 934.730 ; gain = 1.379
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 936.660 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 938.395 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 938.395 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 938.422 ; gain = 0.027
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug  8 14:37:00 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 943.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 943.930 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 943.930 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/d_mem_dut/d_memory[1]}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 943.930 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/pc_dut/pc_out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 944.168 ; gain = 0.238
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/imem_dut/memory[0]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/imem_dut/memory[1]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/imem_dut/memory[2]}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 948.848 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/imem_dut/data_out}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dut_dec/ins}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 948.988 ; gain = 0.000
close [ open C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v w ]
add_files C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v
update_compile_order -fileset sources_1
add_bp {C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v} 27
remove_bps -file {C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v} -line 27
add_bp {C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v} 27
remove_bps -file {C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v} -line 27
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port branch_op on this module [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:41]
ERROR: [VRFC 10-426] cannot find port branch_en on this module [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:40]
ERROR: [VRFC 10-2063] Module <register> not found while processing module instance <reg_inst> [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:44]
ERROR: [VRFC 10-2063] Module <pc> not found while processing module instance <pc_inst> [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:56]
ERROR: [VRFC 10-2063] Module <Imem> not found while processing module instance <imem_inst> [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:63]
ERROR: [VRFC 10-2063] Module <alu> not found while processing module instance <alu_inst> [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:71]
ERROR: [VRFC 10-2063] Module <data_mem> not found while processing module instance <d_mem_inst> [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:78]
ERROR: [VRFC 10-2063] Module <branch> not found while processing module instance <branch_dut> [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:89]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port branch_op on this module [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:41]
ERROR: [VRFC 10-426] cannot find port branch_en on this module [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:40]
ERROR: [VRFC 10-2063] Module <register> not found while processing module instance <reg_inst> [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:44]
ERROR: [VRFC 10-2063] Module <pc> not found while processing module instance <pc_inst> [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:56]
ERROR: [VRFC 10-2063] Module <Imem> not found while processing module instance <imem_inst> [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:63]
ERROR: [VRFC 10-2063] Module <alu> not found while processing module instance <alu_inst> [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:71]
ERROR: [VRFC 10-2063] Module <data_mem> not found while processing module instance <d_mem_inst> [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:78]
ERROR: [VRFC 10-2063] Module <branch> not found while processing module instance <branch_dut> [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:89]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port OP2 on this module [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:91]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 953.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 953.352 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 953.352 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 956.613 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/ins}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/oprs1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/oprs2}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/oprd}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/aluop}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/imm}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/branch_en}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/branch_op}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/branch_dut/OPA}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/branch_dut/OPB}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/branch_dut/branch_sel}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/branch_dut/branch_en}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/branch_dut/func3}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 959.926 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/pc_inst/pc_in}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/pc_inst/pc_out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 959.926 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 959.926 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 959.926 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 959.926 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/alu_inst/in1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/alu_inst/in2}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 959.926 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 959.926 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 959.926 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v:76]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v:76]
ERROR: [VRFC 10-2787] module decode ignored due to previous errors [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 959.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 959.926 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 959.926 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 959.926 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/alu_inst/alu_out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 959.926 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 959.926 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/imm_d}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 959.926 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 12 into imm_d is out of bounds [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 959.926 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 12 into imm_d is out of bounds [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 959.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 959.926 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 959.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 12 into imm_d is out of bounds [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v:75]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 959.926 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/dec_inst/ins}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/dec_inst/oprs1}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/dec_inst/oprs2}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/dec_inst/oprd}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/dec_inst/imm}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/dec_inst/imm_d}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/alu_inst/in1}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/alu_inst/in2}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/alu_inst/alu_out}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/alu_inst/aluop}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 12 into imm_d is out of bounds [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v:75]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.582 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 962.582 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/pc_inst/pc_in}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/pc_inst/branch_en}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/pc_inst/pc_out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 962.582 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/dec_inst/imm_d}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 962.582 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 962.582 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 962.582 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/dec_inst/imm_sb}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 962.582 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/dec_inst/i_type}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/dec_inst/r_type}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/dec_inst/load}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/dec_inst/store}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/dec_inst/branch}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 962.582 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.582 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 962.816 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 962.969 ; gain = 0.152
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 963.309 ; gain = 0.328
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 963.586 ; gain = 0.238
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 963.848 ; gain = 0.090
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 964.934 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 964.934 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 965.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 965.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 965.043 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 965.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 965.043 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 965.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 965.441 ; gain = 0.238
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/mem.txt
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 972.832 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 972.832 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 972.832 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 972.832 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/imem_inst/pc}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 972.949 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 973.426 ; gain = 0.477
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 973.746 ; gain = 0.238
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 974.508 ; gain = 0.305
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 975.352 ; gain = 0.418
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 976.008 ; gain = 0.215
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 976.293 ; gain = 0.273
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_tb/dut/pc_inst/cnt}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 979.469 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.469 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 979.469 ; gain = 0.000
launch_runs synth_1
[Fri Aug  9 01:22:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1/runme.log
