# Systemverilog
- ðŸ‘‹ Hi, Iâ€™m @evangelost-vtool
-  ðŸ”­ Iâ€™m currently working on [website]!
- ðŸ‘€ Iâ€™m interested in verification methods/RTL design
- ðŸŒ± Iâ€™m currently learning SystemVerilog
- ðŸ’žï¸ Iâ€™m looking to collaborate with other engineers
- ðŸ“« How to reach me:

> [facebook]

> [instagram]

> [linkedin]

> [researchgate]

<!---
evangelost-vtool/evangelost-vtool is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->

<br>

[website]: https://www.chipverify.com/systemverilog/systemverilog-datatypes
[facebook]: https://www.facebook.com/vagelis.tikas/
[instagram]: https://www.instagram.com/vaggelis_tikas/
[linkedin]: https://www.linkedin.com/in/evangelos-tikas-a795a1172
[researchgate]: https://www.researchgate.net/profile/Evangelos-Tikas
