Assembler report for VHDL_code
Thu Mar 25 23:56:20 2021
Version 5.0 Build 148 04/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: F:/lab24/VHDL_code/VHDL_code.sof
  6. Assembler Device Options: F:/lab24/VHDL_code/VHDL_code.pof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Thu Mar 25 23:56:20 2021 ;
; Revision Name         ; VHDL_code                             ;
; Top-level Entity Name ; matrix_max                            ;
; Family                ; Stratix                               ;
; Device                ; EP1S25F1020C5                         ;
+-----------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                        ;
+--------------------------------------------------------------------------------+----------+---------------+
; Option                                                                         ; Setting  ; Default Value ;
+--------------------------------------------------------------------------------+----------+---------------+
; Use smart compilation                                                          ; Off      ; Off           ;
; Generate Serial Vector Format File (.svf) for Target Device                    ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                    ; Off      ; Off           ;
; Generate an uncompressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device    ; On       ; On            ;
; Compression mode                                                               ; Off      ; Off           ;
; Clock source for configuration device                                          ; Internal ; Internal      ;
; Clock frequency of the configuration device                                    ; 10 MHz   ; 10 MHz        ;
; Divide clock frequency by                                                      ; 1        ; 1             ;
; JTAG user code for target device                                               ; Ffffffff ; Ffffffff      ;
; Auto user code                                                                 ; off      ; off           ;
; Use configuration device                                                       ; On       ; On            ;
; Configuration device                                                           ; Auto     ; Auto          ;
; JTAG user code for configuration device                                        ; Ffffffff ; Ffffffff      ;
; Configuration device auto user code                                            ; off      ; off           ;
; Auto-increment JTAG user code for multiple configuration devices               ; On       ; On            ;
; Disable CONF_DONE and nSTATUS pull-ups on configuration device                 ; Off      ; Off           ;
; Generate Tabular Text File (.ttf) For Target Device                            ; Off      ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                              ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device    ; Off      ; Off           ;
; Hexadecimal Output File start address                                          ; 0        ; 0             ;
; Hexadecimal Output File count direction                                        ; Up       ; Up            ;
; Release clears before tri-states                                               ; off      ; off           ;
; Auto-restart configuration after error                                         ; On       ; On            ;
+--------------------------------------------------------------------------------+----------+---------------+


+----------------------------------+
; Assembler Generated Files        ;
+----------------------------------+
; File Name                        ;
+----------------------------------+
; F:/lab24/VHDL_code/VHDL_code.sof ;
; F:/lab24/VHDL_code/VHDL_code.pof ;
+----------------------------------+


+------------------------------------------------------------+
; Assembler Device Options: F:/lab24/VHDL_code/VHDL_code.sof ;
+----------------+-------------------------------------------+
; Option         ; Setting                                   ;
+----------------+-------------------------------------------+
; Device         ; EP1S25F1020C5                             ;
; JTAG usercode  ; 0xFFFFFFFF                                ;
; Checksum       ; 0x003463E3                                ;
+----------------+-------------------------------------------+


+------------------------------------------------------------+
; Assembler Device Options: F:/lab24/VHDL_code/VHDL_code.pof ;
+----------------+-------------------------------------------+
; Option         ; Setting                                   ;
+----------------+-------------------------------------------+
; Device         ; EPC8                                      ;
; JTAG usercode  ; 0x00000000                                ;
; Checksum       ; 0x0BF11079                                ;
+----------------+-------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Assembler
    Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
    Info: Processing started: Thu Mar 25 23:56:13 2021
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off quartus -c VHDL_code
Info: Quartus II Assembler was successful. 0 errors, 0 warnings
    Info: Processing ended: Thu Mar 25 23:56:20 2021
    Info: Elapsed time: 00:00:08


