// Seed: 4073665508
module module_0 ();
  integer id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 void id_1,
    input logic id_2,
    input logic id_3,
    input wor id_4,
    input tri0 id_5
    , id_7
);
  always id_7.id_2 <= id_3;
  wire id_8;
  uwire id_9, id_10;
  module_0();
  wire id_11;
  id_12 :
  assert property (@(posedge 1) id_2) id_9 = 1'd0 % 1;
  wor  id_13 = 1'b0 !== 1;
  wire id_14;
  wire id_15;
endmodule
