// Seed: 120018148
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input logic [7:0] id_1;
  assign id_2 = id_1[1 : 1];
endmodule
module module_1 #(
    parameter id_2 = 32'd8,
    parameter id_5 = 32'd22
) (
    id_1,
    _id_2,
    id_3
);
  input wire id_3;
  input wire _id_2;
  inout logic [7:0] id_1;
  wire [1 'h0 : id_2] id_4;
  module_0 modCall_1 (
      id_1,
      id_4
  );
  parameter id_5 = "";
  assign id_1[-1!=1-id_5] = id_1;
  wire id_6;
  localparam id_7 = -1'b0;
  logic id_8;
  ;
endmodule
