static int T_1 F_1 ( struct V_1 * V_1 )\r\n{\r\nstruct V_2 * V_3 = & V_1 -> V_4 -> V_3 ;\r\nstruct V_5 * V_6 = V_1 -> V_6 ;\r\nT_2 V_7 ;\r\nF_2 ( V_8 ,\r\nV_1 -> V_9 + V_10 ) ;\r\nF_2 ( V_8 ,\r\nV_1 -> V_9 + V_11 ) ;\r\nF_2 ( V_6 -> V_12 ,\r\nV_1 -> V_9 + V_13 ) ;\r\nF_2 ( V_6 -> V_14 ,\r\nV_1 -> V_9 + V_15 ) ;\r\nF_2 ( 0x01 ,\r\nV_1 -> V_9 + V_16 ) ;\r\nswitch ( V_6 -> V_17 ) {\r\ncase V_18 :\r\nV_7 = 0 ;\r\nbreak;\r\ncase V_19 :\r\nV_7 = ( 1 << 6 ) ;\r\nbreak;\r\ndefault:\r\nF_3 ( V_3 -> V_20 , L_1 ) ;\r\nreturn - V_21 ;\r\n}\r\nF_2 ( V_22 | V_23 |\r\nV_7 , V_1 -> V_9 + V_24 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_3 F_4 ( int V_25 , void * V_26 )\r\n{\r\nstruct V_1 * V_1 = V_26 ;\r\nstruct V_2 * V_3 = & V_1 -> V_4 -> V_3 ;\r\nunsigned short * V_27 = V_1 -> V_27 ;\r\nint V_28 = V_1 -> V_6 -> V_28 ;\r\nT_2 V_29 , V_30 , V_31 ;\r\nbool V_32 ;\r\nint V_33 = V_34 ;\r\nint V_35 ;\r\nF_2 ( 0x0 , V_1 -> V_9 + V_10 ) ;\r\nV_29 = F_5 ( V_1 -> V_9 + V_36 ) ;\r\nV_30 = F_5 ( V_1 -> V_9 + V_37 ) ;\r\nV_31 = V_29 ^ V_30 ;\r\nif ( V_31 ) {\r\nfor ( V_35 = 0 ; V_35 < V_28 ; V_35 ++ ) {\r\nif ( ( V_31 >> V_35 ) & 0x1 ) {\r\nV_33 = V_27 [ V_35 ] ;\r\nV_32 = ( V_30 >> V_35 ) & 0x1 ;\r\nF_6 ( V_3 -> V_20 , L_2 , V_33 ,\r\nV_32 ? L_3 : L_4 ) ;\r\nF_7 ( V_1 -> V_4 , V_33 ,\r\n! V_32 ) ;\r\nF_8 ( V_1 -> V_4 ) ;\r\n}\r\n}\r\nF_2 ( V_8 ,\r\nV_1 -> V_9 + V_11 ) ;\r\n}\r\nF_2 ( 0x1 , V_1 -> V_9 + V_10 ) ;\r\nreturn V_38 ;\r\n}\r\nstatic int T_1 F_9 ( struct V_39 * V_40 )\r\n{\r\nstruct V_1 * V_1 ;\r\nstruct V_41 * V_42 ;\r\nstruct V_43 * V_44 , * V_45 ;\r\nstruct V_2 * V_3 = & V_40 -> V_3 ;\r\nstruct V_5 * V_6 = V_40 -> V_3 . V_46 ;\r\nint error , V_35 ;\r\nif ( V_6 -> V_47 ) {\r\nerror = V_6 -> V_47 ( V_3 ) ;\r\nif ( error < 0 ) {\r\nF_6 ( V_3 , L_5 ) ;\r\nreturn error ;\r\n}\r\n}\r\nif ( ! V_6 -> V_27 ) {\r\nF_6 ( V_3 , L_6 ) ;\r\nreturn - V_21 ;\r\n}\r\nV_1 = F_10 ( sizeof( struct V_1 ) +\r\nsizeof( unsigned short ) * V_6 -> V_28 , V_48 ) ;\r\nif ( ! V_1 ) {\r\nF_6 ( V_3 , L_7 ) ;\r\nreturn - V_49 ;\r\n}\r\nmemcpy ( V_1 -> V_27 , V_6 -> V_27 ,\r\nsizeof( unsigned short ) * V_6 -> V_28 ) ;\r\nV_42 = F_11 () ;\r\nif ( ! V_42 ) {\r\nF_6 ( V_3 , L_8 ) ;\r\nerror = - V_49 ;\r\ngoto V_50;\r\n}\r\nV_1 -> V_4 = V_42 ;\r\nV_1 -> V_25 = F_12 ( V_40 , 0 ) ;\r\nif ( V_1 -> V_25 < 0 ) {\r\nF_3 ( V_3 , L_9 ) ;\r\nerror = V_1 -> V_25 ;\r\ngoto V_51;\r\n}\r\nV_44 = F_13 ( V_40 , V_52 , 0 ) ;\r\nif ( ! V_44 ) {\r\nF_3 ( V_3 , L_10 ) ;\r\nerror = - V_21 ;\r\ngoto V_51;\r\n}\r\nV_1 -> V_53 = V_44 -> V_54 ;\r\nV_1 -> V_55 = F_14 ( V_44 ) ;\r\nV_45 = F_15 ( V_1 -> V_53 , V_1 -> V_55 ,\r\nV_40 -> V_56 ) ;\r\nif ( ! V_45 ) {\r\nF_3 ( V_3 , L_11 ,\r\nV_1 -> V_53 ) ;\r\nerror = - V_57 ;\r\ngoto V_51;\r\n}\r\nV_1 -> V_9 = F_16 ( V_1 -> V_53 , V_1 -> V_55 ) ;\r\nif ( ! V_1 -> V_9 ) {\r\nF_3 ( V_3 , L_12 ) ;\r\nerror = - V_49 ;\r\ngoto V_58;\r\n}\r\nif ( V_6 -> V_59 )\r\nF_17 ( V_60 , V_42 -> V_61 ) ;\r\nF_17 ( V_62 , V_42 -> V_61 ) ;\r\nV_1 -> V_6 = V_6 ;\r\nfor ( V_35 = 0 ; V_35 < V_1 -> V_6 -> V_28 ; V_35 ++ )\r\nF_17 ( V_1 -> V_6 -> V_27 [ V_35 ] , V_42 -> V_63 ) ;\r\nV_42 -> V_56 = L_13 ;\r\nV_42 -> V_64 = L_14 ;\r\nV_42 -> V_3 . V_20 = & V_40 -> V_3 ;\r\nV_42 -> V_65 . V_66 = V_67 ;\r\nV_42 -> V_65 . V_68 = 0x0001 ;\r\nV_42 -> V_65 . V_69 = 0x0001 ;\r\nV_42 -> V_65 . V_70 = 0x0001 ;\r\nV_42 -> V_33 = V_1 -> V_27 ;\r\nV_42 -> V_71 = sizeof( V_1 -> V_27 [ 0 ] ) ;\r\nV_42 -> V_72 = V_1 -> V_6 -> V_28 ;\r\nerror = F_18 ( V_1 -> V_4 ) ;\r\nif ( error < 0 ) {\r\nF_3 ( V_3 , L_15 ) ;\r\ngoto V_73;\r\n}\r\nerror = F_19 ( V_1 -> V_25 , F_4 ,\r\nV_74 , V_40 -> V_56 , V_1 ) ;\r\nif ( error < 0 ) {\r\nF_3 ( V_3 , L_16 ) ;\r\ngoto V_75;\r\n}\r\nerror = F_1 ( V_1 ) ;\r\nif ( error < 0 ) {\r\nF_3 ( V_3 , L_17 ) ;\r\ngoto V_76;\r\n}\r\nF_20 ( V_40 , V_1 ) ;\r\nreturn 0 ;\r\nV_76:\r\nF_21 ( V_1 -> V_25 , V_1 ) ;\r\nV_75:\r\nF_22 ( V_1 -> V_4 ) ;\r\nV_42 = NULL ;\r\nV_73:\r\nF_23 ( V_1 -> V_9 ) ;\r\nV_58:\r\nF_24 ( V_1 -> V_53 , V_1 -> V_55 ) ;\r\nV_51:\r\nF_25 ( V_42 ) ;\r\nV_50:\r\nF_26 ( V_1 ) ;\r\nreturn error ;\r\n}\r\nstatic int T_4 F_27 ( struct V_39 * V_40 )\r\n{\r\nstruct V_1 * V_1 = F_28 ( V_40 ) ;\r\nF_21 ( V_1 -> V_25 , V_1 ) ;\r\nF_22 ( V_1 -> V_4 ) ;\r\nF_23 ( V_1 -> V_9 ) ;\r\nF_24 ( V_1 -> V_53 , V_1 -> V_55 ) ;\r\nF_20 ( V_40 , NULL ) ;\r\nF_26 ( V_1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_29 ( void )\r\n{\r\nreturn F_30 ( & V_77 , F_9 ) ;\r\n}\r\nstatic void T_5 F_31 ( void )\r\n{\r\nF_32 ( & V_77 ) ;\r\n}
