{
  "module_name": "mtk-uart-apdma.c",
  "hash_id": "64a76f1500df00df9ae62f27c7eb38556977b3a15ffbfeebbbfc1e2bfefe5acd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/dma/mediatek/mtk-uart-apdma.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/dmaengine.h>\n#include <linux/dma-mapping.h>\n#include <linux/err.h>\n#include <linux/init.h>\n#include <linux/interrupt.h>\n#include <linux/iopoll.h>\n#include <linux/kernel.h>\n#include <linux/list.h>\n#include <linux/module.h>\n#include <linux/of_dma.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/slab.h>\n#include <linux/spinlock.h>\n\n#include \"../virt-dma.h\"\n\n \n#define MTK_UART_APDMA_NR_VCHANS\t8\n\n#define VFF_EN_B\t\tBIT(0)\n#define VFF_STOP_B\t\tBIT(0)\n#define VFF_FLUSH_B\t\tBIT(0)\n#define VFF_4G_EN_B\t\tBIT(0)\n \n#define VFF_RX_INT_EN_B\t\t(BIT(0) | BIT(1))\n \n#define VFF_TX_INT_EN_B\t\tBIT(0)\n#define VFF_WARM_RST_B\t\tBIT(0)\n#define VFF_RX_INT_CLR_B\t(BIT(0) | BIT(1))\n#define VFF_TX_INT_CLR_B\t0\n#define VFF_STOP_CLR_B\t\t0\n#define VFF_EN_CLR_B\t\t0\n#define VFF_INT_EN_CLR_B\t0\n#define VFF_4G_SUPPORT_CLR_B\t0\n\n \n#define VFF_TX_THRE(n)\t\t(n)\n \n#define VFF_RX_THRE(n)\t\t((n) * 3 / 4)\n\n#define VFF_RING_SIZE\t0xffff\n \n#define VFF_RING_WRAP\t0x10000\n\n#define VFF_INT_FLAG\t\t0x00\n#define VFF_INT_EN\t\t0x04\n#define VFF_EN\t\t\t0x08\n#define VFF_RST\t\t\t0x0c\n#define VFF_STOP\t\t0x10\n#define VFF_FLUSH\t\t0x14\n#define VFF_ADDR\t\t0x1c\n#define VFF_LEN\t\t\t0x24\n#define VFF_THRE\t\t0x28\n#define VFF_WPT\t\t\t0x2c\n#define VFF_RPT\t\t\t0x30\n \n#define VFF_VALID_SIZE\t\t0x3c\n \n#define VFF_LEFT_SIZE\t\t0x40\n#define VFF_DEBUG_STATUS\t0x50\n#define VFF_4G_SUPPORT\t\t0x54\n\nstruct mtk_uart_apdmadev {\n\tstruct dma_device ddev;\n\tstruct clk *clk;\n\tbool support_33bits;\n\tunsigned int dma_requests;\n};\n\nstruct mtk_uart_apdma_desc {\n\tstruct virt_dma_desc vd;\n\n\tdma_addr_t addr;\n\tunsigned int avail_len;\n};\n\nstruct mtk_chan {\n\tstruct virt_dma_chan vc;\n\tstruct dma_slave_config\tcfg;\n\tstruct mtk_uart_apdma_desc *desc;\n\tenum dma_transfer_direction dir;\n\n\tvoid __iomem *base;\n\tunsigned int irq;\n\n\tunsigned int rx_status;\n};\n\nstatic inline struct mtk_uart_apdmadev *\nto_mtk_uart_apdma_dev(struct dma_device *d)\n{\n\treturn container_of(d, struct mtk_uart_apdmadev, ddev);\n}\n\nstatic inline struct mtk_chan *to_mtk_uart_apdma_chan(struct dma_chan *c)\n{\n\treturn container_of(c, struct mtk_chan, vc.chan);\n}\n\nstatic inline struct mtk_uart_apdma_desc *to_mtk_uart_apdma_desc\n\t(struct dma_async_tx_descriptor *t)\n{\n\treturn container_of(t, struct mtk_uart_apdma_desc, vd.tx);\n}\n\nstatic void mtk_uart_apdma_write(struct mtk_chan *c,\n\t\t\t       unsigned int reg, unsigned int val)\n{\n\twritel(val, c->base + reg);\n}\n\nstatic unsigned int mtk_uart_apdma_read(struct mtk_chan *c, unsigned int reg)\n{\n\treturn readl(c->base + reg);\n}\n\nstatic void mtk_uart_apdma_desc_free(struct virt_dma_desc *vd)\n{\n\tkfree(container_of(vd, struct mtk_uart_apdma_desc, vd));\n}\n\nstatic void mtk_uart_apdma_start_tx(struct mtk_chan *c)\n{\n\tstruct mtk_uart_apdmadev *mtkd =\n\t\t\t\tto_mtk_uart_apdma_dev(c->vc.chan.device);\n\tstruct mtk_uart_apdma_desc *d = c->desc;\n\tunsigned int wpt, vff_sz;\n\n\tvff_sz = c->cfg.dst_port_window_size;\n\tif (!mtk_uart_apdma_read(c, VFF_LEN)) {\n\t\tmtk_uart_apdma_write(c, VFF_ADDR, d->addr);\n\t\tmtk_uart_apdma_write(c, VFF_LEN, vff_sz);\n\t\tmtk_uart_apdma_write(c, VFF_THRE, VFF_TX_THRE(vff_sz));\n\t\tmtk_uart_apdma_write(c, VFF_WPT, 0);\n\t\tmtk_uart_apdma_write(c, VFF_INT_FLAG, VFF_TX_INT_CLR_B);\n\n\t\tif (mtkd->support_33bits)\n\t\t\tmtk_uart_apdma_write(c, VFF_4G_SUPPORT, VFF_4G_EN_B);\n\t}\n\n\tmtk_uart_apdma_write(c, VFF_EN, VFF_EN_B);\n\tif (mtk_uart_apdma_read(c, VFF_EN) != VFF_EN_B)\n\t\tdev_err(c->vc.chan.device->dev, \"Enable TX fail\\n\");\n\n\tif (!mtk_uart_apdma_read(c, VFF_LEFT_SIZE)) {\n\t\tmtk_uart_apdma_write(c, VFF_INT_EN, VFF_TX_INT_EN_B);\n\t\treturn;\n\t}\n\n\twpt = mtk_uart_apdma_read(c, VFF_WPT);\n\n\twpt += c->desc->avail_len;\n\tif ((wpt & VFF_RING_SIZE) == vff_sz)\n\t\twpt = (wpt & VFF_RING_WRAP) ^ VFF_RING_WRAP;\n\n\t \n\tmtk_uart_apdma_write(c, VFF_WPT, wpt);\n\n\t \n\tmtk_uart_apdma_write(c, VFF_INT_EN, VFF_TX_INT_EN_B);\n\tif (!mtk_uart_apdma_read(c, VFF_FLUSH))\n\t\tmtk_uart_apdma_write(c, VFF_FLUSH, VFF_FLUSH_B);\n}\n\nstatic void mtk_uart_apdma_start_rx(struct mtk_chan *c)\n{\n\tstruct mtk_uart_apdmadev *mtkd =\n\t\t\t\tto_mtk_uart_apdma_dev(c->vc.chan.device);\n\tstruct mtk_uart_apdma_desc *d = c->desc;\n\tunsigned int vff_sz;\n\n\tvff_sz = c->cfg.src_port_window_size;\n\tif (!mtk_uart_apdma_read(c, VFF_LEN)) {\n\t\tmtk_uart_apdma_write(c, VFF_ADDR, d->addr);\n\t\tmtk_uart_apdma_write(c, VFF_LEN, vff_sz);\n\t\tmtk_uart_apdma_write(c, VFF_THRE, VFF_RX_THRE(vff_sz));\n\t\tmtk_uart_apdma_write(c, VFF_RPT, 0);\n\t\tmtk_uart_apdma_write(c, VFF_INT_FLAG, VFF_RX_INT_CLR_B);\n\n\t\tif (mtkd->support_33bits)\n\t\t\tmtk_uart_apdma_write(c, VFF_4G_SUPPORT, VFF_4G_EN_B);\n\t}\n\n\tmtk_uart_apdma_write(c, VFF_INT_EN, VFF_RX_INT_EN_B);\n\tmtk_uart_apdma_write(c, VFF_EN, VFF_EN_B);\n\tif (mtk_uart_apdma_read(c, VFF_EN) != VFF_EN_B)\n\t\tdev_err(c->vc.chan.device->dev, \"Enable RX fail\\n\");\n}\n\nstatic void mtk_uart_apdma_tx_handler(struct mtk_chan *c)\n{\n\tmtk_uart_apdma_write(c, VFF_INT_FLAG, VFF_TX_INT_CLR_B);\n\tmtk_uart_apdma_write(c, VFF_INT_EN, VFF_INT_EN_CLR_B);\n\tmtk_uart_apdma_write(c, VFF_EN, VFF_EN_CLR_B);\n}\n\nstatic void mtk_uart_apdma_rx_handler(struct mtk_chan *c)\n{\n\tstruct mtk_uart_apdma_desc *d = c->desc;\n\tunsigned int len, wg, rg;\n\tint cnt;\n\n\tmtk_uart_apdma_write(c, VFF_INT_FLAG, VFF_RX_INT_CLR_B);\n\n\tif (!mtk_uart_apdma_read(c, VFF_VALID_SIZE))\n\t\treturn;\n\n\tmtk_uart_apdma_write(c, VFF_EN, VFF_EN_CLR_B);\n\tmtk_uart_apdma_write(c, VFF_INT_EN, VFF_INT_EN_CLR_B);\n\n\tlen = c->cfg.src_port_window_size;\n\trg = mtk_uart_apdma_read(c, VFF_RPT);\n\twg = mtk_uart_apdma_read(c, VFF_WPT);\n\tcnt = (wg & VFF_RING_SIZE) - (rg & VFF_RING_SIZE);\n\n\t \n\tif ((rg ^ wg) & VFF_RING_WRAP)\n\t\tcnt += len;\n\n\tc->rx_status = d->avail_len - cnt;\n\tmtk_uart_apdma_write(c, VFF_RPT, wg);\n}\n\nstatic void mtk_uart_apdma_chan_complete_handler(struct mtk_chan *c)\n{\n\tstruct mtk_uart_apdma_desc *d = c->desc;\n\n\tif (d) {\n\t\tlist_del(&d->vd.node);\n\t\tvchan_cookie_complete(&d->vd);\n\t\tc->desc = NULL;\n\t}\n}\n\nstatic irqreturn_t mtk_uart_apdma_irq_handler(int irq, void *dev_id)\n{\n\tstruct dma_chan *chan = (struct dma_chan *)dev_id;\n\tstruct mtk_chan *c = to_mtk_uart_apdma_chan(chan);\n\tunsigned long flags;\n\n\tspin_lock_irqsave(&c->vc.lock, flags);\n\tif (c->dir == DMA_DEV_TO_MEM)\n\t\tmtk_uart_apdma_rx_handler(c);\n\telse if (c->dir == DMA_MEM_TO_DEV)\n\t\tmtk_uart_apdma_tx_handler(c);\n\tmtk_uart_apdma_chan_complete_handler(c);\n\tspin_unlock_irqrestore(&c->vc.lock, flags);\n\n\treturn IRQ_HANDLED;\n}\n\nstatic int mtk_uart_apdma_alloc_chan_resources(struct dma_chan *chan)\n{\n\tstruct mtk_uart_apdmadev *mtkd = to_mtk_uart_apdma_dev(chan->device);\n\tstruct mtk_chan *c = to_mtk_uart_apdma_chan(chan);\n\tunsigned int status;\n\tint ret;\n\n\tret = pm_runtime_resume_and_get(mtkd->ddev.dev);\n\tif (ret < 0) {\n\t\tpm_runtime_put_noidle(chan->device->dev);\n\t\treturn ret;\n\t}\n\n\tmtk_uart_apdma_write(c, VFF_ADDR, 0);\n\tmtk_uart_apdma_write(c, VFF_THRE, 0);\n\tmtk_uart_apdma_write(c, VFF_LEN, 0);\n\tmtk_uart_apdma_write(c, VFF_RST, VFF_WARM_RST_B);\n\n\tret = readx_poll_timeout(readl, c->base + VFF_EN,\n\t\t\t  status, !status, 10, 100);\n\tif (ret)\n\t\tgoto err_pm;\n\n\tret = request_irq(c->irq, mtk_uart_apdma_irq_handler,\n\t\t\t  IRQF_TRIGGER_NONE, KBUILD_MODNAME, chan);\n\tif (ret < 0) {\n\t\tdev_err(chan->device->dev, \"Can't request dma IRQ\\n\");\n\t\tret = -EINVAL;\n\t\tgoto err_pm;\n\t}\n\n\tif (mtkd->support_33bits)\n\t\tmtk_uart_apdma_write(c, VFF_4G_SUPPORT, VFF_4G_SUPPORT_CLR_B);\n\nerr_pm:\n\tpm_runtime_put_noidle(mtkd->ddev.dev);\n\treturn ret;\n}\n\nstatic void mtk_uart_apdma_free_chan_resources(struct dma_chan *chan)\n{\n\tstruct mtk_uart_apdmadev *mtkd = to_mtk_uart_apdma_dev(chan->device);\n\tstruct mtk_chan *c = to_mtk_uart_apdma_chan(chan);\n\n\tfree_irq(c->irq, chan);\n\n\ttasklet_kill(&c->vc.task);\n\n\tvchan_free_chan_resources(&c->vc);\n\n\tpm_runtime_put_sync(mtkd->ddev.dev);\n}\n\nstatic enum dma_status mtk_uart_apdma_tx_status(struct dma_chan *chan,\n\t\t\t\t\t dma_cookie_t cookie,\n\t\t\t\t\t struct dma_tx_state *txstate)\n{\n\tstruct mtk_chan *c = to_mtk_uart_apdma_chan(chan);\n\tenum dma_status ret;\n\n\tret = dma_cookie_status(chan, cookie, txstate);\n\tif (!txstate)\n\t\treturn ret;\n\n\tdma_set_residue(txstate, c->rx_status);\n\n\treturn ret;\n}\n\n \nstatic struct dma_async_tx_descriptor *mtk_uart_apdma_prep_slave_sg\n\t(struct dma_chan *chan, struct scatterlist *sgl,\n\tunsigned int sglen, enum dma_transfer_direction dir,\n\tunsigned long tx_flags, void *context)\n{\n\tstruct mtk_chan *c = to_mtk_uart_apdma_chan(chan);\n\tstruct mtk_uart_apdma_desc *d;\n\n\tif (!is_slave_direction(dir) || sglen != 1)\n\t\treturn NULL;\n\n\t \n\td = kzalloc(sizeof(*d), GFP_NOWAIT);\n\tif (!d)\n\t\treturn NULL;\n\n\td->avail_len = sg_dma_len(sgl);\n\td->addr = sg_dma_address(sgl);\n\tc->dir = dir;\n\n\treturn vchan_tx_prep(&c->vc, &d->vd, tx_flags);\n}\n\nstatic void mtk_uart_apdma_issue_pending(struct dma_chan *chan)\n{\n\tstruct mtk_chan *c = to_mtk_uart_apdma_chan(chan);\n\tstruct virt_dma_desc *vd;\n\tunsigned long flags;\n\n\tspin_lock_irqsave(&c->vc.lock, flags);\n\tif (vchan_issue_pending(&c->vc) && !c->desc) {\n\t\tvd = vchan_next_desc(&c->vc);\n\t\tc->desc = to_mtk_uart_apdma_desc(&vd->tx);\n\n\t\tif (c->dir == DMA_DEV_TO_MEM)\n\t\t\tmtk_uart_apdma_start_rx(c);\n\t\telse if (c->dir == DMA_MEM_TO_DEV)\n\t\t\tmtk_uart_apdma_start_tx(c);\n\t}\n\n\tspin_unlock_irqrestore(&c->vc.lock, flags);\n}\n\nstatic int mtk_uart_apdma_slave_config(struct dma_chan *chan,\n\t\t\t\t   struct dma_slave_config *config)\n{\n\tstruct mtk_chan *c = to_mtk_uart_apdma_chan(chan);\n\n\tmemcpy(&c->cfg, config, sizeof(*config));\n\n\treturn 0;\n}\n\nstatic int mtk_uart_apdma_terminate_all(struct dma_chan *chan)\n{\n\tstruct mtk_chan *c = to_mtk_uart_apdma_chan(chan);\n\tunsigned long flags;\n\tunsigned int status;\n\tLIST_HEAD(head);\n\tint ret;\n\n\tmtk_uart_apdma_write(c, VFF_FLUSH, VFF_FLUSH_B);\n\n\tret = readx_poll_timeout(readl, c->base + VFF_FLUSH,\n\t\t\t  status, status != VFF_FLUSH_B, 10, 100);\n\tif (ret)\n\t\tdev_err(c->vc.chan.device->dev, \"flush: fail, status=0x%x\\n\",\n\t\t\tmtk_uart_apdma_read(c, VFF_DEBUG_STATUS));\n\n\t \n\tmtk_uart_apdma_write(c, VFF_STOP, VFF_STOP_B);\n\tret = readx_poll_timeout(readl, c->base + VFF_EN,\n\t\t\t  status, !status, 10, 100);\n\tif (ret)\n\t\tdev_err(c->vc.chan.device->dev, \"stop: fail, status=0x%x\\n\",\n\t\t\tmtk_uart_apdma_read(c, VFF_DEBUG_STATUS));\n\n\tmtk_uart_apdma_write(c, VFF_STOP, VFF_STOP_CLR_B);\n\tmtk_uart_apdma_write(c, VFF_INT_EN, VFF_INT_EN_CLR_B);\n\n\tif (c->dir == DMA_DEV_TO_MEM)\n\t\tmtk_uart_apdma_write(c, VFF_INT_FLAG, VFF_RX_INT_CLR_B);\n\telse if (c->dir == DMA_MEM_TO_DEV)\n\t\tmtk_uart_apdma_write(c, VFF_INT_FLAG, VFF_TX_INT_CLR_B);\n\n\tsynchronize_irq(c->irq);\n\n\tspin_lock_irqsave(&c->vc.lock, flags);\n\tvchan_get_all_descriptors(&c->vc, &head);\n\tspin_unlock_irqrestore(&c->vc.lock, flags);\n\n\tvchan_dma_desc_free_list(&c->vc, &head);\n\n\treturn 0;\n}\n\nstatic int mtk_uart_apdma_device_pause(struct dma_chan *chan)\n{\n\tstruct mtk_chan *c = to_mtk_uart_apdma_chan(chan);\n\tunsigned long flags;\n\n\tspin_lock_irqsave(&c->vc.lock, flags);\n\n\tmtk_uart_apdma_write(c, VFF_EN, VFF_EN_CLR_B);\n\tmtk_uart_apdma_write(c, VFF_INT_EN, VFF_INT_EN_CLR_B);\n\n\tspin_unlock_irqrestore(&c->vc.lock, flags);\n\tsynchronize_irq(c->irq);\n\n\treturn 0;\n}\n\nstatic void mtk_uart_apdma_free(struct mtk_uart_apdmadev *mtkd)\n{\n\twhile (!list_empty(&mtkd->ddev.channels)) {\n\t\tstruct mtk_chan *c = list_first_entry(&mtkd->ddev.channels,\n\t\t\tstruct mtk_chan, vc.chan.device_node);\n\n\t\tlist_del(&c->vc.chan.device_node);\n\t\ttasklet_kill(&c->vc.task);\n\t}\n}\n\nstatic const struct of_device_id mtk_uart_apdma_match[] = {\n\t{ .compatible = \"mediatek,mt6577-uart-dma\", },\n\t{   },\n};\nMODULE_DEVICE_TABLE(of, mtk_uart_apdma_match);\n\nstatic int mtk_uart_apdma_probe(struct platform_device *pdev)\n{\n\tstruct device_node *np = pdev->dev.of_node;\n\tstruct mtk_uart_apdmadev *mtkd;\n\tint bit_mask = 32, rc;\n\tstruct mtk_chan *c;\n\tunsigned int i;\n\n\tmtkd = devm_kzalloc(&pdev->dev, sizeof(*mtkd), GFP_KERNEL);\n\tif (!mtkd)\n\t\treturn -ENOMEM;\n\n\tmtkd->clk = devm_clk_get(&pdev->dev, NULL);\n\tif (IS_ERR(mtkd->clk)) {\n\t\tdev_err(&pdev->dev, \"No clock specified\\n\");\n\t\trc = PTR_ERR(mtkd->clk);\n\t\treturn rc;\n\t}\n\n\tif (of_property_read_bool(np, \"mediatek,dma-33bits\"))\n\t\tmtkd->support_33bits = true;\n\n\tif (mtkd->support_33bits)\n\t\tbit_mask = 33;\n\n\trc = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(bit_mask));\n\tif (rc)\n\t\treturn rc;\n\n\tdma_cap_set(DMA_SLAVE, mtkd->ddev.cap_mask);\n\tmtkd->ddev.device_alloc_chan_resources =\n\t\t\t\tmtk_uart_apdma_alloc_chan_resources;\n\tmtkd->ddev.device_free_chan_resources =\n\t\t\t\tmtk_uart_apdma_free_chan_resources;\n\tmtkd->ddev.device_tx_status = mtk_uart_apdma_tx_status;\n\tmtkd->ddev.device_issue_pending = mtk_uart_apdma_issue_pending;\n\tmtkd->ddev.device_prep_slave_sg = mtk_uart_apdma_prep_slave_sg;\n\tmtkd->ddev.device_config = mtk_uart_apdma_slave_config;\n\tmtkd->ddev.device_pause = mtk_uart_apdma_device_pause;\n\tmtkd->ddev.device_terminate_all = mtk_uart_apdma_terminate_all;\n\tmtkd->ddev.src_addr_widths = BIT(DMA_SLAVE_BUSWIDTH_1_BYTE);\n\tmtkd->ddev.dst_addr_widths = BIT(DMA_SLAVE_BUSWIDTH_1_BYTE);\n\tmtkd->ddev.directions = BIT(DMA_DEV_TO_MEM) | BIT(DMA_MEM_TO_DEV);\n\tmtkd->ddev.residue_granularity = DMA_RESIDUE_GRANULARITY_SEGMENT;\n\tmtkd->ddev.dev = &pdev->dev;\n\tINIT_LIST_HEAD(&mtkd->ddev.channels);\n\n\tmtkd->dma_requests = MTK_UART_APDMA_NR_VCHANS;\n\tif (of_property_read_u32(np, \"dma-requests\", &mtkd->dma_requests)) {\n\t\tdev_info(&pdev->dev,\n\t\t\t \"Using %u as missing dma-requests property\\n\",\n\t\t\t MTK_UART_APDMA_NR_VCHANS);\n\t}\n\n\tfor (i = 0; i < mtkd->dma_requests; i++) {\n\t\tc = devm_kzalloc(mtkd->ddev.dev, sizeof(*c), GFP_KERNEL);\n\t\tif (!c) {\n\t\t\trc = -ENODEV;\n\t\t\tgoto err_no_dma;\n\t\t}\n\n\t\tc->base = devm_platform_ioremap_resource(pdev, i);\n\t\tif (IS_ERR(c->base)) {\n\t\t\trc = PTR_ERR(c->base);\n\t\t\tgoto err_no_dma;\n\t\t}\n\t\tc->vc.desc_free = mtk_uart_apdma_desc_free;\n\t\tvchan_init(&c->vc, &mtkd->ddev);\n\n\t\trc = platform_get_irq(pdev, i);\n\t\tif (rc < 0)\n\t\t\tgoto err_no_dma;\n\t\tc->irq = rc;\n\t}\n\n\tpm_runtime_enable(&pdev->dev);\n\n\trc = dma_async_device_register(&mtkd->ddev);\n\tif (rc)\n\t\tgoto rpm_disable;\n\n\tplatform_set_drvdata(pdev, mtkd);\n\n\t \n\trc = of_dma_controller_register(np, of_dma_xlate_by_chan_id, mtkd);\n\tif (rc)\n\t\tgoto dma_remove;\n\n\treturn rc;\n\ndma_remove:\n\tdma_async_device_unregister(&mtkd->ddev);\nrpm_disable:\n\tpm_runtime_disable(&pdev->dev);\nerr_no_dma:\n\tmtk_uart_apdma_free(mtkd);\n\treturn rc;\n}\n\nstatic int mtk_uart_apdma_remove(struct platform_device *pdev)\n{\n\tstruct mtk_uart_apdmadev *mtkd = platform_get_drvdata(pdev);\n\n\tof_dma_controller_free(pdev->dev.of_node);\n\n\tmtk_uart_apdma_free(mtkd);\n\n\tdma_async_device_unregister(&mtkd->ddev);\n\n\tpm_runtime_disable(&pdev->dev);\n\n\treturn 0;\n}\n\n#ifdef CONFIG_PM_SLEEP\nstatic int mtk_uart_apdma_suspend(struct device *dev)\n{\n\tstruct mtk_uart_apdmadev *mtkd = dev_get_drvdata(dev);\n\n\tif (!pm_runtime_suspended(dev))\n\t\tclk_disable_unprepare(mtkd->clk);\n\n\treturn 0;\n}\n\nstatic int mtk_uart_apdma_resume(struct device *dev)\n{\n\tint ret;\n\tstruct mtk_uart_apdmadev *mtkd = dev_get_drvdata(dev);\n\n\tif (!pm_runtime_suspended(dev)) {\n\t\tret = clk_prepare_enable(mtkd->clk);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n#endif  \n\n#ifdef CONFIG_PM\nstatic int mtk_uart_apdma_runtime_suspend(struct device *dev)\n{\n\tstruct mtk_uart_apdmadev *mtkd = dev_get_drvdata(dev);\n\n\tclk_disable_unprepare(mtkd->clk);\n\n\treturn 0;\n}\n\nstatic int mtk_uart_apdma_runtime_resume(struct device *dev)\n{\n\tstruct mtk_uart_apdmadev *mtkd = dev_get_drvdata(dev);\n\n\treturn clk_prepare_enable(mtkd->clk);\n}\n#endif  \n\nstatic const struct dev_pm_ops mtk_uart_apdma_pm_ops = {\n\tSET_SYSTEM_SLEEP_PM_OPS(mtk_uart_apdma_suspend, mtk_uart_apdma_resume)\n\tSET_RUNTIME_PM_OPS(mtk_uart_apdma_runtime_suspend,\n\t\t\t   mtk_uart_apdma_runtime_resume, NULL)\n};\n\nstatic struct platform_driver mtk_uart_apdma_driver = {\n\t.probe\t= mtk_uart_apdma_probe,\n\t.remove\t= mtk_uart_apdma_remove,\n\t.driver = {\n\t\t.name\t\t= KBUILD_MODNAME,\n\t\t.pm\t\t= &mtk_uart_apdma_pm_ops,\n\t\t.of_match_table = of_match_ptr(mtk_uart_apdma_match),\n\t},\n};\n\nmodule_platform_driver(mtk_uart_apdma_driver);\n\nMODULE_DESCRIPTION(\"MediaTek UART APDMA Controller Driver\");\nMODULE_AUTHOR(\"Long Cheng <long.cheng@mediatek.com>\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}