verilog work ../../clk12.v
verilog work ../example_design/clk12_exdes.v
