<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="from0_SPI.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Master_SPI.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="Master_SPI.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Master_SPI.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Master_SPI.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="Master_SPI.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Master_SPI.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Master_SPI.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Master_SPI.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Master_SPI.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Master_SPI.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Master_SPI.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Master_SPI.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Master_SPI.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Master_SPI.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Master_SPI.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Master_SPI.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Master_SPI.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Master_SPI.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Master_SPI.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Master_SPI.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Master_SPI.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Master_SPI.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Master_SPI.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Master_SPI_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Master_SPI_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Master_SPI_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Master_SPI_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Master_SPI_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Master_SPI_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Master_SPI_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Master_SPI_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Master_SPI_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Master_SPI_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Master_SPI_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Master_SPI_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Master_SPI_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Master_SPI_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Master_SPI_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Master_SPI_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Master_SPI_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Master_SPI_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1720318006" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1720318006">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1720318150" xil_pn:in_ck="-2884435709569059289" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1720318150">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Master_SPI.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1720318006" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6091916461198878214" xil_pn:start_ts="1720318006">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1720318006" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7146177943842644600" xil_pn:start_ts="1720318006">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1720318006" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1637716284519747336" xil_pn:start_ts="1720318006">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1720318150" xil_pn:in_ck="-2884435709569059289" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1720318150">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Master_SPI.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1720318152" xil_pn:in_ck="-2884435709569059289" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3992066660387539385" xil_pn:start_ts="1720318150">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Master_SPI_beh.prj"/>
      <outfile xil_pn:name="Master_SPI_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1720318153" xil_pn:in_ck="-4423662264954841370" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2206681821870334996" xil_pn:start_ts="1720318152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Master_SPI_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1720300860" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1720300860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1720300860" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1130747632508089336" xil_pn:start_ts="1720300860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1720300860" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1637716284519747336" xil_pn:start_ts="1720300860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1720300860" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1720300860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1720300860" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6091916461198878214" xil_pn:start_ts="1720300860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1720300860" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293036838" xil_pn:start_ts="1720300860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1720300860" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2050021031886973122" xil_pn:start_ts="1720300860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1720324815" xil_pn:in_ck="-2884435709569059289" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2002165234821750097" xil_pn:start_ts="1720324805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Master_SPI.lso"/>
      <outfile xil_pn:name="Master_SPI.ngc"/>
      <outfile xil_pn:name="Master_SPI.ngr"/>
      <outfile xil_pn:name="Master_SPI.prj"/>
      <outfile xil_pn:name="Master_SPI.stx"/>
      <outfile xil_pn:name="Master_SPI.syr"/>
      <outfile xil_pn:name="Master_SPI.xst"/>
      <outfile xil_pn:name="Master_SPI_beh.prj"/>
      <outfile xil_pn:name="Master_SPI_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1720323656" xil_pn:in_ck="162138854071659" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5878010404716635375" xil_pn:start_ts="1720323656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1720324822" xil_pn:in_ck="6317529647656664584" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7732711705752700611" xil_pn:start_ts="1720324815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Master_SPI.bld"/>
      <outfile xil_pn:name="Master_SPI.ngd"/>
      <outfile xil_pn:name="Master_SPI_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1720324833" xil_pn:in_ck="6317576059141066537" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3038358747526061968" xil_pn:start_ts="1720324822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Master_SPI.pcf"/>
      <outfile xil_pn:name="Master_SPI_map.map"/>
      <outfile xil_pn:name="Master_SPI_map.mrp"/>
      <outfile xil_pn:name="Master_SPI_map.ncd"/>
      <outfile xil_pn:name="Master_SPI_map.ngm"/>
      <outfile xil_pn:name="Master_SPI_map.xrpt"/>
      <outfile xil_pn:name="Master_SPI_summary.xml"/>
      <outfile xil_pn:name="Master_SPI_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1720324848" xil_pn:in_ck="-6162903191755024030" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1720324833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Master_SPI.ncd"/>
      <outfile xil_pn:name="Master_SPI.pad"/>
      <outfile xil_pn:name="Master_SPI.par"/>
      <outfile xil_pn:name="Master_SPI.ptwx"/>
      <outfile xil_pn:name="Master_SPI.unroutes"/>
      <outfile xil_pn:name="Master_SPI.xpi"/>
      <outfile xil_pn:name="Master_SPI_pad.csv"/>
      <outfile xil_pn:name="Master_SPI_pad.txt"/>
      <outfile xil_pn:name="Master_SPI_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1720324856" xil_pn:in_ck="-2884435709569068166" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1720324848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Master_SPI.bgn"/>
      <outfile xil_pn:name="Master_SPI.bit"/>
      <outfile xil_pn:name="Master_SPI.drc"/>
      <outfile xil_pn:name="Master_SPI.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1720324848" xil_pn:in_ck="6311449743200008741" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1720324842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Master_SPI.twr"/>
      <outfile xil_pn:name="Master_SPI.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
