Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov  1 23:20:09 2024
| Host         : LAPTOP-8E795V2D running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+--------+----------+------------------------------------------+------------+
| Rule   | Severity | Description                              | Violations |
+--------+----------+------------------------------------------+------------+
| XDCH-2 | Warning  | Same min and max delay values on IO port | 9          |
+--------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'i_a[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -min 0.500 [get_ports i_a]
C:/Users/tamka/OneDrive/Documents/Vivado_projects/LAB_1_2/LAB_1_2.srcs/constrs_1/new/lab_1_2_const.xdc (Line: 33)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'i_a[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -min 0.500 [get_ports i_a]
C:/Users/tamka/OneDrive/Documents/Vivado_projects/LAB_1_2/LAB_1_2.srcs/constrs_1/new/lab_1_2_const.xdc (Line: 33)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'i_b[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -min 0.500 [get_ports i_b]
C:/Users/tamka/OneDrive/Documents/Vivado_projects/LAB_1_2/LAB_1_2.srcs/constrs_1/new/lab_1_2_const.xdc (Line: 35)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'i_b[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -min 0.500 [get_ports i_b]
C:/Users/tamka/OneDrive/Documents/Vivado_projects/LAB_1_2/LAB_1_2.srcs/constrs_1/new/lab_1_2_const.xdc (Line: 35)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'i_cin' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -min 0.500 [get_ports i_cin]
C:/Users/tamka/OneDrive/Documents/Vivado_projects/LAB_1_2/LAB_1_2.srcs/constrs_1/new/lab_1_2_const.xdc (Line: 37)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'i_rst_n' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk] -min 0.500 [get_ports i_rst_n]
C:/Users/tamka/OneDrive/Documents/Vivado_projects/LAB_1_2/LAB_1_2.srcs/constrs_1/new/lab_1_2_const.xdc (Line: 39)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'o_cout' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -min 0.500 [get_ports o_cout]
C:/Users/tamka/OneDrive/Documents/Vivado_projects/LAB_1_2/LAB_1_2.srcs/constrs_1/new/lab_1_2_const.xdc (Line: 43)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'o_sum[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -min 0.500 [get_ports o_sum]
C:/Users/tamka/OneDrive/Documents/Vivado_projects/LAB_1_2/LAB_1_2.srcs/constrs_1/new/lab_1_2_const.xdc (Line: 41)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'o_sum[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -min 0.500 [get_ports o_sum]
C:/Users/tamka/OneDrive/Documents/Vivado_projects/LAB_1_2/LAB_1_2.srcs/constrs_1/new/lab_1_2_const.xdc (Line: 41)
Related violations: <none>


