
AVRASM ver. 2.2.7  D:\Projects\from_github\ReactionTime\ReactionTime\main.asm Sun Mar 08 22:28:15 2020

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.3.229\avrasm\inc\tn2313adef.inc'
D:\Projects\from_github\ReactionTime\ReactionTime\main.asm(17): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.3.229\avrasm\inc\tn2313adef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.3.229\avrasm\inc\tn2313adef.inc'
D:\Projects\from_github\ReactionTime\ReactionTime\main.asm(17): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.3.229\avrasm\inc\tn2313adef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:04 ******* Source: ATtiny2313A.xml *********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "tn2313Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATtiny2313A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATtiny2313A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _TN2313ADEF_INC_
                                 #define _TN2313ADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATtiny2313A
                                 #pragma AVRPART ADMIN PART_NAME ATtiny2313A
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x91
                                 .equ	SIGNATURE_002	= 0x0a
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2
                                 #pragma AVRPART CORE NEW_INSTRUCTIONS lpm rd,z+
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	OCR0B	= 0x3c
                                 .equ	GIMSK	= 0x3b
                                 .equ	EIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	OCR0A	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	TCCR0B	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	TCCR0A	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	CLKPR	= 0x26
                                 .equ	ICR1L	= 0x24
                                 .equ	ICR1H	= 0x25
                                 .equ	GTCCR	= 0x23
                                 .equ	TCCR1C	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	PCMSK0	= 0x20
                                 .equ	EEAR	= 0x1e
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	GPIOR2	= 0x15
                                 .equ	GPIOR1	= 0x14
                                 .equ	GPIOR0	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	USIDR	= 0x0f
                                 .equ	USISR	= 0x0e
                                 .equ	USICR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	BODCR	= 0x07
                                 .equ	PRR	= 0x06
                                 .equ	PCMSK2	= 0x05
                                 .equ	PCMSK1	= 0x04
                                 .equ	UCSRC	= 0x03
                                 .equ	UBRRH	= 0x02
                                 .equ	DIDR	= 0x01
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	OCIE0A	= 0	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	TOIE0	= 1	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	OCF0A	= 0	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	TOV0	= 1	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Match Output B Mode
                                 .equ	COM0B1	= 5	; Compare Match Output B Mode
                                 .equ	COM0A0	= 6	; Compare Match Output A Mode
                                 .equ	COM0A1	= 7	; Compare Match Output A Mode
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	TCCR0	= TCCR0B	; For compatibility
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare B
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	ICIE1	= 3	; Timer/Counter1 Input Capture Interrupt Enable
                                 .equ	TICIE	= ICIE1	; For compatibility
                                 .equ	OCIE1B	= 5	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 6	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TOIE1	= 7	; Timer/Counter1 Overflow Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	ICF1	= 3	; Input Capture Flag 1
                                 .equ	OCF1B	= 5	; Output Compare Flag 1B
                                 .equ	OCF1A	= 6	; Output Compare Flag 1A
                                 .equ	TOV1	= 7	; Timer/Counter1 Overflow Flag
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Pulse Width Modulator Select Bit 0
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Pulse Width Modulator Select Bit 1
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	COM1B0	= 4	; Comparet Ouput Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Clock Select bit 0
                                 .equ	CS11	= 1	; Clock Select 1 bit 1
                                 .equ	CS12	= 2	; Clock Select1 bit 2
                                 .equ	WGM12	= 3	; Waveform Generation Mode Bit 2
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode Bit 3
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; Force Output Compare for Channel B
                                 .equ	FOC1A	= 7	; Force Output Compare for Channel A
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDTCSR	= WDTCR	; For compatibility
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDTOE	= WDCE	; For compatibility
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART Transmission Speed
                                 .equ	UPE	= 2	; USART Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size Bit 0
                                 .equ	UCSZ1	= 2	; Character Size Bit 1
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL0 	= 6	; USART Mode Select 0
                                 .equ 	UMSEL1 	= 7 ; USART Mode Select 1
                                 .equ 	UCPHA  	= 1 ; USART MSPIM Clock Phase
                                 .equ 	UDORD  	= 2 ; USART MSPIM Data Order 
                                 
                                 .equ	UBRR	= UBRRL	; For compatibility
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; 
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Data Register, Port D
                                 .equ	PORTD0	= 0	; 
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; 
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; 
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; 
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; 
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; 
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; 
                                 .equ	PD6	= 6	; For compatibility
                                 
                                 ; DDRD - Data Direction Register, Port D
                                 .equ	DDD0	= 0	; 
                                 .equ	DDD1	= 1	; 
                                 .equ	DDD2	= 2	; 
                                 .equ	DDD3	= 3	; 
                                 .equ	DDD4	= 4	; 
                                 .equ	DDD5	= 5	; 
                                 .equ	DDD6	= 6	; 
                                 
                                 ; PIND - Input Pins, Port D
                                 .equ	PIND0	= 0	; 
                                 .equ	PIND1	= 1	; 
                                 .equ	PIND2	= 2	; 
                                 .equ	PIND3	= 3	; 
                                 .equ	PIND4	= 4	; 
                                 .equ	PIND5	= 5	; 
                                 .equ	PIND6	= 6	; 
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEAR - EEPROM Read/Write Access
                                 .equ	EEARL	= EEAR	; For compatibility
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access bit 6
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEWE	= EEPE	; For compatibility
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EEMWE	= EEMPE	; For compatibility
                                 .equ	EERIE	= 3	; EEProm Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; 
                                 .equ	EEPM1	= 5	; 
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 
                                 
                                 ; ***** USI **************************
                                 ; USIDR - USI Data Register
                                 .equ	USIDR0	= 0	; USI Data Register bit 0
                                 .equ	USIDR1	= 1	; USI Data Register bit 1
                                 .equ	USIDR2	= 2	; USI Data Register bit 2
                                 .equ	USIDR3	= 3	; USI Data Register bit 3
                                 .equ	USIDR4	= 4	; USI Data Register bit 4
                                 .equ	USIDR5	= 5	; USI Data Register bit 5
                                 .equ	USIDR6	= 6	; USI Data Register bit 6
                                 .equ	USIDR7	= 7	; USI Data Register bit 7
                                 
                                 ; USISR - USI Status Register
                                 .equ	USICNT0	= 0	; USI Counter Value Bit 0
                                 .equ	USICNT1	= 1	; USI Counter Value Bit 1
                                 .equ	USICNT2	= 2	; USI Counter Value Bit 2
                                 .equ	USICNT3	= 3	; USI Counter Value Bit 3
                                 .equ	USIDC	= 4	; Data Output Collision
                                 .equ	USIPF	= 5	; Stop Condition Flag
                                 .equ	USIOIF	= 6	; Counter Overflow Interrupt Flag
                                 .equ	USISIF	= 7	; Start Condition Interrupt Flag
                                 
                                 ; USICR - USI Control Register
                                 .equ	USITC	= 0	; Toggle Clock Port Pin
                                 .equ	USICLK	= 1	; Clock Strobe
                                 .equ	USICS0	= 2	; USI Clock Source Select Bit 0
                                 .equ	USICS1	= 3	; USI Clock Source Select Bit 1
                                 .equ	USIWM0	= 4	; USI Wire Mode Bit 0
                                 .equ	USIWM1	= 5	; USI Wire Mode Bit 1
                                 .equ	USIOIE	= 6	; Counter Overflow Interrupt Enable
                                 .equ	USISIE	= 7	; Start Condition Interrupt Enable
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GIMSK - General Interrupt Mask Register
                                 .equ  PCIE1 = 3 ;
                                 .equ  PCIE2 = 4 ;
                                 .equ	PCIE0	= 5	; 
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - Extended Interrupt Flag Register
                                 .equ	GIFR	= EIFR	; For compatibility
                                 .equ	PCIF0	= 5	; 
                                 .equ  PCIF2	= 4   ;
                                 .equ  PCIF1   = 3   ;
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; PCMSK2 - Pin Change Interrupt Mask Register 2
                                 .equ	PCINT11	= 0	; Pin Change Interrupt Mask 11
                                 .equ	PCINT12	= 1	; Pin Change Interrupt Mask 12
                                 .equ	PCINT13	= 2	; Pin Change Interrupt Mask 13
                                 .equ	PCINT14	= 3	; Pin Change Interrupt Mask 14
                                 .equ	PCINT15	= 4	; Pin Change Interrupt Mask 15
                                 .equ	PCINT16	= 5	; Pin Change Interrupt Mask 16
                                 .equ	PCINT17	= 6	; Pin Change Interrupt Mask 17
                                 
                                 ; PCMSK1 - Pin Change Interrupt Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Interrupt Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Interrupt Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Interrupt Mask 10
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	RFLB	= 3	; Read Fuse and Lock Bits
                                 .equ	CTPB	= 4	; Clear Temporary Page Buffer
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select Bit 0
                                 .equ	SM	= SM0	; For compatibility
                                 .equ	SE	= 5	; Sleep Enable
                                 .equ	SM1	= 6	; Sleep Mode Select Bit 1
                                 .equ	PUD	= 7	; Pull-up Disable
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; MCUSR - MCU Status register
                                 .equ	PORF	= 0	; Power-On Reset Flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; OSCCAL - Oscillator Calibration Register
                                 .equ	CAL0	= 0	; Oscillatro Calibration Value Bit 0
                                 .equ	CAL1	= 1	; Oscillatro Calibration Value Bit 1
                                 .equ	CAL2	= 2	; Oscillatro Calibration Value Bit 2
                                 .equ	CAL3	= 3	; Oscillatro Calibration Value Bit 3
                                 .equ	CAL4	= 4	; Oscillatro Calibration Value Bit 4
                                 .equ	CAL5	= 5	; Oscillatro Calibration Value Bit 5
                                 .equ	CAL6	= 6	; Oscillatro Calibration Value Bit 6
                                 
                                 ; GTCCR - General Timer Counter Control Register
                                 .equ	SFIOR	= GTCCR	; For compatibility
                                 .equ	PSR10	= 0	; 
                                 
                                 ; PCMSK - Pin-Change Mask register
                                 .equ	PCINT0	= 0	; Pin-Change Interrupt 0
                                 .equ	PCINT1	= 1	; Pin-Change Interrupt 1
                                 .equ	PCINT2	= 2	; Pin-Change Interrupt 2
                                 .equ	PCINT3	= 3	; Pin-Change Interrupt 3
                                 .equ	PCINT4	= 4	; Pin-Change Interrupt 4
                                 .equ	PCINT5	= 5	; Pin-Change Interrupt 5
                                 .equ	PCINT6	= 6	; Pin-Change Interrupt 6
                                 .equ	PCINT7	= 7	; Pin-Change Interrupt 7
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; General Purpose I/O Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose I/O Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose I/O Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose I/O Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose I/O Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose I/O Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose I/O Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose I/O Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; General Purpose I/O Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose I/O Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose I/O Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose I/O Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose I/O Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose I/O Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose I/O Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose I/O Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; General Purpose I/O Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose I/O Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose I/O Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose I/O Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose I/O Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose I/O Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose I/O Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose I/O Register 0 bit 7
                                 
                                 ; PRR - Power reduction register
                                 .equ	PRUSART	= 0	; 
                                 .equ	PRUSI	= 1	; 
                                 .equ	PRTIM0	= 2	; 
                                 .equ	PRTIM1	= 3	; 
                                 
                                 ; BODCR - BOD control register
                                 .equ	BPDSE	= 0	; 
                                 .equ	BPDS	= 1	; 
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lockbit
                                 .equ	LB2	= 1	; Lockbit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	SELFPRGEN	= 0	; Self Programming Enable
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x03ff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 128
                                 .equ	RAMEND	= 0x00df
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x007f
                                 .equ	EEPROMEND	= 0x007f
                                 .equ	EEADRBITS	= 7
                                 #pragma AVRPART MEMORY PROG_FLASH 2048
                                 #pragma AVRPART MEMORY EEPROM 128
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 128
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x0
                                 .equ	NRWW_STOP_ADDR	= 0x3ff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x0
                                 .equ	PAGESIZE	= 16
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0001	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0002	; External Interrupt Request 1
                                 .equ	ICP1addr	= 0x0003	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0004	; Timer/Counter1 Compare Match A
                                 .equ	OC1addr	= 0x0004	; For compatibility
                                 .equ	OVF1addr	= 0x0005	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0006	; Timer/Counter0 Overflow
                                 .equ	URXCaddr	= 0x0007	; USART, Rx Complete
                                 .equ	URXC0addr	= 0x0007	; For compatibility
                                 .equ	UDREaddr	= 0x0008	; USART Data Register Empty
                                 .equ	UDRE0addr	= 0x0008	; For compatibility
                                 .equ	UTXCaddr	= 0x0009	; USART, Tx Complete
                                 .equ	UTXC0addr	= 0x0009	; For compatibility
                                 .equ	ACIaddr	= 0x000a	; Analog Comparator
                                 .equ	PCIBaddr	= 0x000b	; Pin Change Interrupt Request B
                                 .equ	PCIaddr	= 0x000b	; For compatibility
                                 .equ	OC1Baddr	= 0x000c	; 
                                 .equ	OC0Aaddr	= 0x000d	; 
                                 .equ	OC0Baddr	= 0x000e	; 
                                 .equ	USI_STARTaddr	= 0x000f	; USI Start Condition
                                 .equ	USI_OVFaddr	= 0x0010	; USI Overflow
                                 .equ	ERDYaddr	= 0x0011	; 
                                 .equ	WDTaddr	= 0x0012	; Watchdog Timer Overflow
                                 .equ	PCIAaddr	= 0x0013	; Pin Change Interrupt Request A
                                 .equ	PCIDaddr	= 0x0014	; Pin Change Interrupt Request D
                                 
                                 .equ	INT_VECTORS_SIZE	= 21	; size in words
                                 
                                 #endif  /* _TN2313ADEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; ReactionTime.asm
                                 ;
                                 ; Created: 02.02.2020 19:14:19
                                 ; Author : ÐÐ»ÐµÐºÑÐµÐ¹
                                 ;
                                 
                                 ; 1 Ð¡Ñ‚Ð°Ñ€Ñ‚ Ð¿Ñ€Ð¾Ð³Ñ€Ð°Ð¼Ð¼Ñ‹: Ñ€Ð°Ð·Ñ€ÐµÑˆÐ°ÐµÐ¼ Ð¿Ñ€ÐµÑ€Ñ‹Ð²Ð°Ð½Ð¸Ðµ Ð½Ð° ÐºÐ½Ð¾Ð¿Ðµ PD2, Ñ‚Ð°Ð¹Ð¼ÐµÑ€0 - 180 Ð¿Ñ€ÐµÑ€Ñ‹Ð²Ð°Ð½Ð¸Ð¹ Ð² ÑÐµÐº, Ñ‚Ð°Ð¹Ð¼ÐµÑ€1 - 1/256 Ð¿Ñ€Ð¾ÑÑ‚Ð¾ ÑÑ‡ÐµÑ‚ Ð±ÐµÐ· Ð¿Ñ€ÐµÑ€Ñ‹Ð²Ð°Ð½Ð¸Ð¹
                                 ; 2 ÐžÐ±Ñ€Ð°Ð±Ð¾Ñ‚Ñ‡Ð¸Ðº Ð¿Ñ€ÐµÑ€Ñ‹Ð²Ð°Ð½Ð¸Ñ Ð¿Ð¾ ÑÑ€Ð°Ð²Ð½ÐµÐ½Ð¸ÑŽ Ð½Ð° Ñ‚Ð°Ð¹Ð¼ÐµÑ€Ðµ0 Ñ€Ð°Ð±Ð¾Ñ‚Ð°ÐµÑ‚ Ð°Ð²Ñ‚Ð¾Ð½Ð¾Ð¼Ð½Ð¾, Ð¿Ñ€Ð¾ÑÑ‚Ð¾ Ð¾Ð±Ð½Ð¾Ð²Ð»ÑÑ Ñ†Ð¸Ñ„Ñ€Ñ‹ Ð½Ð° Ð¸Ð½Ð´Ð¸ÐºÐ°Ñ‚Ð¾Ñ€Ðµ
                                 ; 3 ÐžÐ±Ñ€Ð°Ð±Ð¾Ñ‚Ñ‡Ð¸Ðº Ð½Ð°Ð¶Ð°Ð½Ð¸Ñ ÐºÐ½Ð¾Ð¿ÐºÐ¸: Ð°) Ð¿Ñ€Ð¸ Ð¿ÐµÑ€Ð²Ð¾Ð¼ Ð½Ð°Ð¶Ð°Ñ‚Ð¸Ð¸ - Ð²Ñ‹Ñ‡Ð¸ÑÐ»ÑÐµÑ‚ Ð¿ÑÐµÐ²Ð´Ð¾ÑÐ»ÑƒÑ‡Ð°Ð¹Ð½ÑƒÑŽ Ð·Ð°Ð´ÐµÑ€Ð¶ÐºÑƒ, Ð·Ð°Ð¿Ñ€ÐµÑ‰Ð°ÐµÑ‚ Ð¿Ñ€ÐµÑ€Ñ‹Ð²Ð°Ð½Ð¸Ðµ Ð¿Ð¾ ÐºÐ½Ð¾Ð¿ÐºÐµ, Ð¾Ð±Ð½ÑƒÐ»ÑÐµÑ‚ Ñ†Ð¸Ñ„Ñ€Ñ‹ Ð¸Ð½Ð                                 ´Ð¸ÐºÐ°Ñ‚Ð¾Ñ€Ð°
                                 ; Ñ€Ð°Ð·Ñ€ÐµÑˆÐ°ÐµÑ‚ Ð¿Ñ€ÐµÑ€Ñ‹Ð²Ð°Ð½Ð¸Ðµ Ð¿Ð¾ ÑÑ€Ð°Ð²Ð½ÐµÐ½Ð¸ÑŽ Ð½Ð° Ñ‚Ð°Ð¹Ð¼ÐµÑ€Ðµ1 Ð½Ð° Ð·Ð½Ð°Ñ‡ÐµÐ½Ð¸Ð¸ 3125, Ð¿Ñ€ÐµÐ´Ð´ÐµÐ»Ð¸Ñ‚ÐµÐ»ÑŒ 1/256
                                 ; 4 Ð¿Ñ€Ð¸ Ð²Ñ‚Ð¾Ñ€Ð¾Ð¼ Ð½Ð°Ð¶Ð°Ñ‚Ð¸Ð¸ - Ð³Ð°ÑÐ¸Ñ‚ ÑÐ²ÐµÑ‚Ð¾Ð´Ð¸Ð¾Ð´ Ð·Ð°Ð¿Ñ€ÐµÑ‰Ð°ÐµÑ‚ Ð¿Ñ€ÐµÑ€Ñ‹Ð²Ð°Ð½Ð¸Ñ Ð¿Ð¾ ÑÑ€Ð°Ð²Ð½ÐµÐ½Ð¸ÑŽ Ð½Ð° Ñ‚Ð°Ð¹Ð¼ÐµÑ€1, Ð²Ñ‹Ð´Ð°ÐµÑ‚ Ð½Ð¾Ð²Ñ‹Ðµ Ð·Ð½Ð°Ñ‡ÐµÐ½Ð¸Ñ Ð² Ñ†Ð¸Ñ„Ñ€Ñ‹ Ð¸Ð½Ð´Ð¸ÐºÐ°Ñ‚Ð¾Ñ€Ð°
                                 ; 5 ÐžÐ±Ñ€Ð°Ð±Ð¾Ñ‚Ñ‡Ð¸Ðº Ð¿Ñ€ÐµÑ€Ñ‹Ð²Ð°Ð½Ð¸Ñ Ð¿Ð¾ ÑÑ€Ð°Ð²Ð½ÐµÐ½Ð¸ÑŽ Ð½Ð° Ñ‚Ð°Ð¹Ð¼ÐµÑ€Ðµ1: ÑÑ‡Ð¸Ñ‚Ð°ÐµÑ‚ Ð´Ð¾ ÐºÐ¾Ð½Ñ†Ð°, Ð² ÐºÐ¾Ð½Ñ†Ðµ Ð¿ÐµÑ€ÐµÐ½Ð°ÑÑ‚Ñ€Ð°Ð¸Ð²Ð°ÐµÑ‚ÑÑ Ð½Ð° 1/1 Ð¿Ñ€ÐµÐ´Ð´ÐµÐ»Ð¸Ñ‚ÐµÐ»ÑŒ, Ñ€Ð°Ð·Ñ€ÐµÑˆÐ°ÐµÑ‚ Ð¿Ñ€ÐµÑ€Ñ‹Ð²Ð°Ð½Ð¸Ñ Ð¾Ñ‚ Ðº                                 Ð½Ð¾Ð¿ÐºÐ¸
                                 ; Ð·Ð°Ð¶Ð¸Ð³Ð°ÐµÑ‚ ÑÐ²ÐµÑ‚Ð¾Ð´Ð¸Ð¾Ð´, Ð²Ð¾ Ð²Ñ‚Ð¾Ñ€Ð¾Ð¹ Ñ‡Ð°ÑÑ‚Ð¸ Ð¿Ñ€ÐµÑ€Ñ‹Ð²Ð°Ð½Ð¸Ñ Ð¿Ñ€Ð¾ÑÑ‚Ð¾ ÑÑ‡Ð¸Ñ‚Ð°ÐµÑ‚ Ð¼Ð¸Ð»Ð»Ð¸ÑÐµÐºÑƒÐ½Ð´Ñ‹
                                 
                                 
                                 ;***** Created: 2011-02-09 12:04 ******* Source: ATtiny2313A.xml *********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "tn2313Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATtiny2313A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATtiny2313A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _TN2313ADEF_INC_
                                 #endif  /* _TN2313ADEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Registers
                                 .def debugDelayBits = r13
                                 .def debugInt0Counter = r14
                                 .def counterToInt0Enable = r15
                                 .def temp   = r16
                                 .def temp2  = r17
                                 .def digit1 = r18
                                 .def digit2 = r19
                                 .def digit3 = r20
                                 .def tickCount = r21
                                 .def hundredsMillisec = r22
                                 .def tensMilisec = r23
                                 .def millisec = r24
                                 .def seconds = r25
                                 
                                 ; Constants
                                 .equ DOT_MASK = 0x80
                                 .equ OUT_TO_FIRST_DIG = 0x10
                                 .equ OUT_TO_SECOND_DIG = 0x20
                                 .equ OUT_TO_THIRD_DIG = 0x40
                                 .equ TIMER0_COUNTER = 173
                                 .equ NEED_DOT_ON_FIRST_DIGIT = 0
                                 .equ NEED_DOT_ON_SECOND_DIGIT = 1
                                 .equ NEED_DOT_ON_THIRD_DIGIT = 2
                                 
                                 
                                 
                                 .MACRO SETUP_TIMER1_COMPARE
                                 	ldi @0, HIGH(@2)
                                 	ldi @1, LOW(@2)
                                 	out OCR1AH, @0
                                 	out OCR1AL, @1
                                 .ENDMACRO
                                 
                                 
                                 
                                 .MACRO ENABLE_TIMER_INTERRUPT
                                 	in @0, TIMSK
                                 	sbr @0, (1 << @1)
                                 	out TIMSK, @0
                                 .ENDMACRO 
                                 
                                 
                                 
                                 .MACRO DISABLE_TIMER_INTERRUPT
                                 	in @0, TIMSK
                                 	cbr @0, (1 << @1)
                                 	out TIMSK, @0
                                 .ENDMACRO 
                                 
                                 
                                 
                                 .MACRO UPDATE_DIGIT
                                 	ldi ZH, HIGH(digitToMask * 2)
                                 	ldi ZL, LOW(digitToMask * 2)
                                 	add ZL, @0
                                 	clr @0
                                 	adc ZH, @0
                                 	lpm
                                 	mov @1, r0
                                 .ENDMACRO
                                 
                                 
                                 
                                 ; Interrupts vector
000000 c06f                      rjmp START
000001 c04b                      rjmp INT0_INT
                                 .org 4
000004 c02c                      rjmp TIM1_COMPAR
                                 .org 13
00000d c007                      rjmp TIM0_COMPAR
                                 .org 21
                                 
                                 
                                 
                                 ; refresh 7-segment indicator
                                 TIM0_COMPAR:
000015 b302                      	in temp, PORTD
000016 2f10                      	mov temp2, temp
000017 7f00                      	andi temp, 0xF0
000018 701f                      	andi temp2, 0x0F
                                 
                                 	;next digit
000019 0f00                      	lsl temp 
                                 
00001a 3800                      	cpi temp, OUT_TO_THIRD_DIG << 1
00001b fd07                      	sbrc temp, PORTB7
                                 	; if was third digit - go to first digit
00001c e100                      	ldi temp, OUT_TO_FIRST_DIG	
                                 
00001d 2b01                      	or temp, temp2
                                 
00001e fd04                      	sbrc temp, PORTD4
00001f 2f12                      	mov temp2, digit1
                                 
000020 fd05                      	sbrc temp, PORTD5
000021 2f13                      	mov temp2, digit2
                                 
000022 fd06                      	sbrc temp, PORTD6
000023 2f14                      	mov temp2, digit3
                                 
000024 bb02                      	out PORTD, temp
000025 bb18                      	out PORTB, temp2
                                 
                                 	; for disable double pushing button
000026 f04e                      	brts tim0_compar_exit
000027 b70b                      	in temp, GIMSK
000028 fd06                      	sbrc temp, INT0
000029 c006                      	rjmp tim0_compar_exit
                                 
00002a 94f3                      	inc counterToInt0Enable
00002b 2d0f                      	mov temp, counterToInt0Enable 
00002c 300a                      	cpi temp, 10
00002d f411                      	brne tim0_compar_exit
00002e d058                      	rcall ENABLE_INT0_FALLING_EDGE
00002f 24ff                      	clr counterToInt0Enable
                                 	
                                 tim0_compar_exit:
000030 9518                      	reti
                                 
                                 	
                                 
                                 ; interrupt on TIM1: pseudorandom delay
                                 TIM1_COMPAR:
000031 2355                      	tst tickCount
000032 f061                      	breq counting_milliseconds
                                 
                                 pseudo_delay:
000033 d060                      	rcall CLEAR_TIMER1_COUNTER
000034 955a                      	dec tickCount
000035 f009                      	breq end_of_pseudo_delay
000036 9518                      	reti
                                 
                                 end_of_pseudo_delay:
000037 d0ce                      	rcall SETUP_TIMER1_CTC_1_1
                                 	; counting for 1 ms on prescaler 1/1 and freq 8 MHz
000038 e200
000039 e018
00003a bd0b
00003b bd1a                      	SETUP_TIMER1_COMPARE temp, temp2, 8200	
00003c d04a                      	rcall ENABLE_INT0_FALLING_EDGE
00003d d0ce                      	rcall LIGHT_ON_LED_PORTD0
00003e 9518                      	reti
                                 
                                 counting_milliseconds:
00003f 9583                      	inc millisec
000040 308a                      	cpi millisec, 10
000041 f451                      	brne tim1_compar_exit
                                 
000042 2788                      	clr millisec
000043 9573                      	inc tensMilisec
                                 
000044 307a                      	cpi tensMilisec, 10
000045 f431                      	brne tim1_compar_exit
                                 
000046 2777                      	clr tensMilisec
000047 9563                      	inc hundredsMillisec
                                 
000048 306a                      	cpi hundredsMillisec, 10
000049 f411                      	brne tim1_compar_exit
                                 
00004a 2766                      	clr hundredsMillisec
00004b 9593                      	inc seconds
                                 	
                                 tim1_compar_exit:
00004c 9518                      	reti
                                 
                                 
                                 
                                 ; interrup on pushing button
                                 INT0_INT:
00004d 94e3                      	inc debugInt0Counter
00004e d041                      	rcall DISABLE_INT0
00004f f0ae                      	brts refresh_segment_digits
                                 
000050 b50c                      	in temp, TCNT1L
                                 
                                 compare_with_40:
                                 	; take 6-bit value of TCNT1L (simulate random value from 15 to 40)
000051 730f                      	andi temp, 0x3f		
000052 3208                      	cpi temp, 40
000053 f008                      	brlo compare_with_15
000054 5108                      	subi temp, 24
                                 
                                 compare_with_15:
000055 300f                      	cpi temp, 15
000056 f410                      	brsh timer_setup_for_delay
000057 e118                      	ldi temp2, 24
000058 0f01                      	add temp, temp2
                                 
                                 timer_setup_for_delay:
000059 2f50                      	mov tickCount, temp
                                 	; 3235 ticks on prescaler 1/256 - ~0.1 second, 
                                 	; temp contain count of timer OCIE1A interrupts (temp * 0.1 - time to led on in seconds)
00005a e00c
00005b ea13
00005c bd0b
00005d bd1a                      	SETUP_TIMER1_COMPARE temp, temp2, 3235		
00005e b709
00005f 6400
000060 bf09                      	ENABLE_TIMER_INTERRUPT temp, OCIE1A 
000061 d032                      	rcall CLEAR_TIMER1_COUNTER
000062 d035                      	rcall CLEAR_DIGITS
                                 	;set T bit for signaling that we do pseudo random delay
000063 9468                      	set					
000064 9518                      	reti
                                 
                                 refresh_segment_digits:
000065 94e8                      	clt
000066 b709
000067 7b0f
000068 bf09                      	DISABLE_TIMER_INTERRUPT temp, OCIE1A
000069 d0a6                      	rcall LIGHT_OFF_LED_PORTD0
00006a d044                      	rcall SETUP_DIGITS
00006b d095                      	rcall CLEAR_TIME_COUNTERS		
00006c d09c                      	rcall SETUP_TIMER1_CTC_1_256
00006d ef0f                      	ldi temp, 0xFF
00006e bf0a                      	out GIFR, temp
00006f 9518                      	reti
                                 
                                 
                                 
                                 ; On reset
                                 START:
                                 	; set up stack
000070 ed0f                      	ldi temp, LOW(RAMEND)
000071 bf0d                      	out SPL, temp
                                 
000072 d025                      	rcall CLEAR_DIGITS
                                 
                                 	; set up ports
000073 ef0f                      	ser temp
                                 	; all port B to out
000074 bb07                      	out DDRB, temp
                                 	; bits 4-6 of port D to output, bit 2 - to input for interrupt from button, 
                                 	; bit 0 to output for led	
000075 e701                      	ldi temp, 0x71
000076 bb01                      	out DDRD, temp
                                 	; led switch off			
000077 e105                      	ldi temp, (OUT_TO_FIRST_DIG | 1 << PORTD2 | 1 << PORTD0) 
000078 bb02                      	out PORTD, temp
                                 
                                 	; set up 8-bit timer for 7-segment indicator refresh
                                 	; 180 interrapts/sec for prescaler 1/256 on 8 MHz
000079 ea0d                      	ldi temp, TIMER0_COUNTER	
00007a bf06                      	out OCR0A, temp
                                 	; CTC mode
00007b e002                      	ldi temp, (1 << WGM01)		
00007c bf00                      	out TCCR0A, temp
                                 	; prescaler 1/256
00007d e004                      	ldi temp, (1 << CS02)		
00007e bf03                      	out TCCR0B, temp
00007f b709
000080 6001
000081 bf09                      	ENABLE_TIMER_INTERRUPT temp, OCIE0A
                                 
                                 	; setupt 16 bit timer1			
000082 d086                      	rcall SETUP_TIMER1_CTC_1_256
                                 		
000083 24ee                      	clr debugInt0Counter
000084 24dd                      	clr debugDelayBits
                                 
000085 9478                      	sei
                                 
                                 INF_LOOP:
000086 cfff                      	rjmp INF_LOOP
                                 
                                 
                                 
                                 ENABLE_INT0_FALLING_EDGE:
000087 b705                      	in temp, MCUCR
000088 6003                      	sbr temp, 0x03
000089 bf05                      	out MCUCR, temp
                                 
00008a ef0f                      	ldi temp, 0xFF
00008b bf0a                      	out GIFR, temp
                                 
00008c b70b                      	in temp, GIMSK
                                 	; External Interrupt Request 0 Enable on PORTD2
00008d 6400                      	sbr temp, (1 << INT0)		
00008e bf0b                      	out GIMSK, temp
00008f 9508                      	ret
                                 
                                 
                                 
                                 DISABLE_INT0:
000090 b70b                      	in temp, GIMSK
                                 	; External Interrupt Request 0 Enable on PORTD2
000091 7b0f                      	cbr temp, (1 << INT0)		
000092 bf0b                      	out GIMSK, temp
000093 9508                      	ret
                                 
                                 
                                 
                                 CLEAR_TIMER1_COUNTER:
000094 2700                      	clr temp
000095 bd0d                      	out TCNT1H, temp
000096 bd0c                      	out TCNT1L, temp
000097 9508                      	ret
                                 
                                 
                                 
                                 ; digits set to "zero" for 7segment indicator
                                 CLEAR_DIGITS:
000098 2700                      	clr temp
000099 e0f2
00009a e2e8
00009b 0fe0
00009c 2700
00009d 1ff0
00009e 95c8
00009f 2d20                      	UPDATE_DIGIT temp, digit1
0000a0 e0f2
0000a1 e2e8
0000a2 0fe0
0000a3 2700
0000a4 1ff0
0000a5 95c8
0000a6 2d30                      	UPDATE_DIGIT temp, digit2
0000a7 e0f2
0000a8 e2e8
0000a9 0fe0
0000aa 2700
0000ab 1ff0
0000ac 95c8
0000ad 2d40                      	UPDATE_DIGIT temp, digit3
0000ae 9508                      	ret
                                 
                                 
                                 
                                 SETUP_DIGITS:
0000af 2711                      	clr temp2
0000b0 3695                      	cpi seconds, 101
0000b1 f0b8                      	brlo calc_digits
                                 
0000b2 e00b                      	ldi temp, 0x0b
0000b3 e0f2
0000b4 e2e8
0000b5 0fe0
0000b6 2700
0000b7 1ff0
0000b8 95c8
0000b9 2d20                      	UPDATE_DIGIT temp, digit1
0000ba e0f2
0000bb e2e8
0000bc 0fe0
0000bd 2700
0000be 1ff0
0000bf 95c8
0000c0 2d30                      	UPDATE_DIGIT temp, digit2
0000c1 e0f2
0000c2 e2e8
0000c3 0fe0
0000c4 2700
0000c5 1ff0
0000c6 95c8
0000c7 2d40                      	UPDATE_DIGIT temp, digit3
0000c8 9508                      	ret
                                 
                                 calc_digits:
0000c9 3694                      	cpi seconds, 100
0000ca f431                      	brne lower_then_100_seconds
                                 
0000cb e080                      	ldi millisec, 0
0000cc e070                      	ldi tensMilisec, 0
0000cd e061                      	ldi hundredsMillisec, 1
                                 
0000ce 2711                      	clr temp2
0000cf 6011                      	sbr temp2, (1 << NEED_DOT_ON_FIRST_DIGIT)
0000d0 c014                      	rjmp update_digits
                                 
                                 lower_then_100_seconds:
0000d1 309a                      	cpi seconds, 10
0000d2 f058                      	brlo lower_then_10_seconds
0000d3 2700                      	clr temp
                                 
                                 division_start:
0000d4 9503                      	inc temp
0000d5 509a                      	subi seconds, 10
0000d6 309a                      	cpi seconds, 10
0000d7 f7e0                      	brsh division_start
                                 
0000d8 2f86                      	mov millisec, hundredsMillisec
0000d9 2f79                      	mov tensMilisec, seconds
0000da 2f60                      	mov hundredsMillisec, temp
                                 
0000db 2711                      	clr temp2
0000dc 6012                      	sbr temp2, (1 << NEED_DOT_ON_SECOND_DIGIT)
0000dd c007                      	rjmp update_digits
                                 
                                 lower_then_10_seconds:
0000de 2399                      	tst seconds
0000df f029                      	breq update_digits
0000e0 2f87                      	mov millisec, tensMilisec
0000e1 2f76                      	mov tensMilisec, hundredsMillisec
0000e2 2f69                      	mov hundredsMillisec, seconds
                                 
0000e3 2711                      	clr temp2
0000e4 6014                      	sbr temp2, (1 << NEED_DOT_ON_THIRD_DIGIT)
                                 
                                 update_digits:
0000e5 e0f2
0000e6 e2e8
0000e7 0fe8
0000e8 2788
0000e9 1ff8
0000ea 95c8
0000eb 2d20                      	UPDATE_DIGIT millisec, digit1
0000ec e0f2
0000ed e2e8
0000ee 0fe7
0000ef 2777
0000f0 1ff7
0000f1 95c8
0000f2 2d30                      	UPDATE_DIGIT tensMilisec, digit2
0000f3 e0f2
0000f4 e2e8
0000f5 0fe6
0000f6 2766
0000f7 1ff6
0000f8 95c8
0000f9 2d40                      	UPDATE_DIGIT hundredsMillisec, digit3
                                 
0000fa fd10                      	sbrc temp2, NEED_DOT_ON_FIRST_DIGIT
0000fb 6820                      	ori digit1, DOT_MASK
                                 
0000fc fd11                      	sbrc temp2, NEED_DOT_ON_SECOND_DIGIT
0000fd 6830                      	ori digit2, DOT_MASK
                                 
0000fe fd12                      	sbrc temp2, NEED_DOT_ON_THIRD_DIGIT
0000ff 6840                      	ori digit3, DOT_MASK
                                 
000100 9508                      	ret
                                 
                                 
                                 
                                 CLEAR_TIME_COUNTERS:
000101 2799                      	clr seconds
000102 2766                      	clr hundredsMillisec
000103 2777                      	clr tensMilisec
000104 2788                      	clr millisec
000105 9508                      	ret
                                 
                                 
                                 
                                 SETUP_TIMER1_CTC_1_1:
                                 	; prescaler 1/1
000106 e009                      	ldi temp, (1 << WGM12 | 1 << CS10)		
000107 bd0e                      	out TCCR1B, temp
000108 9508                      	ret
                                 
                                 
                                 
                                 SETUP_TIMER1_CTC_1_256:
000109 e00c                      	ldi temp, (1 << WGM12 | 1 << CS12)
00010a bd0e                      	out TCCR1B, temp
00010b 9508                      	ret
                                 
                                 
                                 
                                 LIGHT_ON_LED_PORTD0:
00010c b302                      	in temp, PORTD
00010d 7f0e                      	cbr temp, 0x01
00010e bb02                      	out PORTD, temp
00010f 9508                      	ret
                                 
                                 
                                 
                                 LIGHT_OFF_LED_PORTD0:
000110 b302                      	in temp, PORTD
000111 6001                      	sbr temp, 0x01
000112 bb02                      	out PORTD, temp
000113 9508                      	ret
                                 
                                 
                                 
                                 ; bit masks for digits on 7-segment indicator
                                 digitToMask:
000114 063f
000115 4f5b
000116 6d66
000117 077d
000118 6f7f
000119 ffff                      .db 0b00111111, 0b00000110, 0b01011011, 0b01001111, 0b01100110, 0b01101101, 0b01111101, 0b00000111, 0b01111111, 0b01101111, 0b11111111, 0b11111111


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATtiny2313A" register use summary:
x  :   0 y  :   0 z  :   0 r0 :   9 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   1 r14:   2 r15:   3 r16:  99 r17:  23 r18:   5 r19:   5 r20:   5 
r21:   3 r22:  12 r23:  11 r24:  10 r25:  10 r26:   0 r27:   0 r28:   0 
r29:   0 r30:  18 r31:  18 
Registers used: 16 out of 35 (45.7%)

"ATtiny2313A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   9 add   :  10 adiw  :   0 and   :   0 
andi  :   3 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   3 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   3 brlt  :   0 brmi  :   0 
brne  :   5 brpl  :   0 brsh  :   2 brtc  :   0 brts  :   2 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 cbi   :   0 cbr   :   3 clc   :   0 
clh   :   0 cli   :   0 cln   :   0 clr   :  26 cls   :   0 clt   :   1 
clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 cpi   :  11 
cpse  :   0 dec   :   1 eor   :   0 icall :   0 ijmp  :   0 in    :  11 
inc   :   7 ld    :   0 ldd   :   0 ldi   :  38 lds   :   0 lpm   :  27 
lsl   :   1 lsr   :   0 mov   :  21 movw  :   0 neg   :   0 nop   :   0 
or    :   1 ori   :   3 out   :  27 pop   :   0 push  :   0 rcall :  14 
ret   :  11 reti  :   6 rjmp  :   8 rol   :   0 ror   :   0 sbc   :   0 
sbci  :   0 sbi   :   0 sbic  :   0 sbis  :   0 sbiw  :   0 sbr   :   8 
sbrc  :   8 sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 
ser   :   1 ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :   0 std   :   0 sts   :   0 sub   :   0 subi  :   2 
swap  :   0 tst   :   2 wdr   :   0 
Instructions used: 33 out of 105 (31.4%)

"ATtiny2313A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000234    518     12    530    2048  25.9%
[.dseg] 0x000060 0x000060      0      0      0     128   0.0%
[.eseg] 0x000000 0x000000      0      0      0     128   0.0%

Assembly complete, 0 errors, 0 warnings
