Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: cautrodisplay.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cautrodisplay.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cautrodisplay"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : cautrodisplay
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "BCDtoSseg.v" in library work
Compiling verilog file "cautrodisplay.v" in library work
Module <BCDtoSseg> compiled
Module <cautrodisplay> compiled
No errors in compilation
Analysis of file <"cautrodisplay.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <cautrodisplay> in library <work>.

Analyzing hierarchy for module <BCDtoSseg> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <cautrodisplay>.
Module <cautrodisplay> is correct for synthesis.
 
Analyzing module <BCDtoSseg> in library <work>.
Module <BCDtoSseg> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <BCDtoSseg>.
    Related source file is "BCDtoSseg.v".
    Found 16x7-bit ROM for signal <SSeg>.
    Summary:
	inferred   1 ROM(s).
Unit <BCDtoSseg> synthesized.


Synthesizing Unit <cautrodisplay>.
    Related source file is "cautrodisplay.v".
    Found 4-bit register for signal <an>.
    Found 1-bit register for signal <clk5>.
    Found 1-of-4 decoder for signal <an$mux0000> created at line 65.
    Found 4-bit register for signal <bcd>.
    Found 4-bit 4-to-1 multiplexer for signal <bcd$mux0000> created at line 65.
    Found 24-bit up counter for signal <count>.
    Found 24-bit comparator less for signal <count$cmp_lt0000> created at line 46.
    Found 2-bit up counter for signal <count1>.
    Summary:
	inferred   2 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <cautrodisplay> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
# Registers                                            : 3
 1-bit register                                        : 1
 4-bit register                                        : 2
# Comparators                                          : 1
 24-bit comparator less                                : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 1
 24-bit comparator less                                : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <bcd_2> (without init value) has a constant value of 0 in block <cautrodisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bcd_3> (without init value) has a constant value of 0 in block <cautrodisplay>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <cautrodisplay> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cautrodisplay, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cautrodisplay.ngr
Top Level Output File Name         : cautrodisplay
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 115
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 27
#      LUT2                        : 12
#      LUT3                        : 5
#      MUXCY                       : 35
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 33
#      FDE                         : 3
#      FDR                         : 26
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 9
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       25  out of   4656     0%  
 Number of Slice Flip Flops:             33  out of   9312     0%  
 Number of 4 input LUTs:                 52  out of   9312     0%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 25    |
led_OBUF                           | NONE(an_0)             | 8     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.731ns (Maximum Frequency: 211.352MHz)
   Minimum input arrival time before clock: 3.183ns
   Maximum output required time after clock: 5.326ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.731ns (frequency: 211.352MHz)
  Total number of paths / destination ports: 751 / 50
-------------------------------------------------------------------------
Delay:               4.731ns (Levels of Logic = 13)
  Source:            count_6 (FF)
  Destination:       count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_6 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  count_6 (count_6)
     LUT1:I0->O            1   0.612   0.000  Mcompar_count_cmp_lt0000_cy<0>_rt (Mcompar_count_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.404   0.000  Mcompar_count_cmp_lt0000_cy<0> (Mcompar_count_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_lt0000_cy<1> (Mcompar_count_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_lt0000_cy<2> (Mcompar_count_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_lt0000_cy<3> (Mcompar_count_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_lt0000_cy<4> (Mcompar_count_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_lt0000_cy<5> (Mcompar_count_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_lt0000_cy<6> (Mcompar_count_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_lt0000_cy<7> (Mcompar_count_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_lt0000_cy<8> (Mcompar_count_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_lt0000_cy<9> (Mcompar_count_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_count_cmp_lt0000_cy<10> (Mcompar_count_cmp_lt0000_cy<10>)
     MUXCY:CI->O          25   0.289   1.071  Mcompar_count_cmp_lt0000_cy<11> (Mcompar_count_cmp_lt0000_cy<11>)
     FDR:R                     0.795          count_0
    ----------------------------------------
    Total                      4.731ns (3.129ns logic, 1.603ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'led_OBUF'
  Clock period: 2.574ns (frequency: 388.546MHz)
  Total number of paths / destination ports: 17 / 8
-------------------------------------------------------------------------
Delay:               2.574ns (Levels of Logic = 2)
  Source:            count1_0 (FF)
  Destination:       bcd_0 (FF)
  Source Clock:      led_OBUF rising
  Destination Clock: led_OBUF rising

  Data Path: count1_0 to bcd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.514   0.902  count1_0 (count1_0)
     LUT3:I0->O            1   0.612   0.000  Mmux_bcd_mux0000_3 (Mmux_bcd_mux0000_3)
     MUXF5:I1->O           1   0.278   0.000  Mmux_bcd_mux0000_2_f5 (bcd_mux0000<0>)
     FDE:D                     0.268          bcd_0
    ----------------------------------------
    Total                      2.574ns (1.672ns logic, 0.902ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'led_OBUF'
  Total number of paths / destination ports: 16 / 10
-------------------------------------------------------------------------
Offset:              3.183ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       bcd_0 (FF)
  Destination Clock: led_OBUF rising

  Data Path: rst to bcd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.106   0.602  rst_IBUF (rst_IBUF)
     INV:I->O              2   0.612   0.380  rst_inv1_INV_0 (rst_inv)
     FDE:CE                    0.483          bcd_0
    ----------------------------------------
    Total                      3.183ns (2.201ns logic, 0.982ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.476ns (Levels of Logic = 1)
  Source:            clk5 (FF)
  Destination:       clk5 (PAD)
  Source Clock:      clk rising

  Data Path: clk5 to clk5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.514   0.793  clk5 (led_OBUF)
     OBUF:I->O                 3.169          clk5_OBUF (clk5)
    ----------------------------------------
    Total                      4.476ns (3.683ns logic, 0.793ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'led_OBUF'
  Total number of paths / destination ports: 14 / 10
-------------------------------------------------------------------------
Offset:              5.326ns (Levels of Logic = 2)
  Source:            bcd_0 (FF)
  Destination:       sseg<0> (PAD)
  Source Clock:      led_OBUF rising

  Data Path: bcd_0 to sseg<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.514   0.651  bcd_0 (bcd_0)
     LUT2:I0->O            2   0.612   0.380  sseg<0>1 (sseg_0_OBUF)
     OBUF:I->O                 3.169          sseg_0_OBUF (sseg<0>)
    ----------------------------------------
    Total                      5.326ns (4.295ns logic, 1.031ns route)
                                       (80.6% logic, 19.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 3.55 secs
 
--> 


Total memory usage is 510344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

