-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cpu_try_assign_task is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    front_end_to_multiplier_din : OUT STD_LOGIC_VECTOR (159 downto 0);
    front_end_to_multiplier_full_n : IN STD_LOGIC;
    front_end_to_multiplier_write : OUT STD_LOGIC;
    front_end_to_adder_din : OUT STD_LOGIC_VECTOR (159 downto 0);
    front_end_to_adder_full_n : IN STD_LOGIC;
    front_end_to_adder_write : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    rs_entry_valid_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    rs_entry_r1_stat_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_r2_stat_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_adders_status_busy_0_i : IN STD_LOGIC_VECTOR (0 downto 0);
    rs_adders_status_busy_0_o : OUT STD_LOGIC_VECTOR (0 downto 0);
    rs_adders_status_busy_0_o_ap_vld : OUT STD_LOGIC;
    rs_multipliers_status_busy_0_i : IN STD_LOGIC_VECTOR (0 downto 0);
    rs_multipliers_status_busy_0_o : OUT STD_LOGIC_VECTOR (0 downto 0);
    rs_multipliers_status_busy_0_o_ap_vld : OUT STD_LOGIC;
    rs_entry_op_0 : IN STD_LOGIC_VECTOR (2 downto 0);
    rs_entry_3_1_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_4_1_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_valid_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    rs_entry_r1_stat_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_r2_stat_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_op_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    rs_entry_3_1_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_4_1_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_valid_2 : IN STD_LOGIC_VECTOR (0 downto 0);
    rs_entry_r1_stat_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_r2_stat_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_op_2 : IN STD_LOGIC_VECTOR (2 downto 0);
    rs_entry_3_1_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_4_1_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_valid_3 : IN STD_LOGIC_VECTOR (0 downto 0);
    rs_entry_r1_stat_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_r2_stat_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_op_3 : IN STD_LOGIC_VECTOR (2 downto 0);
    rs_entry_3_1_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_4_1_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_valid_4 : IN STD_LOGIC_VECTOR (0 downto 0);
    rs_entry_r1_stat_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_r2_stat_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_op_4 : IN STD_LOGIC_VECTOR (2 downto 0);
    rs_entry_3_1_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_4_1_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_valid_5 : IN STD_LOGIC_VECTOR (0 downto 0);
    rs_entry_r1_stat_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_r2_stat_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_op_5 : IN STD_LOGIC_VECTOR (2 downto 0);
    rs_entry_3_1_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    rs_entry_4_1_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    front_end_to_adder_blk_n : OUT STD_LOGIC;
    front_end_to_multiplier_blk_n : OUT STD_LOGIC );
end;


architecture behav of cpu_try_assign_task is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv160_lc_2 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_const_lv160_lc_3 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_const_lv160_lc_4 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000";
    constant ap_const_lv160_lc_5 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_const_lv160_lc_6 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal and_ln68_9_reg_1330 : STD_LOGIC_VECTOR (0 downto 0);
    signal rs_entry_op_4_load_reg_1334 : STD_LOGIC_VECTOR (2 downto 0);
    signal rs_multipliers_status_busy_0_loc_3_reg_432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op141_write_state6 : BOOLEAN;
    signal rs_adders_status_busy_0_loc_3_reg_482 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op145_write_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal and_ln68_1_reg_1272 : STD_LOGIC_VECTOR (0 downto 0);
    signal rs_entry_op_0_load_reg_1294 : STD_LOGIC_VECTOR (2 downto 0);
    signal rs_adders_status_busy_0_load_reg_1276 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal and_ln68_3_reg_1300 : STD_LOGIC_VECTOR (0 downto 0);
    signal rs_entry_op_1_load_reg_1304 : STD_LOGIC_VECTOR (2 downto 0);
    signal rs_adders_status_busy_0_loc_0_reg_186 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal and_ln68_5_reg_1310 : STD_LOGIC_VECTOR (0 downto 0);
    signal rs_entry_op_2_load_reg_1314 : STD_LOGIC_VECTOR (2 downto 0);
    signal rs_adders_status_busy_0_loc_1_reg_282 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal and_ln68_7_reg_1320 : STD_LOGIC_VECTOR (0 downto 0);
    signal rs_entry_op_3_load_reg_1324 : STD_LOGIC_VECTOR (2 downto 0);
    signal rs_adders_status_busy_0_loc_2_reg_382 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal and_ln68_11_reg_1340 : STD_LOGIC_VECTOR (0 downto 0);
    signal rs_entry_op_5_load_reg_1344 : STD_LOGIC_VECTOR (2 downto 0);
    signal rs_adders_status_busy_0_loc_4_reg_581 : STD_LOGIC_VECTOR (0 downto 0);
    signal rs_multipliers_status_busy_0_load_reg_1285 : STD_LOGIC_VECTOR (0 downto 0);
    signal rs_multipliers_status_busy_0_loc_0_reg_140 : STD_LOGIC_VECTOR (0 downto 0);
    signal rs_multipliers_status_busy_0_loc_1_reg_232 : STD_LOGIC_VECTOR (0 downto 0);
    signal rs_multipliers_status_busy_0_loc_2_reg_332 : STD_LOGIC_VECTOR (0 downto 0);
    signal rs_multipliers_status_busy_0_loc_4_reg_532 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_1_fu_712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op177_write_state7 : BOOLEAN;
    signal ap_predicate_op181_write_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal rs_adders_status_busy_0_load_load_fu_718_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal rs_multipliers_status_busy_0_load_load_fu_722_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal rs_entry_op_0_load_load_fu_726_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln68_3_fu_806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op30_write_state2 : BOOLEAN;
    signal ap_predicate_op33_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal rs_entry_op_1_load_load_fu_812_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln68_5_fu_904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op57_write_state3 : BOOLEAN;
    signal ap_predicate_op61_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal rs_entry_op_2_load_load_fu_910_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln68_7_fu_1002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op85_write_state4 : BOOLEAN;
    signal ap_predicate_op89_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal rs_entry_op_3_load_load_fu_1008_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln68_9_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op113_write_state5 : BOOLEAN;
    signal ap_predicate_op117_write_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal rs_entry_op_4_load_load_fu_1106_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln68_11_fu_1198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rs_entry_op_5_load_load_fu_1204_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_0_reg_140 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_0_reg_160 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_0_reg_186 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_0_reg_206 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_1_reg_232 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_1_reg_257 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_1_reg_282 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_1_reg_307 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_2_reg_332 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_2_reg_357 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_2_reg_382 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_2_reg_407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_3_reg_432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_3_reg_457 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_3_reg_482 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_3_reg_507 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_4_reg_532 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_4_reg_557 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rs_adders_status_busy_0_loc_4_phi_fu_585_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_4_reg_581 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_4_reg_606 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rs_multipliers_status_busy_0_flag_5_phi_fu_633_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_5_reg_630 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rs_adders_status_busy_0_flag_5_phi_fu_656_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_5_reg_653 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_fu_738_p6 : STD_LOGIC_VECTOR (159 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal or_ln174_1_fu_837_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal or_ln174_3_fu_935_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal or_ln174_5_fu_1033_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal or_ln174_7_fu_1131_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal or_ln174_9_fu_1241_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_s_fu_755_p6 : STD_LOGIC_VECTOR (159 downto 0);
    signal or_ln174_fu_861_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal or_ln174_2_fu_959_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal or_ln174_4_fu_1057_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal or_ln174_6_fu_1155_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal or_ln174_8_fu_1265_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal icmp_ln68_1_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_fu_706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln174_fu_752_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln68_3_fu_794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_1_fu_774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_2_fu_800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_2_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_824_p6 : STD_LOGIC_VECTOR (159 downto 0);
    signal trunc_ln174_1_fu_844_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp7_fu_847_p6 : STD_LOGIC_VECTOR (159 downto 0);
    signal icmp_ln68_5_fu_892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_2_fu_872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_4_fu_898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_4_fu_882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp8_fu_922_p6 : STD_LOGIC_VECTOR (159 downto 0);
    signal trunc_ln174_2_fu_942_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp3_fu_945_p6 : STD_LOGIC_VECTOR (159 downto 0);
    signal icmp_ln68_7_fu_990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_3_fu_970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_6_fu_996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_6_fu_980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp6_fu_1020_p6 : STD_LOGIC_VECTOR (159 downto 0);
    signal trunc_ln174_3_fu_1040_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp4_fu_1043_p6 : STD_LOGIC_VECTOR (159 downto 0);
    signal icmp_ln68_9_fu_1088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_4_fu_1068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_8_fu_1094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_8_fu_1078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1118_p6 : STD_LOGIC_VECTOR (159 downto 0);
    signal trunc_ln174_4_fu_1138_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp9_fu_1141_p6 : STD_LOGIC_VECTOR (159 downto 0);
    signal icmp_ln68_11_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_5_fu_1166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_10_fu_1192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_10_fu_1176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_1228_p6 : STD_LOGIC_VECTOR (159 downto 0);
    signal trunc_ln174_5_fu_1248_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp1_fu_1251_p6 : STD_LOGIC_VECTOR (159 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1358 : BOOLEAN;
    signal ap_condition_1363 : BOOLEAN;
    signal ap_condition_1368 : BOOLEAN;
    signal ap_condition_1373 : BOOLEAN;
    signal ap_condition_1378 : BOOLEAN;
    signal ap_condition_1383 : BOOLEAN;
    signal ap_condition_1388 : BOOLEAN;
    signal ap_condition_1393 : BOOLEAN;
    signal ap_condition_1398 : BOOLEAN;
    signal ap_condition_1403 : BOOLEAN;
    signal ap_condition_1408 : BOOLEAN;
    signal ap_condition_1413 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_0_reg_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_7)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_6)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_0)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4)) and (ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_adders_status_busy_0_load_load_fu_718_p1 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_0_reg_206 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_1_fu_712_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_7)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_6)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_0)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4)) and (ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_adders_status_busy_0_load_load_fu_718_p1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_3)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_2)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (((ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5) and (rs_multipliers_status_busy_0_load_load_fu_722_p1 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4) and (rs_multipliers_status_busy_0_load_load_fu_722_p1 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (((ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5) and (rs_multipliers_status_busy_0_load_load_fu_722_p1 = ap_const_lv1_1)) or ((ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4) and (rs_multipliers_status_busy_0_load_load_fu_722_p1 = ap_const_lv1_1)))))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_0_reg_206 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_1_reg_307_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_7)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_6)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_0)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_1_reg_307 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_3_fu_806_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_7)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_6)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_0)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_3)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_2)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce) and (((ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 = ap_const_lv1_0) and (rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) or ((ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 = ap_const_lv1_0) and (rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce) and (((ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 = ap_const_lv1_1) and (rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) or ((ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 = ap_const_lv1_1) and (rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4)))))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_1_reg_307 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_0_reg_206;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_2_reg_407_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_7)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_6)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_0)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_2_reg_407 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_5_fu_904_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_7)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_6)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_0)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_3)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_2)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4)))) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4)))))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_2_reg_407 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_1_reg_307;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_3_reg_507_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_7)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_6)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_0)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_3_reg_507 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_7_fu_1002_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_7)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_6)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_0)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_3)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_2)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4)))))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_3_reg_507 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_2_reg_407;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_4_reg_606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_7)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_6)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_0)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_4_reg_606 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_9_fu_1100_p2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_7)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_6)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_0)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_3)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_2)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4)))) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4)))))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_4_reg_606 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_3_reg_507;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_0_reg_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_7)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_6)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_0)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4)) and (ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_adders_status_busy_0_load_load_fu_718_p1 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_0_reg_186 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_1_fu_712_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_7)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_6)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_0)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4)) and (ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_adders_status_busy_0_load_load_fu_718_p1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_3)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_2)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (((ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5) and (rs_multipliers_status_busy_0_load_load_fu_722_p1 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4) and (rs_multipliers_status_busy_0_load_load_fu_722_p1 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (((ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5) and (rs_multipliers_status_busy_0_load_load_fu_722_p1 = ap_const_lv1_1)) or ((ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4) and (rs_multipliers_status_busy_0_load_load_fu_722_p1 = ap_const_lv1_1)))))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_0_reg_186 <= rs_adders_status_busy_0_i;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_1_reg_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_7)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_6)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_0)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_1_reg_282 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_3_fu_806_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_7)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_6)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_0)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_3)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_2)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce) and (((ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 = ap_const_lv1_0) and (rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) or ((ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 = ap_const_lv1_0) and (rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce) and (((ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 = ap_const_lv1_1) and (rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) or ((ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 = ap_const_lv1_1) and (rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4)))))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_1_reg_282 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_0_reg_186;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_2_reg_382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_7)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_6)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_0)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_2_reg_382 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_5_fu_904_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_7)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_6)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_0)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_3)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_2)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4)))) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4)))))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_2_reg_382 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_1_reg_282;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_3_reg_482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_7)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_6)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_0)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_3_reg_482 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_7_fu_1002_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_7)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_6)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_0)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_3)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_2)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4)))))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_3_reg_482 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_2_reg_382;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_4_reg_581_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_7)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_6)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_0)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_4_reg_581 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_9_fu_1100_p2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_7)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_6)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_0)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_3)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_2)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4)))) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4)))))) then 
                ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_4_reg_581 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_3_reg_482;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_0_reg_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (((ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5) and (rs_multipliers_status_busy_0_load_load_fu_722_p1 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4) and (rs_multipliers_status_busy_0_load_load_fu_722_p1 = ap_const_lv1_0))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_0_reg_160 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_1_fu_712_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_7)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_6)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_0)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4)) and (ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_adders_status_busy_0_load_load_fu_718_p1 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_7)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_6)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_0)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4)) and (ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_adders_status_busy_0_load_load_fu_718_p1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_3)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_2)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (((ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5) and (rs_multipliers_status_busy_0_load_load_fu_722_p1 = ap_const_lv1_1)) or ((ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4) and (rs_multipliers_status_busy_0_load_load_fu_722_p1 = ap_const_lv1_1)))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_0_reg_160 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_1_reg_257_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce) and (((ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 = ap_const_lv1_0) and (rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) or ((ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 = ap_const_lv1_0) and (rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_1_reg_257 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_3_fu_806_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_7)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_6)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_0)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_7)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_6)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_0)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_3)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_2)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce) and (((ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 = ap_const_lv1_1) and (rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) or ((ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 = ap_const_lv1_1) and (rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4)))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_1_reg_257 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_0_reg_160;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_2_reg_357_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_2_reg_357 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_5_fu_904_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_7)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_6)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_0)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_7)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_6)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_0)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_3)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_2)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4)))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_2_reg_357 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_1_reg_257;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_3_reg_457_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_3_reg_457 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_7_fu_1002_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_7)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_6)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_0)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_7)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_6)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_0)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_3)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_2)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4)))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_3_reg_457 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_2_reg_357;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_4_reg_557_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_4_reg_557 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_9_fu_1100_p2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_7)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_6)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_0)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_7)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_6)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_0)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_3)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_2)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4)))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_4_reg_557 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_3_reg_457;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_0_reg_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (((ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5) and (rs_multipliers_status_busy_0_load_load_fu_722_p1 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4) and (rs_multipliers_status_busy_0_load_load_fu_722_p1 = ap_const_lv1_0))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_0_reg_140 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_1_fu_712_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_7)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_6)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_0)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4)) and (ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_adders_status_busy_0_load_load_fu_718_p1 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_7)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_6)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_0)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4)) and (ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_adders_status_busy_0_load_load_fu_718_p1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_3)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_2)) and not((rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce) and (((ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_5) and (rs_multipliers_status_busy_0_load_load_fu_722_p1 = ap_const_lv1_1)) or ((ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (rs_entry_op_0_load_load_fu_726_p1 = ap_const_lv3_4) and (rs_multipliers_status_busy_0_load_load_fu_722_p1 = ap_const_lv1_1)))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_0_reg_140 <= rs_multipliers_status_busy_0_i;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_1_reg_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce) and (((ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 = ap_const_lv1_0) and (rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) or ((ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 = ap_const_lv1_0) and (rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_1_reg_232 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_3_fu_806_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_7)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_6)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_0)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_7)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_6)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_0)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_3)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_2)) and not((rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce) and (((ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 = ap_const_lv1_1) and (rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_5)) or ((ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 = ap_const_lv1_1) and (rs_entry_op_1_load_load_fu_812_p1 = ap_const_lv3_4)))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_1_reg_232 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_0_reg_140;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_2_reg_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_2_reg_332 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_5_fu_904_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_7)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_6)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_0)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_7)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_6)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_0)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_3)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_2)) and not((rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (rs_entry_op_2_load_load_fu_910_p1 = ap_const_lv3_4)))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_2_reg_332 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_1_reg_232;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_3_reg_432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_3_reg_432 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_7_fu_1002_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_7)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_6)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_0)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_7)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_6)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_0)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_3)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_2)) and not((rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (rs_entry_op_3_load_load_fu_1008_p1 = ap_const_lv3_4)))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_3_reg_432 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_2_reg_332;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_4_reg_532_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_4_reg_532 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln68_9_fu_1100_p2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_7)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_6)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_0)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_7)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_6)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_0)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce)) or (not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_3)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_2)) and not((rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce) and (((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (rs_entry_op_4_load_load_fu_1106_p1 = ap_const_lv3_4)))))) then 
                ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_4_reg_532 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_3_reg_432;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce))) then
                and_ln68_11_reg_1340 <= and_ln68_11_fu_1198_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then
                and_ln68_1_reg_1272 <= and_ln68_1_fu_712_p2;
                rs_adders_status_busy_0_load_reg_1276 <= rs_adders_status_busy_0_i;
                rs_multipliers_status_busy_0_load_reg_1285 <= rs_multipliers_status_busy_0_i;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then
                and_ln68_3_reg_1300 <= and_ln68_3_fu_806_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce))) then
                and_ln68_5_reg_1310 <= and_ln68_5_fu_904_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce))) then
                and_ln68_7_reg_1320 <= and_ln68_7_fu_1002_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce))) then
                and_ln68_9_reg_1330 <= and_ln68_9_fu_1100_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then
                rs_adders_status_busy_0_loc_0_reg_186 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_0_reg_186;
                rs_multipliers_status_busy_0_loc_0_reg_140 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_0_reg_140;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce))) then
                rs_adders_status_busy_0_loc_1_reg_282 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_1_reg_282;
                rs_multipliers_status_busy_0_loc_1_reg_232 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_1_reg_232;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce))) then
                rs_adders_status_busy_0_loc_2_reg_382 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_2_reg_382;
                rs_multipliers_status_busy_0_loc_2_reg_332 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_2_reg_332;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce))) then
                rs_adders_status_busy_0_loc_3_reg_482 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_3_reg_482;
                rs_multipliers_status_busy_0_loc_3_reg_432 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_3_reg_432;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce))) then
                rs_adders_status_busy_0_loc_4_reg_581 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_4_reg_581;
                rs_multipliers_status_busy_0_loc_4_reg_532 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_4_reg_532;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln68_1_fu_712_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then
                rs_entry_op_0_load_reg_1294 <= rs_entry_op_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln68_3_fu_806_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then
                rs_entry_op_1_load_reg_1304 <= rs_entry_op_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln68_5_fu_904_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce))) then
                rs_entry_op_2_load_reg_1314 <= rs_entry_op_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln68_7_fu_1002_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce))) then
                rs_entry_op_3_load_reg_1324 <= rs_entry_op_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln68_9_fu_1100_p2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce))) then
                rs_entry_op_4_load_reg_1334 <= rs_entry_op_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln68_11_fu_1198_p2) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce))) then
                rs_entry_op_5_load_reg_1344 <= rs_entry_op_5;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_block_pp0_stage5_subdone, ap_reset_idle_pp0, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_idle_pp0_1to1 = ap_const_logic_1) and (ap_start = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    and_ln68_10_fu_1192_p2 <= (xor_ln68_5_fu_1166_p2 and icmp_ln68_11_fu_1186_p2);
    and_ln68_11_fu_1198_p2 <= (icmp_ln68_10_fu_1176_p2 and and_ln68_10_fu_1192_p2);
    and_ln68_1_fu_712_p2 <= (icmp_ln68_fu_690_p2 and and_ln68_fu_706_p2);
    and_ln68_2_fu_800_p2 <= (xor_ln68_1_fu_774_p2 and icmp_ln68_3_fu_794_p2);
    and_ln68_3_fu_806_p2 <= (icmp_ln68_2_fu_784_p2 and and_ln68_2_fu_800_p2);
    and_ln68_4_fu_898_p2 <= (xor_ln68_2_fu_872_p2 and icmp_ln68_5_fu_892_p2);
    and_ln68_5_fu_904_p2 <= (icmp_ln68_4_fu_882_p2 and and_ln68_4_fu_898_p2);
    and_ln68_6_fu_996_p2 <= (xor_ln68_3_fu_970_p2 and icmp_ln68_7_fu_990_p2);
    and_ln68_7_fu_1002_p2 <= (icmp_ln68_6_fu_980_p2 and and_ln68_6_fu_996_p2);
    and_ln68_8_fu_1094_p2 <= (xor_ln68_4_fu_1068_p2 and icmp_ln68_9_fu_1088_p2);
    and_ln68_9_fu_1100_p2 <= (icmp_ln68_8_fu_1078_p2 and and_ln68_8_fu_1094_p2);
    and_ln68_fu_706_p2 <= (xor_ln68_fu_680_p2 and icmp_ln68_1_fu_700_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_predicate_op177_write_state7, ap_predicate_op181_write_state7)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op181_write_state7 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op177_write_state7 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_predicate_op177_write_state7, ap_predicate_op181_write_state7)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op181_write_state7 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op177_write_state7 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_ce, ap_predicate_op177_write_state7, ap_predicate_op181_write_state7)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op181_write_state7 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op177_write_state7 = ap_const_boolean_1)))));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter0, front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_predicate_op30_write_state2, ap_predicate_op33_write_state2)
    begin
                ap_block_pp0_stage1_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op33_write_state2 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op30_write_state2 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_predicate_op30_write_state2, ap_predicate_op33_write_state2)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op33_write_state2 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op30_write_state2 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_ce, ap_predicate_op30_write_state2, ap_predicate_op33_write_state2)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op33_write_state2 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op30_write_state2 = ap_const_boolean_1)))));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(ap_enable_reg_pp0_iter0, front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_predicate_op57_write_state3, ap_predicate_op61_write_state3)
    begin
                ap_block_pp0_stage2_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op61_write_state3 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op57_write_state3 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_predicate_op57_write_state3, ap_predicate_op61_write_state3)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op61_write_state3 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op57_write_state3 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_ce, ap_predicate_op57_write_state3, ap_predicate_op61_write_state3)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op61_write_state3 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op57_write_state3 = ap_const_boolean_1)))));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_assign_proc : process(ap_enable_reg_pp0_iter0, front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_predicate_op85_write_state4, ap_predicate_op89_write_state4)
    begin
                ap_block_pp0_stage3_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op89_write_state4 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op85_write_state4 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_predicate_op85_write_state4, ap_predicate_op89_write_state4)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op89_write_state4 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op85_write_state4 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_ce, ap_predicate_op85_write_state4, ap_predicate_op89_write_state4)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op89_write_state4 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op85_write_state4 = ap_const_boolean_1)))));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_01001_assign_proc : process(ap_enable_reg_pp0_iter0, front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_predicate_op113_write_state5, ap_predicate_op117_write_state5)
    begin
                ap_block_pp0_stage4_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op117_write_state5 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op113_write_state5 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_predicate_op113_write_state5, ap_predicate_op117_write_state5)
    begin
                ap_block_pp0_stage4_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op117_write_state5 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op113_write_state5 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_ce, ap_predicate_op113_write_state5, ap_predicate_op117_write_state5)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op117_write_state5 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op113_write_state5 = ap_const_boolean_1)))));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_assign_proc : process(ap_enable_reg_pp0_iter0, front_end_to_multiplier_full_n, ap_predicate_op141_write_state6, front_end_to_adder_full_n, ap_predicate_op145_write_state6)
    begin
                ap_block_pp0_stage5_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op145_write_state6 = ap_const_boolean_1) and (front_end_to_adder_full_n = ap_const_logic_0)) or ((ap_predicate_op141_write_state6 = ap_const_boolean_1) and (front_end_to_multiplier_full_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, front_end_to_multiplier_full_n, ap_predicate_op141_write_state6, front_end_to_adder_full_n, ap_predicate_op145_write_state6)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op145_write_state6 = ap_const_boolean_1) and (front_end_to_adder_full_n = ap_const_logic_0)) or ((ap_predicate_op141_write_state6 = ap_const_boolean_1) and (front_end_to_multiplier_full_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, front_end_to_multiplier_full_n, ap_predicate_op141_write_state6, front_end_to_adder_full_n, ap_predicate_op145_write_state6, ap_ce)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op145_write_state6 = ap_const_boolean_1) and (front_end_to_adder_full_n = ap_const_logic_0)) or ((ap_predicate_op141_write_state6 = ap_const_boolean_1) and (front_end_to_multiplier_full_n = ap_const_logic_0)))));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_assign_proc : process(front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_predicate_op30_write_state2, ap_predicate_op33_write_state2)
    begin
                ap_block_state2_pp0_stage1_iter0 <= (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op33_write_state2 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op30_write_state2 = ap_const_boolean_1)));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_predicate_op57_write_state3, ap_predicate_op61_write_state3)
    begin
                ap_block_state3_pp0_stage2_iter0 <= (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op61_write_state3 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op57_write_state3 = ap_const_boolean_1)));
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_predicate_op85_write_state4, ap_predicate_op89_write_state4)
    begin
                ap_block_state4_pp0_stage3_iter0 <= (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op89_write_state4 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op85_write_state4 = ap_const_boolean_1)));
    end process;


    ap_block_state5_pp0_stage4_iter0_assign_proc : process(front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_predicate_op113_write_state5, ap_predicate_op117_write_state5)
    begin
                ap_block_state5_pp0_stage4_iter0 <= (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op117_write_state5 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op113_write_state5 = ap_const_boolean_1)));
    end process;


    ap_block_state6_pp0_stage5_iter0_assign_proc : process(front_end_to_multiplier_full_n, ap_predicate_op141_write_state6, front_end_to_adder_full_n, ap_predicate_op145_write_state6)
    begin
                ap_block_state6_pp0_stage5_iter0 <= (((ap_predicate_op145_write_state6 = ap_const_boolean_1) and (front_end_to_adder_full_n = ap_const_logic_0)) or ((ap_predicate_op141_write_state6 = ap_const_boolean_1) and (front_end_to_multiplier_full_n = ap_const_logic_0)));
    end process;


    ap_block_state7_pp0_stage0_iter1_assign_proc : process(front_end_to_multiplier_full_n, front_end_to_adder_full_n, ap_predicate_op177_write_state7, ap_predicate_op181_write_state7)
    begin
                ap_block_state7_pp0_stage0_iter1 <= (((front_end_to_adder_full_n = ap_const_logic_0) and (ap_predicate_op181_write_state7 = ap_const_boolean_1)) or ((front_end_to_multiplier_full_n = ap_const_logic_0) and (ap_predicate_op177_write_state7 = ap_const_boolean_1)));
    end process;


    ap_condition_1358_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_predicate_op33_write_state2, ap_block_pp0_stage1_01001)
    begin
                ap_condition_1358 <= ((ap_predicate_op33_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_1363_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_predicate_op61_write_state3, ap_block_pp0_stage2_01001)
    begin
                ap_condition_1363 <= ((ap_predicate_op61_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_1368_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_predicate_op89_write_state4, ap_block_pp0_stage3_01001)
    begin
                ap_condition_1368 <= ((ap_predicate_op89_write_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_1373_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_predicate_op117_write_state5, ap_block_pp0_stage4_01001)
    begin
                ap_condition_1373 <= ((ap_predicate_op117_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_1378_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_predicate_op145_write_state6, ap_block_pp0_stage5_01001)
    begin
                ap_condition_1378 <= ((ap_predicate_op145_write_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_1383_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op181_write_state7, ap_block_pp0_stage0_01001)
    begin
                ap_condition_1383 <= ((ap_predicate_op181_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_1388_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_predicate_op30_write_state2, ap_block_pp0_stage1_01001)
    begin
                ap_condition_1388 <= ((ap_predicate_op30_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_1393_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_predicate_op57_write_state3, ap_block_pp0_stage2_01001)
    begin
                ap_condition_1393 <= ((ap_predicate_op57_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_1398_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_predicate_op85_write_state4, ap_block_pp0_stage3_01001)
    begin
                ap_condition_1398 <= ((ap_predicate_op85_write_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_1403_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_predicate_op113_write_state5, ap_block_pp0_stage4_01001)
    begin
                ap_condition_1403 <= ((ap_predicate_op113_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_1408_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_predicate_op141_write_state6, ap_block_pp0_stage5_01001)
    begin
                ap_condition_1408 <= ((ap_predicate_op141_write_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_1413_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op177_write_state7, ap_block_pp0_stage0_01001)
    begin
                ap_condition_1413 <= ((ap_predicate_op177_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_rs_adders_status_busy_0_flag_5_phi_fu_656_p12_assign_proc : process(and_ln68_11_fu_1198_p2, rs_entry_op_5_load_load_fu_1204_p1, ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12, ap_phi_mux_rs_adders_status_busy_0_loc_4_phi_fu_585_p12, ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_4_reg_606, ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_5_reg_653)
    begin
        if ((not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_7)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_6)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_0)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_5)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_4_phi_fu_585_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_11_fu_1198_p2))) then 
            ap_phi_mux_rs_adders_status_busy_0_flag_5_phi_fu_656_p12 <= ap_const_lv1_1;
        elsif (((ap_const_lv1_0 = and_ln68_11_fu_1198_p2) or (not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_7)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_6)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_0)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_5)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_4_phi_fu_585_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_11_fu_1198_p2)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_11_fu_1198_p2) and (rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_11_fu_1198_p2) and (rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_4)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_11_fu_1198_p2) and (rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_11_fu_1198_p2) and (rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_4)) or (not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_5)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_4)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_3)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_2)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_11_fu_1198_p2)))) then 
            ap_phi_mux_rs_adders_status_busy_0_flag_5_phi_fu_656_p12 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_4_reg_606;
        else 
            ap_phi_mux_rs_adders_status_busy_0_flag_5_phi_fu_656_p12 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_5_reg_653;
        end if; 
    end process;

    ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_0_reg_186;
    ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_1_reg_282;
    ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_2_reg_382;
    ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_3_reg_482;
    ap_phi_mux_rs_adders_status_busy_0_loc_4_phi_fu_585_p12 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_4_reg_581;

    ap_phi_mux_rs_multipliers_status_busy_0_flag_5_phi_fu_633_p12_assign_proc : process(and_ln68_11_fu_1198_p2, rs_entry_op_5_load_load_fu_1204_p1, ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12, ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_4_reg_557, ap_phi_mux_rs_adders_status_busy_0_loc_4_phi_fu_585_p12, ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_5_reg_630)
    begin
        if ((((ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_11_fu_1198_p2) and (rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_11_fu_1198_p2) and (rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_4)))) then 
            ap_phi_mux_rs_multipliers_status_busy_0_flag_5_phi_fu_633_p12 <= ap_const_lv1_1;
        elsif (((ap_const_lv1_0 = and_ln68_11_fu_1198_p2) or (not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_7)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_6)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_0)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_5)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_4_phi_fu_585_p12 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_11_fu_1198_p2)) or (not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_7)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_6)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_0)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_5)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_4)) and (ap_phi_mux_rs_adders_status_busy_0_loc_4_phi_fu_585_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_11_fu_1198_p2)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_11_fu_1198_p2) and (rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_5)) or ((ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln68_11_fu_1198_p2) and (rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_4)) or (not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_5)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_4)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_3)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_2)) and not((rs_entry_op_5_load_load_fu_1204_p1 = ap_const_lv3_1)) and (ap_const_lv1_1 = and_ln68_11_fu_1198_p2)))) then 
            ap_phi_mux_rs_multipliers_status_busy_0_flag_5_phi_fu_633_p12 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_4_reg_557;
        else 
            ap_phi_mux_rs_multipliers_status_busy_0_flag_5_phi_fu_633_p12 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_5_reg_630;
        end if; 
    end process;

    ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_0_reg_140;
    ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_1_reg_232;
    ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_2_reg_332;
    ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_3_reg_432;
    ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_4_reg_532;
    ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_5_reg_653 <= "X";
    ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_5_reg_630 <= "X";

    ap_predicate_op113_write_state5_assign_proc : process(and_ln68_7_reg_1320, rs_entry_op_3_load_reg_1324, rs_multipliers_status_busy_0_loc_2_reg_332)
    begin
                ap_predicate_op113_write_state5 <= (((ap_const_lv1_1 = and_ln68_7_reg_1320) and (rs_multipliers_status_busy_0_loc_2_reg_332 = ap_const_lv1_0) and (rs_entry_op_3_load_reg_1324 = ap_const_lv3_5)) or ((ap_const_lv1_1 = and_ln68_7_reg_1320) and (rs_multipliers_status_busy_0_loc_2_reg_332 = ap_const_lv1_0) and (rs_entry_op_3_load_reg_1324 = ap_const_lv3_4)));
    end process;


    ap_predicate_op117_write_state5_assign_proc : process(and_ln68_7_reg_1320, rs_entry_op_3_load_reg_1324, rs_adders_status_busy_0_loc_2_reg_382)
    begin
                ap_predicate_op117_write_state5 <= (not((rs_entry_op_3_load_reg_1324 = ap_const_lv3_7)) and not((rs_entry_op_3_load_reg_1324 = ap_const_lv3_6)) and not((rs_entry_op_3_load_reg_1324 = ap_const_lv3_0)) and not((rs_entry_op_3_load_reg_1324 = ap_const_lv3_5)) and not((rs_entry_op_3_load_reg_1324 = ap_const_lv3_4)) and (ap_const_lv1_1 = and_ln68_7_reg_1320) and (rs_adders_status_busy_0_loc_2_reg_382 = ap_const_lv1_0));
    end process;


    ap_predicate_op141_write_state6_assign_proc : process(and_ln68_9_reg_1330, rs_entry_op_4_load_reg_1334, rs_multipliers_status_busy_0_loc_3_reg_432)
    begin
                ap_predicate_op141_write_state6 <= (((rs_multipliers_status_busy_0_loc_3_reg_432 = ap_const_lv1_0) and (rs_entry_op_4_load_reg_1334 = ap_const_lv3_4) and (ap_const_lv1_1 = and_ln68_9_reg_1330)) or ((rs_multipliers_status_busy_0_loc_3_reg_432 = ap_const_lv1_0) and (rs_entry_op_4_load_reg_1334 = ap_const_lv3_5) and (ap_const_lv1_1 = and_ln68_9_reg_1330)));
    end process;


    ap_predicate_op145_write_state6_assign_proc : process(and_ln68_9_reg_1330, rs_entry_op_4_load_reg_1334, rs_adders_status_busy_0_loc_3_reg_482)
    begin
                ap_predicate_op145_write_state6 <= (not((rs_entry_op_4_load_reg_1334 = ap_const_lv3_7)) and not((rs_entry_op_4_load_reg_1334 = ap_const_lv3_6)) and not((rs_entry_op_4_load_reg_1334 = ap_const_lv3_0)) and not((rs_entry_op_4_load_reg_1334 = ap_const_lv3_4)) and not((rs_entry_op_4_load_reg_1334 = ap_const_lv3_5)) and (rs_adders_status_busy_0_loc_3_reg_482 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln68_9_reg_1330));
    end process;


    ap_predicate_op177_write_state7_assign_proc : process(and_ln68_11_reg_1340, rs_entry_op_5_load_reg_1344, rs_multipliers_status_busy_0_loc_4_reg_532)
    begin
                ap_predicate_op177_write_state7 <= (((ap_const_lv1_1 = and_ln68_11_reg_1340) and (rs_multipliers_status_busy_0_loc_4_reg_532 = ap_const_lv1_0) and (rs_entry_op_5_load_reg_1344 = ap_const_lv3_5)) or ((ap_const_lv1_1 = and_ln68_11_reg_1340) and (rs_multipliers_status_busy_0_loc_4_reg_532 = ap_const_lv1_0) and (rs_entry_op_5_load_reg_1344 = ap_const_lv3_4)));
    end process;


    ap_predicate_op181_write_state7_assign_proc : process(and_ln68_11_reg_1340, rs_entry_op_5_load_reg_1344, rs_adders_status_busy_0_loc_4_reg_581)
    begin
                ap_predicate_op181_write_state7 <= (not((rs_entry_op_5_load_reg_1344 = ap_const_lv3_7)) and not((rs_entry_op_5_load_reg_1344 = ap_const_lv3_6)) and not((rs_entry_op_5_load_reg_1344 = ap_const_lv3_0)) and not((rs_entry_op_5_load_reg_1344 = ap_const_lv3_5)) and not((rs_entry_op_5_load_reg_1344 = ap_const_lv3_4)) and (ap_const_lv1_1 = and_ln68_11_reg_1340) and (rs_adders_status_busy_0_loc_4_reg_581 = ap_const_lv1_0));
    end process;


    ap_predicate_op30_write_state2_assign_proc : process(and_ln68_1_reg_1272, rs_entry_op_0_load_reg_1294, rs_multipliers_status_busy_0_load_reg_1285)
    begin
                ap_predicate_op30_write_state2 <= (((ap_const_lv1_1 = and_ln68_1_reg_1272) and (rs_multipliers_status_busy_0_load_reg_1285 = ap_const_lv1_0) and (rs_entry_op_0_load_reg_1294 = ap_const_lv3_5)) or ((ap_const_lv1_1 = and_ln68_1_reg_1272) and (rs_multipliers_status_busy_0_load_reg_1285 = ap_const_lv1_0) and (rs_entry_op_0_load_reg_1294 = ap_const_lv3_4)));
    end process;


    ap_predicate_op33_write_state2_assign_proc : process(and_ln68_1_reg_1272, rs_entry_op_0_load_reg_1294, rs_adders_status_busy_0_load_reg_1276)
    begin
                ap_predicate_op33_write_state2 <= (not((rs_entry_op_0_load_reg_1294 = ap_const_lv3_7)) and not((rs_entry_op_0_load_reg_1294 = ap_const_lv3_6)) and not((rs_entry_op_0_load_reg_1294 = ap_const_lv3_0)) and not((rs_entry_op_0_load_reg_1294 = ap_const_lv3_5)) and not((rs_entry_op_0_load_reg_1294 = ap_const_lv3_4)) and (ap_const_lv1_1 = and_ln68_1_reg_1272) and (rs_adders_status_busy_0_load_reg_1276 = ap_const_lv1_0));
    end process;


    ap_predicate_op57_write_state3_assign_proc : process(and_ln68_3_reg_1300, rs_entry_op_1_load_reg_1304, rs_multipliers_status_busy_0_loc_0_reg_140)
    begin
                ap_predicate_op57_write_state3 <= (((ap_const_lv1_1 = and_ln68_3_reg_1300) and (rs_multipliers_status_busy_0_loc_0_reg_140 = ap_const_lv1_0) and (rs_entry_op_1_load_reg_1304 = ap_const_lv3_5)) or ((ap_const_lv1_1 = and_ln68_3_reg_1300) and (rs_multipliers_status_busy_0_loc_0_reg_140 = ap_const_lv1_0) and (rs_entry_op_1_load_reg_1304 = ap_const_lv3_4)));
    end process;


    ap_predicate_op61_write_state3_assign_proc : process(and_ln68_3_reg_1300, rs_entry_op_1_load_reg_1304, rs_adders_status_busy_0_loc_0_reg_186)
    begin
                ap_predicate_op61_write_state3 <= (not((rs_entry_op_1_load_reg_1304 = ap_const_lv3_7)) and not((rs_entry_op_1_load_reg_1304 = ap_const_lv3_6)) and not((rs_entry_op_1_load_reg_1304 = ap_const_lv3_0)) and not((rs_entry_op_1_load_reg_1304 = ap_const_lv3_5)) and not((rs_entry_op_1_load_reg_1304 = ap_const_lv3_4)) and (ap_const_lv1_1 = and_ln68_3_reg_1300) and (rs_adders_status_busy_0_loc_0_reg_186 = ap_const_lv1_0));
    end process;


    ap_predicate_op85_write_state4_assign_proc : process(and_ln68_5_reg_1310, rs_entry_op_2_load_reg_1314, rs_multipliers_status_busy_0_loc_1_reg_232)
    begin
                ap_predicate_op85_write_state4 <= (((ap_const_lv1_1 = and_ln68_5_reg_1310) and (rs_multipliers_status_busy_0_loc_1_reg_232 = ap_const_lv1_0) and (rs_entry_op_2_load_reg_1314 = ap_const_lv3_5)) or ((ap_const_lv1_1 = and_ln68_5_reg_1310) and (rs_multipliers_status_busy_0_loc_1_reg_232 = ap_const_lv1_0) and (rs_entry_op_2_load_reg_1314 = ap_const_lv3_4)));
    end process;


    ap_predicate_op89_write_state4_assign_proc : process(and_ln68_5_reg_1310, rs_entry_op_2_load_reg_1314, rs_adders_status_busy_0_loc_1_reg_282)
    begin
                ap_predicate_op89_write_state4 <= (not((rs_entry_op_2_load_reg_1314 = ap_const_lv3_7)) and not((rs_entry_op_2_load_reg_1314 = ap_const_lv3_6)) and not((rs_entry_op_2_load_reg_1314 = ap_const_lv3_0)) and not((rs_entry_op_2_load_reg_1314 = ap_const_lv3_5)) and not((rs_entry_op_2_load_reg_1314 = ap_const_lv3_4)) and (ap_const_lv1_1 = and_ln68_5_reg_1310) and (rs_adders_status_busy_0_loc_1_reg_282 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_start = ap_const_logic_0))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    front_end_to_adder_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, front_end_to_adder_full_n, ap_predicate_op145_write_state6, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, and_ln68_1_reg_1272, rs_entry_op_0_load_reg_1294, rs_adders_status_busy_0_load_reg_1276, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, and_ln68_3_reg_1300, rs_entry_op_1_load_reg_1304, rs_adders_status_busy_0_loc_0_reg_186, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, and_ln68_5_reg_1310, rs_entry_op_2_load_reg_1314, rs_adders_status_busy_0_loc_1_reg_282, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, and_ln68_7_reg_1320, rs_entry_op_3_load_reg_1324, rs_adders_status_busy_0_loc_2_reg_382, ap_block_pp0_stage5, and_ln68_11_reg_1340, rs_entry_op_5_load_reg_1344, rs_adders_status_busy_0_loc_4_reg_581)
    begin
        if ((((ap_predicate_op145_write_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or (not((rs_entry_op_5_load_reg_1344 = ap_const_lv3_7)) and not((rs_entry_op_5_load_reg_1344 = ap_const_lv3_6)) and not((rs_entry_op_5_load_reg_1344 = ap_const_lv3_0)) and not((rs_entry_op_5_load_reg_1344 = ap_const_lv3_5)) and not((rs_entry_op_5_load_reg_1344 = ap_const_lv3_4)) and (ap_const_lv1_1 = and_ln68_11_reg_1340) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (rs_adders_status_busy_0_loc_4_reg_581 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((rs_entry_op_3_load_reg_1324 = ap_const_lv3_7)) and not((rs_entry_op_3_load_reg_1324 = ap_const_lv3_6)) and not((rs_entry_op_3_load_reg_1324 = ap_const_lv3_0)) and not((rs_entry_op_3_load_reg_1324 = ap_const_lv3_5)) and not((rs_entry_op_3_load_reg_1324 = ap_const_lv3_4)) and (ap_const_lv1_1 = and_ln68_7_reg_1320) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (rs_adders_status_busy_0_loc_2_reg_382 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or (not((rs_entry_op_2_load_reg_1314 = ap_const_lv3_7)) and not((rs_entry_op_2_load_reg_1314 = ap_const_lv3_6)) and not((rs_entry_op_2_load_reg_1314 = ap_const_lv3_0)) and not((rs_entry_op_2_load_reg_1314 = ap_const_lv3_5)) and not((rs_entry_op_2_load_reg_1314 = ap_const_lv3_4)) and (ap_const_lv1_1 = and_ln68_5_reg_1310) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (rs_adders_status_busy_0_loc_1_reg_282 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or (not((rs_entry_op_1_load_reg_1304 = ap_const_lv3_7)) and not((rs_entry_op_1_load_reg_1304 = ap_const_lv3_6)) and not((rs_entry_op_1_load_reg_1304 = ap_const_lv3_0)) and not((rs_entry_op_1_load_reg_1304 = ap_const_lv3_5)) and not((rs_entry_op_1_load_reg_1304 = ap_const_lv3_4)) and (ap_const_lv1_1 = and_ln68_3_reg_1300) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (rs_adders_status_busy_0_loc_0_reg_186 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or (not((rs_entry_op_0_load_reg_1294 = ap_const_lv3_7)) and not((rs_entry_op_0_load_reg_1294 = ap_const_lv3_6)) and not((rs_entry_op_0_load_reg_1294 = ap_const_lv3_0)) and not((rs_entry_op_0_load_reg_1294 = ap_const_lv3_5)) and not((rs_entry_op_0_load_reg_1294 = ap_const_lv3_4)) and (ap_const_lv1_1 = and_ln68_1_reg_1272) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (rs_adders_status_busy_0_load_reg_1276 = ap_const_lv1_0)))) then 
            front_end_to_adder_blk_n <= front_end_to_adder_full_n;
        else 
            front_end_to_adder_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    front_end_to_adder_din_assign_proc : process(ap_ce, p_s_fu_755_p6, or_ln174_fu_861_p2, or_ln174_2_fu_959_p2, or_ln174_4_fu_1057_p2, or_ln174_6_fu_1155_p2, or_ln174_8_fu_1265_p2, ap_condition_1358, ap_condition_1363, ap_condition_1368, ap_condition_1373, ap_condition_1378, ap_condition_1383)
    begin
        if ((ap_const_logic_1 = ap_ce)) then
            if ((ap_const_boolean_1 = ap_condition_1383)) then 
                front_end_to_adder_din <= or_ln174_8_fu_1265_p2;
            elsif ((ap_const_boolean_1 = ap_condition_1378)) then 
                front_end_to_adder_din <= or_ln174_6_fu_1155_p2;
            elsif ((ap_const_boolean_1 = ap_condition_1373)) then 
                front_end_to_adder_din <= or_ln174_4_fu_1057_p2;
            elsif ((ap_const_boolean_1 = ap_condition_1368)) then 
                front_end_to_adder_din <= or_ln174_2_fu_959_p2;
            elsif ((ap_const_boolean_1 = ap_condition_1363)) then 
                front_end_to_adder_din <= or_ln174_fu_861_p2;
            elsif ((ap_const_boolean_1 = ap_condition_1358)) then 
                front_end_to_adder_din <= p_s_fu_755_p6;
            else 
                front_end_to_adder_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            front_end_to_adder_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    front_end_to_adder_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_predicate_op145_write_state6, ap_block_pp0_stage5_11001, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_predicate_op181_write_state7, ap_block_pp0_stage0_11001, ap_predicate_op33_write_state2, ap_block_pp0_stage1_11001, ap_predicate_op61_write_state3, ap_block_pp0_stage2_11001, ap_predicate_op89_write_state4, ap_block_pp0_stage3_11001, ap_predicate_op117_write_state5, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_predicate_op145_write_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce)) or ((ap_predicate_op117_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce)) or ((ap_predicate_op89_write_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce)) or ((ap_predicate_op61_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or ((ap_predicate_op33_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_predicate_op181_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)))) then 
            front_end_to_adder_write <= ap_const_logic_1;
        else 
            front_end_to_adder_write <= ap_const_logic_0;
        end if; 
    end process;


    front_end_to_multiplier_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, front_end_to_multiplier_full_n, ap_predicate_op141_write_state6, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, and_ln68_1_reg_1272, rs_entry_op_0_load_reg_1294, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, and_ln68_3_reg_1300, rs_entry_op_1_load_reg_1304, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, and_ln68_5_reg_1310, rs_entry_op_2_load_reg_1314, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, and_ln68_7_reg_1320, rs_entry_op_3_load_reg_1324, ap_block_pp0_stage5, and_ln68_11_reg_1340, rs_entry_op_5_load_reg_1344, rs_multipliers_status_busy_0_load_reg_1285, rs_multipliers_status_busy_0_loc_0_reg_140, rs_multipliers_status_busy_0_loc_1_reg_232, rs_multipliers_status_busy_0_loc_2_reg_332, rs_multipliers_status_busy_0_loc_4_reg_532)
    begin
        if ((((ap_predicate_op141_write_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln68_11_reg_1340) and (rs_multipliers_status_busy_0_loc_4_reg_532 = ap_const_lv1_0) and (rs_entry_op_5_load_reg_1344 = ap_const_lv3_5)) or ((ap_const_lv1_1 = and_ln68_11_reg_1340) and (rs_multipliers_status_busy_0_loc_4_reg_532 = ap_const_lv1_0) and (rs_entry_op_5_load_reg_1344 = ap_const_lv3_4)))) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (((ap_const_lv1_1 = and_ln68_7_reg_1320) and (rs_multipliers_status_busy_0_loc_2_reg_332 = ap_const_lv1_0) and (rs_entry_op_3_load_reg_1324 = ap_const_lv3_5)) or ((ap_const_lv1_1 = and_ln68_7_reg_1320) and (rs_multipliers_status_busy_0_loc_2_reg_332 = ap_const_lv1_0) and (rs_entry_op_3_load_reg_1324 = ap_const_lv3_4)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((ap_const_lv1_1 = and_ln68_5_reg_1310) and (rs_multipliers_status_busy_0_loc_1_reg_232 = ap_const_lv1_0) and (rs_entry_op_2_load_reg_1314 = ap_const_lv3_5)) or ((ap_const_lv1_1 = and_ln68_5_reg_1310) and (rs_multipliers_status_busy_0_loc_1_reg_232 = ap_const_lv1_0) and (rs_entry_op_2_load_reg_1314 = ap_const_lv3_4)))) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (((ap_const_lv1_1 = and_ln68_3_reg_1300) and (rs_multipliers_status_busy_0_loc_0_reg_140 = ap_const_lv1_0) and (rs_entry_op_1_load_reg_1304 = ap_const_lv3_5)) or ((ap_const_lv1_1 = and_ln68_3_reg_1300) and (rs_multipliers_status_busy_0_loc_0_reg_140 = ap_const_lv1_0) and (rs_entry_op_1_load_reg_1304 = ap_const_lv3_4)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (((ap_const_lv1_1 = and_ln68_1_reg_1272) and (rs_multipliers_status_busy_0_load_reg_1285 = ap_const_lv1_0) and (rs_entry_op_0_load_reg_1294 = ap_const_lv3_5)) or ((ap_const_lv1_1 = and_ln68_1_reg_1272) and (rs_multipliers_status_busy_0_load_reg_1285 = ap_const_lv1_0) and (rs_entry_op_0_load_reg_1294 = ap_const_lv3_4)))))) then 
            front_end_to_multiplier_blk_n <= front_end_to_multiplier_full_n;
        else 
            front_end_to_multiplier_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    front_end_to_multiplier_din_assign_proc : process(ap_ce, p_1_fu_738_p6, or_ln174_1_fu_837_p2, or_ln174_3_fu_935_p2, or_ln174_5_fu_1033_p2, or_ln174_7_fu_1131_p2, or_ln174_9_fu_1241_p2, ap_condition_1388, ap_condition_1393, ap_condition_1398, ap_condition_1403, ap_condition_1408, ap_condition_1413)
    begin
        if ((ap_const_logic_1 = ap_ce)) then
            if ((ap_const_boolean_1 = ap_condition_1413)) then 
                front_end_to_multiplier_din <= or_ln174_9_fu_1241_p2;
            elsif ((ap_const_boolean_1 = ap_condition_1408)) then 
                front_end_to_multiplier_din <= or_ln174_7_fu_1131_p2;
            elsif ((ap_const_boolean_1 = ap_condition_1403)) then 
                front_end_to_multiplier_din <= or_ln174_5_fu_1033_p2;
            elsif ((ap_const_boolean_1 = ap_condition_1398)) then 
                front_end_to_multiplier_din <= or_ln174_3_fu_935_p2;
            elsif ((ap_const_boolean_1 = ap_condition_1393)) then 
                front_end_to_multiplier_din <= or_ln174_1_fu_837_p2;
            elsif ((ap_const_boolean_1 = ap_condition_1388)) then 
                front_end_to_multiplier_din <= p_1_fu_738_p6;
            else 
                front_end_to_multiplier_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            front_end_to_multiplier_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    front_end_to_multiplier_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_predicate_op141_write_state6, ap_block_pp0_stage5_11001, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_predicate_op177_write_state7, ap_block_pp0_stage0_11001, ap_predicate_op30_write_state2, ap_block_pp0_stage1_11001, ap_predicate_op57_write_state3, ap_block_pp0_stage2_11001, ap_predicate_op85_write_state4, ap_block_pp0_stage3_11001, ap_predicate_op113_write_state5, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_predicate_op141_write_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce)) or ((ap_predicate_op113_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce)) or ((ap_predicate_op85_write_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce)) or ((ap_predicate_op57_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or ((ap_predicate_op30_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_predicate_op177_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)))) then 
            front_end_to_multiplier_write <= ap_const_logic_1;
        else 
            front_end_to_multiplier_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln68_10_fu_1176_p2 <= "1" when (rs_entry_r1_stat_5 = ap_const_lv32_1) else "0";
    icmp_ln68_11_fu_1186_p2 <= "1" when (rs_entry_r2_stat_5 = ap_const_lv32_1) else "0";
    icmp_ln68_1_fu_700_p2 <= "1" when (rs_entry_r2_stat_0 = ap_const_lv32_1) else "0";
    icmp_ln68_2_fu_784_p2 <= "1" when (rs_entry_r1_stat_1 = ap_const_lv32_1) else "0";
    icmp_ln68_3_fu_794_p2 <= "1" when (rs_entry_r2_stat_1 = ap_const_lv32_1) else "0";
    icmp_ln68_4_fu_882_p2 <= "1" when (rs_entry_r1_stat_2 = ap_const_lv32_1) else "0";
    icmp_ln68_5_fu_892_p2 <= "1" when (rs_entry_r2_stat_2 = ap_const_lv32_1) else "0";
    icmp_ln68_6_fu_980_p2 <= "1" when (rs_entry_r1_stat_3 = ap_const_lv32_1) else "0";
    icmp_ln68_7_fu_990_p2 <= "1" when (rs_entry_r2_stat_3 = ap_const_lv32_1) else "0";
    icmp_ln68_8_fu_1078_p2 <= "1" when (rs_entry_r1_stat_4 = ap_const_lv32_1) else "0";
    icmp_ln68_9_fu_1088_p2 <= "1" when (rs_entry_r2_stat_4 = ap_const_lv32_1) else "0";
    icmp_ln68_fu_690_p2 <= "1" when (rs_entry_r1_stat_0 = ap_const_lv32_1) else "0";
    or_ln174_1_fu_837_p2 <= (tmp5_fu_824_p6 or ap_const_lv160_lc_2);
    or_ln174_2_fu_959_p2 <= (tmp3_fu_945_p6 or ap_const_lv160_lc_3);
    or_ln174_3_fu_935_p2 <= (tmp8_fu_922_p6 or ap_const_lv160_lc_3);
    or_ln174_4_fu_1057_p2 <= (tmp4_fu_1043_p6 or ap_const_lv160_lc_4);
    or_ln174_5_fu_1033_p2 <= (tmp6_fu_1020_p6 or ap_const_lv160_lc_4);
    or_ln174_6_fu_1155_p2 <= (tmp9_fu_1141_p6 or ap_const_lv160_lc_5);
    or_ln174_7_fu_1131_p2 <= (tmp_fu_1118_p6 or ap_const_lv160_lc_5);
    or_ln174_8_fu_1265_p2 <= (tmp1_fu_1251_p6 or ap_const_lv160_lc_6);
    or_ln174_9_fu_1241_p2 <= (tmp2_fu_1228_p6 or ap_const_lv160_lc_6);
    or_ln174_fu_861_p2 <= (tmp7_fu_847_p6 or ap_const_lv160_lc_2);
    p_1_fu_738_p6 <= ((((rs_entry_4_1_0 & rs_entry_3_1_0) & ap_const_lv29_0) & rs_entry_op_0_load_reg_1294) & ap_const_lv64_0);
    p_s_fu_755_p6 <= ((((rs_entry_4_1_0 & rs_entry_3_1_0) & ap_const_lv30_0) & trunc_ln174_fu_752_p1) & ap_const_lv64_0);
    rs_adders_status_busy_0_load_load_fu_718_p1 <= rs_adders_status_busy_0_i;

    rs_adders_status_busy_0_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, rs_adders_status_busy_0_i, ap_block_pp0_stage5, ap_phi_mux_rs_adders_status_busy_0_flag_5_phi_fu_656_p12)
    begin
        if (((ap_phi_mux_rs_adders_status_busy_0_flag_5_phi_fu_656_p12 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            rs_adders_status_busy_0_o <= ap_const_lv1_1;
        else 
            rs_adders_status_busy_0_o <= rs_adders_status_busy_0_i;
        end if; 
    end process;


    rs_adders_status_busy_0_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_ce, ap_phi_mux_rs_adders_status_busy_0_flag_5_phi_fu_656_p12)
    begin
        if (((ap_phi_mux_rs_adders_status_busy_0_flag_5_phi_fu_656_p12 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce))) then 
            rs_adders_status_busy_0_o_ap_vld <= ap_const_logic_1;
        else 
            rs_adders_status_busy_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rs_entry_op_0_load_load_fu_726_p1 <= rs_entry_op_0;
    rs_entry_op_1_load_load_fu_812_p1 <= rs_entry_op_1;
    rs_entry_op_2_load_load_fu_910_p1 <= rs_entry_op_2;
    rs_entry_op_3_load_load_fu_1008_p1 <= rs_entry_op_3;
    rs_entry_op_4_load_load_fu_1106_p1 <= rs_entry_op_4;
    rs_entry_op_5_load_load_fu_1204_p1 <= rs_entry_op_5;
    rs_multipliers_status_busy_0_load_load_fu_722_p1 <= rs_multipliers_status_busy_0_i;

    rs_multipliers_status_busy_0_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, rs_multipliers_status_busy_0_i, ap_block_pp0_stage5, ap_phi_mux_rs_multipliers_status_busy_0_flag_5_phi_fu_633_p12)
    begin
        if (((ap_phi_mux_rs_multipliers_status_busy_0_flag_5_phi_fu_633_p12 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            rs_multipliers_status_busy_0_o <= ap_const_lv1_1;
        else 
            rs_multipliers_status_busy_0_o <= rs_multipliers_status_busy_0_i;
        end if; 
    end process;


    rs_multipliers_status_busy_0_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_ce, ap_phi_mux_rs_multipliers_status_busy_0_flag_5_phi_fu_633_p12)
    begin
        if (((ap_phi_mux_rs_multipliers_status_busy_0_flag_5_phi_fu_633_p12 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce))) then 
            rs_multipliers_status_busy_0_o_ap_vld <= ap_const_logic_1;
        else 
            rs_multipliers_status_busy_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp1_fu_1251_p6 <= ((((rs_entry_4_1_5 & rs_entry_3_1_5) & ap_const_lv30_0) & trunc_ln174_5_fu_1248_p1) & ap_const_lv64_0);
    tmp2_fu_1228_p6 <= ((((rs_entry_4_1_5 & rs_entry_3_1_5) & ap_const_lv29_0) & rs_entry_op_5_load_reg_1344) & ap_const_lv64_0);
    tmp3_fu_945_p6 <= ((((rs_entry_4_1_2 & rs_entry_3_1_2) & ap_const_lv30_0) & trunc_ln174_2_fu_942_p1) & ap_const_lv64_0);
    tmp4_fu_1043_p6 <= ((((rs_entry_4_1_3 & rs_entry_3_1_3) & ap_const_lv30_0) & trunc_ln174_3_fu_1040_p1) & ap_const_lv64_0);
    tmp5_fu_824_p6 <= ((((rs_entry_4_1_1 & rs_entry_3_1_1) & ap_const_lv29_0) & rs_entry_op_1_load_reg_1304) & ap_const_lv64_0);
    tmp6_fu_1020_p6 <= ((((rs_entry_4_1_3 & rs_entry_3_1_3) & ap_const_lv29_0) & rs_entry_op_3_load_reg_1324) & ap_const_lv64_0);
    tmp7_fu_847_p6 <= ((((rs_entry_4_1_1 & rs_entry_3_1_1) & ap_const_lv30_0) & trunc_ln174_1_fu_844_p1) & ap_const_lv64_0);
    tmp8_fu_922_p6 <= ((((rs_entry_4_1_2 & rs_entry_3_1_2) & ap_const_lv29_0) & rs_entry_op_2_load_reg_1314) & ap_const_lv64_0);
    tmp9_fu_1141_p6 <= ((((rs_entry_4_1_4 & rs_entry_3_1_4) & ap_const_lv30_0) & trunc_ln174_4_fu_1138_p1) & ap_const_lv64_0);
    tmp_fu_1118_p6 <= ((((rs_entry_4_1_4 & rs_entry_3_1_4) & ap_const_lv29_0) & rs_entry_op_4_load_reg_1334) & ap_const_lv64_0);
    trunc_ln174_1_fu_844_p1 <= rs_entry_op_1_load_reg_1304(2 - 1 downto 0);
    trunc_ln174_2_fu_942_p1 <= rs_entry_op_2_load_reg_1314(2 - 1 downto 0);
    trunc_ln174_3_fu_1040_p1 <= rs_entry_op_3_load_reg_1324(2 - 1 downto 0);
    trunc_ln174_4_fu_1138_p1 <= rs_entry_op_4_load_reg_1334(2 - 1 downto 0);
    trunc_ln174_5_fu_1248_p1 <= rs_entry_op_5_load_reg_1344(2 - 1 downto 0);
    trunc_ln174_fu_752_p1 <= rs_entry_op_0_load_reg_1294(2 - 1 downto 0);
    xor_ln68_1_fu_774_p2 <= (rs_entry_valid_1 xor ap_const_lv1_1);
    xor_ln68_2_fu_872_p2 <= (rs_entry_valid_2 xor ap_const_lv1_1);
    xor_ln68_3_fu_970_p2 <= (rs_entry_valid_3 xor ap_const_lv1_1);
    xor_ln68_4_fu_1068_p2 <= (rs_entry_valid_4 xor ap_const_lv1_1);
    xor_ln68_5_fu_1166_p2 <= (rs_entry_valid_5 xor ap_const_lv1_1);
    xor_ln68_fu_680_p2 <= (rs_entry_valid_0 xor ap_const_lv1_1);
end behav;
