{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 216 03/06/2006 Service Pack 2.01 SJ Full Version " "Info: Version 5.1 Build 216 03/06/2006 Service Pack 2.01 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 11:30:50 2007 " "Info: Processing started: Fri Jan 19 11:30:50 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off config_controller_w_reload -c config_controller_w_reload " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off config_controller_w_reload -c config_controller_w_reload" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_CPLD " "Info: Assuming node \"clk_CPLD\" is an undefined clock" {  } { { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 103 2 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk_CPLD" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk_CPLD register State_Counting register eek_an_error 22.303 ns " "Info: Slack time is 22.303 ns for clock \"clk_CPLD\" between source register \"State_Counting\" and destination register \"eek_an_error\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "129.87 MHz 7.7 ns " "Info: Fmax is 129.87 MHz (period= 7.7 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "26.803 ns + Largest register register " "Info: + Largest register to register requirement is 26.803 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "30.003 ns + " "Info: + Setup relationship between source and destination is 30.003 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 30.003 ns " "Info: + Latch edge is 30.003 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk_CPLD 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk_CPLD\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk_CPLD 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk_CPLD\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_CPLD destination 2.600 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_CPLD\" to destination register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.700 ns) 1.700 ns clk_CPLD 1 CLK PIN_37 31 " "Info: 1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = PIN_37; Fanout = 31; CLK Node = 'clk_CPLD'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "" { clk_CPLD } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 2.600 ns eek_an_error 2 REG LC13 2 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 2.600 ns; Loc. = LC13; Fanout = 2; REG Node = 'eek_an_error'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "0.900 ns" { clk_CPLD eek_an_error } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 138 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns ( 100.00 % ) " "Info: Total cell delay = 2.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD eek_an_error } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out eek_an_error } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_CPLD source 2.600 ns - Longest register " "Info: - Longest clock path from clock \"clk_CPLD\" to source register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.700 ns) 1.700 ns clk_CPLD 1 CLK PIN_37 31 " "Info: 1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = PIN_37; Fanout = 31; CLK Node = 'clk_CPLD'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "" { clk_CPLD } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 2.600 ns State_Counting 2 REG LC16 24 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 2.600 ns; Loc. = LC16; Fanout = 24; REG Node = 'State_Counting'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "0.900 ns" { clk_CPLD State_Counting } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 135 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns ( 100.00 % ) " "Info: Total cell delay = 2.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD State_Counting } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out State_Counting } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD eek_an_error } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out eek_an_error } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD State_Counting } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out State_Counting } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.200 ns - " "Info: - Micro clock to output delay of source is 1.200 ns" {  } { { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 135 3 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.000 ns - " "Info: - Micro setup delay of destination is 2.000 ns" {  } { { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 138 3 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD eek_an_error } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out eek_an_error } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD State_Counting } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out State_Counting } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.500 ns - Longest register register " "Info: - Longest register to register delay is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns State_Counting 1 REG LC16 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC16; Fanout = 24; REG Node = 'State_Counting'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "" { State_Counting } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 135 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.500 ns) 4.500 ns eek_an_error 2 REG LC13 2 " "Info: 2: + IC(2.000 ns) + CELL(2.500 ns) = 4.500 ns; Loc. = LC13; Fanout = 2; REG Node = 'eek_an_error'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "4.500 ns" { State_Counting eek_an_error } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 138 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.500 ns ( 55.56 % ) " "Info: Total cell delay = 2.500 ns ( 55.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 44.44 % ) " "Info: Total interconnect delay = 2.000 ns ( 44.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "4.500 ns" { State_Counting eek_an_error } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.500 ns" { State_Counting eek_an_error } { 0.000ns 2.000ns } { 0.000ns 2.500ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD eek_an_error } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out eek_an_error } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD State_Counting } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out State_Counting } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "4.500 ns" { State_Counting eek_an_error } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.500 ns" { State_Counting eek_an_error } { 0.000ns 2.000ns } { 0.000ns 2.500ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk_CPLD register address_counter:The_Address_Counter\|lpm_counter:lpm_counter_component\|dffs\[17\] register counter_wrapped 2.9 ns " "Info: Minimum slack time is 2.9 ns for clock \"clk_CPLD\" between source register \"address_counter:The_Address_Counter\|lpm_counter:lpm_counter_component\|dffs\[17\]\" and destination register \"counter_wrapped\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.700 ns + Shortest register register " "Info: + Shortest register to register delay is 2.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns address_counter:The_Address_Counter\|lpm_counter:lpm_counter_component\|dffs\[17\] 1 REG LC49 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC49; Fanout = 3; REG Node = 'address_counter:The_Address_Counter\|lpm_counter:lpm_counter_component\|dffs\[17\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "" { address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17] } "NODE_NAME" } "" } } { "lpm_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/lpm_counter.tdf" 268 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.000 ns) 2.700 ns counter_wrapped 2 REG LC50 2 " "Info: 2: + IC(1.700 ns) + CELL(1.000 ns) = 2.700 ns; Loc. = LC50; Fanout = 2; REG Node = 'counter_wrapped'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.700 ns" { address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17] counter_wrapped } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 140 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.000 ns ( 37.04 % ) " "Info: Total cell delay = 1.000 ns ( 37.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns ( 62.96 % ) " "Info: Total interconnect delay = 1.700 ns ( 62.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.700 ns" { address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17] counter_wrapped } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.700 ns" { address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17] counter_wrapped } { 0.000ns 1.700ns } { 0.000ns 1.000ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.200 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.200 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk_CPLD 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk_CPLD\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk_CPLD 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk_CPLD\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_CPLD destination 2.600 ns + Longest register " "Info: + Longest clock path from clock \"clk_CPLD\" to destination register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.700 ns) 1.700 ns clk_CPLD 1 CLK PIN_37 31 " "Info: 1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = PIN_37; Fanout = 31; CLK Node = 'clk_CPLD'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "" { clk_CPLD } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 2.600 ns counter_wrapped 2 REG LC50 2 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 2.600 ns; Loc. = LC50; Fanout = 2; REG Node = 'counter_wrapped'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "0.900 ns" { clk_CPLD counter_wrapped } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 140 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns ( 100.00 % ) " "Info: Total cell delay = 2.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD counter_wrapped } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out counter_wrapped } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_CPLD source 2.600 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_CPLD\" to source register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.700 ns) 1.700 ns clk_CPLD 1 CLK PIN_37 31 " "Info: 1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = PIN_37; Fanout = 31; CLK Node = 'clk_CPLD'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "" { clk_CPLD } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 2.600 ns address_counter:The_Address_Counter\|lpm_counter:lpm_counter_component\|dffs\[17\] 2 REG LC49 3 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 2.600 ns; Loc. = LC49; Fanout = 3; REG Node = 'address_counter:The_Address_Counter\|lpm_counter:lpm_counter_component\|dffs\[17\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "0.900 ns" { clk_CPLD address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17] } "NODE_NAME" } "" } } { "lpm_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/lpm_counter.tdf" 268 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns ( 100.00 % ) " "Info: Total cell delay = 2.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD counter_wrapped } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out counter_wrapped } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.200 ns - " "Info: - Micro clock to output delay of source is 1.200 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/lpm_counter.tdf" 268 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.000 ns + " "Info: + Micro hold delay of destination is 1.000 ns" {  } { { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 140 3 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD counter_wrapped } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out counter_wrapped } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.700 ns" { address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17] counter_wrapped } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.700 ns" { address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17] counter_wrapped } { 0.000ns 1.700ns } { 0.000ns 1.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD counter_wrapped } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out counter_wrapped } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "State_Counting Apex_CONF_DONE clk_CPLD 4.700 ns register " "Info: tsu for register \"State_Counting\" (data pin = \"Apex_CONF_DONE\", clock pin = \"clk_CPLD\") is 4.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.300 ns + Longest pin register " "Info: + Longest pin to register delay is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.700 ns) 1.700 ns Apex_CONF_DONE 1 PIN PIN_38 2 " "Info: 1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = PIN_38; Fanout = 2; PIN Node = 'Apex_CONF_DONE'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "" { Apex_CONF_DONE } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 117 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(2.500 ns) 5.300 ns State_Counting 2 REG LC16 24 " "Info: 2: + IC(1.100 ns) + CELL(2.500 ns) = 5.300 ns; Loc. = LC16; Fanout = 24; REG Node = 'State_Counting'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "3.600 ns" { Apex_CONF_DONE State_Counting } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 135 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.200 ns ( 79.25 % ) " "Info: Total cell delay = 4.200 ns ( 79.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 20.75 % ) " "Info: Total interconnect delay = 1.100 ns ( 20.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "5.300 ns" { Apex_CONF_DONE State_Counting } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.300 ns" { Apex_CONF_DONE Apex_CONF_DONE~out State_Counting } { 0.000ns 0.000ns 1.100ns } { 0.000ns 1.700ns 2.500ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.000 ns + " "Info: + Micro setup delay of destination is 2.000 ns" {  } { { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 135 3 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_CPLD destination 2.600 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_CPLD\" to destination register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.700 ns) 1.700 ns clk_CPLD 1 CLK PIN_37 31 " "Info: 1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = PIN_37; Fanout = 31; CLK Node = 'clk_CPLD'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "" { clk_CPLD } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 2.600 ns State_Counting 2 REG LC16 24 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 2.600 ns; Loc. = LC16; Fanout = 24; REG Node = 'State_Counting'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "0.900 ns" { clk_CPLD State_Counting } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 135 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns ( 100.00 % ) " "Info: Total cell delay = 2.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD State_Counting } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out State_Counting } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "5.300 ns" { Apex_CONF_DONE State_Counting } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.300 ns" { Apex_CONF_DONE Apex_CONF_DONE~out State_Counting } { 0.000ns 0.000ns 1.100ns } { 0.000ns 1.700ns 2.500ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD State_Counting } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out State_Counting } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_CPLD Apex_DCLK State_Counting 10.500 ns register " "Info: tco from clock \"clk_CPLD\" to destination pin \"Apex_DCLK\" through register \"State_Counting\" is 10.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_CPLD source 2.600 ns + Longest register " "Info: + Longest clock path from clock \"clk_CPLD\" to source register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.700 ns) 1.700 ns clk_CPLD 1 CLK PIN_37 31 " "Info: 1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = PIN_37; Fanout = 31; CLK Node = 'clk_CPLD'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "" { clk_CPLD } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 2.600 ns State_Counting 2 REG LC16 24 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 2.600 ns; Loc. = LC16; Fanout = 24; REG Node = 'State_Counting'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "0.900 ns" { clk_CPLD State_Counting } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 135 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns ( 100.00 % ) " "Info: Total cell delay = 2.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD State_Counting } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out State_Counting } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.200 ns + " "Info: + Micro clock to output delay of source is 1.200 ns" {  } { { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 135 3 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.700 ns + Longest register pin " "Info: + Longest register to pin delay is 6.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns State_Counting 1 REG LC16 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC16; Fanout = 24; REG Node = 'State_Counting'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "" { State_Counting } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 135 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(3.400 ns) 5.400 ns dclk~8 2 COMB LC53 1 " "Info: 2: + IC(2.000 ns) + CELL(3.400 ns) = 5.400 ns; Loc. = LC53; Fanout = 1; COMB Node = 'dclk~8'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "5.400 ns" { State_Counting dclk~8 } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 6.700 ns Apex_DCLK 3 PIN PIN_31 0 " "Info: 3: + IC(0.000 ns) + CELL(1.300 ns) = 6.700 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'Apex_DCLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "1.300 ns" { dclk~8 Apex_DCLK } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 403 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 70.15 % ) " "Info: Total cell delay = 4.700 ns ( 70.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 29.85 % ) " "Info: Total interconnect delay = 2.000 ns ( 29.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "6.700 ns" { State_Counting dclk~8 Apex_DCLK } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.700 ns" { State_Counting dclk~8 Apex_DCLK } { 0.000ns 2.000ns 0.000ns } { 0.000ns 3.400ns 1.300ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD State_Counting } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out State_Counting } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "6.700 ns" { State_Counting dclk~8 Apex_DCLK } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.700 ns" { State_Counting dclk~8 Apex_DCLK } { 0.000ns 2.000ns 0.000ns } { 0.000ns 3.400ns 1.300ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "State_Counting Apex_CONF_DONE clk_CPLD -1.700 ns register " "Info: th for register \"State_Counting\" (data pin = \"Apex_CONF_DONE\", clock pin = \"clk_CPLD\") is -1.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_CPLD destination 2.600 ns + Longest register " "Info: + Longest clock path from clock \"clk_CPLD\" to destination register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.700 ns) 1.700 ns clk_CPLD 1 CLK PIN_37 31 " "Info: 1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = PIN_37; Fanout = 31; CLK Node = 'clk_CPLD'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "" { clk_CPLD } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 2.600 ns State_Counting 2 REG LC16 24 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 2.600 ns; Loc. = LC16; Fanout = 24; REG Node = 'State_Counting'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "0.900 ns" { clk_CPLD State_Counting } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 135 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns ( 100.00 % ) " "Info: Total cell delay = 2.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD State_Counting } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out State_Counting } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.000 ns + " "Info: + Micro hold delay of destination is 1.000 ns" {  } { { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 135 3 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.700 ns) 1.700 ns Apex_CONF_DONE 1 PIN PIN_38 2 " "Info: 1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = PIN_38; Fanout = 2; PIN Node = 'Apex_CONF_DONE'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "" { Apex_CONF_DONE } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 117 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(2.500 ns) 5.300 ns State_Counting 2 REG LC16 24 " "Info: 2: + IC(1.100 ns) + CELL(2.500 ns) = 5.300 ns; Loc. = LC16; Fanout = 24; REG Node = 'State_Counting'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "3.600 ns" { Apex_CONF_DONE State_Counting } "NODE_NAME" } "" } } { "config_controller_w_reload.tdf" "" { Text "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/config_controller_w_reload.tdf" 135 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.200 ns ( 79.25 % ) " "Info: Total cell delay = 4.200 ns ( 79.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 20.75 % ) " "Info: Total interconnect delay = 1.100 ns ( 20.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "5.300 ns" { Apex_CONF_DONE State_Counting } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.300 ns" { Apex_CONF_DONE Apex_CONF_DONE~out State_Counting } { 0.000ns 0.000ns 1.100ns } { 0.000ns 1.700ns 2.500ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "2.600 ns" { clk_CPLD State_Counting } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out State_Counting } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "config_controller_w_reload" "UNKNOWN" "V1" "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/db/config_controller_w_reload.quartus_db" { Floorplan "D:/qdesigns_5_1/MAX_devices/MAX_7064_FLASH_config_controller_w_reload/" "" "5.300 ns" { Apex_CONF_DONE State_Counting } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.300 ns" { Apex_CONF_DONE Apex_CONF_DONE~out State_Counting } { 0.000ns 0.000ns 1.100ns } { 0.000ns 1.700ns 2.500ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 11:30:50 2007 " "Info: Processing ended: Fri Jan 19 11:30:50 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
