`timescale 1ns/1ps

module reg_file_tb();
	
	reg reset, clk, WE3;
 
	reg [4:0] A1, A2, A3;
 
	reg signed [31:0] WD3;
 
	wire reg RD1, RD2;
 
	always #10 clk <= ~ clk;
 
 initial
 begin
 clk <= 1'd0;
  <= 1'd1;
 clr_n <= 1'd1;
 

 #20
 load_n <= 1'd0;
 clr_n <= 1'd1;
 
 #50
 load_n <= 1'd0;
 clr_n <= 1'd0;
 
 end
 
 cont_sincrono cont_sincrono ( 
										.load_n ( load_n ),
										.clr_n ( clr_n ),
										.ENP ( ENP ),
										.ENT (ENT ),
										.clk ( clk ),
										.D ( D ),
										.Q ( Q ),
										.RCO ( RCO )
										);
										
			
endmodule
 