
---------- Begin Simulation Statistics ----------
final_tick                               2513806989500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 232913                       # Simulator instruction rate (inst/s)
host_mem_usage                                4538200                       # Number of bytes of host memory used
host_op_rate                                   424349                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5581.48                       # Real time elapsed on the host
host_tick_rate                              169736443                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000006                       # Number of instructions simulated
sim_ops                                    2368493498                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.947380                       # Number of seconds simulated
sim_ticks                                947380047500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16407239                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      32811680                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           16                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     17466485                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    233901221                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     64880554                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    124597490                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     59716936                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     250657676                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       9998224                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      8199336                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       508969309                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      318427956                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     17466493                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         65048700                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     21090735                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    763497040                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000004                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    438832257                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1772254547                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.247612                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.110530                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   1642546491     92.68%     92.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     44833726      2.53%     95.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     12680035      0.72%     95.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     27788324      1.57%     97.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      7265017      0.41%     97.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      9707881      0.55%     98.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5448230      0.31%     98.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7       894108      0.05%     98.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     21090735      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1772254547                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       388440                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       437417799                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            91658120                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       818560      0.19%      0.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    329029573     74.98%     75.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        13175      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     91658120     20.89%     96.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     17312829      3.95%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    438832257                       # Class of committed instruction
system.switch_cpus_1.commit.refs            108970949                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           438832257                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     7.579040                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.579040                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   1601262913                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1441447640                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       79325304                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       151456369                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     17511946                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     45203552                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         177553604                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses            20764030                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          35502432                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              314964                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         250657676                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       103474260                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          1762583994                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2858889                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            987395648                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          162                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      35023892                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.132290                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    114663985                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     74878778                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.521119                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1894760095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.925374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.406537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     1619917610     85.49%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11243729      0.59%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       18176871      0.96%     87.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       13399589      0.71%     87.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       19939345      1.05%     88.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       24654453      1.30%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6938040      0.37%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       23015307      1.21%     91.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      157475151      8.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1894760095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts     24449799                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      115864658                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.536326                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          291351776                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         35502432                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     995438264                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    226638946                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1541785                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     60099330                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1201039622                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    255849344                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     35123433                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1016209434                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      8531687                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    120721162                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     17511946                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    135292937                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     11162495                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      4027617                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        43525                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        56270                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    134980826                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     42786501                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        56270                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     21524203                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      2925596                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       986060147                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           901989497                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.663374                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       654126971                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.476044                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            909443026                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1311449853                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     745248069                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.131943                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.131943                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      6981937      0.66%      0.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    743298834     70.70%     71.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        22598      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     71.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    262227564     24.94%     96.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38801934      3.69%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1051332867                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          29130339                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.027708                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      11712836     40.21%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     40.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     16646530     57.14%     97.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       770973      2.65%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1073481269                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4044678446                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    901989497                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1963295157                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1201039622                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1051332867                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    762207361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     18122278                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   1044844464                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1894760095                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.554863                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.468052                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   1562438116     82.46%     82.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     95583073      5.04%     87.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     58856055      3.11%     90.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     47230619      2.49%     93.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     43067454      2.27%     95.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     34116001      1.80%     97.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     30318204      1.60%     98.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13617802      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      9532771      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1894760095                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.554863                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         103474318                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  60                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     21657013                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     22346947                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    226638946                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     60099330                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     573730072                       # number of misc regfile reads
system.switch_cpus_1.numCycles             1894760095                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    1372701530                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    531324818                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    107294749                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       99853701                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    143684555                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents     10169845                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   3473071202                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1345819465                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1585573503                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       166919970                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     12095454                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     17511946                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    237772938                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     1054248672                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1865580128                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       240719848                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2953493109                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2528351090                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31214079                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        13639                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     57173033                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          13639                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     26354344                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops      2072404                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     48923064                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops        2072404                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           16135331                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4027751                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12379467                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               21                       # Transaction distribution
system.membus.trans_dist::ReadExReq            269110                       # Transaction distribution
system.membus.trans_dist::ReadExResp           269110                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      16135331                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     49216121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     49216121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49216121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1307660288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1307660288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1307660288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16404462                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16404462    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16404462                       # Request fanout histogram
system.membus.reqLayer2.occupancy         53296118500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        89486191250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 2513806989500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 2513806989500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          24980286                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10327028                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21797317                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5255125                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5255125                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           978668                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          978668                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24980286                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     88387106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              88387112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2060329088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2060329344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6165393                       # Total snoops (count)
system.tol2bus.snoopTraffic                 261973632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         37379472                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000365                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019098                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               37365833     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13639      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           37379472                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        34820208500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41565990500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data      3390234                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3390234                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data      3390234                       # number of overall hits
system.l2.overall_hits::total                 3390234                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     22568718                       # number of demand (read+write) misses
system.l2.demand_misses::total               22568720                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     22568718                       # number of overall misses
system.l2.overall_misses::total              22568720                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       186000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 2023208308500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2023208494500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       186000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 2023208308500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2023208494500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     25958952                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25958954                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     25958952                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25958954                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.869400                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.869400                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.869400                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.869400                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst        93000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 89646.576669                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89646.576966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst        93000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 89646.576669                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89646.576966                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4093017                       # number of writebacks
system.l2.writebacks::total                   4093017                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     22568718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          22568720                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     22568718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22568720                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       166000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 1797521128500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1797521294500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       166000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 1797521128500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1797521294500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.869400                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.869400                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.869400                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.869400                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        83000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 79646.576669                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79646.576966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        83000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 79646.576669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79646.576966                       # average overall mshr miss latency
system.l2.replacements                        4093019                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6233690                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6233690                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6233690                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6233690                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     18475824                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      18475824                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      1469624                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              1469624                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data      3785501                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            3785501                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      5255125                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5255125                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.720345                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.720345                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data      3785501                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       3785501                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data  62480007000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  62480007000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.720345                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.720345                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16505.082683                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16505.082683                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       670968                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                670968                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       307700                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              307700                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  27509061500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27509061500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       978668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            978668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.314407                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.314407                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 89402.214820                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89402.214820                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       307700                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         307700                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  24432061500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24432061500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.314407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.314407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 79402.214820                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79402.214820                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data      2719266                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2719266                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     22261018                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         22261020                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       186000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 1995699247000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 1995699433000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     24980284                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24980286                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.891144                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891144                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        93000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 89649.954328                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89649.954629                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     22261018                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     22261020                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       166000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1773089067000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 1773089233000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.891144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        83000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 79649.954328                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79649.954629                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4054.792071                       # Cycle average of tags in use
system.l2.tags.total_refs                    12348499                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6237707                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.979654                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4054.792071                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.989939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989939                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3373                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          131                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 463617956                       # Number of tag accesses
system.l2.tags.data_accesses                463617956                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      6164279                       # number of demand (read+write) hits
system.l3.demand_hits::total                  6164279                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      6164279                       # number of overall hits
system.l3.overall_hits::total                 6164279                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data     16404439                       # number of demand (read+write) misses
system.l3.demand_misses::total               16404441                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data     16404439                       # number of overall misses
system.l3.overall_misses::total              16404441                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       154000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 1584517939500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     1584518093500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       154000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 1584517939500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    1584518093500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            2                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     22568718                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             22568720                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            2                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     22568718                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            22568720                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.726866                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.726866                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.726866                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.726866                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst        77000                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 96590.803227                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 96590.800839                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst        77000                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 96590.803227                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 96590.800839                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             4027751                       # number of writebacks
system.l3.writebacks::total                   4027751                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data     16404439                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          16404441                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data     16404439                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         16404441                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       134000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 1420473549500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 1420473683500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       134000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 1420473549500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 1420473683500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.726866                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.726866                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.726866                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.726866                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        67000                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 86590.803227                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 86590.800839                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        67000                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 86590.803227                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 86590.800839                       # average overall mshr miss latency
system.l3.replacements                       18478381                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      4093017                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          4093017                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      4093017                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      4093017                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          920                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           920                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data      3785480                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total              3785480                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data           21                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 21                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data      3785501                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total          3785501                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000006                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000006                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data           21                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            21                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       399500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       399500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000006                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19023.809524                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19023.809524                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        38590                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 38590                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       269110                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              269110                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  22102021500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   22102021500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       307700                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            307700                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.874586                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.874586                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82130.063914                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82130.063914                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       269110                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         269110                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  19410921500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  19410921500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.874586                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.874586                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72130.063914                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72130.063914                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      6125689                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            6125689                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data     16135329                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total         16135331                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       154000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 1562415918000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 1562416072000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     22261018                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       22261020                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.724824                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.724824                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        77000                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 96831.983903                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 96831.981445                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data     16135329                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total     16135331                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       134000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1401062628000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 1401062762000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.724824                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.724824                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        67000                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 86831.983903                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 86831.981445                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l3.tags.total_refs                    48974023                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  18494765                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.647994                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1574.090429                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data     9.297644                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.001809                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 14800.610118                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.096075                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.000567                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.903358                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1719                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        12800                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1700                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 801247405                       # Number of tag accesses
system.l3.tags.data_accesses                801247405                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          22261020                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      8120768                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        32926456                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq         3785501                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp        3785501                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           307700                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          307700                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      22261020                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     75277285                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1706351168                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        18478381                       # Total snoops (count)
system.tol3bus.snoopTraffic                 257776064                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         44832602                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.046225                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.209973                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               42760198     95.38%     95.38% # Request fanout histogram
system.tol3bus.snoop_fanout::1                2072404      4.62%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           44832602                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        28554549000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       35745830500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   1049884096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1049884224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    257776064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       257776064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     16404439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16404441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4027751                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4027751                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst          135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1108197390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1108197525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst          135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      272093617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            272093617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      272093617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst          135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1108197390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1380291142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4027751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  16401894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000638443250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       248676                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       248676                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            34330092                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3786183                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16404441                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4027751                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16404441                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4027751                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2545                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1026245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1023697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1023039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1039855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1036629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1030721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1024518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1023389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1023643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1029291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1029200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1024144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1016597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1015314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1021012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1014602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            255575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            251146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            255829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            258047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            248957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            248381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            249668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            248160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            248447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            252366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           251394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           251123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           253545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           251088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           254259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           249745                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 432805821000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                82009480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            740341371000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26387.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45137.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6117920                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  494299                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 37.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                12.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16404441                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4027751                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7025316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6089674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2853178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  433728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 178062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 237236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 250156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 253656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 255750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 256671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 257580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 257321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 255938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 254947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 254956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 258013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 265853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 254425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 251187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 249065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     13817399                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     94.626726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.848564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   113.923024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11158627     80.76%     80.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2180833     15.78%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       170035      1.23%     97.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56448      0.41%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        45629      0.33%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37076      0.27%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        31872      0.23%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27383      0.20%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       109496      0.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     13817399                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       248676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.956860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.006028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         207324     83.37%     83.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        21427      8.62%     91.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         6327      2.54%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         4168      1.68%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         2975      1.20%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         1980      0.80%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         1392      0.56%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         1069      0.43%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          670      0.27%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          463      0.19%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          311      0.13%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          199      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          145      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           79      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           59      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           33      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           22      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           14      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        248676                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       248676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.196698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.184556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.655009                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           225377     90.63%     90.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4640      1.87%     92.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12734      5.12%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4985      2.00%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              854      0.34%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               82      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        248676                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1049721344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  162880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               257774720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1049884224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            257776064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1108.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       272.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1108.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    272.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  947395169000                       # Total gap between requests
system.mem_ctrls.avgGap                      46367.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   1049721216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    257774720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 135.109452999114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1108025463.244728088379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 272092198.564061462879                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     16404439                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4027751                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst        51250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 740341319750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 23310665758250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     25625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     45130.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5787514.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    32.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          49299807900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          26203454145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         58360953420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10502467740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     74785092720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     406980848730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21073223520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       647205848175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        683.153345                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  51149574250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31634980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 864595493250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          49356478080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          26233575060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         58748584020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10522282860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74785092720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     407217462570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20873969760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       647737445070                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        683.714468                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  50648521250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31634980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 865096546250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1298625112                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     62035109                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    103474256                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1464134477                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1298625112                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     62035109                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    103474256                       # number of overall hits
system.cpu.icache.overall_hits::total      1464134477                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1082                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1086                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1082                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::total          1086                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       291000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       291000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       291000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       291000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1298626194                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     62035109                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    103474260                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1464135563                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1298626194                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     62035109                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    103474260                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1464135563                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst        72750                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   267.955801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst        72750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   267.955801                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          572                       # number of writebacks
system.cpu.icache.writebacks::total               572                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       189000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       189000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       189000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       189000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        94500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        94500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        94500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        94500                       # average overall mshr miss latency
system.cpu.icache.replacements                    572                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1298625112                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     62035109                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    103474256                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1464134477                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1082                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1086                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       291000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       291000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1298626194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     62035109                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    103474260                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1464135563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst        72750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   267.955801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       189000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       189000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst        94500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        94500                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.995954                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1464135561                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1084                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1350678.561808                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.242215                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     0.753739                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998520                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.001472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       11713085588                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      11713085588                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    317872945                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15594037                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    109344852                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        442811834                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    317872945                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15594037                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    109344852                       # number of overall hits
system.cpu.dcache.overall_hits::total       442811834                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     65296186                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6138156                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     71073899                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      142508241                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     65296186                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6138156                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     71073899                       # number of overall misses
system.cpu.dcache.overall_misses::total     142508241                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 418541665500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 5016150049071                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5434691714571                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 418541665500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 5016150049071                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5434691714571                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383169131                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21732193                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    180418751                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    585320075                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383169131                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21732193                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    180418751                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    585320075                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.170411                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.282445                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.393939                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243471                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.170411                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.282445                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.393939                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243471                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68186.873305                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 70576.542439                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38135.982007                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68186.873305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 70576.542439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38135.982007                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    464167008                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1269310                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          11859704                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           11114                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.138161                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   114.208206                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     19926259                       # number of writebacks
system.cpu.dcache.writebacks::total          19926259                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     39861384                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     39861384                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     39861384                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     39861384                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6138156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     31212515                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     37350671                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6138156                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     31212515                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     37350671                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 412403509500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 2216546508571                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2628950018071                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 412403509500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 2216546508571                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2628950018071                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.282445                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.173000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063812                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.282445                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.173000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063812                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67186.873305                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71014.671793                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70385.616849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67186.873305                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71014.671793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70385.616849                       # average overall mshr miss latency
system.cpu.dcache.replacements               85903360                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231979380                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13404187                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     98265816                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       343649383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     52843703                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4897987                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     64840106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     122581796                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 387116853000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 4857269873500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5244386726500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    284823083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18302174                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    163105922                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    466231179                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.185532                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.267618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.397534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.262921                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 79035.908629                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 74911.504209                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42782.753212                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     39857250                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     39857250                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4897987                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     24982856                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     29880843                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 382218866000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 2063933344000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2446152210000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.267618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.153170                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.064090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78035.908629                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 82613.987128                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81863.560877                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     85893565                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2189850                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     11079036                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       99162451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     12452483                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1240169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      6233793                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     19926445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  31424812500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 158880175571                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 190304988071                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     98346048                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3430019                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     17312829                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    119088896                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.126619                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.361563                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.360068                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.167324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 25339.137247                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 25486.918730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9550.373289                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4134                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4134                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1240169                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      6229659                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7469828                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  30184643500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 152613164571                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 182797808071                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.361563                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.359829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 24339.137247                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 24497.836009                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24471.488242                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.997088                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           547450765                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          85903872                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.372830                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   217.987926                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   101.053470                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   192.955692                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.425758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.197370                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.376867                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2427184172                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2427184172                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2513806989500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1070247887000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1443559102500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
