# do sim.do
# vsim -c work.tb_shift_register 
# Start time: 00:13:56 on Apr 22,2025
# Loading sv_std.std
# Loading work.tb_shift_register
# Loading work.shift_register
# ------------------------------------------------
#  Time	| load	| data_in	| serial_out	| shift_register
#  ----	| ----	| -------	| ----------	| --------------
#    35	| 0	| 01010101	| 0		| 01010101
#    45	| 0	| 01010101	| 1		| 00101010
#    55	| 0	| 01010101	| 0		| 00010101
#    65	| 0	| 01010101	| 1		| 00001010
#    75	| 0	| 01010101	| 0		| 00000101
#    85	| 0	| 01010101	| 1		| 00000010
#    95	| 0	| 01010101	| 0		| 00000001
#   105	| 0	| 01010101	| 1		| 00000000
#   115	| 0	| 01010101	| 0		| 00000000
#   125	| 0	| 01010101	| 0		| 00000000
# ------------------------------------------------
# ** Note: $finish    : tb_shift_register.sv(40)
#    Time: 125 ps  Iteration: 1  Instance: /tb_shift_register
# End time: 00:13:56 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
