

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Wed Nov  1 04:13:59 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  2464156836|  2464287396|  24.642 sec|  24.643 sec|  2464156837|  2464287397|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_ftmap" [src/srcnn.cpp:6]   --->   Operation 23 'read' 'output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_weights" [src/srcnn.cpp:6]   --->   Operation 24 'read' 'conv3_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%conv2_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_output_ftmap" [src/srcnn.cpp:6]   --->   Operation 25 'read' 'conv2_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_weights" [src/srcnn.cpp:6]   --->   Operation 26 'read' 'conv2_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%conv1_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_output_ftmap" [src/srcnn.cpp:6]   --->   Operation 27 'read' 'conv1_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_weights" [src/srcnn.cpp:6]   --->   Operation 28 'read' 'conv1_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_ftmap" [src/srcnn.cpp:6]   --->   Operation 29 'read' 'input_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_output_ftmap_read, i32 2, i32 63" [src/srcnn.cpp:38]   --->   Operation 30 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_ftmap_read, i32 2, i32 63" [src/srcnn.cpp:39]   --->   Operation 31 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i62 %trunc_ln" [src/srcnn.cpp:38]   --->   Operation 32 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 %sext_ln38" [src/srcnn.cpp:38]   --->   Operation 33 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %output_r_addr, i32 2080800" [src/srcnn.cpp:38]   --->   Operation 34 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln38 = call void @srcnn_Pipeline_1, i32 %output_r, i62 %trunc_ln" [src/srcnn.cpp:38]   --->   Operation 35 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln38 = call void @srcnn_Pipeline_1, i32 %output_r, i62 %trunc_ln" [src/srcnn.cpp:38]   --->   Operation 36 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 37 [5/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/srcnn.cpp:39]   --->   Operation 37 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 38 [4/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/srcnn.cpp:39]   --->   Operation 38 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 39 [3/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/srcnn.cpp:39]   --->   Operation 39 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 40 [2/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/srcnn.cpp:39]   --->   Operation 40 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 41 [1/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/srcnn.cpp:39]   --->   Operation 41 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i62 %trunc_ln1" [src/srcnn.cpp:39]   --->   Operation 42 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%output_r_addr_1 = getelementptr i32 %output_r, i64 %sext_ln39" [src/srcnn.cpp:39]   --->   Operation 43 'getelementptr' 'output_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (7.30ns)   --->   "%empty_66 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %output_r_addr_1, i32 65025" [src/srcnn.cpp:39]   --->   Operation 44 'writereq' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln39 = call void @srcnn_Pipeline_2, i32 %output_r, i62 %trunc_ln1" [src/srcnn.cpp:39]   --->   Operation 45 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln39 = call void @srcnn_Pipeline_2, i32 %output_r, i62 %trunc_ln1" [src/srcnn.cpp:39]   --->   Operation 46 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 47 [5/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_1" [src/srcnn.cpp:42]   --->   Operation 47 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 48 [4/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_1" [src/srcnn.cpp:42]   --->   Operation 48 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 49 [3/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_1" [src/srcnn.cpp:42]   --->   Operation 49 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 50 [2/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_1" [src/srcnn.cpp:42]   --->   Operation 50 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 51 [1/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_1" [src/srcnn.cpp:42]   --->   Operation 51 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln42 = call void @conv1, i32 %input_r, i64 %input_ftmap_read, i32 %params, i64 %conv1_weights_read, i32 %conv1_biases, i32 %output_r, i64 %conv1_output_ftmap_read, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/srcnn.cpp:42]   --->   Operation 52 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln42 = call void @conv1, i32 %input_r, i64 %input_ftmap_read, i32 %params, i64 %conv1_weights_read, i32 %conv1_biases, i32 %output_r, i64 %conv1_output_ftmap_read, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/srcnn.cpp:42]   --->   Operation 53 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln45 = call void @conv2, i32 %output_r, i64 %conv1_output_ftmap_read, i32 %params, i64 %conv2_weights_read, i32 %conv2_biases, i64 %conv2_output_ftmap_read, i32 %input_fm_buffer_1, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7, i32 %output_fm_buffer" [src/srcnn.cpp:45]   --->   Operation 54 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln45 = call void @conv2, i32 %output_r, i64 %conv1_output_ftmap_read, i32 %params, i64 %conv2_weights_read, i32 %conv2_biases, i64 %conv2_output_ftmap_read, i32 %input_fm_buffer_1, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7, i32 %output_fm_buffer" [src/srcnn.cpp:45]   --->   Operation 55 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 56 [1/1] (0.00ns)   --->   "%conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases"   --->   Operation 56 'read' 'conv3_biases_read' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 57 [1/1] (0.00ns)   --->   "%empty_68 = bitcast i32 %conv3_biases_read"   --->   Operation 57 'bitcast' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln48 = call void @conv3, i32 %output_r, i64 %conv2_output_ftmap_read, i32 %params, i64 %conv3_weights_read, i32 %empty_68, i64 %output_ftmap_read, i32 %input_fm_buffer, i32 %output_fm_buffer_0" [src/srcnn.cpp:48]   --->   Operation 58 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 59 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_35" [src/srcnn.cpp:6]   --->   Operation 59 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_18, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_28, void @empty_10, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %params, void @empty_18, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_20, void @empty_10, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %params"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_18, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_21, void @empty_10, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_23, void @empty_24, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_26, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_23, void @empty_27, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_26, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_34, i32 0, i32 0, void @empty_19, i32 4294967295, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_23, void @empty_29, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_26, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_23, void @empty_30, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_26, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_34, i32 0, i32 0, void @empty_19, i32 4294967295, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_23, void @empty_31, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_26, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_23, void @empty_32, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_26, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_26, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_23, void @empty_33, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_26, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_23, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln48 = call void @conv3, i32 %output_r, i64 %conv2_output_ftmap_read, i32 %params, i64 %conv3_weights_read, i32 %empty_68, i64 %output_ftmap_read, i32 %input_fm_buffer, i32 %output_fm_buffer_0" [src/srcnn.cpp:48]   --->   Operation 87 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln50 = ret" [src/srcnn.cpp:50]   --->   Operation 88 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('output_ftmap_read', src/srcnn.cpp:6) on port 'output_ftmap' (src/srcnn.cpp:6) [68]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('output_r_addr', src/srcnn.cpp:38) [77]  (0.000 ns)
	bus request operation ('empty', src/srcnn.cpp:38) on port 'output_r' (src/srcnn.cpp:38) [78]  (7.300 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_65', src/srcnn.cpp:39) on port 'output_r' (src/srcnn.cpp:39) [80]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_65', src/srcnn.cpp:39) on port 'output_r' (src/srcnn.cpp:39) [80]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_65', src/srcnn.cpp:39) on port 'output_r' (src/srcnn.cpp:39) [80]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_65', src/srcnn.cpp:39) on port 'output_r' (src/srcnn.cpp:39) [80]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_65', src/srcnn.cpp:39) on port 'output_r' (src/srcnn.cpp:39) [80]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_67', src/srcnn.cpp:42) on port 'output_r' (src/srcnn.cpp:42) [86]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_67', src/srcnn.cpp:42) on port 'output_r' (src/srcnn.cpp:42) [86]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_67', src/srcnn.cpp:42) on port 'output_r' (src/srcnn.cpp:42) [86]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_67', src/srcnn.cpp:42) on port 'output_r' (src/srcnn.cpp:42) [86]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_67', src/srcnn.cpp:42) on port 'output_r' (src/srcnn.cpp:42) [86]  (7.300 ns)

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
