
RTOS_project_101124.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013f6c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002494  08014140  08014140  00024140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080165d4  080165d4  00030204  2**0
                  CONTENTS
  4 .ARM          00000008  080165d4  080165d4  000265d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080165dc  080165dc  00030204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080165dc  080165dc  000265dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080165e0  080165e0  000265e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  080165e4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007824  20000204  080167e8  00030204  2**2
                  ALLOC
 10 ._user_heap_stack 00001000  20007a28  080167e8  00037a28  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030204  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030234  2**0
                  CONTENTS, READONLY
 13 .debug_info   00028226  00000000  00000000  00030277  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000569d  00000000  00000000  0005849d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002298  00000000  00000000  0005db40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001af8  00000000  00000000  0005fdd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002af05  00000000  00000000  000618d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002de41  00000000  00000000  0008c7d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f6678  00000000  00000000  000ba616  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000a36c  00000000  00000000  001b0c90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  001baffc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000204 	.word	0x20000204
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08014124 	.word	0x08014124

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000208 	.word	0x20000208
 800020c:	08014124 	.word	0x08014124

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b970 	b.w	8000ee0 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9e08      	ldr	r6, [sp, #32]
 8000c1e:	460d      	mov	r5, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	460f      	mov	r7, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4694      	mov	ip, r2
 8000c2c:	d965      	bls.n	8000cfa <__udivmoddi4+0xe2>
 8000c2e:	fab2 f382 	clz	r3, r2
 8000c32:	b143      	cbz	r3, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c38:	f1c3 0220 	rsb	r2, r3, #32
 8000c3c:	409f      	lsls	r7, r3
 8000c3e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c42:	4317      	orrs	r7, r2
 8000c44:	409c      	lsls	r4, r3
 8000c46:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c4a:	fa1f f58c 	uxth.w	r5, ip
 8000c4e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c52:	0c22      	lsrs	r2, r4, #16
 8000c54:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c58:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c5c:	fb01 f005 	mul.w	r0, r1, r5
 8000c60:	4290      	cmp	r0, r2
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c64:	eb1c 0202 	adds.w	r2, ip, r2
 8000c68:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c6c:	f080 811c 	bcs.w	8000ea8 <__udivmoddi4+0x290>
 8000c70:	4290      	cmp	r0, r2
 8000c72:	f240 8119 	bls.w	8000ea8 <__udivmoddi4+0x290>
 8000c76:	3902      	subs	r1, #2
 8000c78:	4462      	add	r2, ip
 8000c7a:	1a12      	subs	r2, r2, r0
 8000c7c:	b2a4      	uxth	r4, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c8a:	fb00 f505 	mul.w	r5, r0, r5
 8000c8e:	42a5      	cmp	r5, r4
 8000c90:	d90a      	bls.n	8000ca8 <__udivmoddi4+0x90>
 8000c92:	eb1c 0404 	adds.w	r4, ip, r4
 8000c96:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c9a:	f080 8107 	bcs.w	8000eac <__udivmoddi4+0x294>
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	f240 8104 	bls.w	8000eac <__udivmoddi4+0x294>
 8000ca4:	4464      	add	r4, ip
 8000ca6:	3802      	subs	r0, #2
 8000ca8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cac:	1b64      	subs	r4, r4, r5
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11e      	cbz	r6, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40dc      	lsrs	r4, r3
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d908      	bls.n	8000cd4 <__udivmoddi4+0xbc>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	f000 80ed 	beq.w	8000ea2 <__udivmoddi4+0x28a>
 8000cc8:	2100      	movs	r1, #0
 8000cca:	e9c6 0500 	strd	r0, r5, [r6]
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd4:	fab3 f183 	clz	r1, r3
 8000cd8:	2900      	cmp	r1, #0
 8000cda:	d149      	bne.n	8000d70 <__udivmoddi4+0x158>
 8000cdc:	42ab      	cmp	r3, r5
 8000cde:	d302      	bcc.n	8000ce6 <__udivmoddi4+0xce>
 8000ce0:	4282      	cmp	r2, r0
 8000ce2:	f200 80f8 	bhi.w	8000ed6 <__udivmoddi4+0x2be>
 8000ce6:	1a84      	subs	r4, r0, r2
 8000ce8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cec:	2001      	movs	r0, #1
 8000cee:	4617      	mov	r7, r2
 8000cf0:	2e00      	cmp	r6, #0
 8000cf2:	d0e2      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cf8:	e7df      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cfa:	b902      	cbnz	r2, 8000cfe <__udivmoddi4+0xe6>
 8000cfc:	deff      	udf	#255	; 0xff
 8000cfe:	fab2 f382 	clz	r3, r2
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	f040 8090 	bne.w	8000e28 <__udivmoddi4+0x210>
 8000d08:	1a8a      	subs	r2, r1, r2
 8000d0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0e:	fa1f fe8c 	uxth.w	lr, ip
 8000d12:	2101      	movs	r1, #1
 8000d14:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d18:	fb07 2015 	mls	r0, r7, r5, r2
 8000d1c:	0c22      	lsrs	r2, r4, #16
 8000d1e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d22:	fb0e f005 	mul.w	r0, lr, r5
 8000d26:	4290      	cmp	r0, r2
 8000d28:	d908      	bls.n	8000d3c <__udivmoddi4+0x124>
 8000d2a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d2e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x122>
 8000d34:	4290      	cmp	r0, r2
 8000d36:	f200 80cb 	bhi.w	8000ed0 <__udivmoddi4+0x2b8>
 8000d3a:	4645      	mov	r5, r8
 8000d3c:	1a12      	subs	r2, r2, r0
 8000d3e:	b2a4      	uxth	r4, r4
 8000d40:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d44:	fb07 2210 	mls	r2, r7, r0, r2
 8000d48:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d50:	45a6      	cmp	lr, r4
 8000d52:	d908      	bls.n	8000d66 <__udivmoddi4+0x14e>
 8000d54:	eb1c 0404 	adds.w	r4, ip, r4
 8000d58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x14c>
 8000d5e:	45a6      	cmp	lr, r4
 8000d60:	f200 80bb 	bhi.w	8000eda <__udivmoddi4+0x2c2>
 8000d64:	4610      	mov	r0, r2
 8000d66:	eba4 040e 	sub.w	r4, r4, lr
 8000d6a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d6e:	e79f      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d70:	f1c1 0720 	rsb	r7, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d7a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d7e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d82:	fa20 f307 	lsr.w	r3, r0, r7
 8000d86:	40fd      	lsrs	r5, r7
 8000d88:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d92:	fa1f fe8c 	uxth.w	lr, ip
 8000d96:	fb09 5518 	mls	r5, r9, r8, r5
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000da0:	fb08 f50e 	mul.w	r5, r8, lr
 8000da4:	42a5      	cmp	r5, r4
 8000da6:	fa02 f201 	lsl.w	r2, r2, r1
 8000daa:	fa00 f001 	lsl.w	r0, r0, r1
 8000dae:	d90b      	bls.n	8000dc8 <__udivmoddi4+0x1b0>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db8:	f080 8088 	bcs.w	8000ecc <__udivmoddi4+0x2b4>
 8000dbc:	42a5      	cmp	r5, r4
 8000dbe:	f240 8085 	bls.w	8000ecc <__udivmoddi4+0x2b4>
 8000dc2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dc6:	4464      	add	r4, ip
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	b29d      	uxth	r5, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dd8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1da>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000de8:	d26c      	bcs.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dea:	45a6      	cmp	lr, r4
 8000dec:	d96a      	bls.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	4464      	add	r4, ip
 8000df2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000df6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dfa:	eba4 040e 	sub.w	r4, r4, lr
 8000dfe:	42ac      	cmp	r4, r5
 8000e00:	46c8      	mov	r8, r9
 8000e02:	46ae      	mov	lr, r5
 8000e04:	d356      	bcc.n	8000eb4 <__udivmoddi4+0x29c>
 8000e06:	d053      	beq.n	8000eb0 <__udivmoddi4+0x298>
 8000e08:	b156      	cbz	r6, 8000e20 <__udivmoddi4+0x208>
 8000e0a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e0e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e12:	fa04 f707 	lsl.w	r7, r4, r7
 8000e16:	40ca      	lsrs	r2, r1
 8000e18:	40cc      	lsrs	r4, r1
 8000e1a:	4317      	orrs	r7, r2
 8000e1c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e20:	4618      	mov	r0, r3
 8000e22:	2100      	movs	r1, #0
 8000e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e28:	f1c3 0120 	rsb	r1, r3, #32
 8000e2c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e30:	fa20 f201 	lsr.w	r2, r0, r1
 8000e34:	fa25 f101 	lsr.w	r1, r5, r1
 8000e38:	409d      	lsls	r5, r3
 8000e3a:	432a      	orrs	r2, r5
 8000e3c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e48:	fb07 1510 	mls	r5, r7, r0, r1
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e52:	fb00 f50e 	mul.w	r5, r0, lr
 8000e56:	428d      	cmp	r5, r1
 8000e58:	fa04 f403 	lsl.w	r4, r4, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x258>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e66:	d22f      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e68:	428d      	cmp	r5, r1
 8000e6a:	d92d      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1b49      	subs	r1, r1, r5
 8000e72:	b292      	uxth	r2, r2
 8000e74:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e78:	fb07 1115 	mls	r1, r7, r5, r1
 8000e7c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e80:	fb05 f10e 	mul.w	r1, r5, lr
 8000e84:	4291      	cmp	r1, r2
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x282>
 8000e88:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e90:	d216      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e92:	4291      	cmp	r1, r2
 8000e94:	d914      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e96:	3d02      	subs	r5, #2
 8000e98:	4462      	add	r2, ip
 8000e9a:	1a52      	subs	r2, r2, r1
 8000e9c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ea0:	e738      	b.n	8000d14 <__udivmoddi4+0xfc>
 8000ea2:	4631      	mov	r1, r6
 8000ea4:	4630      	mov	r0, r6
 8000ea6:	e708      	b.n	8000cba <__udivmoddi4+0xa2>
 8000ea8:	4639      	mov	r1, r7
 8000eaa:	e6e6      	b.n	8000c7a <__udivmoddi4+0x62>
 8000eac:	4610      	mov	r0, r2
 8000eae:	e6fb      	b.n	8000ca8 <__udivmoddi4+0x90>
 8000eb0:	4548      	cmp	r0, r9
 8000eb2:	d2a9      	bcs.n	8000e08 <__udivmoddi4+0x1f0>
 8000eb4:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ebc:	3b01      	subs	r3, #1
 8000ebe:	e7a3      	b.n	8000e08 <__udivmoddi4+0x1f0>
 8000ec0:	4645      	mov	r5, r8
 8000ec2:	e7ea      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ec4:	462b      	mov	r3, r5
 8000ec6:	e794      	b.n	8000df2 <__udivmoddi4+0x1da>
 8000ec8:	4640      	mov	r0, r8
 8000eca:	e7d1      	b.n	8000e70 <__udivmoddi4+0x258>
 8000ecc:	46d0      	mov	r8, sl
 8000ece:	e77b      	b.n	8000dc8 <__udivmoddi4+0x1b0>
 8000ed0:	3d02      	subs	r5, #2
 8000ed2:	4462      	add	r2, ip
 8000ed4:	e732      	b.n	8000d3c <__udivmoddi4+0x124>
 8000ed6:	4608      	mov	r0, r1
 8000ed8:	e70a      	b.n	8000cf0 <__udivmoddi4+0xd8>
 8000eda:	4464      	add	r4, ip
 8000edc:	3802      	subs	r0, #2
 8000ede:	e742      	b.n	8000d66 <__udivmoddi4+0x14e>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <configureTimerForRunTimeStats>:

/* USER CODE BEGIN 1 */
extern TIM_HandleTypeDef htim11;
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim11);
 8000ee8:	4802      	ldr	r0, [pc, #8]	; (8000ef4 <configureTimerForRunTimeStats+0x10>)
 8000eea:	f007 fc3d 	bl	8008768 <HAL_TIM_Base_Start_IT>
}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	20002990 	.word	0x20002990

08000ef8 <getRunTimeCounterValue>:
extern volatile unsigned long ulHighFrequencyTimerTicks;

__weak unsigned long getRunTimeCounterValue(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
	return ulHighFrequencyTimerTicks;
 8000efc:	4b03      	ldr	r3, [pc, #12]	; (8000f0c <getRunTimeCounterValue+0x14>)
 8000efe:	681b      	ldr	r3, [r3, #0]
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	20002a88 	.word	0x20002a88

08000f10 <vPortSuppressTicksAndSleep>:
/* USER CODE END 1 */

/* USER CODE BEGIN VPORT_SUPPORT_TICKS_AND_SLEEP */
__weak void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  // Generated when configUSE_TICKLESS_IDLE == 2.
  // Function called in tasks.c (in portTASK_FUNCTION).
  // TO BE COMPLETED or TO BE REPLACED by a user one, overriding that weak one.
}
 8000f18:	bf00      	nop
 8000f1a:	370c      	adds	r7, #12
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr

08000f24 <_write>:
#define ADC_RESOLUTION 4095
#define ADC_SAMPLES 100

extern UART_HandleTypeDef huart2;

int _write(int fd, char *ptr, int len){
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef hstatus;

    if (fd == 1 || fd == 2) {
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d002      	beq.n	8000f3c <_write+0x18>
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	2b02      	cmp	r3, #2
 8000f3a:	d111      	bne.n	8000f60 <_write+0x3c>
        hstatus = HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	b29a      	uxth	r2, r3
 8000f40:	f04f 33ff 	mov.w	r3, #4294967295
 8000f44:	68b9      	ldr	r1, [r7, #8]
 8000f46:	4809      	ldr	r0, [pc, #36]	; (8000f6c <_write+0x48>)
 8000f48:	f008 f88d 	bl	8009066 <HAL_UART_Transmit>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	75fb      	strb	r3, [r7, #23]
        if (hstatus == HAL_OK)
 8000f50:	7dfb      	ldrb	r3, [r7, #23]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d101      	bne.n	8000f5a <_write+0x36>
            return len;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	e004      	b.n	8000f64 <_write+0x40>
        else
            return -1;
 8000f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f5e:	e001      	b.n	8000f64 <_write+0x40>
    }
    return -1;
 8000f60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3718      	adds	r7, #24
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	200029d8 	.word	0x200029d8

08000f70 <process_adc_buffer>:

// Process half a buffer full of data
static inline void process_adc_buffer(uint16_t *buffer){
 8000f70:	b480      	push	{r7}
 8000f72:	b087      	sub	sp, #28
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
    uint32_t sum1 = 0, sum2 = 0;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	617b      	str	r3, [r7, #20]
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < ADC_SAMPLES; ++i) {
 8000f80:	2300      	movs	r3, #0
 8000f82:	60fb      	str	r3, [r7, #12]
 8000f84:	e016      	b.n	8000fb4 <process_adc_buffer+0x44>
        sum1 += buffer[i * 2];
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	009b      	lsls	r3, r3, #2
 8000f8a:	687a      	ldr	r2, [r7, #4]
 8000f8c:	4413      	add	r3, r2
 8000f8e:	881b      	ldrh	r3, [r3, #0]
 8000f90:	461a      	mov	r2, r3
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	4413      	add	r3, r2
 8000f96:	617b      	str	r3, [r7, #20]
        sum2 += buffer[1 + i * 2];
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	005b      	lsls	r3, r3, #1
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	687a      	ldr	r2, [r7, #4]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	881b      	ldrh	r3, [r3, #0]
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	693b      	ldr	r3, [r7, #16]
 8000faa:	4413      	add	r3, r2
 8000fac:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < ADC_SAMPLES; ++i) {
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	60fb      	str	r3, [r7, #12]
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	2b63      	cmp	r3, #99	; 0x63
 8000fb8:	dde5      	ble.n	8000f86 <process_adc_buffer+0x16>
    }

    vref_avg = sum2 / ADC_SAMPLES;
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	4a30      	ldr	r2, [pc, #192]	; (8001080 <process_adc_buffer+0x110>)
 8000fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8000fc2:	095b      	lsrs	r3, r3, #5
 8000fc4:	b29a      	uxth	r2, r3
 8000fc6:	4b2f      	ldr	r3, [pc, #188]	; (8001084 <process_adc_buffer+0x114>)
 8000fc8:	801a      	strh	r2, [r3, #0]
    temp_avg = sum1 / ADC_SAMPLES;
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	4a2c      	ldr	r2, [pc, #176]	; (8001080 <process_adc_buffer+0x110>)
 8000fce:	fba2 2303 	umull	r2, r3, r2, r3
 8000fd2:	095b      	lsrs	r3, r3, #5
 8000fd4:	b29a      	uxth	r2, r3
 8000fd6:	4b2c      	ldr	r3, [pc, #176]	; (8001088 <process_adc_buffer+0x118>)
 8000fd8:	801a      	strh	r2, [r3, #0]

    // VDDA can be calculated based on the measured vref and the calibration data
    vdda = (float) VREFINT_CAL_VREF * (float) *VREFINT_CAL_ADDR / vref_avg / 1000;
 8000fda:	4b2c      	ldr	r3, [pc, #176]	; (800108c <process_adc_buffer+0x11c>)
 8000fdc:	881b      	ldrh	r3, [r3, #0]
 8000fde:	ee07 3a90 	vmov	s15, r3
 8000fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fe6:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8001090 <process_adc_buffer+0x120>
 8000fea:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000fee:	4b25      	ldr	r3, [pc, #148]	; (8001084 <process_adc_buffer+0x114>)
 8000ff0:	881b      	ldrh	r3, [r3, #0]
 8000ff2:	ee07 3a90 	vmov	s15, r3
 8000ff6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ffa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000ffe:	eddf 6a25 	vldr	s13, [pc, #148]	; 8001094 <process_adc_buffer+0x124>
 8001002:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001006:	4b24      	ldr	r3, [pc, #144]	; (8001098 <process_adc_buffer+0x128>)
 8001008:	edc3 7a00 	vstr	s15, [r3]

    // Knowing vdda and the resolution of adc - the actual voltage can be calculated
    vref = (float) vdda / ADC_RESOLUTION * vref_avg;
 800100c:	4b22      	ldr	r3, [pc, #136]	; (8001098 <process_adc_buffer+0x128>)
 800100e:	edd3 7a00 	vldr	s15, [r3]
 8001012:	eddf 6a22 	vldr	s13, [pc, #136]	; 800109c <process_adc_buffer+0x12c>
 8001016:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800101a:	4b1a      	ldr	r3, [pc, #104]	; (8001084 <process_adc_buffer+0x114>)
 800101c:	881b      	ldrh	r3, [r3, #0]
 800101e:	ee07 3a90 	vmov	s15, r3
 8001022:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800102a:	4b1d      	ldr	r3, [pc, #116]	; (80010a0 <process_adc_buffer+0x130>)
 800102c:	edc3 7a00 	vstr	s15, [r3]
    //vref = __LL_ADC_CALC_VREFANALOG_VOLTAGE(vref_avg, ADC_RESOLUTION_12B);

    temp = (float) ( (float)( (float)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP) / (float)(*TEMPSENSOR_CAL2_ADDR - *TEMPSENSOR_CAL1_ADDR)) * (temp_avg - *TEMPSENSOR_CAL1_ADDR) + TEMPSENSOR_CAL1_TEMP);
 8001030:	4b1c      	ldr	r3, [pc, #112]	; (80010a4 <process_adc_buffer+0x134>)
 8001032:	881b      	ldrh	r3, [r3, #0]
 8001034:	461a      	mov	r2, r3
 8001036:	4b1c      	ldr	r3, [pc, #112]	; (80010a8 <process_adc_buffer+0x138>)
 8001038:	881b      	ldrh	r3, [r3, #0]
 800103a:	1ad3      	subs	r3, r2, r3
 800103c:	ee07 3a90 	vmov	s15, r3
 8001040:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001044:	eddf 6a19 	vldr	s13, [pc, #100]	; 80010ac <process_adc_buffer+0x13c>
 8001048:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800104c:	4b0e      	ldr	r3, [pc, #56]	; (8001088 <process_adc_buffer+0x118>)
 800104e:	881b      	ldrh	r3, [r3, #0]
 8001050:	461a      	mov	r2, r3
 8001052:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <process_adc_buffer+0x138>)
 8001054:	881b      	ldrh	r3, [r3, #0]
 8001056:	1ad3      	subs	r3, r2, r3
 8001058:	ee07 3a90 	vmov	s15, r3
 800105c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001060:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001064:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001068:	ee77 7a87 	vadd.f32	s15, s15, s14
 800106c:	4b10      	ldr	r3, [pc, #64]	; (80010b0 <process_adc_buffer+0x140>)
 800106e:	edc3 7a00 	vstr	s15, [r3]
    //temp = __LL_ADC_CALC_TEMPERATURE(vref, temp_avg, ADC_RESOLUTION_12B);
}
 8001072:	bf00      	nop
 8001074:	371c      	adds	r7, #28
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	51eb851f 	.word	0x51eb851f
 8001084:	20000224 	.word	0x20000224
 8001088:	20000226 	.word	0x20000226
 800108c:	1fff7a2a 	.word	0x1fff7a2a
 8001090:	454e4000 	.word	0x454e4000
 8001094:	447a0000 	.word	0x447a0000
 8001098:	20000228 	.word	0x20000228
 800109c:	457ff000 	.word	0x457ff000
 80010a0:	2000022c 	.word	0x2000022c
 80010a4:	1fff7a2e 	.word	0x1fff7a2e
 80010a8:	1fff7a2c 	.word	0x1fff7a2c
 80010ac:	42a00000 	.word	0x42a00000
 80010b0:	20000230 	.word	0x20000230

080010b4 <buffclear>:
	int i=0;
	while(*buf++!='\0'){
	i++;}
	return i;
}
void buffclear(char*string){
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	uint8_t len=strlen(string);
 80010bc:	6878      	ldr	r0, [r7, #4]
 80010be:	f7ff f8f7 	bl	80002b0 <strlen>
 80010c2:	4603      	mov	r3, r0
 80010c4:	72fb      	strb	r3, [r7, #11]
	for(int i=0;i<len;i++){
 80010c6:	2300      	movs	r3, #0
 80010c8:	60fb      	str	r3, [r7, #12]
 80010ca:	e007      	b.n	80010dc <buffclear+0x28>
		string[i]='\0';
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	687a      	ldr	r2, [r7, #4]
 80010d0:	4413      	add	r3, r2
 80010d2:	2200      	movs	r2, #0
 80010d4:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<len;i++){
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	3301      	adds	r3, #1
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	7afb      	ldrb	r3, [r7, #11]
 80010de:	68fa      	ldr	r2, [r7, #12]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	dbf3      	blt.n	80010cc <buffclear+0x18>
	}
}
 80010e4:	bf00      	nop
 80010e6:	bf00      	nop
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <send_uart>:

void send_uart(char*string){
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
	uint8_t len=strlen(string);
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	f7ff f8d9 	bl	80002b0 <strlen>
 80010fe:	4603      	mov	r3, r0
 8001100:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart2, (uint8_t *)string, len, 2000);
 8001102:	7bfb      	ldrb	r3, [r7, #15]
 8001104:	b29a      	uxth	r2, r3
 8001106:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800110a:	6879      	ldr	r1, [r7, #4]
 800110c:	4804      	ldr	r0, [pc, #16]	; (8001120 <send_uart+0x30>)
 800110e:	f007 ffaa 	bl	8009066 <HAL_UART_Transmit>
	buffclear(string);
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f7ff ffce 	bl	80010b4 <buffclear>
}
 8001118:	bf00      	nop
 800111a:	3710      	adds	r7, #16
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	200029d8 	.word	0x200029d8

08001124 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800112a:	f001 fa91 	bl	8002650 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800112e:	f000 f8a7 	bl	8001280 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001132:	f000 fb75 	bl	8001820 <MX_GPIO_Init>
  MX_DMA_Init();
 8001136:	f000 fb53 	bl	80017e0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800113a:	f000 fb27 	bl	800178c <MX_USART2_UART_Init>
  MX_RTC_Init();
 800113e:	f000 f9f1 	bl	8001524 <MX_RTC_Init>
  MX_SPI2_Init();
 8001142:	f000 fa7b 	bl	800163c <MX_SPI2_Init>
  MX_FATFS_Init();
 8001146:	f008 fb03 	bl	8009750 <MX_FATFS_Init>
  MX_ADC1_Init();
 800114a:	f000 f909 	bl	8001360 <MX_ADC1_Init>
  MX_ADC2_Init();
 800114e:	f000 f969 	bl	8001424 <MX_ADC2_Init>
  MX_I2C1_Init();
 8001152:	f000 f9b9 	bl	80014c8 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001156:	f000 faa7 	bl	80016a8 <MX_TIM3_Init>
  MX_TIM11_Init();
 800115a:	f000 faf3 	bl	8001744 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800115e:	f00b fd81 	bl	800cc64 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
  MutexOne = xSemaphoreCreateMutex();//Create mutex for printing task
 8001162:	2001      	movs	r0, #1
 8001164:	f00c f9f7 	bl	800d556 <xQueueCreateMutex>
 8001168:	4603      	mov	r3, r0
 800116a:	4a2e      	ldr	r2, [pc, #184]	; (8001224 <main+0x100>)
 800116c:	6013      	str	r3, [r2, #0]
  binarySemaphoreISR = xSemaphoreCreateBinary();//created binary semaphore so that ISR goes to vSwitchTask after interrupt
 800116e:	2203      	movs	r2, #3
 8001170:	2100      	movs	r1, #0
 8001172:	2001      	movs	r0, #1
 8001174:	f00c f978 	bl	800d468 <xQueueGenericCreate>
 8001178:	4603      	mov	r3, r0
 800117a:	4a2b      	ldr	r2, [pc, #172]	; (8001228 <main+0x104>)
 800117c:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of idleTask */
  idleTaskHandle = osThreadNew(StartDefaultTask, NULL, &idleTask_attributes);
 800117e:	4a2b      	ldr	r2, [pc, #172]	; (800122c <main+0x108>)
 8001180:	2100      	movs	r1, #0
 8001182:	482b      	ldr	r0, [pc, #172]	; (8001230 <main+0x10c>)
 8001184:	f00b fdb8 	bl	800ccf8 <osThreadNew>
 8001188:	4603      	mov	r3, r0
 800118a:	4a2a      	ldr	r2, [pc, #168]	; (8001234 <main+0x110>)
 800118c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  xTaskCreate(vUARTtask,"UART_Task", 128, NULL, 2, &UART_Handle);// at 256-Stack Size HELP doesn't prints on OLED SCREEN. ONLY GOD KNOWS WHY!!
 800118e:	4b2a      	ldr	r3, [pc, #168]	; (8001238 <main+0x114>)
 8001190:	9301      	str	r3, [sp, #4]
 8001192:	2302      	movs	r3, #2
 8001194:	9300      	str	r3, [sp, #0]
 8001196:	2300      	movs	r3, #0
 8001198:	2280      	movs	r2, #128	; 0x80
 800119a:	4928      	ldr	r1, [pc, #160]	; (800123c <main+0x118>)
 800119c:	4828      	ldr	r0, [pc, #160]	; (8001240 <main+0x11c>)
 800119e:	f00d f920 	bl	800e3e2 <xTaskCreate>
  xTaskCreate(vRCWLtask,"RCWL_Tsk", 512, NULL, 2, &RCWL_Handle);
 80011a2:	4b28      	ldr	r3, [pc, #160]	; (8001244 <main+0x120>)
 80011a4:	9301      	str	r3, [sp, #4]
 80011a6:	2302      	movs	r3, #2
 80011a8:	9300      	str	r3, [sp, #0]
 80011aa:	2300      	movs	r3, #0
 80011ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011b0:	4925      	ldr	r1, [pc, #148]	; (8001248 <main+0x124>)
 80011b2:	4826      	ldr	r0, [pc, #152]	; (800124c <main+0x128>)
 80011b4:	f00d f915 	bl	800e3e2 <xTaskCreate>
  xTaskCreate(vMQ135task,"MQ135_Task", 512, NULL, 2, &MQ135_Handle);
 80011b8:	4b25      	ldr	r3, [pc, #148]	; (8001250 <main+0x12c>)
 80011ba:	9301      	str	r3, [sp, #4]
 80011bc:	2302      	movs	r3, #2
 80011be:	9300      	str	r3, [sp, #0]
 80011c0:	2300      	movs	r3, #0
 80011c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011c6:	4923      	ldr	r1, [pc, #140]	; (8001254 <main+0x130>)
 80011c8:	4823      	ldr	r0, [pc, #140]	; (8001258 <main+0x134>)
 80011ca:	f00d f90a 	bl	800e3e2 <xTaskCreate>
  xTaskCreate(vInternalTemptask,"Temp_Task", 512, NULL, 2, &InternalTemp_Handle);
 80011ce:	4b23      	ldr	r3, [pc, #140]	; (800125c <main+0x138>)
 80011d0:	9301      	str	r3, [sp, #4]
 80011d2:	2302      	movs	r3, #2
 80011d4:	9300      	str	r3, [sp, #0]
 80011d6:	2300      	movs	r3, #0
 80011d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011dc:	4920      	ldr	r1, [pc, #128]	; (8001260 <main+0x13c>)
 80011de:	4821      	ldr	r0, [pc, #132]	; (8001264 <main+0x140>)
 80011e0:	f00d f8ff 	bl	800e3e2 <xTaskCreate>
  xTaskCreate(vRTCtask,"RTC_Task", 512, NULL, 2, &RTC_Handle);
 80011e4:	4b20      	ldr	r3, [pc, #128]	; (8001268 <main+0x144>)
 80011e6:	9301      	str	r3, [sp, #4]
 80011e8:	2302      	movs	r3, #2
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	2300      	movs	r3, #0
 80011ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011f2:	491e      	ldr	r1, [pc, #120]	; (800126c <main+0x148>)
 80011f4:	481e      	ldr	r0, [pc, #120]	; (8001270 <main+0x14c>)
 80011f6:	f00d f8f4 	bl	800e3e2 <xTaskCreate>
  xTaskCreate(vSwitchtask,"Switch_Task", 1024, NULL, 3, &Switch_Handle);
 80011fa:	4b1e      	ldr	r3, [pc, #120]	; (8001274 <main+0x150>)
 80011fc:	9301      	str	r3, [sp, #4]
 80011fe:	2303      	movs	r3, #3
 8001200:	9300      	str	r3, [sp, #0]
 8001202:	2300      	movs	r3, #0
 8001204:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001208:	491b      	ldr	r1, [pc, #108]	; (8001278 <main+0x154>)
 800120a:	481c      	ldr	r0, [pc, #112]	; (800127c <main+0x158>)
 800120c:	f00d f8e9 	bl	800e3e2 <xTaskCreate>
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  SDCard_Init();
 8001210:	f000 fb9c 	bl	800194c <SDCard_Init>
  MX_FREERTOS_Init();
 8001214:	f000 fbbc 	bl	8001990 <MX_FREERTOS_Init>
  SSD1306_Init();
 8001218:	f00f f8b8 	bl	801038c <SSD1306_Init>

  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800121c:	f00b fd46 	bl	800ccac <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001220:	e7fe      	b.n	8001220 <main+0xfc>
 8001222:	bf00      	nop
 8001224:	20002a38 	.word	0x20002a38
 8001228:	20002a3c 	.word	0x20002a3c
 800122c:	08014324 	.word	0x08014324
 8001230:	08001e7d 	.word	0x08001e7d
 8001234:	20002a1c 	.word	0x20002a1c
 8001238:	20002a28 	.word	0x20002a28
 800123c:	0801414c 	.word	0x0801414c
 8001240:	08001a71 	.word	0x08001a71
 8001244:	20002a20 	.word	0x20002a20
 8001248:	08014158 	.word	0x08014158
 800124c:	08001c11 	.word	0x08001c11
 8001250:	20002a2c 	.word	0x20002a2c
 8001254:	08014164 	.word	0x08014164
 8001258:	08001d7d 	.word	0x08001d7d
 800125c:	20002a30 	.word	0x20002a30
 8001260:	08014170 	.word	0x08014170
 8001264:	08001b85 	.word	0x08001b85
 8001268:	20002a24 	.word	0x20002a24
 800126c:	0801417c 	.word	0x0801417c
 8001270:	08001c95 	.word	0x08001c95
 8001274:	20002a34 	.word	0x20002a34
 8001278:	08014188 	.word	0x08014188
 800127c:	08001aa5 	.word	0x08001aa5

08001280 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b094      	sub	sp, #80	; 0x50
 8001284:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001286:	f107 031c 	add.w	r3, r7, #28
 800128a:	2234      	movs	r2, #52	; 0x34
 800128c:	2100      	movs	r1, #0
 800128e:	4618      	mov	r0, r3
 8001290:	f010 fdfb 	bl	8011e8a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001294:	f107 0308 	add.w	r3, r7, #8
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	605a      	str	r2, [r3, #4]
 800129e:	609a      	str	r2, [r3, #8]
 80012a0:	60da      	str	r2, [r3, #12]
 80012a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012a4:	2300      	movs	r3, #0
 80012a6:	607b      	str	r3, [r7, #4]
 80012a8:	4b2b      	ldr	r3, [pc, #172]	; (8001358 <SystemClock_Config+0xd8>)
 80012aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ac:	4a2a      	ldr	r2, [pc, #168]	; (8001358 <SystemClock_Config+0xd8>)
 80012ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012b2:	6413      	str	r3, [r2, #64]	; 0x40
 80012b4:	4b28      	ldr	r3, [pc, #160]	; (8001358 <SystemClock_Config+0xd8>)
 80012b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012bc:	607b      	str	r3, [r7, #4]
 80012be:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80012c0:	2300      	movs	r3, #0
 80012c2:	603b      	str	r3, [r7, #0]
 80012c4:	4b25      	ldr	r3, [pc, #148]	; (800135c <SystemClock_Config+0xdc>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80012cc:	4a23      	ldr	r2, [pc, #140]	; (800135c <SystemClock_Config+0xdc>)
 80012ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012d2:	6013      	str	r3, [r2, #0]
 80012d4:	4b21      	ldr	r3, [pc, #132]	; (800135c <SystemClock_Config+0xdc>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012dc:	603b      	str	r3, [r7, #0]
 80012de:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80012e0:	230a      	movs	r3, #10
 80012e2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80012e4:	2301      	movs	r3, #1
 80012e6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012e8:	2301      	movs	r3, #1
 80012ea:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012ec:	2310      	movs	r3, #16
 80012ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80012f0:	2301      	movs	r3, #1
 80012f2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012f4:	2302      	movs	r3, #2
 80012f6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012f8:	2300      	movs	r3, #0
 80012fa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012fc:	2308      	movs	r3, #8
 80012fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001300:	2354      	movs	r3, #84	; 0x54
 8001302:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001304:	2302      	movs	r3, #2
 8001306:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001308:	2302      	movs	r3, #2
 800130a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800130c:	2302      	movs	r3, #2
 800130e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001310:	f107 031c 	add.w	r3, r7, #28
 8001314:	4618      	mov	r0, r3
 8001316:	f005 fedf 	bl	80070d8 <HAL_RCC_OscConfig>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001320:	f000 fde2 	bl	8001ee8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001324:	230f      	movs	r3, #15
 8001326:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001328:	2302      	movs	r3, #2
 800132a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800132c:	2300      	movs	r3, #0
 800132e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001330:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001334:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001336:	2300      	movs	r3, #0
 8001338:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800133a:	f107 0308 	add.w	r3, r7, #8
 800133e:	2102      	movs	r1, #2
 8001340:	4618      	mov	r0, r3
 8001342:	f005 f823 	bl	800638c <HAL_RCC_ClockConfig>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800134c:	f000 fdcc 	bl	8001ee8 <Error_Handler>
  }
}
 8001350:	bf00      	nop
 8001352:	3750      	adds	r7, #80	; 0x50
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40023800 	.word	0x40023800
 800135c:	40007000 	.word	0x40007000

08001360 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001366:	463b      	mov	r3, r7
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	605a      	str	r2, [r3, #4]
 800136e:	609a      	str	r2, [r3, #8]
 8001370:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001372:	4b29      	ldr	r3, [pc, #164]	; (8001418 <MX_ADC1_Init+0xb8>)
 8001374:	4a29      	ldr	r2, [pc, #164]	; (800141c <MX_ADC1_Init+0xbc>)
 8001376:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001378:	4b27      	ldr	r3, [pc, #156]	; (8001418 <MX_ADC1_Init+0xb8>)
 800137a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800137e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001380:	4b25      	ldr	r3, [pc, #148]	; (8001418 <MX_ADC1_Init+0xb8>)
 8001382:	2200      	movs	r2, #0
 8001384:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001386:	4b24      	ldr	r3, [pc, #144]	; (8001418 <MX_ADC1_Init+0xb8>)
 8001388:	2201      	movs	r2, #1
 800138a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800138c:	4b22      	ldr	r3, [pc, #136]	; (8001418 <MX_ADC1_Init+0xb8>)
 800138e:	2200      	movs	r2, #0
 8001390:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001392:	4b21      	ldr	r3, [pc, #132]	; (8001418 <MX_ADC1_Init+0xb8>)
 8001394:	2200      	movs	r2, #0
 8001396:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 800139a:	4b1f      	ldr	r3, [pc, #124]	; (8001418 <MX_ADC1_Init+0xb8>)
 800139c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80013a0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 80013a2:	4b1d      	ldr	r3, [pc, #116]	; (8001418 <MX_ADC1_Init+0xb8>)
 80013a4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80013a8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013aa:	4b1b      	ldr	r3, [pc, #108]	; (8001418 <MX_ADC1_Init+0xb8>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80013b0:	4b19      	ldr	r3, [pc, #100]	; (8001418 <MX_ADC1_Init+0xb8>)
 80013b2:	2202      	movs	r2, #2
 80013b4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80013b6:	4b18      	ldr	r3, [pc, #96]	; (8001418 <MX_ADC1_Init+0xb8>)
 80013b8:	2201      	movs	r2, #1
 80013ba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013be:	4b16      	ldr	r3, [pc, #88]	; (8001418 <MX_ADC1_Init+0xb8>)
 80013c0:	2201      	movs	r2, #1
 80013c2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013c4:	4814      	ldr	r0, [pc, #80]	; (8001418 <MX_ADC1_Init+0xb8>)
 80013c6:	f001 f9a9 	bl	800271c <HAL_ADC_Init>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80013d0:	f000 fd8a 	bl	8001ee8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80013d4:	4b12      	ldr	r3, [pc, #72]	; (8001420 <MX_ADC1_Init+0xc0>)
 80013d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80013d8:	2301      	movs	r3, #1
 80013da:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80013dc:	2307      	movs	r3, #7
 80013de:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013e0:	463b      	mov	r3, r7
 80013e2:	4619      	mov	r1, r3
 80013e4:	480c      	ldr	r0, [pc, #48]	; (8001418 <MX_ADC1_Init+0xb8>)
 80013e6:	f001 fc95 	bl	8002d14 <HAL_ADC_ConfigChannel>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80013f0:	f000 fd7a 	bl	8001ee8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80013f4:	2311      	movs	r3, #17
 80013f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80013f8:	2302      	movs	r3, #2
 80013fa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013fc:	463b      	mov	r3, r7
 80013fe:	4619      	mov	r1, r3
 8001400:	4805      	ldr	r0, [pc, #20]	; (8001418 <MX_ADC1_Init+0xb8>)
 8001402:	f001 fc87 	bl	8002d14 <HAL_ADC_ConfigChannel>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 800140c:	f000 fd6c 	bl	8001ee8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001410:	bf00      	nop
 8001412:	3710      	adds	r7, #16
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	2000278c 	.word	0x2000278c
 800141c:	40012000 	.word	0x40012000
 8001420:	10000012 	.word	0x10000012

08001424 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800142a:	463b      	mov	r3, r7
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001436:	4b21      	ldr	r3, [pc, #132]	; (80014bc <MX_ADC2_Init+0x98>)
 8001438:	4a21      	ldr	r2, [pc, #132]	; (80014c0 <MX_ADC2_Init+0x9c>)
 800143a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800143c:	4b1f      	ldr	r3, [pc, #124]	; (80014bc <MX_ADC2_Init+0x98>)
 800143e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001442:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001444:	4b1d      	ldr	r3, [pc, #116]	; (80014bc <MX_ADC2_Init+0x98>)
 8001446:	2200      	movs	r2, #0
 8001448:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800144a:	4b1c      	ldr	r3, [pc, #112]	; (80014bc <MX_ADC2_Init+0x98>)
 800144c:	2200      	movs	r2, #0
 800144e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001450:	4b1a      	ldr	r3, [pc, #104]	; (80014bc <MX_ADC2_Init+0x98>)
 8001452:	2200      	movs	r2, #0
 8001454:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001456:	4b19      	ldr	r3, [pc, #100]	; (80014bc <MX_ADC2_Init+0x98>)
 8001458:	2200      	movs	r2, #0
 800145a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800145e:	4b17      	ldr	r3, [pc, #92]	; (80014bc <MX_ADC2_Init+0x98>)
 8001460:	2200      	movs	r2, #0
 8001462:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001464:	4b15      	ldr	r3, [pc, #84]	; (80014bc <MX_ADC2_Init+0x98>)
 8001466:	4a17      	ldr	r2, [pc, #92]	; (80014c4 <MX_ADC2_Init+0xa0>)
 8001468:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800146a:	4b14      	ldr	r3, [pc, #80]	; (80014bc <MX_ADC2_Init+0x98>)
 800146c:	2200      	movs	r2, #0
 800146e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001470:	4b12      	ldr	r3, [pc, #72]	; (80014bc <MX_ADC2_Init+0x98>)
 8001472:	2201      	movs	r2, #1
 8001474:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001476:	4b11      	ldr	r3, [pc, #68]	; (80014bc <MX_ADC2_Init+0x98>)
 8001478:	2200      	movs	r2, #0
 800147a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800147e:	4b0f      	ldr	r3, [pc, #60]	; (80014bc <MX_ADC2_Init+0x98>)
 8001480:	2201      	movs	r2, #1
 8001482:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001484:	480d      	ldr	r0, [pc, #52]	; (80014bc <MX_ADC2_Init+0x98>)
 8001486:	f001 f949 	bl	800271c <HAL_ADC_Init>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8001490:	f000 fd2a 	bl	8001ee8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001494:	2301      	movs	r3, #1
 8001496:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001498:	2301      	movs	r3, #1
 800149a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800149c:	2307      	movs	r3, #7
 800149e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80014a0:	463b      	mov	r3, r7
 80014a2:	4619      	mov	r1, r3
 80014a4:	4805      	ldr	r0, [pc, #20]	; (80014bc <MX_ADC2_Init+0x98>)
 80014a6:	f001 fc35 	bl	8002d14 <HAL_ADC_ConfigChannel>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80014b0:	f000 fd1a 	bl	8001ee8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80014b4:	bf00      	nop
 80014b6:	3710      	adds	r7, #16
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	200027d4 	.word	0x200027d4
 80014c0:	40012100 	.word	0x40012100
 80014c4:	0f000001 	.word	0x0f000001

080014c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014cc:	4b12      	ldr	r3, [pc, #72]	; (8001518 <MX_I2C1_Init+0x50>)
 80014ce:	4a13      	ldr	r2, [pc, #76]	; (800151c <MX_I2C1_Init+0x54>)
 80014d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80014d2:	4b11      	ldr	r3, [pc, #68]	; (8001518 <MX_I2C1_Init+0x50>)
 80014d4:	4a12      	ldr	r2, [pc, #72]	; (8001520 <MX_I2C1_Init+0x58>)
 80014d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014d8:	4b0f      	ldr	r3, [pc, #60]	; (8001518 <MX_I2C1_Init+0x50>)
 80014da:	2200      	movs	r2, #0
 80014dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014de:	4b0e      	ldr	r3, [pc, #56]	; (8001518 <MX_I2C1_Init+0x50>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014e4:	4b0c      	ldr	r3, [pc, #48]	; (8001518 <MX_I2C1_Init+0x50>)
 80014e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014ec:	4b0a      	ldr	r3, [pc, #40]	; (8001518 <MX_I2C1_Init+0x50>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80014f2:	4b09      	ldr	r3, [pc, #36]	; (8001518 <MX_I2C1_Init+0x50>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014f8:	4b07      	ldr	r3, [pc, #28]	; (8001518 <MX_I2C1_Init+0x50>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014fe:	4b06      	ldr	r3, [pc, #24]	; (8001518 <MX_I2C1_Init+0x50>)
 8001500:	2200      	movs	r2, #0
 8001502:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001504:	4804      	ldr	r0, [pc, #16]	; (8001518 <MX_I2C1_Init+0x50>)
 8001506:	f002 fd15 	bl	8003f34 <HAL_I2C_Init>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001510:	f000 fcea 	bl	8001ee8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}
 8001518:	2000287c 	.word	0x2000287c
 800151c:	40005400 	.word	0x40005400
 8001520:	00061a80 	.word	0x00061a80

08001524 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b090      	sub	sp, #64	; 0x40
 8001528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800152a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	605a      	str	r2, [r3, #4]
 8001534:	609a      	str	r2, [r3, #8]
 8001536:	60da      	str	r2, [r3, #12]
 8001538:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800153a:	2300      	movs	r3, #0
 800153c:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 800153e:	463b      	mov	r3, r7
 8001540:	2228      	movs	r2, #40	; 0x28
 8001542:	2100      	movs	r1, #0
 8001544:	4618      	mov	r0, r3
 8001546:	f010 fca0 	bl	8011e8a <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800154a:	4b3a      	ldr	r3, [pc, #232]	; (8001634 <MX_RTC_Init+0x110>)
 800154c:	4a3a      	ldr	r2, [pc, #232]	; (8001638 <MX_RTC_Init+0x114>)
 800154e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001550:	4b38      	ldr	r3, [pc, #224]	; (8001634 <MX_RTC_Init+0x110>)
 8001552:	2200      	movs	r2, #0
 8001554:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001556:	4b37      	ldr	r3, [pc, #220]	; (8001634 <MX_RTC_Init+0x110>)
 8001558:	227f      	movs	r2, #127	; 0x7f
 800155a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800155c:	4b35      	ldr	r3, [pc, #212]	; (8001634 <MX_RTC_Init+0x110>)
 800155e:	22ff      	movs	r2, #255	; 0xff
 8001560:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001562:	4b34      	ldr	r3, [pc, #208]	; (8001634 <MX_RTC_Init+0x110>)
 8001564:	2200      	movs	r2, #0
 8001566:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001568:	4b32      	ldr	r3, [pc, #200]	; (8001634 <MX_RTC_Init+0x110>)
 800156a:	2200      	movs	r2, #0
 800156c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800156e:	4b31      	ldr	r3, [pc, #196]	; (8001634 <MX_RTC_Init+0x110>)
 8001570:	2200      	movs	r2, #0
 8001572:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001574:	482f      	ldr	r0, [pc, #188]	; (8001634 <MX_RTC_Init+0x110>)
 8001576:	f006 f84d 	bl	8007614 <HAL_RTC_Init>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8001580:	f000 fcb2 	bl	8001ee8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 10;
 8001584:	230a      	movs	r3, #10
 8001586:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 20;
 800158a:	2314      	movs	r3, #20
 800158c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 30;
 8001590:	231e      	movs	r3, #30
 8001592:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001596:	2300      	movs	r3, #0
 8001598:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800159a:	2300      	movs	r3, #0
 800159c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800159e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80015a2:	2200      	movs	r2, #0
 80015a4:	4619      	mov	r1, r3
 80015a6:	4823      	ldr	r0, [pc, #140]	; (8001634 <MX_RTC_Init+0x110>)
 80015a8:	f006 f8aa 	bl	8007700 <HAL_RTC_SetTime>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 80015b2:	f000 fc99 	bl	8001ee8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 80015b6:	2306      	movs	r3, #6
 80015b8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_NOVEMBER;
 80015bc:	2311      	movs	r3, #17
 80015be:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 30;
 80015c2:	231e      	movs	r3, #30
 80015c4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 24;
 80015c8:	2318      	movs	r3, #24
 80015ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80015ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015d2:	2200      	movs	r2, #0
 80015d4:	4619      	mov	r1, r3
 80015d6:	4817      	ldr	r0, [pc, #92]	; (8001634 <MX_RTC_Init+0x110>)
 80015d8:	f006 f98a 	bl	80078f0 <HAL_RTC_SetDate>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 80015e2:	f000 fc81 	bl	8001ee8 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0;
 80015ea:	2300      	movs	r3, #0
 80015ec:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0;
 80015ee:	2300      	movs	r3, #0
 80015f0:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80015f6:	2300      	movs	r3, #0
 80015f8:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80015fa:	2300      	movs	r3, #0
 80015fc:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80015fe:	2300      	movs	r3, #0
 8001600:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001602:	2300      	movs	r3, #0
 8001604:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001606:	2300      	movs	r3, #0
 8001608:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 1;
 800160a:	2301      	movs	r3, #1
 800160c:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001610:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001614:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8001616:	463b      	mov	r3, r7
 8001618:	2200      	movs	r2, #0
 800161a:	4619      	mov	r1, r3
 800161c:	4805      	ldr	r0, [pc, #20]	; (8001634 <MX_RTC_Init+0x110>)
 800161e:	f006 fa3a 	bl	8007a96 <HAL_RTC_SetAlarm>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8001628:	f000 fc5e 	bl	8001ee8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800162c:	bf00      	nop
 800162e:	3740      	adds	r7, #64	; 0x40
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	200028d0 	.word	0x200028d0
 8001638:	40002800 	.word	0x40002800

0800163c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001640:	4b17      	ldr	r3, [pc, #92]	; (80016a0 <MX_SPI2_Init+0x64>)
 8001642:	4a18      	ldr	r2, [pc, #96]	; (80016a4 <MX_SPI2_Init+0x68>)
 8001644:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001646:	4b16      	ldr	r3, [pc, #88]	; (80016a0 <MX_SPI2_Init+0x64>)
 8001648:	f44f 7282 	mov.w	r2, #260	; 0x104
 800164c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800164e:	4b14      	ldr	r3, [pc, #80]	; (80016a0 <MX_SPI2_Init+0x64>)
 8001650:	2200      	movs	r2, #0
 8001652:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001654:	4b12      	ldr	r3, [pc, #72]	; (80016a0 <MX_SPI2_Init+0x64>)
 8001656:	2200      	movs	r2, #0
 8001658:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800165a:	4b11      	ldr	r3, [pc, #68]	; (80016a0 <MX_SPI2_Init+0x64>)
 800165c:	2200      	movs	r2, #0
 800165e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001660:	4b0f      	ldr	r3, [pc, #60]	; (80016a0 <MX_SPI2_Init+0x64>)
 8001662:	2200      	movs	r2, #0
 8001664:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001666:	4b0e      	ldr	r3, [pc, #56]	; (80016a0 <MX_SPI2_Init+0x64>)
 8001668:	f44f 7200 	mov.w	r2, #512	; 0x200
 800166c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800166e:	4b0c      	ldr	r3, [pc, #48]	; (80016a0 <MX_SPI2_Init+0x64>)
 8001670:	2208      	movs	r2, #8
 8001672:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001674:	4b0a      	ldr	r3, [pc, #40]	; (80016a0 <MX_SPI2_Init+0x64>)
 8001676:	2200      	movs	r2, #0
 8001678:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800167a:	4b09      	ldr	r3, [pc, #36]	; (80016a0 <MX_SPI2_Init+0x64>)
 800167c:	2200      	movs	r2, #0
 800167e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001680:	4b07      	ldr	r3, [pc, #28]	; (80016a0 <MX_SPI2_Init+0x64>)
 8001682:	2200      	movs	r2, #0
 8001684:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001686:	4b06      	ldr	r3, [pc, #24]	; (80016a0 <MX_SPI2_Init+0x64>)
 8001688:	220a      	movs	r2, #10
 800168a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800168c:	4804      	ldr	r0, [pc, #16]	; (80016a0 <MX_SPI2_Init+0x64>)
 800168e:	f006 fbe9 	bl	8007e64 <HAL_SPI_Init>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001698:	f000 fc26 	bl	8001ee8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800169c:	bf00      	nop
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	200028f0 	.word	0x200028f0
 80016a4:	40003800 	.word	0x40003800

080016a8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b086      	sub	sp, #24
 80016ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ae:	f107 0308 	add.w	r3, r7, #8
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]
 80016b6:	605a      	str	r2, [r3, #4]
 80016b8:	609a      	str	r2, [r3, #8]
 80016ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016bc:	463b      	mov	r3, r7
 80016be:	2200      	movs	r2, #0
 80016c0:	601a      	str	r2, [r3, #0]
 80016c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016c4:	4b1d      	ldr	r3, [pc, #116]	; (800173c <MX_TIM3_Init+0x94>)
 80016c6:	4a1e      	ldr	r2, [pc, #120]	; (8001740 <MX_TIM3_Init+0x98>)
 80016c8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 840-1;
 80016ca:	4b1c      	ldr	r3, [pc, #112]	; (800173c <MX_TIM3_Init+0x94>)
 80016cc:	f240 3247 	movw	r2, #839	; 0x347
 80016d0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016d2:	4b1a      	ldr	r3, [pc, #104]	; (800173c <MX_TIM3_Init+0x94>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80016d8:	4b18      	ldr	r3, [pc, #96]	; (800173c <MX_TIM3_Init+0x94>)
 80016da:	f240 32e7 	movw	r2, #999	; 0x3e7
 80016de:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016e0:	4b16      	ldr	r3, [pc, #88]	; (800173c <MX_TIM3_Init+0x94>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80016e6:	4b15      	ldr	r3, [pc, #84]	; (800173c <MX_TIM3_Init+0x94>)
 80016e8:	2280      	movs	r2, #128	; 0x80
 80016ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80016ec:	4813      	ldr	r0, [pc, #76]	; (800173c <MX_TIM3_Init+0x94>)
 80016ee:	f006 ffeb 	bl	80086c8 <HAL_TIM_Base_Init>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80016f8:	f000 fbf6 	bl	8001ee8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001700:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001702:	f107 0308 	add.w	r3, r7, #8
 8001706:	4619      	mov	r1, r3
 8001708:	480c      	ldr	r0, [pc, #48]	; (800173c <MX_TIM3_Init+0x94>)
 800170a:	f007 f9a5 	bl	8008a58 <HAL_TIM_ConfigClockSource>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001714:	f000 fbe8 	bl	8001ee8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001718:	2320      	movs	r3, #32
 800171a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800171c:	2300      	movs	r3, #0
 800171e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001720:	463b      	mov	r3, r7
 8001722:	4619      	mov	r1, r3
 8001724:	4805      	ldr	r0, [pc, #20]	; (800173c <MX_TIM3_Init+0x94>)
 8001726:	f007 fbc1 	bl	8008eac <HAL_TIMEx_MasterConfigSynchronization>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001730:	f000 fbda 	bl	8001ee8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001734:	bf00      	nop
 8001736:	3718      	adds	r7, #24
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	20002948 	.word	0x20002948
 8001740:	40000400 	.word	0x40000400

08001744 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001748:	4b0e      	ldr	r3, [pc, #56]	; (8001784 <MX_TIM11_Init+0x40>)
 800174a:	4a0f      	ldr	r2, [pc, #60]	; (8001788 <MX_TIM11_Init+0x44>)
 800174c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 800174e:	4b0d      	ldr	r3, [pc, #52]	; (8001784 <MX_TIM11_Init+0x40>)
 8001750:	2200      	movs	r2, #0
 8001752:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001754:	4b0b      	ldr	r3, [pc, #44]	; (8001784 <MX_TIM11_Init+0x40>)
 8001756:	2200      	movs	r2, #0
 8001758:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 800175a:	4b0a      	ldr	r3, [pc, #40]	; (8001784 <MX_TIM11_Init+0x40>)
 800175c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001760:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001762:	4b08      	ldr	r3, [pc, #32]	; (8001784 <MX_TIM11_Init+0x40>)
 8001764:	2200      	movs	r2, #0
 8001766:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001768:	4b06      	ldr	r3, [pc, #24]	; (8001784 <MX_TIM11_Init+0x40>)
 800176a:	2200      	movs	r2, #0
 800176c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800176e:	4805      	ldr	r0, [pc, #20]	; (8001784 <MX_TIM11_Init+0x40>)
 8001770:	f006 ffaa 	bl	80086c8 <HAL_TIM_Base_Init>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800177a:	f000 fbb5 	bl	8001ee8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800177e:	bf00      	nop
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	20002990 	.word	0x20002990
 8001788:	40014800 	.word	0x40014800

0800178c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001790:	4b11      	ldr	r3, [pc, #68]	; (80017d8 <MX_USART2_UART_Init+0x4c>)
 8001792:	4a12      	ldr	r2, [pc, #72]	; (80017dc <MX_USART2_UART_Init+0x50>)
 8001794:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001796:	4b10      	ldr	r3, [pc, #64]	; (80017d8 <MX_USART2_UART_Init+0x4c>)
 8001798:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800179c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800179e:	4b0e      	ldr	r3, [pc, #56]	; (80017d8 <MX_USART2_UART_Init+0x4c>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017a4:	4b0c      	ldr	r3, [pc, #48]	; (80017d8 <MX_USART2_UART_Init+0x4c>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017aa:	4b0b      	ldr	r3, [pc, #44]	; (80017d8 <MX_USART2_UART_Init+0x4c>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017b0:	4b09      	ldr	r3, [pc, #36]	; (80017d8 <MX_USART2_UART_Init+0x4c>)
 80017b2:	220c      	movs	r2, #12
 80017b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017b6:	4b08      	ldr	r3, [pc, #32]	; (80017d8 <MX_USART2_UART_Init+0x4c>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017bc:	4b06      	ldr	r3, [pc, #24]	; (80017d8 <MX_USART2_UART_Init+0x4c>)
 80017be:	2200      	movs	r2, #0
 80017c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017c2:	4805      	ldr	r0, [pc, #20]	; (80017d8 <MX_USART2_UART_Init+0x4c>)
 80017c4:	f007 fc02 	bl	8008fcc <HAL_UART_Init>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80017ce:	f000 fb8b 	bl	8001ee8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	200029d8 	.word	0x200029d8
 80017dc:	40004400 	.word	0x40004400

080017e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	607b      	str	r3, [r7, #4]
 80017ea:	4b0c      	ldr	r3, [pc, #48]	; (800181c <MX_DMA_Init+0x3c>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ee:	4a0b      	ldr	r2, [pc, #44]	; (800181c <MX_DMA_Init+0x3c>)
 80017f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80017f4:	6313      	str	r3, [r2, #48]	; 0x30
 80017f6:	4b09      	ldr	r3, [pc, #36]	; (800181c <MX_DMA_Init+0x3c>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017fe:	607b      	str	r3, [r7, #4]
 8001800:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 8001802:	2200      	movs	r2, #0
 8001804:	2101      	movs	r1, #1
 8001806:	2038      	movs	r0, #56	; 0x38
 8001808:	f001 fdec 	bl	80033e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800180c:	2038      	movs	r0, #56	; 0x38
 800180e:	f001 fe05 	bl	800341c <HAL_NVIC_EnableIRQ>

}
 8001812:	bf00      	nop
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	40023800 	.word	0x40023800

08001820 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b08a      	sub	sp, #40	; 0x28
 8001824:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001826:	f107 0314 	add.w	r3, r7, #20
 800182a:	2200      	movs	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	605a      	str	r2, [r3, #4]
 8001830:	609a      	str	r2, [r3, #8]
 8001832:	60da      	str	r2, [r3, #12]
 8001834:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001836:	2300      	movs	r3, #0
 8001838:	613b      	str	r3, [r7, #16]
 800183a:	4b41      	ldr	r3, [pc, #260]	; (8001940 <MX_GPIO_Init+0x120>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	4a40      	ldr	r2, [pc, #256]	; (8001940 <MX_GPIO_Init+0x120>)
 8001840:	f043 0304 	orr.w	r3, r3, #4
 8001844:	6313      	str	r3, [r2, #48]	; 0x30
 8001846:	4b3e      	ldr	r3, [pc, #248]	; (8001940 <MX_GPIO_Init+0x120>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	f003 0304 	and.w	r3, r3, #4
 800184e:	613b      	str	r3, [r7, #16]
 8001850:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001852:	2300      	movs	r3, #0
 8001854:	60fb      	str	r3, [r7, #12]
 8001856:	4b3a      	ldr	r3, [pc, #232]	; (8001940 <MX_GPIO_Init+0x120>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	4a39      	ldr	r2, [pc, #228]	; (8001940 <MX_GPIO_Init+0x120>)
 800185c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001860:	6313      	str	r3, [r2, #48]	; 0x30
 8001862:	4b37      	ldr	r3, [pc, #220]	; (8001940 <MX_GPIO_Init+0x120>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	60bb      	str	r3, [r7, #8]
 8001872:	4b33      	ldr	r3, [pc, #204]	; (8001940 <MX_GPIO_Init+0x120>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	4a32      	ldr	r2, [pc, #200]	; (8001940 <MX_GPIO_Init+0x120>)
 8001878:	f043 0301 	orr.w	r3, r3, #1
 800187c:	6313      	str	r3, [r2, #48]	; 0x30
 800187e:	4b30      	ldr	r3, [pc, #192]	; (8001940 <MX_GPIO_Init+0x120>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	60bb      	str	r3, [r7, #8]
 8001888:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	607b      	str	r3, [r7, #4]
 800188e:	4b2c      	ldr	r3, [pc, #176]	; (8001940 <MX_GPIO_Init+0x120>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	4a2b      	ldr	r2, [pc, #172]	; (8001940 <MX_GPIO_Init+0x120>)
 8001894:	f043 0302 	orr.w	r3, r3, #2
 8001898:	6313      	str	r3, [r2, #48]	; 0x30
 800189a:	4b29      	ldr	r3, [pc, #164]	; (8001940 <MX_GPIO_Init+0x120>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189e:	f003 0302 	and.w	r3, r3, #2
 80018a2:	607b      	str	r3, [r7, #4]
 80018a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 80018a6:	2200      	movs	r2, #0
 80018a8:	2108      	movs	r1, #8
 80018aa:	4826      	ldr	r0, [pc, #152]	; (8001944 <MX_GPIO_Init+0x124>)
 80018ac:	f002 fb10 	bl	8003ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80018b0:	2200      	movs	r2, #0
 80018b2:	2120      	movs	r1, #32
 80018b4:	4824      	ldr	r0, [pc, #144]	; (8001948 <MX_GPIO_Init+0x128>)
 80018b6:	f002 fb0b 	bl	8003ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80018ba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018c0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80018c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018c6:	2301      	movs	r3, #1
 80018c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80018ca:	f107 0314 	add.w	r3, r7, #20
 80018ce:	4619      	mov	r1, r3
 80018d0:	481c      	ldr	r0, [pc, #112]	; (8001944 <MX_GPIO_Init+0x124>)
 80018d2:	f002 f951 	bl	8003b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80018d6:	2308      	movs	r3, #8
 80018d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018da:	2301      	movs	r3, #1
 80018dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e2:	2300      	movs	r3, #0
 80018e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80018e6:	f107 0314 	add.w	r3, r7, #20
 80018ea:	4619      	mov	r1, r3
 80018ec:	4815      	ldr	r0, [pc, #84]	; (8001944 <MX_GPIO_Init+0x124>)
 80018ee:	f002 f943 	bl	8003b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80018f2:	2320      	movs	r3, #32
 80018f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f6:	2301      	movs	r3, #1
 80018f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fa:	2300      	movs	r3, #0
 80018fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fe:	2300      	movs	r3, #0
 8001900:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001902:	f107 0314 	add.w	r3, r7, #20
 8001906:	4619      	mov	r1, r3
 8001908:	480f      	ldr	r0, [pc, #60]	; (8001948 <MX_GPIO_Init+0x128>)
 800190a:	f002 f935 	bl	8003b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : RCWL_Pin */
  GPIO_InitStruct.Pin = RCWL_Pin;
 800190e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001912:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001914:	2300      	movs	r3, #0
 8001916:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001918:	2300      	movs	r3, #0
 800191a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RCWL_GPIO_Port, &GPIO_InitStruct);
 800191c:	f107 0314 	add.w	r3, r7, #20
 8001920:	4619      	mov	r1, r3
 8001922:	4809      	ldr	r0, [pc, #36]	; (8001948 <MX_GPIO_Init+0x128>)
 8001924:	f002 f928 	bl	8003b78 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001928:	2200      	movs	r2, #0
 800192a:	2105      	movs	r1, #5
 800192c:	2028      	movs	r0, #40	; 0x28
 800192e:	f001 fd59 	bl	80033e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001932:	2028      	movs	r0, #40	; 0x28
 8001934:	f001 fd72 	bl	800341c <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001938:	bf00      	nop
 800193a:	3728      	adds	r7, #40	; 0x28
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	40023800 	.word	0x40023800
 8001944:	40020800 	.word	0x40020800
 8001948:	40020000 	.word	0x40020000

0800194c <SDCard_Init>:

/* USER CODE BEGIN 4 */

void SDCard_Init(void){// SD Card Initialization
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
	fresult=f_mount(&fs,"",0);
 8001950:	2200      	movs	r2, #0
 8001952:	490a      	ldr	r1, [pc, #40]	; (800197c <SDCard_Init+0x30>)
 8001954:	480a      	ldr	r0, [pc, #40]	; (8001980 <SDCard_Init+0x34>)
 8001956:	f00a f98d 	bl	800bc74 <f_mount>
 800195a:	4603      	mov	r3, r0
 800195c:	461a      	mov	r2, r3
 800195e:	4b09      	ldr	r3, [pc, #36]	; (8001984 <SDCard_Init+0x38>)
 8001960:	701a      	strb	r2, [r3, #0]
	if(fresult!=FR_OK){
 8001962:	4b08      	ldr	r3, [pc, #32]	; (8001984 <SDCard_Init+0x38>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d003      	beq.n	8001972 <SDCard_Init+0x26>
		send_uart("error in mounting SD card ....\n\r");
 800196a:	4807      	ldr	r0, [pc, #28]	; (8001988 <SDCard_Init+0x3c>)
 800196c:	f7ff fbc0 	bl	80010f0 <send_uart>
	}
	else{
		send_uart("SD card mounted\n\r");
	}
}
 8001970:	e002      	b.n	8001978 <SDCard_Init+0x2c>
		send_uart("SD card mounted\n\r");
 8001972:	4806      	ldr	r0, [pc, #24]	; (800198c <SDCard_Init+0x40>)
 8001974:	f7ff fbbc 	bl	80010f0 <send_uart>
}
 8001978:	bf00      	nop
 800197a:	bd80      	pop	{r7, pc}
 800197c:	08014194 	.word	0x08014194
 8001980:	20000234 	.word	0x20000234
 8001984:	200022a0 	.word	0x200022a0
 8001988:	08014198 	.word	0x08014198
 800198c:	080141bc 	.word	0x080141bc

08001990 <MX_FREERTOS_Init>:


void MX_FREERTOS_Init(void){// This is for debugging purposes. Check FreeRTOS task View Window
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
	vQueueAddToRegistry(binarySemaphoreISR, "binary_semaphore_ISR");
 8001994:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <MX_FREERTOS_Init+0x20>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4906      	ldr	r1, [pc, #24]	; (80019b4 <MX_FREERTOS_Init+0x24>)
 800199a:	4618      	mov	r0, r3
 800199c:	f00c fc3c 	bl	800e218 <vQueueAddToRegistry>
	vQueueAddToRegistry(MutexOne, "Mutex_One");
 80019a0:	4b05      	ldr	r3, [pc, #20]	; (80019b8 <MX_FREERTOS_Init+0x28>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4905      	ldr	r1, [pc, #20]	; (80019bc <MX_FREERTOS_Init+0x2c>)
 80019a6:	4618      	mov	r0, r3
 80019a8:	f00c fc36 	bl	800e218 <vQueueAddToRegistry>
}
 80019ac:	bf00      	nop
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	20002a3c 	.word	0x20002a3c
 80019b4:	080141d0 	.word	0x080141d0
 80019b8:	20002a38 	.word	0x20002a38
 80019bc:	080141e8 	.word	0x080141e8

080019c0 <send_OLED>:

// Sends a string to the OLED at a specified row (y)
// Parameters:
// - string: Text to display
// - y: Y-coordinate (row) on the OLED
void send_OLED(char* string, uint8_t y) {
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	460b      	mov	r3, r1
 80019ca:	70fb      	strb	r3, [r7, #3]
	if (help) { // Check if display update is allowed
 80019cc:	4b0a      	ldr	r3, [pc, #40]	; (80019f8 <send_OLED+0x38>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d00c      	beq.n	80019ee <send_OLED+0x2e>
		SSD1306_GotoXY(5, y);               // Set cursor position
 80019d4:	78fb      	ldrb	r3, [r7, #3]
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	4619      	mov	r1, r3
 80019da:	2005      	movs	r0, #5
 80019dc:	f00e fe40 	bl	8010660 <SSD1306_GotoXY>
		SSD1306_Puts(string, &Font_7x10, 1); // Display string in specified font
 80019e0:	2201      	movs	r2, #1
 80019e2:	4906      	ldr	r1, [pc, #24]	; (80019fc <send_OLED+0x3c>)
 80019e4:	6878      	ldr	r0, [r7, #4]
 80019e6:	f00e fed1 	bl	801078c <SSD1306_Puts>
		SSD1306_UpdateScreen();             // Refresh OLED screen
 80019ea:	f00e fd93 	bl	8010514 <SSD1306_UpdateScreen>
	}
}
 80019ee:	bf00      	nop
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	20000000 	.word	0x20000000
 80019fc:	20000028 	.word	0x20000028

08001a00 <send_SDCard>:


// Appends a string to "data.txt" on the SD card
void send_SDCard(char* string) {
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
	count++; // Increment counter
 8001a08:	4b14      	ldr	r3, [pc, #80]	; (8001a5c <send_SDCard+0x5c>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	4a13      	ldr	r2, [pc, #76]	; (8001a5c <send_SDCard+0x5c>)
 8001a10:	6013      	str	r3, [r2, #0]
	fresult = f_open(&fil, "data.txt", FA_OPEN_ALWAYS | FA_WRITE | FA_OPEN_APPEND); // Open file in append mode
 8001a12:	2232      	movs	r2, #50	; 0x32
 8001a14:	4912      	ldr	r1, [pc, #72]	; (8001a60 <send_SDCard+0x60>)
 8001a16:	4813      	ldr	r0, [pc, #76]	; (8001a64 <send_SDCard+0x64>)
 8001a18:	f00a f990 	bl	800bd3c <f_open>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	461a      	mov	r2, r3
 8001a20:	4b11      	ldr	r3, [pc, #68]	; (8001a68 <send_SDCard+0x68>)
 8001a22:	701a      	strb	r2, [r3, #0]
	strcat(string, "\n\r"); // Add newline to the string
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f7fe fc43 	bl	80002b0 <strlen>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4413      	add	r3, r2
 8001a32:	4a0e      	ldr	r2, [pc, #56]	; (8001a6c <send_SDCard+0x6c>)
 8001a34:	8811      	ldrh	r1, [r2, #0]
 8001a36:	7892      	ldrb	r2, [r2, #2]
 8001a38:	8019      	strh	r1, [r3, #0]
 8001a3a:	709a      	strb	r2, [r3, #2]
	fresult = f_puts(string, &fil); // Write string to file
 8001a3c:	4909      	ldr	r1, [pc, #36]	; (8001a64 <send_SDCard+0x64>)
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f00a ff3e 	bl	800c8c0 <f_puts>
 8001a44:	4603      	mov	r3, r0
 8001a46:	b2da      	uxtb	r2, r3
 8001a48:	4b07      	ldr	r3, [pc, #28]	; (8001a68 <send_SDCard+0x68>)
 8001a4a:	701a      	strb	r2, [r3, #0]
	f_close(&fil); // Close file
 8001a4c:	4805      	ldr	r0, [pc, #20]	; (8001a64 <send_SDCard+0x64>)
 8001a4e:	f00a fe91 	bl	800c774 <f_close>
}
 8001a52:	bf00      	nop
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	20002770 	.word	0x20002770
 8001a60:	080141f4 	.word	0x080141f4
 8001a64:	20001270 	.word	0x20001270
 8001a68:	200022a0 	.word	0x200022a0
 8001a6c:	08014200 	.word	0x08014200

08001a70 <vUARTtask>:


// Task to send a counter value over UART periodically
void vUARTtask(void *pvParameters) {
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b084      	sub	sp, #16
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
	uint16_t count = 0; // Initialize counter
 8001a78:	2300      	movs	r3, #0
 8001a7a:	81fb      	strh	r3, [r7, #14]

	while (1) { // Infinite task loop
		count++; // Increment counter
 8001a7c:	89fb      	ldrh	r3, [r7, #14]
 8001a7e:	3301      	adds	r3, #1
 8001a80:	81fb      	strh	r3, [r7, #14]
		sprintf(buffer, "count is %d\n\r", count); // Format counter value into buffer
 8001a82:	89fb      	ldrh	r3, [r7, #14]
 8001a84:	461a      	mov	r2, r3
 8001a86:	4905      	ldr	r1, [pc, #20]	; (8001a9c <vUARTtask+0x2c>)
 8001a88:	4805      	ldr	r0, [pc, #20]	; (8001aa0 <vUARTtask+0x30>)
 8001a8a:	f010 f99b 	bl	8011dc4 <siprintf>
		send_uart(buffer); // Send buffer over UART
 8001a8e:	4804      	ldr	r0, [pc, #16]	; (8001aa0 <vUARTtask+0x30>)
 8001a90:	f7ff fb2e 	bl	80010f0 <send_uart>
		vTaskDelay(50); // Delay for 50 ticks (RTOS delay)
 8001a94:	2032      	movs	r0, #50	; 0x32
 8001a96:	f00c fe05 	bl	800e6a4 <vTaskDelay>
		count++; // Increment counter
 8001a9a:	e7ef      	b.n	8001a7c <vUARTtask+0xc>
 8001a9c:	08014204 	.word	0x08014204
 8001aa0:	200022a4 	.word	0x200022a4

08001aa4 <vSwitchtask>:
	}
}


// Task to handle button press and execute actions
void vSwitchtask(void *pvParameters) {
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
	while (1) {
			// Wait for semaphore indicating button press
		if (xSemaphoreTake(binarySemaphoreISR, portMAX_DELAY) == pdTRUE) {
 8001aac:	4b2a      	ldr	r3, [pc, #168]	; (8001b58 <vSwitchtask+0xb4>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f00c f8d7 	bl	800dc68 <xQueueSemaphoreTake>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d1f5      	bne.n	8001aac <vSwitchtask+0x8>
			if (!isButtonPressed) {
 8001ac0:	4b26      	ldr	r3, [pc, #152]	; (8001b5c <vSwitchtask+0xb8>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d143      	bne.n	8001b50 <vSwitchtask+0xac>
				isButtonPressed = pdTRUE; // Mark button as pressed
 8001ac8:	4b24      	ldr	r3, [pc, #144]	; (8001b5c <vSwitchtask+0xb8>)
 8001aca:	2201      	movs	r2, #1
 8001acc:	601a      	str	r2, [r3, #0]


				// DIrectly calling sendSDcard and sendOLED doesn't work


				help = 0; // Update help state
 8001ace:	4b24      	ldr	r3, [pc, #144]	; (8001b60 <vSwitchtask+0xbc>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	701a      	strb	r2, [r3, #0]
				sprintf(help_str, "HELP"); // Prepare "HELP" string
 8001ad4:	4923      	ldr	r1, [pc, #140]	; (8001b64 <vSwitchtask+0xc0>)
 8001ad6:	4824      	ldr	r0, [pc, #144]	; (8001b68 <vSwitchtask+0xc4>)
 8001ad8:	f010 f974 	bl	8011dc4 <siprintf>
				fresult = f_open(&fil, "data.txt", FA_OPEN_ALWAYS | FA_WRITE | FA_OPEN_APPEND); // Open file
 8001adc:	2232      	movs	r2, #50	; 0x32
 8001ade:	4923      	ldr	r1, [pc, #140]	; (8001b6c <vSwitchtask+0xc8>)
 8001ae0:	4823      	ldr	r0, [pc, #140]	; (8001b70 <vSwitchtask+0xcc>)
 8001ae2:	f00a f92b 	bl	800bd3c <f_open>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	461a      	mov	r2, r3
 8001aea:	4b22      	ldr	r3, [pc, #136]	; (8001b74 <vSwitchtask+0xd0>)
 8001aec:	701a      	strb	r2, [r3, #0]
				strcat(help_str, "\n\r"); // Append newline
 8001aee:	481e      	ldr	r0, [pc, #120]	; (8001b68 <vSwitchtask+0xc4>)
 8001af0:	f7fe fbde 	bl	80002b0 <strlen>
 8001af4:	4603      	mov	r3, r0
 8001af6:	461a      	mov	r2, r3
 8001af8:	4b1b      	ldr	r3, [pc, #108]	; (8001b68 <vSwitchtask+0xc4>)
 8001afa:	4413      	add	r3, r2
 8001afc:	4a1e      	ldr	r2, [pc, #120]	; (8001b78 <vSwitchtask+0xd4>)
 8001afe:	8811      	ldrh	r1, [r2, #0]
 8001b00:	7892      	ldrb	r2, [r2, #2]
 8001b02:	8019      	strh	r1, [r3, #0]
 8001b04:	709a      	strb	r2, [r3, #2]
				fresult = f_puts(help_str, &fil); // Write to file
 8001b06:	491a      	ldr	r1, [pc, #104]	; (8001b70 <vSwitchtask+0xcc>)
 8001b08:	4817      	ldr	r0, [pc, #92]	; (8001b68 <vSwitchtask+0xc4>)
 8001b0a:	f00a fed9 	bl	800c8c0 <f_puts>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	b2da      	uxtb	r2, r3
 8001b12:	4b18      	ldr	r3, [pc, #96]	; (8001b74 <vSwitchtask+0xd0>)
 8001b14:	701a      	strb	r2, [r3, #0]
				f_close(&fil); // Close file
 8001b16:	4816      	ldr	r0, [pc, #88]	; (8001b70 <vSwitchtask+0xcc>)
 8001b18:	f00a fe2c 	bl	800c774 <f_close>

				SSD1306_Clear(); // Clear OLED
 8001b1c:	f00e fe5b 	bl	80107d6 <SSD1306_Clear>
				vTaskDelay(20); // Small delay
 8001b20:	2014      	movs	r0, #20
 8001b22:	f00c fdbf 	bl	800e6a4 <vTaskDelay>
				SSD1306_GotoXY(25, 20); // Set OLED cursor
 8001b26:	2114      	movs	r1, #20
 8001b28:	2019      	movs	r0, #25
 8001b2a:	f00e fd99 	bl	8010660 <SSD1306_GotoXY>
				SSD1306_Puts("HELP", &Font_16x26, 1); // Display "HELP" on OLED
 8001b2e:	2201      	movs	r2, #1
 8001b30:	4912      	ldr	r1, [pc, #72]	; (8001b7c <vSwitchtask+0xd8>)
 8001b32:	480c      	ldr	r0, [pc, #48]	; (8001b64 <vSwitchtask+0xc0>)
 8001b34:	f00e fe2a 	bl	801078c <SSD1306_Puts>
				SSD1306_UpdateScreen(); // Refresh OLED
 8001b38:	f00e fcec 	bl	8010514 <SSD1306_UpdateScreen>
				send_uart("Button Pressed\r\n"); // Send UART message
 8001b3c:	4810      	ldr	r0, [pc, #64]	; (8001b80 <vSwitchtask+0xdc>)
 8001b3e:	f7ff fad7 	bl	80010f0 <send_uart>
				vTaskDelay(970); // Delay for debounce or message display
 8001b42:	f240 30ca 	movw	r0, #970	; 0x3ca
 8001b46:	f00c fdad 	bl	800e6a4 <vTaskDelay>

				help = 1; // Restore help state
 8001b4a:	4b05      	ldr	r3, [pc, #20]	; (8001b60 <vSwitchtask+0xbc>)
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	701a      	strb	r2, [r3, #0]
			}
			vTaskDelay(20); // Small delay before next check
 8001b50:	2014      	movs	r0, #20
 8001b52:	f00c fda7 	bl	800e6a4 <vTaskDelay>
		if (xSemaphoreTake(binarySemaphoreISR, portMAX_DELAY) == pdTRUE) {
 8001b56:	e7a9      	b.n	8001aac <vSwitchtask+0x8>
 8001b58:	20002a3c 	.word	0x20002a3c
 8001b5c:	2000276c 	.word	0x2000276c
 8001b60:	20000000 	.word	0x20000000
 8001b64:	08014214 	.word	0x08014214
 8001b68:	20002440 	.word	0x20002440
 8001b6c:	080141f4 	.word	0x080141f4
 8001b70:	20001270 	.word	0x20001270
 8001b74:	200022a0 	.word	0x200022a0
 8001b78:	08014200 	.word	0x08014200
 8001b7c:	20000030 	.word	0x20000030
 8001b80:	0801421c 	.word	0x0801421c

08001b84 <vInternalTemptask>:
	}
}


// Task to measure internal temperature and log/display it
void vInternalTemptask(void *pvParameters) {
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
    HAL_TIM_Base_Start_IT(&htim3); // Start timer with interrupts
 8001b8c:	4819      	ldr	r0, [pc, #100]	; (8001bf4 <vInternalTemptask+0x70>)
 8001b8e:	f006 fdeb 	bl	8008768 <HAL_TIM_Base_Start_IT>
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_buffer, ADC_SAMPLES * 2 * 2); // Start ADC in DMA mode
 8001b92:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001b96:	4918      	ldr	r1, [pc, #96]	; (8001bf8 <vInternalTemptask+0x74>)
 8001b98:	4818      	ldr	r0, [pc, #96]	; (8001bfc <vInternalTemptask+0x78>)
 8001b9a:	f000 ff93 	bl	8002ac4 <HAL_ADC_Start_DMA>

    while (1) {
        // Format the temperature reading into a string
        sprintf(tempState, "Temp = %4.2f C", temp);
 8001b9e:	4b18      	ldr	r3, [pc, #96]	; (8001c00 <vInternalTemptask+0x7c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7fe fcf0 	bl	8000588 <__aeabi_f2d>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	460b      	mov	r3, r1
 8001bac:	4915      	ldr	r1, [pc, #84]	; (8001c04 <vInternalTemptask+0x80>)
 8001bae:	4816      	ldr	r0, [pc, #88]	; (8001c08 <vInternalTemptask+0x84>)
 8001bb0:	f010 f908 	bl	8011dc4 <siprintf>

        // Take the mutex to ensure safe access to shared resources
        if (xSemaphoreTake(MutexOne, portMAX_DELAY) == pdTRUE) {
 8001bb4:	4b15      	ldr	r3, [pc, #84]	; (8001c0c <vInternalTemptask+0x88>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f00c f853 	bl	800dc68 <xQueueSemaphoreTake>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d110      	bne.n	8001bea <vInternalTemptask+0x66>
            send_OLED(tempState, 50); // Display temperature on OLED
 8001bc8:	2132      	movs	r1, #50	; 0x32
 8001bca:	480f      	ldr	r0, [pc, #60]	; (8001c08 <vInternalTemptask+0x84>)
 8001bcc:	f7ff fef8 	bl	80019c0 <send_OLED>
            send_SDCard(tempState);  // Log temperature to SD card
 8001bd0:	480d      	ldr	r0, [pc, #52]	; (8001c08 <vInternalTemptask+0x84>)
 8001bd2:	f7ff ff15 	bl	8001a00 <send_SDCard>
            send_uart(tempState);    // Send temperature over UART
 8001bd6:	480c      	ldr	r0, [pc, #48]	; (8001c08 <vInternalTemptask+0x84>)
 8001bd8:	f7ff fa8a 	bl	80010f0 <send_uart>
            xSemaphoreGive(MutexOne); // Release the mutex
 8001bdc:	4b0b      	ldr	r3, [pc, #44]	; (8001c0c <vInternalTemptask+0x88>)
 8001bde:	6818      	ldr	r0, [r3, #0]
 8001be0:	2300      	movs	r3, #0
 8001be2:	2200      	movs	r2, #0
 8001be4:	2100      	movs	r1, #0
 8001be6:	f00b fd39 	bl	800d65c <xQueueGenericSend>
        }

        vTaskDelay(20); // Delay to control task frequency
 8001bea:	2014      	movs	r0, #20
 8001bec:	f00c fd5a 	bl	800e6a4 <vTaskDelay>
        sprintf(tempState, "Temp = %4.2f C", temp);
 8001bf0:	e7d5      	b.n	8001b9e <vInternalTemptask+0x1a>
 8001bf2:	bf00      	nop
 8001bf4:	20002948 	.word	0x20002948
 8001bf8:	2000244c 	.word	0x2000244c
 8001bfc:	2000278c 	.word	0x2000278c
 8001c00:	20000230 	.word	0x20000230
 8001c04:	08014230 	.word	0x08014230
 8001c08:	2000240c 	.word	0x2000240c
 8001c0c:	20002a38 	.word	0x20002a38

08001c10 <vRCWLtask>:
}



// Task to detect motion using RCWL sensor and log/display state
void vRCWLtask(void *pvParameters) {
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
    while (1) {
        uint8_t rcwl = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10); // Read motion sensor state
 8001c18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c1c:	4817      	ldr	r0, [pc, #92]	; (8001c7c <vRCWLtask+0x6c>)
 8001c1e:	f002 f93f 	bl	8003ea0 <HAL_GPIO_ReadPin>
 8001c22:	4603      	mov	r3, r0
 8001c24:	73fb      	strb	r3, [r7, #15]
        char *rcwl_state = (rcwl == 1) ? "HIGH" : "LOW "; // Determine motion state
 8001c26:	7bfb      	ldrb	r3, [r7, #15]
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d101      	bne.n	8001c30 <vRCWLtask+0x20>
 8001c2c:	4b14      	ldr	r3, [pc, #80]	; (8001c80 <vRCWLtask+0x70>)
 8001c2e:	e000      	b.n	8001c32 <vRCWLtask+0x22>
 8001c30:	4b14      	ldr	r3, [pc, #80]	; (8001c84 <vRCWLtask+0x74>)
 8001c32:	60bb      	str	r3, [r7, #8]

        sprintf(motionState, "Motion: %s", rcwl_state); // Format motion state
 8001c34:	68ba      	ldr	r2, [r7, #8]
 8001c36:	4914      	ldr	r1, [pc, #80]	; (8001c88 <vRCWLtask+0x78>)
 8001c38:	4814      	ldr	r0, [pc, #80]	; (8001c8c <vRCWLtask+0x7c>)
 8001c3a:	f010 f8c3 	bl	8011dc4 <siprintf>

        // Access shared resources safely using semaphore
        if (xSemaphoreTake(MutexOne, portMAX_DELAY) == pdTRUE) {
 8001c3e:	4b14      	ldr	r3, [pc, #80]	; (8001c90 <vRCWLtask+0x80>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f04f 31ff 	mov.w	r1, #4294967295
 8001c46:	4618      	mov	r0, r3
 8001c48:	f00c f80e 	bl	800dc68 <xQueueSemaphoreTake>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d110      	bne.n	8001c74 <vRCWLtask+0x64>
            send_OLED(motionState, 30); // Display motion state on OLED
 8001c52:	211e      	movs	r1, #30
 8001c54:	480d      	ldr	r0, [pc, #52]	; (8001c8c <vRCWLtask+0x7c>)
 8001c56:	f7ff feb3 	bl	80019c0 <send_OLED>
            send_SDCard(motionState);   // Log motion state to SD card
 8001c5a:	480c      	ldr	r0, [pc, #48]	; (8001c8c <vRCWLtask+0x7c>)
 8001c5c:	f7ff fed0 	bl	8001a00 <send_SDCard>
            send_uart(motionState);     // Send motion state over UART
 8001c60:	480a      	ldr	r0, [pc, #40]	; (8001c8c <vRCWLtask+0x7c>)
 8001c62:	f7ff fa45 	bl	80010f0 <send_uart>
            xSemaphoreGive(MutexOne);   // Release the semaphore
 8001c66:	4b0a      	ldr	r3, [pc, #40]	; (8001c90 <vRCWLtask+0x80>)
 8001c68:	6818      	ldr	r0, [r3, #0]
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	2100      	movs	r1, #0
 8001c70:	f00b fcf4 	bl	800d65c <xQueueGenericSend>
        }

        vTaskDelay(20); // Delay to control task frequency
 8001c74:	2014      	movs	r0, #20
 8001c76:	f00c fd15 	bl	800e6a4 <vTaskDelay>
    while (1) {
 8001c7a:	e7cd      	b.n	8001c18 <vRCWLtask+0x8>
 8001c7c:	40020000 	.word	0x40020000
 8001c80:	08014240 	.word	0x08014240
 8001c84:	08014248 	.word	0x08014248
 8001c88:	08014250 	.word	0x08014250
 8001c8c:	200023a4 	.word	0x200023a4
 8001c90:	20002a38 	.word	0x20002a38

08001c94 <vRTCtask>:
    }
}


// Task to read and display current time and date from RTC
void vRTCtask(void *pvParameters) {
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b0a2      	sub	sp, #136	; 0x88
 8001c98:	af02      	add	r7, sp, #8
 8001c9a:	6078      	str	r0, [r7, #4]
    while (1) {
        char time[60];
        char date[60];

        // Get current time and date from RTC
        HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	4931      	ldr	r1, [pc, #196]	; (8001d64 <vRTCtask+0xd0>)
 8001ca0:	4831      	ldr	r0, [pc, #196]	; (8001d68 <vRTCtask+0xd4>)
 8001ca2:	f005 fdc7 	bl	8007834 <HAL_RTC_GetTime>
        HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	4930      	ldr	r1, [pc, #192]	; (8001d6c <vRTCtask+0xd8>)
 8001caa:	482f      	ldr	r0, [pc, #188]	; (8001d68 <vRTCtask+0xd4>)
 8001cac:	f005 fea4 	bl	80079f8 <HAL_RTC_GetDate>

        // Format date and time strings
        sprintf(date, "Date :%02d.%02d.%02d", sDate.Date, sDate.Month, sDate.Year);
 8001cb0:	4b2e      	ldr	r3, [pc, #184]	; (8001d6c <vRTCtask+0xd8>)
 8001cb2:	789b      	ldrb	r3, [r3, #2]
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	4b2d      	ldr	r3, [pc, #180]	; (8001d6c <vRTCtask+0xd8>)
 8001cb8:	785b      	ldrb	r3, [r3, #1]
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4b2b      	ldr	r3, [pc, #172]	; (8001d6c <vRTCtask+0xd8>)
 8001cbe:	78db      	ldrb	r3, [r3, #3]
 8001cc0:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8001cc4:	9300      	str	r3, [sp, #0]
 8001cc6:	460b      	mov	r3, r1
 8001cc8:	4929      	ldr	r1, [pc, #164]	; (8001d70 <vRTCtask+0xdc>)
 8001cca:	f010 f87b 	bl	8011dc4 <siprintf>
        sprintf(time, "Time :%02d.%02d.%02d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8001cce:	4b25      	ldr	r3, [pc, #148]	; (8001d64 <vRTCtask+0xd0>)
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	4b23      	ldr	r3, [pc, #140]	; (8001d64 <vRTCtask+0xd0>)
 8001cd6:	785b      	ldrb	r3, [r3, #1]
 8001cd8:	4619      	mov	r1, r3
 8001cda:	4b22      	ldr	r3, [pc, #136]	; (8001d64 <vRTCtask+0xd0>)
 8001cdc:	789b      	ldrb	r3, [r3, #2]
 8001cde:	f107 0008 	add.w	r0, r7, #8
 8001ce2:	9300      	str	r3, [sp, #0]
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	4923      	ldr	r1, [pc, #140]	; (8001d74 <vRTCtask+0xe0>)
 8001ce8:	f010 f86c 	bl	8011dc4 <siprintf>

        // Access shared resources safely using semaphore
        if (xSemaphoreTake(MutexOne, portMAX_DELAY) == pdTRUE) {
 8001cec:	4b22      	ldr	r3, [pc, #136]	; (8001d78 <vRTCtask+0xe4>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f04f 31ff 	mov.w	r1, #4294967295
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f00b ffb7 	bl	800dc68 <xQueueSemaphoreTake>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d12c      	bne.n	8001d5a <vRTCtask+0xc6>
            send_OLED(date, 10);  // Display date on OLED
 8001d00:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001d04:	210a      	movs	r1, #10
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7ff fe5a 	bl	80019c0 <send_OLED>
            send_OLED(time, 20);  // Display time on OLED
 8001d0c:	f107 0308 	add.w	r3, r7, #8
 8001d10:	2114      	movs	r1, #20
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7ff fe54 	bl	80019c0 <send_OLED>
            send_SDCard(date);    // Log date to SD card
 8001d18:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7ff fe6f 	bl	8001a00 <send_SDCard>
            vTaskDelay(5);        // Short delay
 8001d22:	2005      	movs	r0, #5
 8001d24:	f00c fcbe 	bl	800e6a4 <vTaskDelay>
            send_SDCard(time);    // Log time to SD card
 8001d28:	f107 0308 	add.w	r3, r7, #8
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff fe67 	bl	8001a00 <send_SDCard>
            vTaskDelay(5);        // Short delay
 8001d32:	2005      	movs	r0, #5
 8001d34:	f00c fcb6 	bl	800e6a4 <vTaskDelay>
            send_uart(date);      // Send date over UART
 8001d38:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff f9d7 	bl	80010f0 <send_uart>
            send_uart(time);      // Send time over UART
 8001d42:	f107 0308 	add.w	r3, r7, #8
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7ff f9d2 	bl	80010f0 <send_uart>
            xSemaphoreGive(MutexOne); // Release the semaphore
 8001d4c:	4b0a      	ldr	r3, [pc, #40]	; (8001d78 <vRTCtask+0xe4>)
 8001d4e:	6818      	ldr	r0, [r3, #0]
 8001d50:	2300      	movs	r3, #0
 8001d52:	2200      	movs	r2, #0
 8001d54:	2100      	movs	r1, #0
 8001d56:	f00b fc81 	bl	800d65c <xQueueGenericSend>
        }

        vTaskDelay(10); // Delay to control task frequency
 8001d5a:	200a      	movs	r0, #10
 8001d5c:	f00c fca2 	bl	800e6a4 <vTaskDelay>
    while (1) {
 8001d60:	e79c      	b.n	8001c9c <vRTCtask+0x8>
 8001d62:	bf00      	nop
 8001d64:	20002774 	.word	0x20002774
 8001d68:	200028d0 	.word	0x200028d0
 8001d6c:	20002788 	.word	0x20002788
 8001d70:	0801425c 	.word	0x0801425c
 8001d74:	08014274 	.word	0x08014274
 8001d78:	20002a38 	.word	0x20002a38

08001d7c <vMQ135task>:
    }
}


// Task to read AQI value from MQ135 sensor and log/display it
void vMQ135task(void *pvParameters) {
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
    while (1) {
        HAL_ADC_Start(&hadc2); // Start ADC conversion
 8001d84:	481a      	ldr	r0, [pc, #104]	; (8001df0 <vMQ135task+0x74>)
 8001d86:	f000 fd0d 	bl	80027a4 <HAL_ADC_Start>
        HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY); // Wait for conversion to complete
 8001d8a:	f04f 31ff 	mov.w	r1, #4294967295
 8001d8e:	4818      	ldr	r0, [pc, #96]	; (8001df0 <vMQ135task+0x74>)
 8001d90:	f000 fe0d 	bl	80029ae <HAL_ADC_PollForConversion>
        uint16_t adc_value = HAL_ADC_GetValue(&hadc2); // Read ADC value
 8001d94:	4816      	ldr	r0, [pc, #88]	; (8001df0 <vMQ135task+0x74>)
 8001d96:	f000 ffa5 	bl	8002ce4 <HAL_ADC_GetValue>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	81fb      	strh	r3, [r7, #14]
        HAL_ADC_Stop(&hadc2); // Stop ADC conversion
 8001d9e:	4814      	ldr	r0, [pc, #80]	; (8001df0 <vMQ135task+0x74>)
 8001da0:	f000 fdd2 	bl	8002948 <HAL_ADC_Stop>

        sprintf(adcVal, "AQI is %d   ", adc_value); // Format AQI value
 8001da4:	89fb      	ldrh	r3, [r7, #14]
 8001da6:	461a      	mov	r2, r3
 8001da8:	4912      	ldr	r1, [pc, #72]	; (8001df4 <vMQ135task+0x78>)
 8001daa:	4813      	ldr	r0, [pc, #76]	; (8001df8 <vMQ135task+0x7c>)
 8001dac:	f010 f80a 	bl	8011dc4 <siprintf>

        // Access shared resources safely using semaphore
        if (xSemaphoreTake(MutexOne, portMAX_DELAY) == pdTRUE) {
 8001db0:	4b12      	ldr	r3, [pc, #72]	; (8001dfc <vMQ135task+0x80>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f04f 31ff 	mov.w	r1, #4294967295
 8001db8:	4618      	mov	r0, r3
 8001dba:	f00b ff55 	bl	800dc68 <xQueueSemaphoreTake>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	d110      	bne.n	8001de6 <vMQ135task+0x6a>
            send_OLED(adcVal, 40);  // Display AQI on OLED
 8001dc4:	2128      	movs	r1, #40	; 0x28
 8001dc6:	480c      	ldr	r0, [pc, #48]	; (8001df8 <vMQ135task+0x7c>)
 8001dc8:	f7ff fdfa 	bl	80019c0 <send_OLED>
            send_SDCard(adcVal);    // Log AQI to SD card
 8001dcc:	480a      	ldr	r0, [pc, #40]	; (8001df8 <vMQ135task+0x7c>)
 8001dce:	f7ff fe17 	bl	8001a00 <send_SDCard>
            send_uart(adcVal);      // Send AQI over UART
 8001dd2:	4809      	ldr	r0, [pc, #36]	; (8001df8 <vMQ135task+0x7c>)
 8001dd4:	f7ff f98c 	bl	80010f0 <send_uart>
            xSemaphoreGive(MutexOne); // Release the semaphore
 8001dd8:	4b08      	ldr	r3, [pc, #32]	; (8001dfc <vMQ135task+0x80>)
 8001dda:	6818      	ldr	r0, [r3, #0]
 8001ddc:	2300      	movs	r3, #0
 8001dde:	2200      	movs	r2, #0
 8001de0:	2100      	movs	r1, #0
 8001de2:	f00b fc3b 	bl	800d65c <xQueueGenericSend>
        }

        vTaskDelay(20); // Delay to control task frequency
 8001de6:	2014      	movs	r0, #20
 8001de8:	f00c fc5c 	bl	800e6a4 <vTaskDelay>
    while (1) {
 8001dec:	e7ca      	b.n	8001d84 <vMQ135task+0x8>
 8001dee:	bf00      	nop
 8001df0:	200027d4 	.word	0x200027d4
 8001df4:	0801428c 	.word	0x0801428c
 8001df8:	200023d8 	.word	0x200023d8
 8001dfc:	20002a38 	.word	0x20002a38

08001e00 <HAL_ADC_ConvHalfCpltCallback>:
    }
}


void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc){
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
    process_adc_buffer(&adc_buffer[0]); // We're half way through the buffer, so can safely deal with first half
 8001e08:	4803      	ldr	r0, [pc, #12]	; (8001e18 <HAL_ADC_ConvHalfCpltCallback+0x18>)
 8001e0a:	f7ff f8b1 	bl	8000f70 <process_adc_buffer>
}
 8001e0e:	bf00      	nop
 8001e10:	3708      	adds	r7, #8
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	2000244c 	.word	0x2000244c

08001e1c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
    process_adc_buffer(&adc_buffer[ADC_SAMPLES * 2]); // We're all the way through the buffer, so deal with second half
 8001e24:	4803      	ldr	r0, [pc, #12]	; (8001e34 <HAL_ADC_ConvCpltCallback+0x18>)
 8001e26:	f7ff f8a3 	bl	8000f70 <process_adc_buffer>
}
 8001e2a:	bf00      	nop
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	200025dc 	.word	0x200025dc

08001e38 <HAL_GPIO_EXTI_Callback>:

// Interrupt callback to give semaphore from ISR
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	4603      	mov	r3, r0
 8001e40:	80fb      	strh	r3, [r7, #6]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001e42:	2300      	movs	r3, #0
 8001e44:	60fb      	str	r3, [r7, #12]

    // Give semaphore to wake up the task
    xSemaphoreGiveFromISR(binarySemaphoreISR, &xHigherPriorityTaskWoken);
 8001e46:	4b0b      	ldr	r3, [pc, #44]	; (8001e74 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f107 020c 	add.w	r2, r7, #12
 8001e4e:	4611      	mov	r1, r2
 8001e50:	4618      	mov	r0, r3
 8001e52:	f00b fd9c 	bl	800d98e <xQueueGiveFromISR>

    // If higher priority task was woken, yield
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d007      	beq.n	8001e6c <HAL_GPIO_EXTI_Callback+0x34>
 8001e5c:	4b06      	ldr	r3, [pc, #24]	; (8001e78 <HAL_GPIO_EXTI_Callback+0x40>)
 8001e5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	f3bf 8f4f 	dsb	sy
 8001e68:	f3bf 8f6f 	isb	sy
}
 8001e6c:	bf00      	nop
 8001e6e:	3710      	adds	r7, #16
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	20002a3c 	.word	0x20002a3c
 8001e78:	e000ed04 	.word	0xe000ed04

08001e7c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001e84:	2001      	movs	r0, #1
 8001e86:	f00a ffc9 	bl	800ce1c <osDelay>
 8001e8a:	e7fb      	b.n	8001e84 <StartDefaultTask+0x8>

08001e8c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM3) {
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a0f      	ldr	r2, [pc, #60]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d111      	bne.n	8001ec2 <HAL_TIM_PeriodElapsedCallback+0x36>
		if (tim_cnt % 500 == 0)
 8001e9e:	4b0f      	ldr	r3, [pc, #60]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	4b0f      	ldr	r3, [pc, #60]	; (8001ee0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001ea4:	fba3 1302 	umull	r1, r3, r3, r2
 8001ea8:	095b      	lsrs	r3, r3, #5
 8001eaa:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001eae:	fb01 f303 	mul.w	r3, r1, r3
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d104      	bne.n	8001ec2 <HAL_TIM_PeriodElapsedCallback+0x36>
//				HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
		tim_cnt++;
 8001eb8:	4b08      	ldr	r3, [pc, #32]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	4a07      	ldr	r2, [pc, #28]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001ec0:	6013      	str	r3, [r2, #0]
	}

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a07      	ldr	r2, [pc, #28]	; (8001ee4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d101      	bne.n	8001ed0 <HAL_TIM_PeriodElapsedCallback+0x44>
    HAL_IncTick();
 8001ecc:	f000 fbe2 	bl	8002694 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */


  /* USER CODE END Callback 1 */
}
 8001ed0:	bf00      	nop
 8001ed2:	3708      	adds	r7, #8
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	40000400 	.word	0x40000400
 8001edc:	20000220 	.word	0x20000220
 8001ee0:	10624dd3 	.word	0x10624dd3
 8001ee4:	40001000 	.word	0x40001000

08001ee8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001eec:	b672      	cpsid	i
}
 8001eee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ef0:	e7fe      	b.n	8001ef0 <Error_Handler+0x8>
	...

08001ef4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001efa:	2300      	movs	r3, #0
 8001efc:	607b      	str	r3, [r7, #4]
 8001efe:	4b12      	ldr	r3, [pc, #72]	; (8001f48 <HAL_MspInit+0x54>)
 8001f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f02:	4a11      	ldr	r2, [pc, #68]	; (8001f48 <HAL_MspInit+0x54>)
 8001f04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f08:	6453      	str	r3, [r2, #68]	; 0x44
 8001f0a:	4b0f      	ldr	r3, [pc, #60]	; (8001f48 <HAL_MspInit+0x54>)
 8001f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f12:	607b      	str	r3, [r7, #4]
 8001f14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f16:	2300      	movs	r3, #0
 8001f18:	603b      	str	r3, [r7, #0]
 8001f1a:	4b0b      	ldr	r3, [pc, #44]	; (8001f48 <HAL_MspInit+0x54>)
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1e:	4a0a      	ldr	r2, [pc, #40]	; (8001f48 <HAL_MspInit+0x54>)
 8001f20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f24:	6413      	str	r3, [r2, #64]	; 0x40
 8001f26:	4b08      	ldr	r3, [pc, #32]	; (8001f48 <HAL_MspInit+0x54>)
 8001f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f2e:	603b      	str	r3, [r7, #0]
 8001f30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f32:	2200      	movs	r2, #0
 8001f34:	210f      	movs	r1, #15
 8001f36:	f06f 0001 	mvn.w	r0, #1
 8001f3a:	f001 fa53 	bl	80033e4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f3e:	bf00      	nop
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40023800 	.word	0x40023800

08001f4c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b08a      	sub	sp, #40	; 0x28
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f54:	f107 0314 	add.w	r3, r7, #20
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	605a      	str	r2, [r3, #4]
 8001f5e:	609a      	str	r2, [r3, #8]
 8001f60:	60da      	str	r2, [r3, #12]
 8001f62:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a39      	ldr	r2, [pc, #228]	; (8002050 <HAL_ADC_MspInit+0x104>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d13f      	bne.n	8001fee <HAL_ADC_MspInit+0xa2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	613b      	str	r3, [r7, #16]
 8001f72:	4b38      	ldr	r3, [pc, #224]	; (8002054 <HAL_ADC_MspInit+0x108>)
 8001f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f76:	4a37      	ldr	r2, [pc, #220]	; (8002054 <HAL_ADC_MspInit+0x108>)
 8001f78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f7c:	6453      	str	r3, [r2, #68]	; 0x44
 8001f7e:	4b35      	ldr	r3, [pc, #212]	; (8002054 <HAL_ADC_MspInit+0x108>)
 8001f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f86:	613b      	str	r3, [r7, #16]
 8001f88:	693b      	ldr	r3, [r7, #16]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001f8a:	4b33      	ldr	r3, [pc, #204]	; (8002058 <HAL_ADC_MspInit+0x10c>)
 8001f8c:	4a33      	ldr	r2, [pc, #204]	; (800205c <HAL_ADC_MspInit+0x110>)
 8001f8e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001f90:	4b31      	ldr	r3, [pc, #196]	; (8002058 <HAL_ADC_MspInit+0x10c>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f96:	4b30      	ldr	r3, [pc, #192]	; (8002058 <HAL_ADC_MspInit+0x10c>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f9c:	4b2e      	ldr	r3, [pc, #184]	; (8002058 <HAL_ADC_MspInit+0x10c>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001fa2:	4b2d      	ldr	r3, [pc, #180]	; (8002058 <HAL_ADC_MspInit+0x10c>)
 8001fa4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fa8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001faa:	4b2b      	ldr	r3, [pc, #172]	; (8002058 <HAL_ADC_MspInit+0x10c>)
 8001fac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fb0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001fb2:	4b29      	ldr	r3, [pc, #164]	; (8002058 <HAL_ADC_MspInit+0x10c>)
 8001fb4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fb8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001fba:	4b27      	ldr	r3, [pc, #156]	; (8002058 <HAL_ADC_MspInit+0x10c>)
 8001fbc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001fc0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001fc2:	4b25      	ldr	r3, [pc, #148]	; (8002058 <HAL_ADC_MspInit+0x10c>)
 8001fc4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001fc8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fca:	4b23      	ldr	r3, [pc, #140]	; (8002058 <HAL_ADC_MspInit+0x10c>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001fd0:	4821      	ldr	r0, [pc, #132]	; (8002058 <HAL_ADC_MspInit+0x10c>)
 8001fd2:	f001 fa31 	bl	8003438 <HAL_DMA_Init>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <HAL_ADC_MspInit+0x94>
    {
      Error_Handler();
 8001fdc:	f7ff ff84 	bl	8001ee8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	4a1d      	ldr	r2, [pc, #116]	; (8002058 <HAL_ADC_MspInit+0x10c>)
 8001fe4:	639a      	str	r2, [r3, #56]	; 0x38
 8001fe6:	4a1c      	ldr	r2, [pc, #112]	; (8002058 <HAL_ADC_MspInit+0x10c>)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001fec:	e02c      	b.n	8002048 <HAL_ADC_MspInit+0xfc>
  else if(hadc->Instance==ADC2)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a1b      	ldr	r2, [pc, #108]	; (8002060 <HAL_ADC_MspInit+0x114>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d127      	bne.n	8002048 <HAL_ADC_MspInit+0xfc>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	60fb      	str	r3, [r7, #12]
 8001ffc:	4b15      	ldr	r3, [pc, #84]	; (8002054 <HAL_ADC_MspInit+0x108>)
 8001ffe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002000:	4a14      	ldr	r2, [pc, #80]	; (8002054 <HAL_ADC_MspInit+0x108>)
 8002002:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002006:	6453      	str	r3, [r2, #68]	; 0x44
 8002008:	4b12      	ldr	r3, [pc, #72]	; (8002054 <HAL_ADC_MspInit+0x108>)
 800200a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800200c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002010:	60fb      	str	r3, [r7, #12]
 8002012:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002014:	2300      	movs	r3, #0
 8002016:	60bb      	str	r3, [r7, #8]
 8002018:	4b0e      	ldr	r3, [pc, #56]	; (8002054 <HAL_ADC_MspInit+0x108>)
 800201a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201c:	4a0d      	ldr	r2, [pc, #52]	; (8002054 <HAL_ADC_MspInit+0x108>)
 800201e:	f043 0301 	orr.w	r3, r3, #1
 8002022:	6313      	str	r3, [r2, #48]	; 0x30
 8002024:	4b0b      	ldr	r3, [pc, #44]	; (8002054 <HAL_ADC_MspInit+0x108>)
 8002026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002028:	f003 0301 	and.w	r3, r3, #1
 800202c:	60bb      	str	r3, [r7, #8]
 800202e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MQ135_Pin;
 8002030:	2302      	movs	r3, #2
 8002032:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002034:	2303      	movs	r3, #3
 8002036:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002038:	2300      	movs	r3, #0
 800203a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MQ135_GPIO_Port, &GPIO_InitStruct);
 800203c:	f107 0314 	add.w	r3, r7, #20
 8002040:	4619      	mov	r1, r3
 8002042:	4808      	ldr	r0, [pc, #32]	; (8002064 <HAL_ADC_MspInit+0x118>)
 8002044:	f001 fd98 	bl	8003b78 <HAL_GPIO_Init>
}
 8002048:	bf00      	nop
 800204a:	3728      	adds	r7, #40	; 0x28
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40012000 	.word	0x40012000
 8002054:	40023800 	.word	0x40023800
 8002058:	2000281c 	.word	0x2000281c
 800205c:	40026410 	.word	0x40026410
 8002060:	40012100 	.word	0x40012100
 8002064:	40020000 	.word	0x40020000

08002068 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b08a      	sub	sp, #40	; 0x28
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002070:	f107 0314 	add.w	r3, r7, #20
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	605a      	str	r2, [r3, #4]
 800207a:	609a      	str	r2, [r3, #8]
 800207c:	60da      	str	r2, [r3, #12]
 800207e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a21      	ldr	r2, [pc, #132]	; (800210c <HAL_I2C_MspInit+0xa4>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d13c      	bne.n	8002104 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800208a:	2300      	movs	r3, #0
 800208c:	613b      	str	r3, [r7, #16]
 800208e:	4b20      	ldr	r3, [pc, #128]	; (8002110 <HAL_I2C_MspInit+0xa8>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002092:	4a1f      	ldr	r2, [pc, #124]	; (8002110 <HAL_I2C_MspInit+0xa8>)
 8002094:	f043 0302 	orr.w	r3, r3, #2
 8002098:	6313      	str	r3, [r2, #48]	; 0x30
 800209a:	4b1d      	ldr	r3, [pc, #116]	; (8002110 <HAL_I2C_MspInit+0xa8>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209e:	f003 0302 	and.w	r3, r3, #2
 80020a2:	613b      	str	r3, [r7, #16]
 80020a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80020a6:	f44f 7310 	mov.w	r3, #576	; 0x240
 80020aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020ac:	2312      	movs	r3, #18
 80020ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b0:	2300      	movs	r3, #0
 80020b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b4:	2303      	movs	r3, #3
 80020b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020b8:	2304      	movs	r3, #4
 80020ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020bc:	f107 0314 	add.w	r3, r7, #20
 80020c0:	4619      	mov	r1, r3
 80020c2:	4814      	ldr	r0, [pc, #80]	; (8002114 <HAL_I2C_MspInit+0xac>)
 80020c4:	f001 fd58 	bl	8003b78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020c8:	2300      	movs	r3, #0
 80020ca:	60fb      	str	r3, [r7, #12]
 80020cc:	4b10      	ldr	r3, [pc, #64]	; (8002110 <HAL_I2C_MspInit+0xa8>)
 80020ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d0:	4a0f      	ldr	r2, [pc, #60]	; (8002110 <HAL_I2C_MspInit+0xa8>)
 80020d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80020d6:	6413      	str	r3, [r2, #64]	; 0x40
 80020d8:	4b0d      	ldr	r3, [pc, #52]	; (8002110 <HAL_I2C_MspInit+0xa8>)
 80020da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020e0:	60fb      	str	r3, [r7, #12]
 80020e2:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80020e4:	2200      	movs	r2, #0
 80020e6:	2105      	movs	r1, #5
 80020e8:	201f      	movs	r0, #31
 80020ea:	f001 f97b 	bl	80033e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80020ee:	201f      	movs	r0, #31
 80020f0:	f001 f994 	bl	800341c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 80020f4:	2200      	movs	r2, #0
 80020f6:	2105      	movs	r1, #5
 80020f8:	2020      	movs	r0, #32
 80020fa:	f001 f973 	bl	80033e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80020fe:	2020      	movs	r0, #32
 8002100:	f001 f98c 	bl	800341c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002104:	bf00      	nop
 8002106:	3728      	adds	r7, #40	; 0x28
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	40005400 	.word	0x40005400
 8002110:	40023800 	.word	0x40023800
 8002114:	40020400 	.word	0x40020400

08002118 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b09a      	sub	sp, #104	; 0x68
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002120:	f107 030c 	add.w	r3, r7, #12
 8002124:	225c      	movs	r2, #92	; 0x5c
 8002126:	2100      	movs	r1, #0
 8002128:	4618      	mov	r0, r3
 800212a:	f00f feae 	bl	8011e8a <memset>
  if(hrtc->Instance==RTC)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a0c      	ldr	r2, [pc, #48]	; (8002164 <HAL_RTC_MspInit+0x4c>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d111      	bne.n	800215c <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002138:	2320      	movs	r3, #32
 800213a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800213c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002140:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002142:	f107 030c 	add.w	r3, r7, #12
 8002146:	4618      	mov	r0, r3
 8002148:	f004 fa6c 	bl	8006624 <HAL_RCCEx_PeriphCLKConfig>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002152:	f7ff fec9 	bl	8001ee8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002156:	4b04      	ldr	r3, [pc, #16]	; (8002168 <HAL_RTC_MspInit+0x50>)
 8002158:	2201      	movs	r2, #1
 800215a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800215c:	bf00      	nop
 800215e:	3768      	adds	r7, #104	; 0x68
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	40002800 	.word	0x40002800
 8002168:	42470e3c 	.word	0x42470e3c

0800216c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b08a      	sub	sp, #40	; 0x28
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002174:	f107 0314 	add.w	r3, r7, #20
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	60da      	str	r2, [r3, #12]
 8002182:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a30      	ldr	r2, [pc, #192]	; (800224c <HAL_SPI_MspInit+0xe0>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d15a      	bne.n	8002244 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	613b      	str	r3, [r7, #16]
 8002192:	4b2f      	ldr	r3, [pc, #188]	; (8002250 <HAL_SPI_MspInit+0xe4>)
 8002194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002196:	4a2e      	ldr	r2, [pc, #184]	; (8002250 <HAL_SPI_MspInit+0xe4>)
 8002198:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800219c:	6413      	str	r3, [r2, #64]	; 0x40
 800219e:	4b2c      	ldr	r3, [pc, #176]	; (8002250 <HAL_SPI_MspInit+0xe4>)
 80021a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021a6:	613b      	str	r3, [r7, #16]
 80021a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	60fb      	str	r3, [r7, #12]
 80021ae:	4b28      	ldr	r3, [pc, #160]	; (8002250 <HAL_SPI_MspInit+0xe4>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	4a27      	ldr	r2, [pc, #156]	; (8002250 <HAL_SPI_MspInit+0xe4>)
 80021b4:	f043 0304 	orr.w	r3, r3, #4
 80021b8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ba:	4b25      	ldr	r3, [pc, #148]	; (8002250 <HAL_SPI_MspInit+0xe4>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	f003 0304 	and.w	r3, r3, #4
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021c6:	2300      	movs	r3, #0
 80021c8:	60bb      	str	r3, [r7, #8]
 80021ca:	4b21      	ldr	r3, [pc, #132]	; (8002250 <HAL_SPI_MspInit+0xe4>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ce:	4a20      	ldr	r2, [pc, #128]	; (8002250 <HAL_SPI_MspInit+0xe4>)
 80021d0:	f043 0302 	orr.w	r3, r3, #2
 80021d4:	6313      	str	r3, [r2, #48]	; 0x30
 80021d6:	4b1e      	ldr	r3, [pc, #120]	; (8002250 <HAL_SPI_MspInit+0xe4>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021da:	f003 0302 	and.w	r3, r3, #2
 80021de:	60bb      	str	r3, [r7, #8]
 80021e0:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80021e2:	2302      	movs	r3, #2
 80021e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e6:	2302      	movs	r3, #2
 80021e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ea:	2300      	movs	r3, #0
 80021ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ee:	2303      	movs	r3, #3
 80021f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 80021f2:	2307      	movs	r3, #7
 80021f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021f6:	f107 0314 	add.w	r3, r7, #20
 80021fa:	4619      	mov	r1, r3
 80021fc:	4815      	ldr	r0, [pc, #84]	; (8002254 <HAL_SPI_MspInit+0xe8>)
 80021fe:	f001 fcbb 	bl	8003b78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002202:	2304      	movs	r3, #4
 8002204:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002206:	2302      	movs	r3, #2
 8002208:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220a:	2300      	movs	r3, #0
 800220c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800220e:	2303      	movs	r3, #3
 8002210:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002212:	2305      	movs	r3, #5
 8002214:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002216:	f107 0314 	add.w	r3, r7, #20
 800221a:	4619      	mov	r1, r3
 800221c:	480d      	ldr	r0, [pc, #52]	; (8002254 <HAL_SPI_MspInit+0xe8>)
 800221e:	f001 fcab 	bl	8003b78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002222:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002226:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002228:	2302      	movs	r3, #2
 800222a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222c:	2300      	movs	r3, #0
 800222e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002230:	2303      	movs	r3, #3
 8002232:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002234:	2305      	movs	r3, #5
 8002236:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002238:	f107 0314 	add.w	r3, r7, #20
 800223c:	4619      	mov	r1, r3
 800223e:	4806      	ldr	r0, [pc, #24]	; (8002258 <HAL_SPI_MspInit+0xec>)
 8002240:	f001 fc9a 	bl	8003b78 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002244:	bf00      	nop
 8002246:	3728      	adds	r7, #40	; 0x28
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	40003800 	.word	0x40003800
 8002250:	40023800 	.word	0x40023800
 8002254:	40020800 	.word	0x40020800
 8002258:	40020400 	.word	0x40020400

0800225c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b084      	sub	sp, #16
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a18      	ldr	r2, [pc, #96]	; (80022cc <HAL_TIM_Base_MspInit+0x70>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d10e      	bne.n	800228c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800226e:	2300      	movs	r3, #0
 8002270:	60fb      	str	r3, [r7, #12]
 8002272:	4b17      	ldr	r3, [pc, #92]	; (80022d0 <HAL_TIM_Base_MspInit+0x74>)
 8002274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002276:	4a16      	ldr	r2, [pc, #88]	; (80022d0 <HAL_TIM_Base_MspInit+0x74>)
 8002278:	f043 0302 	orr.w	r3, r3, #2
 800227c:	6413      	str	r3, [r2, #64]	; 0x40
 800227e:	4b14      	ldr	r3, [pc, #80]	; (80022d0 <HAL_TIM_Base_MspInit+0x74>)
 8002280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002282:	f003 0302 	and.w	r3, r3, #2
 8002286:	60fb      	str	r3, [r7, #12]
 8002288:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800228a:	e01a      	b.n	80022c2 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM11)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a10      	ldr	r2, [pc, #64]	; (80022d4 <HAL_TIM_Base_MspInit+0x78>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d115      	bne.n	80022c2 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002296:	2300      	movs	r3, #0
 8002298:	60bb      	str	r3, [r7, #8]
 800229a:	4b0d      	ldr	r3, [pc, #52]	; (80022d0 <HAL_TIM_Base_MspInit+0x74>)
 800229c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800229e:	4a0c      	ldr	r2, [pc, #48]	; (80022d0 <HAL_TIM_Base_MspInit+0x74>)
 80022a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022a4:	6453      	str	r3, [r2, #68]	; 0x44
 80022a6:	4b0a      	ldr	r3, [pc, #40]	; (80022d0 <HAL_TIM_Base_MspInit+0x74>)
 80022a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022ae:	60bb      	str	r3, [r7, #8]
 80022b0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 80022b2:	2200      	movs	r2, #0
 80022b4:	2105      	movs	r1, #5
 80022b6:	201a      	movs	r0, #26
 80022b8:	f001 f894 	bl	80033e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80022bc:	201a      	movs	r0, #26
 80022be:	f001 f8ad 	bl	800341c <HAL_NVIC_EnableIRQ>
}
 80022c2:	bf00      	nop
 80022c4:	3710      	adds	r7, #16
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	40000400 	.word	0x40000400
 80022d0:	40023800 	.word	0x40023800
 80022d4:	40014800 	.word	0x40014800

080022d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b08a      	sub	sp, #40	; 0x28
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e0:	f107 0314 	add.w	r3, r7, #20
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]
 80022e8:	605a      	str	r2, [r3, #4]
 80022ea:	609a      	str	r2, [r3, #8]
 80022ec:	60da      	str	r2, [r3, #12]
 80022ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a19      	ldr	r2, [pc, #100]	; (800235c <HAL_UART_MspInit+0x84>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d12b      	bne.n	8002352 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022fa:	2300      	movs	r3, #0
 80022fc:	613b      	str	r3, [r7, #16]
 80022fe:	4b18      	ldr	r3, [pc, #96]	; (8002360 <HAL_UART_MspInit+0x88>)
 8002300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002302:	4a17      	ldr	r2, [pc, #92]	; (8002360 <HAL_UART_MspInit+0x88>)
 8002304:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002308:	6413      	str	r3, [r2, #64]	; 0x40
 800230a:	4b15      	ldr	r3, [pc, #84]	; (8002360 <HAL_UART_MspInit+0x88>)
 800230c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002312:	613b      	str	r3, [r7, #16]
 8002314:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002316:	2300      	movs	r3, #0
 8002318:	60fb      	str	r3, [r7, #12]
 800231a:	4b11      	ldr	r3, [pc, #68]	; (8002360 <HAL_UART_MspInit+0x88>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231e:	4a10      	ldr	r2, [pc, #64]	; (8002360 <HAL_UART_MspInit+0x88>)
 8002320:	f043 0301 	orr.w	r3, r3, #1
 8002324:	6313      	str	r3, [r2, #48]	; 0x30
 8002326:	4b0e      	ldr	r3, [pc, #56]	; (8002360 <HAL_UART_MspInit+0x88>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	f003 0301 	and.w	r3, r3, #1
 800232e:	60fb      	str	r3, [r7, #12]
 8002330:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|USART_RX_Pin;
 8002332:	230c      	movs	r3, #12
 8002334:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002336:	2302      	movs	r3, #2
 8002338:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233a:	2300      	movs	r3, #0
 800233c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800233e:	2303      	movs	r3, #3
 8002340:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002342:	2307      	movs	r3, #7
 8002344:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002346:	f107 0314 	add.w	r3, r7, #20
 800234a:	4619      	mov	r1, r3
 800234c:	4805      	ldr	r0, [pc, #20]	; (8002364 <HAL_UART_MspInit+0x8c>)
 800234e:	f001 fc13 	bl	8003b78 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002352:	bf00      	nop
 8002354:	3728      	adds	r7, #40	; 0x28
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40004400 	.word	0x40004400
 8002360:	40023800 	.word	0x40023800
 8002364:	40020000 	.word	0x40020000

08002368 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b08e      	sub	sp, #56	; 0x38
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002370:	2300      	movs	r3, #0
 8002372:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002374:	2300      	movs	r3, #0
 8002376:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002378:	2300      	movs	r3, #0
 800237a:	60fb      	str	r3, [r7, #12]
 800237c:	4b33      	ldr	r3, [pc, #204]	; (800244c <HAL_InitTick+0xe4>)
 800237e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002380:	4a32      	ldr	r2, [pc, #200]	; (800244c <HAL_InitTick+0xe4>)
 8002382:	f043 0310 	orr.w	r3, r3, #16
 8002386:	6413      	str	r3, [r2, #64]	; 0x40
 8002388:	4b30      	ldr	r3, [pc, #192]	; (800244c <HAL_InitTick+0xe4>)
 800238a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238c:	f003 0310 	and.w	r3, r3, #16
 8002390:	60fb      	str	r3, [r7, #12]
 8002392:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002394:	f107 0210 	add.w	r2, r7, #16
 8002398:	f107 0314 	add.w	r3, r7, #20
 800239c:	4611      	mov	r1, r2
 800239e:	4618      	mov	r0, r3
 80023a0:	f004 f90e 	bl	80065c0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80023a4:	6a3b      	ldr	r3, [r7, #32]
 80023a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80023a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d103      	bne.n	80023b6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80023ae:	f004 f8df 	bl	8006570 <HAL_RCC_GetPCLK1Freq>
 80023b2:	6378      	str	r0, [r7, #52]	; 0x34
 80023b4:	e004      	b.n	80023c0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80023b6:	f004 f8db 	bl	8006570 <HAL_RCC_GetPCLK1Freq>
 80023ba:	4603      	mov	r3, r0
 80023bc:	005b      	lsls	r3, r3, #1
 80023be:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80023c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023c2:	4a23      	ldr	r2, [pc, #140]	; (8002450 <HAL_InitTick+0xe8>)
 80023c4:	fba2 2303 	umull	r2, r3, r2, r3
 80023c8:	0c9b      	lsrs	r3, r3, #18
 80023ca:	3b01      	subs	r3, #1
 80023cc:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80023ce:	4b21      	ldr	r3, [pc, #132]	; (8002454 <HAL_InitTick+0xec>)
 80023d0:	4a21      	ldr	r2, [pc, #132]	; (8002458 <HAL_InitTick+0xf0>)
 80023d2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80023d4:	4b1f      	ldr	r3, [pc, #124]	; (8002454 <HAL_InitTick+0xec>)
 80023d6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80023da:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80023dc:	4a1d      	ldr	r2, [pc, #116]	; (8002454 <HAL_InitTick+0xec>)
 80023de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023e0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80023e2:	4b1c      	ldr	r3, [pc, #112]	; (8002454 <HAL_InitTick+0xec>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023e8:	4b1a      	ldr	r3, [pc, #104]	; (8002454 <HAL_InitTick+0xec>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023ee:	4b19      	ldr	r3, [pc, #100]	; (8002454 <HAL_InitTick+0xec>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80023f4:	4817      	ldr	r0, [pc, #92]	; (8002454 <HAL_InitTick+0xec>)
 80023f6:	f006 f967 	bl	80086c8 <HAL_TIM_Base_Init>
 80023fa:	4603      	mov	r3, r0
 80023fc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002400:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002404:	2b00      	cmp	r3, #0
 8002406:	d11b      	bne.n	8002440 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002408:	4812      	ldr	r0, [pc, #72]	; (8002454 <HAL_InitTick+0xec>)
 800240a:	f006 f9ad 	bl	8008768 <HAL_TIM_Base_Start_IT>
 800240e:	4603      	mov	r3, r0
 8002410:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002414:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002418:	2b00      	cmp	r3, #0
 800241a:	d111      	bne.n	8002440 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800241c:	2036      	movs	r0, #54	; 0x36
 800241e:	f000 fffd 	bl	800341c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2b0f      	cmp	r3, #15
 8002426:	d808      	bhi.n	800243a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002428:	2200      	movs	r2, #0
 800242a:	6879      	ldr	r1, [r7, #4]
 800242c:	2036      	movs	r0, #54	; 0x36
 800242e:	f000 ffd9 	bl	80033e4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002432:	4a0a      	ldr	r2, [pc, #40]	; (800245c <HAL_InitTick+0xf4>)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6013      	str	r3, [r2, #0]
 8002438:	e002      	b.n	8002440 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002440:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002444:	4618      	mov	r0, r3
 8002446:	3738      	adds	r7, #56	; 0x38
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	40023800 	.word	0x40023800
 8002450:	431bde83 	.word	0x431bde83
 8002454:	20002a40 	.word	0x20002a40
 8002458:	40001000 	.word	0x40001000
 800245c:	20000008 	.word	0x20000008

08002460 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8002464:	4b0e      	ldr	r3, [pc, #56]	; (80024a0 <SDTimer_Handler+0x40>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	b2db      	uxtb	r3, r3
 800246a:	2b00      	cmp	r3, #0
 800246c:	d006      	beq.n	800247c <SDTimer_Handler+0x1c>
    Timer1--;
 800246e:	4b0c      	ldr	r3, [pc, #48]	; (80024a0 <SDTimer_Handler+0x40>)
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	b2db      	uxtb	r3, r3
 8002474:	3b01      	subs	r3, #1
 8002476:	b2da      	uxtb	r2, r3
 8002478:	4b09      	ldr	r3, [pc, #36]	; (80024a0 <SDTimer_Handler+0x40>)
 800247a:	701a      	strb	r2, [r3, #0]

  if(Timer2 > 0)
 800247c:	4b09      	ldr	r3, [pc, #36]	; (80024a4 <SDTimer_Handler+0x44>)
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d006      	beq.n	8002494 <SDTimer_Handler+0x34>
    Timer2--;
 8002486:	4b07      	ldr	r3, [pc, #28]	; (80024a4 <SDTimer_Handler+0x44>)
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	b2db      	uxtb	r3, r3
 800248c:	3b01      	subs	r3, #1
 800248e:	b2da      	uxtb	r2, r3
 8002490:	4b04      	ldr	r3, [pc, #16]	; (80024a4 <SDTimer_Handler+0x44>)
 8002492:	701a      	strb	r2, [r3, #0]
}
 8002494:	bf00      	nop
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	20002a8d 	.word	0x20002a8d
 80024a4:	20002a8e 	.word	0x20002a8e

080024a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024ac:	e7fe      	b.n	80024ac <NMI_Handler+0x4>

080024ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024ae:	b480      	push	{r7}
 80024b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024b2:	e7fe      	b.n	80024b2 <HardFault_Handler+0x4>

080024b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024b8:	e7fe      	b.n	80024b8 <MemManage_Handler+0x4>

080024ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024ba:	b480      	push	{r7}
 80024bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024be:	e7fe      	b.n	80024be <BusFault_Handler+0x4>

080024c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024c4:	e7fe      	b.n	80024c4 <UsageFault_Handler+0x4>

080024c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024c6:	b480      	push	{r7}
 80024c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024ca:	bf00      	nop
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80024d8:	4802      	ldr	r0, [pc, #8]	; (80024e4 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80024da:	f006 f9b5 	bl	8008848 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80024de:	bf00      	nop
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	20002990 	.word	0x20002990

080024e8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80024ec:	4802      	ldr	r0, [pc, #8]	; (80024f8 <I2C1_EV_IRQHandler+0x10>)
 80024ee:	f002 f891 	bl	8004614 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80024f2:	bf00      	nop
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	2000287c 	.word	0x2000287c

080024fc <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002500:	4802      	ldr	r0, [pc, #8]	; (800250c <I2C1_ER_IRQHandler+0x10>)
 8002502:	f002 f9da 	bl	80048ba <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002506:	bf00      	nop
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	2000287c 	.word	0x2000287c

08002510 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8002514:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002518:	f001 fcf4 	bl	8003f04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800251c:	bf00      	nop
 800251e:	bd80      	pop	{r7, pc}

08002520 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	 FatFsCnt++;
 8002524:	4b0a      	ldr	r3, [pc, #40]	; (8002550 <TIM6_DAC_IRQHandler+0x30>)
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	b2db      	uxtb	r3, r3
 800252a:	3301      	adds	r3, #1
 800252c:	b2da      	uxtb	r2, r3
 800252e:	4b08      	ldr	r3, [pc, #32]	; (8002550 <TIM6_DAC_IRQHandler+0x30>)
 8002530:	701a      	strb	r2, [r3, #0]
	  if(FatFsCnt >= 10)
 8002532:	4b07      	ldr	r3, [pc, #28]	; (8002550 <TIM6_DAC_IRQHandler+0x30>)
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	b2db      	uxtb	r3, r3
 8002538:	2b09      	cmp	r3, #9
 800253a:	d904      	bls.n	8002546 <TIM6_DAC_IRQHandler+0x26>
	  {
	    FatFsCnt = 0;
 800253c:	4b04      	ldr	r3, [pc, #16]	; (8002550 <TIM6_DAC_IRQHandler+0x30>)
 800253e:	2200      	movs	r2, #0
 8002540:	701a      	strb	r2, [r3, #0]
	    SDTimer_Handler();
 8002542:	f7ff ff8d 	bl	8002460 <SDTimer_Handler>
	  }

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002546:	4803      	ldr	r0, [pc, #12]	; (8002554 <TIM6_DAC_IRQHandler+0x34>)
 8002548:	f006 f97e 	bl	8008848 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800254c:	bf00      	nop
 800254e:	bd80      	pop	{r7, pc}
 8002550:	20002a8c 	.word	0x20002a8c
 8002554:	20002a40 	.word	0x20002a40

08002558 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800255c:	4802      	ldr	r0, [pc, #8]	; (8002568 <DMA2_Stream0_IRQHandler+0x10>)
 800255e:	f001 f893 	bl	8003688 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002562:	bf00      	nop
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	2000281c 	.word	0x2000281c

0800256c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b086      	sub	sp, #24
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002574:	4a14      	ldr	r2, [pc, #80]	; (80025c8 <_sbrk+0x5c>)
 8002576:	4b15      	ldr	r3, [pc, #84]	; (80025cc <_sbrk+0x60>)
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002580:	4b13      	ldr	r3, [pc, #76]	; (80025d0 <_sbrk+0x64>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d102      	bne.n	800258e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002588:	4b11      	ldr	r3, [pc, #68]	; (80025d0 <_sbrk+0x64>)
 800258a:	4a12      	ldr	r2, [pc, #72]	; (80025d4 <_sbrk+0x68>)
 800258c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800258e:	4b10      	ldr	r3, [pc, #64]	; (80025d0 <_sbrk+0x64>)
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4413      	add	r3, r2
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	429a      	cmp	r2, r3
 800259a:	d207      	bcs.n	80025ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800259c:	f00f fd1e 	bl	8011fdc <__errno>
 80025a0:	4603      	mov	r3, r0
 80025a2:	220c      	movs	r2, #12
 80025a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025a6:	f04f 33ff 	mov.w	r3, #4294967295
 80025aa:	e009      	b.n	80025c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025ac:	4b08      	ldr	r3, [pc, #32]	; (80025d0 <_sbrk+0x64>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025b2:	4b07      	ldr	r3, [pc, #28]	; (80025d0 <_sbrk+0x64>)
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4413      	add	r3, r2
 80025ba:	4a05      	ldr	r2, [pc, #20]	; (80025d0 <_sbrk+0x64>)
 80025bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025be:	68fb      	ldr	r3, [r7, #12]
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3718      	adds	r7, #24
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	20020000 	.word	0x20020000
 80025cc:	00000800 	.word	0x00000800
 80025d0:	20002a90 	.word	0x20002a90
 80025d4:	20007a28 	.word	0x20007a28

080025d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025dc:	4b06      	ldr	r3, [pc, #24]	; (80025f8 <SystemInit+0x20>)
 80025de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025e2:	4a05      	ldr	r2, [pc, #20]	; (80025f8 <SystemInit+0x20>)
 80025e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025ec:	bf00      	nop
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	e000ed00 	.word	0xe000ed00

080025fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80025fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002634 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002600:	480d      	ldr	r0, [pc, #52]	; (8002638 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002602:	490e      	ldr	r1, [pc, #56]	; (800263c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002604:	4a0e      	ldr	r2, [pc, #56]	; (8002640 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002606:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002608:	e002      	b.n	8002610 <LoopCopyDataInit>

0800260a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800260a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800260c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800260e:	3304      	adds	r3, #4

08002610 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002610:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002612:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002614:	d3f9      	bcc.n	800260a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002616:	4a0b      	ldr	r2, [pc, #44]	; (8002644 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002618:	4c0b      	ldr	r4, [pc, #44]	; (8002648 <LoopFillZerobss+0x26>)
  movs r3, #0
 800261a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800261c:	e001      	b.n	8002622 <LoopFillZerobss>

0800261e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800261e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002620:	3204      	adds	r2, #4

08002622 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002622:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002624:	d3fb      	bcc.n	800261e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002626:	f7ff ffd7 	bl	80025d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800262a:	f00f fcdd 	bl	8011fe8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800262e:	f7fe fd79 	bl	8001124 <main>
  bx  lr    
 8002632:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002634:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002638:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800263c:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8002640:	080165e4 	.word	0x080165e4
  ldr r2, =_sbss
 8002644:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8002648:	20007a28 	.word	0x20007a28

0800264c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800264c:	e7fe      	b.n	800264c <ADC_IRQHandler>
	...

08002650 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002654:	4b0e      	ldr	r3, [pc, #56]	; (8002690 <HAL_Init+0x40>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a0d      	ldr	r2, [pc, #52]	; (8002690 <HAL_Init+0x40>)
 800265a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800265e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002660:	4b0b      	ldr	r3, [pc, #44]	; (8002690 <HAL_Init+0x40>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a0a      	ldr	r2, [pc, #40]	; (8002690 <HAL_Init+0x40>)
 8002666:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800266a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800266c:	4b08      	ldr	r3, [pc, #32]	; (8002690 <HAL_Init+0x40>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a07      	ldr	r2, [pc, #28]	; (8002690 <HAL_Init+0x40>)
 8002672:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002676:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002678:	2003      	movs	r0, #3
 800267a:	f000 fea8 	bl	80033ce <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800267e:	200f      	movs	r0, #15
 8002680:	f7ff fe72 	bl	8002368 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002684:	f7ff fc36 	bl	8001ef4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002688:	2300      	movs	r3, #0
}
 800268a:	4618      	mov	r0, r3
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	40023c00 	.word	0x40023c00

08002694 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002698:	4b06      	ldr	r3, [pc, #24]	; (80026b4 <HAL_IncTick+0x20>)
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	461a      	mov	r2, r3
 800269e:	4b06      	ldr	r3, [pc, #24]	; (80026b8 <HAL_IncTick+0x24>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4413      	add	r3, r2
 80026a4:	4a04      	ldr	r2, [pc, #16]	; (80026b8 <HAL_IncTick+0x24>)
 80026a6:	6013      	str	r3, [r2, #0]
}
 80026a8:	bf00      	nop
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	2000000c 	.word	0x2000000c
 80026b8:	20002a94 	.word	0x20002a94

080026bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  return uwTick;
 80026c0:	4b03      	ldr	r3, [pc, #12]	; (80026d0 <HAL_GetTick+0x14>)
 80026c2:	681b      	ldr	r3, [r3, #0]
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	20002a94 	.word	0x20002a94

080026d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026dc:	f7ff ffee 	bl	80026bc <HAL_GetTick>
 80026e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ec:	d005      	beq.n	80026fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026ee:	4b0a      	ldr	r3, [pc, #40]	; (8002718 <HAL_Delay+0x44>)
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	461a      	mov	r2, r3
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	4413      	add	r3, r2
 80026f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026fa:	bf00      	nop
 80026fc:	f7ff ffde 	bl	80026bc <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	68fa      	ldr	r2, [r7, #12]
 8002708:	429a      	cmp	r2, r3
 800270a:	d8f7      	bhi.n	80026fc <HAL_Delay+0x28>
  {
  }
}
 800270c:	bf00      	nop
 800270e:	bf00      	nop
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	2000000c 	.word	0x2000000c

0800271c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002724:	2300      	movs	r3, #0
 8002726:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e033      	b.n	800279a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002736:	2b00      	cmp	r3, #0
 8002738:	d109      	bne.n	800274e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	f7ff fc06 	bl	8001f4c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2200      	movs	r2, #0
 8002744:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2200      	movs	r2, #0
 800274a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002752:	f003 0310 	and.w	r3, r3, #16
 8002756:	2b00      	cmp	r3, #0
 8002758:	d118      	bne.n	800278c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002762:	f023 0302 	bic.w	r3, r3, #2
 8002766:	f043 0202 	orr.w	r2, r3, #2
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f000 fc02 	bl	8002f78 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277e:	f023 0303 	bic.w	r3, r3, #3
 8002782:	f043 0201 	orr.w	r2, r3, #1
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	641a      	str	r2, [r3, #64]	; 0x40
 800278a:	e001      	b.n	8002790 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002798:	7bfb      	ldrb	r3, [r7, #15]
}
 800279a:	4618      	mov	r0, r3
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
	...

080027a4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b085      	sub	sp, #20
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80027ac:	2300      	movs	r3, #0
 80027ae:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d101      	bne.n	80027be <HAL_ADC_Start+0x1a>
 80027ba:	2302      	movs	r3, #2
 80027bc:	e0b2      	b.n	8002924 <HAL_ADC_Start+0x180>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2201      	movs	r2, #1
 80027c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	f003 0301 	and.w	r3, r3, #1
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d018      	beq.n	8002806 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	689a      	ldr	r2, [r3, #8]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f042 0201 	orr.w	r2, r2, #1
 80027e2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80027e4:	4b52      	ldr	r3, [pc, #328]	; (8002930 <HAL_ADC_Start+0x18c>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a52      	ldr	r2, [pc, #328]	; (8002934 <HAL_ADC_Start+0x190>)
 80027ea:	fba2 2303 	umull	r2, r3, r2, r3
 80027ee:	0c9a      	lsrs	r2, r3, #18
 80027f0:	4613      	mov	r3, r2
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	4413      	add	r3, r2
 80027f6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80027f8:	e002      	b.n	8002800 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	3b01      	subs	r3, #1
 80027fe:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d1f9      	bne.n	80027fa <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	f003 0301 	and.w	r3, r3, #1
 8002810:	2b01      	cmp	r3, #1
 8002812:	d17a      	bne.n	800290a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002818:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800281c:	f023 0301 	bic.w	r3, r3, #1
 8002820:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002832:	2b00      	cmp	r3, #0
 8002834:	d007      	beq.n	8002846 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800283e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800284e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002852:	d106      	bne.n	8002862 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002858:	f023 0206 	bic.w	r2, r3, #6
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	645a      	str	r2, [r3, #68]	; 0x44
 8002860:	e002      	b.n	8002868 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002870:	4b31      	ldr	r3, [pc, #196]	; (8002938 <HAL_ADC_Start+0x194>)
 8002872:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800287c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f003 031f 	and.w	r3, r3, #31
 8002886:	2b00      	cmp	r3, #0
 8002888:	d12a      	bne.n	80028e0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a2b      	ldr	r2, [pc, #172]	; (800293c <HAL_ADC_Start+0x198>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d015      	beq.n	80028c0 <HAL_ADC_Start+0x11c>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a29      	ldr	r2, [pc, #164]	; (8002940 <HAL_ADC_Start+0x19c>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d105      	bne.n	80028aa <HAL_ADC_Start+0x106>
 800289e:	4b26      	ldr	r3, [pc, #152]	; (8002938 <HAL_ADC_Start+0x194>)
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f003 031f 	and.w	r3, r3, #31
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d00a      	beq.n	80028c0 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a25      	ldr	r2, [pc, #148]	; (8002944 <HAL_ADC_Start+0x1a0>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d136      	bne.n	8002922 <HAL_ADC_Start+0x17e>
 80028b4:	4b20      	ldr	r3, [pc, #128]	; (8002938 <HAL_ADC_Start+0x194>)
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f003 0310 	and.w	r3, r3, #16
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d130      	bne.n	8002922 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d129      	bne.n	8002922 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	689a      	ldr	r2, [r3, #8]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80028dc:	609a      	str	r2, [r3, #8]
 80028de:	e020      	b.n	8002922 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a15      	ldr	r2, [pc, #84]	; (800293c <HAL_ADC_Start+0x198>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d11b      	bne.n	8002922 <HAL_ADC_Start+0x17e>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d114      	bne.n	8002922 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689a      	ldr	r2, [r3, #8]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002906:	609a      	str	r2, [r3, #8]
 8002908:	e00b      	b.n	8002922 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290e:	f043 0210 	orr.w	r2, r3, #16
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800291a:	f043 0201 	orr.w	r2, r3, #1
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002922:	2300      	movs	r3, #0
}
 8002924:	4618      	mov	r0, r3
 8002926:	3714      	adds	r7, #20
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr
 8002930:	20000004 	.word	0x20000004
 8002934:	431bde83 	.word	0x431bde83
 8002938:	40012300 	.word	0x40012300
 800293c:	40012000 	.word	0x40012000
 8002940:	40012100 	.word	0x40012100
 8002944:	40012200 	.word	0x40012200

08002948 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002956:	2b01      	cmp	r3, #1
 8002958:	d101      	bne.n	800295e <HAL_ADC_Stop+0x16>
 800295a:	2302      	movs	r3, #2
 800295c:	e021      	b.n	80029a2 <HAL_ADC_Stop+0x5a>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2201      	movs	r2, #1
 8002962:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f022 0201 	bic.w	r2, r2, #1
 8002974:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f003 0301 	and.w	r3, r3, #1
 8002980:	2b00      	cmp	r3, #0
 8002982:	d109      	bne.n	8002998 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002988:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800298c:	f023 0301 	bic.w	r3, r3, #1
 8002990:	f043 0201 	orr.w	r2, r3, #1
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	370c      	adds	r7, #12
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr

080029ae <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80029ae:	b580      	push	{r7, lr}
 80029b0:	b084      	sub	sp, #16
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	6078      	str	r0, [r7, #4]
 80029b6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80029b8:	2300      	movs	r3, #0
 80029ba:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029ca:	d113      	bne.n	80029f4 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80029d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029da:	d10b      	bne.n	80029f4 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e0:	f043 0220 	orr.w	r2, r3, #32
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2200      	movs	r2, #0
 80029ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e063      	b.n	8002abc <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80029f4:	f7ff fe62 	bl	80026bc <HAL_GetTick>
 80029f8:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80029fa:	e021      	b.n	8002a40 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a02:	d01d      	beq.n	8002a40 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d007      	beq.n	8002a1a <HAL_ADC_PollForConversion+0x6c>
 8002a0a:	f7ff fe57 	bl	80026bc <HAL_GetTick>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	1ad3      	subs	r3, r2, r3
 8002a14:	683a      	ldr	r2, [r7, #0]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d212      	bcs.n	8002a40 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 0302 	and.w	r3, r3, #2
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d00b      	beq.n	8002a40 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2c:	f043 0204 	orr.w	r2, r3, #4
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2200      	movs	r2, #0
 8002a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002a3c:	2303      	movs	r3, #3
 8002a3e:	e03d      	b.n	8002abc <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d1d6      	bne.n	80029fc <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f06f 0212 	mvn.w	r2, #18
 8002a56:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d123      	bne.n	8002aba <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d11f      	bne.n	8002aba <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a80:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d006      	beq.n	8002a96 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d111      	bne.n	8002aba <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d105      	bne.n	8002aba <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab2:	f043 0201 	orr.w	r2, r3, #1
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002aba:	2300      	movs	r3, #0
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	3710      	adds	r7, #16
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b086      	sub	sp, #24
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	60f8      	str	r0, [r7, #12]
 8002acc:	60b9      	str	r1, [r7, #8]
 8002ace:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d101      	bne.n	8002ae2 <HAL_ADC_Start_DMA+0x1e>
 8002ade:	2302      	movs	r3, #2
 8002ae0:	e0e9      	b.n	8002cb6 <HAL_ADC_Start_DMA+0x1f2>
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f003 0301 	and.w	r3, r3, #1
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d018      	beq.n	8002b2a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	689a      	ldr	r2, [r3, #8]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f042 0201 	orr.w	r2, r2, #1
 8002b06:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b08:	4b6d      	ldr	r3, [pc, #436]	; (8002cc0 <HAL_ADC_Start_DMA+0x1fc>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a6d      	ldr	r2, [pc, #436]	; (8002cc4 <HAL_ADC_Start_DMA+0x200>)
 8002b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b12:	0c9a      	lsrs	r2, r3, #18
 8002b14:	4613      	mov	r3, r2
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	4413      	add	r3, r2
 8002b1a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002b1c:	e002      	b.n	8002b24 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	3b01      	subs	r3, #1
 8002b22:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d1f9      	bne.n	8002b1e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b38:	d107      	bne.n	8002b4a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	689a      	ldr	r2, [r3, #8]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b48:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	f003 0301 	and.w	r3, r3, #1
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	f040 80a1 	bne.w	8002c9c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002b62:	f023 0301 	bic.w	r3, r3, #1
 8002b66:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d007      	beq.n	8002b8c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b80:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b84:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b98:	d106      	bne.n	8002ba8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b9e:	f023 0206 	bic.w	r2, r3, #6
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	645a      	str	r2, [r3, #68]	; 0x44
 8002ba6:	e002      	b.n	8002bae <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2200      	movs	r2, #0
 8002bac:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002bb6:	4b44      	ldr	r3, [pc, #272]	; (8002cc8 <HAL_ADC_Start_DMA+0x204>)
 8002bb8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bbe:	4a43      	ldr	r2, [pc, #268]	; (8002ccc <HAL_ADC_Start_DMA+0x208>)
 8002bc0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bc6:	4a42      	ldr	r2, [pc, #264]	; (8002cd0 <HAL_ADC_Start_DMA+0x20c>)
 8002bc8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bce:	4a41      	ldr	r2, [pc, #260]	; (8002cd4 <HAL_ADC_Start_DMA+0x210>)
 8002bd0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002bda:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	685a      	ldr	r2, [r3, #4]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002bea:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	689a      	ldr	r2, [r3, #8]
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002bfa:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	334c      	adds	r3, #76	; 0x4c
 8002c06:	4619      	mov	r1, r3
 8002c08:	68ba      	ldr	r2, [r7, #8]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f000 fcc2 	bl	8003594 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f003 031f 	and.w	r3, r3, #31
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d12a      	bne.n	8002c72 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a2d      	ldr	r2, [pc, #180]	; (8002cd8 <HAL_ADC_Start_DMA+0x214>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d015      	beq.n	8002c52 <HAL_ADC_Start_DMA+0x18e>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a2c      	ldr	r2, [pc, #176]	; (8002cdc <HAL_ADC_Start_DMA+0x218>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d105      	bne.n	8002c3c <HAL_ADC_Start_DMA+0x178>
 8002c30:	4b25      	ldr	r3, [pc, #148]	; (8002cc8 <HAL_ADC_Start_DMA+0x204>)
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f003 031f 	and.w	r3, r3, #31
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d00a      	beq.n	8002c52 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a27      	ldr	r2, [pc, #156]	; (8002ce0 <HAL_ADC_Start_DMA+0x21c>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d136      	bne.n	8002cb4 <HAL_ADC_Start_DMA+0x1f0>
 8002c46:	4b20      	ldr	r3, [pc, #128]	; (8002cc8 <HAL_ADC_Start_DMA+0x204>)
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f003 0310 	and.w	r3, r3, #16
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d130      	bne.n	8002cb4 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d129      	bne.n	8002cb4 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689a      	ldr	r2, [r3, #8]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002c6e:	609a      	str	r2, [r3, #8]
 8002c70:	e020      	b.n	8002cb4 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a18      	ldr	r2, [pc, #96]	; (8002cd8 <HAL_ADC_Start_DMA+0x214>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d11b      	bne.n	8002cb4 <HAL_ADC_Start_DMA+0x1f0>
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d114      	bne.n	8002cb4 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689a      	ldr	r2, [r3, #8]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002c98:	609a      	str	r2, [r3, #8]
 8002c9a:	e00b      	b.n	8002cb4 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca0:	f043 0210 	orr.w	r2, r3, #16
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cac:	f043 0201 	orr.w	r2, r3, #1
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3718      	adds	r7, #24
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	20000004 	.word	0x20000004
 8002cc4:	431bde83 	.word	0x431bde83
 8002cc8:	40012300 	.word	0x40012300
 8002ccc:	08003171 	.word	0x08003171
 8002cd0:	0800322b 	.word	0x0800322b
 8002cd4:	08003247 	.word	0x08003247
 8002cd8:	40012000 	.word	0x40012000
 8002cdc:	40012100 	.word	0x40012100
 8002ce0:	40012200 	.word	0x40012200

08002ce4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	370c      	adds	r7, #12
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr

08002cfe <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002cfe:	b480      	push	{r7}
 8002d00:	b083      	sub	sp, #12
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002d06:	bf00      	nop
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
	...

08002d14 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b085      	sub	sp, #20
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d101      	bne.n	8002d30 <HAL_ADC_ConfigChannel+0x1c>
 8002d2c:	2302      	movs	r3, #2
 8002d2e:	e113      	b.n	8002f58 <HAL_ADC_ConfigChannel+0x244>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2201      	movs	r2, #1
 8002d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2b09      	cmp	r3, #9
 8002d3e:	d925      	bls.n	8002d8c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	68d9      	ldr	r1, [r3, #12]
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	4613      	mov	r3, r2
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	4413      	add	r3, r2
 8002d54:	3b1e      	subs	r3, #30
 8002d56:	2207      	movs	r2, #7
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	43da      	mvns	r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	400a      	ands	r2, r1
 8002d64:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	68d9      	ldr	r1, [r3, #12]
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	689a      	ldr	r2, [r3, #8]
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	4618      	mov	r0, r3
 8002d78:	4603      	mov	r3, r0
 8002d7a:	005b      	lsls	r3, r3, #1
 8002d7c:	4403      	add	r3, r0
 8002d7e:	3b1e      	subs	r3, #30
 8002d80:	409a      	lsls	r2, r3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	430a      	orrs	r2, r1
 8002d88:	60da      	str	r2, [r3, #12]
 8002d8a:	e022      	b.n	8002dd2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	6919      	ldr	r1, [r3, #16]
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	461a      	mov	r2, r3
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	005b      	lsls	r3, r3, #1
 8002d9e:	4413      	add	r3, r2
 8002da0:	2207      	movs	r2, #7
 8002da2:	fa02 f303 	lsl.w	r3, r2, r3
 8002da6:	43da      	mvns	r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	400a      	ands	r2, r1
 8002dae:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	6919      	ldr	r1, [r3, #16]
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	689a      	ldr	r2, [r3, #8]
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	b29b      	uxth	r3, r3
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	4403      	add	r3, r0
 8002dc8:	409a      	lsls	r2, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	2b06      	cmp	r3, #6
 8002dd8:	d824      	bhi.n	8002e24 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	685a      	ldr	r2, [r3, #4]
 8002de4:	4613      	mov	r3, r2
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	4413      	add	r3, r2
 8002dea:	3b05      	subs	r3, #5
 8002dec:	221f      	movs	r2, #31
 8002dee:	fa02 f303 	lsl.w	r3, r2, r3
 8002df2:	43da      	mvns	r2, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	400a      	ands	r2, r1
 8002dfa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	4618      	mov	r0, r3
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	685a      	ldr	r2, [r3, #4]
 8002e0e:	4613      	mov	r3, r2
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	4413      	add	r3, r2
 8002e14:	3b05      	subs	r3, #5
 8002e16:	fa00 f203 	lsl.w	r2, r0, r3
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	635a      	str	r2, [r3, #52]	; 0x34
 8002e22:	e04c      	b.n	8002ebe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	2b0c      	cmp	r3, #12
 8002e2a:	d824      	bhi.n	8002e76 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	685a      	ldr	r2, [r3, #4]
 8002e36:	4613      	mov	r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	4413      	add	r3, r2
 8002e3c:	3b23      	subs	r3, #35	; 0x23
 8002e3e:	221f      	movs	r2, #31
 8002e40:	fa02 f303 	lsl.w	r3, r2, r3
 8002e44:	43da      	mvns	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	400a      	ands	r2, r1
 8002e4c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	b29b      	uxth	r3, r3
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	685a      	ldr	r2, [r3, #4]
 8002e60:	4613      	mov	r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	4413      	add	r3, r2
 8002e66:	3b23      	subs	r3, #35	; 0x23
 8002e68:	fa00 f203 	lsl.w	r2, r0, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	430a      	orrs	r2, r1
 8002e72:	631a      	str	r2, [r3, #48]	; 0x30
 8002e74:	e023      	b.n	8002ebe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685a      	ldr	r2, [r3, #4]
 8002e80:	4613      	mov	r3, r2
 8002e82:	009b      	lsls	r3, r3, #2
 8002e84:	4413      	add	r3, r2
 8002e86:	3b41      	subs	r3, #65	; 0x41
 8002e88:	221f      	movs	r2, #31
 8002e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8e:	43da      	mvns	r2, r3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	400a      	ands	r2, r1
 8002e96:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685a      	ldr	r2, [r3, #4]
 8002eaa:	4613      	mov	r3, r2
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	4413      	add	r3, r2
 8002eb0:	3b41      	subs	r3, #65	; 0x41
 8002eb2:	fa00 f203 	lsl.w	r2, r0, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ebe:	4b29      	ldr	r3, [pc, #164]	; (8002f64 <HAL_ADC_ConfigChannel+0x250>)
 8002ec0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a28      	ldr	r2, [pc, #160]	; (8002f68 <HAL_ADC_ConfigChannel+0x254>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d10f      	bne.n	8002eec <HAL_ADC_ConfigChannel+0x1d8>
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2b12      	cmp	r3, #18
 8002ed2:	d10b      	bne.n	8002eec <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a1d      	ldr	r2, [pc, #116]	; (8002f68 <HAL_ADC_ConfigChannel+0x254>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d12b      	bne.n	8002f4e <HAL_ADC_ConfigChannel+0x23a>
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a1c      	ldr	r2, [pc, #112]	; (8002f6c <HAL_ADC_ConfigChannel+0x258>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d003      	beq.n	8002f08 <HAL_ADC_ConfigChannel+0x1f4>
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2b11      	cmp	r3, #17
 8002f06:	d122      	bne.n	8002f4e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a11      	ldr	r2, [pc, #68]	; (8002f6c <HAL_ADC_ConfigChannel+0x258>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d111      	bne.n	8002f4e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f2a:	4b11      	ldr	r3, [pc, #68]	; (8002f70 <HAL_ADC_ConfigChannel+0x25c>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a11      	ldr	r2, [pc, #68]	; (8002f74 <HAL_ADC_ConfigChannel+0x260>)
 8002f30:	fba2 2303 	umull	r2, r3, r2, r3
 8002f34:	0c9a      	lsrs	r2, r3, #18
 8002f36:	4613      	mov	r3, r2
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	4413      	add	r3, r2
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002f40:	e002      	b.n	8002f48 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	3b01      	subs	r3, #1
 8002f46:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d1f9      	bne.n	8002f42 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002f56:	2300      	movs	r3, #0
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3714      	adds	r7, #20
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr
 8002f64:	40012300 	.word	0x40012300
 8002f68:	40012000 	.word	0x40012000
 8002f6c:	10000012 	.word	0x10000012
 8002f70:	20000004 	.word	0x20000004
 8002f74:	431bde83 	.word	0x431bde83

08002f78 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b085      	sub	sp, #20
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f80:	4b79      	ldr	r3, [pc, #484]	; (8003168 <ADC_Init+0x1f0>)
 8002f82:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	685a      	ldr	r2, [r3, #4]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	431a      	orrs	r2, r3
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	685a      	ldr	r2, [r3, #4]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002fac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	6859      	ldr	r1, [r3, #4]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	691b      	ldr	r3, [r3, #16]
 8002fb8:	021a      	lsls	r2, r3, #8
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	685a      	ldr	r2, [r3, #4]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002fd0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	6859      	ldr	r1, [r3, #4]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	689a      	ldr	r2, [r3, #8]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	430a      	orrs	r2, r1
 8002fe2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	689a      	ldr	r2, [r3, #8]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ff2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6899      	ldr	r1, [r3, #8]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	68da      	ldr	r2, [r3, #12]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	430a      	orrs	r2, r1
 8003004:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800300a:	4a58      	ldr	r2, [pc, #352]	; (800316c <ADC_Init+0x1f4>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d022      	beq.n	8003056 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	689a      	ldr	r2, [r3, #8]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800301e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	6899      	ldr	r1, [r3, #8]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	430a      	orrs	r2, r1
 8003030:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	689a      	ldr	r2, [r3, #8]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003040:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	6899      	ldr	r1, [r3, #8]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	430a      	orrs	r2, r1
 8003052:	609a      	str	r2, [r3, #8]
 8003054:	e00f      	b.n	8003076 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	689a      	ldr	r2, [r3, #8]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003064:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	689a      	ldr	r2, [r3, #8]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003074:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	689a      	ldr	r2, [r3, #8]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f022 0202 	bic.w	r2, r2, #2
 8003084:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	6899      	ldr	r1, [r3, #8]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	7e1b      	ldrb	r3, [r3, #24]
 8003090:	005a      	lsls	r2, r3, #1
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	430a      	orrs	r2, r1
 8003098:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d01b      	beq.n	80030dc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	685a      	ldr	r2, [r3, #4]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030b2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	685a      	ldr	r2, [r3, #4]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80030c2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	6859      	ldr	r1, [r3, #4]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ce:	3b01      	subs	r3, #1
 80030d0:	035a      	lsls	r2, r3, #13
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	430a      	orrs	r2, r1
 80030d8:	605a      	str	r2, [r3, #4]
 80030da:	e007      	b.n	80030ec <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	685a      	ldr	r2, [r3, #4]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030ea:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80030fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	69db      	ldr	r3, [r3, #28]
 8003106:	3b01      	subs	r3, #1
 8003108:	051a      	lsls	r2, r3, #20
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	430a      	orrs	r2, r1
 8003110:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	689a      	ldr	r2, [r3, #8]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003120:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	6899      	ldr	r1, [r3, #8]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800312e:	025a      	lsls	r2, r3, #9
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	430a      	orrs	r2, r1
 8003136:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	689a      	ldr	r2, [r3, #8]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003146:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	6899      	ldr	r1, [r3, #8]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	695b      	ldr	r3, [r3, #20]
 8003152:	029a      	lsls	r2, r3, #10
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	430a      	orrs	r2, r1
 800315a:	609a      	str	r2, [r3, #8]
}
 800315c:	bf00      	nop
 800315e:	3714      	adds	r7, #20
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr
 8003168:	40012300 	.word	0x40012300
 800316c:	0f000001 	.word	0x0f000001

08003170 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800317c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003182:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003186:	2b00      	cmp	r3, #0
 8003188:	d13c      	bne.n	8003204 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d12b      	bne.n	80031fc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d127      	bne.n	80031fc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d006      	beq.n	80031c8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d119      	bne.n	80031fc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	685a      	ldr	r2, [r3, #4]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f022 0220 	bic.w	r2, r2, #32
 80031d6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d105      	bne.n	80031fc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f4:	f043 0201 	orr.w	r2, r3, #1
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80031fc:	68f8      	ldr	r0, [r7, #12]
 80031fe:	f7fe fe0d 	bl	8001e1c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003202:	e00e      	b.n	8003222 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003208:	f003 0310 	and.w	r3, r3, #16
 800320c:	2b00      	cmp	r3, #0
 800320e:	d003      	beq.n	8003218 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003210:	68f8      	ldr	r0, [r7, #12]
 8003212:	f7ff fd74 	bl	8002cfe <HAL_ADC_ErrorCallback>
}
 8003216:	e004      	b.n	8003222 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800321c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	4798      	blx	r3
}
 8003222:	bf00      	nop
 8003224:	3710      	adds	r7, #16
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}

0800322a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800322a:	b580      	push	{r7, lr}
 800322c:	b084      	sub	sp, #16
 800322e:	af00      	add	r7, sp, #0
 8003230:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003236:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003238:	68f8      	ldr	r0, [r7, #12]
 800323a:	f7fe fde1 	bl	8001e00 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800323e:	bf00      	nop
 8003240:	3710      	adds	r7, #16
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}

08003246 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003246:	b580      	push	{r7, lr}
 8003248:	b084      	sub	sp, #16
 800324a:	af00      	add	r7, sp, #0
 800324c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003252:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2240      	movs	r2, #64	; 0x40
 8003258:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800325e:	f043 0204 	orr.w	r2, r3, #4
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003266:	68f8      	ldr	r0, [r7, #12]
 8003268:	f7ff fd49 	bl	8002cfe <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800326c:	bf00      	nop
 800326e:	3710      	adds	r7, #16
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}

08003274 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003274:	b480      	push	{r7}
 8003276:	b085      	sub	sp, #20
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f003 0307 	and.w	r3, r3, #7
 8003282:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003284:	4b0c      	ldr	r3, [pc, #48]	; (80032b8 <__NVIC_SetPriorityGrouping+0x44>)
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800328a:	68ba      	ldr	r2, [r7, #8]
 800328c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003290:	4013      	ands	r3, r2
 8003292:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800329c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032a6:	4a04      	ldr	r2, [pc, #16]	; (80032b8 <__NVIC_SetPriorityGrouping+0x44>)
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	60d3      	str	r3, [r2, #12]
}
 80032ac:	bf00      	nop
 80032ae:	3714      	adds	r7, #20
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr
 80032b8:	e000ed00 	.word	0xe000ed00

080032bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032bc:	b480      	push	{r7}
 80032be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032c0:	4b04      	ldr	r3, [pc, #16]	; (80032d4 <__NVIC_GetPriorityGrouping+0x18>)
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	0a1b      	lsrs	r3, r3, #8
 80032c6:	f003 0307 	and.w	r3, r3, #7
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr
 80032d4:	e000ed00 	.word	0xe000ed00

080032d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	4603      	mov	r3, r0
 80032e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	db0b      	blt.n	8003302 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032ea:	79fb      	ldrb	r3, [r7, #7]
 80032ec:	f003 021f 	and.w	r2, r3, #31
 80032f0:	4907      	ldr	r1, [pc, #28]	; (8003310 <__NVIC_EnableIRQ+0x38>)
 80032f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f6:	095b      	lsrs	r3, r3, #5
 80032f8:	2001      	movs	r0, #1
 80032fa:	fa00 f202 	lsl.w	r2, r0, r2
 80032fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003302:	bf00      	nop
 8003304:	370c      	adds	r7, #12
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop
 8003310:	e000e100 	.word	0xe000e100

08003314 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	4603      	mov	r3, r0
 800331c:	6039      	str	r1, [r7, #0]
 800331e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003320:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003324:	2b00      	cmp	r3, #0
 8003326:	db0a      	blt.n	800333e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	b2da      	uxtb	r2, r3
 800332c:	490c      	ldr	r1, [pc, #48]	; (8003360 <__NVIC_SetPriority+0x4c>)
 800332e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003332:	0112      	lsls	r2, r2, #4
 8003334:	b2d2      	uxtb	r2, r2
 8003336:	440b      	add	r3, r1
 8003338:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800333c:	e00a      	b.n	8003354 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	b2da      	uxtb	r2, r3
 8003342:	4908      	ldr	r1, [pc, #32]	; (8003364 <__NVIC_SetPriority+0x50>)
 8003344:	79fb      	ldrb	r3, [r7, #7]
 8003346:	f003 030f 	and.w	r3, r3, #15
 800334a:	3b04      	subs	r3, #4
 800334c:	0112      	lsls	r2, r2, #4
 800334e:	b2d2      	uxtb	r2, r2
 8003350:	440b      	add	r3, r1
 8003352:	761a      	strb	r2, [r3, #24]
}
 8003354:	bf00      	nop
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr
 8003360:	e000e100 	.word	0xe000e100
 8003364:	e000ed00 	.word	0xe000ed00

08003368 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003368:	b480      	push	{r7}
 800336a:	b089      	sub	sp, #36	; 0x24
 800336c:	af00      	add	r7, sp, #0
 800336e:	60f8      	str	r0, [r7, #12]
 8003370:	60b9      	str	r1, [r7, #8]
 8003372:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f003 0307 	and.w	r3, r3, #7
 800337a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	f1c3 0307 	rsb	r3, r3, #7
 8003382:	2b04      	cmp	r3, #4
 8003384:	bf28      	it	cs
 8003386:	2304      	movcs	r3, #4
 8003388:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	3304      	adds	r3, #4
 800338e:	2b06      	cmp	r3, #6
 8003390:	d902      	bls.n	8003398 <NVIC_EncodePriority+0x30>
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	3b03      	subs	r3, #3
 8003396:	e000      	b.n	800339a <NVIC_EncodePriority+0x32>
 8003398:	2300      	movs	r3, #0
 800339a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800339c:	f04f 32ff 	mov.w	r2, #4294967295
 80033a0:	69bb      	ldr	r3, [r7, #24]
 80033a2:	fa02 f303 	lsl.w	r3, r2, r3
 80033a6:	43da      	mvns	r2, r3
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	401a      	ands	r2, r3
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033b0:	f04f 31ff 	mov.w	r1, #4294967295
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	fa01 f303 	lsl.w	r3, r1, r3
 80033ba:	43d9      	mvns	r1, r3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033c0:	4313      	orrs	r3, r2
         );
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3724      	adds	r7, #36	; 0x24
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr

080033ce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b082      	sub	sp, #8
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f7ff ff4c 	bl	8003274 <__NVIC_SetPriorityGrouping>
}
 80033dc:	bf00      	nop
 80033de:	3708      	adds	r7, #8
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}

080033e4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b086      	sub	sp, #24
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	4603      	mov	r3, r0
 80033ec:	60b9      	str	r1, [r7, #8]
 80033ee:	607a      	str	r2, [r7, #4]
 80033f0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033f2:	2300      	movs	r3, #0
 80033f4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033f6:	f7ff ff61 	bl	80032bc <__NVIC_GetPriorityGrouping>
 80033fa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	68b9      	ldr	r1, [r7, #8]
 8003400:	6978      	ldr	r0, [r7, #20]
 8003402:	f7ff ffb1 	bl	8003368 <NVIC_EncodePriority>
 8003406:	4602      	mov	r2, r0
 8003408:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800340c:	4611      	mov	r1, r2
 800340e:	4618      	mov	r0, r3
 8003410:	f7ff ff80 	bl	8003314 <__NVIC_SetPriority>
}
 8003414:	bf00      	nop
 8003416:	3718      	adds	r7, #24
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b082      	sub	sp, #8
 8003420:	af00      	add	r7, sp, #0
 8003422:	4603      	mov	r3, r0
 8003424:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800342a:	4618      	mov	r0, r3
 800342c:	f7ff ff54 	bl	80032d8 <__NVIC_EnableIRQ>
}
 8003430:	bf00      	nop
 8003432:	3708      	adds	r7, #8
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003440:	2300      	movs	r3, #0
 8003442:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003444:	f7ff f93a 	bl	80026bc <HAL_GetTick>
 8003448:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d101      	bne.n	8003454 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	e099      	b.n	8003588 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2202      	movs	r2, #2
 8003458:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f022 0201 	bic.w	r2, r2, #1
 8003472:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003474:	e00f      	b.n	8003496 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003476:	f7ff f921 	bl	80026bc <HAL_GetTick>
 800347a:	4602      	mov	r2, r0
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	2b05      	cmp	r3, #5
 8003482:	d908      	bls.n	8003496 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2220      	movs	r2, #32
 8003488:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2203      	movs	r2, #3
 800348e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e078      	b.n	8003588 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0301 	and.w	r3, r3, #1
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d1e8      	bne.n	8003476 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80034ac:	697a      	ldr	r2, [r7, #20]
 80034ae:	4b38      	ldr	r3, [pc, #224]	; (8003590 <HAL_DMA_Init+0x158>)
 80034b0:	4013      	ands	r3, r2
 80034b2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685a      	ldr	r2, [r3, #4]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	691b      	ldr	r3, [r3, #16]
 80034c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	699b      	ldr	r3, [r3, #24]
 80034d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a1b      	ldr	r3, [r3, #32]
 80034e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034e2:	697a      	ldr	r2, [r7, #20]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ec:	2b04      	cmp	r3, #4
 80034ee:	d107      	bne.n	8003500 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f8:	4313      	orrs	r3, r2
 80034fa:	697a      	ldr	r2, [r7, #20]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	697a      	ldr	r2, [r7, #20]
 8003506:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	695b      	ldr	r3, [r3, #20]
 800350e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	f023 0307 	bic.w	r3, r3, #7
 8003516:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800351c:	697a      	ldr	r2, [r7, #20]
 800351e:	4313      	orrs	r3, r2
 8003520:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003526:	2b04      	cmp	r3, #4
 8003528:	d117      	bne.n	800355a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800352e:	697a      	ldr	r2, [r7, #20]
 8003530:	4313      	orrs	r3, r2
 8003532:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003538:	2b00      	cmp	r3, #0
 800353a:	d00e      	beq.n	800355a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	f000 fa9f 	bl	8003a80 <DMA_CheckFifoParam>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d008      	beq.n	800355a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2240      	movs	r2, #64	; 0x40
 800354c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2201      	movs	r2, #1
 8003552:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003556:	2301      	movs	r3, #1
 8003558:	e016      	b.n	8003588 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	697a      	ldr	r2, [r7, #20]
 8003560:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f000 fa56 	bl	8003a14 <DMA_CalcBaseAndBitshift>
 8003568:	4603      	mov	r3, r0
 800356a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003570:	223f      	movs	r2, #63	; 0x3f
 8003572:	409a      	lsls	r2, r3
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2201      	movs	r2, #1
 8003582:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003586:	2300      	movs	r3, #0
}
 8003588:	4618      	mov	r0, r3
 800358a:	3718      	adds	r7, #24
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}
 8003590:	f010803f 	.word	0xf010803f

08003594 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b086      	sub	sp, #24
 8003598:	af00      	add	r7, sp, #0
 800359a:	60f8      	str	r0, [r7, #12]
 800359c:	60b9      	str	r1, [r7, #8]
 800359e:	607a      	str	r2, [r7, #4]
 80035a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035a2:	2300      	movs	r3, #0
 80035a4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035aa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d101      	bne.n	80035ba <HAL_DMA_Start_IT+0x26>
 80035b6:	2302      	movs	r3, #2
 80035b8:	e040      	b.n	800363c <HAL_DMA_Start_IT+0xa8>
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2201      	movs	r2, #1
 80035be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d12f      	bne.n	800362e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2202      	movs	r2, #2
 80035d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2200      	movs	r2, #0
 80035da:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	68b9      	ldr	r1, [r7, #8]
 80035e2:	68f8      	ldr	r0, [r7, #12]
 80035e4:	f000 f9e8 	bl	80039b8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ec:	223f      	movs	r2, #63	; 0x3f
 80035ee:	409a      	lsls	r2, r3
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f042 0216 	orr.w	r2, r2, #22
 8003602:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003608:	2b00      	cmp	r3, #0
 800360a:	d007      	beq.n	800361c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f042 0208 	orr.w	r2, r2, #8
 800361a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f042 0201 	orr.w	r2, r2, #1
 800362a:	601a      	str	r2, [r3, #0]
 800362c:	e005      	b.n	800363a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003636:	2302      	movs	r3, #2
 8003638:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800363a:	7dfb      	ldrb	r3, [r7, #23]
}
 800363c:	4618      	mov	r0, r3
 800363e:	3718      	adds	r7, #24
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}

08003644 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003652:	b2db      	uxtb	r3, r3
 8003654:	2b02      	cmp	r3, #2
 8003656:	d004      	beq.n	8003662 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2280      	movs	r2, #128	; 0x80
 800365c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e00c      	b.n	800367c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2205      	movs	r2, #5
 8003666:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f022 0201 	bic.w	r2, r2, #1
 8003678:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800367a:	2300      	movs	r3, #0
}
 800367c:	4618      	mov	r0, r3
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b086      	sub	sp, #24
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003690:	2300      	movs	r3, #0
 8003692:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003694:	4b8e      	ldr	r3, [pc, #568]	; (80038d0 <HAL_DMA_IRQHandler+0x248>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a8e      	ldr	r2, [pc, #568]	; (80038d4 <HAL_DMA_IRQHandler+0x24c>)
 800369a:	fba2 2303 	umull	r2, r3, r2, r3
 800369e:	0a9b      	lsrs	r3, r3, #10
 80036a0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036a6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036b2:	2208      	movs	r2, #8
 80036b4:	409a      	lsls	r2, r3
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	4013      	ands	r3, r2
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d01a      	beq.n	80036f4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 0304 	and.w	r3, r3, #4
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d013      	beq.n	80036f4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f022 0204 	bic.w	r2, r2, #4
 80036da:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036e0:	2208      	movs	r2, #8
 80036e2:	409a      	lsls	r2, r3
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ec:	f043 0201 	orr.w	r2, r3, #1
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036f8:	2201      	movs	r2, #1
 80036fa:	409a      	lsls	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	4013      	ands	r3, r2
 8003700:	2b00      	cmp	r3, #0
 8003702:	d012      	beq.n	800372a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800370e:	2b00      	cmp	r3, #0
 8003710:	d00b      	beq.n	800372a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003716:	2201      	movs	r2, #1
 8003718:	409a      	lsls	r2, r3
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003722:	f043 0202 	orr.w	r2, r3, #2
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800372e:	2204      	movs	r2, #4
 8003730:	409a      	lsls	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	4013      	ands	r3, r2
 8003736:	2b00      	cmp	r3, #0
 8003738:	d012      	beq.n	8003760 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0302 	and.w	r3, r3, #2
 8003744:	2b00      	cmp	r3, #0
 8003746:	d00b      	beq.n	8003760 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800374c:	2204      	movs	r2, #4
 800374e:	409a      	lsls	r2, r3
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003758:	f043 0204 	orr.w	r2, r3, #4
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003764:	2210      	movs	r2, #16
 8003766:	409a      	lsls	r2, r3
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	4013      	ands	r3, r2
 800376c:	2b00      	cmp	r3, #0
 800376e:	d043      	beq.n	80037f8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0308 	and.w	r3, r3, #8
 800377a:	2b00      	cmp	r3, #0
 800377c:	d03c      	beq.n	80037f8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003782:	2210      	movs	r2, #16
 8003784:	409a      	lsls	r2, r3
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d018      	beq.n	80037ca <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d108      	bne.n	80037b8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d024      	beq.n	80037f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	4798      	blx	r3
 80037b6:	e01f      	b.n	80037f8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d01b      	beq.n	80037f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	4798      	blx	r3
 80037c8:	e016      	b.n	80037f8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d107      	bne.n	80037e8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f022 0208 	bic.w	r2, r2, #8
 80037e6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d003      	beq.n	80037f8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037fc:	2220      	movs	r2, #32
 80037fe:	409a      	lsls	r2, r3
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	4013      	ands	r3, r2
 8003804:	2b00      	cmp	r3, #0
 8003806:	f000 808f 	beq.w	8003928 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0310 	and.w	r3, r3, #16
 8003814:	2b00      	cmp	r3, #0
 8003816:	f000 8087 	beq.w	8003928 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800381e:	2220      	movs	r2, #32
 8003820:	409a      	lsls	r2, r3
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b05      	cmp	r3, #5
 8003830:	d136      	bne.n	80038a0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f022 0216 	bic.w	r2, r2, #22
 8003840:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	695a      	ldr	r2, [r3, #20]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003850:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003856:	2b00      	cmp	r3, #0
 8003858:	d103      	bne.n	8003862 <HAL_DMA_IRQHandler+0x1da>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800385e:	2b00      	cmp	r3, #0
 8003860:	d007      	beq.n	8003872 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 0208 	bic.w	r2, r2, #8
 8003870:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003876:	223f      	movs	r2, #63	; 0x3f
 8003878:	409a      	lsls	r2, r3
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2201      	movs	r2, #1
 8003882:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003892:	2b00      	cmp	r3, #0
 8003894:	d07e      	beq.n	8003994 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	4798      	blx	r3
        }
        return;
 800389e:	e079      	b.n	8003994 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d01d      	beq.n	80038ea <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d10d      	bne.n	80038d8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d031      	beq.n	8003928 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	4798      	blx	r3
 80038cc:	e02c      	b.n	8003928 <HAL_DMA_IRQHandler+0x2a0>
 80038ce:	bf00      	nop
 80038d0:	20000004 	.word	0x20000004
 80038d4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d023      	beq.n	8003928 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	4798      	blx	r3
 80038e8:	e01e      	b.n	8003928 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10f      	bne.n	8003918 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f022 0210 	bic.w	r2, r2, #16
 8003906:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800391c:	2b00      	cmp	r3, #0
 800391e:	d003      	beq.n	8003928 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800392c:	2b00      	cmp	r3, #0
 800392e:	d032      	beq.n	8003996 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003934:	f003 0301 	and.w	r3, r3, #1
 8003938:	2b00      	cmp	r3, #0
 800393a:	d022      	beq.n	8003982 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2205      	movs	r2, #5
 8003940:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f022 0201 	bic.w	r2, r2, #1
 8003952:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	3301      	adds	r3, #1
 8003958:	60bb      	str	r3, [r7, #8]
 800395a:	697a      	ldr	r2, [r7, #20]
 800395c:	429a      	cmp	r2, r3
 800395e:	d307      	bcc.n	8003970 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0301 	and.w	r3, r3, #1
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1f2      	bne.n	8003954 <HAL_DMA_IRQHandler+0x2cc>
 800396e:	e000      	b.n	8003972 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003970:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2201      	movs	r2, #1
 8003976:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003986:	2b00      	cmp	r3, #0
 8003988:	d005      	beq.n	8003996 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	4798      	blx	r3
 8003992:	e000      	b.n	8003996 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003994:	bf00      	nop
    }
  }
}
 8003996:	3718      	adds	r7, #24
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}

0800399c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800399c:	b480      	push	{r7}
 800399e:	b083      	sub	sp, #12
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80039aa:	b2db      	uxtb	r3, r3
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	370c      	adds	r7, #12
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr

080039b8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b085      	sub	sp, #20
 80039bc:	af00      	add	r7, sp, #0
 80039be:	60f8      	str	r0, [r7, #12]
 80039c0:	60b9      	str	r1, [r7, #8]
 80039c2:	607a      	str	r2, [r7, #4]
 80039c4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80039d4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	683a      	ldr	r2, [r7, #0]
 80039dc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	2b40      	cmp	r3, #64	; 0x40
 80039e4:	d108      	bne.n	80039f8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	68ba      	ldr	r2, [r7, #8]
 80039f4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80039f6:	e007      	b.n	8003a08 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	68ba      	ldr	r2, [r7, #8]
 80039fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	60da      	str	r2, [r3, #12]
}
 8003a08:	bf00      	nop
 8003a0a:	3714      	adds	r7, #20
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr

08003a14 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b085      	sub	sp, #20
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	3b10      	subs	r3, #16
 8003a24:	4a14      	ldr	r2, [pc, #80]	; (8003a78 <DMA_CalcBaseAndBitshift+0x64>)
 8003a26:	fba2 2303 	umull	r2, r3, r2, r3
 8003a2a:	091b      	lsrs	r3, r3, #4
 8003a2c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003a2e:	4a13      	ldr	r2, [pc, #76]	; (8003a7c <DMA_CalcBaseAndBitshift+0x68>)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	4413      	add	r3, r2
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	461a      	mov	r2, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2b03      	cmp	r3, #3
 8003a40:	d909      	bls.n	8003a56 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003a4a:	f023 0303 	bic.w	r3, r3, #3
 8003a4e:	1d1a      	adds	r2, r3, #4
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	659a      	str	r2, [r3, #88]	; 0x58
 8003a54:	e007      	b.n	8003a66 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003a5e:	f023 0303 	bic.w	r3, r3, #3
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3714      	adds	r7, #20
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop
 8003a78:	aaaaaaab 	.word	0xaaaaaaab
 8003a7c:	08014360 	.word	0x08014360

08003a80 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b085      	sub	sp, #20
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a90:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d11f      	bne.n	8003ada <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	2b03      	cmp	r3, #3
 8003a9e:	d856      	bhi.n	8003b4e <DMA_CheckFifoParam+0xce>
 8003aa0:	a201      	add	r2, pc, #4	; (adr r2, 8003aa8 <DMA_CheckFifoParam+0x28>)
 8003aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aa6:	bf00      	nop
 8003aa8:	08003ab9 	.word	0x08003ab9
 8003aac:	08003acb 	.word	0x08003acb
 8003ab0:	08003ab9 	.word	0x08003ab9
 8003ab4:	08003b4f 	.word	0x08003b4f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003abc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d046      	beq.n	8003b52 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ac8:	e043      	b.n	8003b52 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ace:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ad2:	d140      	bne.n	8003b56 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ad8:	e03d      	b.n	8003b56 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ae2:	d121      	bne.n	8003b28 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	2b03      	cmp	r3, #3
 8003ae8:	d837      	bhi.n	8003b5a <DMA_CheckFifoParam+0xda>
 8003aea:	a201      	add	r2, pc, #4	; (adr r2, 8003af0 <DMA_CheckFifoParam+0x70>)
 8003aec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003af0:	08003b01 	.word	0x08003b01
 8003af4:	08003b07 	.word	0x08003b07
 8003af8:	08003b01 	.word	0x08003b01
 8003afc:	08003b19 	.word	0x08003b19
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	73fb      	strb	r3, [r7, #15]
      break;
 8003b04:	e030      	b.n	8003b68 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d025      	beq.n	8003b5e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b16:	e022      	b.n	8003b5e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b1c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003b20:	d11f      	bne.n	8003b62 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003b26:	e01c      	b.n	8003b62 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d903      	bls.n	8003b36 <DMA_CheckFifoParam+0xb6>
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	2b03      	cmp	r3, #3
 8003b32:	d003      	beq.n	8003b3c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003b34:	e018      	b.n	8003b68 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	73fb      	strb	r3, [r7, #15]
      break;
 8003b3a:	e015      	b.n	8003b68 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b40:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d00e      	beq.n	8003b66 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b4c:	e00b      	b.n	8003b66 <DMA_CheckFifoParam+0xe6>
      break;
 8003b4e:	bf00      	nop
 8003b50:	e00a      	b.n	8003b68 <DMA_CheckFifoParam+0xe8>
      break;
 8003b52:	bf00      	nop
 8003b54:	e008      	b.n	8003b68 <DMA_CheckFifoParam+0xe8>
      break;
 8003b56:	bf00      	nop
 8003b58:	e006      	b.n	8003b68 <DMA_CheckFifoParam+0xe8>
      break;
 8003b5a:	bf00      	nop
 8003b5c:	e004      	b.n	8003b68 <DMA_CheckFifoParam+0xe8>
      break;
 8003b5e:	bf00      	nop
 8003b60:	e002      	b.n	8003b68 <DMA_CheckFifoParam+0xe8>
      break;   
 8003b62:	bf00      	nop
 8003b64:	e000      	b.n	8003b68 <DMA_CheckFifoParam+0xe8>
      break;
 8003b66:	bf00      	nop
    }
  } 
  
  return status; 
 8003b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3714      	adds	r7, #20
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr
 8003b76:	bf00      	nop

08003b78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b089      	sub	sp, #36	; 0x24
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b82:	2300      	movs	r3, #0
 8003b84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b86:	2300      	movs	r3, #0
 8003b88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b8e:	2300      	movs	r3, #0
 8003b90:	61fb      	str	r3, [r7, #28]
 8003b92:	e165      	b.n	8003e60 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b94:	2201      	movs	r2, #1
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	697a      	ldr	r2, [r7, #20]
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ba8:	693a      	ldr	r2, [r7, #16]
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	429a      	cmp	r2, r3
 8003bae:	f040 8154 	bne.w	8003e5a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f003 0303 	and.w	r3, r3, #3
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d005      	beq.n	8003bca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	d130      	bne.n	8003c2c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	005b      	lsls	r3, r3, #1
 8003bd4:	2203      	movs	r2, #3
 8003bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bda:	43db      	mvns	r3, r3
 8003bdc:	69ba      	ldr	r2, [r7, #24]
 8003bde:	4013      	ands	r3, r2
 8003be0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	68da      	ldr	r2, [r3, #12]
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	005b      	lsls	r3, r3, #1
 8003bea:	fa02 f303 	lsl.w	r3, r2, r3
 8003bee:	69ba      	ldr	r2, [r7, #24]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	69ba      	ldr	r2, [r7, #24]
 8003bf8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c00:	2201      	movs	r2, #1
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	fa02 f303 	lsl.w	r3, r2, r3
 8003c08:	43db      	mvns	r3, r3
 8003c0a:	69ba      	ldr	r2, [r7, #24]
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	091b      	lsrs	r3, r3, #4
 8003c16:	f003 0201 	and.w	r2, r3, #1
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c20:	69ba      	ldr	r2, [r7, #24]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	69ba      	ldr	r2, [r7, #24]
 8003c2a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f003 0303 	and.w	r3, r3, #3
 8003c34:	2b03      	cmp	r3, #3
 8003c36:	d017      	beq.n	8003c68 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	005b      	lsls	r3, r3, #1
 8003c42:	2203      	movs	r2, #3
 8003c44:	fa02 f303 	lsl.w	r3, r2, r3
 8003c48:	43db      	mvns	r3, r3
 8003c4a:	69ba      	ldr	r2, [r7, #24]
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	689a      	ldr	r2, [r3, #8]
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	005b      	lsls	r3, r3, #1
 8003c58:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5c:	69ba      	ldr	r2, [r7, #24]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	69ba      	ldr	r2, [r7, #24]
 8003c66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f003 0303 	and.w	r3, r3, #3
 8003c70:	2b02      	cmp	r3, #2
 8003c72:	d123      	bne.n	8003cbc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	08da      	lsrs	r2, r3, #3
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	3208      	adds	r2, #8
 8003c7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c80:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c82:	69fb      	ldr	r3, [r7, #28]
 8003c84:	f003 0307 	and.w	r3, r3, #7
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	220f      	movs	r2, #15
 8003c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c90:	43db      	mvns	r3, r3
 8003c92:	69ba      	ldr	r2, [r7, #24]
 8003c94:	4013      	ands	r3, r2
 8003c96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	691a      	ldr	r2, [r3, #16]
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	f003 0307 	and.w	r3, r3, #7
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca8:	69ba      	ldr	r2, [r7, #24]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	08da      	lsrs	r2, r3, #3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	3208      	adds	r2, #8
 8003cb6:	69b9      	ldr	r1, [r7, #24]
 8003cb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003cc2:	69fb      	ldr	r3, [r7, #28]
 8003cc4:	005b      	lsls	r3, r3, #1
 8003cc6:	2203      	movs	r2, #3
 8003cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ccc:	43db      	mvns	r3, r3
 8003cce:	69ba      	ldr	r2, [r7, #24]
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	f003 0203 	and.w	r2, r3, #3
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	005b      	lsls	r3, r3, #1
 8003ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce4:	69ba      	ldr	r2, [r7, #24]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	69ba      	ldr	r2, [r7, #24]
 8003cee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	f000 80ae 	beq.w	8003e5a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cfe:	2300      	movs	r3, #0
 8003d00:	60fb      	str	r3, [r7, #12]
 8003d02:	4b5d      	ldr	r3, [pc, #372]	; (8003e78 <HAL_GPIO_Init+0x300>)
 8003d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d06:	4a5c      	ldr	r2, [pc, #368]	; (8003e78 <HAL_GPIO_Init+0x300>)
 8003d08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d0c:	6453      	str	r3, [r2, #68]	; 0x44
 8003d0e:	4b5a      	ldr	r3, [pc, #360]	; (8003e78 <HAL_GPIO_Init+0x300>)
 8003d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d16:	60fb      	str	r3, [r7, #12]
 8003d18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d1a:	4a58      	ldr	r2, [pc, #352]	; (8003e7c <HAL_GPIO_Init+0x304>)
 8003d1c:	69fb      	ldr	r3, [r7, #28]
 8003d1e:	089b      	lsrs	r3, r3, #2
 8003d20:	3302      	adds	r3, #2
 8003d22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d28:	69fb      	ldr	r3, [r7, #28]
 8003d2a:	f003 0303 	and.w	r3, r3, #3
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	220f      	movs	r2, #15
 8003d32:	fa02 f303 	lsl.w	r3, r2, r3
 8003d36:	43db      	mvns	r3, r3
 8003d38:	69ba      	ldr	r2, [r7, #24]
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a4f      	ldr	r2, [pc, #316]	; (8003e80 <HAL_GPIO_Init+0x308>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d025      	beq.n	8003d92 <HAL_GPIO_Init+0x21a>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a4e      	ldr	r2, [pc, #312]	; (8003e84 <HAL_GPIO_Init+0x30c>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d01f      	beq.n	8003d8e <HAL_GPIO_Init+0x216>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a4d      	ldr	r2, [pc, #308]	; (8003e88 <HAL_GPIO_Init+0x310>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d019      	beq.n	8003d8a <HAL_GPIO_Init+0x212>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a4c      	ldr	r2, [pc, #304]	; (8003e8c <HAL_GPIO_Init+0x314>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d013      	beq.n	8003d86 <HAL_GPIO_Init+0x20e>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a4b      	ldr	r2, [pc, #300]	; (8003e90 <HAL_GPIO_Init+0x318>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d00d      	beq.n	8003d82 <HAL_GPIO_Init+0x20a>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a4a      	ldr	r2, [pc, #296]	; (8003e94 <HAL_GPIO_Init+0x31c>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d007      	beq.n	8003d7e <HAL_GPIO_Init+0x206>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a49      	ldr	r2, [pc, #292]	; (8003e98 <HAL_GPIO_Init+0x320>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d101      	bne.n	8003d7a <HAL_GPIO_Init+0x202>
 8003d76:	2306      	movs	r3, #6
 8003d78:	e00c      	b.n	8003d94 <HAL_GPIO_Init+0x21c>
 8003d7a:	2307      	movs	r3, #7
 8003d7c:	e00a      	b.n	8003d94 <HAL_GPIO_Init+0x21c>
 8003d7e:	2305      	movs	r3, #5
 8003d80:	e008      	b.n	8003d94 <HAL_GPIO_Init+0x21c>
 8003d82:	2304      	movs	r3, #4
 8003d84:	e006      	b.n	8003d94 <HAL_GPIO_Init+0x21c>
 8003d86:	2303      	movs	r3, #3
 8003d88:	e004      	b.n	8003d94 <HAL_GPIO_Init+0x21c>
 8003d8a:	2302      	movs	r3, #2
 8003d8c:	e002      	b.n	8003d94 <HAL_GPIO_Init+0x21c>
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e000      	b.n	8003d94 <HAL_GPIO_Init+0x21c>
 8003d92:	2300      	movs	r3, #0
 8003d94:	69fa      	ldr	r2, [r7, #28]
 8003d96:	f002 0203 	and.w	r2, r2, #3
 8003d9a:	0092      	lsls	r2, r2, #2
 8003d9c:	4093      	lsls	r3, r2
 8003d9e:	69ba      	ldr	r2, [r7, #24]
 8003da0:	4313      	orrs	r3, r2
 8003da2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003da4:	4935      	ldr	r1, [pc, #212]	; (8003e7c <HAL_GPIO_Init+0x304>)
 8003da6:	69fb      	ldr	r3, [r7, #28]
 8003da8:	089b      	lsrs	r3, r3, #2
 8003daa:	3302      	adds	r3, #2
 8003dac:	69ba      	ldr	r2, [r7, #24]
 8003dae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003db2:	4b3a      	ldr	r3, [pc, #232]	; (8003e9c <HAL_GPIO_Init+0x324>)
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	43db      	mvns	r3, r3
 8003dbc:	69ba      	ldr	r2, [r7, #24]
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d003      	beq.n	8003dd6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003dce:	69ba      	ldr	r2, [r7, #24]
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003dd6:	4a31      	ldr	r2, [pc, #196]	; (8003e9c <HAL_GPIO_Init+0x324>)
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ddc:	4b2f      	ldr	r3, [pc, #188]	; (8003e9c <HAL_GPIO_Init+0x324>)
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	43db      	mvns	r3, r3
 8003de6:	69ba      	ldr	r2, [r7, #24]
 8003de8:	4013      	ands	r3, r2
 8003dea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d003      	beq.n	8003e00 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003df8:	69ba      	ldr	r2, [r7, #24]
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e00:	4a26      	ldr	r2, [pc, #152]	; (8003e9c <HAL_GPIO_Init+0x324>)
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e06:	4b25      	ldr	r3, [pc, #148]	; (8003e9c <HAL_GPIO_Init+0x324>)
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	43db      	mvns	r3, r3
 8003e10:	69ba      	ldr	r2, [r7, #24]
 8003e12:	4013      	ands	r3, r2
 8003e14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d003      	beq.n	8003e2a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003e22:	69ba      	ldr	r2, [r7, #24]
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e2a:	4a1c      	ldr	r2, [pc, #112]	; (8003e9c <HAL_GPIO_Init+0x324>)
 8003e2c:	69bb      	ldr	r3, [r7, #24]
 8003e2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e30:	4b1a      	ldr	r3, [pc, #104]	; (8003e9c <HAL_GPIO_Init+0x324>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	43db      	mvns	r3, r3
 8003e3a:	69ba      	ldr	r2, [r7, #24]
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d003      	beq.n	8003e54 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003e4c:	69ba      	ldr	r2, [r7, #24]
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	4313      	orrs	r3, r2
 8003e52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e54:	4a11      	ldr	r2, [pc, #68]	; (8003e9c <HAL_GPIO_Init+0x324>)
 8003e56:	69bb      	ldr	r3, [r7, #24]
 8003e58:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e5a:	69fb      	ldr	r3, [r7, #28]
 8003e5c:	3301      	adds	r3, #1
 8003e5e:	61fb      	str	r3, [r7, #28]
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	2b0f      	cmp	r3, #15
 8003e64:	f67f ae96 	bls.w	8003b94 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e68:	bf00      	nop
 8003e6a:	bf00      	nop
 8003e6c:	3724      	adds	r7, #36	; 0x24
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	40023800 	.word	0x40023800
 8003e7c:	40013800 	.word	0x40013800
 8003e80:	40020000 	.word	0x40020000
 8003e84:	40020400 	.word	0x40020400
 8003e88:	40020800 	.word	0x40020800
 8003e8c:	40020c00 	.word	0x40020c00
 8003e90:	40021000 	.word	0x40021000
 8003e94:	40021400 	.word	0x40021400
 8003e98:	40021800 	.word	0x40021800
 8003e9c:	40013c00 	.word	0x40013c00

08003ea0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b085      	sub	sp, #20
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	460b      	mov	r3, r1
 8003eaa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	691a      	ldr	r2, [r3, #16]
 8003eb0:	887b      	ldrh	r3, [r7, #2]
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d002      	beq.n	8003ebe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	73fb      	strb	r3, [r7, #15]
 8003ebc:	e001      	b.n	8003ec2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ec2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3714      	adds	r7, #20
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr

08003ed0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	460b      	mov	r3, r1
 8003eda:	807b      	strh	r3, [r7, #2]
 8003edc:	4613      	mov	r3, r2
 8003ede:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ee0:	787b      	ldrb	r3, [r7, #1]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d003      	beq.n	8003eee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ee6:	887a      	ldrh	r2, [r7, #2]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003eec:	e003      	b.n	8003ef6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003eee:	887b      	ldrh	r3, [r7, #2]
 8003ef0:	041a      	lsls	r2, r3, #16
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	619a      	str	r2, [r3, #24]
}
 8003ef6:	bf00      	nop
 8003ef8:	370c      	adds	r7, #12
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr
	...

08003f04 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b082      	sub	sp, #8
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003f0e:	4b08      	ldr	r3, [pc, #32]	; (8003f30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f10:	695a      	ldr	r2, [r3, #20]
 8003f12:	88fb      	ldrh	r3, [r7, #6]
 8003f14:	4013      	ands	r3, r2
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d006      	beq.n	8003f28 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f1a:	4a05      	ldr	r2, [pc, #20]	; (8003f30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f1c:	88fb      	ldrh	r3, [r7, #6]
 8003f1e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f20:	88fb      	ldrh	r3, [r7, #6]
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7fd ff88 	bl	8001e38 <HAL_GPIO_EXTI_Callback>
  }
}
 8003f28:	bf00      	nop
 8003f2a:	3708      	adds	r7, #8
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	40013c00 	.word	0x40013c00

08003f34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d101      	bne.n	8003f46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e12b      	b.n	800419e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d106      	bne.n	8003f60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f7fe f884 	bl	8002068 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2224      	movs	r2, #36	; 0x24
 8003f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f022 0201 	bic.w	r2, r2, #1
 8003f76:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f86:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003f96:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003f98:	f002 faea 	bl	8006570 <HAL_RCC_GetPCLK1Freq>
 8003f9c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	4a81      	ldr	r2, [pc, #516]	; (80041a8 <HAL_I2C_Init+0x274>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d807      	bhi.n	8003fb8 <HAL_I2C_Init+0x84>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	4a80      	ldr	r2, [pc, #512]	; (80041ac <HAL_I2C_Init+0x278>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	bf94      	ite	ls
 8003fb0:	2301      	movls	r3, #1
 8003fb2:	2300      	movhi	r3, #0
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	e006      	b.n	8003fc6 <HAL_I2C_Init+0x92>
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	4a7d      	ldr	r2, [pc, #500]	; (80041b0 <HAL_I2C_Init+0x27c>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	bf94      	ite	ls
 8003fc0:	2301      	movls	r3, #1
 8003fc2:	2300      	movhi	r3, #0
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d001      	beq.n	8003fce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e0e7      	b.n	800419e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	4a78      	ldr	r2, [pc, #480]	; (80041b4 <HAL_I2C_Init+0x280>)
 8003fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fd6:	0c9b      	lsrs	r3, r3, #18
 8003fd8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68ba      	ldr	r2, [r7, #8]
 8003fea:	430a      	orrs	r2, r1
 8003fec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	6a1b      	ldr	r3, [r3, #32]
 8003ff4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	4a6a      	ldr	r2, [pc, #424]	; (80041a8 <HAL_I2C_Init+0x274>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d802      	bhi.n	8004008 <HAL_I2C_Init+0xd4>
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	3301      	adds	r3, #1
 8004006:	e009      	b.n	800401c <HAL_I2C_Init+0xe8>
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800400e:	fb02 f303 	mul.w	r3, r2, r3
 8004012:	4a69      	ldr	r2, [pc, #420]	; (80041b8 <HAL_I2C_Init+0x284>)
 8004014:	fba2 2303 	umull	r2, r3, r2, r3
 8004018:	099b      	lsrs	r3, r3, #6
 800401a:	3301      	adds	r3, #1
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	6812      	ldr	r2, [r2, #0]
 8004020:	430b      	orrs	r3, r1
 8004022:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	69db      	ldr	r3, [r3, #28]
 800402a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800402e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	495c      	ldr	r1, [pc, #368]	; (80041a8 <HAL_I2C_Init+0x274>)
 8004038:	428b      	cmp	r3, r1
 800403a:	d819      	bhi.n	8004070 <HAL_I2C_Init+0x13c>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	1e59      	subs	r1, r3, #1
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	005b      	lsls	r3, r3, #1
 8004046:	fbb1 f3f3 	udiv	r3, r1, r3
 800404a:	1c59      	adds	r1, r3, #1
 800404c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004050:	400b      	ands	r3, r1
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00a      	beq.n	800406c <HAL_I2C_Init+0x138>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	1e59      	subs	r1, r3, #1
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	005b      	lsls	r3, r3, #1
 8004060:	fbb1 f3f3 	udiv	r3, r1, r3
 8004064:	3301      	adds	r3, #1
 8004066:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800406a:	e051      	b.n	8004110 <HAL_I2C_Init+0x1dc>
 800406c:	2304      	movs	r3, #4
 800406e:	e04f      	b.n	8004110 <HAL_I2C_Init+0x1dc>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d111      	bne.n	800409c <HAL_I2C_Init+0x168>
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	1e58      	subs	r0, r3, #1
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6859      	ldr	r1, [r3, #4]
 8004080:	460b      	mov	r3, r1
 8004082:	005b      	lsls	r3, r3, #1
 8004084:	440b      	add	r3, r1
 8004086:	fbb0 f3f3 	udiv	r3, r0, r3
 800408a:	3301      	adds	r3, #1
 800408c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004090:	2b00      	cmp	r3, #0
 8004092:	bf0c      	ite	eq
 8004094:	2301      	moveq	r3, #1
 8004096:	2300      	movne	r3, #0
 8004098:	b2db      	uxtb	r3, r3
 800409a:	e012      	b.n	80040c2 <HAL_I2C_Init+0x18e>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	1e58      	subs	r0, r3, #1
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6859      	ldr	r1, [r3, #4]
 80040a4:	460b      	mov	r3, r1
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	440b      	add	r3, r1
 80040aa:	0099      	lsls	r1, r3, #2
 80040ac:	440b      	add	r3, r1
 80040ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80040b2:	3301      	adds	r3, #1
 80040b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	bf0c      	ite	eq
 80040bc:	2301      	moveq	r3, #1
 80040be:	2300      	movne	r3, #0
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d001      	beq.n	80040ca <HAL_I2C_Init+0x196>
 80040c6:	2301      	movs	r3, #1
 80040c8:	e022      	b.n	8004110 <HAL_I2C_Init+0x1dc>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d10e      	bne.n	80040f0 <HAL_I2C_Init+0x1bc>
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	1e58      	subs	r0, r3, #1
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6859      	ldr	r1, [r3, #4]
 80040da:	460b      	mov	r3, r1
 80040dc:	005b      	lsls	r3, r3, #1
 80040de:	440b      	add	r3, r1
 80040e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80040e4:	3301      	adds	r3, #1
 80040e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040ee:	e00f      	b.n	8004110 <HAL_I2C_Init+0x1dc>
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	1e58      	subs	r0, r3, #1
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6859      	ldr	r1, [r3, #4]
 80040f8:	460b      	mov	r3, r1
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	440b      	add	r3, r1
 80040fe:	0099      	lsls	r1, r3, #2
 8004100:	440b      	add	r3, r1
 8004102:	fbb0 f3f3 	udiv	r3, r0, r3
 8004106:	3301      	adds	r3, #1
 8004108:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800410c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004110:	6879      	ldr	r1, [r7, #4]
 8004112:	6809      	ldr	r1, [r1, #0]
 8004114:	4313      	orrs	r3, r2
 8004116:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	69da      	ldr	r2, [r3, #28]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	431a      	orrs	r2, r3
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	430a      	orrs	r2, r1
 8004132:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800413e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	6911      	ldr	r1, [r2, #16]
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	68d2      	ldr	r2, [r2, #12]
 800414a:	4311      	orrs	r1, r2
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	6812      	ldr	r2, [r2, #0]
 8004150:	430b      	orrs	r3, r1
 8004152:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	695a      	ldr	r2, [r3, #20]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	431a      	orrs	r2, r3
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	430a      	orrs	r2, r1
 800416e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f042 0201 	orr.w	r2, r2, #1
 800417e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2200      	movs	r2, #0
 8004184:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2220      	movs	r2, #32
 800418a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2200      	movs	r2, #0
 8004192:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2200      	movs	r2, #0
 8004198:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800419c:	2300      	movs	r3, #0
}
 800419e:	4618      	mov	r0, r3
 80041a0:	3710      	adds	r7, #16
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	000186a0 	.word	0x000186a0
 80041ac:	001e847f 	.word	0x001e847f
 80041b0:	003d08ff 	.word	0x003d08ff
 80041b4:	431bde83 	.word	0x431bde83
 80041b8:	10624dd3 	.word	0x10624dd3

080041bc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b088      	sub	sp, #32
 80041c0:	af02      	add	r7, sp, #8
 80041c2:	60f8      	str	r0, [r7, #12]
 80041c4:	607a      	str	r2, [r7, #4]
 80041c6:	461a      	mov	r2, r3
 80041c8:	460b      	mov	r3, r1
 80041ca:	817b      	strh	r3, [r7, #10]
 80041cc:	4613      	mov	r3, r2
 80041ce:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80041d0:	f7fe fa74 	bl	80026bc <HAL_GetTick>
 80041d4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	2b20      	cmp	r3, #32
 80041e0:	f040 80e0 	bne.w	80043a4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	9300      	str	r3, [sp, #0]
 80041e8:	2319      	movs	r3, #25
 80041ea:	2201      	movs	r2, #1
 80041ec:	4970      	ldr	r1, [pc, #448]	; (80043b0 <HAL_I2C_Master_Transmit+0x1f4>)
 80041ee:	68f8      	ldr	r0, [r7, #12]
 80041f0:	f001 fef8 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d001      	beq.n	80041fe <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80041fa:	2302      	movs	r3, #2
 80041fc:	e0d3      	b.n	80043a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004204:	2b01      	cmp	r3, #1
 8004206:	d101      	bne.n	800420c <HAL_I2C_Master_Transmit+0x50>
 8004208:	2302      	movs	r3, #2
 800420a:	e0cc      	b.n	80043a6 <HAL_I2C_Master_Transmit+0x1ea>
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 0301 	and.w	r3, r3, #1
 800421e:	2b01      	cmp	r3, #1
 8004220:	d007      	beq.n	8004232 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f042 0201 	orr.w	r2, r2, #1
 8004230:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004240:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2221      	movs	r2, #33	; 0x21
 8004246:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2210      	movs	r2, #16
 800424e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2200      	movs	r2, #0
 8004256:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	893a      	ldrh	r2, [r7, #8]
 8004262:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004268:	b29a      	uxth	r2, r3
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	4a50      	ldr	r2, [pc, #320]	; (80043b4 <HAL_I2C_Master_Transmit+0x1f8>)
 8004272:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004274:	8979      	ldrh	r1, [r7, #10]
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	6a3a      	ldr	r2, [r7, #32]
 800427a:	68f8      	ldr	r0, [r7, #12]
 800427c:	f001 fd88 	bl	8005d90 <I2C_MasterRequestWrite>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d001      	beq.n	800428a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e08d      	b.n	80043a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800428a:	2300      	movs	r3, #0
 800428c:	613b      	str	r3, [r7, #16]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	695b      	ldr	r3, [r3, #20]
 8004294:	613b      	str	r3, [r7, #16]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	699b      	ldr	r3, [r3, #24]
 800429c:	613b      	str	r3, [r7, #16]
 800429e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80042a0:	e066      	b.n	8004370 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042a2:	697a      	ldr	r2, [r7, #20]
 80042a4:	6a39      	ldr	r1, [r7, #32]
 80042a6:	68f8      	ldr	r0, [r7, #12]
 80042a8:	f001 ff72 	bl	8006190 <I2C_WaitOnTXEFlagUntilTimeout>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d00d      	beq.n	80042ce <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b6:	2b04      	cmp	r3, #4
 80042b8:	d107      	bne.n	80042ca <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042c8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e06b      	b.n	80043a6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d2:	781a      	ldrb	r2, [r3, #0]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042de:	1c5a      	adds	r2, r3, #1
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	3b01      	subs	r3, #1
 80042ec:	b29a      	uxth	r2, r3
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042f6:	3b01      	subs	r3, #1
 80042f8:	b29a      	uxth	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	695b      	ldr	r3, [r3, #20]
 8004304:	f003 0304 	and.w	r3, r3, #4
 8004308:	2b04      	cmp	r3, #4
 800430a:	d11b      	bne.n	8004344 <HAL_I2C_Master_Transmit+0x188>
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004310:	2b00      	cmp	r3, #0
 8004312:	d017      	beq.n	8004344 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004318:	781a      	ldrb	r2, [r3, #0]
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004324:	1c5a      	adds	r2, r3, #1
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800432e:	b29b      	uxth	r3, r3
 8004330:	3b01      	subs	r3, #1
 8004332:	b29a      	uxth	r2, r3
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800433c:	3b01      	subs	r3, #1
 800433e:	b29a      	uxth	r2, r3
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004344:	697a      	ldr	r2, [r7, #20]
 8004346:	6a39      	ldr	r1, [r7, #32]
 8004348:	68f8      	ldr	r0, [r7, #12]
 800434a:	f001 ff62 	bl	8006212 <I2C_WaitOnBTFFlagUntilTimeout>
 800434e:	4603      	mov	r3, r0
 8004350:	2b00      	cmp	r3, #0
 8004352:	d00d      	beq.n	8004370 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004358:	2b04      	cmp	r3, #4
 800435a:	d107      	bne.n	800436c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800436a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	e01a      	b.n	80043a6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004374:	2b00      	cmp	r3, #0
 8004376:	d194      	bne.n	80042a2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004386:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2220      	movs	r2, #32
 800438c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2200      	movs	r2, #0
 8004394:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2200      	movs	r2, #0
 800439c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80043a0:	2300      	movs	r3, #0
 80043a2:	e000      	b.n	80043a6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80043a4:	2302      	movs	r3, #2
  }
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3718      	adds	r7, #24
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	00100002 	.word	0x00100002
 80043b4:	ffff0000 	.word	0xffff0000

080043b8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b08a      	sub	sp, #40	; 0x28
 80043bc:	af02      	add	r7, sp, #8
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	607a      	str	r2, [r7, #4]
 80043c2:	603b      	str	r3, [r7, #0]
 80043c4:	460b      	mov	r3, r1
 80043c6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80043c8:	f7fe f978 	bl	80026bc <HAL_GetTick>
 80043cc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80043ce:	2300      	movs	r3, #0
 80043d0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	2b20      	cmp	r3, #32
 80043dc:	f040 8111 	bne.w	8004602 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80043e0:	69fb      	ldr	r3, [r7, #28]
 80043e2:	9300      	str	r3, [sp, #0]
 80043e4:	2319      	movs	r3, #25
 80043e6:	2201      	movs	r2, #1
 80043e8:	4988      	ldr	r1, [pc, #544]	; (800460c <HAL_I2C_IsDeviceReady+0x254>)
 80043ea:	68f8      	ldr	r0, [r7, #12]
 80043ec:	f001 fdfa 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 80043f0:	4603      	mov	r3, r0
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d001      	beq.n	80043fa <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80043f6:	2302      	movs	r3, #2
 80043f8:	e104      	b.n	8004604 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004400:	2b01      	cmp	r3, #1
 8004402:	d101      	bne.n	8004408 <HAL_I2C_IsDeviceReady+0x50>
 8004404:	2302      	movs	r3, #2
 8004406:	e0fd      	b.n	8004604 <HAL_I2C_IsDeviceReady+0x24c>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2201      	movs	r2, #1
 800440c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0301 	and.w	r3, r3, #1
 800441a:	2b01      	cmp	r3, #1
 800441c:	d007      	beq.n	800442e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f042 0201 	orr.w	r2, r2, #1
 800442c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800443c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2224      	movs	r2, #36	; 0x24
 8004442:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2200      	movs	r2, #0
 800444a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	4a70      	ldr	r2, [pc, #448]	; (8004610 <HAL_I2C_IsDeviceReady+0x258>)
 8004450:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004460:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	9300      	str	r3, [sp, #0]
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	2200      	movs	r2, #0
 800446a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800446e:	68f8      	ldr	r0, [r7, #12]
 8004470:	f001 fdb8 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d00d      	beq.n	8004496 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004484:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004488:	d103      	bne.n	8004492 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004490:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e0b6      	b.n	8004604 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004496:	897b      	ldrh	r3, [r7, #10]
 8004498:	b2db      	uxtb	r3, r3
 800449a:	461a      	mov	r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80044a4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80044a6:	f7fe f909 	bl	80026bc <HAL_GetTick>
 80044aa:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	f003 0302 	and.w	r3, r3, #2
 80044b6:	2b02      	cmp	r3, #2
 80044b8:	bf0c      	ite	eq
 80044ba:	2301      	moveq	r3, #1
 80044bc:	2300      	movne	r3, #0
 80044be:	b2db      	uxtb	r3, r3
 80044c0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	695b      	ldr	r3, [r3, #20]
 80044c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044d0:	bf0c      	ite	eq
 80044d2:	2301      	moveq	r3, #1
 80044d4:	2300      	movne	r3, #0
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80044da:	e025      	b.n	8004528 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80044dc:	f7fe f8ee 	bl	80026bc <HAL_GetTick>
 80044e0:	4602      	mov	r2, r0
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	683a      	ldr	r2, [r7, #0]
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d302      	bcc.n	80044f2 <HAL_I2C_IsDeviceReady+0x13a>
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d103      	bne.n	80044fa <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	22a0      	movs	r2, #160	; 0xa0
 80044f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	695b      	ldr	r3, [r3, #20]
 8004500:	f003 0302 	and.w	r3, r3, #2
 8004504:	2b02      	cmp	r3, #2
 8004506:	bf0c      	ite	eq
 8004508:	2301      	moveq	r3, #1
 800450a:	2300      	movne	r3, #0
 800450c:	b2db      	uxtb	r3, r3
 800450e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	695b      	ldr	r3, [r3, #20]
 8004516:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800451a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800451e:	bf0c      	ite	eq
 8004520:	2301      	moveq	r3, #1
 8004522:	2300      	movne	r3, #0
 8004524:	b2db      	uxtb	r3, r3
 8004526:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800452e:	b2db      	uxtb	r3, r3
 8004530:	2ba0      	cmp	r3, #160	; 0xa0
 8004532:	d005      	beq.n	8004540 <HAL_I2C_IsDeviceReady+0x188>
 8004534:	7dfb      	ldrb	r3, [r7, #23]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d102      	bne.n	8004540 <HAL_I2C_IsDeviceReady+0x188>
 800453a:	7dbb      	ldrb	r3, [r7, #22]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d0cd      	beq.n	80044dc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2220      	movs	r2, #32
 8004544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	695b      	ldr	r3, [r3, #20]
 800454e:	f003 0302 	and.w	r3, r3, #2
 8004552:	2b02      	cmp	r3, #2
 8004554:	d129      	bne.n	80045aa <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004564:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004566:	2300      	movs	r3, #0
 8004568:	613b      	str	r3, [r7, #16]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	695b      	ldr	r3, [r3, #20]
 8004570:	613b      	str	r3, [r7, #16]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	699b      	ldr	r3, [r3, #24]
 8004578:	613b      	str	r3, [r7, #16]
 800457a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	9300      	str	r3, [sp, #0]
 8004580:	2319      	movs	r3, #25
 8004582:	2201      	movs	r2, #1
 8004584:	4921      	ldr	r1, [pc, #132]	; (800460c <HAL_I2C_IsDeviceReady+0x254>)
 8004586:	68f8      	ldr	r0, [r7, #12]
 8004588:	f001 fd2c 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d001      	beq.n	8004596 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e036      	b.n	8004604 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2220      	movs	r2, #32
 800459a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80045a6:	2300      	movs	r3, #0
 80045a8:	e02c      	b.n	8004604 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	681a      	ldr	r2, [r3, #0]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045b8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80045c2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	9300      	str	r3, [sp, #0]
 80045c8:	2319      	movs	r3, #25
 80045ca:	2201      	movs	r2, #1
 80045cc:	490f      	ldr	r1, [pc, #60]	; (800460c <HAL_I2C_IsDeviceReady+0x254>)
 80045ce:	68f8      	ldr	r0, [r7, #12]
 80045d0:	f001 fd08 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d001      	beq.n	80045de <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e012      	b.n	8004604 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80045de:	69bb      	ldr	r3, [r7, #24]
 80045e0:	3301      	adds	r3, #1
 80045e2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80045e4:	69ba      	ldr	r2, [r7, #24]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	429a      	cmp	r2, r3
 80045ea:	f4ff af32 	bcc.w	8004452 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2220      	movs	r2, #32
 80045f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2200      	movs	r2, #0
 80045fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e000      	b.n	8004604 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004602:	2302      	movs	r3, #2
  }
}
 8004604:	4618      	mov	r0, r3
 8004606:	3720      	adds	r7, #32
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}
 800460c:	00100002 	.word	0x00100002
 8004610:	ffff0000 	.word	0xffff0000

08004614 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b088      	sub	sp, #32
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800461c:	2300      	movs	r3, #0
 800461e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800462c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004634:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800463c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800463e:	7bfb      	ldrb	r3, [r7, #15]
 8004640:	2b10      	cmp	r3, #16
 8004642:	d003      	beq.n	800464c <HAL_I2C_EV_IRQHandler+0x38>
 8004644:	7bfb      	ldrb	r3, [r7, #15]
 8004646:	2b40      	cmp	r3, #64	; 0x40
 8004648:	f040 80b1 	bne.w	80047ae <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	695b      	ldr	r3, [r3, #20]
 800465a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	f003 0301 	and.w	r3, r3, #1
 8004662:	2b00      	cmp	r3, #0
 8004664:	d10d      	bne.n	8004682 <HAL_I2C_EV_IRQHandler+0x6e>
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800466c:	d003      	beq.n	8004676 <HAL_I2C_EV_IRQHandler+0x62>
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004674:	d101      	bne.n	800467a <HAL_I2C_EV_IRQHandler+0x66>
 8004676:	2301      	movs	r3, #1
 8004678:	e000      	b.n	800467c <HAL_I2C_EV_IRQHandler+0x68>
 800467a:	2300      	movs	r3, #0
 800467c:	2b01      	cmp	r3, #1
 800467e:	f000 8114 	beq.w	80048aa <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	f003 0301 	and.w	r3, r3, #1
 8004688:	2b00      	cmp	r3, #0
 800468a:	d00b      	beq.n	80046a4 <HAL_I2C_EV_IRQHandler+0x90>
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004692:	2b00      	cmp	r3, #0
 8004694:	d006      	beq.n	80046a4 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f001 fe5d 	bl	8006356 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	f000 fd5e 	bl	800515e <I2C_Master_SB>
 80046a2:	e083      	b.n	80047ac <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	f003 0308 	and.w	r3, r3, #8
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d008      	beq.n	80046c0 <HAL_I2C_EV_IRQHandler+0xac>
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d003      	beq.n	80046c0 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f000 fdd6 	bl	800526a <I2C_Master_ADD10>
 80046be:	e075      	b.n	80047ac <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	f003 0302 	and.w	r3, r3, #2
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d008      	beq.n	80046dc <HAL_I2C_EV_IRQHandler+0xc8>
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d003      	beq.n	80046dc <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	f000 fdf2 	bl	80052be <I2C_Master_ADDR>
 80046da:	e067      	b.n	80047ac <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	f003 0304 	and.w	r3, r3, #4
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d036      	beq.n	8004754 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046f4:	f000 80db 	beq.w	80048ae <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d00d      	beq.n	800471e <HAL_I2C_EV_IRQHandler+0x10a>
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004708:	2b00      	cmp	r3, #0
 800470a:	d008      	beq.n	800471e <HAL_I2C_EV_IRQHandler+0x10a>
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	f003 0304 	and.w	r3, r3, #4
 8004712:	2b00      	cmp	r3, #0
 8004714:	d103      	bne.n	800471e <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f000 f9d6 	bl	8004ac8 <I2C_MasterTransmit_TXE>
 800471c:	e046      	b.n	80047ac <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800471e:	69fb      	ldr	r3, [r7, #28]
 8004720:	f003 0304 	and.w	r3, r3, #4
 8004724:	2b00      	cmp	r3, #0
 8004726:	f000 80c2 	beq.w	80048ae <HAL_I2C_EV_IRQHandler+0x29a>
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004730:	2b00      	cmp	r3, #0
 8004732:	f000 80bc 	beq.w	80048ae <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004736:	7bbb      	ldrb	r3, [r7, #14]
 8004738:	2b21      	cmp	r3, #33	; 0x21
 800473a:	d103      	bne.n	8004744 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f000 fa5f 	bl	8004c00 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004742:	e0b4      	b.n	80048ae <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004744:	7bfb      	ldrb	r3, [r7, #15]
 8004746:	2b40      	cmp	r3, #64	; 0x40
 8004748:	f040 80b1 	bne.w	80048ae <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f000 facd 	bl	8004cec <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004752:	e0ac      	b.n	80048ae <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800475e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004762:	f000 80a4 	beq.w	80048ae <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004766:	69fb      	ldr	r3, [r7, #28]
 8004768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00d      	beq.n	800478c <HAL_I2C_EV_IRQHandler+0x178>
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004776:	2b00      	cmp	r3, #0
 8004778:	d008      	beq.n	800478c <HAL_I2C_EV_IRQHandler+0x178>
 800477a:	69fb      	ldr	r3, [r7, #28]
 800477c:	f003 0304 	and.w	r3, r3, #4
 8004780:	2b00      	cmp	r3, #0
 8004782:	d103      	bne.n	800478c <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f000 fb45 	bl	8004e14 <I2C_MasterReceive_RXNE>
 800478a:	e00f      	b.n	80047ac <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800478c:	69fb      	ldr	r3, [r7, #28]
 800478e:	f003 0304 	and.w	r3, r3, #4
 8004792:	2b00      	cmp	r3, #0
 8004794:	f000 808b 	beq.w	80048ae <HAL_I2C_EV_IRQHandler+0x29a>
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800479e:	2b00      	cmp	r3, #0
 80047a0:	f000 8085 	beq.w	80048ae <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 80047a4:	6878      	ldr	r0, [r7, #4]
 80047a6:	f000 fbf0 	bl	8004f8a <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80047aa:	e080      	b.n	80048ae <HAL_I2C_EV_IRQHandler+0x29a>
 80047ac:	e07f      	b.n	80048ae <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d004      	beq.n	80047c0 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	695b      	ldr	r3, [r3, #20]
 80047bc:	61fb      	str	r3, [r7, #28]
 80047be:	e007      	b.n	80047d0 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	699b      	ldr	r3, [r3, #24]
 80047c6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	695b      	ldr	r3, [r3, #20]
 80047ce:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80047d0:	69fb      	ldr	r3, [r7, #28]
 80047d2:	f003 0302 	and.w	r3, r3, #2
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d011      	beq.n	80047fe <HAL_I2C_EV_IRQHandler+0x1ea>
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d00c      	beq.n	80047fe <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d003      	beq.n	80047f4 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	699b      	ldr	r3, [r3, #24]
 80047f2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80047f4:	69b9      	ldr	r1, [r7, #24]
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 ffb0 	bl	800575c <I2C_Slave_ADDR>
 80047fc:	e05a      	b.n	80048b4 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80047fe:	69fb      	ldr	r3, [r7, #28]
 8004800:	f003 0310 	and.w	r3, r3, #16
 8004804:	2b00      	cmp	r3, #0
 8004806:	d008      	beq.n	800481a <HAL_I2C_EV_IRQHandler+0x206>
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800480e:	2b00      	cmp	r3, #0
 8004810:	d003      	beq.n	800481a <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f000 ffea 	bl	80057ec <I2C_Slave_STOPF>
 8004818:	e04c      	b.n	80048b4 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800481a:	7bbb      	ldrb	r3, [r7, #14]
 800481c:	2b21      	cmp	r3, #33	; 0x21
 800481e:	d002      	beq.n	8004826 <HAL_I2C_EV_IRQHandler+0x212>
 8004820:	7bbb      	ldrb	r3, [r7, #14]
 8004822:	2b29      	cmp	r3, #41	; 0x29
 8004824:	d120      	bne.n	8004868 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800482c:	2b00      	cmp	r3, #0
 800482e:	d00d      	beq.n	800484c <HAL_I2C_EV_IRQHandler+0x238>
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004836:	2b00      	cmp	r3, #0
 8004838:	d008      	beq.n	800484c <HAL_I2C_EV_IRQHandler+0x238>
 800483a:	69fb      	ldr	r3, [r7, #28]
 800483c:	f003 0304 	and.w	r3, r3, #4
 8004840:	2b00      	cmp	r3, #0
 8004842:	d103      	bne.n	800484c <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f000 fecb 	bl	80055e0 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800484a:	e032      	b.n	80048b2 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	f003 0304 	and.w	r3, r3, #4
 8004852:	2b00      	cmp	r3, #0
 8004854:	d02d      	beq.n	80048b2 <HAL_I2C_EV_IRQHandler+0x29e>
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800485c:	2b00      	cmp	r3, #0
 800485e:	d028      	beq.n	80048b2 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f000 fefa 	bl	800565a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004866:	e024      	b.n	80048b2 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004868:	69fb      	ldr	r3, [r7, #28]
 800486a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800486e:	2b00      	cmp	r3, #0
 8004870:	d00d      	beq.n	800488e <HAL_I2C_EV_IRQHandler+0x27a>
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004878:	2b00      	cmp	r3, #0
 800487a:	d008      	beq.n	800488e <HAL_I2C_EV_IRQHandler+0x27a>
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	f003 0304 	and.w	r3, r3, #4
 8004882:	2b00      	cmp	r3, #0
 8004884:	d103      	bne.n	800488e <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f000 ff08 	bl	800569c <I2C_SlaveReceive_RXNE>
 800488c:	e012      	b.n	80048b4 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	f003 0304 	and.w	r3, r3, #4
 8004894:	2b00      	cmp	r3, #0
 8004896:	d00d      	beq.n	80048b4 <HAL_I2C_EV_IRQHandler+0x2a0>
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d008      	beq.n	80048b4 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 ff38 	bl	8005718 <I2C_SlaveReceive_BTF>
 80048a8:	e004      	b.n	80048b4 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 80048aa:	bf00      	nop
 80048ac:	e002      	b.n	80048b4 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80048ae:	bf00      	nop
 80048b0:	e000      	b.n	80048b4 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80048b2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80048b4:	3720      	adds	r7, #32
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}

080048ba <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80048ba:	b580      	push	{r7, lr}
 80048bc:	b08a      	sub	sp, #40	; 0x28
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	695b      	ldr	r3, [r3, #20]
 80048c8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80048d2:	2300      	movs	r3, #0
 80048d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80048dc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80048de:	6a3b      	ldr	r3, [r7, #32]
 80048e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d00d      	beq.n	8004904 <HAL_I2C_ER_IRQHandler+0x4a>
 80048e8:	69fb      	ldr	r3, [r7, #28]
 80048ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d008      	beq.n	8004904 <HAL_I2C_ER_IRQHandler+0x4a>
  {
    error |= HAL_I2C_ERROR_BERR;
 80048f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f4:	f043 0301 	orr.w	r3, r3, #1
 80048f8:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004902:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004904:	6a3b      	ldr	r3, [r7, #32]
 8004906:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800490a:	2b00      	cmp	r3, #0
 800490c:	d00d      	beq.n	800492a <HAL_I2C_ER_IRQHandler+0x70>
 800490e:	69fb      	ldr	r3, [r7, #28]
 8004910:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004914:	2b00      	cmp	r3, #0
 8004916:	d008      	beq.n	800492a <HAL_I2C_ER_IRQHandler+0x70>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800491a:	f043 0302 	orr.w	r3, r3, #2
 800491e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004928:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800492a:	6a3b      	ldr	r3, [r7, #32]
 800492c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004930:	2b00      	cmp	r3, #0
 8004932:	d03e      	beq.n	80049b2 <HAL_I2C_ER_IRQHandler+0xf8>
 8004934:	69fb      	ldr	r3, [r7, #28]
 8004936:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800493a:	2b00      	cmp	r3, #0
 800493c:	d039      	beq.n	80049b2 <HAL_I2C_ER_IRQHandler+0xf8>
  {
    tmp1 = CurrentMode;
 800493e:	7efb      	ldrb	r3, [r7, #27]
 8004940:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004946:	b29b      	uxth	r3, r3
 8004948:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004950:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004956:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004958:	7ebb      	ldrb	r3, [r7, #26]
 800495a:	2b20      	cmp	r3, #32
 800495c:	d112      	bne.n	8004984 <HAL_I2C_ER_IRQHandler+0xca>
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d10f      	bne.n	8004984 <HAL_I2C_ER_IRQHandler+0xca>
 8004964:	7cfb      	ldrb	r3, [r7, #19]
 8004966:	2b21      	cmp	r3, #33	; 0x21
 8004968:	d008      	beq.n	800497c <HAL_I2C_ER_IRQHandler+0xc2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800496a:	7cfb      	ldrb	r3, [r7, #19]
 800496c:	2b29      	cmp	r3, #41	; 0x29
 800496e:	d005      	beq.n	800497c <HAL_I2C_ER_IRQHandler+0xc2>
 8004970:	7cfb      	ldrb	r3, [r7, #19]
 8004972:	2b28      	cmp	r3, #40	; 0x28
 8004974:	d106      	bne.n	8004984 <HAL_I2C_ER_IRQHandler+0xca>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2b21      	cmp	r3, #33	; 0x21
 800497a:	d103      	bne.n	8004984 <HAL_I2C_ER_IRQHandler+0xca>
    {
      I2C_Slave_AF(hi2c);
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f001 f865 	bl	8005a4c <I2C_Slave_AF>
 8004982:	e016      	b.n	80049b2 <HAL_I2C_ER_IRQHandler+0xf8>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800498c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800498e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004990:	f043 0304 	orr.w	r3, r3, #4
 8004994:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004996:	7efb      	ldrb	r3, [r7, #27]
 8004998:	2b10      	cmp	r3, #16
 800499a:	d002      	beq.n	80049a2 <HAL_I2C_ER_IRQHandler+0xe8>
 800499c:	7efb      	ldrb	r3, [r7, #27]
 800499e:	2b40      	cmp	r3, #64	; 0x40
 80049a0:	d107      	bne.n	80049b2 <HAL_I2C_ER_IRQHandler+0xf8>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049b0:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80049b2:	6a3b      	ldr	r3, [r7, #32]
 80049b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d00d      	beq.n	80049d8 <HAL_I2C_ER_IRQHandler+0x11e>
 80049bc:	69fb      	ldr	r3, [r7, #28]
 80049be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d008      	beq.n	80049d8 <HAL_I2C_ER_IRQHandler+0x11e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80049c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c8:	f043 0308 	orr.w	r3, r3, #8
 80049cc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80049d6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80049d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d008      	beq.n	80049f0 <HAL_I2C_ER_IRQHandler+0x136>
  {
    hi2c->ErrorCode |= error;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e4:	431a      	orrs	r2, r3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f001 f89e 	bl	8005b2c <I2C_ITError>
  }
}
 80049f0:	bf00      	nop
 80049f2:	3728      	adds	r7, #40	; 0x28
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}

080049f8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b083      	sub	sp, #12
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004a00:	bf00      	nop
 8004a02:	370c      	adds	r7, #12
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr

08004a0c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b083      	sub	sp, #12
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004a14:	bf00      	nop
 8004a16:	370c      	adds	r7, #12
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr

08004a20 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b083      	sub	sp, #12
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004a28:	bf00      	nop
 8004a2a:	370c      	adds	r7, #12
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004a3c:	bf00      	nop
 8004a3e:	370c      	adds	r7, #12
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b083      	sub	sp, #12
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	460b      	mov	r3, r1
 8004a52:	70fb      	strb	r3, [r7, #3]
 8004a54:	4613      	mov	r3, r2
 8004a56:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004a58:	bf00      	nop
 8004a5a:	370c      	adds	r7, #12
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr

08004a64 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004a6c:	bf00      	nop
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004a80:	bf00      	nop
 8004a82:	370c      	adds	r7, #12
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr

08004a8c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b083      	sub	sp, #12
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004a94:	bf00      	nop
 8004a96:	370c      	adds	r7, #12
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr

08004aa0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004aa8:	bf00      	nop
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004abc:	bf00      	nop
 8004abe:	370c      	adds	r7, #12
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ad6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ade:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae4:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d150      	bne.n	8004b90 <I2C_MasterTransmit_TXE+0xc8>
 8004aee:	7bfb      	ldrb	r3, [r7, #15]
 8004af0:	2b21      	cmp	r3, #33	; 0x21
 8004af2:	d14d      	bne.n	8004b90 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	2b08      	cmp	r3, #8
 8004af8:	d01d      	beq.n	8004b36 <I2C_MasterTransmit_TXE+0x6e>
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	2b20      	cmp	r3, #32
 8004afe:	d01a      	beq.n	8004b36 <I2C_MasterTransmit_TXE+0x6e>
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004b06:	d016      	beq.n	8004b36 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	685a      	ldr	r2, [r3, #4]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004b16:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2211      	movs	r2, #17
 8004b1c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2220      	movs	r2, #32
 8004b2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f7ff ff62 	bl	80049f8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004b34:	e060      	b.n	8004bf8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	685a      	ldr	r2, [r3, #4]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004b44:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b54:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2220      	movs	r2, #32
 8004b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	2b40      	cmp	r3, #64	; 0x40
 8004b6e:	d107      	bne.n	8004b80 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f7ff ff7d 	bl	8004a78 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004b7e:	e03b      	b.n	8004bf8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f7ff ff35 	bl	80049f8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004b8e:	e033      	b.n	8004bf8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004b90:	7bfb      	ldrb	r3, [r7, #15]
 8004b92:	2b21      	cmp	r3, #33	; 0x21
 8004b94:	d005      	beq.n	8004ba2 <I2C_MasterTransmit_TXE+0xda>
 8004b96:	7bbb      	ldrb	r3, [r7, #14]
 8004b98:	2b40      	cmp	r3, #64	; 0x40
 8004b9a:	d12d      	bne.n	8004bf8 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004b9c:	7bfb      	ldrb	r3, [r7, #15]
 8004b9e:	2b22      	cmp	r3, #34	; 0x22
 8004ba0:	d12a      	bne.n	8004bf8 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d108      	bne.n	8004bbe <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	685a      	ldr	r2, [r3, #4]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bba:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004bbc:	e01c      	b.n	8004bf8 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	2b40      	cmp	r3, #64	; 0x40
 8004bc8:	d103      	bne.n	8004bd2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f000 f88e 	bl	8004cec <I2C_MemoryTransmit_TXE_BTF>
}
 8004bd0:	e012      	b.n	8004bf8 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd6:	781a      	ldrb	r2, [r3, #0]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be2:	1c5a      	adds	r2, r3, #1
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	b29a      	uxth	r2, r3
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004bf6:	e7ff      	b.n	8004bf8 <I2C_MasterTransmit_TXE+0x130>
 8004bf8:	bf00      	nop
 8004bfa:	3710      	adds	r7, #16
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c0c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	2b21      	cmp	r3, #33	; 0x21
 8004c18:	d164      	bne.n	8004ce4 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d012      	beq.n	8004c4a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c28:	781a      	ldrb	r2, [r3, #0]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c34:	1c5a      	adds	r2, r3, #1
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	3b01      	subs	r3, #1
 8004c42:	b29a      	uxth	r2, r3
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004c48:	e04c      	b.n	8004ce4 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2b08      	cmp	r3, #8
 8004c4e:	d01d      	beq.n	8004c8c <I2C_MasterTransmit_BTF+0x8c>
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2b20      	cmp	r3, #32
 8004c54:	d01a      	beq.n	8004c8c <I2C_MasterTransmit_BTF+0x8c>
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004c5c:	d016      	beq.n	8004c8c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	685a      	ldr	r2, [r3, #4]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004c6c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2211      	movs	r2, #17
 8004c72:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2220      	movs	r2, #32
 8004c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f7ff feb7 	bl	80049f8 <HAL_I2C_MasterTxCpltCallback>
}
 8004c8a:	e02b      	b.n	8004ce4 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	685a      	ldr	r2, [r3, #4]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004c9a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004caa:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2220      	movs	r2, #32
 8004cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	2b40      	cmp	r3, #64	; 0x40
 8004cc4:	d107      	bne.n	8004cd6 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f7ff fed2 	bl	8004a78 <HAL_I2C_MemTxCpltCallback>
}
 8004cd4:	e006      	b.n	8004ce4 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f7ff fe8a 	bl	80049f8 <HAL_I2C_MasterTxCpltCallback>
}
 8004ce4:	bf00      	nop
 8004ce6:	3710      	adds	r7, #16
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b084      	sub	sp, #16
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cfa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d11d      	bne.n	8004d40 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d08:	2b01      	cmp	r3, #1
 8004d0a:	d10b      	bne.n	8004d24 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d10:	b2da      	uxtb	r2, r3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d1c:	1c9a      	adds	r2, r3, #2
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8004d22:	e073      	b.n	8004e0c <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	121b      	asrs	r3, r3, #8
 8004d2c:	b2da      	uxtb	r2, r3
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d38:	1c5a      	adds	r2, r3, #1
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004d3e:	e065      	b.n	8004e0c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d10b      	bne.n	8004d60 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d4c:	b2da      	uxtb	r2, r3
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d58:	1c5a      	adds	r2, r3, #1
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004d5e:	e055      	b.n	8004e0c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	d151      	bne.n	8004e0c <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004d68:	7bfb      	ldrb	r3, [r7, #15]
 8004d6a:	2b22      	cmp	r3, #34	; 0x22
 8004d6c:	d10d      	bne.n	8004d8a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d7c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d82:	1c5a      	adds	r2, r3, #1
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004d88:	e040      	b.n	8004e0c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d015      	beq.n	8004dc0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004d94:	7bfb      	ldrb	r3, [r7, #15]
 8004d96:	2b21      	cmp	r3, #33	; 0x21
 8004d98:	d112      	bne.n	8004dc0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d9e:	781a      	ldrb	r2, [r3, #0]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004daa:	1c5a      	adds	r2, r3, #1
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	3b01      	subs	r3, #1
 8004db8:	b29a      	uxth	r2, r3
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004dbe:	e025      	b.n	8004e0c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d120      	bne.n	8004e0c <I2C_MemoryTransmit_TXE_BTF+0x120>
 8004dca:	7bfb      	ldrb	r3, [r7, #15]
 8004dcc:	2b21      	cmp	r3, #33	; 0x21
 8004dce:	d11d      	bne.n	8004e0c <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	685a      	ldr	r2, [r3, #4]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004dde:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dee:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2220      	movs	r2, #32
 8004dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f7ff fe36 	bl	8004a78 <HAL_I2C_MemTxCpltCallback>
}
 8004e0c:	bf00      	nop
 8004e0e:	3710      	adds	r7, #16
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}

08004e14 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b084      	sub	sp, #16
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	2b22      	cmp	r3, #34	; 0x22
 8004e26:	f040 80ac 	bne.w	8004f82 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2b03      	cmp	r3, #3
 8004e36:	d921      	bls.n	8004e7c <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	691a      	ldr	r2, [r3, #16]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e42:	b2d2      	uxtb	r2, r2
 8004e44:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e4a:	1c5a      	adds	r2, r3, #1
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e54:	b29b      	uxth	r3, r3
 8004e56:	3b01      	subs	r3, #1
 8004e58:	b29a      	uxth	r2, r3
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	2b03      	cmp	r3, #3
 8004e66:	f040 808c 	bne.w	8004f82 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	685a      	ldr	r2, [r3, #4]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e78:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004e7a:	e082      	b.n	8004f82 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e80:	2b02      	cmp	r3, #2
 8004e82:	d075      	beq.n	8004f70 <I2C_MasterReceive_RXNE+0x15c>
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	d002      	beq.n	8004e90 <I2C_MasterReceive_RXNE+0x7c>
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d16f      	bne.n	8004f70 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f001 f9ff 	bl	8006294 <I2C_WaitOnSTOPRequestThroughIT>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d142      	bne.n	8004f22 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004eaa:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	685a      	ldr	r2, [r3, #4]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004eba:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	691a      	ldr	r2, [r3, #16]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec6:	b2d2      	uxtb	r2, r2
 8004ec8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ece:	1c5a      	adds	r2, r3, #1
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	3b01      	subs	r3, #1
 8004edc:	b29a      	uxth	r2, r3
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2220      	movs	r2, #32
 8004ee6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	2b40      	cmp	r3, #64	; 0x40
 8004ef4:	d10a      	bne.n	8004f0c <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	f7ff fdc1 	bl	8004a8c <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004f0a:	e03a      	b.n	8004f82 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2212      	movs	r2, #18
 8004f18:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f7ff fd76 	bl	8004a0c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004f20:	e02f      	b.n	8004f82 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	685a      	ldr	r2, [r3, #4]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004f30:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	691a      	ldr	r2, [r3, #16]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3c:	b2d2      	uxtb	r2, r2
 8004f3e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f44:	1c5a      	adds	r2, r3, #1
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	3b01      	subs	r3, #1
 8004f52:	b29a      	uxth	r2, r3
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2220      	movs	r2, #32
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004f68:	6878      	ldr	r0, [r7, #4]
 8004f6a:	f7ff fd99 	bl	8004aa0 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004f6e:	e008      	b.n	8004f82 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	685a      	ldr	r2, [r3, #4]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f7e:	605a      	str	r2, [r3, #4]
}
 8004f80:	e7ff      	b.n	8004f82 <I2C_MasterReceive_RXNE+0x16e>
 8004f82:	bf00      	nop
 8004f84:	3710      	adds	r7, #16
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}

08004f8a <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004f8a:	b580      	push	{r7, lr}
 8004f8c:	b084      	sub	sp, #16
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f96:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f9c:	b29b      	uxth	r3, r3
 8004f9e:	2b04      	cmp	r3, #4
 8004fa0:	d11b      	bne.n	8004fda <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	685a      	ldr	r2, [r3, #4]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fb0:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	691a      	ldr	r2, [r3, #16]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fbc:	b2d2      	uxtb	r2, r2
 8004fbe:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc4:	1c5a      	adds	r2, r3, #1
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	3b01      	subs	r3, #1
 8004fd2:	b29a      	uxth	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004fd8:	e0bd      	b.n	8005156 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	2b03      	cmp	r3, #3
 8004fe2:	d129      	bne.n	8005038 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	685a      	ldr	r2, [r3, #4]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ff2:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2b04      	cmp	r3, #4
 8004ff8:	d00a      	beq.n	8005010 <I2C_MasterReceive_BTF+0x86>
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2b02      	cmp	r3, #2
 8004ffe:	d007      	beq.n	8005010 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800500e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	691a      	ldr	r2, [r3, #16]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800501a:	b2d2      	uxtb	r2, r2
 800501c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005022:	1c5a      	adds	r2, r3, #1
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800502c:	b29b      	uxth	r3, r3
 800502e:	3b01      	subs	r3, #1
 8005030:	b29a      	uxth	r2, r3
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005036:	e08e      	b.n	8005156 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800503c:	b29b      	uxth	r3, r3
 800503e:	2b02      	cmp	r3, #2
 8005040:	d176      	bne.n	8005130 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2b01      	cmp	r3, #1
 8005046:	d002      	beq.n	800504e <I2C_MasterReceive_BTF+0xc4>
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2b10      	cmp	r3, #16
 800504c:	d108      	bne.n	8005060 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800505c:	601a      	str	r2, [r3, #0]
 800505e:	e019      	b.n	8005094 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2b04      	cmp	r3, #4
 8005064:	d002      	beq.n	800506c <I2C_MasterReceive_BTF+0xe2>
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2b02      	cmp	r3, #2
 800506a:	d108      	bne.n	800507e <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800507a:	601a      	str	r2, [r3, #0]
 800507c:	e00a      	b.n	8005094 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2b10      	cmp	r3, #16
 8005082:	d007      	beq.n	8005094 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005092:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	691a      	ldr	r2, [r3, #16]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800509e:	b2d2      	uxtb	r2, r2
 80050a0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a6:	1c5a      	adds	r2, r3, #1
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	3b01      	subs	r3, #1
 80050b4:	b29a      	uxth	r2, r3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	691a      	ldr	r2, [r3, #16]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c4:	b2d2      	uxtb	r2, r2
 80050c6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050cc:	1c5a      	adds	r2, r3, #1
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	3b01      	subs	r3, #1
 80050da:	b29a      	uxth	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	685a      	ldr	r2, [r3, #4]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80050ee:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2220      	movs	r2, #32
 80050f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	2b40      	cmp	r3, #64	; 0x40
 8005102:	d10a      	bne.n	800511a <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2200      	movs	r2, #0
 8005110:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f7ff fcba 	bl	8004a8c <HAL_I2C_MemRxCpltCallback>
}
 8005118:	e01d      	b.n	8005156 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2212      	movs	r2, #18
 8005126:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f7ff fc6f 	bl	8004a0c <HAL_I2C_MasterRxCpltCallback>
}
 800512e:	e012      	b.n	8005156 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	691a      	ldr	r2, [r3, #16]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513a:	b2d2      	uxtb	r2, r2
 800513c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005142:	1c5a      	adds	r2, r3, #1
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800514c:	b29b      	uxth	r3, r3
 800514e:	3b01      	subs	r3, #1
 8005150:	b29a      	uxth	r2, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005156:	bf00      	nop
 8005158:	3710      	adds	r7, #16
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}

0800515e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800515e:	b480      	push	{r7}
 8005160:	b083      	sub	sp, #12
 8005162:	af00      	add	r7, sp, #0
 8005164:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800516c:	b2db      	uxtb	r3, r3
 800516e:	2b40      	cmp	r3, #64	; 0x40
 8005170:	d117      	bne.n	80051a2 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005176:	2b00      	cmp	r3, #0
 8005178:	d109      	bne.n	800518e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800517e:	b2db      	uxtb	r3, r3
 8005180:	461a      	mov	r2, r3
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800518a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800518c:	e067      	b.n	800525e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005192:	b2db      	uxtb	r3, r3
 8005194:	f043 0301 	orr.w	r3, r3, #1
 8005198:	b2da      	uxtb	r2, r3
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	611a      	str	r2, [r3, #16]
}
 80051a0:	e05d      	b.n	800525e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	691b      	ldr	r3, [r3, #16]
 80051a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051aa:	d133      	bne.n	8005214 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	2b21      	cmp	r3, #33	; 0x21
 80051b6:	d109      	bne.n	80051cc <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	461a      	mov	r2, r3
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80051c8:	611a      	str	r2, [r3, #16]
 80051ca:	e008      	b.n	80051de <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	f043 0301 	orr.w	r3, r3, #1
 80051d6:	b2da      	uxtb	r2, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d004      	beq.n	80051f0 <I2C_Master_SB+0x92>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d108      	bne.n	8005202 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d032      	beq.n	800525e <I2C_Master_SB+0x100>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d02d      	beq.n	800525e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	685a      	ldr	r2, [r3, #4]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005210:	605a      	str	r2, [r3, #4]
}
 8005212:	e024      	b.n	800525e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005218:	2b00      	cmp	r3, #0
 800521a:	d10e      	bne.n	800523a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005220:	b29b      	uxth	r3, r3
 8005222:	11db      	asrs	r3, r3, #7
 8005224:	b2db      	uxtb	r3, r3
 8005226:	f003 0306 	and.w	r3, r3, #6
 800522a:	b2db      	uxtb	r3, r3
 800522c:	f063 030f 	orn	r3, r3, #15
 8005230:	b2da      	uxtb	r2, r3
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	611a      	str	r2, [r3, #16]
}
 8005238:	e011      	b.n	800525e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800523e:	2b01      	cmp	r3, #1
 8005240:	d10d      	bne.n	800525e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005246:	b29b      	uxth	r3, r3
 8005248:	11db      	asrs	r3, r3, #7
 800524a:	b2db      	uxtb	r3, r3
 800524c:	f003 0306 	and.w	r3, r3, #6
 8005250:	b2db      	uxtb	r3, r3
 8005252:	f063 030e 	orn	r3, r3, #14
 8005256:	b2da      	uxtb	r2, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	611a      	str	r2, [r3, #16]
}
 800525e:	bf00      	nop
 8005260:	370c      	adds	r7, #12
 8005262:	46bd      	mov	sp, r7
 8005264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005268:	4770      	bx	lr

0800526a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800526a:	b480      	push	{r7}
 800526c:	b083      	sub	sp, #12
 800526e:	af00      	add	r7, sp, #0
 8005270:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005276:	b2da      	uxtb	r2, r3
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005282:	2b00      	cmp	r3, #0
 8005284:	d004      	beq.n	8005290 <I2C_Master_ADD10+0x26>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800528a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800528c:	2b00      	cmp	r3, #0
 800528e:	d108      	bne.n	80052a2 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005294:	2b00      	cmp	r3, #0
 8005296:	d00c      	beq.n	80052b2 <I2C_Master_ADD10+0x48>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800529c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d007      	beq.n	80052b2 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	685a      	ldr	r2, [r3, #4]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052b0:	605a      	str	r2, [r3, #4]
  }
}
 80052b2:	bf00      	nop
 80052b4:	370c      	adds	r7, #12
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr

080052be <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80052be:	b480      	push	{r7}
 80052c0:	b091      	sub	sp, #68	; 0x44
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052cc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052d4:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052da:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	2b22      	cmp	r3, #34	; 0x22
 80052e6:	f040 8169 	bne.w	80055bc <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d10f      	bne.n	8005312 <I2C_Master_ADDR+0x54>
 80052f2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80052f6:	2b40      	cmp	r3, #64	; 0x40
 80052f8:	d10b      	bne.n	8005312 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052fa:	2300      	movs	r3, #0
 80052fc:	633b      	str	r3, [r7, #48]	; 0x30
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	695b      	ldr	r3, [r3, #20]
 8005304:	633b      	str	r3, [r7, #48]	; 0x30
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	699b      	ldr	r3, [r3, #24]
 800530c:	633b      	str	r3, [r7, #48]	; 0x30
 800530e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005310:	e160      	b.n	80055d4 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005316:	2b00      	cmp	r3, #0
 8005318:	d11d      	bne.n	8005356 <I2C_Master_ADDR+0x98>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	691b      	ldr	r3, [r3, #16]
 800531e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005322:	d118      	bne.n	8005356 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005324:	2300      	movs	r3, #0
 8005326:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	695b      	ldr	r3, [r3, #20]
 800532e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	699b      	ldr	r3, [r3, #24]
 8005336:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005338:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005348:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800534e:	1c5a      	adds	r2, r3, #1
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	651a      	str	r2, [r3, #80]	; 0x50
 8005354:	e13e      	b.n	80055d4 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800535a:	b29b      	uxth	r3, r3
 800535c:	2b00      	cmp	r3, #0
 800535e:	d113      	bne.n	8005388 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005360:	2300      	movs	r3, #0
 8005362:	62bb      	str	r3, [r7, #40]	; 0x28
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	695b      	ldr	r3, [r3, #20]
 800536a:	62bb      	str	r3, [r7, #40]	; 0x28
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	699b      	ldr	r3, [r3, #24]
 8005372:	62bb      	str	r3, [r7, #40]	; 0x28
 8005374:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005384:	601a      	str	r2, [r3, #0]
 8005386:	e115      	b.n	80055b4 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800538c:	b29b      	uxth	r3, r3
 800538e:	2b01      	cmp	r3, #1
 8005390:	f040 808a 	bne.w	80054a8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005396:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800539a:	d137      	bne.n	800540c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053aa:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80053b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053ba:	d113      	bne.n	80053e4 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053ca:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053cc:	2300      	movs	r3, #0
 80053ce:	627b      	str	r3, [r7, #36]	; 0x24
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	695b      	ldr	r3, [r3, #20]
 80053d6:	627b      	str	r3, [r7, #36]	; 0x24
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	699b      	ldr	r3, [r3, #24]
 80053de:	627b      	str	r3, [r7, #36]	; 0x24
 80053e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e2:	e0e7      	b.n	80055b4 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053e4:	2300      	movs	r3, #0
 80053e6:	623b      	str	r3, [r7, #32]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	695b      	ldr	r3, [r3, #20]
 80053ee:	623b      	str	r3, [r7, #32]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	699b      	ldr	r3, [r3, #24]
 80053f6:	623b      	str	r3, [r7, #32]
 80053f8:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681a      	ldr	r2, [r3, #0]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005408:	601a      	str	r2, [r3, #0]
 800540a:	e0d3      	b.n	80055b4 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800540c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800540e:	2b08      	cmp	r3, #8
 8005410:	d02e      	beq.n	8005470 <I2C_Master_ADDR+0x1b2>
 8005412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005414:	2b20      	cmp	r3, #32
 8005416:	d02b      	beq.n	8005470 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005418:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800541a:	2b12      	cmp	r3, #18
 800541c:	d102      	bne.n	8005424 <I2C_Master_ADDR+0x166>
 800541e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005420:	2b01      	cmp	r3, #1
 8005422:	d125      	bne.n	8005470 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005426:	2b04      	cmp	r3, #4
 8005428:	d00e      	beq.n	8005448 <I2C_Master_ADDR+0x18a>
 800542a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800542c:	2b02      	cmp	r3, #2
 800542e:	d00b      	beq.n	8005448 <I2C_Master_ADDR+0x18a>
 8005430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005432:	2b10      	cmp	r3, #16
 8005434:	d008      	beq.n	8005448 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	681a      	ldr	r2, [r3, #0]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005444:	601a      	str	r2, [r3, #0]
 8005446:	e007      	b.n	8005458 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005456:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005458:	2300      	movs	r3, #0
 800545a:	61fb      	str	r3, [r7, #28]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	695b      	ldr	r3, [r3, #20]
 8005462:	61fb      	str	r3, [r7, #28]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	699b      	ldr	r3, [r3, #24]
 800546a:	61fb      	str	r3, [r7, #28]
 800546c:	69fb      	ldr	r3, [r7, #28]
 800546e:	e0a1      	b.n	80055b4 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800547e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005480:	2300      	movs	r3, #0
 8005482:	61bb      	str	r3, [r7, #24]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	61bb      	str	r3, [r7, #24]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	699b      	ldr	r3, [r3, #24]
 8005492:	61bb      	str	r3, [r7, #24]
 8005494:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054a4:	601a      	str	r2, [r3, #0]
 80054a6:	e085      	b.n	80055b4 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ac:	b29b      	uxth	r3, r3
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d14d      	bne.n	800554e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80054b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054b4:	2b04      	cmp	r3, #4
 80054b6:	d016      	beq.n	80054e6 <I2C_Master_ADDR+0x228>
 80054b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054ba:	2b02      	cmp	r3, #2
 80054bc:	d013      	beq.n	80054e6 <I2C_Master_ADDR+0x228>
 80054be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054c0:	2b10      	cmp	r3, #16
 80054c2:	d010      	beq.n	80054e6 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054d2:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054e2:	601a      	str	r2, [r3, #0]
 80054e4:	e007      	b.n	80054f6 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80054f4:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005500:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005504:	d117      	bne.n	8005536 <I2C_Master_ADDR+0x278>
 8005506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005508:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800550c:	d00b      	beq.n	8005526 <I2C_Master_ADDR+0x268>
 800550e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005510:	2b01      	cmp	r3, #1
 8005512:	d008      	beq.n	8005526 <I2C_Master_ADDR+0x268>
 8005514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005516:	2b08      	cmp	r3, #8
 8005518:	d005      	beq.n	8005526 <I2C_Master_ADDR+0x268>
 800551a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800551c:	2b10      	cmp	r3, #16
 800551e:	d002      	beq.n	8005526 <I2C_Master_ADDR+0x268>
 8005520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005522:	2b20      	cmp	r3, #32
 8005524:	d107      	bne.n	8005536 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	685a      	ldr	r2, [r3, #4]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005534:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005536:	2300      	movs	r3, #0
 8005538:	617b      	str	r3, [r7, #20]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	695b      	ldr	r3, [r3, #20]
 8005540:	617b      	str	r3, [r7, #20]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	699b      	ldr	r3, [r3, #24]
 8005548:	617b      	str	r3, [r7, #20]
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	e032      	b.n	80055b4 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800555c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005568:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800556c:	d117      	bne.n	800559e <I2C_Master_ADDR+0x2e0>
 800556e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005570:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005574:	d00b      	beq.n	800558e <I2C_Master_ADDR+0x2d0>
 8005576:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005578:	2b01      	cmp	r3, #1
 800557a:	d008      	beq.n	800558e <I2C_Master_ADDR+0x2d0>
 800557c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800557e:	2b08      	cmp	r3, #8
 8005580:	d005      	beq.n	800558e <I2C_Master_ADDR+0x2d0>
 8005582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005584:	2b10      	cmp	r3, #16
 8005586:	d002      	beq.n	800558e <I2C_Master_ADDR+0x2d0>
 8005588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800558a:	2b20      	cmp	r3, #32
 800558c:	d107      	bne.n	800559e <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	685a      	ldr	r2, [r3, #4]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800559c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800559e:	2300      	movs	r3, #0
 80055a0:	613b      	str	r3, [r7, #16]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	695b      	ldr	r3, [r3, #20]
 80055a8:	613b      	str	r3, [r7, #16]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	699b      	ldr	r3, [r3, #24]
 80055b0:	613b      	str	r3, [r7, #16]
 80055b2:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80055ba:	e00b      	b.n	80055d4 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055bc:	2300      	movs	r3, #0
 80055be:	60fb      	str	r3, [r7, #12]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	695b      	ldr	r3, [r3, #20]
 80055c6:	60fb      	str	r3, [r7, #12]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	60fb      	str	r3, [r7, #12]
 80055d0:	68fb      	ldr	r3, [r7, #12]
}
 80055d2:	e7ff      	b.n	80055d4 <I2C_Master_ADDR+0x316>
 80055d4:	bf00      	nop
 80055d6:	3744      	adds	r7, #68	; 0x44
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr

080055e0 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055ee:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d02b      	beq.n	8005652 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055fe:	781a      	ldrb	r2, [r3, #0]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800560a:	1c5a      	adds	r2, r3, #1
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005614:	b29b      	uxth	r3, r3
 8005616:	3b01      	subs	r3, #1
 8005618:	b29a      	uxth	r2, r3
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005622:	b29b      	uxth	r3, r3
 8005624:	2b00      	cmp	r3, #0
 8005626:	d114      	bne.n	8005652 <I2C_SlaveTransmit_TXE+0x72>
 8005628:	7bfb      	ldrb	r3, [r7, #15]
 800562a:	2b29      	cmp	r3, #41	; 0x29
 800562c:	d111      	bne.n	8005652 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	685a      	ldr	r2, [r3, #4]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800563c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2221      	movs	r2, #33	; 0x21
 8005642:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2228      	movs	r2, #40	; 0x28
 8005648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	f7ff f9e7 	bl	8004a20 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005652:	bf00      	nop
 8005654:	3710      	adds	r7, #16
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}

0800565a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800565a:	b480      	push	{r7}
 800565c:	b083      	sub	sp, #12
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005666:	b29b      	uxth	r3, r3
 8005668:	2b00      	cmp	r3, #0
 800566a:	d011      	beq.n	8005690 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005670:	781a      	ldrb	r2, [r3, #0]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800567c:	1c5a      	adds	r2, r3, #1
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005686:	b29b      	uxth	r3, r3
 8005688:	3b01      	subs	r3, #1
 800568a:	b29a      	uxth	r2, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005690:	bf00      	nop
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056aa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d02c      	beq.n	8005710 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	691a      	ldr	r2, [r3, #16]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c0:	b2d2      	uxtb	r2, r2
 80056c2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c8:	1c5a      	adds	r2, r3, #1
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056d2:	b29b      	uxth	r3, r3
 80056d4:	3b01      	subs	r3, #1
 80056d6:	b29a      	uxth	r2, r3
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d114      	bne.n	8005710 <I2C_SlaveReceive_RXNE+0x74>
 80056e6:	7bfb      	ldrb	r3, [r7, #15]
 80056e8:	2b2a      	cmp	r3, #42	; 0x2a
 80056ea:	d111      	bne.n	8005710 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	685a      	ldr	r2, [r3, #4]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056fa:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2222      	movs	r2, #34	; 0x22
 8005700:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2228      	movs	r2, #40	; 0x28
 8005706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f7ff f992 	bl	8004a34 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005710:	bf00      	nop
 8005712:	3710      	adds	r7, #16
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}

08005718 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005724:	b29b      	uxth	r3, r3
 8005726:	2b00      	cmp	r3, #0
 8005728:	d012      	beq.n	8005750 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	691a      	ldr	r2, [r3, #16]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005734:	b2d2      	uxtb	r2, r2
 8005736:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800573c:	1c5a      	adds	r2, r3, #1
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005746:	b29b      	uxth	r3, r3
 8005748:	3b01      	subs	r3, #1
 800574a:	b29a      	uxth	r2, r3
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005750:	bf00      	nop
 8005752:	370c      	adds	r7, #12
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr

0800575c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b084      	sub	sp, #16
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005766:	2300      	movs	r3, #0
 8005768:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005770:	b2db      	uxtb	r3, r3
 8005772:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005776:	2b28      	cmp	r3, #40	; 0x28
 8005778:	d125      	bne.n	80057c6 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	685a      	ldr	r2, [r3, #4]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005788:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	f003 0304 	and.w	r3, r3, #4
 8005790:	2b00      	cmp	r3, #0
 8005792:	d101      	bne.n	8005798 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005794:	2301      	movs	r3, #1
 8005796:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d103      	bne.n	80057aa <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	68db      	ldr	r3, [r3, #12]
 80057a6:	81bb      	strh	r3, [r7, #12]
 80057a8:	e002      	b.n	80057b0 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	699b      	ldr	r3, [r3, #24]
 80057ae:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80057b8:	89ba      	ldrh	r2, [r7, #12]
 80057ba:	7bfb      	ldrb	r3, [r7, #15]
 80057bc:	4619      	mov	r1, r3
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f7ff f942 	bl	8004a48 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80057c4:	e00e      	b.n	80057e4 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057c6:	2300      	movs	r3, #0
 80057c8:	60bb      	str	r3, [r7, #8]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	695b      	ldr	r3, [r3, #20]
 80057d0:	60bb      	str	r3, [r7, #8]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	699b      	ldr	r3, [r3, #24]
 80057d8:	60bb      	str	r3, [r7, #8]
 80057da:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80057e4:	bf00      	nop
 80057e6:	3710      	adds	r7, #16
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}

080057ec <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b084      	sub	sp, #16
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057fa:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	685a      	ldr	r2, [r3, #4]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800580a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800580c:	2300      	movs	r3, #0
 800580e:	60bb      	str	r3, [r7, #8]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	695b      	ldr	r3, [r3, #20]
 8005816:	60bb      	str	r3, [r7, #8]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681a      	ldr	r2, [r3, #0]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f042 0201 	orr.w	r2, r2, #1
 8005826:	601a      	str	r2, [r3, #0]
 8005828:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005838:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005844:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005848:	d172      	bne.n	8005930 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800584a:	7bfb      	ldrb	r3, [r7, #15]
 800584c:	2b22      	cmp	r3, #34	; 0x22
 800584e:	d002      	beq.n	8005856 <I2C_Slave_STOPF+0x6a>
 8005850:	7bfb      	ldrb	r3, [r7, #15]
 8005852:	2b2a      	cmp	r3, #42	; 0x2a
 8005854:	d135      	bne.n	80058c2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	b29a      	uxth	r2, r3
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005868:	b29b      	uxth	r3, r3
 800586a:	2b00      	cmp	r3, #0
 800586c:	d005      	beq.n	800587a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005872:	f043 0204 	orr.w	r2, r3, #4
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	685a      	ldr	r2, [r3, #4]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005888:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800588e:	4618      	mov	r0, r3
 8005890:	f7fe f884 	bl	800399c <HAL_DMA_GetState>
 8005894:	4603      	mov	r3, r0
 8005896:	2b01      	cmp	r3, #1
 8005898:	d049      	beq.n	800592e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800589e:	4a69      	ldr	r2, [pc, #420]	; (8005a44 <I2C_Slave_STOPF+0x258>)
 80058a0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058a6:	4618      	mov	r0, r3
 80058a8:	f7fd fecc 	bl	8003644 <HAL_DMA_Abort_IT>
 80058ac:	4603      	mov	r3, r0
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d03d      	beq.n	800592e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058b8:	687a      	ldr	r2, [r7, #4]
 80058ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80058bc:	4610      	mov	r0, r2
 80058be:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80058c0:	e035      	b.n	800592e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	b29a      	uxth	r2, r3
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d005      	beq.n	80058e6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058de:	f043 0204 	orr.w	r2, r3, #4
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	685a      	ldr	r2, [r3, #4]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058f4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058fa:	4618      	mov	r0, r3
 80058fc:	f7fe f84e 	bl	800399c <HAL_DMA_GetState>
 8005900:	4603      	mov	r3, r0
 8005902:	2b01      	cmp	r3, #1
 8005904:	d014      	beq.n	8005930 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800590a:	4a4e      	ldr	r2, [pc, #312]	; (8005a44 <I2C_Slave_STOPF+0x258>)
 800590c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005912:	4618      	mov	r0, r3
 8005914:	f7fd fe96 	bl	8003644 <HAL_DMA_Abort_IT>
 8005918:	4603      	mov	r3, r0
 800591a:	2b00      	cmp	r3, #0
 800591c:	d008      	beq.n	8005930 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005922:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005924:	687a      	ldr	r2, [r7, #4]
 8005926:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005928:	4610      	mov	r0, r2
 800592a:	4798      	blx	r3
 800592c:	e000      	b.n	8005930 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800592e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005934:	b29b      	uxth	r3, r3
 8005936:	2b00      	cmp	r3, #0
 8005938:	d03e      	beq.n	80059b8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	695b      	ldr	r3, [r3, #20]
 8005940:	f003 0304 	and.w	r3, r3, #4
 8005944:	2b04      	cmp	r3, #4
 8005946:	d112      	bne.n	800596e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	691a      	ldr	r2, [r3, #16]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005952:	b2d2      	uxtb	r2, r2
 8005954:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800595a:	1c5a      	adds	r2, r3, #1
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005964:	b29b      	uxth	r3, r3
 8005966:	3b01      	subs	r3, #1
 8005968:	b29a      	uxth	r2, r3
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	695b      	ldr	r3, [r3, #20]
 8005974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005978:	2b40      	cmp	r3, #64	; 0x40
 800597a:	d112      	bne.n	80059a2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	691a      	ldr	r2, [r3, #16]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005986:	b2d2      	uxtb	r2, r2
 8005988:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800598e:	1c5a      	adds	r2, r3, #1
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005998:	b29b      	uxth	r3, r3
 800599a:	3b01      	subs	r3, #1
 800599c:	b29a      	uxth	r2, r3
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d005      	beq.n	80059b8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b0:	f043 0204 	orr.w	r2, r3, #4
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d003      	beq.n	80059c8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 f8b3 	bl	8005b2c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80059c6:	e039      	b.n	8005a3c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80059c8:	7bfb      	ldrb	r3, [r7, #15]
 80059ca:	2b2a      	cmp	r3, #42	; 0x2a
 80059cc:	d109      	bne.n	80059e2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2200      	movs	r2, #0
 80059d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2228      	movs	r2, #40	; 0x28
 80059d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f7ff f829 	bl	8004a34 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059e8:	b2db      	uxtb	r3, r3
 80059ea:	2b28      	cmp	r3, #40	; 0x28
 80059ec:	d111      	bne.n	8005a12 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a15      	ldr	r2, [pc, #84]	; (8005a48 <I2C_Slave_STOPF+0x25c>)
 80059f2:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2220      	movs	r2, #32
 80059fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f7ff f82a 	bl	8004a64 <HAL_I2C_ListenCpltCallback>
}
 8005a10:	e014      	b.n	8005a3c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a16:	2b22      	cmp	r3, #34	; 0x22
 8005a18:	d002      	beq.n	8005a20 <I2C_Slave_STOPF+0x234>
 8005a1a:	7bfb      	ldrb	r3, [r7, #15]
 8005a1c:	2b22      	cmp	r3, #34	; 0x22
 8005a1e:	d10d      	bne.n	8005a3c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2200      	movs	r2, #0
 8005a24:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2220      	movs	r2, #32
 8005a2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f7fe fffc 	bl	8004a34 <HAL_I2C_SlaveRxCpltCallback>
}
 8005a3c:	bf00      	nop
 8005a3e:	3710      	adds	r7, #16
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}
 8005a44:	08005e95 	.word	0x08005e95
 8005a48:	ffff0000 	.word	0xffff0000

08005a4c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b084      	sub	sp, #16
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a5a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a60:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	2b08      	cmp	r3, #8
 8005a66:	d002      	beq.n	8005a6e <I2C_Slave_AF+0x22>
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	2b20      	cmp	r3, #32
 8005a6c:	d129      	bne.n	8005ac2 <I2C_Slave_AF+0x76>
 8005a6e:	7bfb      	ldrb	r3, [r7, #15]
 8005a70:	2b28      	cmp	r3, #40	; 0x28
 8005a72:	d126      	bne.n	8005ac2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4a2c      	ldr	r2, [pc, #176]	; (8005b28 <I2C_Slave_AF+0xdc>)
 8005a78:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	685a      	ldr	r2, [r3, #4]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005a88:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005a92:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005aa2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2220      	movs	r2, #32
 8005aae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f7fe ffd2 	bl	8004a64 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005ac0:	e02e      	b.n	8005b20 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005ac2:	7bfb      	ldrb	r3, [r7, #15]
 8005ac4:	2b21      	cmp	r3, #33	; 0x21
 8005ac6:	d126      	bne.n	8005b16 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4a17      	ldr	r2, [pc, #92]	; (8005b28 <I2C_Slave_AF+0xdc>)
 8005acc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2221      	movs	r2, #33	; 0x21
 8005ad2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2220      	movs	r2, #32
 8005ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	685a      	ldr	r2, [r3, #4]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005af2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005afc:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b0c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f7fe ff86 	bl	8004a20 <HAL_I2C_SlaveTxCpltCallback>
}
 8005b14:	e004      	b.n	8005b20 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005b1e:	615a      	str	r2, [r3, #20]
}
 8005b20:	bf00      	nop
 8005b22:	3710      	adds	r7, #16
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bd80      	pop	{r7, pc}
 8005b28:	ffff0000 	.word	0xffff0000

08005b2c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b3a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b42:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005b44:	7bbb      	ldrb	r3, [r7, #14]
 8005b46:	2b10      	cmp	r3, #16
 8005b48:	d002      	beq.n	8005b50 <I2C_ITError+0x24>
 8005b4a:	7bbb      	ldrb	r3, [r7, #14]
 8005b4c:	2b40      	cmp	r3, #64	; 0x40
 8005b4e:	d10a      	bne.n	8005b66 <I2C_ITError+0x3a>
 8005b50:	7bfb      	ldrb	r3, [r7, #15]
 8005b52:	2b22      	cmp	r3, #34	; 0x22
 8005b54:	d107      	bne.n	8005b66 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b64:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005b66:	7bfb      	ldrb	r3, [r7, #15]
 8005b68:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005b6c:	2b28      	cmp	r3, #40	; 0x28
 8005b6e:	d107      	bne.n	8005b80 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2200      	movs	r2, #0
 8005b74:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2228      	movs	r2, #40	; 0x28
 8005b7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005b7e:	e015      	b.n	8005bac <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b8e:	d00a      	beq.n	8005ba6 <I2C_ITError+0x7a>
 8005b90:	7bfb      	ldrb	r3, [r7, #15]
 8005b92:	2b60      	cmp	r3, #96	; 0x60
 8005b94:	d007      	beq.n	8005ba6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2220      	movs	r2, #32
 8005b9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005bb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bba:	d162      	bne.n	8005c82 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	685a      	ldr	r2, [r3, #4]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005bca:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bd0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	2b01      	cmp	r3, #1
 8005bd8:	d020      	beq.n	8005c1c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bde:	4a6a      	ldr	r2, [pc, #424]	; (8005d88 <I2C_ITError+0x25c>)
 8005be0:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005be6:	4618      	mov	r0, r3
 8005be8:	f7fd fd2c 	bl	8003644 <HAL_DMA_Abort_IT>
 8005bec:	4603      	mov	r3, r0
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	f000 8089 	beq.w	8005d06 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f022 0201 	bic.w	r2, r2, #1
 8005c02:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2220      	movs	r2, #32
 8005c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c12:	687a      	ldr	r2, [r7, #4]
 8005c14:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005c16:	4610      	mov	r0, r2
 8005c18:	4798      	blx	r3
 8005c1a:	e074      	b.n	8005d06 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c20:	4a59      	ldr	r2, [pc, #356]	; (8005d88 <I2C_ITError+0x25c>)
 8005c22:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f7fd fd0b 	bl	8003644 <HAL_DMA_Abort_IT>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d068      	beq.n	8005d06 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	695b      	ldr	r3, [r3, #20]
 8005c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c3e:	2b40      	cmp	r3, #64	; 0x40
 8005c40:	d10b      	bne.n	8005c5a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	691a      	ldr	r2, [r3, #16]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c4c:	b2d2      	uxtb	r2, r2
 8005c4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c54:	1c5a      	adds	r2, r3, #1
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	681a      	ldr	r2, [r3, #0]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f022 0201 	bic.w	r2, r2, #1
 8005c68:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2220      	movs	r2, #32
 8005c6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c7c:	4610      	mov	r0, r2
 8005c7e:	4798      	blx	r3
 8005c80:	e041      	b.n	8005d06 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	2b60      	cmp	r3, #96	; 0x60
 8005c8c:	d125      	bne.n	8005cda <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2220      	movs	r2, #32
 8005c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	695b      	ldr	r3, [r3, #20]
 8005ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ca6:	2b40      	cmp	r3, #64	; 0x40
 8005ca8:	d10b      	bne.n	8005cc2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	691a      	ldr	r2, [r3, #16]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb4:	b2d2      	uxtb	r2, r2
 8005cb6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cbc:	1c5a      	adds	r2, r3, #1
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f022 0201 	bic.w	r2, r2, #1
 8005cd0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f7fe feee 	bl	8004ab4 <HAL_I2C_AbortCpltCallback>
 8005cd8:	e015      	b.n	8005d06 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	695b      	ldr	r3, [r3, #20]
 8005ce0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ce4:	2b40      	cmp	r3, #64	; 0x40
 8005ce6:	d10b      	bne.n	8005d00 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	691a      	ldr	r2, [r3, #16]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf2:	b2d2      	uxtb	r2, r2
 8005cf4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cfa:	1c5a      	adds	r2, r3, #1
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f7fe fecd 	bl	8004aa0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d0a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	f003 0301 	and.w	r3, r3, #1
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d10e      	bne.n	8005d34 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d109      	bne.n	8005d34 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d104      	bne.n	8005d34 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d007      	beq.n	8005d44 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	685a      	ldr	r2, [r3, #4]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005d42:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d4a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d50:	f003 0304 	and.w	r3, r3, #4
 8005d54:	2b04      	cmp	r3, #4
 8005d56:	d113      	bne.n	8005d80 <I2C_ITError+0x254>
 8005d58:	7bfb      	ldrb	r3, [r7, #15]
 8005d5a:	2b28      	cmp	r3, #40	; 0x28
 8005d5c:	d110      	bne.n	8005d80 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	4a0a      	ldr	r2, [pc, #40]	; (8005d8c <I2C_ITError+0x260>)
 8005d62:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2200      	movs	r2, #0
 8005d68:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2220      	movs	r2, #32
 8005d6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2200      	movs	r2, #0
 8005d76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f7fe fe72 	bl	8004a64 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005d80:	bf00      	nop
 8005d82:	3710      	adds	r7, #16
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	08005e95 	.word	0x08005e95
 8005d8c:	ffff0000 	.word	0xffff0000

08005d90 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b088      	sub	sp, #32
 8005d94:	af02      	add	r7, sp, #8
 8005d96:	60f8      	str	r0, [r7, #12]
 8005d98:	607a      	str	r2, [r7, #4]
 8005d9a:	603b      	str	r3, [r7, #0]
 8005d9c:	460b      	mov	r3, r1
 8005d9e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005da4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	2b08      	cmp	r3, #8
 8005daa:	d006      	beq.n	8005dba <I2C_MasterRequestWrite+0x2a>
 8005dac:	697b      	ldr	r3, [r7, #20]
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d003      	beq.n	8005dba <I2C_MasterRequestWrite+0x2a>
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005db8:	d108      	bne.n	8005dcc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005dc8:	601a      	str	r2, [r3, #0]
 8005dca:	e00b      	b.n	8005de4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dd0:	2b12      	cmp	r3, #18
 8005dd2:	d107      	bne.n	8005de4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005de2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	9300      	str	r3, [sp, #0]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2200      	movs	r2, #0
 8005dec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005df0:	68f8      	ldr	r0, [r7, #12]
 8005df2:	f000 f8f7 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 8005df6:	4603      	mov	r3, r0
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d00d      	beq.n	8005e18 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e0a:	d103      	bne.n	8005e14 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e12:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005e14:	2303      	movs	r3, #3
 8005e16:	e035      	b.n	8005e84 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	691b      	ldr	r3, [r3, #16]
 8005e1c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005e20:	d108      	bne.n	8005e34 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005e22:	897b      	ldrh	r3, [r7, #10]
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	461a      	mov	r2, r3
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005e30:	611a      	str	r2, [r3, #16]
 8005e32:	e01b      	b.n	8005e6c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005e34:	897b      	ldrh	r3, [r7, #10]
 8005e36:	11db      	asrs	r3, r3, #7
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	f003 0306 	and.w	r3, r3, #6
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	f063 030f 	orn	r3, r3, #15
 8005e44:	b2da      	uxtb	r2, r3
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	490e      	ldr	r1, [pc, #56]	; (8005e8c <I2C_MasterRequestWrite+0xfc>)
 8005e52:	68f8      	ldr	r0, [r7, #12]
 8005e54:	f000 f91d 	bl	8006092 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d001      	beq.n	8005e62 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e010      	b.n	8005e84 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005e62:	897b      	ldrh	r3, [r7, #10]
 8005e64:	b2da      	uxtb	r2, r3
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	4907      	ldr	r1, [pc, #28]	; (8005e90 <I2C_MasterRequestWrite+0x100>)
 8005e72:	68f8      	ldr	r0, [r7, #12]
 8005e74:	f000 f90d 	bl	8006092 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d001      	beq.n	8005e82 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e000      	b.n	8005e84 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005e82:	2300      	movs	r3, #0
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3718      	adds	r7, #24
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}
 8005e8c:	00010008 	.word	0x00010008
 8005e90:	00010002 	.word	0x00010002

08005e94 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b086      	sub	sp, #24
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ea4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eac:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005eae:	4b4b      	ldr	r3, [pc, #300]	; (8005fdc <I2C_DMAAbort+0x148>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	08db      	lsrs	r3, r3, #3
 8005eb4:	4a4a      	ldr	r2, [pc, #296]	; (8005fe0 <I2C_DMAAbort+0x14c>)
 8005eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8005eba:	0a1a      	lsrs	r2, r3, #8
 8005ebc:	4613      	mov	r3, r2
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	4413      	add	r3, r2
 8005ec2:	00da      	lsls	r2, r3, #3
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d106      	bne.n	8005edc <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed2:	f043 0220 	orr.w	r2, r3, #32
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8005eda:	e00a      	b.n	8005ef2 <I2C_DMAAbort+0x5e>
    }
    count--;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	3b01      	subs	r3, #1
 8005ee0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005eec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ef0:	d0ea      	beq.n	8005ec8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d003      	beq.n	8005f02 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005efe:	2200      	movs	r2, #0
 8005f00:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d003      	beq.n	8005f12 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f0e:	2200      	movs	r2, #0
 8005f10:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f20:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	2200      	movs	r2, #0
 8005f26:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d003      	beq.n	8005f38 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f34:	2200      	movs	r2, #0
 8005f36:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d003      	beq.n	8005f48 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f44:	2200      	movs	r2, #0
 8005f46:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f022 0201 	bic.w	r2, r2, #1
 8005f56:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f5e:	b2db      	uxtb	r3, r3
 8005f60:	2b60      	cmp	r3, #96	; 0x60
 8005f62:	d10e      	bne.n	8005f82 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	2220      	movs	r2, #32
 8005f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	2200      	movs	r2, #0
 8005f78:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005f7a:	6978      	ldr	r0, [r7, #20]
 8005f7c:	f7fe fd9a 	bl	8004ab4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005f80:	e027      	b.n	8005fd2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005f82:	7cfb      	ldrb	r3, [r7, #19]
 8005f84:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005f88:	2b28      	cmp	r3, #40	; 0x28
 8005f8a:	d117      	bne.n	8005fbc <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f042 0201 	orr.w	r2, r2, #1
 8005f9a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005faa:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	2228      	movs	r2, #40	; 0x28
 8005fb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005fba:	e007      	b.n	8005fcc <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	2220      	movs	r2, #32
 8005fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005fcc:	6978      	ldr	r0, [r7, #20]
 8005fce:	f7fe fd67 	bl	8004aa0 <HAL_I2C_ErrorCallback>
}
 8005fd2:	bf00      	nop
 8005fd4:	3718      	adds	r7, #24
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
 8005fda:	bf00      	nop
 8005fdc:	20000004 	.word	0x20000004
 8005fe0:	14f8b589 	.word	0x14f8b589

08005fe4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b084      	sub	sp, #16
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	60f8      	str	r0, [r7, #12]
 8005fec:	60b9      	str	r1, [r7, #8]
 8005fee:	603b      	str	r3, [r7, #0]
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ff4:	e025      	b.n	8006042 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ffc:	d021      	beq.n	8006042 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ffe:	f7fc fb5d 	bl	80026bc <HAL_GetTick>
 8006002:	4602      	mov	r2, r0
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	1ad3      	subs	r3, r2, r3
 8006008:	683a      	ldr	r2, [r7, #0]
 800600a:	429a      	cmp	r2, r3
 800600c:	d302      	bcc.n	8006014 <I2C_WaitOnFlagUntilTimeout+0x30>
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d116      	bne.n	8006042 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2200      	movs	r2, #0
 8006018:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2220      	movs	r2, #32
 800601e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2200      	movs	r2, #0
 8006026:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800602e:	f043 0220 	orr.w	r2, r3, #32
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2200      	movs	r2, #0
 800603a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	e023      	b.n	800608a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	0c1b      	lsrs	r3, r3, #16
 8006046:	b2db      	uxtb	r3, r3
 8006048:	2b01      	cmp	r3, #1
 800604a:	d10d      	bne.n	8006068 <I2C_WaitOnFlagUntilTimeout+0x84>
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	695b      	ldr	r3, [r3, #20]
 8006052:	43da      	mvns	r2, r3
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	4013      	ands	r3, r2
 8006058:	b29b      	uxth	r3, r3
 800605a:	2b00      	cmp	r3, #0
 800605c:	bf0c      	ite	eq
 800605e:	2301      	moveq	r3, #1
 8006060:	2300      	movne	r3, #0
 8006062:	b2db      	uxtb	r3, r3
 8006064:	461a      	mov	r2, r3
 8006066:	e00c      	b.n	8006082 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	699b      	ldr	r3, [r3, #24]
 800606e:	43da      	mvns	r2, r3
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	4013      	ands	r3, r2
 8006074:	b29b      	uxth	r3, r3
 8006076:	2b00      	cmp	r3, #0
 8006078:	bf0c      	ite	eq
 800607a:	2301      	moveq	r3, #1
 800607c:	2300      	movne	r3, #0
 800607e:	b2db      	uxtb	r3, r3
 8006080:	461a      	mov	r2, r3
 8006082:	79fb      	ldrb	r3, [r7, #7]
 8006084:	429a      	cmp	r2, r3
 8006086:	d0b6      	beq.n	8005ff6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006088:	2300      	movs	r3, #0
}
 800608a:	4618      	mov	r0, r3
 800608c:	3710      	adds	r7, #16
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}

08006092 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006092:	b580      	push	{r7, lr}
 8006094:	b084      	sub	sp, #16
 8006096:	af00      	add	r7, sp, #0
 8006098:	60f8      	str	r0, [r7, #12]
 800609a:	60b9      	str	r1, [r7, #8]
 800609c:	607a      	str	r2, [r7, #4]
 800609e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80060a0:	e051      	b.n	8006146 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	695b      	ldr	r3, [r3, #20]
 80060a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060b0:	d123      	bne.n	80060fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060c0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80060ca:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	2200      	movs	r2, #0
 80060d0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2220      	movs	r2, #32
 80060d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2200      	movs	r2, #0
 80060de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060e6:	f043 0204 	orr.w	r2, r3, #4
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2200      	movs	r2, #0
 80060f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	e046      	b.n	8006188 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006100:	d021      	beq.n	8006146 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006102:	f7fc fadb 	bl	80026bc <HAL_GetTick>
 8006106:	4602      	mov	r2, r0
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	1ad3      	subs	r3, r2, r3
 800610c:	687a      	ldr	r2, [r7, #4]
 800610e:	429a      	cmp	r2, r3
 8006110:	d302      	bcc.n	8006118 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d116      	bne.n	8006146 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2200      	movs	r2, #0
 800611c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2220      	movs	r2, #32
 8006122:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2200      	movs	r2, #0
 800612a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006132:	f043 0220 	orr.w	r2, r3, #32
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e020      	b.n	8006188 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	0c1b      	lsrs	r3, r3, #16
 800614a:	b2db      	uxtb	r3, r3
 800614c:	2b01      	cmp	r3, #1
 800614e:	d10c      	bne.n	800616a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	695b      	ldr	r3, [r3, #20]
 8006156:	43da      	mvns	r2, r3
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	4013      	ands	r3, r2
 800615c:	b29b      	uxth	r3, r3
 800615e:	2b00      	cmp	r3, #0
 8006160:	bf14      	ite	ne
 8006162:	2301      	movne	r3, #1
 8006164:	2300      	moveq	r3, #0
 8006166:	b2db      	uxtb	r3, r3
 8006168:	e00b      	b.n	8006182 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	699b      	ldr	r3, [r3, #24]
 8006170:	43da      	mvns	r2, r3
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	4013      	ands	r3, r2
 8006176:	b29b      	uxth	r3, r3
 8006178:	2b00      	cmp	r3, #0
 800617a:	bf14      	ite	ne
 800617c:	2301      	movne	r3, #1
 800617e:	2300      	moveq	r3, #0
 8006180:	b2db      	uxtb	r3, r3
 8006182:	2b00      	cmp	r3, #0
 8006184:	d18d      	bne.n	80060a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006186:	2300      	movs	r3, #0
}
 8006188:	4618      	mov	r0, r3
 800618a:	3710      	adds	r7, #16
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}

08006190 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b084      	sub	sp, #16
 8006194:	af00      	add	r7, sp, #0
 8006196:	60f8      	str	r0, [r7, #12]
 8006198:	60b9      	str	r1, [r7, #8]
 800619a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800619c:	e02d      	b.n	80061fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800619e:	68f8      	ldr	r0, [r7, #12]
 80061a0:	f000 f8aa 	bl	80062f8 <I2C_IsAcknowledgeFailed>
 80061a4:	4603      	mov	r3, r0
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d001      	beq.n	80061ae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	e02d      	b.n	800620a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061b4:	d021      	beq.n	80061fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061b6:	f7fc fa81 	bl	80026bc <HAL_GetTick>
 80061ba:	4602      	mov	r2, r0
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	1ad3      	subs	r3, r2, r3
 80061c0:	68ba      	ldr	r2, [r7, #8]
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d302      	bcc.n	80061cc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d116      	bne.n	80061fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2200      	movs	r2, #0
 80061d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2220      	movs	r2, #32
 80061d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061e6:	f043 0220 	orr.w	r2, r3, #32
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2200      	movs	r2, #0
 80061f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	e007      	b.n	800620a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	695b      	ldr	r3, [r3, #20]
 8006200:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006204:	2b80      	cmp	r3, #128	; 0x80
 8006206:	d1ca      	bne.n	800619e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006208:	2300      	movs	r3, #0
}
 800620a:	4618      	mov	r0, r3
 800620c:	3710      	adds	r7, #16
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}

08006212 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006212:	b580      	push	{r7, lr}
 8006214:	b084      	sub	sp, #16
 8006216:	af00      	add	r7, sp, #0
 8006218:	60f8      	str	r0, [r7, #12]
 800621a:	60b9      	str	r1, [r7, #8]
 800621c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800621e:	e02d      	b.n	800627c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006220:	68f8      	ldr	r0, [r7, #12]
 8006222:	f000 f869 	bl	80062f8 <I2C_IsAcknowledgeFailed>
 8006226:	4603      	mov	r3, r0
 8006228:	2b00      	cmp	r3, #0
 800622a:	d001      	beq.n	8006230 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	e02d      	b.n	800628c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006236:	d021      	beq.n	800627c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006238:	f7fc fa40 	bl	80026bc <HAL_GetTick>
 800623c:	4602      	mov	r2, r0
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	1ad3      	subs	r3, r2, r3
 8006242:	68ba      	ldr	r2, [r7, #8]
 8006244:	429a      	cmp	r2, r3
 8006246:	d302      	bcc.n	800624e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d116      	bne.n	800627c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2200      	movs	r2, #0
 8006252:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2220      	movs	r2, #32
 8006258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2200      	movs	r2, #0
 8006260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006268:	f043 0220 	orr.w	r2, r3, #32
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2200      	movs	r2, #0
 8006274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	e007      	b.n	800628c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	695b      	ldr	r3, [r3, #20]
 8006282:	f003 0304 	and.w	r3, r3, #4
 8006286:	2b04      	cmp	r3, #4
 8006288:	d1ca      	bne.n	8006220 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800628a:	2300      	movs	r3, #0
}
 800628c:	4618      	mov	r0, r3
 800628e:	3710      	adds	r7, #16
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}

08006294 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006294:	b480      	push	{r7}
 8006296:	b085      	sub	sp, #20
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800629c:	2300      	movs	r3, #0
 800629e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80062a0:	4b13      	ldr	r3, [pc, #76]	; (80062f0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	08db      	lsrs	r3, r3, #3
 80062a6:	4a13      	ldr	r2, [pc, #76]	; (80062f4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80062a8:	fba2 2303 	umull	r2, r3, r2, r3
 80062ac:	0a1a      	lsrs	r2, r3, #8
 80062ae:	4613      	mov	r3, r2
 80062b0:	009b      	lsls	r3, r3, #2
 80062b2:	4413      	add	r3, r2
 80062b4:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	3b01      	subs	r3, #1
 80062ba:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d107      	bne.n	80062d2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062c6:	f043 0220 	orr.w	r2, r3, #32
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	e008      	b.n	80062e4 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062e0:	d0e9      	beq.n	80062b6 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80062e2:	2300      	movs	r3, #0
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3714      	adds	r7, #20
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr
 80062f0:	20000004 	.word	0x20000004
 80062f4:	14f8b589 	.word	0x14f8b589

080062f8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	695b      	ldr	r3, [r3, #20]
 8006306:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800630a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800630e:	d11b      	bne.n	8006348 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006318:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2200      	movs	r2, #0
 800631e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2220      	movs	r2, #32
 8006324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2200      	movs	r2, #0
 800632c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006334:	f043 0204 	orr.w	r2, r3, #4
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2200      	movs	r2, #0
 8006340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	e000      	b.n	800634a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006348:	2300      	movs	r3, #0
}
 800634a:	4618      	mov	r0, r3
 800634c:	370c      	adds	r7, #12
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr

08006356 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006356:	b480      	push	{r7}
 8006358:	b083      	sub	sp, #12
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006362:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006366:	d103      	bne.n	8006370 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2201      	movs	r2, #1
 800636c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800636e:	e007      	b.n	8006380 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006374:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006378:	d102      	bne.n	8006380 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2208      	movs	r2, #8
 800637e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006380:	bf00      	nop
 8006382:	370c      	adds	r7, #12
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr

0800638c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b084      	sub	sp, #16
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d101      	bne.n	80063a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800639c:	2301      	movs	r3, #1
 800639e:	e0cc      	b.n	800653a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80063a0:	4b68      	ldr	r3, [pc, #416]	; (8006544 <HAL_RCC_ClockConfig+0x1b8>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f003 030f 	and.w	r3, r3, #15
 80063a8:	683a      	ldr	r2, [r7, #0]
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d90c      	bls.n	80063c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063ae:	4b65      	ldr	r3, [pc, #404]	; (8006544 <HAL_RCC_ClockConfig+0x1b8>)
 80063b0:	683a      	ldr	r2, [r7, #0]
 80063b2:	b2d2      	uxtb	r2, r2
 80063b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063b6:	4b63      	ldr	r3, [pc, #396]	; (8006544 <HAL_RCC_ClockConfig+0x1b8>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f003 030f 	and.w	r3, r3, #15
 80063be:	683a      	ldr	r2, [r7, #0]
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d001      	beq.n	80063c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80063c4:	2301      	movs	r3, #1
 80063c6:	e0b8      	b.n	800653a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f003 0302 	and.w	r3, r3, #2
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d020      	beq.n	8006416 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f003 0304 	and.w	r3, r3, #4
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d005      	beq.n	80063ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80063e0:	4b59      	ldr	r3, [pc, #356]	; (8006548 <HAL_RCC_ClockConfig+0x1bc>)
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	4a58      	ldr	r2, [pc, #352]	; (8006548 <HAL_RCC_ClockConfig+0x1bc>)
 80063e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80063ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f003 0308 	and.w	r3, r3, #8
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d005      	beq.n	8006404 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80063f8:	4b53      	ldr	r3, [pc, #332]	; (8006548 <HAL_RCC_ClockConfig+0x1bc>)
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	4a52      	ldr	r2, [pc, #328]	; (8006548 <HAL_RCC_ClockConfig+0x1bc>)
 80063fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006402:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006404:	4b50      	ldr	r3, [pc, #320]	; (8006548 <HAL_RCC_ClockConfig+0x1bc>)
 8006406:	689b      	ldr	r3, [r3, #8]
 8006408:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	494d      	ldr	r1, [pc, #308]	; (8006548 <HAL_RCC_ClockConfig+0x1bc>)
 8006412:	4313      	orrs	r3, r2
 8006414:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f003 0301 	and.w	r3, r3, #1
 800641e:	2b00      	cmp	r3, #0
 8006420:	d044      	beq.n	80064ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	2b01      	cmp	r3, #1
 8006428:	d107      	bne.n	800643a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800642a:	4b47      	ldr	r3, [pc, #284]	; (8006548 <HAL_RCC_ClockConfig+0x1bc>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006432:	2b00      	cmp	r3, #0
 8006434:	d119      	bne.n	800646a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e07f      	b.n	800653a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	2b02      	cmp	r3, #2
 8006440:	d003      	beq.n	800644a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006446:	2b03      	cmp	r3, #3
 8006448:	d107      	bne.n	800645a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800644a:	4b3f      	ldr	r3, [pc, #252]	; (8006548 <HAL_RCC_ClockConfig+0x1bc>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006452:	2b00      	cmp	r3, #0
 8006454:	d109      	bne.n	800646a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	e06f      	b.n	800653a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800645a:	4b3b      	ldr	r3, [pc, #236]	; (8006548 <HAL_RCC_ClockConfig+0x1bc>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f003 0302 	and.w	r3, r3, #2
 8006462:	2b00      	cmp	r3, #0
 8006464:	d101      	bne.n	800646a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	e067      	b.n	800653a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800646a:	4b37      	ldr	r3, [pc, #220]	; (8006548 <HAL_RCC_ClockConfig+0x1bc>)
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	f023 0203 	bic.w	r2, r3, #3
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	685b      	ldr	r3, [r3, #4]
 8006476:	4934      	ldr	r1, [pc, #208]	; (8006548 <HAL_RCC_ClockConfig+0x1bc>)
 8006478:	4313      	orrs	r3, r2
 800647a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800647c:	f7fc f91e 	bl	80026bc <HAL_GetTick>
 8006480:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006482:	e00a      	b.n	800649a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006484:	f7fc f91a 	bl	80026bc <HAL_GetTick>
 8006488:	4602      	mov	r2, r0
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	1ad3      	subs	r3, r2, r3
 800648e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006492:	4293      	cmp	r3, r2
 8006494:	d901      	bls.n	800649a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006496:	2303      	movs	r3, #3
 8006498:	e04f      	b.n	800653a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800649a:	4b2b      	ldr	r3, [pc, #172]	; (8006548 <HAL_RCC_ClockConfig+0x1bc>)
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	f003 020c 	and.w	r2, r3, #12
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	009b      	lsls	r3, r3, #2
 80064a8:	429a      	cmp	r2, r3
 80064aa:	d1eb      	bne.n	8006484 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80064ac:	4b25      	ldr	r3, [pc, #148]	; (8006544 <HAL_RCC_ClockConfig+0x1b8>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 030f 	and.w	r3, r3, #15
 80064b4:	683a      	ldr	r2, [r7, #0]
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d20c      	bcs.n	80064d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064ba:	4b22      	ldr	r3, [pc, #136]	; (8006544 <HAL_RCC_ClockConfig+0x1b8>)
 80064bc:	683a      	ldr	r2, [r7, #0]
 80064be:	b2d2      	uxtb	r2, r2
 80064c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80064c2:	4b20      	ldr	r3, [pc, #128]	; (8006544 <HAL_RCC_ClockConfig+0x1b8>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f003 030f 	and.w	r3, r3, #15
 80064ca:	683a      	ldr	r2, [r7, #0]
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d001      	beq.n	80064d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	e032      	b.n	800653a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f003 0304 	and.w	r3, r3, #4
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d008      	beq.n	80064f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064e0:	4b19      	ldr	r3, [pc, #100]	; (8006548 <HAL_RCC_ClockConfig+0x1bc>)
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	4916      	ldr	r1, [pc, #88]	; (8006548 <HAL_RCC_ClockConfig+0x1bc>)
 80064ee:	4313      	orrs	r3, r2
 80064f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f003 0308 	and.w	r3, r3, #8
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d009      	beq.n	8006512 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80064fe:	4b12      	ldr	r3, [pc, #72]	; (8006548 <HAL_RCC_ClockConfig+0x1bc>)
 8006500:	689b      	ldr	r3, [r3, #8]
 8006502:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	691b      	ldr	r3, [r3, #16]
 800650a:	00db      	lsls	r3, r3, #3
 800650c:	490e      	ldr	r1, [pc, #56]	; (8006548 <HAL_RCC_ClockConfig+0x1bc>)
 800650e:	4313      	orrs	r3, r2
 8006510:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006512:	f000 fbb1 	bl	8006c78 <HAL_RCC_GetSysClockFreq>
 8006516:	4602      	mov	r2, r0
 8006518:	4b0b      	ldr	r3, [pc, #44]	; (8006548 <HAL_RCC_ClockConfig+0x1bc>)
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	091b      	lsrs	r3, r3, #4
 800651e:	f003 030f 	and.w	r3, r3, #15
 8006522:	490a      	ldr	r1, [pc, #40]	; (800654c <HAL_RCC_ClockConfig+0x1c0>)
 8006524:	5ccb      	ldrb	r3, [r1, r3]
 8006526:	fa22 f303 	lsr.w	r3, r2, r3
 800652a:	4a09      	ldr	r2, [pc, #36]	; (8006550 <HAL_RCC_ClockConfig+0x1c4>)
 800652c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800652e:	4b09      	ldr	r3, [pc, #36]	; (8006554 <HAL_RCC_ClockConfig+0x1c8>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4618      	mov	r0, r3
 8006534:	f7fb ff18 	bl	8002368 <HAL_InitTick>

  return HAL_OK;
 8006538:	2300      	movs	r3, #0
}
 800653a:	4618      	mov	r0, r3
 800653c:	3710      	adds	r7, #16
 800653e:	46bd      	mov	sp, r7
 8006540:	bd80      	pop	{r7, pc}
 8006542:	bf00      	nop
 8006544:	40023c00 	.word	0x40023c00
 8006548:	40023800 	.word	0x40023800
 800654c:	08014348 	.word	0x08014348
 8006550:	20000004 	.word	0x20000004
 8006554:	20000008 	.word	0x20000008

08006558 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006558:	b480      	push	{r7}
 800655a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800655c:	4b03      	ldr	r3, [pc, #12]	; (800656c <HAL_RCC_GetHCLKFreq+0x14>)
 800655e:	681b      	ldr	r3, [r3, #0]
}
 8006560:	4618      	mov	r0, r3
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	20000004 	.word	0x20000004

08006570 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006574:	f7ff fff0 	bl	8006558 <HAL_RCC_GetHCLKFreq>
 8006578:	4602      	mov	r2, r0
 800657a:	4b05      	ldr	r3, [pc, #20]	; (8006590 <HAL_RCC_GetPCLK1Freq+0x20>)
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	0a9b      	lsrs	r3, r3, #10
 8006580:	f003 0307 	and.w	r3, r3, #7
 8006584:	4903      	ldr	r1, [pc, #12]	; (8006594 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006586:	5ccb      	ldrb	r3, [r1, r3]
 8006588:	fa22 f303 	lsr.w	r3, r2, r3
}
 800658c:	4618      	mov	r0, r3
 800658e:	bd80      	pop	{r7, pc}
 8006590:	40023800 	.word	0x40023800
 8006594:	08014358 	.word	0x08014358

08006598 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800659c:	f7ff ffdc 	bl	8006558 <HAL_RCC_GetHCLKFreq>
 80065a0:	4602      	mov	r2, r0
 80065a2:	4b05      	ldr	r3, [pc, #20]	; (80065b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	0b5b      	lsrs	r3, r3, #13
 80065a8:	f003 0307 	and.w	r3, r3, #7
 80065ac:	4903      	ldr	r1, [pc, #12]	; (80065bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80065ae:	5ccb      	ldrb	r3, [r1, r3]
 80065b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	bd80      	pop	{r7, pc}
 80065b8:	40023800 	.word	0x40023800
 80065bc:	08014358 	.word	0x08014358

080065c0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b083      	sub	sp, #12
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
 80065c8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	220f      	movs	r2, #15
 80065ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80065d0:	4b12      	ldr	r3, [pc, #72]	; (800661c <HAL_RCC_GetClockConfig+0x5c>)
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	f003 0203 	and.w	r2, r3, #3
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80065dc:	4b0f      	ldr	r3, [pc, #60]	; (800661c <HAL_RCC_GetClockConfig+0x5c>)
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80065e8:	4b0c      	ldr	r3, [pc, #48]	; (800661c <HAL_RCC_GetClockConfig+0x5c>)
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80065f4:	4b09      	ldr	r3, [pc, #36]	; (800661c <HAL_RCC_GetClockConfig+0x5c>)
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	08db      	lsrs	r3, r3, #3
 80065fa:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006602:	4b07      	ldr	r3, [pc, #28]	; (8006620 <HAL_RCC_GetClockConfig+0x60>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 020f 	and.w	r2, r3, #15
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	601a      	str	r2, [r3, #0]
}
 800660e:	bf00      	nop
 8006610:	370c      	adds	r7, #12
 8006612:	46bd      	mov	sp, r7
 8006614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006618:	4770      	bx	lr
 800661a:	bf00      	nop
 800661c:	40023800 	.word	0x40023800
 8006620:	40023c00 	.word	0x40023c00

08006624 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b08c      	sub	sp, #48	; 0x30
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800662c:	2300      	movs	r3, #0
 800662e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8006630:	2300      	movs	r3, #0
 8006632:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8006634:	2300      	movs	r3, #0
 8006636:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8006638:	2300      	movs	r3, #0
 800663a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 800663c:	2300      	movs	r3, #0
 800663e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8006640:	2300      	movs	r3, #0
 8006642:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8006644:	2300      	movs	r3, #0
 8006646:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8006648:	2300      	movs	r3, #0
 800664a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 800664c:	2300      	movs	r3, #0
 800664e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f003 0301 	and.w	r3, r3, #1
 8006658:	2b00      	cmp	r3, #0
 800665a:	d010      	beq.n	800667e <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800665c:	4b6f      	ldr	r3, [pc, #444]	; (800681c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800665e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006662:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800666a:	496c      	ldr	r1, [pc, #432]	; (800681c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800666c:	4313      	orrs	r3, r2
 800666e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006676:	2b00      	cmp	r3, #0
 8006678:	d101      	bne.n	800667e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800667a:	2301      	movs	r3, #1
 800667c:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f003 0302 	and.w	r3, r3, #2
 8006686:	2b00      	cmp	r3, #0
 8006688:	d010      	beq.n	80066ac <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800668a:	4b64      	ldr	r3, [pc, #400]	; (800681c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800668c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006690:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006698:	4960      	ldr	r1, [pc, #384]	; (800681c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800669a:	4313      	orrs	r3, r2
 800669c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d101      	bne.n	80066ac <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80066a8:	2301      	movs	r3, #1
 80066aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f003 0304 	and.w	r3, r3, #4
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d017      	beq.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80066b8:	4b58      	ldr	r3, [pc, #352]	; (800681c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80066ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80066be:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066c6:	4955      	ldr	r1, [pc, #340]	; (800681c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80066c8:	4313      	orrs	r3, r2
 80066ca:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80066d6:	d101      	bne.n	80066dc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80066d8:	2301      	movs	r3, #1
 80066da:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d101      	bne.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80066e4:	2301      	movs	r3, #1
 80066e6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f003 0308 	and.w	r3, r3, #8
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d017      	beq.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80066f4:	4b49      	ldr	r3, [pc, #292]	; (800681c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80066f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80066fa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006702:	4946      	ldr	r1, [pc, #280]	; (800681c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006704:	4313      	orrs	r3, r2
 8006706:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800670e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006712:	d101      	bne.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8006714:	2301      	movs	r3, #1
 8006716:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800671c:	2b00      	cmp	r3, #0
 800671e:	d101      	bne.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8006720:	2301      	movs	r3, #1
 8006722:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f003 0320 	and.w	r3, r3, #32
 800672c:	2b00      	cmp	r3, #0
 800672e:	f000 808a 	beq.w	8006846 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006732:	2300      	movs	r3, #0
 8006734:	60bb      	str	r3, [r7, #8]
 8006736:	4b39      	ldr	r3, [pc, #228]	; (800681c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800673a:	4a38      	ldr	r2, [pc, #224]	; (800681c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800673c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006740:	6413      	str	r3, [r2, #64]	; 0x40
 8006742:	4b36      	ldr	r3, [pc, #216]	; (800681c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006746:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800674a:	60bb      	str	r3, [r7, #8]
 800674c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800674e:	4b34      	ldr	r3, [pc, #208]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a33      	ldr	r2, [pc, #204]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8006754:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006758:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800675a:	f7fb ffaf 	bl	80026bc <HAL_GetTick>
 800675e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006760:	e008      	b.n	8006774 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006762:	f7fb ffab 	bl	80026bc <HAL_GetTick>
 8006766:	4602      	mov	r2, r0
 8006768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800676a:	1ad3      	subs	r3, r2, r3
 800676c:	2b02      	cmp	r3, #2
 800676e:	d901      	bls.n	8006774 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8006770:	2303      	movs	r3, #3
 8006772:	e278      	b.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006774:	4b2a      	ldr	r3, [pc, #168]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800677c:	2b00      	cmp	r3, #0
 800677e:	d0f0      	beq.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006780:	4b26      	ldr	r3, [pc, #152]	; (800681c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006784:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006788:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800678a:	6a3b      	ldr	r3, [r7, #32]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d02f      	beq.n	80067f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006794:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006798:	6a3a      	ldr	r2, [r7, #32]
 800679a:	429a      	cmp	r2, r3
 800679c:	d028      	beq.n	80067f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800679e:	4b1f      	ldr	r3, [pc, #124]	; (800681c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80067a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067a6:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80067a8:	4b1e      	ldr	r3, [pc, #120]	; (8006824 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80067aa:	2201      	movs	r2, #1
 80067ac:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80067ae:	4b1d      	ldr	r3, [pc, #116]	; (8006824 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80067b0:	2200      	movs	r2, #0
 80067b2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80067b4:	4a19      	ldr	r2, [pc, #100]	; (800681c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80067b6:	6a3b      	ldr	r3, [r7, #32]
 80067b8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80067ba:	4b18      	ldr	r3, [pc, #96]	; (800681c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80067bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067be:	f003 0301 	and.w	r3, r3, #1
 80067c2:	2b01      	cmp	r3, #1
 80067c4:	d114      	bne.n	80067f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80067c6:	f7fb ff79 	bl	80026bc <HAL_GetTick>
 80067ca:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067cc:	e00a      	b.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067ce:	f7fb ff75 	bl	80026bc <HAL_GetTick>
 80067d2:	4602      	mov	r2, r0
 80067d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067d6:	1ad3      	subs	r3, r2, r3
 80067d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80067dc:	4293      	cmp	r3, r2
 80067de:	d901      	bls.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80067e0:	2303      	movs	r3, #3
 80067e2:	e240      	b.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067e4:	4b0d      	ldr	r3, [pc, #52]	; (800681c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80067e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067e8:	f003 0302 	and.w	r3, r3, #2
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d0ee      	beq.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80067fc:	d114      	bne.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80067fe:	4b07      	ldr	r3, [pc, #28]	; (800681c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800680a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800680e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006812:	4902      	ldr	r1, [pc, #8]	; (800681c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006814:	4313      	orrs	r3, r2
 8006816:	608b      	str	r3, [r1, #8]
 8006818:	e00c      	b.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800681a:	bf00      	nop
 800681c:	40023800 	.word	0x40023800
 8006820:	40007000 	.word	0x40007000
 8006824:	42470e40 	.word	0x42470e40
 8006828:	4b4a      	ldr	r3, [pc, #296]	; (8006954 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	4a49      	ldr	r2, [pc, #292]	; (8006954 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800682e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006832:	6093      	str	r3, [r2, #8]
 8006834:	4b47      	ldr	r3, [pc, #284]	; (8006954 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006836:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800683c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006840:	4944      	ldr	r1, [pc, #272]	; (8006954 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006842:	4313      	orrs	r3, r2
 8006844:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f003 0310 	and.w	r3, r3, #16
 800684e:	2b00      	cmp	r3, #0
 8006850:	d004      	beq.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8006858:	4b3f      	ldr	r3, [pc, #252]	; (8006958 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800685a:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006864:	2b00      	cmp	r3, #0
 8006866:	d00a      	beq.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8006868:	4b3a      	ldr	r3, [pc, #232]	; (8006954 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800686a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800686e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006876:	4937      	ldr	r1, [pc, #220]	; (8006954 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006878:	4313      	orrs	r3, r2
 800687a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006886:	2b00      	cmp	r3, #0
 8006888:	d00a      	beq.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800688a:	4b32      	ldr	r3, [pc, #200]	; (8006954 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800688c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006890:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006898:	492e      	ldr	r1, [pc, #184]	; (8006954 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800689a:	4313      	orrs	r3, r2
 800689c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d011      	beq.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80068ac:	4b29      	ldr	r3, [pc, #164]	; (8006954 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80068ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80068b2:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068ba:	4926      	ldr	r1, [pc, #152]	; (8006954 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80068bc:	4313      	orrs	r3, r2
 80068be:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80068ca:	d101      	bne.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80068cc:	2301      	movs	r3, #1
 80068ce:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d00a      	beq.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80068dc:	4b1d      	ldr	r3, [pc, #116]	; (8006954 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80068de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80068e2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068ea:	491a      	ldr	r1, [pc, #104]	; (8006954 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80068ec:	4313      	orrs	r3, r2
 80068ee:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d011      	beq.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80068fe:	4b15      	ldr	r3, [pc, #84]	; (8006954 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006900:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006904:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800690c:	4911      	ldr	r1, [pc, #68]	; (8006954 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800690e:	4313      	orrs	r3, r2
 8006910:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006918:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800691c:	d101      	bne.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800691e:	2301      	movs	r3, #1
 8006920:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006924:	2b01      	cmp	r3, #1
 8006926:	d005      	beq.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006930:	f040 80ff 	bne.w	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006934:	4b09      	ldr	r3, [pc, #36]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006936:	2200      	movs	r2, #0
 8006938:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800693a:	f7fb febf 	bl	80026bc <HAL_GetTick>
 800693e:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006940:	e00e      	b.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006942:	f7fb febb 	bl	80026bc <HAL_GetTick>
 8006946:	4602      	mov	r2, r0
 8006948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800694a:	1ad3      	subs	r3, r2, r3
 800694c:	2b02      	cmp	r3, #2
 800694e:	d907      	bls.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006950:	2303      	movs	r3, #3
 8006952:	e188      	b.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8006954:	40023800 	.word	0x40023800
 8006958:	424711e0 	.word	0x424711e0
 800695c:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006960:	4b7e      	ldr	r3, [pc, #504]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006968:	2b00      	cmp	r3, #0
 800696a:	d1ea      	bne.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f003 0301 	and.w	r3, r3, #1
 8006974:	2b00      	cmp	r3, #0
 8006976:	d003      	beq.n	8006980 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800697c:	2b00      	cmp	r3, #0
 800697e:	d009      	beq.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8006988:	2b00      	cmp	r3, #0
 800698a:	d028      	beq.n	80069de <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006990:	2b00      	cmp	r3, #0
 8006992:	d124      	bne.n	80069de <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8006994:	4b71      	ldr	r3, [pc, #452]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006996:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800699a:	0c1b      	lsrs	r3, r3, #16
 800699c:	f003 0303 	and.w	r3, r3, #3
 80069a0:	3301      	adds	r3, #1
 80069a2:	005b      	lsls	r3, r3, #1
 80069a4:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80069a6:	4b6d      	ldr	r3, [pc, #436]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80069a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80069ac:	0e1b      	lsrs	r3, r3, #24
 80069ae:	f003 030f 	and.w	r3, r3, #15
 80069b2:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	685a      	ldr	r2, [r3, #4]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	689b      	ldr	r3, [r3, #8]
 80069bc:	019b      	lsls	r3, r3, #6
 80069be:	431a      	orrs	r2, r3
 80069c0:	69fb      	ldr	r3, [r7, #28]
 80069c2:	085b      	lsrs	r3, r3, #1
 80069c4:	3b01      	subs	r3, #1
 80069c6:	041b      	lsls	r3, r3, #16
 80069c8:	431a      	orrs	r2, r3
 80069ca:	69bb      	ldr	r3, [r7, #24]
 80069cc:	061b      	lsls	r3, r3, #24
 80069ce:	431a      	orrs	r2, r3
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	695b      	ldr	r3, [r3, #20]
 80069d4:	071b      	lsls	r3, r3, #28
 80069d6:	4961      	ldr	r1, [pc, #388]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80069d8:	4313      	orrs	r3, r2
 80069da:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f003 0304 	and.w	r3, r3, #4
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d004      	beq.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80069f2:	d00a      	beq.n	8006a0a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d035      	beq.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a08:	d130      	bne.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8006a0a:	4b54      	ldr	r3, [pc, #336]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006a0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006a10:	0c1b      	lsrs	r3, r3, #16
 8006a12:	f003 0303 	and.w	r3, r3, #3
 8006a16:	3301      	adds	r3, #1
 8006a18:	005b      	lsls	r3, r3, #1
 8006a1a:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006a1c:	4b4f      	ldr	r3, [pc, #316]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006a1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006a22:	0f1b      	lsrs	r3, r3, #28
 8006a24:	f003 0307 	and.w	r3, r3, #7
 8006a28:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	685a      	ldr	r2, [r3, #4]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	019b      	lsls	r3, r3, #6
 8006a34:	431a      	orrs	r2, r3
 8006a36:	69fb      	ldr	r3, [r7, #28]
 8006a38:	085b      	lsrs	r3, r3, #1
 8006a3a:	3b01      	subs	r3, #1
 8006a3c:	041b      	lsls	r3, r3, #16
 8006a3e:	431a      	orrs	r2, r3
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	691b      	ldr	r3, [r3, #16]
 8006a44:	061b      	lsls	r3, r3, #24
 8006a46:	431a      	orrs	r2, r3
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	071b      	lsls	r3, r3, #28
 8006a4c:	4943      	ldr	r1, [pc, #268]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006a54:	4b41      	ldr	r3, [pc, #260]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006a56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006a5a:	f023 021f 	bic.w	r2, r3, #31
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a62:	3b01      	subs	r3, #1
 8006a64:	493d      	ldr	r1, [pc, #244]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006a66:	4313      	orrs	r3, r2
 8006a68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d029      	beq.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006a80:	d124      	bne.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8006a82:	4b36      	ldr	r3, [pc, #216]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006a84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006a88:	0c1b      	lsrs	r3, r3, #16
 8006a8a:	f003 0303 	and.w	r3, r3, #3
 8006a8e:	3301      	adds	r3, #1
 8006a90:	005b      	lsls	r3, r3, #1
 8006a92:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006a94:	4b31      	ldr	r3, [pc, #196]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006a96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006a9a:	0f1b      	lsrs	r3, r3, #28
 8006a9c:	f003 0307 	and.w	r3, r3, #7
 8006aa0:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	685a      	ldr	r2, [r3, #4]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	019b      	lsls	r3, r3, #6
 8006aac:	431a      	orrs	r2, r3
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	68db      	ldr	r3, [r3, #12]
 8006ab2:	085b      	lsrs	r3, r3, #1
 8006ab4:	3b01      	subs	r3, #1
 8006ab6:	041b      	lsls	r3, r3, #16
 8006ab8:	431a      	orrs	r2, r3
 8006aba:	69bb      	ldr	r3, [r7, #24]
 8006abc:	061b      	lsls	r3, r3, #24
 8006abe:	431a      	orrs	r2, r3
 8006ac0:	697b      	ldr	r3, [r7, #20]
 8006ac2:	071b      	lsls	r3, r3, #28
 8006ac4:	4925      	ldr	r1, [pc, #148]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d016      	beq.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	685a      	ldr	r2, [r3, #4]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	019b      	lsls	r3, r3, #6
 8006ae2:	431a      	orrs	r2, r3
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	68db      	ldr	r3, [r3, #12]
 8006ae8:	085b      	lsrs	r3, r3, #1
 8006aea:	3b01      	subs	r3, #1
 8006aec:	041b      	lsls	r3, r3, #16
 8006aee:	431a      	orrs	r2, r3
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	691b      	ldr	r3, [r3, #16]
 8006af4:	061b      	lsls	r3, r3, #24
 8006af6:	431a      	orrs	r2, r3
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	695b      	ldr	r3, [r3, #20]
 8006afc:	071b      	lsls	r3, r3, #28
 8006afe:	4917      	ldr	r1, [pc, #92]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006b00:	4313      	orrs	r3, r2
 8006b02:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006b06:	4b16      	ldr	r3, [pc, #88]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8006b08:	2201      	movs	r2, #1
 8006b0a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006b0c:	f7fb fdd6 	bl	80026bc <HAL_GetTick>
 8006b10:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006b12:	e008      	b.n	8006b26 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006b14:	f7fb fdd2 	bl	80026bc <HAL_GetTick>
 8006b18:	4602      	mov	r2, r0
 8006b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b1c:	1ad3      	subs	r3, r2, r3
 8006b1e:	2b02      	cmp	r3, #2
 8006b20:	d901      	bls.n	8006b26 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b22:	2303      	movs	r3, #3
 8006b24:	e09f      	b.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006b26:	4b0d      	ldr	r3, [pc, #52]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d0f0      	beq.n	8006b14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8006b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	f040 8095 	bne.w	8006c64 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006b3a:	4b0a      	ldr	r3, [pc, #40]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006b40:	f7fb fdbc 	bl	80026bc <HAL_GetTick>
 8006b44:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006b46:	e00f      	b.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006b48:	f7fb fdb8 	bl	80026bc <HAL_GetTick>
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b50:	1ad3      	subs	r3, r2, r3
 8006b52:	2b02      	cmp	r3, #2
 8006b54:	d908      	bls.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b56:	2303      	movs	r3, #3
 8006b58:	e085      	b.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8006b5a:	bf00      	nop
 8006b5c:	40023800 	.word	0x40023800
 8006b60:	42470068 	.word	0x42470068
 8006b64:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006b68:	4b41      	ldr	r3, [pc, #260]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006b70:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006b74:	d0e8      	beq.n	8006b48 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f003 0304 	and.w	r3, r3, #4
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d003      	beq.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0x566>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d009      	beq.n	8006b9e <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d02b      	beq.n	8006bee <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d127      	bne.n	8006bee <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8006b9e:	4b34      	ldr	r3, [pc, #208]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006ba0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ba4:	0c1b      	lsrs	r3, r3, #16
 8006ba6:	f003 0303 	and.w	r3, r3, #3
 8006baa:	3301      	adds	r3, #1
 8006bac:	005b      	lsls	r3, r3, #1
 8006bae:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	699a      	ldr	r2, [r3, #24]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	69db      	ldr	r3, [r3, #28]
 8006bb8:	019b      	lsls	r3, r3, #6
 8006bba:	431a      	orrs	r2, r3
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	085b      	lsrs	r3, r3, #1
 8006bc0:	3b01      	subs	r3, #1
 8006bc2:	041b      	lsls	r3, r3, #16
 8006bc4:	431a      	orrs	r2, r3
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bca:	061b      	lsls	r3, r3, #24
 8006bcc:	4928      	ldr	r1, [pc, #160]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006bd4:	4b26      	ldr	r3, [pc, #152]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006bd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006bda:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006be2:	3b01      	subs	r3, #1
 8006be4:	021b      	lsls	r3, r3, #8
 8006be6:	4922      	ldr	r1, [pc, #136]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006be8:	4313      	orrs	r3, r2
 8006bea:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d01d      	beq.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0x612>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bfe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006c02:	d118      	bne.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006c04:	4b1a      	ldr	r3, [pc, #104]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c0a:	0e1b      	lsrs	r3, r3, #24
 8006c0c:	f003 030f 	and.w	r3, r3, #15
 8006c10:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	699a      	ldr	r2, [r3, #24]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	69db      	ldr	r3, [r3, #28]
 8006c1a:	019b      	lsls	r3, r3, #6
 8006c1c:	431a      	orrs	r2, r3
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6a1b      	ldr	r3, [r3, #32]
 8006c22:	085b      	lsrs	r3, r3, #1
 8006c24:	3b01      	subs	r3, #1
 8006c26:	041b      	lsls	r3, r3, #16
 8006c28:	431a      	orrs	r2, r3
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	061b      	lsls	r3, r3, #24
 8006c2e:	4910      	ldr	r1, [pc, #64]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006c30:	4313      	orrs	r3, r2
 8006c32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006c36:	4b0f      	ldr	r3, [pc, #60]	; (8006c74 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8006c38:	2201      	movs	r2, #1
 8006c3a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006c3c:	f7fb fd3e 	bl	80026bc <HAL_GetTick>
 8006c40:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006c42:	e008      	b.n	8006c56 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006c44:	f7fb fd3a 	bl	80026bc <HAL_GetTick>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4c:	1ad3      	subs	r3, r2, r3
 8006c4e:	2b02      	cmp	r3, #2
 8006c50:	d901      	bls.n	8006c56 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c52:	2303      	movs	r3, #3
 8006c54:	e007      	b.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006c56:	4b06      	ldr	r3, [pc, #24]	; (8006c70 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006c5e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006c62:	d1ef      	bne.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8006c64:	2300      	movs	r3, #0
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	3730      	adds	r7, #48	; 0x30
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd80      	pop	{r7, pc}
 8006c6e:	bf00      	nop
 8006c70:	40023800 	.word	0x40023800
 8006c74:	42470070 	.word	0x42470070

08006c78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c7c:	b0ae      	sub	sp, #184	; 0xb8
 8006c7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006c80:	2300      	movs	r3, #0
 8006c82:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8006c86:	2300      	movs	r3, #0
 8006c88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8006c92:	2300      	movs	r3, #0
 8006c94:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c9e:	4bcb      	ldr	r3, [pc, #812]	; (8006fcc <HAL_RCC_GetSysClockFreq+0x354>)
 8006ca0:	689b      	ldr	r3, [r3, #8]
 8006ca2:	f003 030c 	and.w	r3, r3, #12
 8006ca6:	2b0c      	cmp	r3, #12
 8006ca8:	f200 8206 	bhi.w	80070b8 <HAL_RCC_GetSysClockFreq+0x440>
 8006cac:	a201      	add	r2, pc, #4	; (adr r2, 8006cb4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8006cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cb2:	bf00      	nop
 8006cb4:	08006ce9 	.word	0x08006ce9
 8006cb8:	080070b9 	.word	0x080070b9
 8006cbc:	080070b9 	.word	0x080070b9
 8006cc0:	080070b9 	.word	0x080070b9
 8006cc4:	08006cf1 	.word	0x08006cf1
 8006cc8:	080070b9 	.word	0x080070b9
 8006ccc:	080070b9 	.word	0x080070b9
 8006cd0:	080070b9 	.word	0x080070b9
 8006cd4:	08006cf9 	.word	0x08006cf9
 8006cd8:	080070b9 	.word	0x080070b9
 8006cdc:	080070b9 	.word	0x080070b9
 8006ce0:	080070b9 	.word	0x080070b9
 8006ce4:	08006ee9 	.word	0x08006ee9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ce8:	4bb9      	ldr	r3, [pc, #740]	; (8006fd0 <HAL_RCC_GetSysClockFreq+0x358>)
 8006cea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8006cee:	e1e7      	b.n	80070c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006cf0:	4bb8      	ldr	r3, [pc, #736]	; (8006fd4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8006cf2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006cf6:	e1e3      	b.n	80070c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006cf8:	4bb4      	ldr	r3, [pc, #720]	; (8006fcc <HAL_RCC_GetSysClockFreq+0x354>)
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006d00:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006d04:	4bb1      	ldr	r3, [pc, #708]	; (8006fcc <HAL_RCC_GetSysClockFreq+0x354>)
 8006d06:	685b      	ldr	r3, [r3, #4]
 8006d08:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d071      	beq.n	8006df4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d10:	4bae      	ldr	r3, [pc, #696]	; (8006fcc <HAL_RCC_GetSysClockFreq+0x354>)
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	099b      	lsrs	r3, r3, #6
 8006d16:	2200      	movs	r2, #0
 8006d18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006d1c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8006d20:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006d24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d28:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006d32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006d36:	4622      	mov	r2, r4
 8006d38:	462b      	mov	r3, r5
 8006d3a:	f04f 0000 	mov.w	r0, #0
 8006d3e:	f04f 0100 	mov.w	r1, #0
 8006d42:	0159      	lsls	r1, r3, #5
 8006d44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d48:	0150      	lsls	r0, r2, #5
 8006d4a:	4602      	mov	r2, r0
 8006d4c:	460b      	mov	r3, r1
 8006d4e:	4621      	mov	r1, r4
 8006d50:	1a51      	subs	r1, r2, r1
 8006d52:	6439      	str	r1, [r7, #64]	; 0x40
 8006d54:	4629      	mov	r1, r5
 8006d56:	eb63 0301 	sbc.w	r3, r3, r1
 8006d5a:	647b      	str	r3, [r7, #68]	; 0x44
 8006d5c:	f04f 0200 	mov.w	r2, #0
 8006d60:	f04f 0300 	mov.w	r3, #0
 8006d64:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8006d68:	4649      	mov	r1, r9
 8006d6a:	018b      	lsls	r3, r1, #6
 8006d6c:	4641      	mov	r1, r8
 8006d6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006d72:	4641      	mov	r1, r8
 8006d74:	018a      	lsls	r2, r1, #6
 8006d76:	4641      	mov	r1, r8
 8006d78:	1a51      	subs	r1, r2, r1
 8006d7a:	63b9      	str	r1, [r7, #56]	; 0x38
 8006d7c:	4649      	mov	r1, r9
 8006d7e:	eb63 0301 	sbc.w	r3, r3, r1
 8006d82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d84:	f04f 0200 	mov.w	r2, #0
 8006d88:	f04f 0300 	mov.w	r3, #0
 8006d8c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8006d90:	4649      	mov	r1, r9
 8006d92:	00cb      	lsls	r3, r1, #3
 8006d94:	4641      	mov	r1, r8
 8006d96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d9a:	4641      	mov	r1, r8
 8006d9c:	00ca      	lsls	r2, r1, #3
 8006d9e:	4610      	mov	r0, r2
 8006da0:	4619      	mov	r1, r3
 8006da2:	4603      	mov	r3, r0
 8006da4:	4622      	mov	r2, r4
 8006da6:	189b      	adds	r3, r3, r2
 8006da8:	633b      	str	r3, [r7, #48]	; 0x30
 8006daa:	462b      	mov	r3, r5
 8006dac:	460a      	mov	r2, r1
 8006dae:	eb42 0303 	adc.w	r3, r2, r3
 8006db2:	637b      	str	r3, [r7, #52]	; 0x34
 8006db4:	f04f 0200 	mov.w	r2, #0
 8006db8:	f04f 0300 	mov.w	r3, #0
 8006dbc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006dc0:	4629      	mov	r1, r5
 8006dc2:	024b      	lsls	r3, r1, #9
 8006dc4:	4621      	mov	r1, r4
 8006dc6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006dca:	4621      	mov	r1, r4
 8006dcc:	024a      	lsls	r2, r1, #9
 8006dce:	4610      	mov	r0, r2
 8006dd0:	4619      	mov	r1, r3
 8006dd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006ddc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006de0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8006de4:	f7f9 ff00 	bl	8000be8 <__aeabi_uldivmod>
 8006de8:	4602      	mov	r2, r0
 8006dea:	460b      	mov	r3, r1
 8006dec:	4613      	mov	r3, r2
 8006dee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006df2:	e067      	b.n	8006ec4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006df4:	4b75      	ldr	r3, [pc, #468]	; (8006fcc <HAL_RCC_GetSysClockFreq+0x354>)
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	099b      	lsrs	r3, r3, #6
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006e00:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8006e04:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006e08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e0c:	67bb      	str	r3, [r7, #120]	; 0x78
 8006e0e:	2300      	movs	r3, #0
 8006e10:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006e12:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8006e16:	4622      	mov	r2, r4
 8006e18:	462b      	mov	r3, r5
 8006e1a:	f04f 0000 	mov.w	r0, #0
 8006e1e:	f04f 0100 	mov.w	r1, #0
 8006e22:	0159      	lsls	r1, r3, #5
 8006e24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e28:	0150      	lsls	r0, r2, #5
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	460b      	mov	r3, r1
 8006e2e:	4621      	mov	r1, r4
 8006e30:	1a51      	subs	r1, r2, r1
 8006e32:	62b9      	str	r1, [r7, #40]	; 0x28
 8006e34:	4629      	mov	r1, r5
 8006e36:	eb63 0301 	sbc.w	r3, r3, r1
 8006e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e3c:	f04f 0200 	mov.w	r2, #0
 8006e40:	f04f 0300 	mov.w	r3, #0
 8006e44:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8006e48:	4649      	mov	r1, r9
 8006e4a:	018b      	lsls	r3, r1, #6
 8006e4c:	4641      	mov	r1, r8
 8006e4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006e52:	4641      	mov	r1, r8
 8006e54:	018a      	lsls	r2, r1, #6
 8006e56:	4641      	mov	r1, r8
 8006e58:	ebb2 0a01 	subs.w	sl, r2, r1
 8006e5c:	4649      	mov	r1, r9
 8006e5e:	eb63 0b01 	sbc.w	fp, r3, r1
 8006e62:	f04f 0200 	mov.w	r2, #0
 8006e66:	f04f 0300 	mov.w	r3, #0
 8006e6a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006e6e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006e72:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e76:	4692      	mov	sl, r2
 8006e78:	469b      	mov	fp, r3
 8006e7a:	4623      	mov	r3, r4
 8006e7c:	eb1a 0303 	adds.w	r3, sl, r3
 8006e80:	623b      	str	r3, [r7, #32]
 8006e82:	462b      	mov	r3, r5
 8006e84:	eb4b 0303 	adc.w	r3, fp, r3
 8006e88:	627b      	str	r3, [r7, #36]	; 0x24
 8006e8a:	f04f 0200 	mov.w	r2, #0
 8006e8e:	f04f 0300 	mov.w	r3, #0
 8006e92:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8006e96:	4629      	mov	r1, r5
 8006e98:	028b      	lsls	r3, r1, #10
 8006e9a:	4621      	mov	r1, r4
 8006e9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ea0:	4621      	mov	r1, r4
 8006ea2:	028a      	lsls	r2, r1, #10
 8006ea4:	4610      	mov	r0, r2
 8006ea6:	4619      	mov	r1, r3
 8006ea8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006eac:	2200      	movs	r2, #0
 8006eae:	673b      	str	r3, [r7, #112]	; 0x70
 8006eb0:	677a      	str	r2, [r7, #116]	; 0x74
 8006eb2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8006eb6:	f7f9 fe97 	bl	8000be8 <__aeabi_uldivmod>
 8006eba:	4602      	mov	r2, r0
 8006ebc:	460b      	mov	r3, r1
 8006ebe:	4613      	mov	r3, r2
 8006ec0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006ec4:	4b41      	ldr	r3, [pc, #260]	; (8006fcc <HAL_RCC_GetSysClockFreq+0x354>)
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	0c1b      	lsrs	r3, r3, #16
 8006eca:	f003 0303 	and.w	r3, r3, #3
 8006ece:	3301      	adds	r3, #1
 8006ed0:	005b      	lsls	r3, r3, #1
 8006ed2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8006ed6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006eda:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ee2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006ee6:	e0eb      	b.n	80070c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006ee8:	4b38      	ldr	r3, [pc, #224]	; (8006fcc <HAL_RCC_GetSysClockFreq+0x354>)
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006ef0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ef4:	4b35      	ldr	r3, [pc, #212]	; (8006fcc <HAL_RCC_GetSysClockFreq+0x354>)
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d06b      	beq.n	8006fd8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f00:	4b32      	ldr	r3, [pc, #200]	; (8006fcc <HAL_RCC_GetSysClockFreq+0x354>)
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	099b      	lsrs	r3, r3, #6
 8006f06:	2200      	movs	r2, #0
 8006f08:	66bb      	str	r3, [r7, #104]	; 0x68
 8006f0a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006f0c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006f0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f12:	663b      	str	r3, [r7, #96]	; 0x60
 8006f14:	2300      	movs	r3, #0
 8006f16:	667b      	str	r3, [r7, #100]	; 0x64
 8006f18:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8006f1c:	4622      	mov	r2, r4
 8006f1e:	462b      	mov	r3, r5
 8006f20:	f04f 0000 	mov.w	r0, #0
 8006f24:	f04f 0100 	mov.w	r1, #0
 8006f28:	0159      	lsls	r1, r3, #5
 8006f2a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f2e:	0150      	lsls	r0, r2, #5
 8006f30:	4602      	mov	r2, r0
 8006f32:	460b      	mov	r3, r1
 8006f34:	4621      	mov	r1, r4
 8006f36:	1a51      	subs	r1, r2, r1
 8006f38:	61b9      	str	r1, [r7, #24]
 8006f3a:	4629      	mov	r1, r5
 8006f3c:	eb63 0301 	sbc.w	r3, r3, r1
 8006f40:	61fb      	str	r3, [r7, #28]
 8006f42:	f04f 0200 	mov.w	r2, #0
 8006f46:	f04f 0300 	mov.w	r3, #0
 8006f4a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8006f4e:	4659      	mov	r1, fp
 8006f50:	018b      	lsls	r3, r1, #6
 8006f52:	4651      	mov	r1, sl
 8006f54:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006f58:	4651      	mov	r1, sl
 8006f5a:	018a      	lsls	r2, r1, #6
 8006f5c:	4651      	mov	r1, sl
 8006f5e:	ebb2 0801 	subs.w	r8, r2, r1
 8006f62:	4659      	mov	r1, fp
 8006f64:	eb63 0901 	sbc.w	r9, r3, r1
 8006f68:	f04f 0200 	mov.w	r2, #0
 8006f6c:	f04f 0300 	mov.w	r3, #0
 8006f70:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006f74:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006f78:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006f7c:	4690      	mov	r8, r2
 8006f7e:	4699      	mov	r9, r3
 8006f80:	4623      	mov	r3, r4
 8006f82:	eb18 0303 	adds.w	r3, r8, r3
 8006f86:	613b      	str	r3, [r7, #16]
 8006f88:	462b      	mov	r3, r5
 8006f8a:	eb49 0303 	adc.w	r3, r9, r3
 8006f8e:	617b      	str	r3, [r7, #20]
 8006f90:	f04f 0200 	mov.w	r2, #0
 8006f94:	f04f 0300 	mov.w	r3, #0
 8006f98:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8006f9c:	4629      	mov	r1, r5
 8006f9e:	024b      	lsls	r3, r1, #9
 8006fa0:	4621      	mov	r1, r4
 8006fa2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006fa6:	4621      	mov	r1, r4
 8006fa8:	024a      	lsls	r2, r1, #9
 8006faa:	4610      	mov	r0, r2
 8006fac:	4619      	mov	r1, r3
 8006fae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	65bb      	str	r3, [r7, #88]	; 0x58
 8006fb6:	65fa      	str	r2, [r7, #92]	; 0x5c
 8006fb8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006fbc:	f7f9 fe14 	bl	8000be8 <__aeabi_uldivmod>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	460b      	mov	r3, r1
 8006fc4:	4613      	mov	r3, r2
 8006fc6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006fca:	e065      	b.n	8007098 <HAL_RCC_GetSysClockFreq+0x420>
 8006fcc:	40023800 	.word	0x40023800
 8006fd0:	00f42400 	.word	0x00f42400
 8006fd4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006fd8:	4b3d      	ldr	r3, [pc, #244]	; (80070d0 <HAL_RCC_GetSysClockFreq+0x458>)
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	099b      	lsrs	r3, r3, #6
 8006fde:	2200      	movs	r2, #0
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	4611      	mov	r1, r2
 8006fe4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006fe8:	653b      	str	r3, [r7, #80]	; 0x50
 8006fea:	2300      	movs	r3, #0
 8006fec:	657b      	str	r3, [r7, #84]	; 0x54
 8006fee:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8006ff2:	4642      	mov	r2, r8
 8006ff4:	464b      	mov	r3, r9
 8006ff6:	f04f 0000 	mov.w	r0, #0
 8006ffa:	f04f 0100 	mov.w	r1, #0
 8006ffe:	0159      	lsls	r1, r3, #5
 8007000:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007004:	0150      	lsls	r0, r2, #5
 8007006:	4602      	mov	r2, r0
 8007008:	460b      	mov	r3, r1
 800700a:	4641      	mov	r1, r8
 800700c:	1a51      	subs	r1, r2, r1
 800700e:	60b9      	str	r1, [r7, #8]
 8007010:	4649      	mov	r1, r9
 8007012:	eb63 0301 	sbc.w	r3, r3, r1
 8007016:	60fb      	str	r3, [r7, #12]
 8007018:	f04f 0200 	mov.w	r2, #0
 800701c:	f04f 0300 	mov.w	r3, #0
 8007020:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007024:	4659      	mov	r1, fp
 8007026:	018b      	lsls	r3, r1, #6
 8007028:	4651      	mov	r1, sl
 800702a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800702e:	4651      	mov	r1, sl
 8007030:	018a      	lsls	r2, r1, #6
 8007032:	4651      	mov	r1, sl
 8007034:	1a54      	subs	r4, r2, r1
 8007036:	4659      	mov	r1, fp
 8007038:	eb63 0501 	sbc.w	r5, r3, r1
 800703c:	f04f 0200 	mov.w	r2, #0
 8007040:	f04f 0300 	mov.w	r3, #0
 8007044:	00eb      	lsls	r3, r5, #3
 8007046:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800704a:	00e2      	lsls	r2, r4, #3
 800704c:	4614      	mov	r4, r2
 800704e:	461d      	mov	r5, r3
 8007050:	4643      	mov	r3, r8
 8007052:	18e3      	adds	r3, r4, r3
 8007054:	603b      	str	r3, [r7, #0]
 8007056:	464b      	mov	r3, r9
 8007058:	eb45 0303 	adc.w	r3, r5, r3
 800705c:	607b      	str	r3, [r7, #4]
 800705e:	f04f 0200 	mov.w	r2, #0
 8007062:	f04f 0300 	mov.w	r3, #0
 8007066:	e9d7 4500 	ldrd	r4, r5, [r7]
 800706a:	4629      	mov	r1, r5
 800706c:	028b      	lsls	r3, r1, #10
 800706e:	4621      	mov	r1, r4
 8007070:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007074:	4621      	mov	r1, r4
 8007076:	028a      	lsls	r2, r1, #10
 8007078:	4610      	mov	r0, r2
 800707a:	4619      	mov	r1, r3
 800707c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007080:	2200      	movs	r2, #0
 8007082:	64bb      	str	r3, [r7, #72]	; 0x48
 8007084:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007086:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800708a:	f7f9 fdad 	bl	8000be8 <__aeabi_uldivmod>
 800708e:	4602      	mov	r2, r0
 8007090:	460b      	mov	r3, r1
 8007092:	4613      	mov	r3, r2
 8007094:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007098:	4b0d      	ldr	r3, [pc, #52]	; (80070d0 <HAL_RCC_GetSysClockFreq+0x458>)
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	0f1b      	lsrs	r3, r3, #28
 800709e:	f003 0307 	and.w	r3, r3, #7
 80070a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80070a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80070aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80070ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80070b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80070b6:	e003      	b.n	80070c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80070b8:	4b06      	ldr	r3, [pc, #24]	; (80070d4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80070ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80070be:	bf00      	nop
    }
  }
  return sysclockfreq;
 80070c0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	37b8      	adds	r7, #184	; 0xb8
 80070c8:	46bd      	mov	sp, r7
 80070ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070ce:	bf00      	nop
 80070d0:	40023800 	.word	0x40023800
 80070d4:	00f42400 	.word	0x00f42400

080070d8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b086      	sub	sp, #24
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d101      	bne.n	80070ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80070e6:	2301      	movs	r3, #1
 80070e8:	e28d      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f003 0301 	and.w	r3, r3, #1
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	f000 8083 	beq.w	80071fe <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80070f8:	4b94      	ldr	r3, [pc, #592]	; (800734c <HAL_RCC_OscConfig+0x274>)
 80070fa:	689b      	ldr	r3, [r3, #8]
 80070fc:	f003 030c 	and.w	r3, r3, #12
 8007100:	2b04      	cmp	r3, #4
 8007102:	d019      	beq.n	8007138 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007104:	4b91      	ldr	r3, [pc, #580]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007106:	689b      	ldr	r3, [r3, #8]
 8007108:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800710c:	2b08      	cmp	r3, #8
 800710e:	d106      	bne.n	800711e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007110:	4b8e      	ldr	r3, [pc, #568]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007118:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800711c:	d00c      	beq.n	8007138 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800711e:	4b8b      	ldr	r3, [pc, #556]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007126:	2b0c      	cmp	r3, #12
 8007128:	d112      	bne.n	8007150 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800712a:	4b88      	ldr	r3, [pc, #544]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007132:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007136:	d10b      	bne.n	8007150 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007138:	4b84      	ldr	r3, [pc, #528]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007140:	2b00      	cmp	r3, #0
 8007142:	d05b      	beq.n	80071fc <HAL_RCC_OscConfig+0x124>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d157      	bne.n	80071fc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800714c:	2301      	movs	r3, #1
 800714e:	e25a      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007158:	d106      	bne.n	8007168 <HAL_RCC_OscConfig+0x90>
 800715a:	4b7c      	ldr	r3, [pc, #496]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a7b      	ldr	r2, [pc, #492]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007160:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007164:	6013      	str	r3, [r2, #0]
 8007166:	e01d      	b.n	80071a4 <HAL_RCC_OscConfig+0xcc>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007170:	d10c      	bne.n	800718c <HAL_RCC_OscConfig+0xb4>
 8007172:	4b76      	ldr	r3, [pc, #472]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4a75      	ldr	r2, [pc, #468]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007178:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800717c:	6013      	str	r3, [r2, #0]
 800717e:	4b73      	ldr	r3, [pc, #460]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a72      	ldr	r2, [pc, #456]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007184:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007188:	6013      	str	r3, [r2, #0]
 800718a:	e00b      	b.n	80071a4 <HAL_RCC_OscConfig+0xcc>
 800718c:	4b6f      	ldr	r3, [pc, #444]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a6e      	ldr	r2, [pc, #440]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007192:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007196:	6013      	str	r3, [r2, #0]
 8007198:	4b6c      	ldr	r3, [pc, #432]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a6b      	ldr	r2, [pc, #428]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800719e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80071a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d013      	beq.n	80071d4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071ac:	f7fb fa86 	bl	80026bc <HAL_GetTick>
 80071b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071b2:	e008      	b.n	80071c6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80071b4:	f7fb fa82 	bl	80026bc <HAL_GetTick>
 80071b8:	4602      	mov	r2, r0
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	1ad3      	subs	r3, r2, r3
 80071be:	2b64      	cmp	r3, #100	; 0x64
 80071c0:	d901      	bls.n	80071c6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80071c2:	2303      	movs	r3, #3
 80071c4:	e21f      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071c6:	4b61      	ldr	r3, [pc, #388]	; (800734c <HAL_RCC_OscConfig+0x274>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d0f0      	beq.n	80071b4 <HAL_RCC_OscConfig+0xdc>
 80071d2:	e014      	b.n	80071fe <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071d4:	f7fb fa72 	bl	80026bc <HAL_GetTick>
 80071d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80071da:	e008      	b.n	80071ee <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80071dc:	f7fb fa6e 	bl	80026bc <HAL_GetTick>
 80071e0:	4602      	mov	r2, r0
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	1ad3      	subs	r3, r2, r3
 80071e6:	2b64      	cmp	r3, #100	; 0x64
 80071e8:	d901      	bls.n	80071ee <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80071ea:	2303      	movs	r3, #3
 80071ec:	e20b      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80071ee:	4b57      	ldr	r3, [pc, #348]	; (800734c <HAL_RCC_OscConfig+0x274>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d1f0      	bne.n	80071dc <HAL_RCC_OscConfig+0x104>
 80071fa:	e000      	b.n	80071fe <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f003 0302 	and.w	r3, r3, #2
 8007206:	2b00      	cmp	r3, #0
 8007208:	d06f      	beq.n	80072ea <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800720a:	4b50      	ldr	r3, [pc, #320]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	f003 030c 	and.w	r3, r3, #12
 8007212:	2b00      	cmp	r3, #0
 8007214:	d017      	beq.n	8007246 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007216:	4b4d      	ldr	r3, [pc, #308]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007218:	689b      	ldr	r3, [r3, #8]
 800721a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800721e:	2b08      	cmp	r3, #8
 8007220:	d105      	bne.n	800722e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007222:	4b4a      	ldr	r3, [pc, #296]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800722a:	2b00      	cmp	r3, #0
 800722c:	d00b      	beq.n	8007246 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800722e:	4b47      	ldr	r3, [pc, #284]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007230:	689b      	ldr	r3, [r3, #8]
 8007232:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007236:	2b0c      	cmp	r3, #12
 8007238:	d11c      	bne.n	8007274 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800723a:	4b44      	ldr	r3, [pc, #272]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007242:	2b00      	cmp	r3, #0
 8007244:	d116      	bne.n	8007274 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007246:	4b41      	ldr	r3, [pc, #260]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f003 0302 	and.w	r3, r3, #2
 800724e:	2b00      	cmp	r3, #0
 8007250:	d005      	beq.n	800725e <HAL_RCC_OscConfig+0x186>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	68db      	ldr	r3, [r3, #12]
 8007256:	2b01      	cmp	r3, #1
 8007258:	d001      	beq.n	800725e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	e1d3      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800725e:	4b3b      	ldr	r3, [pc, #236]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	691b      	ldr	r3, [r3, #16]
 800726a:	00db      	lsls	r3, r3, #3
 800726c:	4937      	ldr	r1, [pc, #220]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800726e:	4313      	orrs	r3, r2
 8007270:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007272:	e03a      	b.n	80072ea <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d020      	beq.n	80072be <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800727c:	4b34      	ldr	r3, [pc, #208]	; (8007350 <HAL_RCC_OscConfig+0x278>)
 800727e:	2201      	movs	r2, #1
 8007280:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007282:	f7fb fa1b 	bl	80026bc <HAL_GetTick>
 8007286:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007288:	e008      	b.n	800729c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800728a:	f7fb fa17 	bl	80026bc <HAL_GetTick>
 800728e:	4602      	mov	r2, r0
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	1ad3      	subs	r3, r2, r3
 8007294:	2b02      	cmp	r3, #2
 8007296:	d901      	bls.n	800729c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8007298:	2303      	movs	r3, #3
 800729a:	e1b4      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800729c:	4b2b      	ldr	r3, [pc, #172]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f003 0302 	and.w	r3, r3, #2
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d0f0      	beq.n	800728a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072a8:	4b28      	ldr	r3, [pc, #160]	; (800734c <HAL_RCC_OscConfig+0x274>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	691b      	ldr	r3, [r3, #16]
 80072b4:	00db      	lsls	r3, r3, #3
 80072b6:	4925      	ldr	r1, [pc, #148]	; (800734c <HAL_RCC_OscConfig+0x274>)
 80072b8:	4313      	orrs	r3, r2
 80072ba:	600b      	str	r3, [r1, #0]
 80072bc:	e015      	b.n	80072ea <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80072be:	4b24      	ldr	r3, [pc, #144]	; (8007350 <HAL_RCC_OscConfig+0x278>)
 80072c0:	2200      	movs	r2, #0
 80072c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072c4:	f7fb f9fa 	bl	80026bc <HAL_GetTick>
 80072c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80072ca:	e008      	b.n	80072de <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80072cc:	f7fb f9f6 	bl	80026bc <HAL_GetTick>
 80072d0:	4602      	mov	r2, r0
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	1ad3      	subs	r3, r2, r3
 80072d6:	2b02      	cmp	r3, #2
 80072d8:	d901      	bls.n	80072de <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80072da:	2303      	movs	r3, #3
 80072dc:	e193      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80072de:	4b1b      	ldr	r3, [pc, #108]	; (800734c <HAL_RCC_OscConfig+0x274>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f003 0302 	and.w	r3, r3, #2
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d1f0      	bne.n	80072cc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f003 0308 	and.w	r3, r3, #8
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d036      	beq.n	8007364 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	695b      	ldr	r3, [r3, #20]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d016      	beq.n	800732c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80072fe:	4b15      	ldr	r3, [pc, #84]	; (8007354 <HAL_RCC_OscConfig+0x27c>)
 8007300:	2201      	movs	r2, #1
 8007302:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007304:	f7fb f9da 	bl	80026bc <HAL_GetTick>
 8007308:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800730a:	e008      	b.n	800731e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800730c:	f7fb f9d6 	bl	80026bc <HAL_GetTick>
 8007310:	4602      	mov	r2, r0
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	1ad3      	subs	r3, r2, r3
 8007316:	2b02      	cmp	r3, #2
 8007318:	d901      	bls.n	800731e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800731a:	2303      	movs	r3, #3
 800731c:	e173      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800731e:	4b0b      	ldr	r3, [pc, #44]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007320:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007322:	f003 0302 	and.w	r3, r3, #2
 8007326:	2b00      	cmp	r3, #0
 8007328:	d0f0      	beq.n	800730c <HAL_RCC_OscConfig+0x234>
 800732a:	e01b      	b.n	8007364 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800732c:	4b09      	ldr	r3, [pc, #36]	; (8007354 <HAL_RCC_OscConfig+0x27c>)
 800732e:	2200      	movs	r2, #0
 8007330:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007332:	f7fb f9c3 	bl	80026bc <HAL_GetTick>
 8007336:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007338:	e00e      	b.n	8007358 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800733a:	f7fb f9bf 	bl	80026bc <HAL_GetTick>
 800733e:	4602      	mov	r2, r0
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	1ad3      	subs	r3, r2, r3
 8007344:	2b02      	cmp	r3, #2
 8007346:	d907      	bls.n	8007358 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007348:	2303      	movs	r3, #3
 800734a:	e15c      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
 800734c:	40023800 	.word	0x40023800
 8007350:	42470000 	.word	0x42470000
 8007354:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007358:	4b8a      	ldr	r3, [pc, #552]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 800735a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800735c:	f003 0302 	and.w	r3, r3, #2
 8007360:	2b00      	cmp	r3, #0
 8007362:	d1ea      	bne.n	800733a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f003 0304 	and.w	r3, r3, #4
 800736c:	2b00      	cmp	r3, #0
 800736e:	f000 8097 	beq.w	80074a0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007372:	2300      	movs	r3, #0
 8007374:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007376:	4b83      	ldr	r3, [pc, #524]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800737a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800737e:	2b00      	cmp	r3, #0
 8007380:	d10f      	bne.n	80073a2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007382:	2300      	movs	r3, #0
 8007384:	60bb      	str	r3, [r7, #8]
 8007386:	4b7f      	ldr	r3, [pc, #508]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800738a:	4a7e      	ldr	r2, [pc, #504]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 800738c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007390:	6413      	str	r3, [r2, #64]	; 0x40
 8007392:	4b7c      	ldr	r3, [pc, #496]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007396:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800739a:	60bb      	str	r3, [r7, #8]
 800739c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800739e:	2301      	movs	r3, #1
 80073a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073a2:	4b79      	ldr	r3, [pc, #484]	; (8007588 <HAL_RCC_OscConfig+0x4b0>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d118      	bne.n	80073e0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80073ae:	4b76      	ldr	r3, [pc, #472]	; (8007588 <HAL_RCC_OscConfig+0x4b0>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a75      	ldr	r2, [pc, #468]	; (8007588 <HAL_RCC_OscConfig+0x4b0>)
 80073b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80073b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80073ba:	f7fb f97f 	bl	80026bc <HAL_GetTick>
 80073be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073c0:	e008      	b.n	80073d4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80073c2:	f7fb f97b 	bl	80026bc <HAL_GetTick>
 80073c6:	4602      	mov	r2, r0
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	1ad3      	subs	r3, r2, r3
 80073cc:	2b02      	cmp	r3, #2
 80073ce:	d901      	bls.n	80073d4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80073d0:	2303      	movs	r3, #3
 80073d2:	e118      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073d4:	4b6c      	ldr	r3, [pc, #432]	; (8007588 <HAL_RCC_OscConfig+0x4b0>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d0f0      	beq.n	80073c2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d106      	bne.n	80073f6 <HAL_RCC_OscConfig+0x31e>
 80073e8:	4b66      	ldr	r3, [pc, #408]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 80073ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073ec:	4a65      	ldr	r2, [pc, #404]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 80073ee:	f043 0301 	orr.w	r3, r3, #1
 80073f2:	6713      	str	r3, [r2, #112]	; 0x70
 80073f4:	e01c      	b.n	8007430 <HAL_RCC_OscConfig+0x358>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	2b05      	cmp	r3, #5
 80073fc:	d10c      	bne.n	8007418 <HAL_RCC_OscConfig+0x340>
 80073fe:	4b61      	ldr	r3, [pc, #388]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007402:	4a60      	ldr	r2, [pc, #384]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007404:	f043 0304 	orr.w	r3, r3, #4
 8007408:	6713      	str	r3, [r2, #112]	; 0x70
 800740a:	4b5e      	ldr	r3, [pc, #376]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 800740c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800740e:	4a5d      	ldr	r2, [pc, #372]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007410:	f043 0301 	orr.w	r3, r3, #1
 8007414:	6713      	str	r3, [r2, #112]	; 0x70
 8007416:	e00b      	b.n	8007430 <HAL_RCC_OscConfig+0x358>
 8007418:	4b5a      	ldr	r3, [pc, #360]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 800741a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800741c:	4a59      	ldr	r2, [pc, #356]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 800741e:	f023 0301 	bic.w	r3, r3, #1
 8007422:	6713      	str	r3, [r2, #112]	; 0x70
 8007424:	4b57      	ldr	r3, [pc, #348]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007428:	4a56      	ldr	r2, [pc, #344]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 800742a:	f023 0304 	bic.w	r3, r3, #4
 800742e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	689b      	ldr	r3, [r3, #8]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d015      	beq.n	8007464 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007438:	f7fb f940 	bl	80026bc <HAL_GetTick>
 800743c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800743e:	e00a      	b.n	8007456 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007440:	f7fb f93c 	bl	80026bc <HAL_GetTick>
 8007444:	4602      	mov	r2, r0
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	1ad3      	subs	r3, r2, r3
 800744a:	f241 3288 	movw	r2, #5000	; 0x1388
 800744e:	4293      	cmp	r3, r2
 8007450:	d901      	bls.n	8007456 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8007452:	2303      	movs	r3, #3
 8007454:	e0d7      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007456:	4b4b      	ldr	r3, [pc, #300]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800745a:	f003 0302 	and.w	r3, r3, #2
 800745e:	2b00      	cmp	r3, #0
 8007460:	d0ee      	beq.n	8007440 <HAL_RCC_OscConfig+0x368>
 8007462:	e014      	b.n	800748e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007464:	f7fb f92a 	bl	80026bc <HAL_GetTick>
 8007468:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800746a:	e00a      	b.n	8007482 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800746c:	f7fb f926 	bl	80026bc <HAL_GetTick>
 8007470:	4602      	mov	r2, r0
 8007472:	693b      	ldr	r3, [r7, #16]
 8007474:	1ad3      	subs	r3, r2, r3
 8007476:	f241 3288 	movw	r2, #5000	; 0x1388
 800747a:	4293      	cmp	r3, r2
 800747c:	d901      	bls.n	8007482 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800747e:	2303      	movs	r3, #3
 8007480:	e0c1      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007482:	4b40      	ldr	r3, [pc, #256]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007484:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007486:	f003 0302 	and.w	r3, r3, #2
 800748a:	2b00      	cmp	r3, #0
 800748c:	d1ee      	bne.n	800746c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800748e:	7dfb      	ldrb	r3, [r7, #23]
 8007490:	2b01      	cmp	r3, #1
 8007492:	d105      	bne.n	80074a0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007494:	4b3b      	ldr	r3, [pc, #236]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007498:	4a3a      	ldr	r2, [pc, #232]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 800749a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800749e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	699b      	ldr	r3, [r3, #24]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	f000 80ad 	beq.w	8007604 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80074aa:	4b36      	ldr	r3, [pc, #216]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	f003 030c 	and.w	r3, r3, #12
 80074b2:	2b08      	cmp	r3, #8
 80074b4:	d060      	beq.n	8007578 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	699b      	ldr	r3, [r3, #24]
 80074ba:	2b02      	cmp	r3, #2
 80074bc:	d145      	bne.n	800754a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074be:	4b33      	ldr	r3, [pc, #204]	; (800758c <HAL_RCC_OscConfig+0x4b4>)
 80074c0:	2200      	movs	r2, #0
 80074c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074c4:	f7fb f8fa 	bl	80026bc <HAL_GetTick>
 80074c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074ca:	e008      	b.n	80074de <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80074cc:	f7fb f8f6 	bl	80026bc <HAL_GetTick>
 80074d0:	4602      	mov	r2, r0
 80074d2:	693b      	ldr	r3, [r7, #16]
 80074d4:	1ad3      	subs	r3, r2, r3
 80074d6:	2b02      	cmp	r3, #2
 80074d8:	d901      	bls.n	80074de <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80074da:	2303      	movs	r3, #3
 80074dc:	e093      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074de:	4b29      	ldr	r3, [pc, #164]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d1f0      	bne.n	80074cc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	69da      	ldr	r2, [r3, #28]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6a1b      	ldr	r3, [r3, #32]
 80074f2:	431a      	orrs	r2, r3
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f8:	019b      	lsls	r3, r3, #6
 80074fa:	431a      	orrs	r2, r3
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007500:	085b      	lsrs	r3, r3, #1
 8007502:	3b01      	subs	r3, #1
 8007504:	041b      	lsls	r3, r3, #16
 8007506:	431a      	orrs	r2, r3
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800750c:	061b      	lsls	r3, r3, #24
 800750e:	431a      	orrs	r2, r3
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007514:	071b      	lsls	r3, r3, #28
 8007516:	491b      	ldr	r1, [pc, #108]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007518:	4313      	orrs	r3, r2
 800751a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800751c:	4b1b      	ldr	r3, [pc, #108]	; (800758c <HAL_RCC_OscConfig+0x4b4>)
 800751e:	2201      	movs	r2, #1
 8007520:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007522:	f7fb f8cb 	bl	80026bc <HAL_GetTick>
 8007526:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007528:	e008      	b.n	800753c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800752a:	f7fb f8c7 	bl	80026bc <HAL_GetTick>
 800752e:	4602      	mov	r2, r0
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	1ad3      	subs	r3, r2, r3
 8007534:	2b02      	cmp	r3, #2
 8007536:	d901      	bls.n	800753c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007538:	2303      	movs	r3, #3
 800753a:	e064      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800753c:	4b11      	ldr	r3, [pc, #68]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007544:	2b00      	cmp	r3, #0
 8007546:	d0f0      	beq.n	800752a <HAL_RCC_OscConfig+0x452>
 8007548:	e05c      	b.n	8007604 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800754a:	4b10      	ldr	r3, [pc, #64]	; (800758c <HAL_RCC_OscConfig+0x4b4>)
 800754c:	2200      	movs	r2, #0
 800754e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007550:	f7fb f8b4 	bl	80026bc <HAL_GetTick>
 8007554:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007556:	e008      	b.n	800756a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007558:	f7fb f8b0 	bl	80026bc <HAL_GetTick>
 800755c:	4602      	mov	r2, r0
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	1ad3      	subs	r3, r2, r3
 8007562:	2b02      	cmp	r3, #2
 8007564:	d901      	bls.n	800756a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8007566:	2303      	movs	r3, #3
 8007568:	e04d      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800756a:	4b06      	ldr	r3, [pc, #24]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007572:	2b00      	cmp	r3, #0
 8007574:	d1f0      	bne.n	8007558 <HAL_RCC_OscConfig+0x480>
 8007576:	e045      	b.n	8007604 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	699b      	ldr	r3, [r3, #24]
 800757c:	2b01      	cmp	r3, #1
 800757e:	d107      	bne.n	8007590 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8007580:	2301      	movs	r3, #1
 8007582:	e040      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
 8007584:	40023800 	.word	0x40023800
 8007588:	40007000 	.word	0x40007000
 800758c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007590:	4b1f      	ldr	r3, [pc, #124]	; (8007610 <HAL_RCC_OscConfig+0x538>)
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	699b      	ldr	r3, [r3, #24]
 800759a:	2b01      	cmp	r3, #1
 800759c:	d030      	beq.n	8007600 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80075a8:	429a      	cmp	r2, r3
 80075aa:	d129      	bne.n	8007600 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80075b6:	429a      	cmp	r2, r3
 80075b8:	d122      	bne.n	8007600 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80075ba:	68fa      	ldr	r2, [r7, #12]
 80075bc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80075c0:	4013      	ands	r3, r2
 80075c2:	687a      	ldr	r2, [r7, #4]
 80075c4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80075c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d119      	bne.n	8007600 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075d6:	085b      	lsrs	r3, r3, #1
 80075d8:	3b01      	subs	r3, #1
 80075da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80075dc:	429a      	cmp	r2, r3
 80075de:	d10f      	bne.n	8007600 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d107      	bne.n	8007600 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075fa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80075fc:	429a      	cmp	r2, r3
 80075fe:	d001      	beq.n	8007604 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8007600:	2301      	movs	r3, #1
 8007602:	e000      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8007604:	2300      	movs	r3, #0
}
 8007606:	4618      	mov	r0, r3
 8007608:	3718      	adds	r7, #24
 800760a:	46bd      	mov	sp, r7
 800760c:	bd80      	pop	{r7, pc}
 800760e:	bf00      	nop
 8007610:	40023800 	.word	0x40023800

08007614 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b084      	sub	sp, #16
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800761c:	2301      	movs	r3, #1
 800761e:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d101      	bne.n	800762a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8007626:	2301      	movs	r3, #1
 8007628:	e066      	b.n	80076f8 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	7f5b      	ldrb	r3, [r3, #29]
 800762e:	b2db      	uxtb	r3, r3
 8007630:	2b00      	cmp	r3, #0
 8007632:	d105      	bne.n	8007640 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f7fa fd6c 	bl	8002118 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2202      	movs	r2, #2
 8007644:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	22ca      	movs	r2, #202	; 0xca
 800764c:	625a      	str	r2, [r3, #36]	; 0x24
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	2253      	movs	r2, #83	; 0x53
 8007654:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	f000 fb6f 	bl	8007d3a <RTC_EnterInitMode>
 800765c:	4603      	mov	r3, r0
 800765e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8007660:	7bfb      	ldrb	r3, [r7, #15]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d12c      	bne.n	80076c0 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	689b      	ldr	r3, [r3, #8]
 800766c:	687a      	ldr	r2, [r7, #4]
 800766e:	6812      	ldr	r2, [r2, #0]
 8007670:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007674:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007678:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	6899      	ldr	r1, [r3, #8]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	685a      	ldr	r2, [r3, #4]
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	691b      	ldr	r3, [r3, #16]
 8007688:	431a      	orrs	r2, r3
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	695b      	ldr	r3, [r3, #20]
 800768e:	431a      	orrs	r2, r3
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	430a      	orrs	r2, r1
 8007696:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	687a      	ldr	r2, [r7, #4]
 800769e:	68d2      	ldr	r2, [r2, #12]
 80076a0:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	6919      	ldr	r1, [r3, #16]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	689b      	ldr	r3, [r3, #8]
 80076ac:	041a      	lsls	r2, r3, #16
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	430a      	orrs	r2, r1
 80076b4:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f000 fb76 	bl	8007da8 <RTC_ExitInitMode>
 80076bc:	4603      	mov	r3, r0
 80076be:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80076c0:	7bfb      	ldrb	r3, [r7, #15]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d113      	bne.n	80076ee <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80076d4:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	699a      	ldr	r2, [r3, #24]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	430a      	orrs	r2, r1
 80076e6:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2201      	movs	r2, #1
 80076ec:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	22ff      	movs	r2, #255	; 0xff
 80076f4:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 80076f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	3710      	adds	r7, #16
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007700:	b590      	push	{r4, r7, lr}
 8007702:	b087      	sub	sp, #28
 8007704:	af00      	add	r7, sp, #0
 8007706:	60f8      	str	r0, [r7, #12]
 8007708:	60b9      	str	r1, [r7, #8]
 800770a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800770c:	2300      	movs	r3, #0
 800770e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	7f1b      	ldrb	r3, [r3, #28]
 8007714:	2b01      	cmp	r3, #1
 8007716:	d101      	bne.n	800771c <HAL_RTC_SetTime+0x1c>
 8007718:	2302      	movs	r3, #2
 800771a:	e087      	b.n	800782c <HAL_RTC_SetTime+0x12c>
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	2201      	movs	r2, #1
 8007720:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	2202      	movs	r2, #2
 8007726:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d126      	bne.n	800777c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	689b      	ldr	r3, [r3, #8]
 8007734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007738:	2b00      	cmp	r3, #0
 800773a:	d102      	bne.n	8007742 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	2200      	movs	r2, #0
 8007740:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	781b      	ldrb	r3, [r3, #0]
 8007746:	4618      	mov	r0, r3
 8007748:	f000 fb53 	bl	8007df2 <RTC_ByteToBcd2>
 800774c:	4603      	mov	r3, r0
 800774e:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	785b      	ldrb	r3, [r3, #1]
 8007754:	4618      	mov	r0, r3
 8007756:	f000 fb4c 	bl	8007df2 <RTC_ByteToBcd2>
 800775a:	4603      	mov	r3, r0
 800775c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800775e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	789b      	ldrb	r3, [r3, #2]
 8007764:	4618      	mov	r0, r3
 8007766:	f000 fb44 	bl	8007df2 <RTC_ByteToBcd2>
 800776a:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800776c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	78db      	ldrb	r3, [r3, #3]
 8007774:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007776:	4313      	orrs	r3, r2
 8007778:	617b      	str	r3, [r7, #20]
 800777a:	e018      	b.n	80077ae <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	689b      	ldr	r3, [r3, #8]
 8007782:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007786:	2b00      	cmp	r3, #0
 8007788:	d102      	bne.n	8007790 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	2200      	movs	r2, #0
 800778e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	781b      	ldrb	r3, [r3, #0]
 8007794:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	785b      	ldrb	r3, [r3, #1]
 800779a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800779c:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800779e:	68ba      	ldr	r2, [r7, #8]
 80077a0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80077a2:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	78db      	ldrb	r3, [r3, #3]
 80077a8:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80077aa:	4313      	orrs	r3, r2
 80077ac:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	22ca      	movs	r2, #202	; 0xca
 80077b4:	625a      	str	r2, [r3, #36]	; 0x24
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	2253      	movs	r2, #83	; 0x53
 80077bc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80077be:	68f8      	ldr	r0, [r7, #12]
 80077c0:	f000 fabb 	bl	8007d3a <RTC_EnterInitMode>
 80077c4:	4603      	mov	r3, r0
 80077c6:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80077c8:	7cfb      	ldrb	r3, [r7, #19]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d120      	bne.n	8007810 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681a      	ldr	r2, [r3, #0]
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80077d8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80077dc:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	689a      	ldr	r2, [r3, #8]
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80077ec:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	6899      	ldr	r1, [r3, #8]
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	68da      	ldr	r2, [r3, #12]
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	691b      	ldr	r3, [r3, #16]
 80077fc:	431a      	orrs	r2, r3
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	430a      	orrs	r2, r1
 8007804:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007806:	68f8      	ldr	r0, [r7, #12]
 8007808:	f000 face 	bl	8007da8 <RTC_ExitInitMode>
 800780c:	4603      	mov	r3, r0
 800780e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007810:	7cfb      	ldrb	r3, [r7, #19]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d102      	bne.n	800781c <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2201      	movs	r2, #1
 800781a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	22ff      	movs	r2, #255	; 0xff
 8007822:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	2200      	movs	r2, #0
 8007828:	771a      	strb	r2, [r3, #28]

  return status;
 800782a:	7cfb      	ldrb	r3, [r7, #19]
}
 800782c:	4618      	mov	r0, r3
 800782e:	371c      	adds	r7, #28
 8007830:	46bd      	mov	sp, r7
 8007832:	bd90      	pop	{r4, r7, pc}

08007834 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b086      	sub	sp, #24
 8007838:	af00      	add	r7, sp, #0
 800783a:	60f8      	str	r0, [r7, #12]
 800783c:	60b9      	str	r1, [r7, #8]
 800783e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007840:	2300      	movs	r3, #0
 8007842:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	691b      	ldr	r3, [r3, #16]
 8007854:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8007866:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800786a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	0c1b      	lsrs	r3, r3, #16
 8007870:	b2db      	uxtb	r3, r3
 8007872:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007876:	b2da      	uxtb	r2, r3
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	0a1b      	lsrs	r3, r3, #8
 8007880:	b2db      	uxtb	r3, r3
 8007882:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007886:	b2da      	uxtb	r2, r3
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	b2db      	uxtb	r3, r3
 8007890:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007894:	b2da      	uxtb	r2, r3
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	0d9b      	lsrs	r3, r3, #22
 800789e:	b2db      	uxtb	r3, r3
 80078a0:	f003 0301 	and.w	r3, r3, #1
 80078a4:	b2da      	uxtb	r2, r3
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d11a      	bne.n	80078e6 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	781b      	ldrb	r3, [r3, #0]
 80078b4:	4618      	mov	r0, r3
 80078b6:	f000 fab9 	bl	8007e2c <RTC_Bcd2ToByte>
 80078ba:	4603      	mov	r3, r0
 80078bc:	461a      	mov	r2, r3
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	785b      	ldrb	r3, [r3, #1]
 80078c6:	4618      	mov	r0, r3
 80078c8:	f000 fab0 	bl	8007e2c <RTC_Bcd2ToByte>
 80078cc:	4603      	mov	r3, r0
 80078ce:	461a      	mov	r2, r3
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80078d4:	68bb      	ldr	r3, [r7, #8]
 80078d6:	789b      	ldrb	r3, [r3, #2]
 80078d8:	4618      	mov	r0, r3
 80078da:	f000 faa7 	bl	8007e2c <RTC_Bcd2ToByte>
 80078de:	4603      	mov	r3, r0
 80078e0:	461a      	mov	r2, r3
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80078e6:	2300      	movs	r3, #0
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	3718      	adds	r7, #24
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bd80      	pop	{r7, pc}

080078f0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80078f0:	b590      	push	{r4, r7, lr}
 80078f2:	b087      	sub	sp, #28
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	60f8      	str	r0, [r7, #12]
 80078f8:	60b9      	str	r1, [r7, #8]
 80078fa:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80078fc:	2300      	movs	r3, #0
 80078fe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	7f1b      	ldrb	r3, [r3, #28]
 8007904:	2b01      	cmp	r3, #1
 8007906:	d101      	bne.n	800790c <HAL_RTC_SetDate+0x1c>
 8007908:	2302      	movs	r3, #2
 800790a:	e071      	b.n	80079f0 <HAL_RTC_SetDate+0x100>
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	2201      	movs	r2, #1
 8007910:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	2202      	movs	r2, #2
 8007916:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d10e      	bne.n	800793c <HAL_RTC_SetDate+0x4c>
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	785b      	ldrb	r3, [r3, #1]
 8007922:	f003 0310 	and.w	r3, r3, #16
 8007926:	2b00      	cmp	r3, #0
 8007928:	d008      	beq.n	800793c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	785b      	ldrb	r3, [r3, #1]
 800792e:	f023 0310 	bic.w	r3, r3, #16
 8007932:	b2db      	uxtb	r3, r3
 8007934:	330a      	adds	r3, #10
 8007936:	b2da      	uxtb	r2, r3
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d11c      	bne.n	800797c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	78db      	ldrb	r3, [r3, #3]
 8007946:	4618      	mov	r0, r3
 8007948:	f000 fa53 	bl	8007df2 <RTC_ByteToBcd2>
 800794c:	4603      	mov	r3, r0
 800794e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	785b      	ldrb	r3, [r3, #1]
 8007954:	4618      	mov	r0, r3
 8007956:	f000 fa4c 	bl	8007df2 <RTC_ByteToBcd2>
 800795a:	4603      	mov	r3, r0
 800795c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800795e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	789b      	ldrb	r3, [r3, #2]
 8007964:	4618      	mov	r0, r3
 8007966:	f000 fa44 	bl	8007df2 <RTC_ByteToBcd2>
 800796a:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800796c:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	781b      	ldrb	r3, [r3, #0]
 8007974:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007976:	4313      	orrs	r3, r2
 8007978:	617b      	str	r3, [r7, #20]
 800797a:	e00e      	b.n	800799a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	78db      	ldrb	r3, [r3, #3]
 8007980:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	785b      	ldrb	r3, [r3, #1]
 8007986:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007988:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800798a:	68ba      	ldr	r2, [r7, #8]
 800798c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800798e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	781b      	ldrb	r3, [r3, #0]
 8007994:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007996:	4313      	orrs	r3, r2
 8007998:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	22ca      	movs	r2, #202	; 0xca
 80079a0:	625a      	str	r2, [r3, #36]	; 0x24
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	2253      	movs	r2, #83	; 0x53
 80079a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80079aa:	68f8      	ldr	r0, [r7, #12]
 80079ac:	f000 f9c5 	bl	8007d3a <RTC_EnterInitMode>
 80079b0:	4603      	mov	r3, r0
 80079b2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80079b4:	7cfb      	ldrb	r3, [r7, #19]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d10c      	bne.n	80079d4 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681a      	ldr	r2, [r3, #0]
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80079c4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80079c8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80079ca:	68f8      	ldr	r0, [r7, #12]
 80079cc:	f000 f9ec 	bl	8007da8 <RTC_ExitInitMode>
 80079d0:	4603      	mov	r3, r0
 80079d2:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80079d4:	7cfb      	ldrb	r3, [r7, #19]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d102      	bne.n	80079e0 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2201      	movs	r2, #1
 80079de:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	22ff      	movs	r2, #255	; 0xff
 80079e6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2200      	movs	r2, #0
 80079ec:	771a      	strb	r2, [r3, #28]

  return status;
 80079ee:	7cfb      	ldrb	r3, [r7, #19]
}
 80079f0:	4618      	mov	r0, r3
 80079f2:	371c      	adds	r7, #28
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd90      	pop	{r4, r7, pc}

080079f8 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b086      	sub	sp, #24
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	60f8      	str	r0, [r7, #12]
 8007a00:	60b9      	str	r1, [r7, #8]
 8007a02:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007a04:	2300      	movs	r3, #0
 8007a06:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007a12:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007a16:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	0c1b      	lsrs	r3, r3, #16
 8007a1c:	b2da      	uxtb	r2, r3
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	0a1b      	lsrs	r3, r3, #8
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	f003 031f 	and.w	r3, r3, #31
 8007a2c:	b2da      	uxtb	r2, r3
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	b2db      	uxtb	r3, r3
 8007a36:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007a3a:	b2da      	uxtb	r2, r3
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8007a40:	697b      	ldr	r3, [r7, #20]
 8007a42:	0b5b      	lsrs	r3, r3, #13
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	f003 0307 	and.w	r3, r3, #7
 8007a4a:	b2da      	uxtb	r2, r3
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d11a      	bne.n	8007a8c <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	78db      	ldrb	r3, [r3, #3]
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f000 f9e6 	bl	8007e2c <RTC_Bcd2ToByte>
 8007a60:	4603      	mov	r3, r0
 8007a62:	461a      	mov	r2, r3
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	785b      	ldrb	r3, [r3, #1]
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	f000 f9dd 	bl	8007e2c <RTC_Bcd2ToByte>
 8007a72:	4603      	mov	r3, r0
 8007a74:	461a      	mov	r2, r3
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	789b      	ldrb	r3, [r3, #2]
 8007a7e:	4618      	mov	r0, r3
 8007a80:	f000 f9d4 	bl	8007e2c <RTC_Bcd2ToByte>
 8007a84:	4603      	mov	r3, r0
 8007a86:	461a      	mov	r2, r3
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007a8c:	2300      	movs	r3, #0
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3718      	adds	r7, #24
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}

08007a96 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8007a96:	b590      	push	{r4, r7, lr}
 8007a98:	b089      	sub	sp, #36	; 0x24
 8007a9a:	af00      	add	r7, sp, #0
 8007a9c:	60f8      	str	r0, [r7, #12]
 8007a9e:	60b9      	str	r1, [r7, #8]
 8007aa0:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	7f1b      	ldrb	r3, [r3, #28]
 8007ab2:	2b01      	cmp	r3, #1
 8007ab4:	d101      	bne.n	8007aba <HAL_RTC_SetAlarm+0x24>
 8007ab6:	2302      	movs	r3, #2
 8007ab8:	e113      	b.n	8007ce2 <HAL_RTC_SetAlarm+0x24c>
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2201      	movs	r2, #1
 8007abe:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	2202      	movs	r2, #2
 8007ac4:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d137      	bne.n	8007b3c <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	689b      	ldr	r3, [r3, #8]
 8007ad2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d102      	bne.n	8007ae0 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	2200      	movs	r2, #0
 8007ade:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	781b      	ldrb	r3, [r3, #0]
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f000 f984 	bl	8007df2 <RTC_ByteToBcd2>
 8007aea:	4603      	mov	r3, r0
 8007aec:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	785b      	ldrb	r3, [r3, #1]
 8007af2:	4618      	mov	r0, r3
 8007af4:	f000 f97d 	bl	8007df2 <RTC_ByteToBcd2>
 8007af8:	4603      	mov	r3, r0
 8007afa:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8007afc:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	789b      	ldrb	r3, [r3, #2]
 8007b02:	4618      	mov	r0, r3
 8007b04:	f000 f975 	bl	8007df2 <RTC_ByteToBcd2>
 8007b08:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007b0a:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	78db      	ldrb	r3, [r3, #3]
 8007b12:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8007b14:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007b1e:	4618      	mov	r0, r3
 8007b20:	f000 f967 	bl	8007df2 <RTC_ByteToBcd2>
 8007b24:	4603      	mov	r3, r0
 8007b26:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8007b28:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8007b30:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8007b36:	4313      	orrs	r3, r2
 8007b38:	61fb      	str	r3, [r7, #28]
 8007b3a:	e023      	b.n	8007b84 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	689b      	ldr	r3, [r3, #8]
 8007b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d102      	bne.n	8007b50 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	781b      	ldrb	r3, [r3, #0]
 8007b54:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	785b      	ldrb	r3, [r3, #1]
 8007b5a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8007b5c:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8007b5e:	68ba      	ldr	r2, [r7, #8]
 8007b60:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8007b62:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	78db      	ldrb	r3, [r3, #3]
 8007b68:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8007b6a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007b72:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8007b74:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8007b7a:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8007b80:	4313      	orrs	r3, r2
 8007b82:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8007b8c:	4313      	orrs	r3, r2
 8007b8e:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	22ca      	movs	r2, #202	; 0xca
 8007b96:	625a      	str	r2, [r3, #36]	; 0x24
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	2253      	movs	r2, #83	; 0x53
 8007b9e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ba8:	d148      	bne.n	8007c3c <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	689a      	ldr	r2, [r3, #8]
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007bb8:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	689a      	ldr	r2, [r3, #8]
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007bc8:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	68db      	ldr	r3, [r3, #12]
 8007bd0:	b2da      	uxtb	r2, r3
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8007bda:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007bdc:	f7fa fd6e 	bl	80026bc <HAL_GetTick>
 8007be0:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8007be2:	e013      	b.n	8007c0c <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007be4:	f7fa fd6a 	bl	80026bc <HAL_GetTick>
 8007be8:	4602      	mov	r2, r0
 8007bea:	69bb      	ldr	r3, [r7, #24]
 8007bec:	1ad3      	subs	r3, r2, r3
 8007bee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007bf2:	d90b      	bls.n	8007c0c <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	22ff      	movs	r2, #255	; 0xff
 8007bfa:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2203      	movs	r2, #3
 8007c00:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	2200      	movs	r2, #0
 8007c06:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8007c08:	2303      	movs	r3, #3
 8007c0a:	e06a      	b.n	8007ce2 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	68db      	ldr	r3, [r3, #12]
 8007c12:	f003 0301 	and.w	r3, r3, #1
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d0e4      	beq.n	8007be4 <HAL_RTC_SetAlarm+0x14e>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	69fa      	ldr	r2, [r7, #28]
 8007c20:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	697a      	ldr	r2, [r7, #20]
 8007c28:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	689a      	ldr	r2, [r3, #8]
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c38:	609a      	str	r2, [r3, #8]
 8007c3a:	e047      	b.n	8007ccc <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	689a      	ldr	r2, [r3, #8]
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007c4a:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	689a      	ldr	r2, [r3, #8]
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007c5a:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	68db      	ldr	r3, [r3, #12]
 8007c62:	b2da      	uxtb	r2, r3
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f462 7220 	orn	r2, r2, #640	; 0x280
 8007c6c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007c6e:	f7fa fd25 	bl	80026bc <HAL_GetTick>
 8007c72:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8007c74:	e013      	b.n	8007c9e <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007c76:	f7fa fd21 	bl	80026bc <HAL_GetTick>
 8007c7a:	4602      	mov	r2, r0
 8007c7c:	69bb      	ldr	r3, [r7, #24]
 8007c7e:	1ad3      	subs	r3, r2, r3
 8007c80:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007c84:	d90b      	bls.n	8007c9e <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	22ff      	movs	r2, #255	; 0xff
 8007c8c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	2203      	movs	r2, #3
 8007c92:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	2200      	movs	r2, #0
 8007c98:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8007c9a:	2303      	movs	r3, #3
 8007c9c:	e021      	b.n	8007ce2 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	f003 0302 	and.w	r3, r3, #2
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d0e4      	beq.n	8007c76 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	69fa      	ldr	r2, [r7, #28]
 8007cb2:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	697a      	ldr	r2, [r7, #20]
 8007cba:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	689a      	ldr	r2, [r3, #8]
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007cca:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	22ff      	movs	r2, #255	; 0xff
 8007cd2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8007ce0:	2300      	movs	r3, #0
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3724      	adds	r7, #36	; 0x24
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd90      	pop	{r4, r7, pc}

08007cea <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007cea:	b580      	push	{r7, lr}
 8007cec:	b084      	sub	sp, #16
 8007cee:	af00      	add	r7, sp, #0
 8007cf0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	68da      	ldr	r2, [r3, #12]
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007d04:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007d06:	f7fa fcd9 	bl	80026bc <HAL_GetTick>
 8007d0a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007d0c:	e009      	b.n	8007d22 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007d0e:	f7fa fcd5 	bl	80026bc <HAL_GetTick>
 8007d12:	4602      	mov	r2, r0
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	1ad3      	subs	r3, r2, r3
 8007d18:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007d1c:	d901      	bls.n	8007d22 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8007d1e:	2303      	movs	r3, #3
 8007d20:	e007      	b.n	8007d32 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	68db      	ldr	r3, [r3, #12]
 8007d28:	f003 0320 	and.w	r3, r3, #32
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d0ee      	beq.n	8007d0e <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8007d30:	2300      	movs	r3, #0
}
 8007d32:	4618      	mov	r0, r3
 8007d34:	3710      	adds	r7, #16
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bd80      	pop	{r7, pc}

08007d3a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007d3a:	b580      	push	{r7, lr}
 8007d3c:	b084      	sub	sp, #16
 8007d3e:	af00      	add	r7, sp, #0
 8007d40:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007d42:	2300      	movs	r3, #0
 8007d44:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007d46:	2300      	movs	r3, #0
 8007d48:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	68db      	ldr	r3, [r3, #12]
 8007d50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d122      	bne.n	8007d9e <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	68da      	ldr	r2, [r3, #12]
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007d66:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007d68:	f7fa fca8 	bl	80026bc <HAL_GetTick>
 8007d6c:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007d6e:	e00c      	b.n	8007d8a <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007d70:	f7fa fca4 	bl	80026bc <HAL_GetTick>
 8007d74:	4602      	mov	r2, r0
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	1ad3      	subs	r3, r2, r3
 8007d7a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007d7e:	d904      	bls.n	8007d8a <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2204      	movs	r2, #4
 8007d84:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	68db      	ldr	r3, [r3, #12]
 8007d90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d102      	bne.n	8007d9e <RTC_EnterInitMode+0x64>
 8007d98:	7bfb      	ldrb	r3, [r7, #15]
 8007d9a:	2b01      	cmp	r3, #1
 8007d9c:	d1e8      	bne.n	8007d70 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3710      	adds	r7, #16
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b084      	sub	sp, #16
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007db0:	2300      	movs	r3, #0
 8007db2:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	68da      	ldr	r2, [r3, #12]
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007dc2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	689b      	ldr	r3, [r3, #8]
 8007dca:	f003 0320 	and.w	r3, r3, #32
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d10a      	bne.n	8007de8 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007dd2:	6878      	ldr	r0, [r7, #4]
 8007dd4:	f7ff ff89 	bl	8007cea <HAL_RTC_WaitForSynchro>
 8007dd8:	4603      	mov	r3, r0
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d004      	beq.n	8007de8 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2204      	movs	r2, #4
 8007de2:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8007de4:	2301      	movs	r3, #1
 8007de6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8007de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3710      	adds	r7, #16
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}

08007df2 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8007df2:	b480      	push	{r7}
 8007df4:	b085      	sub	sp, #20
 8007df6:	af00      	add	r7, sp, #0
 8007df8:	4603      	mov	r3, r0
 8007dfa:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8007e00:	e005      	b.n	8007e0e <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007e02:	7bfb      	ldrb	r3, [r7, #15]
 8007e04:	3301      	adds	r3, #1
 8007e06:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8007e08:	79fb      	ldrb	r3, [r7, #7]
 8007e0a:	3b0a      	subs	r3, #10
 8007e0c:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8007e0e:	79fb      	ldrb	r3, [r7, #7]
 8007e10:	2b09      	cmp	r3, #9
 8007e12:	d8f6      	bhi.n	8007e02 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8007e14:	7bfb      	ldrb	r3, [r7, #15]
 8007e16:	011b      	lsls	r3, r3, #4
 8007e18:	b2da      	uxtb	r2, r3
 8007e1a:	79fb      	ldrb	r3, [r7, #7]
 8007e1c:	4313      	orrs	r3, r2
 8007e1e:	b2db      	uxtb	r3, r3
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3714      	adds	r7, #20
 8007e24:	46bd      	mov	sp, r7
 8007e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2a:	4770      	bx	lr

08007e2c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b085      	sub	sp, #20
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	4603      	mov	r3, r0
 8007e34:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8007e36:	2300      	movs	r3, #0
 8007e38:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8007e3a:	79fb      	ldrb	r3, [r7, #7]
 8007e3c:	091b      	lsrs	r3, r3, #4
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	461a      	mov	r2, r3
 8007e42:	0092      	lsls	r2, r2, #2
 8007e44:	4413      	add	r3, r2
 8007e46:	005b      	lsls	r3, r3, #1
 8007e48:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8007e4a:	79fb      	ldrb	r3, [r7, #7]
 8007e4c:	f003 030f 	and.w	r3, r3, #15
 8007e50:	b2da      	uxtb	r2, r3
 8007e52:	7bfb      	ldrb	r3, [r7, #15]
 8007e54:	4413      	add	r3, r2
 8007e56:	b2db      	uxtb	r3, r3
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	3714      	adds	r7, #20
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e62:	4770      	bx	lr

08007e64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b082      	sub	sp, #8
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d101      	bne.n	8007e76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007e72:	2301      	movs	r3, #1
 8007e74:	e07b      	b.n	8007f6e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d108      	bne.n	8007e90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	685b      	ldr	r3, [r3, #4]
 8007e82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e86:	d009      	beq.n	8007e9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	61da      	str	r2, [r3, #28]
 8007e8e:	e005      	b.n	8007e9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2200      	movs	r2, #0
 8007e94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d106      	bne.n	8007ebc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f7fa f958 	bl	800216c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2202      	movs	r2, #2
 8007ec0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	681a      	ldr	r2, [r3, #0]
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ed2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007ee4:	431a      	orrs	r2, r3
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	68db      	ldr	r3, [r3, #12]
 8007eea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007eee:	431a      	orrs	r2, r3
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	691b      	ldr	r3, [r3, #16]
 8007ef4:	f003 0302 	and.w	r3, r3, #2
 8007ef8:	431a      	orrs	r2, r3
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	695b      	ldr	r3, [r3, #20]
 8007efe:	f003 0301 	and.w	r3, r3, #1
 8007f02:	431a      	orrs	r2, r3
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	699b      	ldr	r3, [r3, #24]
 8007f08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007f0c:	431a      	orrs	r2, r3
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	69db      	ldr	r3, [r3, #28]
 8007f12:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007f16:	431a      	orrs	r2, r3
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6a1b      	ldr	r3, [r3, #32]
 8007f1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f20:	ea42 0103 	orr.w	r1, r2, r3
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f28:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	430a      	orrs	r2, r1
 8007f32:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	699b      	ldr	r3, [r3, #24]
 8007f38:	0c1b      	lsrs	r3, r3, #16
 8007f3a:	f003 0104 	and.w	r1, r3, #4
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f42:	f003 0210 	and.w	r2, r3, #16
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	430a      	orrs	r2, r1
 8007f4c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	69da      	ldr	r2, [r3, #28]
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007f5c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2200      	movs	r2, #0
 8007f62:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2201      	movs	r2, #1
 8007f68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007f6c:	2300      	movs	r3, #0
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	3708      	adds	r7, #8
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}

08007f76 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f76:	b580      	push	{r7, lr}
 8007f78:	b088      	sub	sp, #32
 8007f7a:	af00      	add	r7, sp, #0
 8007f7c:	60f8      	str	r0, [r7, #12]
 8007f7e:	60b9      	str	r1, [r7, #8]
 8007f80:	603b      	str	r3, [r7, #0]
 8007f82:	4613      	mov	r3, r2
 8007f84:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007f86:	2300      	movs	r3, #0
 8007f88:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d101      	bne.n	8007f98 <HAL_SPI_Transmit+0x22>
 8007f94:	2302      	movs	r3, #2
 8007f96:	e126      	b.n	80081e6 <HAL_SPI_Transmit+0x270>
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	2201      	movs	r2, #1
 8007f9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007fa0:	f7fa fb8c 	bl	80026bc <HAL_GetTick>
 8007fa4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007fa6:	88fb      	ldrh	r3, [r7, #6]
 8007fa8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007fb0:	b2db      	uxtb	r3, r3
 8007fb2:	2b01      	cmp	r3, #1
 8007fb4:	d002      	beq.n	8007fbc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007fb6:	2302      	movs	r3, #2
 8007fb8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007fba:	e10b      	b.n	80081d4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d002      	beq.n	8007fc8 <HAL_SPI_Transmit+0x52>
 8007fc2:	88fb      	ldrh	r3, [r7, #6]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d102      	bne.n	8007fce <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007fc8:	2301      	movs	r3, #1
 8007fca:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007fcc:	e102      	b.n	80081d4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2203      	movs	r2, #3
 8007fd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	68ba      	ldr	r2, [r7, #8]
 8007fe0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	88fa      	ldrh	r2, [r7, #6]
 8007fe6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	88fa      	ldrh	r2, [r7, #6]
 8007fec:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2200      	movs	r2, #0
 8008004:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	2200      	movs	r2, #0
 800800a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	689b      	ldr	r3, [r3, #8]
 8008010:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008014:	d10f      	bne.n	8008036 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	681a      	ldr	r2, [r3, #0]
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008024:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	681a      	ldr	r2, [r3, #0]
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008034:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008040:	2b40      	cmp	r3, #64	; 0x40
 8008042:	d007      	beq.n	8008054 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	681a      	ldr	r2, [r3, #0]
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008052:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	68db      	ldr	r3, [r3, #12]
 8008058:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800805c:	d14b      	bne.n	80080f6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	685b      	ldr	r3, [r3, #4]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d002      	beq.n	800806c <HAL_SPI_Transmit+0xf6>
 8008066:	8afb      	ldrh	r3, [r7, #22]
 8008068:	2b01      	cmp	r3, #1
 800806a:	d13e      	bne.n	80080ea <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008070:	881a      	ldrh	r2, [r3, #0]
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800807c:	1c9a      	adds	r2, r3, #2
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008086:	b29b      	uxth	r3, r3
 8008088:	3b01      	subs	r3, #1
 800808a:	b29a      	uxth	r2, r3
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008090:	e02b      	b.n	80080ea <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	689b      	ldr	r3, [r3, #8]
 8008098:	f003 0302 	and.w	r3, r3, #2
 800809c:	2b02      	cmp	r3, #2
 800809e:	d112      	bne.n	80080c6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080a4:	881a      	ldrh	r2, [r3, #0]
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080b0:	1c9a      	adds	r2, r3, #2
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80080ba:	b29b      	uxth	r3, r3
 80080bc:	3b01      	subs	r3, #1
 80080be:	b29a      	uxth	r2, r3
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	86da      	strh	r2, [r3, #54]	; 0x36
 80080c4:	e011      	b.n	80080ea <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80080c6:	f7fa faf9 	bl	80026bc <HAL_GetTick>
 80080ca:	4602      	mov	r2, r0
 80080cc:	69bb      	ldr	r3, [r7, #24]
 80080ce:	1ad3      	subs	r3, r2, r3
 80080d0:	683a      	ldr	r2, [r7, #0]
 80080d2:	429a      	cmp	r2, r3
 80080d4:	d803      	bhi.n	80080de <HAL_SPI_Transmit+0x168>
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080dc:	d102      	bne.n	80080e4 <HAL_SPI_Transmit+0x16e>
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d102      	bne.n	80080ea <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80080e4:	2303      	movs	r3, #3
 80080e6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80080e8:	e074      	b.n	80081d4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80080ee:	b29b      	uxth	r3, r3
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d1ce      	bne.n	8008092 <HAL_SPI_Transmit+0x11c>
 80080f4:	e04c      	b.n	8008190 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d002      	beq.n	8008104 <HAL_SPI_Transmit+0x18e>
 80080fe:	8afb      	ldrh	r3, [r7, #22]
 8008100:	2b01      	cmp	r3, #1
 8008102:	d140      	bne.n	8008186 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	330c      	adds	r3, #12
 800810e:	7812      	ldrb	r2, [r2, #0]
 8008110:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008116:	1c5a      	adds	r2, r3, #1
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008120:	b29b      	uxth	r3, r3
 8008122:	3b01      	subs	r3, #1
 8008124:	b29a      	uxth	r2, r3
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800812a:	e02c      	b.n	8008186 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	689b      	ldr	r3, [r3, #8]
 8008132:	f003 0302 	and.w	r3, r3, #2
 8008136:	2b02      	cmp	r3, #2
 8008138:	d113      	bne.n	8008162 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	330c      	adds	r3, #12
 8008144:	7812      	ldrb	r2, [r2, #0]
 8008146:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800814c:	1c5a      	adds	r2, r3, #1
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008156:	b29b      	uxth	r3, r3
 8008158:	3b01      	subs	r3, #1
 800815a:	b29a      	uxth	r2, r3
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	86da      	strh	r2, [r3, #54]	; 0x36
 8008160:	e011      	b.n	8008186 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008162:	f7fa faab 	bl	80026bc <HAL_GetTick>
 8008166:	4602      	mov	r2, r0
 8008168:	69bb      	ldr	r3, [r7, #24]
 800816a:	1ad3      	subs	r3, r2, r3
 800816c:	683a      	ldr	r2, [r7, #0]
 800816e:	429a      	cmp	r2, r3
 8008170:	d803      	bhi.n	800817a <HAL_SPI_Transmit+0x204>
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008178:	d102      	bne.n	8008180 <HAL_SPI_Transmit+0x20a>
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d102      	bne.n	8008186 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8008180:	2303      	movs	r3, #3
 8008182:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008184:	e026      	b.n	80081d4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800818a:	b29b      	uxth	r3, r3
 800818c:	2b00      	cmp	r3, #0
 800818e:	d1cd      	bne.n	800812c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008190:	69ba      	ldr	r2, [r7, #24]
 8008192:	6839      	ldr	r1, [r7, #0]
 8008194:	68f8      	ldr	r0, [r7, #12]
 8008196:	f000 fa55 	bl	8008644 <SPI_EndRxTxTransaction>
 800819a:	4603      	mov	r3, r0
 800819c:	2b00      	cmp	r3, #0
 800819e:	d002      	beq.n	80081a6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2220      	movs	r2, #32
 80081a4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	689b      	ldr	r3, [r3, #8]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d10a      	bne.n	80081c4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80081ae:	2300      	movs	r3, #0
 80081b0:	613b      	str	r3, [r7, #16]
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	68db      	ldr	r3, [r3, #12]
 80081b8:	613b      	str	r3, [r7, #16]
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	613b      	str	r3, [r7, #16]
 80081c2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d002      	beq.n	80081d2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80081cc:	2301      	movs	r3, #1
 80081ce:	77fb      	strb	r3, [r7, #31]
 80081d0:	e000      	b.n	80081d4 <HAL_SPI_Transmit+0x25e>
  }

error:
 80081d2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2201      	movs	r2, #1
 80081d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2200      	movs	r2, #0
 80081e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80081e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	3720      	adds	r7, #32
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}

080081ee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80081ee:	b580      	push	{r7, lr}
 80081f0:	b08c      	sub	sp, #48	; 0x30
 80081f2:	af00      	add	r7, sp, #0
 80081f4:	60f8      	str	r0, [r7, #12]
 80081f6:	60b9      	str	r1, [r7, #8]
 80081f8:	607a      	str	r2, [r7, #4]
 80081fa:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80081fc:	2301      	movs	r3, #1
 80081fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008200:	2300      	movs	r3, #0
 8008202:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800820c:	2b01      	cmp	r3, #1
 800820e:	d101      	bne.n	8008214 <HAL_SPI_TransmitReceive+0x26>
 8008210:	2302      	movs	r3, #2
 8008212:	e18a      	b.n	800852a <HAL_SPI_TransmitReceive+0x33c>
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	2201      	movs	r2, #1
 8008218:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800821c:	f7fa fa4e 	bl	80026bc <HAL_GetTick>
 8008220:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008228:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	685b      	ldr	r3, [r3, #4]
 8008230:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008232:	887b      	ldrh	r3, [r7, #2]
 8008234:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008236:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800823a:	2b01      	cmp	r3, #1
 800823c:	d00f      	beq.n	800825e <HAL_SPI_TransmitReceive+0x70>
 800823e:	69fb      	ldr	r3, [r7, #28]
 8008240:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008244:	d107      	bne.n	8008256 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	689b      	ldr	r3, [r3, #8]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d103      	bne.n	8008256 <HAL_SPI_TransmitReceive+0x68>
 800824e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008252:	2b04      	cmp	r3, #4
 8008254:	d003      	beq.n	800825e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008256:	2302      	movs	r3, #2
 8008258:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800825c:	e15b      	b.n	8008516 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d005      	beq.n	8008270 <HAL_SPI_TransmitReceive+0x82>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d002      	beq.n	8008270 <HAL_SPI_TransmitReceive+0x82>
 800826a:	887b      	ldrh	r3, [r7, #2]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d103      	bne.n	8008278 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008270:	2301      	movs	r3, #1
 8008272:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008276:	e14e      	b.n	8008516 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800827e:	b2db      	uxtb	r3, r3
 8008280:	2b04      	cmp	r3, #4
 8008282:	d003      	beq.n	800828c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	2205      	movs	r2, #5
 8008288:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2200      	movs	r2, #0
 8008290:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	687a      	ldr	r2, [r7, #4]
 8008296:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	887a      	ldrh	r2, [r7, #2]
 800829c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	887a      	ldrh	r2, [r7, #2]
 80082a2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	68ba      	ldr	r2, [r7, #8]
 80082a8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	887a      	ldrh	r2, [r7, #2]
 80082ae:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	887a      	ldrh	r2, [r7, #2]
 80082b4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	2200      	movs	r2, #0
 80082ba:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	2200      	movs	r2, #0
 80082c0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082cc:	2b40      	cmp	r3, #64	; 0x40
 80082ce:	d007      	beq.n	80082e0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	681a      	ldr	r2, [r3, #0]
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80082de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	68db      	ldr	r3, [r3, #12]
 80082e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80082e8:	d178      	bne.n	80083dc <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	685b      	ldr	r3, [r3, #4]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d002      	beq.n	80082f8 <HAL_SPI_TransmitReceive+0x10a>
 80082f2:	8b7b      	ldrh	r3, [r7, #26]
 80082f4:	2b01      	cmp	r3, #1
 80082f6:	d166      	bne.n	80083c6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082fc:	881a      	ldrh	r2, [r3, #0]
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008308:	1c9a      	adds	r2, r3, #2
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008312:	b29b      	uxth	r3, r3
 8008314:	3b01      	subs	r3, #1
 8008316:	b29a      	uxth	r2, r3
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800831c:	e053      	b.n	80083c6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	689b      	ldr	r3, [r3, #8]
 8008324:	f003 0302 	and.w	r3, r3, #2
 8008328:	2b02      	cmp	r3, #2
 800832a:	d11b      	bne.n	8008364 <HAL_SPI_TransmitReceive+0x176>
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008330:	b29b      	uxth	r3, r3
 8008332:	2b00      	cmp	r3, #0
 8008334:	d016      	beq.n	8008364 <HAL_SPI_TransmitReceive+0x176>
 8008336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008338:	2b01      	cmp	r3, #1
 800833a:	d113      	bne.n	8008364 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008340:	881a      	ldrh	r2, [r3, #0]
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800834c:	1c9a      	adds	r2, r3, #2
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008356:	b29b      	uxth	r3, r3
 8008358:	3b01      	subs	r3, #1
 800835a:	b29a      	uxth	r2, r3
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008360:	2300      	movs	r3, #0
 8008362:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	f003 0301 	and.w	r3, r3, #1
 800836e:	2b01      	cmp	r3, #1
 8008370:	d119      	bne.n	80083a6 <HAL_SPI_TransmitReceive+0x1b8>
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008376:	b29b      	uxth	r3, r3
 8008378:	2b00      	cmp	r3, #0
 800837a:	d014      	beq.n	80083a6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	68da      	ldr	r2, [r3, #12]
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008386:	b292      	uxth	r2, r2
 8008388:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800838e:	1c9a      	adds	r2, r3, #2
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008398:	b29b      	uxth	r3, r3
 800839a:	3b01      	subs	r3, #1
 800839c:	b29a      	uxth	r2, r3
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80083a2:	2301      	movs	r3, #1
 80083a4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80083a6:	f7fa f989 	bl	80026bc <HAL_GetTick>
 80083aa:	4602      	mov	r2, r0
 80083ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ae:	1ad3      	subs	r3, r2, r3
 80083b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80083b2:	429a      	cmp	r2, r3
 80083b4:	d807      	bhi.n	80083c6 <HAL_SPI_TransmitReceive+0x1d8>
 80083b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083bc:	d003      	beq.n	80083c6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80083be:	2303      	movs	r3, #3
 80083c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80083c4:	e0a7      	b.n	8008516 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083ca:	b29b      	uxth	r3, r3
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d1a6      	bne.n	800831e <HAL_SPI_TransmitReceive+0x130>
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80083d4:	b29b      	uxth	r3, r3
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d1a1      	bne.n	800831e <HAL_SPI_TransmitReceive+0x130>
 80083da:	e07c      	b.n	80084d6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d002      	beq.n	80083ea <HAL_SPI_TransmitReceive+0x1fc>
 80083e4:	8b7b      	ldrh	r3, [r7, #26]
 80083e6:	2b01      	cmp	r3, #1
 80083e8:	d16b      	bne.n	80084c2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	330c      	adds	r3, #12
 80083f4:	7812      	ldrb	r2, [r2, #0]
 80083f6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083fc:	1c5a      	adds	r2, r3, #1
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008406:	b29b      	uxth	r3, r3
 8008408:	3b01      	subs	r3, #1
 800840a:	b29a      	uxth	r2, r3
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008410:	e057      	b.n	80084c2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	689b      	ldr	r3, [r3, #8]
 8008418:	f003 0302 	and.w	r3, r3, #2
 800841c:	2b02      	cmp	r3, #2
 800841e:	d11c      	bne.n	800845a <HAL_SPI_TransmitReceive+0x26c>
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008424:	b29b      	uxth	r3, r3
 8008426:	2b00      	cmp	r3, #0
 8008428:	d017      	beq.n	800845a <HAL_SPI_TransmitReceive+0x26c>
 800842a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800842c:	2b01      	cmp	r3, #1
 800842e:	d114      	bne.n	800845a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	330c      	adds	r3, #12
 800843a:	7812      	ldrb	r2, [r2, #0]
 800843c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008442:	1c5a      	adds	r2, r3, #1
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800844c:	b29b      	uxth	r3, r3
 800844e:	3b01      	subs	r3, #1
 8008450:	b29a      	uxth	r2, r3
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008456:	2300      	movs	r3, #0
 8008458:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	689b      	ldr	r3, [r3, #8]
 8008460:	f003 0301 	and.w	r3, r3, #1
 8008464:	2b01      	cmp	r3, #1
 8008466:	d119      	bne.n	800849c <HAL_SPI_TransmitReceive+0x2ae>
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800846c:	b29b      	uxth	r3, r3
 800846e:	2b00      	cmp	r3, #0
 8008470:	d014      	beq.n	800849c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	68da      	ldr	r2, [r3, #12]
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800847c:	b2d2      	uxtb	r2, r2
 800847e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008484:	1c5a      	adds	r2, r3, #1
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800848e:	b29b      	uxth	r3, r3
 8008490:	3b01      	subs	r3, #1
 8008492:	b29a      	uxth	r2, r3
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008498:	2301      	movs	r3, #1
 800849a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800849c:	f7fa f90e 	bl	80026bc <HAL_GetTick>
 80084a0:	4602      	mov	r2, r0
 80084a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084a4:	1ad3      	subs	r3, r2, r3
 80084a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80084a8:	429a      	cmp	r2, r3
 80084aa:	d803      	bhi.n	80084b4 <HAL_SPI_TransmitReceive+0x2c6>
 80084ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084b2:	d102      	bne.n	80084ba <HAL_SPI_TransmitReceive+0x2cc>
 80084b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d103      	bne.n	80084c2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80084ba:	2303      	movs	r3, #3
 80084bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80084c0:	e029      	b.n	8008516 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d1a2      	bne.n	8008412 <HAL_SPI_TransmitReceive+0x224>
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d19d      	bne.n	8008412 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80084d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80084d8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80084da:	68f8      	ldr	r0, [r7, #12]
 80084dc:	f000 f8b2 	bl	8008644 <SPI_EndRxTxTransaction>
 80084e0:	4603      	mov	r3, r0
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d006      	beq.n	80084f4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80084e6:	2301      	movs	r3, #1
 80084e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	2220      	movs	r2, #32
 80084f0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80084f2:	e010      	b.n	8008516 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	689b      	ldr	r3, [r3, #8]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d10b      	bne.n	8008514 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80084fc:	2300      	movs	r3, #0
 80084fe:	617b      	str	r3, [r7, #20]
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	68db      	ldr	r3, [r3, #12]
 8008506:	617b      	str	r3, [r7, #20]
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	689b      	ldr	r3, [r3, #8]
 800850e:	617b      	str	r3, [r7, #20]
 8008510:	697b      	ldr	r3, [r7, #20]
 8008512:	e000      	b.n	8008516 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8008514:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	2201      	movs	r2, #1
 800851a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	2200      	movs	r2, #0
 8008522:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008526:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800852a:	4618      	mov	r0, r3
 800852c:	3730      	adds	r7, #48	; 0x30
 800852e:	46bd      	mov	sp, r7
 8008530:	bd80      	pop	{r7, pc}
	...

08008534 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b088      	sub	sp, #32
 8008538:	af00      	add	r7, sp, #0
 800853a:	60f8      	str	r0, [r7, #12]
 800853c:	60b9      	str	r1, [r7, #8]
 800853e:	603b      	str	r3, [r7, #0]
 8008540:	4613      	mov	r3, r2
 8008542:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008544:	f7fa f8ba 	bl	80026bc <HAL_GetTick>
 8008548:	4602      	mov	r2, r0
 800854a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800854c:	1a9b      	subs	r3, r3, r2
 800854e:	683a      	ldr	r2, [r7, #0]
 8008550:	4413      	add	r3, r2
 8008552:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008554:	f7fa f8b2 	bl	80026bc <HAL_GetTick>
 8008558:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800855a:	4b39      	ldr	r3, [pc, #228]	; (8008640 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	015b      	lsls	r3, r3, #5
 8008560:	0d1b      	lsrs	r3, r3, #20
 8008562:	69fa      	ldr	r2, [r7, #28]
 8008564:	fb02 f303 	mul.w	r3, r2, r3
 8008568:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800856a:	e054      	b.n	8008616 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008572:	d050      	beq.n	8008616 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008574:	f7fa f8a2 	bl	80026bc <HAL_GetTick>
 8008578:	4602      	mov	r2, r0
 800857a:	69bb      	ldr	r3, [r7, #24]
 800857c:	1ad3      	subs	r3, r2, r3
 800857e:	69fa      	ldr	r2, [r7, #28]
 8008580:	429a      	cmp	r2, r3
 8008582:	d902      	bls.n	800858a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008584:	69fb      	ldr	r3, [r7, #28]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d13d      	bne.n	8008606 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	685a      	ldr	r2, [r3, #4]
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008598:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	685b      	ldr	r3, [r3, #4]
 800859e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80085a2:	d111      	bne.n	80085c8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	689b      	ldr	r3, [r3, #8]
 80085a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085ac:	d004      	beq.n	80085b8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	689b      	ldr	r3, [r3, #8]
 80085b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085b6:	d107      	bne.n	80085c8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	681a      	ldr	r2, [r3, #0]
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80085c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085d0:	d10f      	bne.n	80085f2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	681a      	ldr	r2, [r3, #0]
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80085e0:	601a      	str	r2, [r3, #0]
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	681a      	ldr	r2, [r3, #0]
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80085f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2201      	movs	r2, #1
 80085f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	2200      	movs	r2, #0
 80085fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008602:	2303      	movs	r3, #3
 8008604:	e017      	b.n	8008636 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008606:	697b      	ldr	r3, [r7, #20]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d101      	bne.n	8008610 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800860c:	2300      	movs	r3, #0
 800860e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	3b01      	subs	r3, #1
 8008614:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	689a      	ldr	r2, [r3, #8]
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	4013      	ands	r3, r2
 8008620:	68ba      	ldr	r2, [r7, #8]
 8008622:	429a      	cmp	r2, r3
 8008624:	bf0c      	ite	eq
 8008626:	2301      	moveq	r3, #1
 8008628:	2300      	movne	r3, #0
 800862a:	b2db      	uxtb	r3, r3
 800862c:	461a      	mov	r2, r3
 800862e:	79fb      	ldrb	r3, [r7, #7]
 8008630:	429a      	cmp	r2, r3
 8008632:	d19b      	bne.n	800856c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008634:	2300      	movs	r3, #0
}
 8008636:	4618      	mov	r0, r3
 8008638:	3720      	adds	r7, #32
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}
 800863e:	bf00      	nop
 8008640:	20000004 	.word	0x20000004

08008644 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b088      	sub	sp, #32
 8008648:	af02      	add	r7, sp, #8
 800864a:	60f8      	str	r0, [r7, #12]
 800864c:	60b9      	str	r1, [r7, #8]
 800864e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008650:	4b1b      	ldr	r3, [pc, #108]	; (80086c0 <SPI_EndRxTxTransaction+0x7c>)
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a1b      	ldr	r2, [pc, #108]	; (80086c4 <SPI_EndRxTxTransaction+0x80>)
 8008656:	fba2 2303 	umull	r2, r3, r2, r3
 800865a:	0d5b      	lsrs	r3, r3, #21
 800865c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008660:	fb02 f303 	mul.w	r3, r2, r3
 8008664:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	685b      	ldr	r3, [r3, #4]
 800866a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800866e:	d112      	bne.n	8008696 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	9300      	str	r3, [sp, #0]
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	2200      	movs	r2, #0
 8008678:	2180      	movs	r1, #128	; 0x80
 800867a:	68f8      	ldr	r0, [r7, #12]
 800867c:	f7ff ff5a 	bl	8008534 <SPI_WaitFlagStateUntilTimeout>
 8008680:	4603      	mov	r3, r0
 8008682:	2b00      	cmp	r3, #0
 8008684:	d016      	beq.n	80086b4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800868a:	f043 0220 	orr.w	r2, r3, #32
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008692:	2303      	movs	r3, #3
 8008694:	e00f      	b.n	80086b6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008696:	697b      	ldr	r3, [r7, #20]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d00a      	beq.n	80086b2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800869c:	697b      	ldr	r3, [r7, #20]
 800869e:	3b01      	subs	r3, #1
 80086a0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	689b      	ldr	r3, [r3, #8]
 80086a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086ac:	2b80      	cmp	r3, #128	; 0x80
 80086ae:	d0f2      	beq.n	8008696 <SPI_EndRxTxTransaction+0x52>
 80086b0:	e000      	b.n	80086b4 <SPI_EndRxTxTransaction+0x70>
        break;
 80086b2:	bf00      	nop
  }

  return HAL_OK;
 80086b4:	2300      	movs	r3, #0
}
 80086b6:	4618      	mov	r0, r3
 80086b8:	3718      	adds	r7, #24
 80086ba:	46bd      	mov	sp, r7
 80086bc:	bd80      	pop	{r7, pc}
 80086be:	bf00      	nop
 80086c0:	20000004 	.word	0x20000004
 80086c4:	165e9f81 	.word	0x165e9f81

080086c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b082      	sub	sp, #8
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d101      	bne.n	80086da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80086d6:	2301      	movs	r3, #1
 80086d8:	e041      	b.n	800875e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086e0:	b2db      	uxtb	r3, r3
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d106      	bne.n	80086f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	2200      	movs	r2, #0
 80086ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f7f9 fdb4 	bl	800225c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2202      	movs	r2, #2
 80086f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681a      	ldr	r2, [r3, #0]
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	3304      	adds	r3, #4
 8008704:	4619      	mov	r1, r3
 8008706:	4610      	mov	r0, r2
 8008708:	f000 fa96 	bl	8008c38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2201      	movs	r2, #1
 8008710:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2201      	movs	r2, #1
 8008718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2201      	movs	r2, #1
 8008720:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2201      	movs	r2, #1
 8008728:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2201      	movs	r2, #1
 8008730:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2201      	movs	r2, #1
 8008738:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2201      	movs	r2, #1
 8008740:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2201      	movs	r2, #1
 8008748:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2201      	movs	r2, #1
 8008750:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2201      	movs	r2, #1
 8008758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800875c:	2300      	movs	r3, #0
}
 800875e:	4618      	mov	r0, r3
 8008760:	3708      	adds	r7, #8
 8008762:	46bd      	mov	sp, r7
 8008764:	bd80      	pop	{r7, pc}
	...

08008768 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008768:	b480      	push	{r7}
 800876a:	b085      	sub	sp, #20
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008776:	b2db      	uxtb	r3, r3
 8008778:	2b01      	cmp	r3, #1
 800877a:	d001      	beq.n	8008780 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800877c:	2301      	movs	r3, #1
 800877e:	e04e      	b.n	800881e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2202      	movs	r2, #2
 8008784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	68da      	ldr	r2, [r3, #12]
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f042 0201 	orr.w	r2, r2, #1
 8008796:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a23      	ldr	r2, [pc, #140]	; (800882c <HAL_TIM_Base_Start_IT+0xc4>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d022      	beq.n	80087e8 <HAL_TIM_Base_Start_IT+0x80>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087aa:	d01d      	beq.n	80087e8 <HAL_TIM_Base_Start_IT+0x80>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a1f      	ldr	r2, [pc, #124]	; (8008830 <HAL_TIM_Base_Start_IT+0xc8>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d018      	beq.n	80087e8 <HAL_TIM_Base_Start_IT+0x80>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	4a1e      	ldr	r2, [pc, #120]	; (8008834 <HAL_TIM_Base_Start_IT+0xcc>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d013      	beq.n	80087e8 <HAL_TIM_Base_Start_IT+0x80>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4a1c      	ldr	r2, [pc, #112]	; (8008838 <HAL_TIM_Base_Start_IT+0xd0>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d00e      	beq.n	80087e8 <HAL_TIM_Base_Start_IT+0x80>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4a1b      	ldr	r2, [pc, #108]	; (800883c <HAL_TIM_Base_Start_IT+0xd4>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d009      	beq.n	80087e8 <HAL_TIM_Base_Start_IT+0x80>
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a19      	ldr	r2, [pc, #100]	; (8008840 <HAL_TIM_Base_Start_IT+0xd8>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d004      	beq.n	80087e8 <HAL_TIM_Base_Start_IT+0x80>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	4a18      	ldr	r2, [pc, #96]	; (8008844 <HAL_TIM_Base_Start_IT+0xdc>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d111      	bne.n	800880c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	689b      	ldr	r3, [r3, #8]
 80087ee:	f003 0307 	and.w	r3, r3, #7
 80087f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	2b06      	cmp	r3, #6
 80087f8:	d010      	beq.n	800881c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	681a      	ldr	r2, [r3, #0]
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f042 0201 	orr.w	r2, r2, #1
 8008808:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800880a:	e007      	b.n	800881c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	681a      	ldr	r2, [r3, #0]
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f042 0201 	orr.w	r2, r2, #1
 800881a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800881c:	2300      	movs	r3, #0
}
 800881e:	4618      	mov	r0, r3
 8008820:	3714      	adds	r7, #20
 8008822:	46bd      	mov	sp, r7
 8008824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008828:	4770      	bx	lr
 800882a:	bf00      	nop
 800882c:	40010000 	.word	0x40010000
 8008830:	40000400 	.word	0x40000400
 8008834:	40000800 	.word	0x40000800
 8008838:	40000c00 	.word	0x40000c00
 800883c:	40010400 	.word	0x40010400
 8008840:	40014000 	.word	0x40014000
 8008844:	40001800 	.word	0x40001800

08008848 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b082      	sub	sp, #8
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	691b      	ldr	r3, [r3, #16]
 8008856:	f003 0302 	and.w	r3, r3, #2
 800885a:	2b02      	cmp	r3, #2
 800885c:	d122      	bne.n	80088a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	68db      	ldr	r3, [r3, #12]
 8008864:	f003 0302 	and.w	r3, r3, #2
 8008868:	2b02      	cmp	r3, #2
 800886a:	d11b      	bne.n	80088a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f06f 0202 	mvn.w	r2, #2
 8008874:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2201      	movs	r2, #1
 800887a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	699b      	ldr	r3, [r3, #24]
 8008882:	f003 0303 	and.w	r3, r3, #3
 8008886:	2b00      	cmp	r3, #0
 8008888:	d003      	beq.n	8008892 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f000 f9b5 	bl	8008bfa <HAL_TIM_IC_CaptureCallback>
 8008890:	e005      	b.n	800889e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f000 f9a7 	bl	8008be6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 f9b8 	bl	8008c0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2200      	movs	r2, #0
 80088a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	691b      	ldr	r3, [r3, #16]
 80088aa:	f003 0304 	and.w	r3, r3, #4
 80088ae:	2b04      	cmp	r3, #4
 80088b0:	d122      	bne.n	80088f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	68db      	ldr	r3, [r3, #12]
 80088b8:	f003 0304 	and.w	r3, r3, #4
 80088bc:	2b04      	cmp	r3, #4
 80088be:	d11b      	bne.n	80088f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f06f 0204 	mvn.w	r2, #4
 80088c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2202      	movs	r2, #2
 80088ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	699b      	ldr	r3, [r3, #24]
 80088d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d003      	beq.n	80088e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f000 f98b 	bl	8008bfa <HAL_TIM_IC_CaptureCallback>
 80088e4:	e005      	b.n	80088f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f000 f97d 	bl	8008be6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f000 f98e 	bl	8008c0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2200      	movs	r2, #0
 80088f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	691b      	ldr	r3, [r3, #16]
 80088fe:	f003 0308 	and.w	r3, r3, #8
 8008902:	2b08      	cmp	r3, #8
 8008904:	d122      	bne.n	800894c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	68db      	ldr	r3, [r3, #12]
 800890c:	f003 0308 	and.w	r3, r3, #8
 8008910:	2b08      	cmp	r3, #8
 8008912:	d11b      	bne.n	800894c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f06f 0208 	mvn.w	r2, #8
 800891c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2204      	movs	r2, #4
 8008922:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	69db      	ldr	r3, [r3, #28]
 800892a:	f003 0303 	and.w	r3, r3, #3
 800892e:	2b00      	cmp	r3, #0
 8008930:	d003      	beq.n	800893a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f000 f961 	bl	8008bfa <HAL_TIM_IC_CaptureCallback>
 8008938:	e005      	b.n	8008946 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f000 f953 	bl	8008be6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008940:	6878      	ldr	r0, [r7, #4]
 8008942:	f000 f964 	bl	8008c0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2200      	movs	r2, #0
 800894a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	691b      	ldr	r3, [r3, #16]
 8008952:	f003 0310 	and.w	r3, r3, #16
 8008956:	2b10      	cmp	r3, #16
 8008958:	d122      	bne.n	80089a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	68db      	ldr	r3, [r3, #12]
 8008960:	f003 0310 	and.w	r3, r3, #16
 8008964:	2b10      	cmp	r3, #16
 8008966:	d11b      	bne.n	80089a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f06f 0210 	mvn.w	r2, #16
 8008970:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2208      	movs	r2, #8
 8008976:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	69db      	ldr	r3, [r3, #28]
 800897e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008982:	2b00      	cmp	r3, #0
 8008984:	d003      	beq.n	800898e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f000 f937 	bl	8008bfa <HAL_TIM_IC_CaptureCallback>
 800898c:	e005      	b.n	800899a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800898e:	6878      	ldr	r0, [r7, #4]
 8008990:	f000 f929 	bl	8008be6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f000 f93a 	bl	8008c0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2200      	movs	r2, #0
 800899e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	691b      	ldr	r3, [r3, #16]
 80089a6:	f003 0301 	and.w	r3, r3, #1
 80089aa:	2b01      	cmp	r3, #1
 80089ac:	d10e      	bne.n	80089cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	68db      	ldr	r3, [r3, #12]
 80089b4:	f003 0301 	and.w	r3, r3, #1
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d107      	bne.n	80089cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f06f 0201 	mvn.w	r2, #1
 80089c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80089c6:	6878      	ldr	r0, [r7, #4]
 80089c8:	f7f9 fa60 	bl	8001e8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	691b      	ldr	r3, [r3, #16]
 80089d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089d6:	2b80      	cmp	r3, #128	; 0x80
 80089d8:	d10e      	bne.n	80089f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	68db      	ldr	r3, [r3, #12]
 80089e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089e4:	2b80      	cmp	r3, #128	; 0x80
 80089e6:	d107      	bne.n	80089f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80089f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f000 fae0 	bl	8008fb8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	691b      	ldr	r3, [r3, #16]
 80089fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a02:	2b40      	cmp	r3, #64	; 0x40
 8008a04:	d10e      	bne.n	8008a24 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	68db      	ldr	r3, [r3, #12]
 8008a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a10:	2b40      	cmp	r3, #64	; 0x40
 8008a12:	d107      	bne.n	8008a24 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008a1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f000 f8ff 	bl	8008c22 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	691b      	ldr	r3, [r3, #16]
 8008a2a:	f003 0320 	and.w	r3, r3, #32
 8008a2e:	2b20      	cmp	r3, #32
 8008a30:	d10e      	bne.n	8008a50 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	68db      	ldr	r3, [r3, #12]
 8008a38:	f003 0320 	and.w	r3, r3, #32
 8008a3c:	2b20      	cmp	r3, #32
 8008a3e:	d107      	bne.n	8008a50 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f06f 0220 	mvn.w	r2, #32
 8008a48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f000 faaa 	bl	8008fa4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008a50:	bf00      	nop
 8008a52:	3708      	adds	r7, #8
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}

08008a58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b084      	sub	sp, #16
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008a62:	2300      	movs	r3, #0
 8008a64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a6c:	2b01      	cmp	r3, #1
 8008a6e:	d101      	bne.n	8008a74 <HAL_TIM_ConfigClockSource+0x1c>
 8008a70:	2302      	movs	r3, #2
 8008a72:	e0b4      	b.n	8008bde <HAL_TIM_ConfigClockSource+0x186>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2201      	movs	r2, #1
 8008a78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2202      	movs	r2, #2
 8008a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	689b      	ldr	r3, [r3, #8]
 8008a8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008a92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008a9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	68ba      	ldr	r2, [r7, #8]
 8008aa2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008aac:	d03e      	beq.n	8008b2c <HAL_TIM_ConfigClockSource+0xd4>
 8008aae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008ab2:	f200 8087 	bhi.w	8008bc4 <HAL_TIM_ConfigClockSource+0x16c>
 8008ab6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008aba:	f000 8086 	beq.w	8008bca <HAL_TIM_ConfigClockSource+0x172>
 8008abe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ac2:	d87f      	bhi.n	8008bc4 <HAL_TIM_ConfigClockSource+0x16c>
 8008ac4:	2b70      	cmp	r3, #112	; 0x70
 8008ac6:	d01a      	beq.n	8008afe <HAL_TIM_ConfigClockSource+0xa6>
 8008ac8:	2b70      	cmp	r3, #112	; 0x70
 8008aca:	d87b      	bhi.n	8008bc4 <HAL_TIM_ConfigClockSource+0x16c>
 8008acc:	2b60      	cmp	r3, #96	; 0x60
 8008ace:	d050      	beq.n	8008b72 <HAL_TIM_ConfigClockSource+0x11a>
 8008ad0:	2b60      	cmp	r3, #96	; 0x60
 8008ad2:	d877      	bhi.n	8008bc4 <HAL_TIM_ConfigClockSource+0x16c>
 8008ad4:	2b50      	cmp	r3, #80	; 0x50
 8008ad6:	d03c      	beq.n	8008b52 <HAL_TIM_ConfigClockSource+0xfa>
 8008ad8:	2b50      	cmp	r3, #80	; 0x50
 8008ada:	d873      	bhi.n	8008bc4 <HAL_TIM_ConfigClockSource+0x16c>
 8008adc:	2b40      	cmp	r3, #64	; 0x40
 8008ade:	d058      	beq.n	8008b92 <HAL_TIM_ConfigClockSource+0x13a>
 8008ae0:	2b40      	cmp	r3, #64	; 0x40
 8008ae2:	d86f      	bhi.n	8008bc4 <HAL_TIM_ConfigClockSource+0x16c>
 8008ae4:	2b30      	cmp	r3, #48	; 0x30
 8008ae6:	d064      	beq.n	8008bb2 <HAL_TIM_ConfigClockSource+0x15a>
 8008ae8:	2b30      	cmp	r3, #48	; 0x30
 8008aea:	d86b      	bhi.n	8008bc4 <HAL_TIM_ConfigClockSource+0x16c>
 8008aec:	2b20      	cmp	r3, #32
 8008aee:	d060      	beq.n	8008bb2 <HAL_TIM_ConfigClockSource+0x15a>
 8008af0:	2b20      	cmp	r3, #32
 8008af2:	d867      	bhi.n	8008bc4 <HAL_TIM_ConfigClockSource+0x16c>
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d05c      	beq.n	8008bb2 <HAL_TIM_ConfigClockSource+0x15a>
 8008af8:	2b10      	cmp	r3, #16
 8008afa:	d05a      	beq.n	8008bb2 <HAL_TIM_ConfigClockSource+0x15a>
 8008afc:	e062      	b.n	8008bc4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6818      	ldr	r0, [r3, #0]
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	6899      	ldr	r1, [r3, #8]
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	685a      	ldr	r2, [r3, #4]
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	68db      	ldr	r3, [r3, #12]
 8008b0e:	f000 f9ad 	bl	8008e6c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	689b      	ldr	r3, [r3, #8]
 8008b18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008b20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	68ba      	ldr	r2, [r7, #8]
 8008b28:	609a      	str	r2, [r3, #8]
      break;
 8008b2a:	e04f      	b.n	8008bcc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	6818      	ldr	r0, [r3, #0]
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	6899      	ldr	r1, [r3, #8]
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	685a      	ldr	r2, [r3, #4]
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	68db      	ldr	r3, [r3, #12]
 8008b3c:	f000 f996 	bl	8008e6c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	689a      	ldr	r2, [r3, #8]
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008b4e:	609a      	str	r2, [r3, #8]
      break;
 8008b50:	e03c      	b.n	8008bcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6818      	ldr	r0, [r3, #0]
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	6859      	ldr	r1, [r3, #4]
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	68db      	ldr	r3, [r3, #12]
 8008b5e:	461a      	mov	r2, r3
 8008b60:	f000 f90a 	bl	8008d78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	2150      	movs	r1, #80	; 0x50
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	f000 f963 	bl	8008e36 <TIM_ITRx_SetConfig>
      break;
 8008b70:	e02c      	b.n	8008bcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6818      	ldr	r0, [r3, #0]
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	6859      	ldr	r1, [r3, #4]
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	68db      	ldr	r3, [r3, #12]
 8008b7e:	461a      	mov	r2, r3
 8008b80:	f000 f929 	bl	8008dd6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	2160      	movs	r1, #96	; 0x60
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f000 f953 	bl	8008e36 <TIM_ITRx_SetConfig>
      break;
 8008b90:	e01c      	b.n	8008bcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6818      	ldr	r0, [r3, #0]
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	6859      	ldr	r1, [r3, #4]
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	68db      	ldr	r3, [r3, #12]
 8008b9e:	461a      	mov	r2, r3
 8008ba0:	f000 f8ea 	bl	8008d78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	2140      	movs	r1, #64	; 0x40
 8008baa:	4618      	mov	r0, r3
 8008bac:	f000 f943 	bl	8008e36 <TIM_ITRx_SetConfig>
      break;
 8008bb0:	e00c      	b.n	8008bcc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681a      	ldr	r2, [r3, #0]
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	4619      	mov	r1, r3
 8008bbc:	4610      	mov	r0, r2
 8008bbe:	f000 f93a 	bl	8008e36 <TIM_ITRx_SetConfig>
      break;
 8008bc2:	e003      	b.n	8008bcc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	73fb      	strb	r3, [r7, #15]
      break;
 8008bc8:	e000      	b.n	8008bcc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008bca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2201      	movs	r2, #1
 8008bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008bdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3710      	adds	r7, #16
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}

08008be6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008be6:	b480      	push	{r7}
 8008be8:	b083      	sub	sp, #12
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008bee:	bf00      	nop
 8008bf0:	370c      	adds	r7, #12
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf8:	4770      	bx	lr

08008bfa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008bfa:	b480      	push	{r7}
 8008bfc:	b083      	sub	sp, #12
 8008bfe:	af00      	add	r7, sp, #0
 8008c00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008c02:	bf00      	nop
 8008c04:	370c      	adds	r7, #12
 8008c06:	46bd      	mov	sp, r7
 8008c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0c:	4770      	bx	lr

08008c0e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008c0e:	b480      	push	{r7}
 8008c10:	b083      	sub	sp, #12
 8008c12:	af00      	add	r7, sp, #0
 8008c14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008c16:	bf00      	nop
 8008c18:	370c      	adds	r7, #12
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c20:	4770      	bx	lr

08008c22 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008c22:	b480      	push	{r7}
 8008c24:	b083      	sub	sp, #12
 8008c26:	af00      	add	r7, sp, #0
 8008c28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008c2a:	bf00      	nop
 8008c2c:	370c      	adds	r7, #12
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c34:	4770      	bx	lr
	...

08008c38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008c38:	b480      	push	{r7}
 8008c3a:	b085      	sub	sp, #20
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
 8008c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	4a40      	ldr	r2, [pc, #256]	; (8008d4c <TIM_Base_SetConfig+0x114>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d013      	beq.n	8008c78 <TIM_Base_SetConfig+0x40>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c56:	d00f      	beq.n	8008c78 <TIM_Base_SetConfig+0x40>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	4a3d      	ldr	r2, [pc, #244]	; (8008d50 <TIM_Base_SetConfig+0x118>)
 8008c5c:	4293      	cmp	r3, r2
 8008c5e:	d00b      	beq.n	8008c78 <TIM_Base_SetConfig+0x40>
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	4a3c      	ldr	r2, [pc, #240]	; (8008d54 <TIM_Base_SetConfig+0x11c>)
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d007      	beq.n	8008c78 <TIM_Base_SetConfig+0x40>
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	4a3b      	ldr	r2, [pc, #236]	; (8008d58 <TIM_Base_SetConfig+0x120>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d003      	beq.n	8008c78 <TIM_Base_SetConfig+0x40>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	4a3a      	ldr	r2, [pc, #232]	; (8008d5c <TIM_Base_SetConfig+0x124>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d108      	bne.n	8008c8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	685b      	ldr	r3, [r3, #4]
 8008c84:	68fa      	ldr	r2, [r7, #12]
 8008c86:	4313      	orrs	r3, r2
 8008c88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	4a2f      	ldr	r2, [pc, #188]	; (8008d4c <TIM_Base_SetConfig+0x114>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d02b      	beq.n	8008cea <TIM_Base_SetConfig+0xb2>
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c98:	d027      	beq.n	8008cea <TIM_Base_SetConfig+0xb2>
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	4a2c      	ldr	r2, [pc, #176]	; (8008d50 <TIM_Base_SetConfig+0x118>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d023      	beq.n	8008cea <TIM_Base_SetConfig+0xb2>
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	4a2b      	ldr	r2, [pc, #172]	; (8008d54 <TIM_Base_SetConfig+0x11c>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d01f      	beq.n	8008cea <TIM_Base_SetConfig+0xb2>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	4a2a      	ldr	r2, [pc, #168]	; (8008d58 <TIM_Base_SetConfig+0x120>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d01b      	beq.n	8008cea <TIM_Base_SetConfig+0xb2>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	4a29      	ldr	r2, [pc, #164]	; (8008d5c <TIM_Base_SetConfig+0x124>)
 8008cb6:	4293      	cmp	r3, r2
 8008cb8:	d017      	beq.n	8008cea <TIM_Base_SetConfig+0xb2>
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	4a28      	ldr	r2, [pc, #160]	; (8008d60 <TIM_Base_SetConfig+0x128>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d013      	beq.n	8008cea <TIM_Base_SetConfig+0xb2>
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	4a27      	ldr	r2, [pc, #156]	; (8008d64 <TIM_Base_SetConfig+0x12c>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d00f      	beq.n	8008cea <TIM_Base_SetConfig+0xb2>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	4a26      	ldr	r2, [pc, #152]	; (8008d68 <TIM_Base_SetConfig+0x130>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d00b      	beq.n	8008cea <TIM_Base_SetConfig+0xb2>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	4a25      	ldr	r2, [pc, #148]	; (8008d6c <TIM_Base_SetConfig+0x134>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d007      	beq.n	8008cea <TIM_Base_SetConfig+0xb2>
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	4a24      	ldr	r2, [pc, #144]	; (8008d70 <TIM_Base_SetConfig+0x138>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d003      	beq.n	8008cea <TIM_Base_SetConfig+0xb2>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	4a23      	ldr	r2, [pc, #140]	; (8008d74 <TIM_Base_SetConfig+0x13c>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d108      	bne.n	8008cfc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008cf0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	68db      	ldr	r3, [r3, #12]
 8008cf6:	68fa      	ldr	r2, [r7, #12]
 8008cf8:	4313      	orrs	r3, r2
 8008cfa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	695b      	ldr	r3, [r3, #20]
 8008d06:	4313      	orrs	r3, r2
 8008d08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	68fa      	ldr	r2, [r7, #12]
 8008d0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	689a      	ldr	r2, [r3, #8]
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	681a      	ldr	r2, [r3, #0]
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	4a0a      	ldr	r2, [pc, #40]	; (8008d4c <TIM_Base_SetConfig+0x114>)
 8008d24:	4293      	cmp	r3, r2
 8008d26:	d003      	beq.n	8008d30 <TIM_Base_SetConfig+0xf8>
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	4a0c      	ldr	r2, [pc, #48]	; (8008d5c <TIM_Base_SetConfig+0x124>)
 8008d2c:	4293      	cmp	r3, r2
 8008d2e:	d103      	bne.n	8008d38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	691a      	ldr	r2, [r3, #16]
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2201      	movs	r2, #1
 8008d3c:	615a      	str	r2, [r3, #20]
}
 8008d3e:	bf00      	nop
 8008d40:	3714      	adds	r7, #20
 8008d42:	46bd      	mov	sp, r7
 8008d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d48:	4770      	bx	lr
 8008d4a:	bf00      	nop
 8008d4c:	40010000 	.word	0x40010000
 8008d50:	40000400 	.word	0x40000400
 8008d54:	40000800 	.word	0x40000800
 8008d58:	40000c00 	.word	0x40000c00
 8008d5c:	40010400 	.word	0x40010400
 8008d60:	40014000 	.word	0x40014000
 8008d64:	40014400 	.word	0x40014400
 8008d68:	40014800 	.word	0x40014800
 8008d6c:	40001800 	.word	0x40001800
 8008d70:	40001c00 	.word	0x40001c00
 8008d74:	40002000 	.word	0x40002000

08008d78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b087      	sub	sp, #28
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	60f8      	str	r0, [r7, #12]
 8008d80:	60b9      	str	r1, [r7, #8]
 8008d82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	6a1b      	ldr	r3, [r3, #32]
 8008d88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	6a1b      	ldr	r3, [r3, #32]
 8008d8e:	f023 0201 	bic.w	r2, r3, #1
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	699b      	ldr	r3, [r3, #24]
 8008d9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008d9c:	693b      	ldr	r3, [r7, #16]
 8008d9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008da2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	011b      	lsls	r3, r3, #4
 8008da8:	693a      	ldr	r2, [r7, #16]
 8008daa:	4313      	orrs	r3, r2
 8008dac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	f023 030a 	bic.w	r3, r3, #10
 8008db4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008db6:	697a      	ldr	r2, [r7, #20]
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	4313      	orrs	r3, r2
 8008dbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	693a      	ldr	r2, [r7, #16]
 8008dc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	697a      	ldr	r2, [r7, #20]
 8008dc8:	621a      	str	r2, [r3, #32]
}
 8008dca:	bf00      	nop
 8008dcc:	371c      	adds	r7, #28
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd4:	4770      	bx	lr

08008dd6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008dd6:	b480      	push	{r7}
 8008dd8:	b087      	sub	sp, #28
 8008dda:	af00      	add	r7, sp, #0
 8008ddc:	60f8      	str	r0, [r7, #12]
 8008dde:	60b9      	str	r1, [r7, #8]
 8008de0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	6a1b      	ldr	r3, [r3, #32]
 8008de6:	f023 0210 	bic.w	r2, r3, #16
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	699b      	ldr	r3, [r3, #24]
 8008df2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	6a1b      	ldr	r3, [r3, #32]
 8008df8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008e00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	031b      	lsls	r3, r3, #12
 8008e06:	697a      	ldr	r2, [r7, #20]
 8008e08:	4313      	orrs	r3, r2
 8008e0a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008e12:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	011b      	lsls	r3, r3, #4
 8008e18:	693a      	ldr	r2, [r7, #16]
 8008e1a:	4313      	orrs	r3, r2
 8008e1c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	697a      	ldr	r2, [r7, #20]
 8008e22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	693a      	ldr	r2, [r7, #16]
 8008e28:	621a      	str	r2, [r3, #32]
}
 8008e2a:	bf00      	nop
 8008e2c:	371c      	adds	r7, #28
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e34:	4770      	bx	lr

08008e36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008e36:	b480      	push	{r7}
 8008e38:	b085      	sub	sp, #20
 8008e3a:	af00      	add	r7, sp, #0
 8008e3c:	6078      	str	r0, [r7, #4]
 8008e3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	689b      	ldr	r3, [r3, #8]
 8008e44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008e4e:	683a      	ldr	r2, [r7, #0]
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	4313      	orrs	r3, r2
 8008e54:	f043 0307 	orr.w	r3, r3, #7
 8008e58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	68fa      	ldr	r2, [r7, #12]
 8008e5e:	609a      	str	r2, [r3, #8]
}
 8008e60:	bf00      	nop
 8008e62:	3714      	adds	r7, #20
 8008e64:	46bd      	mov	sp, r7
 8008e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6a:	4770      	bx	lr

08008e6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b087      	sub	sp, #28
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	60f8      	str	r0, [r7, #12]
 8008e74:	60b9      	str	r1, [r7, #8]
 8008e76:	607a      	str	r2, [r7, #4]
 8008e78:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	689b      	ldr	r3, [r3, #8]
 8008e7e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e80:	697b      	ldr	r3, [r7, #20]
 8008e82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008e86:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	021a      	lsls	r2, r3, #8
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	431a      	orrs	r2, r3
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	4313      	orrs	r3, r2
 8008e94:	697a      	ldr	r2, [r7, #20]
 8008e96:	4313      	orrs	r3, r2
 8008e98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	697a      	ldr	r2, [r7, #20]
 8008e9e:	609a      	str	r2, [r3, #8]
}
 8008ea0:	bf00      	nop
 8008ea2:	371c      	adds	r7, #28
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eaa:	4770      	bx	lr

08008eac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008eac:	b480      	push	{r7}
 8008eae:	b085      	sub	sp, #20
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
 8008eb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ebc:	2b01      	cmp	r3, #1
 8008ebe:	d101      	bne.n	8008ec4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008ec0:	2302      	movs	r3, #2
 8008ec2:	e05a      	b.n	8008f7a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2201      	movs	r2, #1
 8008ec8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2202      	movs	r2, #2
 8008ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	685b      	ldr	r3, [r3, #4]
 8008eda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	689b      	ldr	r3, [r3, #8]
 8008ee2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008eea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	68fa      	ldr	r2, [r7, #12]
 8008ef2:	4313      	orrs	r3, r2
 8008ef4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	68fa      	ldr	r2, [r7, #12]
 8008efc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4a21      	ldr	r2, [pc, #132]	; (8008f88 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d022      	beq.n	8008f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f10:	d01d      	beq.n	8008f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	4a1d      	ldr	r2, [pc, #116]	; (8008f8c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008f18:	4293      	cmp	r3, r2
 8008f1a:	d018      	beq.n	8008f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4a1b      	ldr	r2, [pc, #108]	; (8008f90 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d013      	beq.n	8008f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4a1a      	ldr	r2, [pc, #104]	; (8008f94 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d00e      	beq.n	8008f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	4a18      	ldr	r2, [pc, #96]	; (8008f98 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008f36:	4293      	cmp	r3, r2
 8008f38:	d009      	beq.n	8008f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	4a17      	ldr	r2, [pc, #92]	; (8008f9c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d004      	beq.n	8008f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	4a15      	ldr	r2, [pc, #84]	; (8008fa0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d10c      	bne.n	8008f68 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008f4e:	68bb      	ldr	r3, [r7, #8]
 8008f50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008f54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	68ba      	ldr	r2, [r7, #8]
 8008f5c:	4313      	orrs	r3, r2
 8008f5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	68ba      	ldr	r2, [r7, #8]
 8008f66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2201      	movs	r2, #1
 8008f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2200      	movs	r2, #0
 8008f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008f78:	2300      	movs	r3, #0
}
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	3714      	adds	r7, #20
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f84:	4770      	bx	lr
 8008f86:	bf00      	nop
 8008f88:	40010000 	.word	0x40010000
 8008f8c:	40000400 	.word	0x40000400
 8008f90:	40000800 	.word	0x40000800
 8008f94:	40000c00 	.word	0x40000c00
 8008f98:	40010400 	.word	0x40010400
 8008f9c:	40014000 	.word	0x40014000
 8008fa0:	40001800 	.word	0x40001800

08008fa4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008fa4:	b480      	push	{r7}
 8008fa6:	b083      	sub	sp, #12
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008fac:	bf00      	nop
 8008fae:	370c      	adds	r7, #12
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb6:	4770      	bx	lr

08008fb8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b083      	sub	sp, #12
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008fc0:	bf00      	nop
 8008fc2:	370c      	adds	r7, #12
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fca:	4770      	bx	lr

08008fcc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b082      	sub	sp, #8
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d101      	bne.n	8008fde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008fda:	2301      	movs	r3, #1
 8008fdc:	e03f      	b.n	800905e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008fe4:	b2db      	uxtb	r3, r3
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d106      	bne.n	8008ff8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2200      	movs	r2, #0
 8008fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f7f9 f970 	bl	80022d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2224      	movs	r2, #36	; 0x24
 8008ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	68da      	ldr	r2, [r3, #12]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800900e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009010:	6878      	ldr	r0, [r7, #4]
 8009012:	f000 f929 	bl	8009268 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	691a      	ldr	r2, [r3, #16]
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009024:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	695a      	ldr	r2, [r3, #20]
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009034:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	68da      	ldr	r2, [r3, #12]
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009044:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2200      	movs	r2, #0
 800904a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2220      	movs	r2, #32
 8009050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2220      	movs	r2, #32
 8009058:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800905c:	2300      	movs	r3, #0
}
 800905e:	4618      	mov	r0, r3
 8009060:	3708      	adds	r7, #8
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}

08009066 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009066:	b580      	push	{r7, lr}
 8009068:	b08a      	sub	sp, #40	; 0x28
 800906a:	af02      	add	r7, sp, #8
 800906c:	60f8      	str	r0, [r7, #12]
 800906e:	60b9      	str	r1, [r7, #8]
 8009070:	603b      	str	r3, [r7, #0]
 8009072:	4613      	mov	r3, r2
 8009074:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009076:	2300      	movs	r3, #0
 8009078:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009080:	b2db      	uxtb	r3, r3
 8009082:	2b20      	cmp	r3, #32
 8009084:	d17c      	bne.n	8009180 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d002      	beq.n	8009092 <HAL_UART_Transmit+0x2c>
 800908c:	88fb      	ldrh	r3, [r7, #6]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d101      	bne.n	8009096 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009092:	2301      	movs	r3, #1
 8009094:	e075      	b.n	8009182 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800909c:	2b01      	cmp	r3, #1
 800909e:	d101      	bne.n	80090a4 <HAL_UART_Transmit+0x3e>
 80090a0:	2302      	movs	r3, #2
 80090a2:	e06e      	b.n	8009182 <HAL_UART_Transmit+0x11c>
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	2201      	movs	r2, #1
 80090a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2200      	movs	r2, #0
 80090b0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2221      	movs	r2, #33	; 0x21
 80090b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80090ba:	f7f9 faff 	bl	80026bc <HAL_GetTick>
 80090be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	88fa      	ldrh	r2, [r7, #6]
 80090c4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	88fa      	ldrh	r2, [r7, #6]
 80090ca:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	689b      	ldr	r3, [r3, #8]
 80090d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80090d4:	d108      	bne.n	80090e8 <HAL_UART_Transmit+0x82>
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	691b      	ldr	r3, [r3, #16]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d104      	bne.n	80090e8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80090de:	2300      	movs	r3, #0
 80090e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	61bb      	str	r3, [r7, #24]
 80090e6:	e003      	b.n	80090f0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80090ec:	2300      	movs	r3, #0
 80090ee:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	2200      	movs	r2, #0
 80090f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80090f8:	e02a      	b.n	8009150 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	9300      	str	r3, [sp, #0]
 80090fe:	697b      	ldr	r3, [r7, #20]
 8009100:	2200      	movs	r2, #0
 8009102:	2180      	movs	r1, #128	; 0x80
 8009104:	68f8      	ldr	r0, [r7, #12]
 8009106:	f000 f840 	bl	800918a <UART_WaitOnFlagUntilTimeout>
 800910a:	4603      	mov	r3, r0
 800910c:	2b00      	cmp	r3, #0
 800910e:	d001      	beq.n	8009114 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009110:	2303      	movs	r3, #3
 8009112:	e036      	b.n	8009182 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009114:	69fb      	ldr	r3, [r7, #28]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d10b      	bne.n	8009132 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800911a:	69bb      	ldr	r3, [r7, #24]
 800911c:	881b      	ldrh	r3, [r3, #0]
 800911e:	461a      	mov	r2, r3
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009128:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800912a:	69bb      	ldr	r3, [r7, #24]
 800912c:	3302      	adds	r3, #2
 800912e:	61bb      	str	r3, [r7, #24]
 8009130:	e007      	b.n	8009142 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009132:	69fb      	ldr	r3, [r7, #28]
 8009134:	781a      	ldrb	r2, [r3, #0]
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800913c:	69fb      	ldr	r3, [r7, #28]
 800913e:	3301      	adds	r3, #1
 8009140:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009146:	b29b      	uxth	r3, r3
 8009148:	3b01      	subs	r3, #1
 800914a:	b29a      	uxth	r2, r3
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009154:	b29b      	uxth	r3, r3
 8009156:	2b00      	cmp	r3, #0
 8009158:	d1cf      	bne.n	80090fa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	9300      	str	r3, [sp, #0]
 800915e:	697b      	ldr	r3, [r7, #20]
 8009160:	2200      	movs	r2, #0
 8009162:	2140      	movs	r1, #64	; 0x40
 8009164:	68f8      	ldr	r0, [r7, #12]
 8009166:	f000 f810 	bl	800918a <UART_WaitOnFlagUntilTimeout>
 800916a:	4603      	mov	r3, r0
 800916c:	2b00      	cmp	r3, #0
 800916e:	d001      	beq.n	8009174 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009170:	2303      	movs	r3, #3
 8009172:	e006      	b.n	8009182 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	2220      	movs	r2, #32
 8009178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800917c:	2300      	movs	r3, #0
 800917e:	e000      	b.n	8009182 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009180:	2302      	movs	r3, #2
  }
}
 8009182:	4618      	mov	r0, r3
 8009184:	3720      	adds	r7, #32
 8009186:	46bd      	mov	sp, r7
 8009188:	bd80      	pop	{r7, pc}

0800918a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800918a:	b580      	push	{r7, lr}
 800918c:	b090      	sub	sp, #64	; 0x40
 800918e:	af00      	add	r7, sp, #0
 8009190:	60f8      	str	r0, [r7, #12]
 8009192:	60b9      	str	r1, [r7, #8]
 8009194:	603b      	str	r3, [r7, #0]
 8009196:	4613      	mov	r3, r2
 8009198:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800919a:	e050      	b.n	800923e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800919c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800919e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091a2:	d04c      	beq.n	800923e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80091a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d007      	beq.n	80091ba <UART_WaitOnFlagUntilTimeout+0x30>
 80091aa:	f7f9 fa87 	bl	80026bc <HAL_GetTick>
 80091ae:	4602      	mov	r2, r0
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	1ad3      	subs	r3, r2, r3
 80091b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80091b6:	429a      	cmp	r2, r3
 80091b8:	d241      	bcs.n	800923e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	330c      	adds	r3, #12
 80091c0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091c4:	e853 3f00 	ldrex	r3, [r3]
 80091c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80091ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091cc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80091d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	330c      	adds	r3, #12
 80091d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80091da:	637a      	str	r2, [r7, #52]	; 0x34
 80091dc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091de:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80091e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80091e2:	e841 2300 	strex	r3, r2, [r1]
 80091e6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80091e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d1e5      	bne.n	80091ba <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	3314      	adds	r3, #20
 80091f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091f6:	697b      	ldr	r3, [r7, #20]
 80091f8:	e853 3f00 	ldrex	r3, [r3]
 80091fc:	613b      	str	r3, [r7, #16]
   return(result);
 80091fe:	693b      	ldr	r3, [r7, #16]
 8009200:	f023 0301 	bic.w	r3, r3, #1
 8009204:	63bb      	str	r3, [r7, #56]	; 0x38
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	3314      	adds	r3, #20
 800920c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800920e:	623a      	str	r2, [r7, #32]
 8009210:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009212:	69f9      	ldr	r1, [r7, #28]
 8009214:	6a3a      	ldr	r2, [r7, #32]
 8009216:	e841 2300 	strex	r3, r2, [r1]
 800921a:	61bb      	str	r3, [r7, #24]
   return(result);
 800921c:	69bb      	ldr	r3, [r7, #24]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d1e5      	bne.n	80091ee <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	2220      	movs	r2, #32
 8009226:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2220      	movs	r2, #32
 800922e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	2200      	movs	r2, #0
 8009236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800923a:	2303      	movs	r3, #3
 800923c:	e00f      	b.n	800925e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	681a      	ldr	r2, [r3, #0]
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	4013      	ands	r3, r2
 8009248:	68ba      	ldr	r2, [r7, #8]
 800924a:	429a      	cmp	r2, r3
 800924c:	bf0c      	ite	eq
 800924e:	2301      	moveq	r3, #1
 8009250:	2300      	movne	r3, #0
 8009252:	b2db      	uxtb	r3, r3
 8009254:	461a      	mov	r2, r3
 8009256:	79fb      	ldrb	r3, [r7, #7]
 8009258:	429a      	cmp	r2, r3
 800925a:	d09f      	beq.n	800919c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800925c:	2300      	movs	r3, #0
}
 800925e:	4618      	mov	r0, r3
 8009260:	3740      	adds	r7, #64	; 0x40
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}
	...

08009268 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009268:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800926c:	b0c0      	sub	sp, #256	; 0x100
 800926e:	af00      	add	r7, sp, #0
 8009270:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	691b      	ldr	r3, [r3, #16]
 800927c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009284:	68d9      	ldr	r1, [r3, #12]
 8009286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800928a:	681a      	ldr	r2, [r3, #0]
 800928c:	ea40 0301 	orr.w	r3, r0, r1
 8009290:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009296:	689a      	ldr	r2, [r3, #8]
 8009298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800929c:	691b      	ldr	r3, [r3, #16]
 800929e:	431a      	orrs	r2, r3
 80092a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092a4:	695b      	ldr	r3, [r3, #20]
 80092a6:	431a      	orrs	r2, r3
 80092a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092ac:	69db      	ldr	r3, [r3, #28]
 80092ae:	4313      	orrs	r3, r2
 80092b0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80092b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	68db      	ldr	r3, [r3, #12]
 80092bc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80092c0:	f021 010c 	bic.w	r1, r1, #12
 80092c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092c8:	681a      	ldr	r2, [r3, #0]
 80092ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80092ce:	430b      	orrs	r3, r1
 80092d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80092d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	695b      	ldr	r3, [r3, #20]
 80092da:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80092de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092e2:	6999      	ldr	r1, [r3, #24]
 80092e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092e8:	681a      	ldr	r2, [r3, #0]
 80092ea:	ea40 0301 	orr.w	r3, r0, r1
 80092ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80092f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092f4:	681a      	ldr	r2, [r3, #0]
 80092f6:	4b8f      	ldr	r3, [pc, #572]	; (8009534 <UART_SetConfig+0x2cc>)
 80092f8:	429a      	cmp	r2, r3
 80092fa:	d005      	beq.n	8009308 <UART_SetConfig+0xa0>
 80092fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009300:	681a      	ldr	r2, [r3, #0]
 8009302:	4b8d      	ldr	r3, [pc, #564]	; (8009538 <UART_SetConfig+0x2d0>)
 8009304:	429a      	cmp	r2, r3
 8009306:	d104      	bne.n	8009312 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009308:	f7fd f946 	bl	8006598 <HAL_RCC_GetPCLK2Freq>
 800930c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009310:	e003      	b.n	800931a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009312:	f7fd f92d 	bl	8006570 <HAL_RCC_GetPCLK1Freq>
 8009316:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800931a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800931e:	69db      	ldr	r3, [r3, #28]
 8009320:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009324:	f040 810c 	bne.w	8009540 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009328:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800932c:	2200      	movs	r2, #0
 800932e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009332:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009336:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800933a:	4622      	mov	r2, r4
 800933c:	462b      	mov	r3, r5
 800933e:	1891      	adds	r1, r2, r2
 8009340:	65b9      	str	r1, [r7, #88]	; 0x58
 8009342:	415b      	adcs	r3, r3
 8009344:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009346:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800934a:	4621      	mov	r1, r4
 800934c:	eb12 0801 	adds.w	r8, r2, r1
 8009350:	4629      	mov	r1, r5
 8009352:	eb43 0901 	adc.w	r9, r3, r1
 8009356:	f04f 0200 	mov.w	r2, #0
 800935a:	f04f 0300 	mov.w	r3, #0
 800935e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009362:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009366:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800936a:	4690      	mov	r8, r2
 800936c:	4699      	mov	r9, r3
 800936e:	4623      	mov	r3, r4
 8009370:	eb18 0303 	adds.w	r3, r8, r3
 8009374:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009378:	462b      	mov	r3, r5
 800937a:	eb49 0303 	adc.w	r3, r9, r3
 800937e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009382:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009386:	685b      	ldr	r3, [r3, #4]
 8009388:	2200      	movs	r2, #0
 800938a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800938e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009392:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009396:	460b      	mov	r3, r1
 8009398:	18db      	adds	r3, r3, r3
 800939a:	653b      	str	r3, [r7, #80]	; 0x50
 800939c:	4613      	mov	r3, r2
 800939e:	eb42 0303 	adc.w	r3, r2, r3
 80093a2:	657b      	str	r3, [r7, #84]	; 0x54
 80093a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80093a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80093ac:	f7f7 fc1c 	bl	8000be8 <__aeabi_uldivmod>
 80093b0:	4602      	mov	r2, r0
 80093b2:	460b      	mov	r3, r1
 80093b4:	4b61      	ldr	r3, [pc, #388]	; (800953c <UART_SetConfig+0x2d4>)
 80093b6:	fba3 2302 	umull	r2, r3, r3, r2
 80093ba:	095b      	lsrs	r3, r3, #5
 80093bc:	011c      	lsls	r4, r3, #4
 80093be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80093c2:	2200      	movs	r2, #0
 80093c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80093c8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80093cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80093d0:	4642      	mov	r2, r8
 80093d2:	464b      	mov	r3, r9
 80093d4:	1891      	adds	r1, r2, r2
 80093d6:	64b9      	str	r1, [r7, #72]	; 0x48
 80093d8:	415b      	adcs	r3, r3
 80093da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80093dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80093e0:	4641      	mov	r1, r8
 80093e2:	eb12 0a01 	adds.w	sl, r2, r1
 80093e6:	4649      	mov	r1, r9
 80093e8:	eb43 0b01 	adc.w	fp, r3, r1
 80093ec:	f04f 0200 	mov.w	r2, #0
 80093f0:	f04f 0300 	mov.w	r3, #0
 80093f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80093f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80093fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009400:	4692      	mov	sl, r2
 8009402:	469b      	mov	fp, r3
 8009404:	4643      	mov	r3, r8
 8009406:	eb1a 0303 	adds.w	r3, sl, r3
 800940a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800940e:	464b      	mov	r3, r9
 8009410:	eb4b 0303 	adc.w	r3, fp, r3
 8009414:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800941c:	685b      	ldr	r3, [r3, #4]
 800941e:	2200      	movs	r2, #0
 8009420:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009424:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009428:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800942c:	460b      	mov	r3, r1
 800942e:	18db      	adds	r3, r3, r3
 8009430:	643b      	str	r3, [r7, #64]	; 0x40
 8009432:	4613      	mov	r3, r2
 8009434:	eb42 0303 	adc.w	r3, r2, r3
 8009438:	647b      	str	r3, [r7, #68]	; 0x44
 800943a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800943e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009442:	f7f7 fbd1 	bl	8000be8 <__aeabi_uldivmod>
 8009446:	4602      	mov	r2, r0
 8009448:	460b      	mov	r3, r1
 800944a:	4611      	mov	r1, r2
 800944c:	4b3b      	ldr	r3, [pc, #236]	; (800953c <UART_SetConfig+0x2d4>)
 800944e:	fba3 2301 	umull	r2, r3, r3, r1
 8009452:	095b      	lsrs	r3, r3, #5
 8009454:	2264      	movs	r2, #100	; 0x64
 8009456:	fb02 f303 	mul.w	r3, r2, r3
 800945a:	1acb      	subs	r3, r1, r3
 800945c:	00db      	lsls	r3, r3, #3
 800945e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009462:	4b36      	ldr	r3, [pc, #216]	; (800953c <UART_SetConfig+0x2d4>)
 8009464:	fba3 2302 	umull	r2, r3, r3, r2
 8009468:	095b      	lsrs	r3, r3, #5
 800946a:	005b      	lsls	r3, r3, #1
 800946c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009470:	441c      	add	r4, r3
 8009472:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009476:	2200      	movs	r2, #0
 8009478:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800947c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009480:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009484:	4642      	mov	r2, r8
 8009486:	464b      	mov	r3, r9
 8009488:	1891      	adds	r1, r2, r2
 800948a:	63b9      	str	r1, [r7, #56]	; 0x38
 800948c:	415b      	adcs	r3, r3
 800948e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009490:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009494:	4641      	mov	r1, r8
 8009496:	1851      	adds	r1, r2, r1
 8009498:	6339      	str	r1, [r7, #48]	; 0x30
 800949a:	4649      	mov	r1, r9
 800949c:	414b      	adcs	r3, r1
 800949e:	637b      	str	r3, [r7, #52]	; 0x34
 80094a0:	f04f 0200 	mov.w	r2, #0
 80094a4:	f04f 0300 	mov.w	r3, #0
 80094a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80094ac:	4659      	mov	r1, fp
 80094ae:	00cb      	lsls	r3, r1, #3
 80094b0:	4651      	mov	r1, sl
 80094b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80094b6:	4651      	mov	r1, sl
 80094b8:	00ca      	lsls	r2, r1, #3
 80094ba:	4610      	mov	r0, r2
 80094bc:	4619      	mov	r1, r3
 80094be:	4603      	mov	r3, r0
 80094c0:	4642      	mov	r2, r8
 80094c2:	189b      	adds	r3, r3, r2
 80094c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80094c8:	464b      	mov	r3, r9
 80094ca:	460a      	mov	r2, r1
 80094cc:	eb42 0303 	adc.w	r3, r2, r3
 80094d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80094d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094d8:	685b      	ldr	r3, [r3, #4]
 80094da:	2200      	movs	r2, #0
 80094dc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80094e0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80094e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80094e8:	460b      	mov	r3, r1
 80094ea:	18db      	adds	r3, r3, r3
 80094ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80094ee:	4613      	mov	r3, r2
 80094f0:	eb42 0303 	adc.w	r3, r2, r3
 80094f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80094f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80094fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80094fe:	f7f7 fb73 	bl	8000be8 <__aeabi_uldivmod>
 8009502:	4602      	mov	r2, r0
 8009504:	460b      	mov	r3, r1
 8009506:	4b0d      	ldr	r3, [pc, #52]	; (800953c <UART_SetConfig+0x2d4>)
 8009508:	fba3 1302 	umull	r1, r3, r3, r2
 800950c:	095b      	lsrs	r3, r3, #5
 800950e:	2164      	movs	r1, #100	; 0x64
 8009510:	fb01 f303 	mul.w	r3, r1, r3
 8009514:	1ad3      	subs	r3, r2, r3
 8009516:	00db      	lsls	r3, r3, #3
 8009518:	3332      	adds	r3, #50	; 0x32
 800951a:	4a08      	ldr	r2, [pc, #32]	; (800953c <UART_SetConfig+0x2d4>)
 800951c:	fba2 2303 	umull	r2, r3, r2, r3
 8009520:	095b      	lsrs	r3, r3, #5
 8009522:	f003 0207 	and.w	r2, r3, #7
 8009526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4422      	add	r2, r4
 800952e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009530:	e106      	b.n	8009740 <UART_SetConfig+0x4d8>
 8009532:	bf00      	nop
 8009534:	40011000 	.word	0x40011000
 8009538:	40011400 	.word	0x40011400
 800953c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009540:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009544:	2200      	movs	r2, #0
 8009546:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800954a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800954e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009552:	4642      	mov	r2, r8
 8009554:	464b      	mov	r3, r9
 8009556:	1891      	adds	r1, r2, r2
 8009558:	6239      	str	r1, [r7, #32]
 800955a:	415b      	adcs	r3, r3
 800955c:	627b      	str	r3, [r7, #36]	; 0x24
 800955e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009562:	4641      	mov	r1, r8
 8009564:	1854      	adds	r4, r2, r1
 8009566:	4649      	mov	r1, r9
 8009568:	eb43 0501 	adc.w	r5, r3, r1
 800956c:	f04f 0200 	mov.w	r2, #0
 8009570:	f04f 0300 	mov.w	r3, #0
 8009574:	00eb      	lsls	r3, r5, #3
 8009576:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800957a:	00e2      	lsls	r2, r4, #3
 800957c:	4614      	mov	r4, r2
 800957e:	461d      	mov	r5, r3
 8009580:	4643      	mov	r3, r8
 8009582:	18e3      	adds	r3, r4, r3
 8009584:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009588:	464b      	mov	r3, r9
 800958a:	eb45 0303 	adc.w	r3, r5, r3
 800958e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009592:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009596:	685b      	ldr	r3, [r3, #4]
 8009598:	2200      	movs	r2, #0
 800959a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800959e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80095a2:	f04f 0200 	mov.w	r2, #0
 80095a6:	f04f 0300 	mov.w	r3, #0
 80095aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80095ae:	4629      	mov	r1, r5
 80095b0:	008b      	lsls	r3, r1, #2
 80095b2:	4621      	mov	r1, r4
 80095b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80095b8:	4621      	mov	r1, r4
 80095ba:	008a      	lsls	r2, r1, #2
 80095bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80095c0:	f7f7 fb12 	bl	8000be8 <__aeabi_uldivmod>
 80095c4:	4602      	mov	r2, r0
 80095c6:	460b      	mov	r3, r1
 80095c8:	4b60      	ldr	r3, [pc, #384]	; (800974c <UART_SetConfig+0x4e4>)
 80095ca:	fba3 2302 	umull	r2, r3, r3, r2
 80095ce:	095b      	lsrs	r3, r3, #5
 80095d0:	011c      	lsls	r4, r3, #4
 80095d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80095d6:	2200      	movs	r2, #0
 80095d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80095dc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80095e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80095e4:	4642      	mov	r2, r8
 80095e6:	464b      	mov	r3, r9
 80095e8:	1891      	adds	r1, r2, r2
 80095ea:	61b9      	str	r1, [r7, #24]
 80095ec:	415b      	adcs	r3, r3
 80095ee:	61fb      	str	r3, [r7, #28]
 80095f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80095f4:	4641      	mov	r1, r8
 80095f6:	1851      	adds	r1, r2, r1
 80095f8:	6139      	str	r1, [r7, #16]
 80095fa:	4649      	mov	r1, r9
 80095fc:	414b      	adcs	r3, r1
 80095fe:	617b      	str	r3, [r7, #20]
 8009600:	f04f 0200 	mov.w	r2, #0
 8009604:	f04f 0300 	mov.w	r3, #0
 8009608:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800960c:	4659      	mov	r1, fp
 800960e:	00cb      	lsls	r3, r1, #3
 8009610:	4651      	mov	r1, sl
 8009612:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009616:	4651      	mov	r1, sl
 8009618:	00ca      	lsls	r2, r1, #3
 800961a:	4610      	mov	r0, r2
 800961c:	4619      	mov	r1, r3
 800961e:	4603      	mov	r3, r0
 8009620:	4642      	mov	r2, r8
 8009622:	189b      	adds	r3, r3, r2
 8009624:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009628:	464b      	mov	r3, r9
 800962a:	460a      	mov	r2, r1
 800962c:	eb42 0303 	adc.w	r3, r2, r3
 8009630:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009638:	685b      	ldr	r3, [r3, #4]
 800963a:	2200      	movs	r2, #0
 800963c:	67bb      	str	r3, [r7, #120]	; 0x78
 800963e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009640:	f04f 0200 	mov.w	r2, #0
 8009644:	f04f 0300 	mov.w	r3, #0
 8009648:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800964c:	4649      	mov	r1, r9
 800964e:	008b      	lsls	r3, r1, #2
 8009650:	4641      	mov	r1, r8
 8009652:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009656:	4641      	mov	r1, r8
 8009658:	008a      	lsls	r2, r1, #2
 800965a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800965e:	f7f7 fac3 	bl	8000be8 <__aeabi_uldivmod>
 8009662:	4602      	mov	r2, r0
 8009664:	460b      	mov	r3, r1
 8009666:	4611      	mov	r1, r2
 8009668:	4b38      	ldr	r3, [pc, #224]	; (800974c <UART_SetConfig+0x4e4>)
 800966a:	fba3 2301 	umull	r2, r3, r3, r1
 800966e:	095b      	lsrs	r3, r3, #5
 8009670:	2264      	movs	r2, #100	; 0x64
 8009672:	fb02 f303 	mul.w	r3, r2, r3
 8009676:	1acb      	subs	r3, r1, r3
 8009678:	011b      	lsls	r3, r3, #4
 800967a:	3332      	adds	r3, #50	; 0x32
 800967c:	4a33      	ldr	r2, [pc, #204]	; (800974c <UART_SetConfig+0x4e4>)
 800967e:	fba2 2303 	umull	r2, r3, r2, r3
 8009682:	095b      	lsrs	r3, r3, #5
 8009684:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009688:	441c      	add	r4, r3
 800968a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800968e:	2200      	movs	r2, #0
 8009690:	673b      	str	r3, [r7, #112]	; 0x70
 8009692:	677a      	str	r2, [r7, #116]	; 0x74
 8009694:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009698:	4642      	mov	r2, r8
 800969a:	464b      	mov	r3, r9
 800969c:	1891      	adds	r1, r2, r2
 800969e:	60b9      	str	r1, [r7, #8]
 80096a0:	415b      	adcs	r3, r3
 80096a2:	60fb      	str	r3, [r7, #12]
 80096a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80096a8:	4641      	mov	r1, r8
 80096aa:	1851      	adds	r1, r2, r1
 80096ac:	6039      	str	r1, [r7, #0]
 80096ae:	4649      	mov	r1, r9
 80096b0:	414b      	adcs	r3, r1
 80096b2:	607b      	str	r3, [r7, #4]
 80096b4:	f04f 0200 	mov.w	r2, #0
 80096b8:	f04f 0300 	mov.w	r3, #0
 80096bc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80096c0:	4659      	mov	r1, fp
 80096c2:	00cb      	lsls	r3, r1, #3
 80096c4:	4651      	mov	r1, sl
 80096c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80096ca:	4651      	mov	r1, sl
 80096cc:	00ca      	lsls	r2, r1, #3
 80096ce:	4610      	mov	r0, r2
 80096d0:	4619      	mov	r1, r3
 80096d2:	4603      	mov	r3, r0
 80096d4:	4642      	mov	r2, r8
 80096d6:	189b      	adds	r3, r3, r2
 80096d8:	66bb      	str	r3, [r7, #104]	; 0x68
 80096da:	464b      	mov	r3, r9
 80096dc:	460a      	mov	r2, r1
 80096de:	eb42 0303 	adc.w	r3, r2, r3
 80096e2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80096e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096e8:	685b      	ldr	r3, [r3, #4]
 80096ea:	2200      	movs	r2, #0
 80096ec:	663b      	str	r3, [r7, #96]	; 0x60
 80096ee:	667a      	str	r2, [r7, #100]	; 0x64
 80096f0:	f04f 0200 	mov.w	r2, #0
 80096f4:	f04f 0300 	mov.w	r3, #0
 80096f8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80096fc:	4649      	mov	r1, r9
 80096fe:	008b      	lsls	r3, r1, #2
 8009700:	4641      	mov	r1, r8
 8009702:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009706:	4641      	mov	r1, r8
 8009708:	008a      	lsls	r2, r1, #2
 800970a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800970e:	f7f7 fa6b 	bl	8000be8 <__aeabi_uldivmod>
 8009712:	4602      	mov	r2, r0
 8009714:	460b      	mov	r3, r1
 8009716:	4b0d      	ldr	r3, [pc, #52]	; (800974c <UART_SetConfig+0x4e4>)
 8009718:	fba3 1302 	umull	r1, r3, r3, r2
 800971c:	095b      	lsrs	r3, r3, #5
 800971e:	2164      	movs	r1, #100	; 0x64
 8009720:	fb01 f303 	mul.w	r3, r1, r3
 8009724:	1ad3      	subs	r3, r2, r3
 8009726:	011b      	lsls	r3, r3, #4
 8009728:	3332      	adds	r3, #50	; 0x32
 800972a:	4a08      	ldr	r2, [pc, #32]	; (800974c <UART_SetConfig+0x4e4>)
 800972c:	fba2 2303 	umull	r2, r3, r2, r3
 8009730:	095b      	lsrs	r3, r3, #5
 8009732:	f003 020f 	and.w	r2, r3, #15
 8009736:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	4422      	add	r2, r4
 800973e:	609a      	str	r2, [r3, #8]
}
 8009740:	bf00      	nop
 8009742:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009746:	46bd      	mov	sp, r7
 8009748:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800974c:	51eb851f 	.word	0x51eb851f

08009750 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009750:	b580      	push	{r7, lr}
 8009752:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8009754:	4904      	ldr	r1, [pc, #16]	; (8009768 <MX_FATFS_Init+0x18>)
 8009756:	4805      	ldr	r0, [pc, #20]	; (800976c <MX_FATFS_Init+0x1c>)
 8009758:	f003 f922 	bl	800c9a0 <FATFS_LinkDriver>
 800975c:	4603      	mov	r3, r0
 800975e:	461a      	mov	r2, r3
 8009760:	4b03      	ldr	r3, [pc, #12]	; (8009770 <MX_FATFS_Init+0x20>)
 8009762:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009764:	bf00      	nop
 8009766:	bd80      	pop	{r7, pc}
 8009768:	20002a9c 	.word	0x20002a9c
 800976c:	20000010 	.word	0x20000010
 8009770:	20002a98 	.word	0x20002a98

08009774 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8009774:	b480      	push	{r7}
 8009776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8009778:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800977a:	4618      	mov	r0, r3
 800977c:	46bd      	mov	sp, r7
 800977e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009782:	4770      	bx	lr

08009784 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b082      	sub	sp, #8
 8009788:	af00      	add	r7, sp, #0
 800978a:	4603      	mov	r3, r0
 800978c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return SD_disk_initialize(pdrv);
 800978e:	79fb      	ldrb	r3, [r7, #7]
 8009790:	4618      	mov	r0, r3
 8009792:	f007 fa77 	bl	8010c84 <SD_disk_initialize>
 8009796:	4603      	mov	r3, r0
 8009798:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800979a:	4618      	mov	r0, r3
 800979c:	3708      	adds	r7, #8
 800979e:	46bd      	mov	sp, r7
 80097a0:	bd80      	pop	{r7, pc}

080097a2 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80097a2:	b580      	push	{r7, lr}
 80097a4:	b082      	sub	sp, #8
 80097a6:	af00      	add	r7, sp, #0
 80097a8:	4603      	mov	r3, r0
 80097aa:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return SD_disk_status(pdrv);
 80097ac:	79fb      	ldrb	r3, [r7, #7]
 80097ae:	4618      	mov	r0, r3
 80097b0:	f007 fb4e 	bl	8010e50 <SD_disk_status>
 80097b4:	4603      	mov	r3, r0
 80097b6:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	3708      	adds	r7, #8
 80097bc:	46bd      	mov	sp, r7
 80097be:	bd80      	pop	{r7, pc}

080097c0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b084      	sub	sp, #16
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	60b9      	str	r1, [r7, #8]
 80097c8:	607a      	str	r2, [r7, #4]
 80097ca:	603b      	str	r3, [r7, #0]
 80097cc:	4603      	mov	r3, r0
 80097ce:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read(pdrv, buff, sector, count);
 80097d0:	7bf8      	ldrb	r0, [r7, #15]
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	687a      	ldr	r2, [r7, #4]
 80097d6:	68b9      	ldr	r1, [r7, #8]
 80097d8:	f007 fb50 	bl	8010e7c <SD_disk_read>
 80097dc:	4603      	mov	r3, r0
 80097de:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 80097e0:	4618      	mov	r0, r3
 80097e2:	3710      	adds	r7, #16
 80097e4:	46bd      	mov	sp, r7
 80097e6:	bd80      	pop	{r7, pc}

080097e8 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b084      	sub	sp, #16
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	60b9      	str	r1, [r7, #8]
 80097f0:	607a      	str	r2, [r7, #4]
 80097f2:	603b      	str	r3, [r7, #0]
 80097f4:	4603      	mov	r3, r0
 80097f6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write(pdrv, buff, sector, count);
 80097f8:	7bf8      	ldrb	r0, [r7, #15]
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	687a      	ldr	r2, [r7, #4]
 80097fe:	68b9      	ldr	r1, [r7, #8]
 8009800:	f007 fba6 	bl	8010f50 <SD_disk_write>
 8009804:	4603      	mov	r3, r0
 8009806:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 8009808:	4618      	mov	r0, r3
 800980a:	3710      	adds	r7, #16
 800980c:	46bd      	mov	sp, r7
 800980e:	bd80      	pop	{r7, pc}

08009810 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b082      	sub	sp, #8
 8009814:	af00      	add	r7, sp, #0
 8009816:	4603      	mov	r3, r0
 8009818:	603a      	str	r2, [r7, #0]
 800981a:	71fb      	strb	r3, [r7, #7]
 800981c:	460b      	mov	r3, r1
 800981e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */

    return SD_disk_ioctl(pdrv, cmd, buff);
 8009820:	79fb      	ldrb	r3, [r7, #7]
 8009822:	79b9      	ldrb	r1, [r7, #6]
 8009824:	683a      	ldr	r2, [r7, #0]
 8009826:	4618      	mov	r0, r3
 8009828:	f007 fc16 	bl	8011058 <SD_disk_ioctl>
 800982c:	4603      	mov	r3, r0
 800982e:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 8009830:	4618      	mov	r0, r3
 8009832:	3708      	adds	r7, #8
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}

08009838 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b084      	sub	sp, #16
 800983c:	af00      	add	r7, sp, #0
 800983e:	4603      	mov	r3, r0
 8009840:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8009842:	79fb      	ldrb	r3, [r7, #7]
 8009844:	4a08      	ldr	r2, [pc, #32]	; (8009868 <disk_status+0x30>)
 8009846:	009b      	lsls	r3, r3, #2
 8009848:	4413      	add	r3, r2
 800984a:	685b      	ldr	r3, [r3, #4]
 800984c:	685b      	ldr	r3, [r3, #4]
 800984e:	79fa      	ldrb	r2, [r7, #7]
 8009850:	4905      	ldr	r1, [pc, #20]	; (8009868 <disk_status+0x30>)
 8009852:	440a      	add	r2, r1
 8009854:	7a12      	ldrb	r2, [r2, #8]
 8009856:	4610      	mov	r0, r2
 8009858:	4798      	blx	r3
 800985a:	4603      	mov	r3, r0
 800985c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800985e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009860:	4618      	mov	r0, r3
 8009862:	3710      	adds	r7, #16
 8009864:	46bd      	mov	sp, r7
 8009866:	bd80      	pop	{r7, pc}
 8009868:	20002ac8 	.word	0x20002ac8

0800986c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b084      	sub	sp, #16
 8009870:	af00      	add	r7, sp, #0
 8009872:	4603      	mov	r3, r0
 8009874:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8009876:	2300      	movs	r3, #0
 8009878:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800987a:	79fb      	ldrb	r3, [r7, #7]
 800987c:	4a0d      	ldr	r2, [pc, #52]	; (80098b4 <disk_initialize+0x48>)
 800987e:	5cd3      	ldrb	r3, [r2, r3]
 8009880:	2b00      	cmp	r3, #0
 8009882:	d111      	bne.n	80098a8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8009884:	79fb      	ldrb	r3, [r7, #7]
 8009886:	4a0b      	ldr	r2, [pc, #44]	; (80098b4 <disk_initialize+0x48>)
 8009888:	2101      	movs	r1, #1
 800988a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800988c:	79fb      	ldrb	r3, [r7, #7]
 800988e:	4a09      	ldr	r2, [pc, #36]	; (80098b4 <disk_initialize+0x48>)
 8009890:	009b      	lsls	r3, r3, #2
 8009892:	4413      	add	r3, r2
 8009894:	685b      	ldr	r3, [r3, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	79fa      	ldrb	r2, [r7, #7]
 800989a:	4906      	ldr	r1, [pc, #24]	; (80098b4 <disk_initialize+0x48>)
 800989c:	440a      	add	r2, r1
 800989e:	7a12      	ldrb	r2, [r2, #8]
 80098a0:	4610      	mov	r0, r2
 80098a2:	4798      	blx	r3
 80098a4:	4603      	mov	r3, r0
 80098a6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80098a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3710      	adds	r7, #16
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}
 80098b2:	bf00      	nop
 80098b4:	20002ac8 	.word	0x20002ac8

080098b8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80098b8:	b590      	push	{r4, r7, lr}
 80098ba:	b087      	sub	sp, #28
 80098bc:	af00      	add	r7, sp, #0
 80098be:	60b9      	str	r1, [r7, #8]
 80098c0:	607a      	str	r2, [r7, #4]
 80098c2:	603b      	str	r3, [r7, #0]
 80098c4:	4603      	mov	r3, r0
 80098c6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80098c8:	7bfb      	ldrb	r3, [r7, #15]
 80098ca:	4a0a      	ldr	r2, [pc, #40]	; (80098f4 <disk_read+0x3c>)
 80098cc:	009b      	lsls	r3, r3, #2
 80098ce:	4413      	add	r3, r2
 80098d0:	685b      	ldr	r3, [r3, #4]
 80098d2:	689c      	ldr	r4, [r3, #8]
 80098d4:	7bfb      	ldrb	r3, [r7, #15]
 80098d6:	4a07      	ldr	r2, [pc, #28]	; (80098f4 <disk_read+0x3c>)
 80098d8:	4413      	add	r3, r2
 80098da:	7a18      	ldrb	r0, [r3, #8]
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	687a      	ldr	r2, [r7, #4]
 80098e0:	68b9      	ldr	r1, [r7, #8]
 80098e2:	47a0      	blx	r4
 80098e4:	4603      	mov	r3, r0
 80098e6:	75fb      	strb	r3, [r7, #23]
  return res;
 80098e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	371c      	adds	r7, #28
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd90      	pop	{r4, r7, pc}
 80098f2:	bf00      	nop
 80098f4:	20002ac8 	.word	0x20002ac8

080098f8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80098f8:	b590      	push	{r4, r7, lr}
 80098fa:	b087      	sub	sp, #28
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	60b9      	str	r1, [r7, #8]
 8009900:	607a      	str	r2, [r7, #4]
 8009902:	603b      	str	r3, [r7, #0]
 8009904:	4603      	mov	r3, r0
 8009906:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009908:	7bfb      	ldrb	r3, [r7, #15]
 800990a:	4a0a      	ldr	r2, [pc, #40]	; (8009934 <disk_write+0x3c>)
 800990c:	009b      	lsls	r3, r3, #2
 800990e:	4413      	add	r3, r2
 8009910:	685b      	ldr	r3, [r3, #4]
 8009912:	68dc      	ldr	r4, [r3, #12]
 8009914:	7bfb      	ldrb	r3, [r7, #15]
 8009916:	4a07      	ldr	r2, [pc, #28]	; (8009934 <disk_write+0x3c>)
 8009918:	4413      	add	r3, r2
 800991a:	7a18      	ldrb	r0, [r3, #8]
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	687a      	ldr	r2, [r7, #4]
 8009920:	68b9      	ldr	r1, [r7, #8]
 8009922:	47a0      	blx	r4
 8009924:	4603      	mov	r3, r0
 8009926:	75fb      	strb	r3, [r7, #23]
  return res;
 8009928:	7dfb      	ldrb	r3, [r7, #23]
}
 800992a:	4618      	mov	r0, r3
 800992c:	371c      	adds	r7, #28
 800992e:	46bd      	mov	sp, r7
 8009930:	bd90      	pop	{r4, r7, pc}
 8009932:	bf00      	nop
 8009934:	20002ac8 	.word	0x20002ac8

08009938 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b084      	sub	sp, #16
 800993c:	af00      	add	r7, sp, #0
 800993e:	4603      	mov	r3, r0
 8009940:	603a      	str	r2, [r7, #0]
 8009942:	71fb      	strb	r3, [r7, #7]
 8009944:	460b      	mov	r3, r1
 8009946:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8009948:	79fb      	ldrb	r3, [r7, #7]
 800994a:	4a09      	ldr	r2, [pc, #36]	; (8009970 <disk_ioctl+0x38>)
 800994c:	009b      	lsls	r3, r3, #2
 800994e:	4413      	add	r3, r2
 8009950:	685b      	ldr	r3, [r3, #4]
 8009952:	691b      	ldr	r3, [r3, #16]
 8009954:	79fa      	ldrb	r2, [r7, #7]
 8009956:	4906      	ldr	r1, [pc, #24]	; (8009970 <disk_ioctl+0x38>)
 8009958:	440a      	add	r2, r1
 800995a:	7a10      	ldrb	r0, [r2, #8]
 800995c:	79b9      	ldrb	r1, [r7, #6]
 800995e:	683a      	ldr	r2, [r7, #0]
 8009960:	4798      	blx	r3
 8009962:	4603      	mov	r3, r0
 8009964:	73fb      	strb	r3, [r7, #15]
  return res;
 8009966:	7bfb      	ldrb	r3, [r7, #15]
}
 8009968:	4618      	mov	r0, r3
 800996a:	3710      	adds	r7, #16
 800996c:	46bd      	mov	sp, r7
 800996e:	bd80      	pop	{r7, pc}
 8009970:	20002ac8 	.word	0x20002ac8

08009974 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8009974:	b480      	push	{r7}
 8009976:	b085      	sub	sp, #20
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	3301      	adds	r3, #1
 8009980:	781b      	ldrb	r3, [r3, #0]
 8009982:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8009984:	89fb      	ldrh	r3, [r7, #14]
 8009986:	021b      	lsls	r3, r3, #8
 8009988:	b21a      	sxth	r2, r3
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	781b      	ldrb	r3, [r3, #0]
 800998e:	b21b      	sxth	r3, r3
 8009990:	4313      	orrs	r3, r2
 8009992:	b21b      	sxth	r3, r3
 8009994:	81fb      	strh	r3, [r7, #14]
	return rv;
 8009996:	89fb      	ldrh	r3, [r7, #14]
}
 8009998:	4618      	mov	r0, r3
 800999a:	3714      	adds	r7, #20
 800999c:	46bd      	mov	sp, r7
 800999e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a2:	4770      	bx	lr

080099a4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80099a4:	b480      	push	{r7}
 80099a6:	b085      	sub	sp, #20
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	3303      	adds	r3, #3
 80099b0:	781b      	ldrb	r3, [r3, #0]
 80099b2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	021b      	lsls	r3, r3, #8
 80099b8:	687a      	ldr	r2, [r7, #4]
 80099ba:	3202      	adds	r2, #2
 80099bc:	7812      	ldrb	r2, [r2, #0]
 80099be:	4313      	orrs	r3, r2
 80099c0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	021b      	lsls	r3, r3, #8
 80099c6:	687a      	ldr	r2, [r7, #4]
 80099c8:	3201      	adds	r2, #1
 80099ca:	7812      	ldrb	r2, [r2, #0]
 80099cc:	4313      	orrs	r3, r2
 80099ce:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	021b      	lsls	r3, r3, #8
 80099d4:	687a      	ldr	r2, [r7, #4]
 80099d6:	7812      	ldrb	r2, [r2, #0]
 80099d8:	4313      	orrs	r3, r2
 80099da:	60fb      	str	r3, [r7, #12]
	return rv;
 80099dc:	68fb      	ldr	r3, [r7, #12]
}
 80099de:	4618      	mov	r0, r3
 80099e0:	3714      	adds	r7, #20
 80099e2:	46bd      	mov	sp, r7
 80099e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e8:	4770      	bx	lr

080099ea <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80099ea:	b480      	push	{r7}
 80099ec:	b083      	sub	sp, #12
 80099ee:	af00      	add	r7, sp, #0
 80099f0:	6078      	str	r0, [r7, #4]
 80099f2:	460b      	mov	r3, r1
 80099f4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	1c5a      	adds	r2, r3, #1
 80099fa:	607a      	str	r2, [r7, #4]
 80099fc:	887a      	ldrh	r2, [r7, #2]
 80099fe:	b2d2      	uxtb	r2, r2
 8009a00:	701a      	strb	r2, [r3, #0]
 8009a02:	887b      	ldrh	r3, [r7, #2]
 8009a04:	0a1b      	lsrs	r3, r3, #8
 8009a06:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	1c5a      	adds	r2, r3, #1
 8009a0c:	607a      	str	r2, [r7, #4]
 8009a0e:	887a      	ldrh	r2, [r7, #2]
 8009a10:	b2d2      	uxtb	r2, r2
 8009a12:	701a      	strb	r2, [r3, #0]
}
 8009a14:	bf00      	nop
 8009a16:	370c      	adds	r7, #12
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1e:	4770      	bx	lr

08009a20 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8009a20:	b480      	push	{r7}
 8009a22:	b083      	sub	sp, #12
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
 8009a28:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	1c5a      	adds	r2, r3, #1
 8009a2e:	607a      	str	r2, [r7, #4]
 8009a30:	683a      	ldr	r2, [r7, #0]
 8009a32:	b2d2      	uxtb	r2, r2
 8009a34:	701a      	strb	r2, [r3, #0]
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	0a1b      	lsrs	r3, r3, #8
 8009a3a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	1c5a      	adds	r2, r3, #1
 8009a40:	607a      	str	r2, [r7, #4]
 8009a42:	683a      	ldr	r2, [r7, #0]
 8009a44:	b2d2      	uxtb	r2, r2
 8009a46:	701a      	strb	r2, [r3, #0]
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	0a1b      	lsrs	r3, r3, #8
 8009a4c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	1c5a      	adds	r2, r3, #1
 8009a52:	607a      	str	r2, [r7, #4]
 8009a54:	683a      	ldr	r2, [r7, #0]
 8009a56:	b2d2      	uxtb	r2, r2
 8009a58:	701a      	strb	r2, [r3, #0]
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	0a1b      	lsrs	r3, r3, #8
 8009a5e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	1c5a      	adds	r2, r3, #1
 8009a64:	607a      	str	r2, [r7, #4]
 8009a66:	683a      	ldr	r2, [r7, #0]
 8009a68:	b2d2      	uxtb	r2, r2
 8009a6a:	701a      	strb	r2, [r3, #0]
}
 8009a6c:	bf00      	nop
 8009a6e:	370c      	adds	r7, #12
 8009a70:	46bd      	mov	sp, r7
 8009a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a76:	4770      	bx	lr

08009a78 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8009a78:	b480      	push	{r7}
 8009a7a:	b087      	sub	sp, #28
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	60f8      	str	r0, [r7, #12]
 8009a80:	60b9      	str	r1, [r7, #8]
 8009a82:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8009a88:	68bb      	ldr	r3, [r7, #8]
 8009a8a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d00d      	beq.n	8009aae <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8009a92:	693a      	ldr	r2, [r7, #16]
 8009a94:	1c53      	adds	r3, r2, #1
 8009a96:	613b      	str	r3, [r7, #16]
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	1c59      	adds	r1, r3, #1
 8009a9c:	6179      	str	r1, [r7, #20]
 8009a9e:	7812      	ldrb	r2, [r2, #0]
 8009aa0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	3b01      	subs	r3, #1
 8009aa6:	607b      	str	r3, [r7, #4]
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d1f1      	bne.n	8009a92 <mem_cpy+0x1a>
	}
}
 8009aae:	bf00      	nop
 8009ab0:	371c      	adds	r7, #28
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab8:	4770      	bx	lr

08009aba <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8009aba:	b480      	push	{r7}
 8009abc:	b087      	sub	sp, #28
 8009abe:	af00      	add	r7, sp, #0
 8009ac0:	60f8      	str	r0, [r7, #12]
 8009ac2:	60b9      	str	r1, [r7, #8]
 8009ac4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8009aca:	697b      	ldr	r3, [r7, #20]
 8009acc:	1c5a      	adds	r2, r3, #1
 8009ace:	617a      	str	r2, [r7, #20]
 8009ad0:	68ba      	ldr	r2, [r7, #8]
 8009ad2:	b2d2      	uxtb	r2, r2
 8009ad4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	3b01      	subs	r3, #1
 8009ada:	607b      	str	r3, [r7, #4]
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d1f3      	bne.n	8009aca <mem_set+0x10>
}
 8009ae2:	bf00      	nop
 8009ae4:	bf00      	nop
 8009ae6:	371c      	adds	r7, #28
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aee:	4770      	bx	lr

08009af0 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8009af0:	b480      	push	{r7}
 8009af2:	b089      	sub	sp, #36	; 0x24
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	60f8      	str	r0, [r7, #12]
 8009af8:	60b9      	str	r1, [r7, #8]
 8009afa:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	61fb      	str	r3, [r7, #28]
 8009b00:	68bb      	ldr	r3, [r7, #8]
 8009b02:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8009b04:	2300      	movs	r3, #0
 8009b06:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8009b08:	69fb      	ldr	r3, [r7, #28]
 8009b0a:	1c5a      	adds	r2, r3, #1
 8009b0c:	61fa      	str	r2, [r7, #28]
 8009b0e:	781b      	ldrb	r3, [r3, #0]
 8009b10:	4619      	mov	r1, r3
 8009b12:	69bb      	ldr	r3, [r7, #24]
 8009b14:	1c5a      	adds	r2, r3, #1
 8009b16:	61ba      	str	r2, [r7, #24]
 8009b18:	781b      	ldrb	r3, [r3, #0]
 8009b1a:	1acb      	subs	r3, r1, r3
 8009b1c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	3b01      	subs	r3, #1
 8009b22:	607b      	str	r3, [r7, #4]
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d002      	beq.n	8009b30 <mem_cmp+0x40>
 8009b2a:	697b      	ldr	r3, [r7, #20]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d0eb      	beq.n	8009b08 <mem_cmp+0x18>

	return r;
 8009b30:	697b      	ldr	r3, [r7, #20]
}
 8009b32:	4618      	mov	r0, r3
 8009b34:	3724      	adds	r7, #36	; 0x24
 8009b36:	46bd      	mov	sp, r7
 8009b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3c:	4770      	bx	lr

08009b3e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8009b3e:	b480      	push	{r7}
 8009b40:	b083      	sub	sp, #12
 8009b42:	af00      	add	r7, sp, #0
 8009b44:	6078      	str	r0, [r7, #4]
 8009b46:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8009b48:	e002      	b.n	8009b50 <chk_chr+0x12>
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	3301      	adds	r3, #1
 8009b4e:	607b      	str	r3, [r7, #4]
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	781b      	ldrb	r3, [r3, #0]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d005      	beq.n	8009b64 <chk_chr+0x26>
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	781b      	ldrb	r3, [r3, #0]
 8009b5c:	461a      	mov	r2, r3
 8009b5e:	683b      	ldr	r3, [r7, #0]
 8009b60:	4293      	cmp	r3, r2
 8009b62:	d1f2      	bne.n	8009b4a <chk_chr+0xc>
	return *str;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	781b      	ldrb	r3, [r3, #0]
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	370c      	adds	r7, #12
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b72:	4770      	bx	lr

08009b74 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b082      	sub	sp, #8
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d009      	beq.n	8009b96 <lock_fs+0x22>
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	695b      	ldr	r3, [r3, #20]
 8009b86:	4618      	mov	r0, r3
 8009b88:	f003 f807 	bl	800cb9a <ff_req_grant>
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d001      	beq.n	8009b96 <lock_fs+0x22>
 8009b92:	2301      	movs	r3, #1
 8009b94:	e000      	b.n	8009b98 <lock_fs+0x24>
 8009b96:	2300      	movs	r3, #0
}
 8009b98:	4618      	mov	r0, r3
 8009b9a:	3708      	adds	r7, #8
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bd80      	pop	{r7, pc}

08009ba0 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b082      	sub	sp, #8
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
 8009ba8:	460b      	mov	r3, r1
 8009baa:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d00d      	beq.n	8009bce <unlock_fs+0x2e>
 8009bb2:	78fb      	ldrb	r3, [r7, #3]
 8009bb4:	2b0c      	cmp	r3, #12
 8009bb6:	d00a      	beq.n	8009bce <unlock_fs+0x2e>
 8009bb8:	78fb      	ldrb	r3, [r7, #3]
 8009bba:	2b0b      	cmp	r3, #11
 8009bbc:	d007      	beq.n	8009bce <unlock_fs+0x2e>
 8009bbe:	78fb      	ldrb	r3, [r7, #3]
 8009bc0:	2b0f      	cmp	r3, #15
 8009bc2:	d004      	beq.n	8009bce <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	695b      	ldr	r3, [r3, #20]
 8009bc8:	4618      	mov	r0, r3
 8009bca:	f002 fffb 	bl	800cbc4 <ff_rel_grant>
	}
}
 8009bce:	bf00      	nop
 8009bd0:	3708      	adds	r7, #8
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}
	...

08009bd8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009bd8:	b480      	push	{r7}
 8009bda:	b085      	sub	sp, #20
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
 8009be0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009be2:	2300      	movs	r3, #0
 8009be4:	60bb      	str	r3, [r7, #8]
 8009be6:	68bb      	ldr	r3, [r7, #8]
 8009be8:	60fb      	str	r3, [r7, #12]
 8009bea:	e029      	b.n	8009c40 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8009bec:	4a27      	ldr	r2, [pc, #156]	; (8009c8c <chk_lock+0xb4>)
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	011b      	lsls	r3, r3, #4
 8009bf2:	4413      	add	r3, r2
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d01d      	beq.n	8009c36 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009bfa:	4a24      	ldr	r2, [pc, #144]	; (8009c8c <chk_lock+0xb4>)
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	011b      	lsls	r3, r3, #4
 8009c00:	4413      	add	r3, r2
 8009c02:	681a      	ldr	r2, [r3, #0]
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	429a      	cmp	r2, r3
 8009c0a:	d116      	bne.n	8009c3a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8009c0c:	4a1f      	ldr	r2, [pc, #124]	; (8009c8c <chk_lock+0xb4>)
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	011b      	lsls	r3, r3, #4
 8009c12:	4413      	add	r3, r2
 8009c14:	3304      	adds	r3, #4
 8009c16:	681a      	ldr	r2, [r3, #0]
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009c1c:	429a      	cmp	r2, r3
 8009c1e:	d10c      	bne.n	8009c3a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009c20:	4a1a      	ldr	r2, [pc, #104]	; (8009c8c <chk_lock+0xb4>)
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	011b      	lsls	r3, r3, #4
 8009c26:	4413      	add	r3, r2
 8009c28:	3308      	adds	r3, #8
 8009c2a:	681a      	ldr	r2, [r3, #0]
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8009c30:	429a      	cmp	r2, r3
 8009c32:	d102      	bne.n	8009c3a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009c34:	e007      	b.n	8009c46 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8009c36:	2301      	movs	r3, #1
 8009c38:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	3301      	adds	r3, #1
 8009c3e:	60fb      	str	r3, [r7, #12]
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	2b01      	cmp	r3, #1
 8009c44:	d9d2      	bls.n	8009bec <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	2b02      	cmp	r3, #2
 8009c4a:	d109      	bne.n	8009c60 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8009c4c:	68bb      	ldr	r3, [r7, #8]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d102      	bne.n	8009c58 <chk_lock+0x80>
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	2b02      	cmp	r3, #2
 8009c56:	d101      	bne.n	8009c5c <chk_lock+0x84>
 8009c58:	2300      	movs	r3, #0
 8009c5a:	e010      	b.n	8009c7e <chk_lock+0xa6>
 8009c5c:	2312      	movs	r3, #18
 8009c5e:	e00e      	b.n	8009c7e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d108      	bne.n	8009c78 <chk_lock+0xa0>
 8009c66:	4a09      	ldr	r2, [pc, #36]	; (8009c8c <chk_lock+0xb4>)
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	011b      	lsls	r3, r3, #4
 8009c6c:	4413      	add	r3, r2
 8009c6e:	330c      	adds	r3, #12
 8009c70:	881b      	ldrh	r3, [r3, #0]
 8009c72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009c76:	d101      	bne.n	8009c7c <chk_lock+0xa4>
 8009c78:	2310      	movs	r3, #16
 8009c7a:	e000      	b.n	8009c7e <chk_lock+0xa6>
 8009c7c:	2300      	movs	r3, #0
}
 8009c7e:	4618      	mov	r0, r3
 8009c80:	3714      	adds	r7, #20
 8009c82:	46bd      	mov	sp, r7
 8009c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c88:	4770      	bx	lr
 8009c8a:	bf00      	nop
 8009c8c:	20002aa8 	.word	0x20002aa8

08009c90 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8009c90:	b480      	push	{r7}
 8009c92:	b083      	sub	sp, #12
 8009c94:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009c96:	2300      	movs	r3, #0
 8009c98:	607b      	str	r3, [r7, #4]
 8009c9a:	e002      	b.n	8009ca2 <enq_lock+0x12>
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	3301      	adds	r3, #1
 8009ca0:	607b      	str	r3, [r7, #4]
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2b01      	cmp	r3, #1
 8009ca6:	d806      	bhi.n	8009cb6 <enq_lock+0x26>
 8009ca8:	4a09      	ldr	r2, [pc, #36]	; (8009cd0 <enq_lock+0x40>)
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	011b      	lsls	r3, r3, #4
 8009cae:	4413      	add	r3, r2
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d1f2      	bne.n	8009c9c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	2b02      	cmp	r3, #2
 8009cba:	bf14      	ite	ne
 8009cbc:	2301      	movne	r3, #1
 8009cbe:	2300      	moveq	r3, #0
 8009cc0:	b2db      	uxtb	r3, r3
}
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	370c      	adds	r7, #12
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ccc:	4770      	bx	lr
 8009cce:	bf00      	nop
 8009cd0:	20002aa8 	.word	0x20002aa8

08009cd4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009cd4:	b480      	push	{r7}
 8009cd6:	b085      	sub	sp, #20
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
 8009cdc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009cde:	2300      	movs	r3, #0
 8009ce0:	60fb      	str	r3, [r7, #12]
 8009ce2:	e01f      	b.n	8009d24 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8009ce4:	4a41      	ldr	r2, [pc, #260]	; (8009dec <inc_lock+0x118>)
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	011b      	lsls	r3, r3, #4
 8009cea:	4413      	add	r3, r2
 8009cec:	681a      	ldr	r2, [r3, #0]
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	429a      	cmp	r2, r3
 8009cf4:	d113      	bne.n	8009d1e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8009cf6:	4a3d      	ldr	r2, [pc, #244]	; (8009dec <inc_lock+0x118>)
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	011b      	lsls	r3, r3, #4
 8009cfc:	4413      	add	r3, r2
 8009cfe:	3304      	adds	r3, #4
 8009d00:	681a      	ldr	r2, [r3, #0]
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8009d06:	429a      	cmp	r2, r3
 8009d08:	d109      	bne.n	8009d1e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8009d0a:	4a38      	ldr	r2, [pc, #224]	; (8009dec <inc_lock+0x118>)
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	011b      	lsls	r3, r3, #4
 8009d10:	4413      	add	r3, r2
 8009d12:	3308      	adds	r3, #8
 8009d14:	681a      	ldr	r2, [r3, #0]
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8009d1a:	429a      	cmp	r2, r3
 8009d1c:	d006      	beq.n	8009d2c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	3301      	adds	r3, #1
 8009d22:	60fb      	str	r3, [r7, #12]
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	2b01      	cmp	r3, #1
 8009d28:	d9dc      	bls.n	8009ce4 <inc_lock+0x10>
 8009d2a:	e000      	b.n	8009d2e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8009d2c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	2b02      	cmp	r3, #2
 8009d32:	d132      	bne.n	8009d9a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009d34:	2300      	movs	r3, #0
 8009d36:	60fb      	str	r3, [r7, #12]
 8009d38:	e002      	b.n	8009d40 <inc_lock+0x6c>
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	3301      	adds	r3, #1
 8009d3e:	60fb      	str	r3, [r7, #12]
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	2b01      	cmp	r3, #1
 8009d44:	d806      	bhi.n	8009d54 <inc_lock+0x80>
 8009d46:	4a29      	ldr	r2, [pc, #164]	; (8009dec <inc_lock+0x118>)
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	011b      	lsls	r3, r3, #4
 8009d4c:	4413      	add	r3, r2
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d1f2      	bne.n	8009d3a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	2b02      	cmp	r3, #2
 8009d58:	d101      	bne.n	8009d5e <inc_lock+0x8a>
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	e040      	b.n	8009de0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681a      	ldr	r2, [r3, #0]
 8009d62:	4922      	ldr	r1, [pc, #136]	; (8009dec <inc_lock+0x118>)
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	011b      	lsls	r3, r3, #4
 8009d68:	440b      	add	r3, r1
 8009d6a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	689a      	ldr	r2, [r3, #8]
 8009d70:	491e      	ldr	r1, [pc, #120]	; (8009dec <inc_lock+0x118>)
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	011b      	lsls	r3, r3, #4
 8009d76:	440b      	add	r3, r1
 8009d78:	3304      	adds	r3, #4
 8009d7a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	695a      	ldr	r2, [r3, #20]
 8009d80:	491a      	ldr	r1, [pc, #104]	; (8009dec <inc_lock+0x118>)
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	011b      	lsls	r3, r3, #4
 8009d86:	440b      	add	r3, r1
 8009d88:	3308      	adds	r3, #8
 8009d8a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8009d8c:	4a17      	ldr	r2, [pc, #92]	; (8009dec <inc_lock+0x118>)
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	011b      	lsls	r3, r3, #4
 8009d92:	4413      	add	r3, r2
 8009d94:	330c      	adds	r3, #12
 8009d96:	2200      	movs	r2, #0
 8009d98:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8009d9a:	683b      	ldr	r3, [r7, #0]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d009      	beq.n	8009db4 <inc_lock+0xe0>
 8009da0:	4a12      	ldr	r2, [pc, #72]	; (8009dec <inc_lock+0x118>)
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	011b      	lsls	r3, r3, #4
 8009da6:	4413      	add	r3, r2
 8009da8:	330c      	adds	r3, #12
 8009daa:	881b      	ldrh	r3, [r3, #0]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d001      	beq.n	8009db4 <inc_lock+0xe0>
 8009db0:	2300      	movs	r3, #0
 8009db2:	e015      	b.n	8009de0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d108      	bne.n	8009dcc <inc_lock+0xf8>
 8009dba:	4a0c      	ldr	r2, [pc, #48]	; (8009dec <inc_lock+0x118>)
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	011b      	lsls	r3, r3, #4
 8009dc0:	4413      	add	r3, r2
 8009dc2:	330c      	adds	r3, #12
 8009dc4:	881b      	ldrh	r3, [r3, #0]
 8009dc6:	3301      	adds	r3, #1
 8009dc8:	b29a      	uxth	r2, r3
 8009dca:	e001      	b.n	8009dd0 <inc_lock+0xfc>
 8009dcc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009dd0:	4906      	ldr	r1, [pc, #24]	; (8009dec <inc_lock+0x118>)
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	011b      	lsls	r3, r3, #4
 8009dd6:	440b      	add	r3, r1
 8009dd8:	330c      	adds	r3, #12
 8009dda:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	3301      	adds	r3, #1
}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3714      	adds	r7, #20
 8009de4:	46bd      	mov	sp, r7
 8009de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dea:	4770      	bx	lr
 8009dec:	20002aa8 	.word	0x20002aa8

08009df0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8009df0:	b480      	push	{r7}
 8009df2:	b085      	sub	sp, #20
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	3b01      	subs	r3, #1
 8009dfc:	607b      	str	r3, [r7, #4]
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2b01      	cmp	r3, #1
 8009e02:	d825      	bhi.n	8009e50 <dec_lock+0x60>
		n = Files[i].ctr;
 8009e04:	4a17      	ldr	r2, [pc, #92]	; (8009e64 <dec_lock+0x74>)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	011b      	lsls	r3, r3, #4
 8009e0a:	4413      	add	r3, r2
 8009e0c:	330c      	adds	r3, #12
 8009e0e:	881b      	ldrh	r3, [r3, #0]
 8009e10:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8009e12:	89fb      	ldrh	r3, [r7, #14]
 8009e14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009e18:	d101      	bne.n	8009e1e <dec_lock+0x2e>
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8009e1e:	89fb      	ldrh	r3, [r7, #14]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d002      	beq.n	8009e2a <dec_lock+0x3a>
 8009e24:	89fb      	ldrh	r3, [r7, #14]
 8009e26:	3b01      	subs	r3, #1
 8009e28:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8009e2a:	4a0e      	ldr	r2, [pc, #56]	; (8009e64 <dec_lock+0x74>)
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	011b      	lsls	r3, r3, #4
 8009e30:	4413      	add	r3, r2
 8009e32:	330c      	adds	r3, #12
 8009e34:	89fa      	ldrh	r2, [r7, #14]
 8009e36:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8009e38:	89fb      	ldrh	r3, [r7, #14]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d105      	bne.n	8009e4a <dec_lock+0x5a>
 8009e3e:	4a09      	ldr	r2, [pc, #36]	; (8009e64 <dec_lock+0x74>)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	011b      	lsls	r3, r3, #4
 8009e44:	4413      	add	r3, r2
 8009e46:	2200      	movs	r2, #0
 8009e48:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	737b      	strb	r3, [r7, #13]
 8009e4e:	e001      	b.n	8009e54 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8009e50:	2302      	movs	r3, #2
 8009e52:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8009e54:	7b7b      	ldrb	r3, [r7, #13]
}
 8009e56:	4618      	mov	r0, r3
 8009e58:	3714      	adds	r7, #20
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e60:	4770      	bx	lr
 8009e62:	bf00      	nop
 8009e64:	20002aa8 	.word	0x20002aa8

08009e68 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b085      	sub	sp, #20
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8009e70:	2300      	movs	r3, #0
 8009e72:	60fb      	str	r3, [r7, #12]
 8009e74:	e010      	b.n	8009e98 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8009e76:	4a0d      	ldr	r2, [pc, #52]	; (8009eac <clear_lock+0x44>)
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	011b      	lsls	r3, r3, #4
 8009e7c:	4413      	add	r3, r2
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	687a      	ldr	r2, [r7, #4]
 8009e82:	429a      	cmp	r2, r3
 8009e84:	d105      	bne.n	8009e92 <clear_lock+0x2a>
 8009e86:	4a09      	ldr	r2, [pc, #36]	; (8009eac <clear_lock+0x44>)
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	011b      	lsls	r3, r3, #4
 8009e8c:	4413      	add	r3, r2
 8009e8e:	2200      	movs	r2, #0
 8009e90:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	3301      	adds	r3, #1
 8009e96:	60fb      	str	r3, [r7, #12]
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	2b01      	cmp	r3, #1
 8009e9c:	d9eb      	bls.n	8009e76 <clear_lock+0xe>
	}
}
 8009e9e:	bf00      	nop
 8009ea0:	bf00      	nop
 8009ea2:	3714      	adds	r7, #20
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eaa:	4770      	bx	lr
 8009eac:	20002aa8 	.word	0x20002aa8

08009eb0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b086      	sub	sp, #24
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8009eb8:	2300      	movs	r3, #0
 8009eba:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	78db      	ldrb	r3, [r3, #3]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d034      	beq.n	8009f2e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ec8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	7858      	ldrb	r0, [r3, #1]
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	697a      	ldr	r2, [r7, #20]
 8009ed8:	f7ff fd0e 	bl	80098f8 <disk_write>
 8009edc:	4603      	mov	r3, r0
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d002      	beq.n	8009ee8 <sync_window+0x38>
			res = FR_DISK_ERR;
 8009ee2:	2301      	movs	r3, #1
 8009ee4:	73fb      	strb	r3, [r7, #15]
 8009ee6:	e022      	b.n	8009f2e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2200      	movs	r2, #0
 8009eec:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ef2:	697a      	ldr	r2, [r7, #20]
 8009ef4:	1ad2      	subs	r2, r2, r3
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009efa:	429a      	cmp	r2, r3
 8009efc:	d217      	bcs.n	8009f2e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	789b      	ldrb	r3, [r3, #2]
 8009f02:	613b      	str	r3, [r7, #16]
 8009f04:	e010      	b.n	8009f28 <sync_window+0x78>
					wsect += fs->fsize;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f0a:	697a      	ldr	r2, [r7, #20]
 8009f0c:	4413      	add	r3, r2
 8009f0e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	7858      	ldrb	r0, [r3, #1]
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8009f1a:	2301      	movs	r3, #1
 8009f1c:	697a      	ldr	r2, [r7, #20]
 8009f1e:	f7ff fceb 	bl	80098f8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009f22:	693b      	ldr	r3, [r7, #16]
 8009f24:	3b01      	subs	r3, #1
 8009f26:	613b      	str	r3, [r7, #16]
 8009f28:	693b      	ldr	r3, [r7, #16]
 8009f2a:	2b01      	cmp	r3, #1
 8009f2c:	d8eb      	bhi.n	8009f06 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8009f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f30:	4618      	mov	r0, r3
 8009f32:	3718      	adds	r7, #24
 8009f34:	46bd      	mov	sp, r7
 8009f36:	bd80      	pop	{r7, pc}

08009f38 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b084      	sub	sp, #16
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
 8009f40:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8009f42:	2300      	movs	r3, #0
 8009f44:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f4a:	683a      	ldr	r2, [r7, #0]
 8009f4c:	429a      	cmp	r2, r3
 8009f4e:	d01b      	beq.n	8009f88 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8009f50:	6878      	ldr	r0, [r7, #4]
 8009f52:	f7ff ffad 	bl	8009eb0 <sync_window>
 8009f56:	4603      	mov	r3, r0
 8009f58:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8009f5a:	7bfb      	ldrb	r3, [r7, #15]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d113      	bne.n	8009f88 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	7858      	ldrb	r0, [r3, #1]
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8009f6a:	2301      	movs	r3, #1
 8009f6c:	683a      	ldr	r2, [r7, #0]
 8009f6e:	f7ff fca3 	bl	80098b8 <disk_read>
 8009f72:	4603      	mov	r3, r0
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d004      	beq.n	8009f82 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8009f78:	f04f 33ff 	mov.w	r3, #4294967295
 8009f7c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8009f7e:	2301      	movs	r3, #1
 8009f80:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	683a      	ldr	r2, [r7, #0]
 8009f86:	639a      	str	r2, [r3, #56]	; 0x38
		}
	}
	return res;
 8009f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	3710      	adds	r7, #16
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	bd80      	pop	{r7, pc}
	...

08009f94 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b084      	sub	sp, #16
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8009f9c:	6878      	ldr	r0, [r7, #4]
 8009f9e:	f7ff ff87 	bl	8009eb0 <sync_window>
 8009fa2:	4603      	mov	r3, r0
 8009fa4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009fa6:	7bfb      	ldrb	r3, [r7, #15]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d159      	bne.n	800a060 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	781b      	ldrb	r3, [r3, #0]
 8009fb0:	2b03      	cmp	r3, #3
 8009fb2:	d149      	bne.n	800a048 <sync_fs+0xb4>
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	791b      	ldrb	r3, [r3, #4]
 8009fb8:	2b01      	cmp	r3, #1
 8009fba:	d145      	bne.n	800a048 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	899b      	ldrh	r3, [r3, #12]
 8009fc6:	461a      	mov	r2, r3
 8009fc8:	2100      	movs	r1, #0
 8009fca:	f7ff fd76 	bl	8009aba <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	333c      	adds	r3, #60	; 0x3c
 8009fd2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009fd6:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8009fda:	4618      	mov	r0, r3
 8009fdc:	f7ff fd05 	bl	80099ea <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	333c      	adds	r3, #60	; 0x3c
 8009fe4:	4921      	ldr	r1, [pc, #132]	; (800a06c <sync_fs+0xd8>)
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	f7ff fd1a 	bl	8009a20 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	333c      	adds	r3, #60	; 0x3c
 8009ff0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8009ff4:	491e      	ldr	r1, [pc, #120]	; (800a070 <sync_fs+0xdc>)
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f7ff fd12 	bl	8009a20 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	333c      	adds	r3, #60	; 0x3c
 800a000:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	69db      	ldr	r3, [r3, #28]
 800a008:	4619      	mov	r1, r3
 800a00a:	4610      	mov	r0, r2
 800a00c:	f7ff fd08 	bl	8009a20 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	333c      	adds	r3, #60	; 0x3c
 800a014:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	699b      	ldr	r3, [r3, #24]
 800a01c:	4619      	mov	r1, r3
 800a01e:	4610      	mov	r0, r2
 800a020:	f7ff fcfe 	bl	8009a20 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a028:	1c5a      	adds	r2, r3, #1
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	639a      	str	r2, [r3, #56]	; 0x38
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	7858      	ldrb	r0, [r3, #1]
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a03c:	2301      	movs	r3, #1
 800a03e:	f7ff fc5b 	bl	80098f8 <disk_write>
			fs->fsi_flag = 0;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2200      	movs	r2, #0
 800a046:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	785b      	ldrb	r3, [r3, #1]
 800a04c:	2200      	movs	r2, #0
 800a04e:	2100      	movs	r1, #0
 800a050:	4618      	mov	r0, r3
 800a052:	f7ff fc71 	bl	8009938 <disk_ioctl>
 800a056:	4603      	mov	r3, r0
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d001      	beq.n	800a060 <sync_fs+0xcc>
 800a05c:	2301      	movs	r3, #1
 800a05e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800a060:	7bfb      	ldrb	r3, [r7, #15]
}
 800a062:	4618      	mov	r0, r3
 800a064:	3710      	adds	r7, #16
 800a066:	46bd      	mov	sp, r7
 800a068:	bd80      	pop	{r7, pc}
 800a06a:	bf00      	nop
 800a06c:	41615252 	.word	0x41615252
 800a070:	61417272 	.word	0x61417272

0800a074 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800a074:	b480      	push	{r7}
 800a076:	b083      	sub	sp, #12
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
 800a07c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800a07e:	683b      	ldr	r3, [r7, #0]
 800a080:	3b02      	subs	r3, #2
 800a082:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	6a1b      	ldr	r3, [r3, #32]
 800a088:	3b02      	subs	r3, #2
 800a08a:	683a      	ldr	r2, [r7, #0]
 800a08c:	429a      	cmp	r2, r3
 800a08e:	d301      	bcc.n	800a094 <clust2sect+0x20>
 800a090:	2300      	movs	r3, #0
 800a092:	e008      	b.n	800a0a6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	895b      	ldrh	r3, [r3, #10]
 800a098:	461a      	mov	r2, r3
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	fb03 f202 	mul.w	r2, r3, r2
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0a4:	4413      	add	r3, r2
}
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	370c      	adds	r7, #12
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b0:	4770      	bx	lr

0800a0b2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800a0b2:	b580      	push	{r7, lr}
 800a0b4:	b086      	sub	sp, #24
 800a0b6:	af00      	add	r7, sp, #0
 800a0b8:	6078      	str	r0, [r7, #4]
 800a0ba:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800a0c2:	683b      	ldr	r3, [r7, #0]
 800a0c4:	2b01      	cmp	r3, #1
 800a0c6:	d904      	bls.n	800a0d2 <get_fat+0x20>
 800a0c8:	693b      	ldr	r3, [r7, #16]
 800a0ca:	6a1b      	ldr	r3, [r3, #32]
 800a0cc:	683a      	ldr	r2, [r7, #0]
 800a0ce:	429a      	cmp	r2, r3
 800a0d0:	d302      	bcc.n	800a0d8 <get_fat+0x26>
		val = 1;	/* Internal error */
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	617b      	str	r3, [r7, #20]
 800a0d6:	e0bb      	b.n	800a250 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800a0d8:	f04f 33ff 	mov.w	r3, #4294967295
 800a0dc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800a0de:	693b      	ldr	r3, [r7, #16]
 800a0e0:	781b      	ldrb	r3, [r3, #0]
 800a0e2:	2b03      	cmp	r3, #3
 800a0e4:	f000 8083 	beq.w	800a1ee <get_fat+0x13c>
 800a0e8:	2b03      	cmp	r3, #3
 800a0ea:	f300 80a7 	bgt.w	800a23c <get_fat+0x18a>
 800a0ee:	2b01      	cmp	r3, #1
 800a0f0:	d002      	beq.n	800a0f8 <get_fat+0x46>
 800a0f2:	2b02      	cmp	r3, #2
 800a0f4:	d056      	beq.n	800a1a4 <get_fat+0xf2>
 800a0f6:	e0a1      	b.n	800a23c <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	60fb      	str	r3, [r7, #12]
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	085b      	lsrs	r3, r3, #1
 800a100:	68fa      	ldr	r2, [r7, #12]
 800a102:	4413      	add	r3, r2
 800a104:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a106:	693b      	ldr	r3, [r7, #16]
 800a108:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a10a:	693b      	ldr	r3, [r7, #16]
 800a10c:	899b      	ldrh	r3, [r3, #12]
 800a10e:	4619      	mov	r1, r3
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	fbb3 f3f1 	udiv	r3, r3, r1
 800a116:	4413      	add	r3, r2
 800a118:	4619      	mov	r1, r3
 800a11a:	6938      	ldr	r0, [r7, #16]
 800a11c:	f7ff ff0c 	bl	8009f38 <move_window>
 800a120:	4603      	mov	r3, r0
 800a122:	2b00      	cmp	r3, #0
 800a124:	f040 808d 	bne.w	800a242 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	1c5a      	adds	r2, r3, #1
 800a12c:	60fa      	str	r2, [r7, #12]
 800a12e:	693a      	ldr	r2, [r7, #16]
 800a130:	8992      	ldrh	r2, [r2, #12]
 800a132:	fbb3 f1f2 	udiv	r1, r3, r2
 800a136:	fb01 f202 	mul.w	r2, r1, r2
 800a13a:	1a9b      	subs	r3, r3, r2
 800a13c:	693a      	ldr	r2, [r7, #16]
 800a13e:	4413      	add	r3, r2
 800a140:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a144:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a146:	693b      	ldr	r3, [r7, #16]
 800a148:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a14a:	693b      	ldr	r3, [r7, #16]
 800a14c:	899b      	ldrh	r3, [r3, #12]
 800a14e:	4619      	mov	r1, r3
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	fbb3 f3f1 	udiv	r3, r3, r1
 800a156:	4413      	add	r3, r2
 800a158:	4619      	mov	r1, r3
 800a15a:	6938      	ldr	r0, [r7, #16]
 800a15c:	f7ff feec 	bl	8009f38 <move_window>
 800a160:	4603      	mov	r3, r0
 800a162:	2b00      	cmp	r3, #0
 800a164:	d16f      	bne.n	800a246 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 800a166:	693b      	ldr	r3, [r7, #16]
 800a168:	899b      	ldrh	r3, [r3, #12]
 800a16a:	461a      	mov	r2, r3
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	fbb3 f1f2 	udiv	r1, r3, r2
 800a172:	fb01 f202 	mul.w	r2, r1, r2
 800a176:	1a9b      	subs	r3, r3, r2
 800a178:	693a      	ldr	r2, [r7, #16]
 800a17a:	4413      	add	r3, r2
 800a17c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a180:	021b      	lsls	r3, r3, #8
 800a182:	461a      	mov	r2, r3
 800a184:	68bb      	ldr	r3, [r7, #8]
 800a186:	4313      	orrs	r3, r2
 800a188:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	f003 0301 	and.w	r3, r3, #1
 800a190:	2b00      	cmp	r3, #0
 800a192:	d002      	beq.n	800a19a <get_fat+0xe8>
 800a194:	68bb      	ldr	r3, [r7, #8]
 800a196:	091b      	lsrs	r3, r3, #4
 800a198:	e002      	b.n	800a1a0 <get_fat+0xee>
 800a19a:	68bb      	ldr	r3, [r7, #8]
 800a19c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a1a0:	617b      	str	r3, [r7, #20]
			break;
 800a1a2:	e055      	b.n	800a250 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a1a4:	693b      	ldr	r3, [r7, #16]
 800a1a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1a8:	693b      	ldr	r3, [r7, #16]
 800a1aa:	899b      	ldrh	r3, [r3, #12]
 800a1ac:	085b      	lsrs	r3, r3, #1
 800a1ae:	b29b      	uxth	r3, r3
 800a1b0:	4619      	mov	r1, r3
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	fbb3 f3f1 	udiv	r3, r3, r1
 800a1b8:	4413      	add	r3, r2
 800a1ba:	4619      	mov	r1, r3
 800a1bc:	6938      	ldr	r0, [r7, #16]
 800a1be:	f7ff febb 	bl	8009f38 <move_window>
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d140      	bne.n	800a24a <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800a1c8:	693b      	ldr	r3, [r7, #16]
 800a1ca:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	005b      	lsls	r3, r3, #1
 800a1d2:	693a      	ldr	r2, [r7, #16]
 800a1d4:	8992      	ldrh	r2, [r2, #12]
 800a1d6:	fbb3 f0f2 	udiv	r0, r3, r2
 800a1da:	fb00 f202 	mul.w	r2, r0, r2
 800a1de:	1a9b      	subs	r3, r3, r2
 800a1e0:	440b      	add	r3, r1
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	f7ff fbc6 	bl	8009974 <ld_word>
 800a1e8:	4603      	mov	r3, r0
 800a1ea:	617b      	str	r3, [r7, #20]
			break;
 800a1ec:	e030      	b.n	800a250 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a1ee:	693b      	ldr	r3, [r7, #16]
 800a1f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1f2:	693b      	ldr	r3, [r7, #16]
 800a1f4:	899b      	ldrh	r3, [r3, #12]
 800a1f6:	089b      	lsrs	r3, r3, #2
 800a1f8:	b29b      	uxth	r3, r3
 800a1fa:	4619      	mov	r1, r3
 800a1fc:	683b      	ldr	r3, [r7, #0]
 800a1fe:	fbb3 f3f1 	udiv	r3, r3, r1
 800a202:	4413      	add	r3, r2
 800a204:	4619      	mov	r1, r3
 800a206:	6938      	ldr	r0, [r7, #16]
 800a208:	f7ff fe96 	bl	8009f38 <move_window>
 800a20c:	4603      	mov	r3, r0
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d11d      	bne.n	800a24e <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	009b      	lsls	r3, r3, #2
 800a21c:	693a      	ldr	r2, [r7, #16]
 800a21e:	8992      	ldrh	r2, [r2, #12]
 800a220:	fbb3 f0f2 	udiv	r0, r3, r2
 800a224:	fb00 f202 	mul.w	r2, r0, r2
 800a228:	1a9b      	subs	r3, r3, r2
 800a22a:	440b      	add	r3, r1
 800a22c:	4618      	mov	r0, r3
 800a22e:	f7ff fbb9 	bl	80099a4 <ld_dword>
 800a232:	4603      	mov	r3, r0
 800a234:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a238:	617b      	str	r3, [r7, #20]
			break;
 800a23a:	e009      	b.n	800a250 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800a23c:	2301      	movs	r3, #1
 800a23e:	617b      	str	r3, [r7, #20]
 800a240:	e006      	b.n	800a250 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a242:	bf00      	nop
 800a244:	e004      	b.n	800a250 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a246:	bf00      	nop
 800a248:	e002      	b.n	800a250 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a24a:	bf00      	nop
 800a24c:	e000      	b.n	800a250 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a24e:	bf00      	nop
		}
	}

	return val;
 800a250:	697b      	ldr	r3, [r7, #20]
}
 800a252:	4618      	mov	r0, r3
 800a254:	3718      	adds	r7, #24
 800a256:	46bd      	mov	sp, r7
 800a258:	bd80      	pop	{r7, pc}

0800a25a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800a25a:	b590      	push	{r4, r7, lr}
 800a25c:	b089      	sub	sp, #36	; 0x24
 800a25e:	af00      	add	r7, sp, #0
 800a260:	60f8      	str	r0, [r7, #12]
 800a262:	60b9      	str	r1, [r7, #8]
 800a264:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800a266:	2302      	movs	r3, #2
 800a268:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800a26a:	68bb      	ldr	r3, [r7, #8]
 800a26c:	2b01      	cmp	r3, #1
 800a26e:	f240 8109 	bls.w	800a484 <put_fat+0x22a>
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	6a1b      	ldr	r3, [r3, #32]
 800a276:	68ba      	ldr	r2, [r7, #8]
 800a278:	429a      	cmp	r2, r3
 800a27a:	f080 8103 	bcs.w	800a484 <put_fat+0x22a>
		switch (fs->fs_type) {
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	781b      	ldrb	r3, [r3, #0]
 800a282:	2b03      	cmp	r3, #3
 800a284:	f000 80b6 	beq.w	800a3f4 <put_fat+0x19a>
 800a288:	2b03      	cmp	r3, #3
 800a28a:	f300 80fb 	bgt.w	800a484 <put_fat+0x22a>
 800a28e:	2b01      	cmp	r3, #1
 800a290:	d003      	beq.n	800a29a <put_fat+0x40>
 800a292:	2b02      	cmp	r3, #2
 800a294:	f000 8083 	beq.w	800a39e <put_fat+0x144>
 800a298:	e0f4      	b.n	800a484 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800a29a:	68bb      	ldr	r3, [r7, #8]
 800a29c:	61bb      	str	r3, [r7, #24]
 800a29e:	69bb      	ldr	r3, [r7, #24]
 800a2a0:	085b      	lsrs	r3, r3, #1
 800a2a2:	69ba      	ldr	r2, [r7, #24]
 800a2a4:	4413      	add	r3, r2
 800a2a6:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	899b      	ldrh	r3, [r3, #12]
 800a2b0:	4619      	mov	r1, r3
 800a2b2:	69bb      	ldr	r3, [r7, #24]
 800a2b4:	fbb3 f3f1 	udiv	r3, r3, r1
 800a2b8:	4413      	add	r3, r2
 800a2ba:	4619      	mov	r1, r3
 800a2bc:	68f8      	ldr	r0, [r7, #12]
 800a2be:	f7ff fe3b 	bl	8009f38 <move_window>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a2c6:	7ffb      	ldrb	r3, [r7, #31]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	f040 80d4 	bne.w	800a476 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800a2d4:	69bb      	ldr	r3, [r7, #24]
 800a2d6:	1c5a      	adds	r2, r3, #1
 800a2d8:	61ba      	str	r2, [r7, #24]
 800a2da:	68fa      	ldr	r2, [r7, #12]
 800a2dc:	8992      	ldrh	r2, [r2, #12]
 800a2de:	fbb3 f0f2 	udiv	r0, r3, r2
 800a2e2:	fb00 f202 	mul.w	r2, r0, r2
 800a2e6:	1a9b      	subs	r3, r3, r2
 800a2e8:	440b      	add	r3, r1
 800a2ea:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800a2ec:	68bb      	ldr	r3, [r7, #8]
 800a2ee:	f003 0301 	and.w	r3, r3, #1
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d00d      	beq.n	800a312 <put_fat+0xb8>
 800a2f6:	697b      	ldr	r3, [r7, #20]
 800a2f8:	781b      	ldrb	r3, [r3, #0]
 800a2fa:	b25b      	sxtb	r3, r3
 800a2fc:	f003 030f 	and.w	r3, r3, #15
 800a300:	b25a      	sxtb	r2, r3
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	b2db      	uxtb	r3, r3
 800a306:	011b      	lsls	r3, r3, #4
 800a308:	b25b      	sxtb	r3, r3
 800a30a:	4313      	orrs	r3, r2
 800a30c:	b25b      	sxtb	r3, r3
 800a30e:	b2db      	uxtb	r3, r3
 800a310:	e001      	b.n	800a316 <put_fat+0xbc>
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	b2db      	uxtb	r3, r3
 800a316:	697a      	ldr	r2, [r7, #20]
 800a318:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	2201      	movs	r2, #1
 800a31e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	899b      	ldrh	r3, [r3, #12]
 800a328:	4619      	mov	r1, r3
 800a32a:	69bb      	ldr	r3, [r7, #24]
 800a32c:	fbb3 f3f1 	udiv	r3, r3, r1
 800a330:	4413      	add	r3, r2
 800a332:	4619      	mov	r1, r3
 800a334:	68f8      	ldr	r0, [r7, #12]
 800a336:	f7ff fdff 	bl	8009f38 <move_window>
 800a33a:	4603      	mov	r3, r0
 800a33c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a33e:	7ffb      	ldrb	r3, [r7, #31]
 800a340:	2b00      	cmp	r3, #0
 800a342:	f040 809a 	bne.w	800a47a <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	899b      	ldrh	r3, [r3, #12]
 800a350:	461a      	mov	r2, r3
 800a352:	69bb      	ldr	r3, [r7, #24]
 800a354:	fbb3 f0f2 	udiv	r0, r3, r2
 800a358:	fb00 f202 	mul.w	r2, r0, r2
 800a35c:	1a9b      	subs	r3, r3, r2
 800a35e:	440b      	add	r3, r1
 800a360:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800a362:	68bb      	ldr	r3, [r7, #8]
 800a364:	f003 0301 	and.w	r3, r3, #1
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d003      	beq.n	800a374 <put_fat+0x11a>
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	091b      	lsrs	r3, r3, #4
 800a370:	b2db      	uxtb	r3, r3
 800a372:	e00e      	b.n	800a392 <put_fat+0x138>
 800a374:	697b      	ldr	r3, [r7, #20]
 800a376:	781b      	ldrb	r3, [r3, #0]
 800a378:	b25b      	sxtb	r3, r3
 800a37a:	f023 030f 	bic.w	r3, r3, #15
 800a37e:	b25a      	sxtb	r2, r3
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	0a1b      	lsrs	r3, r3, #8
 800a384:	b25b      	sxtb	r3, r3
 800a386:	f003 030f 	and.w	r3, r3, #15
 800a38a:	b25b      	sxtb	r3, r3
 800a38c:	4313      	orrs	r3, r2
 800a38e:	b25b      	sxtb	r3, r3
 800a390:	b2db      	uxtb	r3, r3
 800a392:	697a      	ldr	r2, [r7, #20]
 800a394:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	2201      	movs	r2, #1
 800a39a:	70da      	strb	r2, [r3, #3]
			break;
 800a39c:	e072      	b.n	800a484 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	899b      	ldrh	r3, [r3, #12]
 800a3a6:	085b      	lsrs	r3, r3, #1
 800a3a8:	b29b      	uxth	r3, r3
 800a3aa:	4619      	mov	r1, r3
 800a3ac:	68bb      	ldr	r3, [r7, #8]
 800a3ae:	fbb3 f3f1 	udiv	r3, r3, r1
 800a3b2:	4413      	add	r3, r2
 800a3b4:	4619      	mov	r1, r3
 800a3b6:	68f8      	ldr	r0, [r7, #12]
 800a3b8:	f7ff fdbe 	bl	8009f38 <move_window>
 800a3bc:	4603      	mov	r3, r0
 800a3be:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a3c0:	7ffb      	ldrb	r3, [r7, #31]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d15b      	bne.n	800a47e <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800a3cc:	68bb      	ldr	r3, [r7, #8]
 800a3ce:	005b      	lsls	r3, r3, #1
 800a3d0:	68fa      	ldr	r2, [r7, #12]
 800a3d2:	8992      	ldrh	r2, [r2, #12]
 800a3d4:	fbb3 f0f2 	udiv	r0, r3, r2
 800a3d8:	fb00 f202 	mul.w	r2, r0, r2
 800a3dc:	1a9b      	subs	r3, r3, r2
 800a3de:	440b      	add	r3, r1
 800a3e0:	687a      	ldr	r2, [r7, #4]
 800a3e2:	b292      	uxth	r2, r2
 800a3e4:	4611      	mov	r1, r2
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	f7ff faff 	bl	80099ea <st_word>
			fs->wflag = 1;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	2201      	movs	r2, #1
 800a3f0:	70da      	strb	r2, [r3, #3]
			break;
 800a3f2:	e047      	b.n	800a484 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	899b      	ldrh	r3, [r3, #12]
 800a3fc:	089b      	lsrs	r3, r3, #2
 800a3fe:	b29b      	uxth	r3, r3
 800a400:	4619      	mov	r1, r3
 800a402:	68bb      	ldr	r3, [r7, #8]
 800a404:	fbb3 f3f1 	udiv	r3, r3, r1
 800a408:	4413      	add	r3, r2
 800a40a:	4619      	mov	r1, r3
 800a40c:	68f8      	ldr	r0, [r7, #12]
 800a40e:	f7ff fd93 	bl	8009f38 <move_window>
 800a412:	4603      	mov	r3, r0
 800a414:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a416:	7ffb      	ldrb	r3, [r7, #31]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d132      	bne.n	800a482 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800a428:	68bb      	ldr	r3, [r7, #8]
 800a42a:	009b      	lsls	r3, r3, #2
 800a42c:	68fa      	ldr	r2, [r7, #12]
 800a42e:	8992      	ldrh	r2, [r2, #12]
 800a430:	fbb3 f0f2 	udiv	r0, r3, r2
 800a434:	fb00 f202 	mul.w	r2, r0, r2
 800a438:	1a9b      	subs	r3, r3, r2
 800a43a:	440b      	add	r3, r1
 800a43c:	4618      	mov	r0, r3
 800a43e:	f7ff fab1 	bl	80099a4 <ld_dword>
 800a442:	4603      	mov	r3, r0
 800a444:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800a448:	4323      	orrs	r3, r4
 800a44a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800a452:	68bb      	ldr	r3, [r7, #8]
 800a454:	009b      	lsls	r3, r3, #2
 800a456:	68fa      	ldr	r2, [r7, #12]
 800a458:	8992      	ldrh	r2, [r2, #12]
 800a45a:	fbb3 f0f2 	udiv	r0, r3, r2
 800a45e:	fb00 f202 	mul.w	r2, r0, r2
 800a462:	1a9b      	subs	r3, r3, r2
 800a464:	440b      	add	r3, r1
 800a466:	6879      	ldr	r1, [r7, #4]
 800a468:	4618      	mov	r0, r3
 800a46a:	f7ff fad9 	bl	8009a20 <st_dword>
			fs->wflag = 1;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	2201      	movs	r2, #1
 800a472:	70da      	strb	r2, [r3, #3]
			break;
 800a474:	e006      	b.n	800a484 <put_fat+0x22a>
			if (res != FR_OK) break;
 800a476:	bf00      	nop
 800a478:	e004      	b.n	800a484 <put_fat+0x22a>
			if (res != FR_OK) break;
 800a47a:	bf00      	nop
 800a47c:	e002      	b.n	800a484 <put_fat+0x22a>
			if (res != FR_OK) break;
 800a47e:	bf00      	nop
 800a480:	e000      	b.n	800a484 <put_fat+0x22a>
			if (res != FR_OK) break;
 800a482:	bf00      	nop
		}
	}
	return res;
 800a484:	7ffb      	ldrb	r3, [r7, #31]
}
 800a486:	4618      	mov	r0, r3
 800a488:	3724      	adds	r7, #36	; 0x24
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd90      	pop	{r4, r7, pc}

0800a48e <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800a48e:	b580      	push	{r7, lr}
 800a490:	b088      	sub	sp, #32
 800a492:	af00      	add	r7, sp, #0
 800a494:	60f8      	str	r0, [r7, #12]
 800a496:	60b9      	str	r1, [r7, #8]
 800a498:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800a49a:	2300      	movs	r3, #0
 800a49c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800a4a4:	68bb      	ldr	r3, [r7, #8]
 800a4a6:	2b01      	cmp	r3, #1
 800a4a8:	d904      	bls.n	800a4b4 <remove_chain+0x26>
 800a4aa:	69bb      	ldr	r3, [r7, #24]
 800a4ac:	6a1b      	ldr	r3, [r3, #32]
 800a4ae:	68ba      	ldr	r2, [r7, #8]
 800a4b0:	429a      	cmp	r2, r3
 800a4b2:	d301      	bcc.n	800a4b8 <remove_chain+0x2a>
 800a4b4:	2302      	movs	r3, #2
 800a4b6:	e04b      	b.n	800a550 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d00c      	beq.n	800a4d8 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800a4be:	f04f 32ff 	mov.w	r2, #4294967295
 800a4c2:	6879      	ldr	r1, [r7, #4]
 800a4c4:	69b8      	ldr	r0, [r7, #24]
 800a4c6:	f7ff fec8 	bl	800a25a <put_fat>
 800a4ca:	4603      	mov	r3, r0
 800a4cc:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800a4ce:	7ffb      	ldrb	r3, [r7, #31]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d001      	beq.n	800a4d8 <remove_chain+0x4a>
 800a4d4:	7ffb      	ldrb	r3, [r7, #31]
 800a4d6:	e03b      	b.n	800a550 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800a4d8:	68b9      	ldr	r1, [r7, #8]
 800a4da:	68f8      	ldr	r0, [r7, #12]
 800a4dc:	f7ff fde9 	bl	800a0b2 <get_fat>
 800a4e0:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800a4e2:	697b      	ldr	r3, [r7, #20]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d031      	beq.n	800a54c <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800a4e8:	697b      	ldr	r3, [r7, #20]
 800a4ea:	2b01      	cmp	r3, #1
 800a4ec:	d101      	bne.n	800a4f2 <remove_chain+0x64>
 800a4ee:	2302      	movs	r3, #2
 800a4f0:	e02e      	b.n	800a550 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800a4f2:	697b      	ldr	r3, [r7, #20]
 800a4f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4f8:	d101      	bne.n	800a4fe <remove_chain+0x70>
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	e028      	b.n	800a550 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800a4fe:	2200      	movs	r2, #0
 800a500:	68b9      	ldr	r1, [r7, #8]
 800a502:	69b8      	ldr	r0, [r7, #24]
 800a504:	f7ff fea9 	bl	800a25a <put_fat>
 800a508:	4603      	mov	r3, r0
 800a50a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800a50c:	7ffb      	ldrb	r3, [r7, #31]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d001      	beq.n	800a516 <remove_chain+0x88>
 800a512:	7ffb      	ldrb	r3, [r7, #31]
 800a514:	e01c      	b.n	800a550 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800a516:	69bb      	ldr	r3, [r7, #24]
 800a518:	69da      	ldr	r2, [r3, #28]
 800a51a:	69bb      	ldr	r3, [r7, #24]
 800a51c:	6a1b      	ldr	r3, [r3, #32]
 800a51e:	3b02      	subs	r3, #2
 800a520:	429a      	cmp	r2, r3
 800a522:	d20b      	bcs.n	800a53c <remove_chain+0xae>
			fs->free_clst++;
 800a524:	69bb      	ldr	r3, [r7, #24]
 800a526:	69db      	ldr	r3, [r3, #28]
 800a528:	1c5a      	adds	r2, r3, #1
 800a52a:	69bb      	ldr	r3, [r7, #24]
 800a52c:	61da      	str	r2, [r3, #28]
			fs->fsi_flag |= 1;
 800a52e:	69bb      	ldr	r3, [r7, #24]
 800a530:	791b      	ldrb	r3, [r3, #4]
 800a532:	f043 0301 	orr.w	r3, r3, #1
 800a536:	b2da      	uxtb	r2, r3
 800a538:	69bb      	ldr	r3, [r7, #24]
 800a53a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800a53c:	697b      	ldr	r3, [r7, #20]
 800a53e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800a540:	69bb      	ldr	r3, [r7, #24]
 800a542:	6a1b      	ldr	r3, [r3, #32]
 800a544:	68ba      	ldr	r2, [r7, #8]
 800a546:	429a      	cmp	r2, r3
 800a548:	d3c6      	bcc.n	800a4d8 <remove_chain+0x4a>
 800a54a:	e000      	b.n	800a54e <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800a54c:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800a54e:	2300      	movs	r3, #0
}
 800a550:	4618      	mov	r0, r3
 800a552:	3720      	adds	r7, #32
 800a554:	46bd      	mov	sp, r7
 800a556:	bd80      	pop	{r7, pc}

0800a558 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b088      	sub	sp, #32
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
 800a560:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800a568:	683b      	ldr	r3, [r7, #0]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d10d      	bne.n	800a58a <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	699b      	ldr	r3, [r3, #24]
 800a572:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800a574:	69bb      	ldr	r3, [r7, #24]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d004      	beq.n	800a584 <create_chain+0x2c>
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	6a1b      	ldr	r3, [r3, #32]
 800a57e:	69ba      	ldr	r2, [r7, #24]
 800a580:	429a      	cmp	r2, r3
 800a582:	d31b      	bcc.n	800a5bc <create_chain+0x64>
 800a584:	2301      	movs	r3, #1
 800a586:	61bb      	str	r3, [r7, #24]
 800a588:	e018      	b.n	800a5bc <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800a58a:	6839      	ldr	r1, [r7, #0]
 800a58c:	6878      	ldr	r0, [r7, #4]
 800a58e:	f7ff fd90 	bl	800a0b2 <get_fat>
 800a592:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	2b01      	cmp	r3, #1
 800a598:	d801      	bhi.n	800a59e <create_chain+0x46>
 800a59a:	2301      	movs	r3, #1
 800a59c:	e070      	b.n	800a680 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5a4:	d101      	bne.n	800a5aa <create_chain+0x52>
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	e06a      	b.n	800a680 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800a5aa:	693b      	ldr	r3, [r7, #16]
 800a5ac:	6a1b      	ldr	r3, [r3, #32]
 800a5ae:	68fa      	ldr	r2, [r7, #12]
 800a5b0:	429a      	cmp	r2, r3
 800a5b2:	d201      	bcs.n	800a5b8 <create_chain+0x60>
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	e063      	b.n	800a680 <create_chain+0x128>
		scl = clst;
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800a5bc:	69bb      	ldr	r3, [r7, #24]
 800a5be:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800a5c0:	69fb      	ldr	r3, [r7, #28]
 800a5c2:	3301      	adds	r3, #1
 800a5c4:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800a5c6:	693b      	ldr	r3, [r7, #16]
 800a5c8:	6a1b      	ldr	r3, [r3, #32]
 800a5ca:	69fa      	ldr	r2, [r7, #28]
 800a5cc:	429a      	cmp	r2, r3
 800a5ce:	d307      	bcc.n	800a5e0 <create_chain+0x88>
				ncl = 2;
 800a5d0:	2302      	movs	r3, #2
 800a5d2:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800a5d4:	69fa      	ldr	r2, [r7, #28]
 800a5d6:	69bb      	ldr	r3, [r7, #24]
 800a5d8:	429a      	cmp	r2, r3
 800a5da:	d901      	bls.n	800a5e0 <create_chain+0x88>
 800a5dc:	2300      	movs	r3, #0
 800a5de:	e04f      	b.n	800a680 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800a5e0:	69f9      	ldr	r1, [r7, #28]
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	f7ff fd65 	bl	800a0b2 <get_fat>
 800a5e8:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d00e      	beq.n	800a60e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	2b01      	cmp	r3, #1
 800a5f4:	d003      	beq.n	800a5fe <create_chain+0xa6>
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5fc:	d101      	bne.n	800a602 <create_chain+0xaa>
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	e03e      	b.n	800a680 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800a602:	69fa      	ldr	r2, [r7, #28]
 800a604:	69bb      	ldr	r3, [r7, #24]
 800a606:	429a      	cmp	r2, r3
 800a608:	d1da      	bne.n	800a5c0 <create_chain+0x68>
 800a60a:	2300      	movs	r3, #0
 800a60c:	e038      	b.n	800a680 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800a60e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800a610:	f04f 32ff 	mov.w	r2, #4294967295
 800a614:	69f9      	ldr	r1, [r7, #28]
 800a616:	6938      	ldr	r0, [r7, #16]
 800a618:	f7ff fe1f 	bl	800a25a <put_fat>
 800a61c:	4603      	mov	r3, r0
 800a61e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800a620:	7dfb      	ldrb	r3, [r7, #23]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d109      	bne.n	800a63a <create_chain+0xe2>
 800a626:	683b      	ldr	r3, [r7, #0]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d006      	beq.n	800a63a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800a62c:	69fa      	ldr	r2, [r7, #28]
 800a62e:	6839      	ldr	r1, [r7, #0]
 800a630:	6938      	ldr	r0, [r7, #16]
 800a632:	f7ff fe12 	bl	800a25a <put_fat>
 800a636:	4603      	mov	r3, r0
 800a638:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800a63a:	7dfb      	ldrb	r3, [r7, #23]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d116      	bne.n	800a66e <create_chain+0x116>
		fs->last_clst = ncl;
 800a640:	693b      	ldr	r3, [r7, #16]
 800a642:	69fa      	ldr	r2, [r7, #28]
 800a644:	619a      	str	r2, [r3, #24]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800a646:	693b      	ldr	r3, [r7, #16]
 800a648:	69da      	ldr	r2, [r3, #28]
 800a64a:	693b      	ldr	r3, [r7, #16]
 800a64c:	6a1b      	ldr	r3, [r3, #32]
 800a64e:	3b02      	subs	r3, #2
 800a650:	429a      	cmp	r2, r3
 800a652:	d804      	bhi.n	800a65e <create_chain+0x106>
 800a654:	693b      	ldr	r3, [r7, #16]
 800a656:	69db      	ldr	r3, [r3, #28]
 800a658:	1e5a      	subs	r2, r3, #1
 800a65a:	693b      	ldr	r3, [r7, #16]
 800a65c:	61da      	str	r2, [r3, #28]
		fs->fsi_flag |= 1;
 800a65e:	693b      	ldr	r3, [r7, #16]
 800a660:	791b      	ldrb	r3, [r3, #4]
 800a662:	f043 0301 	orr.w	r3, r3, #1
 800a666:	b2da      	uxtb	r2, r3
 800a668:	693b      	ldr	r3, [r7, #16]
 800a66a:	711a      	strb	r2, [r3, #4]
 800a66c:	e007      	b.n	800a67e <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800a66e:	7dfb      	ldrb	r3, [r7, #23]
 800a670:	2b01      	cmp	r3, #1
 800a672:	d102      	bne.n	800a67a <create_chain+0x122>
 800a674:	f04f 33ff 	mov.w	r3, #4294967295
 800a678:	e000      	b.n	800a67c <create_chain+0x124>
 800a67a:	2301      	movs	r3, #1
 800a67c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800a67e:	69fb      	ldr	r3, [r7, #28]
}
 800a680:	4618      	mov	r0, r3
 800a682:	3720      	adds	r7, #32
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}

0800a688 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800a688:	b480      	push	{r7}
 800a68a:	b087      	sub	sp, #28
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
 800a690:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a69c:	3304      	adds	r3, #4
 800a69e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	899b      	ldrh	r3, [r3, #12]
 800a6a4:	461a      	mov	r2, r3
 800a6a6:	683b      	ldr	r3, [r7, #0]
 800a6a8:	fbb3 f3f2 	udiv	r3, r3, r2
 800a6ac:	68fa      	ldr	r2, [r7, #12]
 800a6ae:	8952      	ldrh	r2, [r2, #10]
 800a6b0:	fbb3 f3f2 	udiv	r3, r3, r2
 800a6b4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a6b6:	693b      	ldr	r3, [r7, #16]
 800a6b8:	1d1a      	adds	r2, r3, #4
 800a6ba:	613a      	str	r2, [r7, #16]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800a6c0:	68bb      	ldr	r3, [r7, #8]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d101      	bne.n	800a6ca <clmt_clust+0x42>
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	e010      	b.n	800a6ec <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800a6ca:	697a      	ldr	r2, [r7, #20]
 800a6cc:	68bb      	ldr	r3, [r7, #8]
 800a6ce:	429a      	cmp	r2, r3
 800a6d0:	d307      	bcc.n	800a6e2 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800a6d2:	697a      	ldr	r2, [r7, #20]
 800a6d4:	68bb      	ldr	r3, [r7, #8]
 800a6d6:	1ad3      	subs	r3, r2, r3
 800a6d8:	617b      	str	r3, [r7, #20]
 800a6da:	693b      	ldr	r3, [r7, #16]
 800a6dc:	3304      	adds	r3, #4
 800a6de:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a6e0:	e7e9      	b.n	800a6b6 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800a6e2:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800a6e4:	693b      	ldr	r3, [r7, #16]
 800a6e6:	681a      	ldr	r2, [r3, #0]
 800a6e8:	697b      	ldr	r3, [r7, #20]
 800a6ea:	4413      	add	r3, r2
}
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	371c      	adds	r7, #28
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f6:	4770      	bx	lr

0800a6f8 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b086      	sub	sp, #24
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
 800a700:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a70e:	d204      	bcs.n	800a71a <dir_sdi+0x22>
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	f003 031f 	and.w	r3, r3, #31
 800a716:	2b00      	cmp	r3, #0
 800a718:	d001      	beq.n	800a71e <dir_sdi+0x26>
		return FR_INT_ERR;
 800a71a:	2302      	movs	r3, #2
 800a71c:	e071      	b.n	800a802 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	683a      	ldr	r2, [r7, #0]
 800a722:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	689b      	ldr	r3, [r3, #8]
 800a728:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800a72a:	697b      	ldr	r3, [r7, #20]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d106      	bne.n	800a73e <dir_sdi+0x46>
 800a730:	693b      	ldr	r3, [r7, #16]
 800a732:	781b      	ldrb	r3, [r3, #0]
 800a734:	2b02      	cmp	r3, #2
 800a736:	d902      	bls.n	800a73e <dir_sdi+0x46>
		clst = fs->dirbase;
 800a738:	693b      	ldr	r3, [r7, #16]
 800a73a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a73c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800a73e:	697b      	ldr	r3, [r7, #20]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d10c      	bne.n	800a75e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	095b      	lsrs	r3, r3, #5
 800a748:	693a      	ldr	r2, [r7, #16]
 800a74a:	8912      	ldrh	r2, [r2, #8]
 800a74c:	4293      	cmp	r3, r2
 800a74e:	d301      	bcc.n	800a754 <dir_sdi+0x5c>
 800a750:	2302      	movs	r3, #2
 800a752:	e056      	b.n	800a802 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800a754:	693b      	ldr	r3, [r7, #16]
 800a756:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	61da      	str	r2, [r3, #28]
 800a75c:	e02d      	b.n	800a7ba <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800a75e:	693b      	ldr	r3, [r7, #16]
 800a760:	895b      	ldrh	r3, [r3, #10]
 800a762:	461a      	mov	r2, r3
 800a764:	693b      	ldr	r3, [r7, #16]
 800a766:	899b      	ldrh	r3, [r3, #12]
 800a768:	fb02 f303 	mul.w	r3, r2, r3
 800a76c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a76e:	e019      	b.n	800a7a4 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	6979      	ldr	r1, [r7, #20]
 800a774:	4618      	mov	r0, r3
 800a776:	f7ff fc9c 	bl	800a0b2 <get_fat>
 800a77a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a77c:	697b      	ldr	r3, [r7, #20]
 800a77e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a782:	d101      	bne.n	800a788 <dir_sdi+0x90>
 800a784:	2301      	movs	r3, #1
 800a786:	e03c      	b.n	800a802 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800a788:	697b      	ldr	r3, [r7, #20]
 800a78a:	2b01      	cmp	r3, #1
 800a78c:	d904      	bls.n	800a798 <dir_sdi+0xa0>
 800a78e:	693b      	ldr	r3, [r7, #16]
 800a790:	6a1b      	ldr	r3, [r3, #32]
 800a792:	697a      	ldr	r2, [r7, #20]
 800a794:	429a      	cmp	r2, r3
 800a796:	d301      	bcc.n	800a79c <dir_sdi+0xa4>
 800a798:	2302      	movs	r3, #2
 800a79a:	e032      	b.n	800a802 <dir_sdi+0x10a>
			ofs -= csz;
 800a79c:	683a      	ldr	r2, [r7, #0]
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	1ad3      	subs	r3, r2, r3
 800a7a2:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a7a4:	683a      	ldr	r2, [r7, #0]
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	429a      	cmp	r2, r3
 800a7aa:	d2e1      	bcs.n	800a770 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800a7ac:	6979      	ldr	r1, [r7, #20]
 800a7ae:	6938      	ldr	r0, [r7, #16]
 800a7b0:	f7ff fc60 	bl	800a074 <clust2sect>
 800a7b4:	4602      	mov	r2, r0
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	697a      	ldr	r2, [r7, #20]
 800a7be:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	69db      	ldr	r3, [r3, #28]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d101      	bne.n	800a7cc <dir_sdi+0xd4>
 800a7c8:	2302      	movs	r3, #2
 800a7ca:	e01a      	b.n	800a802 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	69da      	ldr	r2, [r3, #28]
 800a7d0:	693b      	ldr	r3, [r7, #16]
 800a7d2:	899b      	ldrh	r3, [r3, #12]
 800a7d4:	4619      	mov	r1, r3
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	fbb3 f3f1 	udiv	r3, r3, r1
 800a7dc:	441a      	add	r2, r3
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800a7e2:	693b      	ldr	r3, [r7, #16]
 800a7e4:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800a7e8:	693b      	ldr	r3, [r7, #16]
 800a7ea:	899b      	ldrh	r3, [r3, #12]
 800a7ec:	461a      	mov	r2, r3
 800a7ee:	683b      	ldr	r3, [r7, #0]
 800a7f0:	fbb3 f0f2 	udiv	r0, r3, r2
 800a7f4:	fb00 f202 	mul.w	r2, r0, r2
 800a7f8:	1a9b      	subs	r3, r3, r2
 800a7fa:	18ca      	adds	r2, r1, r3
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800a800:	2300      	movs	r3, #0
}
 800a802:	4618      	mov	r0, r3
 800a804:	3718      	adds	r7, #24
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}

0800a80a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800a80a:	b580      	push	{r7, lr}
 800a80c:	b086      	sub	sp, #24
 800a80e:	af00      	add	r7, sp, #0
 800a810:	6078      	str	r0, [r7, #4]
 800a812:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	695b      	ldr	r3, [r3, #20]
 800a81e:	3320      	adds	r3, #32
 800a820:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	69db      	ldr	r3, [r3, #28]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d003      	beq.n	800a832 <dir_next+0x28>
 800a82a:	68bb      	ldr	r3, [r7, #8]
 800a82c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a830:	d301      	bcc.n	800a836 <dir_next+0x2c>
 800a832:	2304      	movs	r3, #4
 800a834:	e0bb      	b.n	800a9ae <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	899b      	ldrh	r3, [r3, #12]
 800a83a:	461a      	mov	r2, r3
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	fbb3 f1f2 	udiv	r1, r3, r2
 800a842:	fb01 f202 	mul.w	r2, r1, r2
 800a846:	1a9b      	subs	r3, r3, r2
 800a848:	2b00      	cmp	r3, #0
 800a84a:	f040 809d 	bne.w	800a988 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	69db      	ldr	r3, [r3, #28]
 800a852:	1c5a      	adds	r2, r3, #1
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	699b      	ldr	r3, [r3, #24]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d10b      	bne.n	800a878 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800a860:	68bb      	ldr	r3, [r7, #8]
 800a862:	095b      	lsrs	r3, r3, #5
 800a864:	68fa      	ldr	r2, [r7, #12]
 800a866:	8912      	ldrh	r2, [r2, #8]
 800a868:	4293      	cmp	r3, r2
 800a86a:	f0c0 808d 	bcc.w	800a988 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	2200      	movs	r2, #0
 800a872:	61da      	str	r2, [r3, #28]
 800a874:	2304      	movs	r3, #4
 800a876:	e09a      	b.n	800a9ae <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	899b      	ldrh	r3, [r3, #12]
 800a87c:	461a      	mov	r2, r3
 800a87e:	68bb      	ldr	r3, [r7, #8]
 800a880:	fbb3 f3f2 	udiv	r3, r3, r2
 800a884:	68fa      	ldr	r2, [r7, #12]
 800a886:	8952      	ldrh	r2, [r2, #10]
 800a888:	3a01      	subs	r2, #1
 800a88a:	4013      	ands	r3, r2
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d17b      	bne.n	800a988 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800a890:	687a      	ldr	r2, [r7, #4]
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	699b      	ldr	r3, [r3, #24]
 800a896:	4619      	mov	r1, r3
 800a898:	4610      	mov	r0, r2
 800a89a:	f7ff fc0a 	bl	800a0b2 <get_fat>
 800a89e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800a8a0:	697b      	ldr	r3, [r7, #20]
 800a8a2:	2b01      	cmp	r3, #1
 800a8a4:	d801      	bhi.n	800a8aa <dir_next+0xa0>
 800a8a6:	2302      	movs	r3, #2
 800a8a8:	e081      	b.n	800a9ae <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800a8aa:	697b      	ldr	r3, [r7, #20]
 800a8ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8b0:	d101      	bne.n	800a8b6 <dir_next+0xac>
 800a8b2:	2301      	movs	r3, #1
 800a8b4:	e07b      	b.n	800a9ae <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	6a1b      	ldr	r3, [r3, #32]
 800a8ba:	697a      	ldr	r2, [r7, #20]
 800a8bc:	429a      	cmp	r2, r3
 800a8be:	d359      	bcc.n	800a974 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800a8c0:	683b      	ldr	r3, [r7, #0]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d104      	bne.n	800a8d0 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	61da      	str	r2, [r3, #28]
 800a8cc:	2304      	movs	r3, #4
 800a8ce:	e06e      	b.n	800a9ae <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800a8d0:	687a      	ldr	r2, [r7, #4]
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	699b      	ldr	r3, [r3, #24]
 800a8d6:	4619      	mov	r1, r3
 800a8d8:	4610      	mov	r0, r2
 800a8da:	f7ff fe3d 	bl	800a558 <create_chain>
 800a8de:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800a8e0:	697b      	ldr	r3, [r7, #20]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d101      	bne.n	800a8ea <dir_next+0xe0>
 800a8e6:	2307      	movs	r3, #7
 800a8e8:	e061      	b.n	800a9ae <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800a8ea:	697b      	ldr	r3, [r7, #20]
 800a8ec:	2b01      	cmp	r3, #1
 800a8ee:	d101      	bne.n	800a8f4 <dir_next+0xea>
 800a8f0:	2302      	movs	r3, #2
 800a8f2:	e05c      	b.n	800a9ae <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a8f4:	697b      	ldr	r3, [r7, #20]
 800a8f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8fa:	d101      	bne.n	800a900 <dir_next+0xf6>
 800a8fc:	2301      	movs	r3, #1
 800a8fe:	e056      	b.n	800a9ae <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800a900:	68f8      	ldr	r0, [r7, #12]
 800a902:	f7ff fad5 	bl	8009eb0 <sync_window>
 800a906:	4603      	mov	r3, r0
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d001      	beq.n	800a910 <dir_next+0x106>
 800a90c:	2301      	movs	r3, #1
 800a90e:	e04e      	b.n	800a9ae <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	899b      	ldrh	r3, [r3, #12]
 800a91a:	461a      	mov	r2, r3
 800a91c:	2100      	movs	r1, #0
 800a91e:	f7ff f8cc 	bl	8009aba <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a922:	2300      	movs	r3, #0
 800a924:	613b      	str	r3, [r7, #16]
 800a926:	6979      	ldr	r1, [r7, #20]
 800a928:	68f8      	ldr	r0, [r7, #12]
 800a92a:	f7ff fba3 	bl	800a074 <clust2sect>
 800a92e:	4602      	mov	r2, r0
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	639a      	str	r2, [r3, #56]	; 0x38
 800a934:	e012      	b.n	800a95c <dir_next+0x152>
						fs->wflag = 1;
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	2201      	movs	r2, #1
 800a93a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800a93c:	68f8      	ldr	r0, [r7, #12]
 800a93e:	f7ff fab7 	bl	8009eb0 <sync_window>
 800a942:	4603      	mov	r3, r0
 800a944:	2b00      	cmp	r3, #0
 800a946:	d001      	beq.n	800a94c <dir_next+0x142>
 800a948:	2301      	movs	r3, #1
 800a94a:	e030      	b.n	800a9ae <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a94c:	693b      	ldr	r3, [r7, #16]
 800a94e:	3301      	adds	r3, #1
 800a950:	613b      	str	r3, [r7, #16]
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a956:	1c5a      	adds	r2, r3, #1
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	639a      	str	r2, [r3, #56]	; 0x38
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	895b      	ldrh	r3, [r3, #10]
 800a960:	461a      	mov	r2, r3
 800a962:	693b      	ldr	r3, [r7, #16]
 800a964:	4293      	cmp	r3, r2
 800a966:	d3e6      	bcc.n	800a936 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a96c:	693b      	ldr	r3, [r7, #16]
 800a96e:	1ad2      	subs	r2, r2, r3
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	639a      	str	r2, [r3, #56]	; 0x38
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	697a      	ldr	r2, [r7, #20]
 800a978:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800a97a:	6979      	ldr	r1, [r7, #20]
 800a97c:	68f8      	ldr	r0, [r7, #12]
 800a97e:	f7ff fb79 	bl	800a074 <clust2sect>
 800a982:	4602      	mov	r2, r0
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	68ba      	ldr	r2, [r7, #8]
 800a98c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	899b      	ldrh	r3, [r3, #12]
 800a998:	461a      	mov	r2, r3
 800a99a:	68bb      	ldr	r3, [r7, #8]
 800a99c:	fbb3 f0f2 	udiv	r0, r3, r2
 800a9a0:	fb00 f202 	mul.w	r2, r0, r2
 800a9a4:	1a9b      	subs	r3, r3, r2
 800a9a6:	18ca      	adds	r2, r1, r3
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800a9ac:	2300      	movs	r3, #0
}
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	3718      	adds	r7, #24
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}

0800a9b6 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800a9b6:	b580      	push	{r7, lr}
 800a9b8:	b086      	sub	sp, #24
 800a9ba:	af00      	add	r7, sp, #0
 800a9bc:	6078      	str	r0, [r7, #4]
 800a9be:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800a9c6:	2100      	movs	r1, #0
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f7ff fe95 	bl	800a6f8 <dir_sdi>
 800a9ce:	4603      	mov	r3, r0
 800a9d0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a9d2:	7dfb      	ldrb	r3, [r7, #23]
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d12b      	bne.n	800aa30 <dir_alloc+0x7a>
		n = 0;
 800a9d8:	2300      	movs	r3, #0
 800a9da:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	69db      	ldr	r3, [r3, #28]
 800a9e0:	4619      	mov	r1, r3
 800a9e2:	68f8      	ldr	r0, [r7, #12]
 800a9e4:	f7ff faa8 	bl	8009f38 <move_window>
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a9ec:	7dfb      	ldrb	r3, [r7, #23]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d11d      	bne.n	800aa2e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6a1b      	ldr	r3, [r3, #32]
 800a9f6:	781b      	ldrb	r3, [r3, #0]
 800a9f8:	2be5      	cmp	r3, #229	; 0xe5
 800a9fa:	d004      	beq.n	800aa06 <dir_alloc+0x50>
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6a1b      	ldr	r3, [r3, #32]
 800aa00:	781b      	ldrb	r3, [r3, #0]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d107      	bne.n	800aa16 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800aa06:	693b      	ldr	r3, [r7, #16]
 800aa08:	3301      	adds	r3, #1
 800aa0a:	613b      	str	r3, [r7, #16]
 800aa0c:	693a      	ldr	r2, [r7, #16]
 800aa0e:	683b      	ldr	r3, [r7, #0]
 800aa10:	429a      	cmp	r2, r3
 800aa12:	d102      	bne.n	800aa1a <dir_alloc+0x64>
 800aa14:	e00c      	b.n	800aa30 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800aa16:	2300      	movs	r3, #0
 800aa18:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800aa1a:	2101      	movs	r1, #1
 800aa1c:	6878      	ldr	r0, [r7, #4]
 800aa1e:	f7ff fef4 	bl	800a80a <dir_next>
 800aa22:	4603      	mov	r3, r0
 800aa24:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800aa26:	7dfb      	ldrb	r3, [r7, #23]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d0d7      	beq.n	800a9dc <dir_alloc+0x26>
 800aa2c:	e000      	b.n	800aa30 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800aa2e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800aa30:	7dfb      	ldrb	r3, [r7, #23]
 800aa32:	2b04      	cmp	r3, #4
 800aa34:	d101      	bne.n	800aa3a <dir_alloc+0x84>
 800aa36:	2307      	movs	r3, #7
 800aa38:	75fb      	strb	r3, [r7, #23]
	return res;
 800aa3a:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	3718      	adds	r7, #24
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}

0800aa44 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b084      	sub	sp, #16
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
 800aa4c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	331a      	adds	r3, #26
 800aa52:	4618      	mov	r0, r3
 800aa54:	f7fe ff8e 	bl	8009974 <ld_word>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	781b      	ldrb	r3, [r3, #0]
 800aa60:	2b03      	cmp	r3, #3
 800aa62:	d109      	bne.n	800aa78 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	3314      	adds	r3, #20
 800aa68:	4618      	mov	r0, r3
 800aa6a:	f7fe ff83 	bl	8009974 <ld_word>
 800aa6e:	4603      	mov	r3, r0
 800aa70:	041b      	lsls	r3, r3, #16
 800aa72:	68fa      	ldr	r2, [r7, #12]
 800aa74:	4313      	orrs	r3, r2
 800aa76:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800aa78:	68fb      	ldr	r3, [r7, #12]
}
 800aa7a:	4618      	mov	r0, r3
 800aa7c:	3710      	adds	r7, #16
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	bd80      	pop	{r7, pc}

0800aa82 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800aa82:	b580      	push	{r7, lr}
 800aa84:	b084      	sub	sp, #16
 800aa86:	af00      	add	r7, sp, #0
 800aa88:	60f8      	str	r0, [r7, #12]
 800aa8a:	60b9      	str	r1, [r7, #8]
 800aa8c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800aa8e:	68bb      	ldr	r3, [r7, #8]
 800aa90:	331a      	adds	r3, #26
 800aa92:	687a      	ldr	r2, [r7, #4]
 800aa94:	b292      	uxth	r2, r2
 800aa96:	4611      	mov	r1, r2
 800aa98:	4618      	mov	r0, r3
 800aa9a:	f7fe ffa6 	bl	80099ea <st_word>
	if (fs->fs_type == FS_FAT32) {
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	781b      	ldrb	r3, [r3, #0]
 800aaa2:	2b03      	cmp	r3, #3
 800aaa4:	d109      	bne.n	800aaba <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800aaa6:	68bb      	ldr	r3, [r7, #8]
 800aaa8:	f103 0214 	add.w	r2, r3, #20
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	0c1b      	lsrs	r3, r3, #16
 800aab0:	b29b      	uxth	r3, r3
 800aab2:	4619      	mov	r1, r3
 800aab4:	4610      	mov	r0, r2
 800aab6:	f7fe ff98 	bl	80099ea <st_word>
	}
}
 800aaba:	bf00      	nop
 800aabc:	3710      	adds	r7, #16
 800aabe:	46bd      	mov	sp, r7
 800aac0:	bd80      	pop	{r7, pc}
	...

0800aac4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800aac4:	b590      	push	{r4, r7, lr}
 800aac6:	b087      	sub	sp, #28
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	6078      	str	r0, [r7, #4]
 800aacc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	331a      	adds	r3, #26
 800aad2:	4618      	mov	r0, r3
 800aad4:	f7fe ff4e 	bl	8009974 <ld_word>
 800aad8:	4603      	mov	r3, r0
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d001      	beq.n	800aae2 <cmp_lfn+0x1e>
 800aade:	2300      	movs	r3, #0
 800aae0:	e059      	b.n	800ab96 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800aae2:	683b      	ldr	r3, [r7, #0]
 800aae4:	781b      	ldrb	r3, [r3, #0]
 800aae6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800aaea:	1e5a      	subs	r2, r3, #1
 800aaec:	4613      	mov	r3, r2
 800aaee:	005b      	lsls	r3, r3, #1
 800aaf0:	4413      	add	r3, r2
 800aaf2:	009b      	lsls	r3, r3, #2
 800aaf4:	4413      	add	r3, r2
 800aaf6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800aaf8:	2301      	movs	r3, #1
 800aafa:	81fb      	strh	r3, [r7, #14]
 800aafc:	2300      	movs	r3, #0
 800aafe:	613b      	str	r3, [r7, #16]
 800ab00:	e033      	b.n	800ab6a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800ab02:	4a27      	ldr	r2, [pc, #156]	; (800aba0 <cmp_lfn+0xdc>)
 800ab04:	693b      	ldr	r3, [r7, #16]
 800ab06:	4413      	add	r3, r2
 800ab08:	781b      	ldrb	r3, [r3, #0]
 800ab0a:	461a      	mov	r2, r3
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	4413      	add	r3, r2
 800ab10:	4618      	mov	r0, r3
 800ab12:	f7fe ff2f 	bl	8009974 <ld_word>
 800ab16:	4603      	mov	r3, r0
 800ab18:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800ab1a:	89fb      	ldrh	r3, [r7, #14]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d01a      	beq.n	800ab56 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800ab20:	697b      	ldr	r3, [r7, #20]
 800ab22:	2bfe      	cmp	r3, #254	; 0xfe
 800ab24:	d812      	bhi.n	800ab4c <cmp_lfn+0x88>
 800ab26:	89bb      	ldrh	r3, [r7, #12]
 800ab28:	4618      	mov	r0, r3
 800ab2a:	f001 ff85 	bl	800ca38 <ff_wtoupper>
 800ab2e:	4603      	mov	r3, r0
 800ab30:	461c      	mov	r4, r3
 800ab32:	697b      	ldr	r3, [r7, #20]
 800ab34:	1c5a      	adds	r2, r3, #1
 800ab36:	617a      	str	r2, [r7, #20]
 800ab38:	005b      	lsls	r3, r3, #1
 800ab3a:	687a      	ldr	r2, [r7, #4]
 800ab3c:	4413      	add	r3, r2
 800ab3e:	881b      	ldrh	r3, [r3, #0]
 800ab40:	4618      	mov	r0, r3
 800ab42:	f001 ff79 	bl	800ca38 <ff_wtoupper>
 800ab46:	4603      	mov	r3, r0
 800ab48:	429c      	cmp	r4, r3
 800ab4a:	d001      	beq.n	800ab50 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	e022      	b.n	800ab96 <cmp_lfn+0xd2>
			}
			wc = uc;
 800ab50:	89bb      	ldrh	r3, [r7, #12]
 800ab52:	81fb      	strh	r3, [r7, #14]
 800ab54:	e006      	b.n	800ab64 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800ab56:	89bb      	ldrh	r3, [r7, #12]
 800ab58:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ab5c:	4293      	cmp	r3, r2
 800ab5e:	d001      	beq.n	800ab64 <cmp_lfn+0xa0>
 800ab60:	2300      	movs	r3, #0
 800ab62:	e018      	b.n	800ab96 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ab64:	693b      	ldr	r3, [r7, #16]
 800ab66:	3301      	adds	r3, #1
 800ab68:	613b      	str	r3, [r7, #16]
 800ab6a:	693b      	ldr	r3, [r7, #16]
 800ab6c:	2b0c      	cmp	r3, #12
 800ab6e:	d9c8      	bls.n	800ab02 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800ab70:	683b      	ldr	r3, [r7, #0]
 800ab72:	781b      	ldrb	r3, [r3, #0]
 800ab74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d00b      	beq.n	800ab94 <cmp_lfn+0xd0>
 800ab7c:	89fb      	ldrh	r3, [r7, #14]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d008      	beq.n	800ab94 <cmp_lfn+0xd0>
 800ab82:	697b      	ldr	r3, [r7, #20]
 800ab84:	005b      	lsls	r3, r3, #1
 800ab86:	687a      	ldr	r2, [r7, #4]
 800ab88:	4413      	add	r3, r2
 800ab8a:	881b      	ldrh	r3, [r3, #0]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d001      	beq.n	800ab94 <cmp_lfn+0xd0>
 800ab90:	2300      	movs	r3, #0
 800ab92:	e000      	b.n	800ab96 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800ab94:	2301      	movs	r3, #1
}
 800ab96:	4618      	mov	r0, r3
 800ab98:	371c      	adds	r7, #28
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	bd90      	pop	{r4, r7, pc}
 800ab9e:	bf00      	nop
 800aba0:	080143e8 	.word	0x080143e8

0800aba4 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b088      	sub	sp, #32
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	60f8      	str	r0, [r7, #12]
 800abac:	60b9      	str	r1, [r7, #8]
 800abae:	4611      	mov	r1, r2
 800abb0:	461a      	mov	r2, r3
 800abb2:	460b      	mov	r3, r1
 800abb4:	71fb      	strb	r3, [r7, #7]
 800abb6:	4613      	mov	r3, r2
 800abb8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800abba:	68bb      	ldr	r3, [r7, #8]
 800abbc:	330d      	adds	r3, #13
 800abbe:	79ba      	ldrb	r2, [r7, #6]
 800abc0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800abc2:	68bb      	ldr	r3, [r7, #8]
 800abc4:	330b      	adds	r3, #11
 800abc6:	220f      	movs	r2, #15
 800abc8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800abca:	68bb      	ldr	r3, [r7, #8]
 800abcc:	330c      	adds	r3, #12
 800abce:	2200      	movs	r2, #0
 800abd0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800abd2:	68bb      	ldr	r3, [r7, #8]
 800abd4:	331a      	adds	r3, #26
 800abd6:	2100      	movs	r1, #0
 800abd8:	4618      	mov	r0, r3
 800abda:	f7fe ff06 	bl	80099ea <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800abde:	79fb      	ldrb	r3, [r7, #7]
 800abe0:	1e5a      	subs	r2, r3, #1
 800abe2:	4613      	mov	r3, r2
 800abe4:	005b      	lsls	r3, r3, #1
 800abe6:	4413      	add	r3, r2
 800abe8:	009b      	lsls	r3, r3, #2
 800abea:	4413      	add	r3, r2
 800abec:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800abee:	2300      	movs	r3, #0
 800abf0:	82fb      	strh	r3, [r7, #22]
 800abf2:	2300      	movs	r3, #0
 800abf4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800abf6:	8afb      	ldrh	r3, [r7, #22]
 800abf8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800abfc:	4293      	cmp	r3, r2
 800abfe:	d007      	beq.n	800ac10 <put_lfn+0x6c>
 800ac00:	69fb      	ldr	r3, [r7, #28]
 800ac02:	1c5a      	adds	r2, r3, #1
 800ac04:	61fa      	str	r2, [r7, #28]
 800ac06:	005b      	lsls	r3, r3, #1
 800ac08:	68fa      	ldr	r2, [r7, #12]
 800ac0a:	4413      	add	r3, r2
 800ac0c:	881b      	ldrh	r3, [r3, #0]
 800ac0e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800ac10:	4a17      	ldr	r2, [pc, #92]	; (800ac70 <put_lfn+0xcc>)
 800ac12:	69bb      	ldr	r3, [r7, #24]
 800ac14:	4413      	add	r3, r2
 800ac16:	781b      	ldrb	r3, [r3, #0]
 800ac18:	461a      	mov	r2, r3
 800ac1a:	68bb      	ldr	r3, [r7, #8]
 800ac1c:	4413      	add	r3, r2
 800ac1e:	8afa      	ldrh	r2, [r7, #22]
 800ac20:	4611      	mov	r1, r2
 800ac22:	4618      	mov	r0, r3
 800ac24:	f7fe fee1 	bl	80099ea <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800ac28:	8afb      	ldrh	r3, [r7, #22]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d102      	bne.n	800ac34 <put_lfn+0x90>
 800ac2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ac32:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800ac34:	69bb      	ldr	r3, [r7, #24]
 800ac36:	3301      	adds	r3, #1
 800ac38:	61bb      	str	r3, [r7, #24]
 800ac3a:	69bb      	ldr	r3, [r7, #24]
 800ac3c:	2b0c      	cmp	r3, #12
 800ac3e:	d9da      	bls.n	800abf6 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800ac40:	8afb      	ldrh	r3, [r7, #22]
 800ac42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ac46:	4293      	cmp	r3, r2
 800ac48:	d006      	beq.n	800ac58 <put_lfn+0xb4>
 800ac4a:	69fb      	ldr	r3, [r7, #28]
 800ac4c:	005b      	lsls	r3, r3, #1
 800ac4e:	68fa      	ldr	r2, [r7, #12]
 800ac50:	4413      	add	r3, r2
 800ac52:	881b      	ldrh	r3, [r3, #0]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d103      	bne.n	800ac60 <put_lfn+0xbc>
 800ac58:	79fb      	ldrb	r3, [r7, #7]
 800ac5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac5e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800ac60:	68bb      	ldr	r3, [r7, #8]
 800ac62:	79fa      	ldrb	r2, [r7, #7]
 800ac64:	701a      	strb	r2, [r3, #0]
}
 800ac66:	bf00      	nop
 800ac68:	3720      	adds	r7, #32
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	bd80      	pop	{r7, pc}
 800ac6e:	bf00      	nop
 800ac70:	080143e8 	.word	0x080143e8

0800ac74 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b08c      	sub	sp, #48	; 0x30
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	60f8      	str	r0, [r7, #12]
 800ac7c:	60b9      	str	r1, [r7, #8]
 800ac7e:	607a      	str	r2, [r7, #4]
 800ac80:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800ac82:	220b      	movs	r2, #11
 800ac84:	68b9      	ldr	r1, [r7, #8]
 800ac86:	68f8      	ldr	r0, [r7, #12]
 800ac88:	f7fe fef6 	bl	8009a78 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800ac8c:	683b      	ldr	r3, [r7, #0]
 800ac8e:	2b05      	cmp	r3, #5
 800ac90:	d92b      	bls.n	800acea <gen_numname+0x76>
		sr = seq;
 800ac92:	683b      	ldr	r3, [r7, #0]
 800ac94:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800ac96:	e022      	b.n	800acde <gen_numname+0x6a>
			wc = *lfn++;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	1c9a      	adds	r2, r3, #2
 800ac9c:	607a      	str	r2, [r7, #4]
 800ac9e:	881b      	ldrh	r3, [r3, #0]
 800aca0:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800aca2:	2300      	movs	r3, #0
 800aca4:	62bb      	str	r3, [r7, #40]	; 0x28
 800aca6:	e017      	b.n	800acd8 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800aca8:	69fb      	ldr	r3, [r7, #28]
 800acaa:	005a      	lsls	r2, r3, #1
 800acac:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800acae:	f003 0301 	and.w	r3, r3, #1
 800acb2:	4413      	add	r3, r2
 800acb4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800acb6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800acb8:	085b      	lsrs	r3, r3, #1
 800acba:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800acbc:	69fb      	ldr	r3, [r7, #28]
 800acbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d005      	beq.n	800acd2 <gen_numname+0x5e>
 800acc6:	69fb      	ldr	r3, [r7, #28]
 800acc8:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800accc:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800acd0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800acd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acd4:	3301      	adds	r3, #1
 800acd6:	62bb      	str	r3, [r7, #40]	; 0x28
 800acd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acda:	2b0f      	cmp	r3, #15
 800acdc:	d9e4      	bls.n	800aca8 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	881b      	ldrh	r3, [r3, #0]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d1d8      	bne.n	800ac98 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800ace6:	69fb      	ldr	r3, [r7, #28]
 800ace8:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800acea:	2307      	movs	r3, #7
 800acec:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800acee:	683b      	ldr	r3, [r7, #0]
 800acf0:	b2db      	uxtb	r3, r3
 800acf2:	f003 030f 	and.w	r3, r3, #15
 800acf6:	b2db      	uxtb	r3, r3
 800acf8:	3330      	adds	r3, #48	; 0x30
 800acfa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800acfe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ad02:	2b39      	cmp	r3, #57	; 0x39
 800ad04:	d904      	bls.n	800ad10 <gen_numname+0x9c>
 800ad06:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ad0a:	3307      	adds	r3, #7
 800ad0c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800ad10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad12:	1e5a      	subs	r2, r3, #1
 800ad14:	62ba      	str	r2, [r7, #40]	; 0x28
 800ad16:	3330      	adds	r3, #48	; 0x30
 800ad18:	443b      	add	r3, r7
 800ad1a:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800ad1e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800ad22:	683b      	ldr	r3, [r7, #0]
 800ad24:	091b      	lsrs	r3, r3, #4
 800ad26:	603b      	str	r3, [r7, #0]
	} while (seq);
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d1df      	bne.n	800acee <gen_numname+0x7a>
	ns[i] = '~';
 800ad2e:	f107 0214 	add.w	r2, r7, #20
 800ad32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad34:	4413      	add	r3, r2
 800ad36:	227e      	movs	r2, #126	; 0x7e
 800ad38:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	627b      	str	r3, [r7, #36]	; 0x24
 800ad3e:	e002      	b.n	800ad46 <gen_numname+0xd2>
 800ad40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad42:	3301      	adds	r3, #1
 800ad44:	627b      	str	r3, [r7, #36]	; 0x24
 800ad46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad4a:	429a      	cmp	r2, r3
 800ad4c:	d205      	bcs.n	800ad5a <gen_numname+0xe6>
 800ad4e:	68fa      	ldr	r2, [r7, #12]
 800ad50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad52:	4413      	add	r3, r2
 800ad54:	781b      	ldrb	r3, [r3, #0]
 800ad56:	2b20      	cmp	r3, #32
 800ad58:	d1f2      	bne.n	800ad40 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800ad5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad5c:	2b07      	cmp	r3, #7
 800ad5e:	d807      	bhi.n	800ad70 <gen_numname+0xfc>
 800ad60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad62:	1c5a      	adds	r2, r3, #1
 800ad64:	62ba      	str	r2, [r7, #40]	; 0x28
 800ad66:	3330      	adds	r3, #48	; 0x30
 800ad68:	443b      	add	r3, r7
 800ad6a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800ad6e:	e000      	b.n	800ad72 <gen_numname+0xfe>
 800ad70:	2120      	movs	r1, #32
 800ad72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad74:	1c5a      	adds	r2, r3, #1
 800ad76:	627a      	str	r2, [r7, #36]	; 0x24
 800ad78:	68fa      	ldr	r2, [r7, #12]
 800ad7a:	4413      	add	r3, r2
 800ad7c:	460a      	mov	r2, r1
 800ad7e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800ad80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad82:	2b07      	cmp	r3, #7
 800ad84:	d9e9      	bls.n	800ad5a <gen_numname+0xe6>
}
 800ad86:	bf00      	nop
 800ad88:	bf00      	nop
 800ad8a:	3730      	adds	r7, #48	; 0x30
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	bd80      	pop	{r7, pc}

0800ad90 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800ad90:	b480      	push	{r7}
 800ad92:	b085      	sub	sp, #20
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800ad98:	2300      	movs	r3, #0
 800ad9a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800ad9c:	230b      	movs	r3, #11
 800ad9e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800ada0:	7bfb      	ldrb	r3, [r7, #15]
 800ada2:	b2da      	uxtb	r2, r3
 800ada4:	0852      	lsrs	r2, r2, #1
 800ada6:	01db      	lsls	r3, r3, #7
 800ada8:	4313      	orrs	r3, r2
 800adaa:	b2da      	uxtb	r2, r3
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	1c59      	adds	r1, r3, #1
 800adb0:	6079      	str	r1, [r7, #4]
 800adb2:	781b      	ldrb	r3, [r3, #0]
 800adb4:	4413      	add	r3, r2
 800adb6:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800adb8:	68bb      	ldr	r3, [r7, #8]
 800adba:	3b01      	subs	r3, #1
 800adbc:	60bb      	str	r3, [r7, #8]
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d1ed      	bne.n	800ada0 <sum_sfn+0x10>
	return sum;
 800adc4:	7bfb      	ldrb	r3, [r7, #15]
}
 800adc6:	4618      	mov	r0, r3
 800adc8:	3714      	adds	r7, #20
 800adca:	46bd      	mov	sp, r7
 800adcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add0:	4770      	bx	lr

0800add2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800add2:	b580      	push	{r7, lr}
 800add4:	b086      	sub	sp, #24
 800add6:	af00      	add	r7, sp, #0
 800add8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800ade0:	2100      	movs	r1, #0
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	f7ff fc88 	bl	800a6f8 <dir_sdi>
 800ade8:	4603      	mov	r3, r0
 800adea:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800adec:	7dfb      	ldrb	r3, [r7, #23]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d001      	beq.n	800adf6 <dir_find+0x24>
 800adf2:	7dfb      	ldrb	r3, [r7, #23]
 800adf4:	e0a9      	b.n	800af4a <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800adf6:	23ff      	movs	r3, #255	; 0xff
 800adf8:	753b      	strb	r3, [r7, #20]
 800adfa:	7d3b      	ldrb	r3, [r7, #20]
 800adfc:	757b      	strb	r3, [r7, #21]
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	f04f 32ff 	mov.w	r2, #4294967295
 800ae04:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	69db      	ldr	r3, [r3, #28]
 800ae0a:	4619      	mov	r1, r3
 800ae0c:	6938      	ldr	r0, [r7, #16]
 800ae0e:	f7ff f893 	bl	8009f38 <move_window>
 800ae12:	4603      	mov	r3, r0
 800ae14:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ae16:	7dfb      	ldrb	r3, [r7, #23]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	f040 8090 	bne.w	800af3e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	6a1b      	ldr	r3, [r3, #32]
 800ae22:	781b      	ldrb	r3, [r3, #0]
 800ae24:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ae26:	7dbb      	ldrb	r3, [r7, #22]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d102      	bne.n	800ae32 <dir_find+0x60>
 800ae2c:	2304      	movs	r3, #4
 800ae2e:	75fb      	strb	r3, [r7, #23]
 800ae30:	e08a      	b.n	800af48 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	6a1b      	ldr	r3, [r3, #32]
 800ae36:	330b      	adds	r3, #11
 800ae38:	781b      	ldrb	r3, [r3, #0]
 800ae3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ae3e:	73fb      	strb	r3, [r7, #15]
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	7bfa      	ldrb	r2, [r7, #15]
 800ae44:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800ae46:	7dbb      	ldrb	r3, [r7, #22]
 800ae48:	2be5      	cmp	r3, #229	; 0xe5
 800ae4a:	d007      	beq.n	800ae5c <dir_find+0x8a>
 800ae4c:	7bfb      	ldrb	r3, [r7, #15]
 800ae4e:	f003 0308 	and.w	r3, r3, #8
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d009      	beq.n	800ae6a <dir_find+0x98>
 800ae56:	7bfb      	ldrb	r3, [r7, #15]
 800ae58:	2b0f      	cmp	r3, #15
 800ae5a:	d006      	beq.n	800ae6a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ae5c:	23ff      	movs	r3, #255	; 0xff
 800ae5e:	757b      	strb	r3, [r7, #21]
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f04f 32ff 	mov.w	r2, #4294967295
 800ae66:	631a      	str	r2, [r3, #48]	; 0x30
 800ae68:	e05e      	b.n	800af28 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800ae6a:	7bfb      	ldrb	r3, [r7, #15]
 800ae6c:	2b0f      	cmp	r3, #15
 800ae6e:	d136      	bne.n	800aede <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ae76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d154      	bne.n	800af28 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800ae7e:	7dbb      	ldrb	r3, [r7, #22]
 800ae80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d00d      	beq.n	800aea4 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	6a1b      	ldr	r3, [r3, #32]
 800ae8c:	7b5b      	ldrb	r3, [r3, #13]
 800ae8e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800ae90:	7dbb      	ldrb	r3, [r7, #22]
 800ae92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae96:	75bb      	strb	r3, [r7, #22]
 800ae98:	7dbb      	ldrb	r3, [r7, #22]
 800ae9a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	695a      	ldr	r2, [r3, #20]
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800aea4:	7dba      	ldrb	r2, [r7, #22]
 800aea6:	7d7b      	ldrb	r3, [r7, #21]
 800aea8:	429a      	cmp	r2, r3
 800aeaa:	d115      	bne.n	800aed8 <dir_find+0x106>
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	6a1b      	ldr	r3, [r3, #32]
 800aeb0:	330d      	adds	r3, #13
 800aeb2:	781b      	ldrb	r3, [r3, #0]
 800aeb4:	7d3a      	ldrb	r2, [r7, #20]
 800aeb6:	429a      	cmp	r2, r3
 800aeb8:	d10e      	bne.n	800aed8 <dir_find+0x106>
 800aeba:	693b      	ldr	r3, [r7, #16]
 800aebc:	691a      	ldr	r2, [r3, #16]
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	6a1b      	ldr	r3, [r3, #32]
 800aec2:	4619      	mov	r1, r3
 800aec4:	4610      	mov	r0, r2
 800aec6:	f7ff fdfd 	bl	800aac4 <cmp_lfn>
 800aeca:	4603      	mov	r3, r0
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d003      	beq.n	800aed8 <dir_find+0x106>
 800aed0:	7d7b      	ldrb	r3, [r7, #21]
 800aed2:	3b01      	subs	r3, #1
 800aed4:	b2db      	uxtb	r3, r3
 800aed6:	e000      	b.n	800aeda <dir_find+0x108>
 800aed8:	23ff      	movs	r3, #255	; 0xff
 800aeda:	757b      	strb	r3, [r7, #21]
 800aedc:	e024      	b.n	800af28 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800aede:	7d7b      	ldrb	r3, [r7, #21]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d109      	bne.n	800aef8 <dir_find+0x126>
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	6a1b      	ldr	r3, [r3, #32]
 800aee8:	4618      	mov	r0, r3
 800aeea:	f7ff ff51 	bl	800ad90 <sum_sfn>
 800aeee:	4603      	mov	r3, r0
 800aef0:	461a      	mov	r2, r3
 800aef2:	7d3b      	ldrb	r3, [r7, #20]
 800aef4:	4293      	cmp	r3, r2
 800aef6:	d024      	beq.n	800af42 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800aefe:	f003 0301 	and.w	r3, r3, #1
 800af02:	2b00      	cmp	r3, #0
 800af04:	d10a      	bne.n	800af1c <dir_find+0x14a>
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	6a18      	ldr	r0, [r3, #32]
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	3324      	adds	r3, #36	; 0x24
 800af0e:	220b      	movs	r2, #11
 800af10:	4619      	mov	r1, r3
 800af12:	f7fe fded 	bl	8009af0 <mem_cmp>
 800af16:	4603      	mov	r3, r0
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d014      	beq.n	800af46 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800af1c:	23ff      	movs	r3, #255	; 0xff
 800af1e:	757b      	strb	r3, [r7, #21]
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	f04f 32ff 	mov.w	r2, #4294967295
 800af26:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800af28:	2100      	movs	r1, #0
 800af2a:	6878      	ldr	r0, [r7, #4]
 800af2c:	f7ff fc6d 	bl	800a80a <dir_next>
 800af30:	4603      	mov	r3, r0
 800af32:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800af34:	7dfb      	ldrb	r3, [r7, #23]
 800af36:	2b00      	cmp	r3, #0
 800af38:	f43f af65 	beq.w	800ae06 <dir_find+0x34>
 800af3c:	e004      	b.n	800af48 <dir_find+0x176>
		if (res != FR_OK) break;
 800af3e:	bf00      	nop
 800af40:	e002      	b.n	800af48 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800af42:	bf00      	nop
 800af44:	e000      	b.n	800af48 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800af46:	bf00      	nop

	return res;
 800af48:	7dfb      	ldrb	r3, [r7, #23]
}
 800af4a:	4618      	mov	r0, r3
 800af4c:	3718      	adds	r7, #24
 800af4e:	46bd      	mov	sp, r7
 800af50:	bd80      	pop	{r7, pc}
	...

0800af54 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800af54:	b580      	push	{r7, lr}
 800af56:	b08c      	sub	sp, #48	; 0x30
 800af58:	af00      	add	r7, sp, #0
 800af5a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800af68:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d001      	beq.n	800af74 <dir_register+0x20>
 800af70:	2306      	movs	r3, #6
 800af72:	e0e0      	b.n	800b136 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800af74:	2300      	movs	r3, #0
 800af76:	627b      	str	r3, [r7, #36]	; 0x24
 800af78:	e002      	b.n	800af80 <dir_register+0x2c>
 800af7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af7c:	3301      	adds	r3, #1
 800af7e:	627b      	str	r3, [r7, #36]	; 0x24
 800af80:	69fb      	ldr	r3, [r7, #28]
 800af82:	691a      	ldr	r2, [r3, #16]
 800af84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af86:	005b      	lsls	r3, r3, #1
 800af88:	4413      	add	r3, r2
 800af8a:	881b      	ldrh	r3, [r3, #0]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d1f4      	bne.n	800af7a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800af96:	f107 030c 	add.w	r3, r7, #12
 800af9a:	220c      	movs	r2, #12
 800af9c:	4618      	mov	r0, r3
 800af9e:	f7fe fd6b 	bl	8009a78 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800afa2:	7dfb      	ldrb	r3, [r7, #23]
 800afa4:	f003 0301 	and.w	r3, r3, #1
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d032      	beq.n	800b012 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	2240      	movs	r2, #64	; 0x40
 800afb0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800afb4:	2301      	movs	r3, #1
 800afb6:	62bb      	str	r3, [r7, #40]	; 0x28
 800afb8:	e016      	b.n	800afe8 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800afc0:	69fb      	ldr	r3, [r7, #28]
 800afc2:	691a      	ldr	r2, [r3, #16]
 800afc4:	f107 010c 	add.w	r1, r7, #12
 800afc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afca:	f7ff fe53 	bl	800ac74 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800afce:	6878      	ldr	r0, [r7, #4]
 800afd0:	f7ff feff 	bl	800add2 <dir_find>
 800afd4:	4603      	mov	r3, r0
 800afd6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800afda:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d106      	bne.n	800aff0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800afe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afe4:	3301      	adds	r3, #1
 800afe6:	62bb      	str	r3, [r7, #40]	; 0x28
 800afe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afea:	2b63      	cmp	r3, #99	; 0x63
 800afec:	d9e5      	bls.n	800afba <dir_register+0x66>
 800afee:	e000      	b.n	800aff2 <dir_register+0x9e>
			if (res != FR_OK) break;
 800aff0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800aff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aff4:	2b64      	cmp	r3, #100	; 0x64
 800aff6:	d101      	bne.n	800affc <dir_register+0xa8>
 800aff8:	2307      	movs	r3, #7
 800affa:	e09c      	b.n	800b136 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800affc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b000:	2b04      	cmp	r3, #4
 800b002:	d002      	beq.n	800b00a <dir_register+0xb6>
 800b004:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b008:	e095      	b.n	800b136 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800b00a:	7dfa      	ldrb	r2, [r7, #23]
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800b012:	7dfb      	ldrb	r3, [r7, #23]
 800b014:	f003 0302 	and.w	r3, r3, #2
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d007      	beq.n	800b02c <dir_register+0xd8>
 800b01c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b01e:	330c      	adds	r3, #12
 800b020:	4a47      	ldr	r2, [pc, #284]	; (800b140 <dir_register+0x1ec>)
 800b022:	fba2 2303 	umull	r2, r3, r2, r3
 800b026:	089b      	lsrs	r3, r3, #2
 800b028:	3301      	adds	r3, #1
 800b02a:	e000      	b.n	800b02e <dir_register+0xda>
 800b02c:	2301      	movs	r3, #1
 800b02e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800b030:	6a39      	ldr	r1, [r7, #32]
 800b032:	6878      	ldr	r0, [r7, #4]
 800b034:	f7ff fcbf 	bl	800a9b6 <dir_alloc>
 800b038:	4603      	mov	r3, r0
 800b03a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800b03e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b042:	2b00      	cmp	r3, #0
 800b044:	d148      	bne.n	800b0d8 <dir_register+0x184>
 800b046:	6a3b      	ldr	r3, [r7, #32]
 800b048:	3b01      	subs	r3, #1
 800b04a:	623b      	str	r3, [r7, #32]
 800b04c:	6a3b      	ldr	r3, [r7, #32]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d042      	beq.n	800b0d8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	695a      	ldr	r2, [r3, #20]
 800b056:	6a3b      	ldr	r3, [r7, #32]
 800b058:	015b      	lsls	r3, r3, #5
 800b05a:	1ad3      	subs	r3, r2, r3
 800b05c:	4619      	mov	r1, r3
 800b05e:	6878      	ldr	r0, [r7, #4]
 800b060:	f7ff fb4a 	bl	800a6f8 <dir_sdi>
 800b064:	4603      	mov	r3, r0
 800b066:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800b06a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d132      	bne.n	800b0d8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	3324      	adds	r3, #36	; 0x24
 800b076:	4618      	mov	r0, r3
 800b078:	f7ff fe8a 	bl	800ad90 <sum_sfn>
 800b07c:	4603      	mov	r3, r0
 800b07e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	69db      	ldr	r3, [r3, #28]
 800b084:	4619      	mov	r1, r3
 800b086:	69f8      	ldr	r0, [r7, #28]
 800b088:	f7fe ff56 	bl	8009f38 <move_window>
 800b08c:	4603      	mov	r3, r0
 800b08e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800b092:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b096:	2b00      	cmp	r3, #0
 800b098:	d11d      	bne.n	800b0d6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800b09a:	69fb      	ldr	r3, [r7, #28]
 800b09c:	6918      	ldr	r0, [r3, #16]
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	6a19      	ldr	r1, [r3, #32]
 800b0a2:	6a3b      	ldr	r3, [r7, #32]
 800b0a4:	b2da      	uxtb	r2, r3
 800b0a6:	7efb      	ldrb	r3, [r7, #27]
 800b0a8:	f7ff fd7c 	bl	800aba4 <put_lfn>
				fs->wflag = 1;
 800b0ac:	69fb      	ldr	r3, [r7, #28]
 800b0ae:	2201      	movs	r2, #1
 800b0b0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800b0b2:	2100      	movs	r1, #0
 800b0b4:	6878      	ldr	r0, [r7, #4]
 800b0b6:	f7ff fba8 	bl	800a80a <dir_next>
 800b0ba:	4603      	mov	r3, r0
 800b0bc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800b0c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d107      	bne.n	800b0d8 <dir_register+0x184>
 800b0c8:	6a3b      	ldr	r3, [r7, #32]
 800b0ca:	3b01      	subs	r3, #1
 800b0cc:	623b      	str	r3, [r7, #32]
 800b0ce:	6a3b      	ldr	r3, [r7, #32]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d1d5      	bne.n	800b080 <dir_register+0x12c>
 800b0d4:	e000      	b.n	800b0d8 <dir_register+0x184>
				if (res != FR_OK) break;
 800b0d6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800b0d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d128      	bne.n	800b132 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	69db      	ldr	r3, [r3, #28]
 800b0e4:	4619      	mov	r1, r3
 800b0e6:	69f8      	ldr	r0, [r7, #28]
 800b0e8:	f7fe ff26 	bl	8009f38 <move_window>
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800b0f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d11b      	bne.n	800b132 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	6a1b      	ldr	r3, [r3, #32]
 800b0fe:	2220      	movs	r2, #32
 800b100:	2100      	movs	r1, #0
 800b102:	4618      	mov	r0, r3
 800b104:	f7fe fcd9 	bl	8009aba <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	6a18      	ldr	r0, [r3, #32]
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	3324      	adds	r3, #36	; 0x24
 800b110:	220b      	movs	r2, #11
 800b112:	4619      	mov	r1, r3
 800b114:	f7fe fcb0 	bl	8009a78 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	6a1b      	ldr	r3, [r3, #32]
 800b122:	330c      	adds	r3, #12
 800b124:	f002 0218 	and.w	r2, r2, #24
 800b128:	b2d2      	uxtb	r2, r2
 800b12a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800b12c:	69fb      	ldr	r3, [r7, #28]
 800b12e:	2201      	movs	r2, #1
 800b130:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800b132:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800b136:	4618      	mov	r0, r3
 800b138:	3730      	adds	r7, #48	; 0x30
 800b13a:	46bd      	mov	sp, r7
 800b13c:	bd80      	pop	{r7, pc}
 800b13e:	bf00      	nop
 800b140:	4ec4ec4f 	.word	0x4ec4ec4f

0800b144 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800b144:	b580      	push	{r7, lr}
 800b146:	b08a      	sub	sp, #40	; 0x28
 800b148:	af00      	add	r7, sp, #0
 800b14a:	6078      	str	r0, [r7, #4]
 800b14c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800b14e:	683b      	ldr	r3, [r7, #0]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	613b      	str	r3, [r7, #16]
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	691b      	ldr	r3, [r3, #16]
 800b15a:	60fb      	str	r3, [r7, #12]
 800b15c:	2300      	movs	r3, #0
 800b15e:	617b      	str	r3, [r7, #20]
 800b160:	697b      	ldr	r3, [r7, #20]
 800b162:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800b164:	69bb      	ldr	r3, [r7, #24]
 800b166:	1c5a      	adds	r2, r3, #1
 800b168:	61ba      	str	r2, [r7, #24]
 800b16a:	693a      	ldr	r2, [r7, #16]
 800b16c:	4413      	add	r3, r2
 800b16e:	781b      	ldrb	r3, [r3, #0]
 800b170:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800b172:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b174:	2b1f      	cmp	r3, #31
 800b176:	d940      	bls.n	800b1fa <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800b178:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b17a:	2b2f      	cmp	r3, #47	; 0x2f
 800b17c:	d006      	beq.n	800b18c <create_name+0x48>
 800b17e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b180:	2b5c      	cmp	r3, #92	; 0x5c
 800b182:	d110      	bne.n	800b1a6 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800b184:	e002      	b.n	800b18c <create_name+0x48>
 800b186:	69bb      	ldr	r3, [r7, #24]
 800b188:	3301      	adds	r3, #1
 800b18a:	61bb      	str	r3, [r7, #24]
 800b18c:	693a      	ldr	r2, [r7, #16]
 800b18e:	69bb      	ldr	r3, [r7, #24]
 800b190:	4413      	add	r3, r2
 800b192:	781b      	ldrb	r3, [r3, #0]
 800b194:	2b2f      	cmp	r3, #47	; 0x2f
 800b196:	d0f6      	beq.n	800b186 <create_name+0x42>
 800b198:	693a      	ldr	r2, [r7, #16]
 800b19a:	69bb      	ldr	r3, [r7, #24]
 800b19c:	4413      	add	r3, r2
 800b19e:	781b      	ldrb	r3, [r3, #0]
 800b1a0:	2b5c      	cmp	r3, #92	; 0x5c
 800b1a2:	d0f0      	beq.n	800b186 <create_name+0x42>
			break;
 800b1a4:	e02a      	b.n	800b1fc <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800b1a6:	697b      	ldr	r3, [r7, #20]
 800b1a8:	2bfe      	cmp	r3, #254	; 0xfe
 800b1aa:	d901      	bls.n	800b1b0 <create_name+0x6c>
 800b1ac:	2306      	movs	r3, #6
 800b1ae:	e17d      	b.n	800b4ac <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800b1b0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b1b2:	b2db      	uxtb	r3, r3
 800b1b4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800b1b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b1b8:	2101      	movs	r1, #1
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	f001 fc00 	bl	800c9c0 <ff_convert>
 800b1c0:	4603      	mov	r3, r0
 800b1c2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800b1c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d101      	bne.n	800b1ce <create_name+0x8a>
 800b1ca:	2306      	movs	r3, #6
 800b1cc:	e16e      	b.n	800b4ac <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800b1ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b1d0:	2b7f      	cmp	r3, #127	; 0x7f
 800b1d2:	d809      	bhi.n	800b1e8 <create_name+0xa4>
 800b1d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b1d6:	4619      	mov	r1, r3
 800b1d8:	488d      	ldr	r0, [pc, #564]	; (800b410 <create_name+0x2cc>)
 800b1da:	f7fe fcb0 	bl	8009b3e <chk_chr>
 800b1de:	4603      	mov	r3, r0
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d001      	beq.n	800b1e8 <create_name+0xa4>
 800b1e4:	2306      	movs	r3, #6
 800b1e6:	e161      	b.n	800b4ac <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800b1e8:	697b      	ldr	r3, [r7, #20]
 800b1ea:	1c5a      	adds	r2, r3, #1
 800b1ec:	617a      	str	r2, [r7, #20]
 800b1ee:	005b      	lsls	r3, r3, #1
 800b1f0:	68fa      	ldr	r2, [r7, #12]
 800b1f2:	4413      	add	r3, r2
 800b1f4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b1f6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800b1f8:	e7b4      	b.n	800b164 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800b1fa:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800b1fc:	693a      	ldr	r2, [r7, #16]
 800b1fe:	69bb      	ldr	r3, [r7, #24]
 800b200:	441a      	add	r2, r3
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800b206:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b208:	2b1f      	cmp	r3, #31
 800b20a:	d801      	bhi.n	800b210 <create_name+0xcc>
 800b20c:	2304      	movs	r3, #4
 800b20e:	e000      	b.n	800b212 <create_name+0xce>
 800b210:	2300      	movs	r3, #0
 800b212:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b216:	e011      	b.n	800b23c <create_name+0xf8>
		w = lfn[di - 1];
 800b218:	697b      	ldr	r3, [r7, #20]
 800b21a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b21e:	3b01      	subs	r3, #1
 800b220:	005b      	lsls	r3, r3, #1
 800b222:	68fa      	ldr	r2, [r7, #12]
 800b224:	4413      	add	r3, r2
 800b226:	881b      	ldrh	r3, [r3, #0]
 800b228:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800b22a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b22c:	2b20      	cmp	r3, #32
 800b22e:	d002      	beq.n	800b236 <create_name+0xf2>
 800b230:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b232:	2b2e      	cmp	r3, #46	; 0x2e
 800b234:	d106      	bne.n	800b244 <create_name+0x100>
		di--;
 800b236:	697b      	ldr	r3, [r7, #20]
 800b238:	3b01      	subs	r3, #1
 800b23a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b23c:	697b      	ldr	r3, [r7, #20]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d1ea      	bne.n	800b218 <create_name+0xd4>
 800b242:	e000      	b.n	800b246 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800b244:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800b246:	697b      	ldr	r3, [r7, #20]
 800b248:	005b      	lsls	r3, r3, #1
 800b24a:	68fa      	ldr	r2, [r7, #12]
 800b24c:	4413      	add	r3, r2
 800b24e:	2200      	movs	r2, #0
 800b250:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800b252:	697b      	ldr	r3, [r7, #20]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d101      	bne.n	800b25c <create_name+0x118>
 800b258:	2306      	movs	r3, #6
 800b25a:	e127      	b.n	800b4ac <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	3324      	adds	r3, #36	; 0x24
 800b260:	220b      	movs	r2, #11
 800b262:	2120      	movs	r1, #32
 800b264:	4618      	mov	r0, r3
 800b266:	f7fe fc28 	bl	8009aba <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800b26a:	2300      	movs	r3, #0
 800b26c:	61bb      	str	r3, [r7, #24]
 800b26e:	e002      	b.n	800b276 <create_name+0x132>
 800b270:	69bb      	ldr	r3, [r7, #24]
 800b272:	3301      	adds	r3, #1
 800b274:	61bb      	str	r3, [r7, #24]
 800b276:	69bb      	ldr	r3, [r7, #24]
 800b278:	005b      	lsls	r3, r3, #1
 800b27a:	68fa      	ldr	r2, [r7, #12]
 800b27c:	4413      	add	r3, r2
 800b27e:	881b      	ldrh	r3, [r3, #0]
 800b280:	2b20      	cmp	r3, #32
 800b282:	d0f5      	beq.n	800b270 <create_name+0x12c>
 800b284:	69bb      	ldr	r3, [r7, #24]
 800b286:	005b      	lsls	r3, r3, #1
 800b288:	68fa      	ldr	r2, [r7, #12]
 800b28a:	4413      	add	r3, r2
 800b28c:	881b      	ldrh	r3, [r3, #0]
 800b28e:	2b2e      	cmp	r3, #46	; 0x2e
 800b290:	d0ee      	beq.n	800b270 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800b292:	69bb      	ldr	r3, [r7, #24]
 800b294:	2b00      	cmp	r3, #0
 800b296:	d009      	beq.n	800b2ac <create_name+0x168>
 800b298:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b29c:	f043 0303 	orr.w	r3, r3, #3
 800b2a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800b2a4:	e002      	b.n	800b2ac <create_name+0x168>
 800b2a6:	697b      	ldr	r3, [r7, #20]
 800b2a8:	3b01      	subs	r3, #1
 800b2aa:	617b      	str	r3, [r7, #20]
 800b2ac:	697b      	ldr	r3, [r7, #20]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d009      	beq.n	800b2c6 <create_name+0x182>
 800b2b2:	697b      	ldr	r3, [r7, #20]
 800b2b4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b2b8:	3b01      	subs	r3, #1
 800b2ba:	005b      	lsls	r3, r3, #1
 800b2bc:	68fa      	ldr	r2, [r7, #12]
 800b2be:	4413      	add	r3, r2
 800b2c0:	881b      	ldrh	r3, [r3, #0]
 800b2c2:	2b2e      	cmp	r3, #46	; 0x2e
 800b2c4:	d1ef      	bne.n	800b2a6 <create_name+0x162>

	i = b = 0; ni = 8;
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	623b      	str	r3, [r7, #32]
 800b2d0:	2308      	movs	r3, #8
 800b2d2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800b2d4:	69bb      	ldr	r3, [r7, #24]
 800b2d6:	1c5a      	adds	r2, r3, #1
 800b2d8:	61ba      	str	r2, [r7, #24]
 800b2da:	005b      	lsls	r3, r3, #1
 800b2dc:	68fa      	ldr	r2, [r7, #12]
 800b2de:	4413      	add	r3, r2
 800b2e0:	881b      	ldrh	r3, [r3, #0]
 800b2e2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800b2e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	f000 8090 	beq.w	800b40c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800b2ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b2ee:	2b20      	cmp	r3, #32
 800b2f0:	d006      	beq.n	800b300 <create_name+0x1bc>
 800b2f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b2f4:	2b2e      	cmp	r3, #46	; 0x2e
 800b2f6:	d10a      	bne.n	800b30e <create_name+0x1ca>
 800b2f8:	69ba      	ldr	r2, [r7, #24]
 800b2fa:	697b      	ldr	r3, [r7, #20]
 800b2fc:	429a      	cmp	r2, r3
 800b2fe:	d006      	beq.n	800b30e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800b300:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b304:	f043 0303 	orr.w	r3, r3, #3
 800b308:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b30c:	e07d      	b.n	800b40a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800b30e:	6a3a      	ldr	r2, [r7, #32]
 800b310:	69fb      	ldr	r3, [r7, #28]
 800b312:	429a      	cmp	r2, r3
 800b314:	d203      	bcs.n	800b31e <create_name+0x1da>
 800b316:	69ba      	ldr	r2, [r7, #24]
 800b318:	697b      	ldr	r3, [r7, #20]
 800b31a:	429a      	cmp	r2, r3
 800b31c:	d123      	bne.n	800b366 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800b31e:	69fb      	ldr	r3, [r7, #28]
 800b320:	2b0b      	cmp	r3, #11
 800b322:	d106      	bne.n	800b332 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800b324:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b328:	f043 0303 	orr.w	r3, r3, #3
 800b32c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b330:	e075      	b.n	800b41e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800b332:	69ba      	ldr	r2, [r7, #24]
 800b334:	697b      	ldr	r3, [r7, #20]
 800b336:	429a      	cmp	r2, r3
 800b338:	d005      	beq.n	800b346 <create_name+0x202>
 800b33a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b33e:	f043 0303 	orr.w	r3, r3, #3
 800b342:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800b346:	69ba      	ldr	r2, [r7, #24]
 800b348:	697b      	ldr	r3, [r7, #20]
 800b34a:	429a      	cmp	r2, r3
 800b34c:	d866      	bhi.n	800b41c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800b34e:	697b      	ldr	r3, [r7, #20]
 800b350:	61bb      	str	r3, [r7, #24]
 800b352:	2308      	movs	r3, #8
 800b354:	623b      	str	r3, [r7, #32]
 800b356:	230b      	movs	r3, #11
 800b358:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800b35a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b35e:	009b      	lsls	r3, r3, #2
 800b360:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b364:	e051      	b.n	800b40a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800b366:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b368:	2b7f      	cmp	r3, #127	; 0x7f
 800b36a:	d914      	bls.n	800b396 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800b36c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b36e:	2100      	movs	r1, #0
 800b370:	4618      	mov	r0, r3
 800b372:	f001 fb25 	bl	800c9c0 <ff_convert>
 800b376:	4603      	mov	r3, r0
 800b378:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800b37a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d004      	beq.n	800b38a <create_name+0x246>
 800b380:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b382:	3b80      	subs	r3, #128	; 0x80
 800b384:	4a23      	ldr	r2, [pc, #140]	; (800b414 <create_name+0x2d0>)
 800b386:	5cd3      	ldrb	r3, [r2, r3]
 800b388:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800b38a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b38e:	f043 0302 	orr.w	r3, r3, #2
 800b392:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800b396:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d007      	beq.n	800b3ac <create_name+0x268>
 800b39c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b39e:	4619      	mov	r1, r3
 800b3a0:	481d      	ldr	r0, [pc, #116]	; (800b418 <create_name+0x2d4>)
 800b3a2:	f7fe fbcc 	bl	8009b3e <chk_chr>
 800b3a6:	4603      	mov	r3, r0
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d008      	beq.n	800b3be <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800b3ac:	235f      	movs	r3, #95	; 0x5f
 800b3ae:	84bb      	strh	r3, [r7, #36]	; 0x24
 800b3b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b3b4:	f043 0303 	orr.w	r3, r3, #3
 800b3b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b3bc:	e01b      	b.n	800b3f6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800b3be:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b3c0:	2b40      	cmp	r3, #64	; 0x40
 800b3c2:	d909      	bls.n	800b3d8 <create_name+0x294>
 800b3c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b3c6:	2b5a      	cmp	r3, #90	; 0x5a
 800b3c8:	d806      	bhi.n	800b3d8 <create_name+0x294>
					b |= 2;
 800b3ca:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b3ce:	f043 0302 	orr.w	r3, r3, #2
 800b3d2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b3d6:	e00e      	b.n	800b3f6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800b3d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b3da:	2b60      	cmp	r3, #96	; 0x60
 800b3dc:	d90b      	bls.n	800b3f6 <create_name+0x2b2>
 800b3de:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b3e0:	2b7a      	cmp	r3, #122	; 0x7a
 800b3e2:	d808      	bhi.n	800b3f6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800b3e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b3e8:	f043 0301 	orr.w	r3, r3, #1
 800b3ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b3f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b3f2:	3b20      	subs	r3, #32
 800b3f4:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800b3f6:	6a3b      	ldr	r3, [r7, #32]
 800b3f8:	1c5a      	adds	r2, r3, #1
 800b3fa:	623a      	str	r2, [r7, #32]
 800b3fc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b3fe:	b2d1      	uxtb	r1, r2
 800b400:	687a      	ldr	r2, [r7, #4]
 800b402:	4413      	add	r3, r2
 800b404:	460a      	mov	r2, r1
 800b406:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800b40a:	e763      	b.n	800b2d4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800b40c:	bf00      	nop
 800b40e:	e006      	b.n	800b41e <create_name+0x2da>
 800b410:	0801429c 	.word	0x0801429c
 800b414:	08014368 	.word	0x08014368
 800b418:	080142a8 	.word	0x080142a8
			if (si > di) break;			/* No extension */
 800b41c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b424:	2be5      	cmp	r3, #229	; 0xe5
 800b426:	d103      	bne.n	800b430 <create_name+0x2ec>
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2205      	movs	r2, #5
 800b42c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800b430:	69fb      	ldr	r3, [r7, #28]
 800b432:	2b08      	cmp	r3, #8
 800b434:	d104      	bne.n	800b440 <create_name+0x2fc>
 800b436:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b43a:	009b      	lsls	r3, r3, #2
 800b43c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800b440:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b444:	f003 030c 	and.w	r3, r3, #12
 800b448:	2b0c      	cmp	r3, #12
 800b44a:	d005      	beq.n	800b458 <create_name+0x314>
 800b44c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b450:	f003 0303 	and.w	r3, r3, #3
 800b454:	2b03      	cmp	r3, #3
 800b456:	d105      	bne.n	800b464 <create_name+0x320>
 800b458:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b45c:	f043 0302 	orr.w	r3, r3, #2
 800b460:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800b464:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b468:	f003 0302 	and.w	r3, r3, #2
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d117      	bne.n	800b4a0 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800b470:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b474:	f003 0303 	and.w	r3, r3, #3
 800b478:	2b01      	cmp	r3, #1
 800b47a:	d105      	bne.n	800b488 <create_name+0x344>
 800b47c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b480:	f043 0310 	orr.w	r3, r3, #16
 800b484:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800b488:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b48c:	f003 030c 	and.w	r3, r3, #12
 800b490:	2b04      	cmp	r3, #4
 800b492:	d105      	bne.n	800b4a0 <create_name+0x35c>
 800b494:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b498:	f043 0308 	orr.w	r3, r3, #8
 800b49c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800b4a6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800b4aa:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	3728      	adds	r7, #40	; 0x28
 800b4b0:	46bd      	mov	sp, r7
 800b4b2:	bd80      	pop	{r7, pc}

0800b4b4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	b086      	sub	sp, #24
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	6078      	str	r0, [r7, #4]
 800b4bc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800b4c2:	693b      	ldr	r3, [r7, #16]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800b4c8:	e002      	b.n	800b4d0 <follow_path+0x1c>
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	3301      	adds	r3, #1
 800b4ce:	603b      	str	r3, [r7, #0]
 800b4d0:	683b      	ldr	r3, [r7, #0]
 800b4d2:	781b      	ldrb	r3, [r3, #0]
 800b4d4:	2b2f      	cmp	r3, #47	; 0x2f
 800b4d6:	d0f8      	beq.n	800b4ca <follow_path+0x16>
 800b4d8:	683b      	ldr	r3, [r7, #0]
 800b4da:	781b      	ldrb	r3, [r3, #0]
 800b4dc:	2b5c      	cmp	r3, #92	; 0x5c
 800b4de:	d0f4      	beq.n	800b4ca <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800b4e0:	693b      	ldr	r3, [r7, #16]
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800b4e6:	683b      	ldr	r3, [r7, #0]
 800b4e8:	781b      	ldrb	r3, [r3, #0]
 800b4ea:	2b1f      	cmp	r3, #31
 800b4ec:	d80a      	bhi.n	800b504 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	2280      	movs	r2, #128	; 0x80
 800b4f2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800b4f6:	2100      	movs	r1, #0
 800b4f8:	6878      	ldr	r0, [r7, #4]
 800b4fa:	f7ff f8fd 	bl	800a6f8 <dir_sdi>
 800b4fe:	4603      	mov	r3, r0
 800b500:	75fb      	strb	r3, [r7, #23]
 800b502:	e048      	b.n	800b596 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b504:	463b      	mov	r3, r7
 800b506:	4619      	mov	r1, r3
 800b508:	6878      	ldr	r0, [r7, #4]
 800b50a:	f7ff fe1b 	bl	800b144 <create_name>
 800b50e:	4603      	mov	r3, r0
 800b510:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b512:	7dfb      	ldrb	r3, [r7, #23]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d139      	bne.n	800b58c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800b518:	6878      	ldr	r0, [r7, #4]
 800b51a:	f7ff fc5a 	bl	800add2 <dir_find>
 800b51e:	4603      	mov	r3, r0
 800b520:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800b528:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800b52a:	7dfb      	ldrb	r3, [r7, #23]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d00a      	beq.n	800b546 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800b530:	7dfb      	ldrb	r3, [r7, #23]
 800b532:	2b04      	cmp	r3, #4
 800b534:	d12c      	bne.n	800b590 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800b536:	7afb      	ldrb	r3, [r7, #11]
 800b538:	f003 0304 	and.w	r3, r3, #4
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d127      	bne.n	800b590 <follow_path+0xdc>
 800b540:	2305      	movs	r3, #5
 800b542:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800b544:	e024      	b.n	800b590 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b546:	7afb      	ldrb	r3, [r7, #11]
 800b548:	f003 0304 	and.w	r3, r3, #4
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d121      	bne.n	800b594 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800b550:	693b      	ldr	r3, [r7, #16]
 800b552:	799b      	ldrb	r3, [r3, #6]
 800b554:	f003 0310 	and.w	r3, r3, #16
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d102      	bne.n	800b562 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800b55c:	2305      	movs	r3, #5
 800b55e:	75fb      	strb	r3, [r7, #23]
 800b560:	e019      	b.n	800b596 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	695b      	ldr	r3, [r3, #20]
 800b56c:	68fa      	ldr	r2, [r7, #12]
 800b56e:	8992      	ldrh	r2, [r2, #12]
 800b570:	fbb3 f0f2 	udiv	r0, r3, r2
 800b574:	fb00 f202 	mul.w	r2, r0, r2
 800b578:	1a9b      	subs	r3, r3, r2
 800b57a:	440b      	add	r3, r1
 800b57c:	4619      	mov	r1, r3
 800b57e:	68f8      	ldr	r0, [r7, #12]
 800b580:	f7ff fa60 	bl	800aa44 <ld_clust>
 800b584:	4602      	mov	r2, r0
 800b586:	693b      	ldr	r3, [r7, #16]
 800b588:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b58a:	e7bb      	b.n	800b504 <follow_path+0x50>
			if (res != FR_OK) break;
 800b58c:	bf00      	nop
 800b58e:	e002      	b.n	800b596 <follow_path+0xe2>
				break;
 800b590:	bf00      	nop
 800b592:	e000      	b.n	800b596 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b594:	bf00      	nop
			}
		}
	}

	return res;
 800b596:	7dfb      	ldrb	r3, [r7, #23]
}
 800b598:	4618      	mov	r0, r3
 800b59a:	3718      	adds	r7, #24
 800b59c:	46bd      	mov	sp, r7
 800b59e:	bd80      	pop	{r7, pc}

0800b5a0 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800b5a0:	b480      	push	{r7}
 800b5a2:	b087      	sub	sp, #28
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800b5a8:	f04f 33ff 	mov.w	r3, #4294967295
 800b5ac:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d031      	beq.n	800b61a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	617b      	str	r3, [r7, #20]
 800b5bc:	e002      	b.n	800b5c4 <get_ldnumber+0x24>
 800b5be:	697b      	ldr	r3, [r7, #20]
 800b5c0:	3301      	adds	r3, #1
 800b5c2:	617b      	str	r3, [r7, #20]
 800b5c4:	697b      	ldr	r3, [r7, #20]
 800b5c6:	781b      	ldrb	r3, [r3, #0]
 800b5c8:	2b1f      	cmp	r3, #31
 800b5ca:	d903      	bls.n	800b5d4 <get_ldnumber+0x34>
 800b5cc:	697b      	ldr	r3, [r7, #20]
 800b5ce:	781b      	ldrb	r3, [r3, #0]
 800b5d0:	2b3a      	cmp	r3, #58	; 0x3a
 800b5d2:	d1f4      	bne.n	800b5be <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800b5d4:	697b      	ldr	r3, [r7, #20]
 800b5d6:	781b      	ldrb	r3, [r3, #0]
 800b5d8:	2b3a      	cmp	r3, #58	; 0x3a
 800b5da:	d11c      	bne.n	800b616 <get_ldnumber+0x76>
			tp = *path;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	1c5a      	adds	r2, r3, #1
 800b5e6:	60fa      	str	r2, [r7, #12]
 800b5e8:	781b      	ldrb	r3, [r3, #0]
 800b5ea:	3b30      	subs	r3, #48	; 0x30
 800b5ec:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800b5ee:	68bb      	ldr	r3, [r7, #8]
 800b5f0:	2b09      	cmp	r3, #9
 800b5f2:	d80e      	bhi.n	800b612 <get_ldnumber+0x72>
 800b5f4:	68fa      	ldr	r2, [r7, #12]
 800b5f6:	697b      	ldr	r3, [r7, #20]
 800b5f8:	429a      	cmp	r2, r3
 800b5fa:	d10a      	bne.n	800b612 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800b5fc:	68bb      	ldr	r3, [r7, #8]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d107      	bne.n	800b612 <get_ldnumber+0x72>
					vol = (int)i;
 800b602:	68bb      	ldr	r3, [r7, #8]
 800b604:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800b606:	697b      	ldr	r3, [r7, #20]
 800b608:	3301      	adds	r3, #1
 800b60a:	617b      	str	r3, [r7, #20]
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	697a      	ldr	r2, [r7, #20]
 800b610:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800b612:	693b      	ldr	r3, [r7, #16]
 800b614:	e002      	b.n	800b61c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800b616:	2300      	movs	r3, #0
 800b618:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800b61a:	693b      	ldr	r3, [r7, #16]
}
 800b61c:	4618      	mov	r0, r3
 800b61e:	371c      	adds	r7, #28
 800b620:	46bd      	mov	sp, r7
 800b622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b626:	4770      	bx	lr

0800b628 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800b628:	b580      	push	{r7, lr}
 800b62a:	b082      	sub	sp, #8
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
 800b630:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	2200      	movs	r2, #0
 800b636:	70da      	strb	r2, [r3, #3]
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	f04f 32ff 	mov.w	r2, #4294967295
 800b63e:	639a      	str	r2, [r3, #56]	; 0x38
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800b640:	6839      	ldr	r1, [r7, #0]
 800b642:	6878      	ldr	r0, [r7, #4]
 800b644:	f7fe fc78 	bl	8009f38 <move_window>
 800b648:	4603      	mov	r3, r0
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d001      	beq.n	800b652 <check_fs+0x2a>
 800b64e:	2304      	movs	r3, #4
 800b650:	e038      	b.n	800b6c4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	333c      	adds	r3, #60	; 0x3c
 800b656:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b65a:	4618      	mov	r0, r3
 800b65c:	f7fe f98a 	bl	8009974 <ld_word>
 800b660:	4603      	mov	r3, r0
 800b662:	461a      	mov	r2, r3
 800b664:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800b668:	429a      	cmp	r2, r3
 800b66a:	d001      	beq.n	800b670 <check_fs+0x48>
 800b66c:	2303      	movs	r3, #3
 800b66e:	e029      	b.n	800b6c4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b676:	2be9      	cmp	r3, #233	; 0xe9
 800b678:	d009      	beq.n	800b68e <check_fs+0x66>
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b680:	2beb      	cmp	r3, #235	; 0xeb
 800b682:	d11e      	bne.n	800b6c2 <check_fs+0x9a>
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b68a:	2b90      	cmp	r3, #144	; 0x90
 800b68c:	d119      	bne.n	800b6c2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	333c      	adds	r3, #60	; 0x3c
 800b692:	3336      	adds	r3, #54	; 0x36
 800b694:	4618      	mov	r0, r3
 800b696:	f7fe f985 	bl	80099a4 <ld_dword>
 800b69a:	4603      	mov	r3, r0
 800b69c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b6a0:	4a0a      	ldr	r2, [pc, #40]	; (800b6cc <check_fs+0xa4>)
 800b6a2:	4293      	cmp	r3, r2
 800b6a4:	d101      	bne.n	800b6aa <check_fs+0x82>
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	e00c      	b.n	800b6c4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	333c      	adds	r3, #60	; 0x3c
 800b6ae:	3352      	adds	r3, #82	; 0x52
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	f7fe f977 	bl	80099a4 <ld_dword>
 800b6b6:	4603      	mov	r3, r0
 800b6b8:	4a05      	ldr	r2, [pc, #20]	; (800b6d0 <check_fs+0xa8>)
 800b6ba:	4293      	cmp	r3, r2
 800b6bc:	d101      	bne.n	800b6c2 <check_fs+0x9a>
 800b6be:	2300      	movs	r3, #0
 800b6c0:	e000      	b.n	800b6c4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800b6c2:	2302      	movs	r3, #2
}
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	3708      	adds	r7, #8
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	bd80      	pop	{r7, pc}
 800b6cc:	00544146 	.word	0x00544146
 800b6d0:	33544146 	.word	0x33544146

0800b6d4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800b6d4:	b580      	push	{r7, lr}
 800b6d6:	b096      	sub	sp, #88	; 0x58
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	60f8      	str	r0, [r7, #12]
 800b6dc:	60b9      	str	r1, [r7, #8]
 800b6de:	4613      	mov	r3, r2
 800b6e0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800b6e2:	68bb      	ldr	r3, [r7, #8]
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800b6e8:	68f8      	ldr	r0, [r7, #12]
 800b6ea:	f7ff ff59 	bl	800b5a0 <get_ldnumber>
 800b6ee:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800b6f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	da01      	bge.n	800b6fa <find_volume+0x26>
 800b6f6:	230b      	movs	r3, #11
 800b6f8:	e26a      	b.n	800bbd0 <find_volume+0x4fc>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800b6fa:	4aa3      	ldr	r2, [pc, #652]	; (800b988 <find_volume+0x2b4>)
 800b6fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b6fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b702:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800b704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b706:	2b00      	cmp	r3, #0
 800b708:	d101      	bne.n	800b70e <find_volume+0x3a>
 800b70a:	230c      	movs	r3, #12
 800b70c:	e260      	b.n	800bbd0 <find_volume+0x4fc>

	ENTER_FF(fs);						/* Lock the volume */
 800b70e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b710:	f7fe fa30 	bl	8009b74 <lock_fs>
 800b714:	4603      	mov	r3, r0
 800b716:	2b00      	cmp	r3, #0
 800b718:	d101      	bne.n	800b71e <find_volume+0x4a>
 800b71a:	230f      	movs	r3, #15
 800b71c:	e258      	b.n	800bbd0 <find_volume+0x4fc>
	*rfs = fs;							/* Return pointer to the file system object */
 800b71e:	68bb      	ldr	r3, [r7, #8]
 800b720:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b722:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800b724:	79fb      	ldrb	r3, [r7, #7]
 800b726:	f023 0301 	bic.w	r3, r3, #1
 800b72a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800b72c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b72e:	781b      	ldrb	r3, [r3, #0]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d01a      	beq.n	800b76a <find_volume+0x96>
		stat = disk_status(fs->drv);
 800b734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b736:	785b      	ldrb	r3, [r3, #1]
 800b738:	4618      	mov	r0, r3
 800b73a:	f7fe f87d 	bl	8009838 <disk_status>
 800b73e:	4603      	mov	r3, r0
 800b740:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800b744:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b748:	f003 0301 	and.w	r3, r3, #1
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d10c      	bne.n	800b76a <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800b750:	79fb      	ldrb	r3, [r7, #7]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d007      	beq.n	800b766 <find_volume+0x92>
 800b756:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b75a:	f003 0304 	and.w	r3, r3, #4
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d001      	beq.n	800b766 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800b762:	230a      	movs	r3, #10
 800b764:	e234      	b.n	800bbd0 <find_volume+0x4fc>
			}
			return FR_OK;				/* The file system object is valid */
 800b766:	2300      	movs	r3, #0
 800b768:	e232      	b.n	800bbd0 <find_volume+0x4fc>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800b76a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b76c:	2200      	movs	r2, #0
 800b76e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800b770:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b772:	b2da      	uxtb	r2, r3
 800b774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b776:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800b778:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b77a:	785b      	ldrb	r3, [r3, #1]
 800b77c:	4618      	mov	r0, r3
 800b77e:	f7fe f875 	bl	800986c <disk_initialize>
 800b782:	4603      	mov	r3, r0
 800b784:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800b788:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b78c:	f003 0301 	and.w	r3, r3, #1
 800b790:	2b00      	cmp	r3, #0
 800b792:	d001      	beq.n	800b798 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800b794:	2303      	movs	r3, #3
 800b796:	e21b      	b.n	800bbd0 <find_volume+0x4fc>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800b798:	79fb      	ldrb	r3, [r7, #7]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d007      	beq.n	800b7ae <find_volume+0xda>
 800b79e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b7a2:	f003 0304 	and.w	r3, r3, #4
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d001      	beq.n	800b7ae <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800b7aa:	230a      	movs	r3, #10
 800b7ac:	e210      	b.n	800bbd0 <find_volume+0x4fc>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800b7ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7b0:	7858      	ldrb	r0, [r3, #1]
 800b7b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7b4:	330c      	adds	r3, #12
 800b7b6:	461a      	mov	r2, r3
 800b7b8:	2102      	movs	r1, #2
 800b7ba:	f7fe f8bd 	bl	8009938 <disk_ioctl>
 800b7be:	4603      	mov	r3, r0
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d001      	beq.n	800b7c8 <find_volume+0xf4>
 800b7c4:	2301      	movs	r3, #1
 800b7c6:	e203      	b.n	800bbd0 <find_volume+0x4fc>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800b7c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7ca:	899b      	ldrh	r3, [r3, #12]
 800b7cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b7d0:	d80d      	bhi.n	800b7ee <find_volume+0x11a>
 800b7d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7d4:	899b      	ldrh	r3, [r3, #12]
 800b7d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b7da:	d308      	bcc.n	800b7ee <find_volume+0x11a>
 800b7dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7de:	899b      	ldrh	r3, [r3, #12]
 800b7e0:	461a      	mov	r2, r3
 800b7e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7e4:	899b      	ldrh	r3, [r3, #12]
 800b7e6:	3b01      	subs	r3, #1
 800b7e8:	4013      	ands	r3, r2
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d001      	beq.n	800b7f2 <find_volume+0x11e>
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	e1ee      	b.n	800bbd0 <find_volume+0x4fc>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800b7f6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b7f8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b7fa:	f7ff ff15 	bl	800b628 <check_fs>
 800b7fe:	4603      	mov	r3, r0
 800b800:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800b804:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b808:	2b02      	cmp	r3, #2
 800b80a:	d149      	bne.n	800b8a0 <find_volume+0x1cc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b80c:	2300      	movs	r3, #0
 800b80e:	643b      	str	r3, [r7, #64]	; 0x40
 800b810:	e01e      	b.n	800b850 <find_volume+0x17c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800b812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b814:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800b818:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b81a:	011b      	lsls	r3, r3, #4
 800b81c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800b820:	4413      	add	r3, r2
 800b822:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800b824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b826:	3304      	adds	r3, #4
 800b828:	781b      	ldrb	r3, [r3, #0]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d006      	beq.n	800b83c <find_volume+0x168>
 800b82e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b830:	3308      	adds	r3, #8
 800b832:	4618      	mov	r0, r3
 800b834:	f7fe f8b6 	bl	80099a4 <ld_dword>
 800b838:	4602      	mov	r2, r0
 800b83a:	e000      	b.n	800b83e <find_volume+0x16a>
 800b83c:	2200      	movs	r2, #0
 800b83e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b840:	009b      	lsls	r3, r3, #2
 800b842:	3358      	adds	r3, #88	; 0x58
 800b844:	443b      	add	r3, r7
 800b846:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b84a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b84c:	3301      	adds	r3, #1
 800b84e:	643b      	str	r3, [r7, #64]	; 0x40
 800b850:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b852:	2b03      	cmp	r3, #3
 800b854:	d9dd      	bls.n	800b812 <find_volume+0x13e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800b856:	2300      	movs	r3, #0
 800b858:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800b85a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d002      	beq.n	800b866 <find_volume+0x192>
 800b860:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b862:	3b01      	subs	r3, #1
 800b864:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800b866:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b868:	009b      	lsls	r3, r3, #2
 800b86a:	3358      	adds	r3, #88	; 0x58
 800b86c:	443b      	add	r3, r7
 800b86e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800b872:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800b874:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b876:	2b00      	cmp	r3, #0
 800b878:	d005      	beq.n	800b886 <find_volume+0x1b2>
 800b87a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b87c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b87e:	f7ff fed3 	bl	800b628 <check_fs>
 800b882:	4603      	mov	r3, r0
 800b884:	e000      	b.n	800b888 <find_volume+0x1b4>
 800b886:	2303      	movs	r3, #3
 800b888:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800b88c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b890:	2b01      	cmp	r3, #1
 800b892:	d905      	bls.n	800b8a0 <find_volume+0x1cc>
 800b894:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b896:	3301      	adds	r3, #1
 800b898:	643b      	str	r3, [r7, #64]	; 0x40
 800b89a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b89c:	2b03      	cmp	r3, #3
 800b89e:	d9e2      	bls.n	800b866 <find_volume+0x192>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800b8a0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b8a4:	2b04      	cmp	r3, #4
 800b8a6:	d101      	bne.n	800b8ac <find_volume+0x1d8>
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	e191      	b.n	800bbd0 <find_volume+0x4fc>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800b8ac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b8b0:	2b01      	cmp	r3, #1
 800b8b2:	d901      	bls.n	800b8b8 <find_volume+0x1e4>
 800b8b4:	230d      	movs	r3, #13
 800b8b6:	e18b      	b.n	800bbd0 <find_volume+0x4fc>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800b8b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8ba:	333c      	adds	r3, #60	; 0x3c
 800b8bc:	330b      	adds	r3, #11
 800b8be:	4618      	mov	r0, r3
 800b8c0:	f7fe f858 	bl	8009974 <ld_word>
 800b8c4:	4603      	mov	r3, r0
 800b8c6:	461a      	mov	r2, r3
 800b8c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8ca:	899b      	ldrh	r3, [r3, #12]
 800b8cc:	429a      	cmp	r2, r3
 800b8ce:	d001      	beq.n	800b8d4 <find_volume+0x200>
 800b8d0:	230d      	movs	r3, #13
 800b8d2:	e17d      	b.n	800bbd0 <find_volume+0x4fc>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800b8d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8d6:	333c      	adds	r3, #60	; 0x3c
 800b8d8:	3316      	adds	r3, #22
 800b8da:	4618      	mov	r0, r3
 800b8dc:	f7fe f84a 	bl	8009974 <ld_word>
 800b8e0:	4603      	mov	r3, r0
 800b8e2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800b8e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d106      	bne.n	800b8f8 <find_volume+0x224>
 800b8ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8ec:	333c      	adds	r3, #60	; 0x3c
 800b8ee:	3324      	adds	r3, #36	; 0x24
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	f7fe f857 	bl	80099a4 <ld_dword>
 800b8f6:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800b8f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8fa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b8fc:	625a      	str	r2, [r3, #36]	; 0x24

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800b8fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b900:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 800b904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b906:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800b908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b90a:	789b      	ldrb	r3, [r3, #2]
 800b90c:	2b01      	cmp	r3, #1
 800b90e:	d005      	beq.n	800b91c <find_volume+0x248>
 800b910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b912:	789b      	ldrb	r3, [r3, #2]
 800b914:	2b02      	cmp	r3, #2
 800b916:	d001      	beq.n	800b91c <find_volume+0x248>
 800b918:	230d      	movs	r3, #13
 800b91a:	e159      	b.n	800bbd0 <find_volume+0x4fc>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800b91c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b91e:	789b      	ldrb	r3, [r3, #2]
 800b920:	461a      	mov	r2, r3
 800b922:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b924:	fb02 f303 	mul.w	r3, r2, r3
 800b928:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800b92a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b92c:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800b930:	b29a      	uxth	r2, r3
 800b932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b934:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800b936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b938:	895b      	ldrh	r3, [r3, #10]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d008      	beq.n	800b950 <find_volume+0x27c>
 800b93e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b940:	895b      	ldrh	r3, [r3, #10]
 800b942:	461a      	mov	r2, r3
 800b944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b946:	895b      	ldrh	r3, [r3, #10]
 800b948:	3b01      	subs	r3, #1
 800b94a:	4013      	ands	r3, r2
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d001      	beq.n	800b954 <find_volume+0x280>
 800b950:	230d      	movs	r3, #13
 800b952:	e13d      	b.n	800bbd0 <find_volume+0x4fc>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800b954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b956:	333c      	adds	r3, #60	; 0x3c
 800b958:	3311      	adds	r3, #17
 800b95a:	4618      	mov	r0, r3
 800b95c:	f7fe f80a 	bl	8009974 <ld_word>
 800b960:	4603      	mov	r3, r0
 800b962:	461a      	mov	r2, r3
 800b964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b966:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800b968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b96a:	891b      	ldrh	r3, [r3, #8]
 800b96c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b96e:	8992      	ldrh	r2, [r2, #12]
 800b970:	0952      	lsrs	r2, r2, #5
 800b972:	b292      	uxth	r2, r2
 800b974:	fbb3 f1f2 	udiv	r1, r3, r2
 800b978:	fb01 f202 	mul.w	r2, r1, r2
 800b97c:	1a9b      	subs	r3, r3, r2
 800b97e:	b29b      	uxth	r3, r3
 800b980:	2b00      	cmp	r3, #0
 800b982:	d003      	beq.n	800b98c <find_volume+0x2b8>
 800b984:	230d      	movs	r3, #13
 800b986:	e123      	b.n	800bbd0 <find_volume+0x4fc>
 800b988:	20002aa0 	.word	0x20002aa0

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800b98c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b98e:	333c      	adds	r3, #60	; 0x3c
 800b990:	3313      	adds	r3, #19
 800b992:	4618      	mov	r0, r3
 800b994:	f7fd ffee 	bl	8009974 <ld_word>
 800b998:	4603      	mov	r3, r0
 800b99a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800b99c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d106      	bne.n	800b9b0 <find_volume+0x2dc>
 800b9a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9a4:	333c      	adds	r3, #60	; 0x3c
 800b9a6:	3320      	adds	r3, #32
 800b9a8:	4618      	mov	r0, r3
 800b9aa:	f7fd fffb 	bl	80099a4 <ld_dword>
 800b9ae:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800b9b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9b2:	333c      	adds	r3, #60	; 0x3c
 800b9b4:	330e      	adds	r3, #14
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	f7fd ffdc 	bl	8009974 <ld_word>
 800b9bc:	4603      	mov	r3, r0
 800b9be:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800b9c0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d101      	bne.n	800b9ca <find_volume+0x2f6>
 800b9c6:	230d      	movs	r3, #13
 800b9c8:	e102      	b.n	800bbd0 <find_volume+0x4fc>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800b9ca:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b9cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b9ce:	4413      	add	r3, r2
 800b9d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b9d2:	8911      	ldrh	r1, [r2, #8]
 800b9d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b9d6:	8992      	ldrh	r2, [r2, #12]
 800b9d8:	0952      	lsrs	r2, r2, #5
 800b9da:	b292      	uxth	r2, r2
 800b9dc:	fbb1 f2f2 	udiv	r2, r1, r2
 800b9e0:	b292      	uxth	r2, r2
 800b9e2:	4413      	add	r3, r2
 800b9e4:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800b9e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b9e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9ea:	429a      	cmp	r2, r3
 800b9ec:	d201      	bcs.n	800b9f2 <find_volume+0x31e>
 800b9ee:	230d      	movs	r3, #13
 800b9f0:	e0ee      	b.n	800bbd0 <find_volume+0x4fc>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800b9f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b9f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9f6:	1ad3      	subs	r3, r2, r3
 800b9f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b9fa:	8952      	ldrh	r2, [r2, #10]
 800b9fc:	fbb3 f3f2 	udiv	r3, r3, r2
 800ba00:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800ba02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d101      	bne.n	800ba0c <find_volume+0x338>
 800ba08:	230d      	movs	r3, #13
 800ba0a:	e0e1      	b.n	800bbd0 <find_volume+0x4fc>
		fmt = FS_FAT32;
 800ba0c:	2303      	movs	r3, #3
 800ba0e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800ba12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba14:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800ba18:	4293      	cmp	r3, r2
 800ba1a:	d802      	bhi.n	800ba22 <find_volume+0x34e>
 800ba1c:	2302      	movs	r3, #2
 800ba1e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800ba22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba24:	f640 72f5 	movw	r2, #4085	; 0xff5
 800ba28:	4293      	cmp	r3, r2
 800ba2a:	d802      	bhi.n	800ba32 <find_volume+0x35e>
 800ba2c:	2301      	movs	r3, #1
 800ba2e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800ba32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba34:	1c9a      	adds	r2, r3, #2
 800ba36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba38:	621a      	str	r2, [r3, #32]
		fs->volbase = bsect;							/* Volume start sector */
 800ba3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba3c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ba3e:	629a      	str	r2, [r3, #40]	; 0x28
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800ba40:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ba42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ba44:	441a      	add	r2, r3
 800ba46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba48:	62da      	str	r2, [r3, #44]	; 0x2c
		fs->database = bsect + sysect;					/* Data start sector */
 800ba4a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ba4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba4e:	441a      	add	r2, r3
 800ba50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba52:	635a      	str	r2, [r3, #52]	; 0x34
		if (fmt == FS_FAT32) {
 800ba54:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ba58:	2b03      	cmp	r3, #3
 800ba5a:	d11e      	bne.n	800ba9a <find_volume+0x3c6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800ba5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba5e:	333c      	adds	r3, #60	; 0x3c
 800ba60:	332a      	adds	r3, #42	; 0x2a
 800ba62:	4618      	mov	r0, r3
 800ba64:	f7fd ff86 	bl	8009974 <ld_word>
 800ba68:	4603      	mov	r3, r0
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d001      	beq.n	800ba72 <find_volume+0x39e>
 800ba6e:	230d      	movs	r3, #13
 800ba70:	e0ae      	b.n	800bbd0 <find_volume+0x4fc>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800ba72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba74:	891b      	ldrh	r3, [r3, #8]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d001      	beq.n	800ba7e <find_volume+0x3aa>
 800ba7a:	230d      	movs	r3, #13
 800ba7c:	e0a8      	b.n	800bbd0 <find_volume+0x4fc>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800ba7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba80:	333c      	adds	r3, #60	; 0x3c
 800ba82:	332c      	adds	r3, #44	; 0x2c
 800ba84:	4618      	mov	r0, r3
 800ba86:	f7fd ff8d 	bl	80099a4 <ld_dword>
 800ba8a:	4602      	mov	r2, r0
 800ba8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba8e:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800ba90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba92:	6a1b      	ldr	r3, [r3, #32]
 800ba94:	009b      	lsls	r3, r3, #2
 800ba96:	647b      	str	r3, [r7, #68]	; 0x44
 800ba98:	e01f      	b.n	800bada <find_volume+0x406>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800ba9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba9c:	891b      	ldrh	r3, [r3, #8]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d101      	bne.n	800baa6 <find_volume+0x3d2>
 800baa2:	230d      	movs	r3, #13
 800baa4:	e094      	b.n	800bbd0 <find_volume+0x4fc>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800baa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800baa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800baaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800baac:	441a      	add	r2, r3
 800baae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bab0:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800bab2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bab6:	2b02      	cmp	r3, #2
 800bab8:	d103      	bne.n	800bac2 <find_volume+0x3ee>
 800baba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800babc:	6a1b      	ldr	r3, [r3, #32]
 800babe:	005b      	lsls	r3, r3, #1
 800bac0:	e00a      	b.n	800bad8 <find_volume+0x404>
 800bac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bac4:	6a1a      	ldr	r2, [r3, #32]
 800bac6:	4613      	mov	r3, r2
 800bac8:	005b      	lsls	r3, r3, #1
 800baca:	4413      	add	r3, r2
 800bacc:	085a      	lsrs	r2, r3, #1
 800bace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bad0:	6a1b      	ldr	r3, [r3, #32]
 800bad2:	f003 0301 	and.w	r3, r3, #1
 800bad6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800bad8:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800bada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800badc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bae0:	899b      	ldrh	r3, [r3, #12]
 800bae2:	4619      	mov	r1, r3
 800bae4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bae6:	440b      	add	r3, r1
 800bae8:	3b01      	subs	r3, #1
 800baea:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800baec:	8989      	ldrh	r1, [r1, #12]
 800baee:	fbb3 f3f1 	udiv	r3, r3, r1
 800baf2:	429a      	cmp	r2, r3
 800baf4:	d201      	bcs.n	800bafa <find_volume+0x426>
 800baf6:	230d      	movs	r3, #13
 800baf8:	e06a      	b.n	800bbd0 <find_volume+0x4fc>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800bafa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bafc:	f04f 32ff 	mov.w	r2, #4294967295
 800bb00:	61da      	str	r2, [r3, #28]
 800bb02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb04:	69da      	ldr	r2, [r3, #28]
 800bb06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb08:	619a      	str	r2, [r3, #24]
		fs->fsi_flag = 0x80;
 800bb0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb0c:	2280      	movs	r2, #128	; 0x80
 800bb0e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800bb10:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bb14:	2b03      	cmp	r3, #3
 800bb16:	d149      	bne.n	800bbac <find_volume+0x4d8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800bb18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb1a:	333c      	adds	r3, #60	; 0x3c
 800bb1c:	3330      	adds	r3, #48	; 0x30
 800bb1e:	4618      	mov	r0, r3
 800bb20:	f7fd ff28 	bl	8009974 <ld_word>
 800bb24:	4603      	mov	r3, r0
 800bb26:	2b01      	cmp	r3, #1
 800bb28:	d140      	bne.n	800bbac <find_volume+0x4d8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800bb2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bb2c:	3301      	adds	r3, #1
 800bb2e:	4619      	mov	r1, r3
 800bb30:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bb32:	f7fe fa01 	bl	8009f38 <move_window>
 800bb36:	4603      	mov	r3, r0
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d137      	bne.n	800bbac <find_volume+0x4d8>
		{
			fs->fsi_flag = 0;
 800bb3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb3e:	2200      	movs	r2, #0
 800bb40:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800bb42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb44:	333c      	adds	r3, #60	; 0x3c
 800bb46:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	f7fd ff12 	bl	8009974 <ld_word>
 800bb50:	4603      	mov	r3, r0
 800bb52:	461a      	mov	r2, r3
 800bb54:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800bb58:	429a      	cmp	r2, r3
 800bb5a:	d127      	bne.n	800bbac <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800bb5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb5e:	333c      	adds	r3, #60	; 0x3c
 800bb60:	4618      	mov	r0, r3
 800bb62:	f7fd ff1f 	bl	80099a4 <ld_dword>
 800bb66:	4603      	mov	r3, r0
 800bb68:	4a1b      	ldr	r2, [pc, #108]	; (800bbd8 <find_volume+0x504>)
 800bb6a:	4293      	cmp	r3, r2
 800bb6c:	d11e      	bne.n	800bbac <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800bb6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb70:	333c      	adds	r3, #60	; 0x3c
 800bb72:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800bb76:	4618      	mov	r0, r3
 800bb78:	f7fd ff14 	bl	80099a4 <ld_dword>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	4a17      	ldr	r2, [pc, #92]	; (800bbdc <find_volume+0x508>)
 800bb80:	4293      	cmp	r3, r2
 800bb82:	d113      	bne.n	800bbac <find_volume+0x4d8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800bb84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb86:	333c      	adds	r3, #60	; 0x3c
 800bb88:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	f7fd ff09 	bl	80099a4 <ld_dword>
 800bb92:	4602      	mov	r2, r0
 800bb94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb96:	61da      	str	r2, [r3, #28]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800bb98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb9a:	333c      	adds	r3, #60	; 0x3c
 800bb9c:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800bba0:	4618      	mov	r0, r3
 800bba2:	f7fd feff 	bl	80099a4 <ld_dword>
 800bba6:	4602      	mov	r2, r0
 800bba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbaa:	619a      	str	r2, [r3, #24]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800bbac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbae:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800bbb2:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800bbb4:	4b0a      	ldr	r3, [pc, #40]	; (800bbe0 <find_volume+0x50c>)
 800bbb6:	881b      	ldrh	r3, [r3, #0]
 800bbb8:	3301      	adds	r3, #1
 800bbba:	b29a      	uxth	r2, r3
 800bbbc:	4b08      	ldr	r3, [pc, #32]	; (800bbe0 <find_volume+0x50c>)
 800bbbe:	801a      	strh	r2, [r3, #0]
 800bbc0:	4b07      	ldr	r3, [pc, #28]	; (800bbe0 <find_volume+0x50c>)
 800bbc2:	881a      	ldrh	r2, [r3, #0]
 800bbc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbc6:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800bbc8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bbca:	f7fe f94d 	bl	8009e68 <clear_lock>
#endif
	return FR_OK;
 800bbce:	2300      	movs	r3, #0
}
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	3758      	adds	r7, #88	; 0x58
 800bbd4:	46bd      	mov	sp, r7
 800bbd6:	bd80      	pop	{r7, pc}
 800bbd8:	41615252 	.word	0x41615252
 800bbdc:	61417272 	.word	0x61417272
 800bbe0:	20002aa4 	.word	0x20002aa4

0800bbe4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b084      	sub	sp, #16
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
 800bbec:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800bbee:	2309      	movs	r3, #9
 800bbf0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d02e      	beq.n	800bc56 <validate+0x72>
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d02a      	beq.n	800bc56 <validate+0x72>
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	781b      	ldrb	r3, [r3, #0]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d025      	beq.n	800bc56 <validate+0x72>
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	889a      	ldrh	r2, [r3, #4]
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	88db      	ldrh	r3, [r3, #6]
 800bc14:	429a      	cmp	r2, r3
 800bc16:	d11e      	bne.n	800bc56 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	f7fd ffa9 	bl	8009b74 <lock_fs>
 800bc22:	4603      	mov	r3, r0
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d014      	beq.n	800bc52 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	785b      	ldrb	r3, [r3, #1]
 800bc2e:	4618      	mov	r0, r3
 800bc30:	f7fd fe02 	bl	8009838 <disk_status>
 800bc34:	4603      	mov	r3, r0
 800bc36:	f003 0301 	and.w	r3, r3, #1
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d102      	bne.n	800bc44 <validate+0x60>
				res = FR_OK;
 800bc3e:	2300      	movs	r3, #0
 800bc40:	73fb      	strb	r3, [r7, #15]
 800bc42:	e008      	b.n	800bc56 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	2100      	movs	r1, #0
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	f7fd ffa8 	bl	8009ba0 <unlock_fs>
 800bc50:	e001      	b.n	800bc56 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800bc52:	230f      	movs	r3, #15
 800bc54:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800bc56:	7bfb      	ldrb	r3, [r7, #15]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d102      	bne.n	800bc62 <validate+0x7e>
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	e000      	b.n	800bc64 <validate+0x80>
 800bc62:	2300      	movs	r3, #0
 800bc64:	683a      	ldr	r2, [r7, #0]
 800bc66:	6013      	str	r3, [r2, #0]
	return res;
 800bc68:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	3710      	adds	r7, #16
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	bd80      	pop	{r7, pc}
	...

0800bc74 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800bc74:	b580      	push	{r7, lr}
 800bc76:	b088      	sub	sp, #32
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	60f8      	str	r0, [r7, #12]
 800bc7c:	60b9      	str	r1, [r7, #8]
 800bc7e:	4613      	mov	r3, r2
 800bc80:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800bc82:	68bb      	ldr	r3, [r7, #8]
 800bc84:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800bc86:	f107 0310 	add.w	r3, r7, #16
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	f7ff fc88 	bl	800b5a0 <get_ldnumber>
 800bc90:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800bc92:	69fb      	ldr	r3, [r7, #28]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	da01      	bge.n	800bc9c <f_mount+0x28>
 800bc98:	230b      	movs	r3, #11
 800bc9a:	e048      	b.n	800bd2e <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800bc9c:	4a26      	ldr	r2, [pc, #152]	; (800bd38 <f_mount+0xc4>)
 800bc9e:	69fb      	ldr	r3, [r7, #28]
 800bca0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bca4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800bca6:	69bb      	ldr	r3, [r7, #24]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d00f      	beq.n	800bccc <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800bcac:	69b8      	ldr	r0, [r7, #24]
 800bcae:	f7fe f8db 	bl	8009e68 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800bcb2:	69bb      	ldr	r3, [r7, #24]
 800bcb4:	695b      	ldr	r3, [r3, #20]
 800bcb6:	4618      	mov	r0, r3
 800bcb8:	f000 ff63 	bl	800cb82 <ff_del_syncobj>
 800bcbc:	4603      	mov	r3, r0
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d101      	bne.n	800bcc6 <f_mount+0x52>
 800bcc2:	2302      	movs	r3, #2
 800bcc4:	e033      	b.n	800bd2e <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800bcc6:	69bb      	ldr	r3, [r7, #24]
 800bcc8:	2200      	movs	r2, #0
 800bcca:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d00f      	beq.n	800bcf2 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800bcd8:	69fb      	ldr	r3, [r7, #28]
 800bcda:	b2da      	uxtb	r2, r3
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	3314      	adds	r3, #20
 800bce0:	4619      	mov	r1, r3
 800bce2:	4610      	mov	r0, r2
 800bce4:	f000 ff32 	bl	800cb4c <ff_cre_syncobj>
 800bce8:	4603      	mov	r3, r0
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d101      	bne.n	800bcf2 <f_mount+0x7e>
 800bcee:	2302      	movs	r3, #2
 800bcf0:	e01d      	b.n	800bd2e <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800bcf2:	68fa      	ldr	r2, [r7, #12]
 800bcf4:	4910      	ldr	r1, [pc, #64]	; (800bd38 <f_mount+0xc4>)
 800bcf6:	69fb      	ldr	r3, [r7, #28]
 800bcf8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d002      	beq.n	800bd08 <f_mount+0x94>
 800bd02:	79fb      	ldrb	r3, [r7, #7]
 800bd04:	2b01      	cmp	r3, #1
 800bd06:	d001      	beq.n	800bd0c <f_mount+0x98>
 800bd08:	2300      	movs	r3, #0
 800bd0a:	e010      	b.n	800bd2e <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800bd0c:	f107 010c 	add.w	r1, r7, #12
 800bd10:	f107 0308 	add.w	r3, r7, #8
 800bd14:	2200      	movs	r2, #0
 800bd16:	4618      	mov	r0, r3
 800bd18:	f7ff fcdc 	bl	800b6d4 <find_volume>
 800bd1c:	4603      	mov	r3, r0
 800bd1e:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	7dfa      	ldrb	r2, [r7, #23]
 800bd24:	4611      	mov	r1, r2
 800bd26:	4618      	mov	r0, r3
 800bd28:	f7fd ff3a 	bl	8009ba0 <unlock_fs>
 800bd2c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd2e:	4618      	mov	r0, r3
 800bd30:	3720      	adds	r7, #32
 800bd32:	46bd      	mov	sp, r7
 800bd34:	bd80      	pop	{r7, pc}
 800bd36:	bf00      	nop
 800bd38:	20002aa0 	.word	0x20002aa0

0800bd3c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 800bd42:	af00      	add	r7, sp, #0
 800bd44:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800bd48:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800bd4c:	6018      	str	r0, [r3, #0]
 800bd4e:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800bd52:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 800bd56:	6019      	str	r1, [r3, #0]
 800bd58:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800bd5c:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800bd60:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800bd62:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800bd66:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d101      	bne.n	800bd74 <f_open+0x38>
 800bd70:	2309      	movs	r3, #9
 800bd72:	e2ae      	b.n	800c2d2 <f_open+0x596>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800bd74:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800bd78:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800bd7c:	f507 721a 	add.w	r2, r7, #616	; 0x268
 800bd80:	f2a2 2261 	subw	r2, r2, #609	; 0x261
 800bd84:	7812      	ldrb	r2, [r2, #0]
 800bd86:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800bd8a:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 800bd8c:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800bd90:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800bd94:	781a      	ldrb	r2, [r3, #0]
 800bd96:	f507 7105 	add.w	r1, r7, #532	; 0x214
 800bd9a:	f107 0308 	add.w	r3, r7, #8
 800bd9e:	4618      	mov	r0, r3
 800bda0:	f7ff fc98 	bl	800b6d4 <find_volume>
 800bda4:	4603      	mov	r3, r0
 800bda6:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
	if (res == FR_OK) {
 800bdaa:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	f040 827a 	bne.w	800c2a8 <f_open+0x56c>
		dj.obj.fs = fs;
 800bdb4:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800bdb8:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
		INIT_NAMBUF(fs);
 800bdbc:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800bdc0:	f107 0214 	add.w	r2, r7, #20
 800bdc4:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800bdc6:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800bdca:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 800bdce:	681a      	ldr	r2, [r3, #0]
 800bdd0:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800bdd4:	4611      	mov	r1, r2
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	f7ff fb6c 	bl	800b4b4 <follow_path>
 800bddc:	4603      	mov	r3, r0
 800bdde:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800bde2:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d11e      	bne.n	800be28 <f_open+0xec>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800bdea:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 800bdee:	b25b      	sxtb	r3, r3
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	da03      	bge.n	800bdfc <f_open+0xc0>
				res = FR_INVALID_NAME;
 800bdf4:	2306      	movs	r3, #6
 800bdf6:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800bdfa:	e015      	b.n	800be28 <f_open+0xec>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800bdfc:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800be00:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800be04:	781b      	ldrb	r3, [r3, #0]
 800be06:	f023 0301 	bic.w	r3, r3, #1
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	bf14      	ite	ne
 800be0e:	2301      	movne	r3, #1
 800be10:	2300      	moveq	r3, #0
 800be12:	b2db      	uxtb	r3, r3
 800be14:	461a      	mov	r2, r3
 800be16:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800be1a:	4611      	mov	r1, r2
 800be1c:	4618      	mov	r0, r3
 800be1e:	f7fd fedb 	bl	8009bd8 <chk_lock>
 800be22:	4603      	mov	r3, r0
 800be24:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800be28:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800be2c:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800be30:	781b      	ldrb	r3, [r3, #0]
 800be32:	f003 031c 	and.w	r3, r3, #28
 800be36:	2b00      	cmp	r3, #0
 800be38:	f000 80a7 	beq.w	800bf8a <f_open+0x24e>
			if (res != FR_OK) {					/* No file, create new */
 800be3c:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800be40:	2b00      	cmp	r3, #0
 800be42:	d01f      	beq.n	800be84 <f_open+0x148>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800be44:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800be48:	2b04      	cmp	r3, #4
 800be4a:	d10e      	bne.n	800be6a <f_open+0x12e>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800be4c:	f7fd ff20 	bl	8009c90 <enq_lock>
 800be50:	4603      	mov	r3, r0
 800be52:	2b00      	cmp	r3, #0
 800be54:	d006      	beq.n	800be64 <f_open+0x128>
 800be56:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800be5a:	4618      	mov	r0, r3
 800be5c:	f7ff f87a 	bl	800af54 <dir_register>
 800be60:	4603      	mov	r3, r0
 800be62:	e000      	b.n	800be66 <f_open+0x12a>
 800be64:	2312      	movs	r3, #18
 800be66:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800be6a:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800be6e:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800be72:	f507 721a 	add.w	r2, r7, #616	; 0x268
 800be76:	f2a2 2261 	subw	r2, r2, #609	; 0x261
 800be7a:	7812      	ldrb	r2, [r2, #0]
 800be7c:	f042 0208 	orr.w	r2, r2, #8
 800be80:	701a      	strb	r2, [r3, #0]
 800be82:	e015      	b.n	800beb0 <f_open+0x174>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800be84:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 800be88:	f003 0311 	and.w	r3, r3, #17
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d003      	beq.n	800be98 <f_open+0x15c>
					res = FR_DENIED;
 800be90:	2307      	movs	r3, #7
 800be92:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800be96:	e00b      	b.n	800beb0 <f_open+0x174>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800be98:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800be9c:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800bea0:	781b      	ldrb	r3, [r3, #0]
 800bea2:	f003 0304 	and.w	r3, r3, #4
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d002      	beq.n	800beb0 <f_open+0x174>
 800beaa:	2308      	movs	r3, #8
 800beac:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800beb0:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	f040 8088 	bne.w	800bfca <f_open+0x28e>
 800beba:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800bebe:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800bec2:	781b      	ldrb	r3, [r3, #0]
 800bec4:	f003 0308 	and.w	r3, r3, #8
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d07e      	beq.n	800bfca <f_open+0x28e>
				dw = GET_FATTIME();
 800becc:	f7fd fc52 	bl	8009774 <get_fattime>
 800bed0:	f8c7 0258 	str.w	r0, [r7, #600]	; 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800bed4:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800bed8:	330e      	adds	r3, #14
 800beda:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 800bede:	4618      	mov	r0, r3
 800bee0:	f7fd fd9e 	bl	8009a20 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800bee4:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800bee8:	3316      	adds	r3, #22
 800beea:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 800beee:	4618      	mov	r0, r3
 800bef0:	f7fd fd96 	bl	8009a20 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800bef4:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800bef8:	330b      	adds	r3, #11
 800befa:	2220      	movs	r2, #32
 800befc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800befe:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800bf02:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 800bf06:	4611      	mov	r1, r2
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f7fe fd9b 	bl	800aa44 <ld_clust>
 800bf0e:	f8c7 0254 	str.w	r0, [r7, #596]	; 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800bf12:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800bf16:	f8d7 1238 	ldr.w	r1, [r7, #568]	; 0x238
 800bf1a:	2200      	movs	r2, #0
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	f7fe fdb0 	bl	800aa82 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800bf22:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800bf26:	331c      	adds	r3, #28
 800bf28:	2100      	movs	r1, #0
 800bf2a:	4618      	mov	r0, r3
 800bf2c:	f7fd fd78 	bl	8009a20 <st_dword>
					fs->wflag = 1;
 800bf30:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800bf34:	2201      	movs	r2, #1
 800bf36:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800bf38:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d044      	beq.n	800bfca <f_open+0x28e>
						dw = fs->winsect;
 800bf40:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800bf44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf46:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
						res = remove_chain(&dj.obj, cl, 0);
 800bf4a:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800bf4e:	2200      	movs	r2, #0
 800bf50:	f8d7 1254 	ldr.w	r1, [r7, #596]	; 0x254
 800bf54:	4618      	mov	r0, r3
 800bf56:	f7fe fa9a 	bl	800a48e <remove_chain>
 800bf5a:	4603      	mov	r3, r0
 800bf5c:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
						if (res == FR_OK) {
 800bf60:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d130      	bne.n	800bfca <f_open+0x28e>
							res = move_window(fs, dw);
 800bf68:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800bf6c:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 800bf70:	4618      	mov	r0, r3
 800bf72:	f7fd ffe1 	bl	8009f38 <move_window>
 800bf76:	4603      	mov	r3, r0
 800bf78:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800bf7c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800bf80:	f8d7 2254 	ldr.w	r2, [r7, #596]	; 0x254
 800bf84:	3a01      	subs	r2, #1
 800bf86:	619a      	str	r2, [r3, #24]
 800bf88:	e01f      	b.n	800bfca <f_open+0x28e>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800bf8a:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d11b      	bne.n	800bfca <f_open+0x28e>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800bf92:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 800bf96:	f003 0310 	and.w	r3, r3, #16
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d003      	beq.n	800bfa6 <f_open+0x26a>
					res = FR_NO_FILE;
 800bf9e:	2304      	movs	r3, #4
 800bfa0:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800bfa4:	e011      	b.n	800bfca <f_open+0x28e>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800bfa6:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800bfaa:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800bfae:	781b      	ldrb	r3, [r3, #0]
 800bfb0:	f003 0302 	and.w	r3, r3, #2
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d008      	beq.n	800bfca <f_open+0x28e>
 800bfb8:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 800bfbc:	f003 0301 	and.w	r3, r3, #1
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d002      	beq.n	800bfca <f_open+0x28e>
						res = FR_DENIED;
 800bfc4:	2307      	movs	r3, #7
 800bfc6:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 800bfca:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d14a      	bne.n	800c068 <f_open+0x32c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800bfd2:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800bfd6:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800bfda:	781b      	ldrb	r3, [r3, #0]
 800bfdc:	f003 0308 	and.w	r3, r3, #8
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d00b      	beq.n	800bffc <f_open+0x2c0>
				mode |= FA_MODIFIED;
 800bfe4:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800bfe8:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800bfec:	f507 721a 	add.w	r2, r7, #616	; 0x268
 800bff0:	f2a2 2261 	subw	r2, r2, #609	; 0x261
 800bff4:	7812      	ldrb	r2, [r2, #0]
 800bff6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bffa:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800bffc:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800c000:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c002:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c006:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800c00e:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 800c012:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c016:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c01e:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c022:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800c026:	781b      	ldrb	r3, [r3, #0]
 800c028:	f023 0301 	bic.w	r3, r3, #1
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	bf14      	ite	ne
 800c030:	2301      	movne	r3, #1
 800c032:	2300      	moveq	r3, #0
 800c034:	b2db      	uxtb	r3, r3
 800c036:	461a      	mov	r2, r3
 800c038:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800c03c:	4611      	mov	r1, r2
 800c03e:	4618      	mov	r0, r3
 800c040:	f7fd fe48 	bl	8009cd4 <inc_lock>
 800c044:	4602      	mov	r2, r0
 800c046:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c04a:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800c052:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c056:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	691b      	ldr	r3, [r3, #16]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d102      	bne.n	800c068 <f_open+0x32c>
 800c062:	2302      	movs	r3, #2
 800c064:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 800c068:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	f040 811b 	bne.w	800c2a8 <f_open+0x56c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800c072:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800c076:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 800c07a:	4611      	mov	r1, r2
 800c07c:	4618      	mov	r0, r3
 800c07e:	f7fe fce1 	bl	800aa44 <ld_clust>
 800c082:	4602      	mov	r2, r0
 800c084:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c088:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800c090:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800c094:	331c      	adds	r3, #28
 800c096:	4618      	mov	r0, r3
 800c098:	f7fd fc84 	bl	80099a4 <ld_dword>
 800c09c:	4602      	mov	r2, r0
 800c09e:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c0a2:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800c0aa:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c0ae:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	2200      	movs	r2, #0
 800c0b6:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800c0b8:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 800c0bc:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c0c0:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800c0c8:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800c0cc:	88da      	ldrh	r2, [r3, #6]
 800c0ce:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c0d2:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800c0da:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c0de:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	f507 721a 	add.w	r2, r7, #616	; 0x268
 800c0e8:	f2a2 2261 	subw	r2, r2, #609	; 0x261
 800c0ec:	7812      	ldrb	r2, [r2, #0]
 800c0ee:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800c0f0:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c0f4:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800c0fe:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c102:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	2200      	movs	r2, #0
 800c10a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800c10c:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c110:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	2200      	movs	r2, #0
 800c118:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800c11a:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c11e:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	3330      	adds	r3, #48	; 0x30
 800c126:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c12a:	2100      	movs	r1, #0
 800c12c:	4618      	mov	r0, r3
 800c12e:	f7fd fcc4 	bl	8009aba <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800c132:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c136:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800c13a:	781b      	ldrb	r3, [r3, #0]
 800c13c:	f003 0320 	and.w	r3, r3, #32
 800c140:	2b00      	cmp	r3, #0
 800c142:	f000 80b1 	beq.w	800c2a8 <f_open+0x56c>
 800c146:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c14a:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	68db      	ldr	r3, [r3, #12]
 800c152:	2b00      	cmp	r3, #0
 800c154:	f000 80a8 	beq.w	800c2a8 <f_open+0x56c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800c158:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c15c:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	68da      	ldr	r2, [r3, #12]
 800c164:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c168:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800c170:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800c174:	895b      	ldrh	r3, [r3, #10]
 800c176:	461a      	mov	r2, r3
 800c178:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800c17c:	899b      	ldrh	r3, [r3, #12]
 800c17e:	fb02 f303 	mul.w	r3, r2, r3
 800c182:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800c186:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c18a:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	689b      	ldr	r3, [r3, #8]
 800c192:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c196:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c19a:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	68db      	ldr	r3, [r3, #12]
 800c1a2:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 800c1a6:	e021      	b.n	800c1ec <f_open+0x4b0>
					clst = get_fat(&fp->obj, clst);
 800c1a8:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c1ac:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	f7fd ff7b 	bl	800a0b2 <get_fat>
 800c1bc:	f8c7 0260 	str.w	r0, [r7, #608]	; 0x260
					if (clst <= 1) res = FR_INT_ERR;
 800c1c0:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 800c1c4:	2b01      	cmp	r3, #1
 800c1c6:	d802      	bhi.n	800c1ce <f_open+0x492>
 800c1c8:	2302      	movs	r3, #2
 800c1ca:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800c1ce:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 800c1d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1d6:	d102      	bne.n	800c1de <f_open+0x4a2>
 800c1d8:	2301      	movs	r3, #1
 800c1da:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c1de:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 800c1e2:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 800c1e6:	1ad3      	subs	r3, r2, r3
 800c1e8:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 800c1ec:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d105      	bne.n	800c200 <f_open+0x4c4>
 800c1f4:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 800c1f8:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 800c1fc:	429a      	cmp	r2, r3
 800c1fe:	d8d3      	bhi.n	800c1a8 <f_open+0x46c>
				}
				fp->clust = clst;
 800c200:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c204:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	f8d7 2260 	ldr.w	r2, [r7, #608]	; 0x260
 800c20e:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800c210:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800c214:	2b00      	cmp	r3, #0
 800c216:	d147      	bne.n	800c2a8 <f_open+0x56c>
 800c218:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800c21c:	899b      	ldrh	r3, [r3, #12]
 800c21e:	461a      	mov	r2, r3
 800c220:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 800c224:	fbb3 f1f2 	udiv	r1, r3, r2
 800c228:	fb01 f202 	mul.w	r2, r1, r2
 800c22c:	1a9b      	subs	r3, r3, r2
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d03a      	beq.n	800c2a8 <f_open+0x56c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800c232:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800c236:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 800c23a:	4618      	mov	r0, r3
 800c23c:	f7fd ff1a 	bl	800a074 <clust2sect>
 800c240:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
 800c244:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d103      	bne.n	800c254 <f_open+0x518>
						res = FR_INT_ERR;
 800c24c:	2302      	movs	r3, #2
 800c24e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800c252:	e029      	b.n	800c2a8 <f_open+0x56c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800c254:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800c258:	899b      	ldrh	r3, [r3, #12]
 800c25a:	461a      	mov	r2, r3
 800c25c:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 800c260:	fbb3 f2f2 	udiv	r2, r3, r2
 800c264:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800c268:	441a      	add	r2, r3
 800c26a:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c26e:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800c276:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800c27a:	7858      	ldrb	r0, [r3, #1]
 800c27c:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c280:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c28a:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c28e:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	6a1a      	ldr	r2, [r3, #32]
 800c296:	2301      	movs	r3, #1
 800c298:	f7fd fb0e 	bl	80098b8 <disk_read>
 800c29c:	4603      	mov	r3, r0
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d002      	beq.n	800c2a8 <f_open+0x56c>
 800c2a2:	2301      	movs	r3, #1
 800c2a4:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800c2a8:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d006      	beq.n	800c2be <f_open+0x582>
 800c2b0:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800c2b4:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800c2be:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800c2c2:	f897 2267 	ldrb.w	r2, [r7, #615]	; 0x267
 800c2c6:	4611      	mov	r1, r2
 800c2c8:	4618      	mov	r0, r3
 800c2ca:	f7fd fc69 	bl	8009ba0 <unlock_fs>
 800c2ce:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
}
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	f507 771a 	add.w	r7, r7, #616	; 0x268
 800c2d8:	46bd      	mov	sp, r7
 800c2da:	bd80      	pop	{r7, pc}

0800c2dc <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b08c      	sub	sp, #48	; 0x30
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	60f8      	str	r0, [r7, #12]
 800c2e4:	60b9      	str	r1, [r7, #8]
 800c2e6:	607a      	str	r2, [r7, #4]
 800c2e8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800c2ea:	68bb      	ldr	r3, [r7, #8]
 800c2ec:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800c2ee:	683b      	ldr	r3, [r7, #0]
 800c2f0:	2200      	movs	r2, #0
 800c2f2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	f107 0210 	add.w	r2, r7, #16
 800c2fa:	4611      	mov	r1, r2
 800c2fc:	4618      	mov	r0, r3
 800c2fe:	f7ff fc71 	bl	800bbe4 <validate>
 800c302:	4603      	mov	r3, r0
 800c304:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800c308:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d107      	bne.n	800c320 <f_write+0x44>
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	7d5b      	ldrb	r3, [r3, #21]
 800c314:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800c318:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d009      	beq.n	800c334 <f_write+0x58>
 800c320:	693b      	ldr	r3, [r7, #16]
 800c322:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800c326:	4611      	mov	r1, r2
 800c328:	4618      	mov	r0, r3
 800c32a:	f7fd fc39 	bl	8009ba0 <unlock_fs>
 800c32e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c332:	e192      	b.n	800c65a <f_write+0x37e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	7d1b      	ldrb	r3, [r3, #20]
 800c338:	f003 0302 	and.w	r3, r3, #2
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d106      	bne.n	800c34e <f_write+0x72>
 800c340:	693b      	ldr	r3, [r7, #16]
 800c342:	2107      	movs	r1, #7
 800c344:	4618      	mov	r0, r3
 800c346:	f7fd fc2b 	bl	8009ba0 <unlock_fs>
 800c34a:	2307      	movs	r3, #7
 800c34c:	e185      	b.n	800c65a <f_write+0x37e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	699a      	ldr	r2, [r3, #24]
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	441a      	add	r2, r3
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	699b      	ldr	r3, [r3, #24]
 800c35a:	429a      	cmp	r2, r3
 800c35c:	f080 816a 	bcs.w	800c634 <f_write+0x358>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	699b      	ldr	r3, [r3, #24]
 800c364:	43db      	mvns	r3, r3
 800c366:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800c368:	e164      	b.n	800c634 <f_write+0x358>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	699b      	ldr	r3, [r3, #24]
 800c36e:	693a      	ldr	r2, [r7, #16]
 800c370:	8992      	ldrh	r2, [r2, #12]
 800c372:	fbb3 f1f2 	udiv	r1, r3, r2
 800c376:	fb01 f202 	mul.w	r2, r1, r2
 800c37a:	1a9b      	subs	r3, r3, r2
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	f040 810f 	bne.w	800c5a0 <f_write+0x2c4>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	699b      	ldr	r3, [r3, #24]
 800c386:	693a      	ldr	r2, [r7, #16]
 800c388:	8992      	ldrh	r2, [r2, #12]
 800c38a:	fbb3 f3f2 	udiv	r3, r3, r2
 800c38e:	693a      	ldr	r2, [r7, #16]
 800c390:	8952      	ldrh	r2, [r2, #10]
 800c392:	3a01      	subs	r2, #1
 800c394:	4013      	ands	r3, r2
 800c396:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800c398:	69bb      	ldr	r3, [r7, #24]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d14d      	bne.n	800c43a <f_write+0x15e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	699b      	ldr	r3, [r3, #24]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d10c      	bne.n	800c3c0 <f_write+0xe4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	689b      	ldr	r3, [r3, #8]
 800c3aa:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800c3ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d11a      	bne.n	800c3e8 <f_write+0x10c>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	2100      	movs	r1, #0
 800c3b6:	4618      	mov	r0, r3
 800c3b8:	f7fe f8ce 	bl	800a558 <create_chain>
 800c3bc:	62b8      	str	r0, [r7, #40]	; 0x28
 800c3be:	e013      	b.n	800c3e8 <f_write+0x10c>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d007      	beq.n	800c3d8 <f_write+0xfc>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	699b      	ldr	r3, [r3, #24]
 800c3cc:	4619      	mov	r1, r3
 800c3ce:	68f8      	ldr	r0, [r7, #12]
 800c3d0:	f7fe f95a 	bl	800a688 <clmt_clust>
 800c3d4:	62b8      	str	r0, [r7, #40]	; 0x28
 800c3d6:	e007      	b.n	800c3e8 <f_write+0x10c>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800c3d8:	68fa      	ldr	r2, [r7, #12]
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	69db      	ldr	r3, [r3, #28]
 800c3de:	4619      	mov	r1, r3
 800c3e0:	4610      	mov	r0, r2
 800c3e2:	f7fe f8b9 	bl	800a558 <create_chain>
 800c3e6:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c3e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	f000 8127 	beq.w	800c63e <f_write+0x362>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800c3f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3f2:	2b01      	cmp	r3, #1
 800c3f4:	d109      	bne.n	800c40a <f_write+0x12e>
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	2202      	movs	r2, #2
 800c3fa:	755a      	strb	r2, [r3, #21]
 800c3fc:	693b      	ldr	r3, [r7, #16]
 800c3fe:	2102      	movs	r1, #2
 800c400:	4618      	mov	r0, r3
 800c402:	f7fd fbcd 	bl	8009ba0 <unlock_fs>
 800c406:	2302      	movs	r3, #2
 800c408:	e127      	b.n	800c65a <f_write+0x37e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c40a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c40c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c410:	d109      	bne.n	800c426 <f_write+0x14a>
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	2201      	movs	r2, #1
 800c416:	755a      	strb	r2, [r3, #21]
 800c418:	693b      	ldr	r3, [r7, #16]
 800c41a:	2101      	movs	r1, #1
 800c41c:	4618      	mov	r0, r3
 800c41e:	f7fd fbbf 	bl	8009ba0 <unlock_fs>
 800c422:	2301      	movs	r3, #1
 800c424:	e119      	b.n	800c65a <f_write+0x37e>
				fp->clust = clst;			/* Update current cluster */
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c42a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	689b      	ldr	r3, [r3, #8]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d102      	bne.n	800c43a <f_write+0x15e>
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c438:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	7d1b      	ldrb	r3, [r3, #20]
 800c43e:	b25b      	sxtb	r3, r3
 800c440:	2b00      	cmp	r3, #0
 800c442:	da1d      	bge.n	800c480 <f_write+0x1a4>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c444:	693b      	ldr	r3, [r7, #16]
 800c446:	7858      	ldrb	r0, [r3, #1]
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	6a1a      	ldr	r2, [r3, #32]
 800c452:	2301      	movs	r3, #1
 800c454:	f7fd fa50 	bl	80098f8 <disk_write>
 800c458:	4603      	mov	r3, r0
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d009      	beq.n	800c472 <f_write+0x196>
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	2201      	movs	r2, #1
 800c462:	755a      	strb	r2, [r3, #21]
 800c464:	693b      	ldr	r3, [r7, #16]
 800c466:	2101      	movs	r1, #1
 800c468:	4618      	mov	r0, r3
 800c46a:	f7fd fb99 	bl	8009ba0 <unlock_fs>
 800c46e:	2301      	movs	r3, #1
 800c470:	e0f3      	b.n	800c65a <f_write+0x37e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	7d1b      	ldrb	r3, [r3, #20]
 800c476:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c47a:	b2da      	uxtb	r2, r3
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c480:	693a      	ldr	r2, [r7, #16]
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	69db      	ldr	r3, [r3, #28]
 800c486:	4619      	mov	r1, r3
 800c488:	4610      	mov	r0, r2
 800c48a:	f7fd fdf3 	bl	800a074 <clust2sect>
 800c48e:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c490:	697b      	ldr	r3, [r7, #20]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d109      	bne.n	800c4aa <f_write+0x1ce>
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	2202      	movs	r2, #2
 800c49a:	755a      	strb	r2, [r3, #21]
 800c49c:	693b      	ldr	r3, [r7, #16]
 800c49e:	2102      	movs	r1, #2
 800c4a0:	4618      	mov	r0, r3
 800c4a2:	f7fd fb7d 	bl	8009ba0 <unlock_fs>
 800c4a6:	2302      	movs	r3, #2
 800c4a8:	e0d7      	b.n	800c65a <f_write+0x37e>
			sect += csect;
 800c4aa:	697a      	ldr	r2, [r7, #20]
 800c4ac:	69bb      	ldr	r3, [r7, #24]
 800c4ae:	4413      	add	r3, r2
 800c4b0:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800c4b2:	693b      	ldr	r3, [r7, #16]
 800c4b4:	899b      	ldrh	r3, [r3, #12]
 800c4b6:	461a      	mov	r2, r3
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	fbb3 f3f2 	udiv	r3, r3, r2
 800c4be:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800c4c0:	6a3b      	ldr	r3, [r7, #32]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d048      	beq.n	800c558 <f_write+0x27c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c4c6:	69ba      	ldr	r2, [r7, #24]
 800c4c8:	6a3b      	ldr	r3, [r7, #32]
 800c4ca:	4413      	add	r3, r2
 800c4cc:	693a      	ldr	r2, [r7, #16]
 800c4ce:	8952      	ldrh	r2, [r2, #10]
 800c4d0:	4293      	cmp	r3, r2
 800c4d2:	d905      	bls.n	800c4e0 <f_write+0x204>
					cc = fs->csize - csect;
 800c4d4:	693b      	ldr	r3, [r7, #16]
 800c4d6:	895b      	ldrh	r3, [r3, #10]
 800c4d8:	461a      	mov	r2, r3
 800c4da:	69bb      	ldr	r3, [r7, #24]
 800c4dc:	1ad3      	subs	r3, r2, r3
 800c4de:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c4e0:	693b      	ldr	r3, [r7, #16]
 800c4e2:	7858      	ldrb	r0, [r3, #1]
 800c4e4:	6a3b      	ldr	r3, [r7, #32]
 800c4e6:	697a      	ldr	r2, [r7, #20]
 800c4e8:	69f9      	ldr	r1, [r7, #28]
 800c4ea:	f7fd fa05 	bl	80098f8 <disk_write>
 800c4ee:	4603      	mov	r3, r0
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d009      	beq.n	800c508 <f_write+0x22c>
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	2201      	movs	r2, #1
 800c4f8:	755a      	strb	r2, [r3, #21]
 800c4fa:	693b      	ldr	r3, [r7, #16]
 800c4fc:	2101      	movs	r1, #1
 800c4fe:	4618      	mov	r0, r3
 800c500:	f7fd fb4e 	bl	8009ba0 <unlock_fs>
 800c504:	2301      	movs	r3, #1
 800c506:	e0a8      	b.n	800c65a <f_write+0x37e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	6a1a      	ldr	r2, [r3, #32]
 800c50c:	697b      	ldr	r3, [r7, #20]
 800c50e:	1ad3      	subs	r3, r2, r3
 800c510:	6a3a      	ldr	r2, [r7, #32]
 800c512:	429a      	cmp	r2, r3
 800c514:	d918      	bls.n	800c548 <f_write+0x26c>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	6a1a      	ldr	r2, [r3, #32]
 800c520:	697b      	ldr	r3, [r7, #20]
 800c522:	1ad3      	subs	r3, r2, r3
 800c524:	693a      	ldr	r2, [r7, #16]
 800c526:	8992      	ldrh	r2, [r2, #12]
 800c528:	fb02 f303 	mul.w	r3, r2, r3
 800c52c:	69fa      	ldr	r2, [r7, #28]
 800c52e:	18d1      	adds	r1, r2, r3
 800c530:	693b      	ldr	r3, [r7, #16]
 800c532:	899b      	ldrh	r3, [r3, #12]
 800c534:	461a      	mov	r2, r3
 800c536:	f7fd fa9f 	bl	8009a78 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	7d1b      	ldrb	r3, [r3, #20]
 800c53e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c542:	b2da      	uxtb	r2, r3
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800c548:	693b      	ldr	r3, [r7, #16]
 800c54a:	899b      	ldrh	r3, [r3, #12]
 800c54c:	461a      	mov	r2, r3
 800c54e:	6a3b      	ldr	r3, [r7, #32]
 800c550:	fb02 f303 	mul.w	r3, r2, r3
 800c554:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800c556:	e050      	b.n	800c5fa <f_write+0x31e>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	6a1b      	ldr	r3, [r3, #32]
 800c55c:	697a      	ldr	r2, [r7, #20]
 800c55e:	429a      	cmp	r2, r3
 800c560:	d01b      	beq.n	800c59a <f_write+0x2be>
				fp->fptr < fp->obj.objsize &&
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	699a      	ldr	r2, [r3, #24]
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c56a:	429a      	cmp	r2, r3
 800c56c:	d215      	bcs.n	800c59a <f_write+0x2be>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800c56e:	693b      	ldr	r3, [r7, #16]
 800c570:	7858      	ldrb	r0, [r3, #1]
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c578:	2301      	movs	r3, #1
 800c57a:	697a      	ldr	r2, [r7, #20]
 800c57c:	f7fd f99c 	bl	80098b8 <disk_read>
 800c580:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800c582:	2b00      	cmp	r3, #0
 800c584:	d009      	beq.n	800c59a <f_write+0x2be>
					ABORT(fs, FR_DISK_ERR);
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	2201      	movs	r2, #1
 800c58a:	755a      	strb	r2, [r3, #21]
 800c58c:	693b      	ldr	r3, [r7, #16]
 800c58e:	2101      	movs	r1, #1
 800c590:	4618      	mov	r0, r3
 800c592:	f7fd fb05 	bl	8009ba0 <unlock_fs>
 800c596:	2301      	movs	r3, #1
 800c598:	e05f      	b.n	800c65a <f_write+0x37e>
			}
#endif
			fp->sect = sect;
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	697a      	ldr	r2, [r7, #20]
 800c59e:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800c5a0:	693b      	ldr	r3, [r7, #16]
 800c5a2:	899b      	ldrh	r3, [r3, #12]
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	699b      	ldr	r3, [r3, #24]
 800c5aa:	693a      	ldr	r2, [r7, #16]
 800c5ac:	8992      	ldrh	r2, [r2, #12]
 800c5ae:	fbb3 f1f2 	udiv	r1, r3, r2
 800c5b2:	fb01 f202 	mul.w	r2, r1, r2
 800c5b6:	1a9b      	subs	r3, r3, r2
 800c5b8:	1ac3      	subs	r3, r0, r3
 800c5ba:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800c5bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	429a      	cmp	r2, r3
 800c5c2:	d901      	bls.n	800c5c8 <f_write+0x2ec>
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	699b      	ldr	r3, [r3, #24]
 800c5d2:	693a      	ldr	r2, [r7, #16]
 800c5d4:	8992      	ldrh	r2, [r2, #12]
 800c5d6:	fbb3 f0f2 	udiv	r0, r3, r2
 800c5da:	fb00 f202 	mul.w	r2, r0, r2
 800c5de:	1a9b      	subs	r3, r3, r2
 800c5e0:	440b      	add	r3, r1
 800c5e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c5e4:	69f9      	ldr	r1, [r7, #28]
 800c5e6:	4618      	mov	r0, r3
 800c5e8:	f7fd fa46 	bl	8009a78 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	7d1b      	ldrb	r3, [r3, #20]
 800c5f0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c5f4:	b2da      	uxtb	r2, r3
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800c5fa:	69fa      	ldr	r2, [r7, #28]
 800c5fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5fe:	4413      	add	r3, r2
 800c600:	61fb      	str	r3, [r7, #28]
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	699a      	ldr	r2, [r3, #24]
 800c606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c608:	441a      	add	r2, r3
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	619a      	str	r2, [r3, #24]
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	68da      	ldr	r2, [r3, #12]
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	699b      	ldr	r3, [r3, #24]
 800c616:	429a      	cmp	r2, r3
 800c618:	bf38      	it	cc
 800c61a:	461a      	movcc	r2, r3
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	60da      	str	r2, [r3, #12]
 800c620:	683b      	ldr	r3, [r7, #0]
 800c622:	681a      	ldr	r2, [r3, #0]
 800c624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c626:	441a      	add	r2, r3
 800c628:	683b      	ldr	r3, [r7, #0]
 800c62a:	601a      	str	r2, [r3, #0]
 800c62c:	687a      	ldr	r2, [r7, #4]
 800c62e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c630:	1ad3      	subs	r3, r2, r3
 800c632:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	2b00      	cmp	r3, #0
 800c638:	f47f ae97 	bne.w	800c36a <f_write+0x8e>
 800c63c:	e000      	b.n	800c640 <f_write+0x364>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c63e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	7d1b      	ldrb	r3, [r3, #20]
 800c644:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c648:	b2da      	uxtb	r2, r3
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800c64e:	693b      	ldr	r3, [r7, #16]
 800c650:	2100      	movs	r1, #0
 800c652:	4618      	mov	r0, r3
 800c654:	f7fd faa4 	bl	8009ba0 <unlock_fs>
 800c658:	2300      	movs	r3, #0
}
 800c65a:	4618      	mov	r0, r3
 800c65c:	3730      	adds	r7, #48	; 0x30
 800c65e:	46bd      	mov	sp, r7
 800c660:	bd80      	pop	{r7, pc}

0800c662 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800c662:	b580      	push	{r7, lr}
 800c664:	b086      	sub	sp, #24
 800c666:	af00      	add	r7, sp, #0
 800c668:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	f107 0208 	add.w	r2, r7, #8
 800c670:	4611      	mov	r1, r2
 800c672:	4618      	mov	r0, r3
 800c674:	f7ff fab6 	bl	800bbe4 <validate>
 800c678:	4603      	mov	r3, r0
 800c67a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c67c:	7dfb      	ldrb	r3, [r7, #23]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d16d      	bne.n	800c75e <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	7d1b      	ldrb	r3, [r3, #20]
 800c686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d067      	beq.n	800c75e <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	7d1b      	ldrb	r3, [r3, #20]
 800c692:	b25b      	sxtb	r3, r3
 800c694:	2b00      	cmp	r3, #0
 800c696:	da1a      	bge.n	800c6ce <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800c698:	68bb      	ldr	r3, [r7, #8]
 800c69a:	7858      	ldrb	r0, [r3, #1]
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	6a1a      	ldr	r2, [r3, #32]
 800c6a6:	2301      	movs	r3, #1
 800c6a8:	f7fd f926 	bl	80098f8 <disk_write>
 800c6ac:	4603      	mov	r3, r0
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d006      	beq.n	800c6c0 <f_sync+0x5e>
 800c6b2:	68bb      	ldr	r3, [r7, #8]
 800c6b4:	2101      	movs	r1, #1
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	f7fd fa72 	bl	8009ba0 <unlock_fs>
 800c6bc:	2301      	movs	r3, #1
 800c6be:	e055      	b.n	800c76c <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	7d1b      	ldrb	r3, [r3, #20]
 800c6c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c6c8:	b2da      	uxtb	r2, r3
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800c6ce:	f7fd f851 	bl	8009774 <get_fattime>
 800c6d2:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800c6d4:	68ba      	ldr	r2, [r7, #8]
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6da:	4619      	mov	r1, r3
 800c6dc:	4610      	mov	r0, r2
 800c6de:	f7fd fc2b 	bl	8009f38 <move_window>
 800c6e2:	4603      	mov	r3, r0
 800c6e4:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800c6e6:	7dfb      	ldrb	r3, [r7, #23]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d138      	bne.n	800c75e <f_sync+0xfc>
					dir = fp->dir_ptr;
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c6f0:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	330b      	adds	r3, #11
 800c6f6:	781a      	ldrb	r2, [r3, #0]
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	330b      	adds	r3, #11
 800c6fc:	f042 0220 	orr.w	r2, r2, #32
 800c700:	b2d2      	uxtb	r2, r2
 800c702:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	6818      	ldr	r0, [r3, #0]
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	689b      	ldr	r3, [r3, #8]
 800c70c:	461a      	mov	r2, r3
 800c70e:	68f9      	ldr	r1, [r7, #12]
 800c710:	f7fe f9b7 	bl	800aa82 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	f103 021c 	add.w	r2, r3, #28
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	68db      	ldr	r3, [r3, #12]
 800c71e:	4619      	mov	r1, r3
 800c720:	4610      	mov	r0, r2
 800c722:	f7fd f97d 	bl	8009a20 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	3316      	adds	r3, #22
 800c72a:	6939      	ldr	r1, [r7, #16]
 800c72c:	4618      	mov	r0, r3
 800c72e:	f7fd f977 	bl	8009a20 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	3312      	adds	r3, #18
 800c736:	2100      	movs	r1, #0
 800c738:	4618      	mov	r0, r3
 800c73a:	f7fd f956 	bl	80099ea <st_word>
					fs->wflag = 1;
 800c73e:	68bb      	ldr	r3, [r7, #8]
 800c740:	2201      	movs	r2, #1
 800c742:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800c744:	68bb      	ldr	r3, [r7, #8]
 800c746:	4618      	mov	r0, r3
 800c748:	f7fd fc24 	bl	8009f94 <sync_fs>
 800c74c:	4603      	mov	r3, r0
 800c74e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	7d1b      	ldrb	r3, [r3, #20]
 800c754:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c758:	b2da      	uxtb	r2, r3
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800c75e:	68bb      	ldr	r3, [r7, #8]
 800c760:	7dfa      	ldrb	r2, [r7, #23]
 800c762:	4611      	mov	r1, r2
 800c764:	4618      	mov	r0, r3
 800c766:	f7fd fa1b 	bl	8009ba0 <unlock_fs>
 800c76a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c76c:	4618      	mov	r0, r3
 800c76e:	3718      	adds	r7, #24
 800c770:	46bd      	mov	sp, r7
 800c772:	bd80      	pop	{r7, pc}

0800c774 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800c774:	b580      	push	{r7, lr}
 800c776:	b084      	sub	sp, #16
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800c77c:	6878      	ldr	r0, [r7, #4]
 800c77e:	f7ff ff70 	bl	800c662 <f_sync>
 800c782:	4603      	mov	r3, r0
 800c784:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800c786:	7bfb      	ldrb	r3, [r7, #15]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d11d      	bne.n	800c7c8 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	f107 0208 	add.w	r2, r7, #8
 800c792:	4611      	mov	r1, r2
 800c794:	4618      	mov	r0, r3
 800c796:	f7ff fa25 	bl	800bbe4 <validate>
 800c79a:	4603      	mov	r3, r0
 800c79c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c79e:	7bfb      	ldrb	r3, [r7, #15]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d111      	bne.n	800c7c8 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	691b      	ldr	r3, [r3, #16]
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	f7fd fb21 	bl	8009df0 <dec_lock>
 800c7ae:	4603      	mov	r3, r0
 800c7b0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800c7b2:	7bfb      	ldrb	r3, [r7, #15]
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d102      	bne.n	800c7be <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800c7be:	68bb      	ldr	r3, [r7, #8]
 800c7c0:	2100      	movs	r1, #0
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	f7fd f9ec 	bl	8009ba0 <unlock_fs>
#endif
		}
	}
	return res;
 800c7c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	3710      	adds	r7, #16
 800c7ce:	46bd      	mov	sp, r7
 800c7d0:	bd80      	pop	{r7, pc}

0800c7d2 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800c7d2:	b580      	push	{r7, lr}
 800c7d4:	b084      	sub	sp, #16
 800c7d6:	af00      	add	r7, sp, #0
 800c7d8:	6078      	str	r0, [r7, #4]
 800c7da:	460b      	mov	r3, r1
 800c7dc:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800c7de:	78fb      	ldrb	r3, [r7, #3]
 800c7e0:	2b0a      	cmp	r3, #10
 800c7e2:	d103      	bne.n	800c7ec <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800c7e4:	210d      	movs	r1, #13
 800c7e6:	6878      	ldr	r0, [r7, #4]
 800c7e8:	f7ff fff3 	bl	800c7d2 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	685b      	ldr	r3, [r3, #4]
 800c7f0:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	db25      	blt.n	800c844 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	1c5a      	adds	r2, r3, #1
 800c7fc:	60fa      	str	r2, [r7, #12]
 800c7fe:	687a      	ldr	r2, [r7, #4]
 800c800:	4413      	add	r3, r2
 800c802:	78fa      	ldrb	r2, [r7, #3]
 800c804:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	2b3c      	cmp	r3, #60	; 0x3c
 800c80a:	dd12      	ble.n	800c832 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	6818      	ldr	r0, [r3, #0]
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	f103 010c 	add.w	r1, r3, #12
 800c816:	68fa      	ldr	r2, [r7, #12]
 800c818:	f107 0308 	add.w	r3, r7, #8
 800c81c:	f7ff fd5e 	bl	800c2dc <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800c820:	68ba      	ldr	r2, [r7, #8]
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	429a      	cmp	r2, r3
 800c826:	d101      	bne.n	800c82c <putc_bfd+0x5a>
 800c828:	2300      	movs	r3, #0
 800c82a:	e001      	b.n	800c830 <putc_bfd+0x5e>
 800c82c:	f04f 33ff 	mov.w	r3, #4294967295
 800c830:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	68fa      	ldr	r2, [r7, #12]
 800c836:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	689b      	ldr	r3, [r3, #8]
 800c83c:	1c5a      	adds	r2, r3, #1
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	609a      	str	r2, [r3, #8]
 800c842:	e000      	b.n	800c846 <putc_bfd+0x74>
	if (i < 0) return;
 800c844:	bf00      	nop
}
 800c846:	3710      	adds	r7, #16
 800c848:	46bd      	mov	sp, r7
 800c84a:	bd80      	pop	{r7, pc}

0800c84c <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800c84c:	b580      	push	{r7, lr}
 800c84e:	b084      	sub	sp, #16
 800c850:	af00      	add	r7, sp, #0
 800c852:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	685b      	ldr	r3, [r3, #4]
 800c858:	2b00      	cmp	r3, #0
 800c85a:	db16      	blt.n	800c88a <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	6818      	ldr	r0, [r3, #0]
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	f103 010c 	add.w	r1, r3, #12
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	685b      	ldr	r3, [r3, #4]
 800c86a:	461a      	mov	r2, r3
 800c86c:	f107 030c 	add.w	r3, r7, #12
 800c870:	f7ff fd34 	bl	800c2dc <f_write>
 800c874:	4603      	mov	r3, r0
 800c876:	2b00      	cmp	r3, #0
 800c878:	d107      	bne.n	800c88a <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	685b      	ldr	r3, [r3, #4]
 800c87e:	68fa      	ldr	r2, [r7, #12]
 800c880:	4293      	cmp	r3, r2
 800c882:	d102      	bne.n	800c88a <putc_flush+0x3e>
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	689b      	ldr	r3, [r3, #8]
 800c888:	e001      	b.n	800c88e <putc_flush+0x42>
	return EOF;
 800c88a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c88e:	4618      	mov	r0, r3
 800c890:	3710      	adds	r7, #16
 800c892:	46bd      	mov	sp, r7
 800c894:	bd80      	pop	{r7, pc}

0800c896 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800c896:	b480      	push	{r7}
 800c898:	b083      	sub	sp, #12
 800c89a:	af00      	add	r7, sp, #0
 800c89c:	6078      	str	r0, [r7, #4]
 800c89e:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	683a      	ldr	r2, [r7, #0]
 800c8a4:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	605a      	str	r2, [r3, #4]
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	685a      	ldr	r2, [r3, #4]
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	609a      	str	r2, [r3, #8]
}
 800c8b4:	bf00      	nop
 800c8b6:	370c      	adds	r7, #12
 800c8b8:	46bd      	mov	sp, r7
 800c8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8be:	4770      	bx	lr

0800c8c0 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b096      	sub	sp, #88	; 0x58
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	6078      	str	r0, [r7, #4]
 800c8c8:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 800c8ca:	f107 030c 	add.w	r3, r7, #12
 800c8ce:	6839      	ldr	r1, [r7, #0]
 800c8d0:	4618      	mov	r0, r3
 800c8d2:	f7ff ffe0 	bl	800c896 <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 800c8d6:	e009      	b.n	800c8ec <f_puts+0x2c>
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	1c5a      	adds	r2, r3, #1
 800c8dc:	607a      	str	r2, [r7, #4]
 800c8de:	781a      	ldrb	r2, [r3, #0]
 800c8e0:	f107 030c 	add.w	r3, r7, #12
 800c8e4:	4611      	mov	r1, r2
 800c8e6:	4618      	mov	r0, r3
 800c8e8:	f7ff ff73 	bl	800c7d2 <putc_bfd>
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	781b      	ldrb	r3, [r3, #0]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d1f1      	bne.n	800c8d8 <f_puts+0x18>
	return putc_flush(&pb);
 800c8f4:	f107 030c 	add.w	r3, r7, #12
 800c8f8:	4618      	mov	r0, r3
 800c8fa:	f7ff ffa7 	bl	800c84c <putc_flush>
 800c8fe:	4603      	mov	r3, r0
}
 800c900:	4618      	mov	r0, r3
 800c902:	3758      	adds	r7, #88	; 0x58
 800c904:	46bd      	mov	sp, r7
 800c906:	bd80      	pop	{r7, pc}

0800c908 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c908:	b480      	push	{r7}
 800c90a:	b087      	sub	sp, #28
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	60f8      	str	r0, [r7, #12]
 800c910:	60b9      	str	r1, [r7, #8]
 800c912:	4613      	mov	r3, r2
 800c914:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c916:	2301      	movs	r3, #1
 800c918:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c91a:	2300      	movs	r3, #0
 800c91c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c91e:	4b1f      	ldr	r3, [pc, #124]	; (800c99c <FATFS_LinkDriverEx+0x94>)
 800c920:	7a5b      	ldrb	r3, [r3, #9]
 800c922:	b2db      	uxtb	r3, r3
 800c924:	2b00      	cmp	r3, #0
 800c926:	d131      	bne.n	800c98c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c928:	4b1c      	ldr	r3, [pc, #112]	; (800c99c <FATFS_LinkDriverEx+0x94>)
 800c92a:	7a5b      	ldrb	r3, [r3, #9]
 800c92c:	b2db      	uxtb	r3, r3
 800c92e:	461a      	mov	r2, r3
 800c930:	4b1a      	ldr	r3, [pc, #104]	; (800c99c <FATFS_LinkDriverEx+0x94>)
 800c932:	2100      	movs	r1, #0
 800c934:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c936:	4b19      	ldr	r3, [pc, #100]	; (800c99c <FATFS_LinkDriverEx+0x94>)
 800c938:	7a5b      	ldrb	r3, [r3, #9]
 800c93a:	b2db      	uxtb	r3, r3
 800c93c:	4a17      	ldr	r2, [pc, #92]	; (800c99c <FATFS_LinkDriverEx+0x94>)
 800c93e:	009b      	lsls	r3, r3, #2
 800c940:	4413      	add	r3, r2
 800c942:	68fa      	ldr	r2, [r7, #12]
 800c944:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c946:	4b15      	ldr	r3, [pc, #84]	; (800c99c <FATFS_LinkDriverEx+0x94>)
 800c948:	7a5b      	ldrb	r3, [r3, #9]
 800c94a:	b2db      	uxtb	r3, r3
 800c94c:	461a      	mov	r2, r3
 800c94e:	4b13      	ldr	r3, [pc, #76]	; (800c99c <FATFS_LinkDriverEx+0x94>)
 800c950:	4413      	add	r3, r2
 800c952:	79fa      	ldrb	r2, [r7, #7]
 800c954:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c956:	4b11      	ldr	r3, [pc, #68]	; (800c99c <FATFS_LinkDriverEx+0x94>)
 800c958:	7a5b      	ldrb	r3, [r3, #9]
 800c95a:	b2db      	uxtb	r3, r3
 800c95c:	1c5a      	adds	r2, r3, #1
 800c95e:	b2d1      	uxtb	r1, r2
 800c960:	4a0e      	ldr	r2, [pc, #56]	; (800c99c <FATFS_LinkDriverEx+0x94>)
 800c962:	7251      	strb	r1, [r2, #9]
 800c964:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c966:	7dbb      	ldrb	r3, [r7, #22]
 800c968:	3330      	adds	r3, #48	; 0x30
 800c96a:	b2da      	uxtb	r2, r3
 800c96c:	68bb      	ldr	r3, [r7, #8]
 800c96e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c970:	68bb      	ldr	r3, [r7, #8]
 800c972:	3301      	adds	r3, #1
 800c974:	223a      	movs	r2, #58	; 0x3a
 800c976:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c978:	68bb      	ldr	r3, [r7, #8]
 800c97a:	3302      	adds	r3, #2
 800c97c:	222f      	movs	r2, #47	; 0x2f
 800c97e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c980:	68bb      	ldr	r3, [r7, #8]
 800c982:	3303      	adds	r3, #3
 800c984:	2200      	movs	r2, #0
 800c986:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c988:	2300      	movs	r3, #0
 800c98a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c98c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c98e:	4618      	mov	r0, r3
 800c990:	371c      	adds	r7, #28
 800c992:	46bd      	mov	sp, r7
 800c994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c998:	4770      	bx	lr
 800c99a:	bf00      	nop
 800c99c:	20002ac8 	.word	0x20002ac8

0800c9a0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c9a0:	b580      	push	{r7, lr}
 800c9a2:	b082      	sub	sp, #8
 800c9a4:	af00      	add	r7, sp, #0
 800c9a6:	6078      	str	r0, [r7, #4]
 800c9a8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	6839      	ldr	r1, [r7, #0]
 800c9ae:	6878      	ldr	r0, [r7, #4]
 800c9b0:	f7ff ffaa 	bl	800c908 <FATFS_LinkDriverEx>
 800c9b4:	4603      	mov	r3, r0
}
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	3708      	adds	r7, #8
 800c9ba:	46bd      	mov	sp, r7
 800c9bc:	bd80      	pop	{r7, pc}
	...

0800c9c0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	b085      	sub	sp, #20
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	4603      	mov	r3, r0
 800c9c8:	6039      	str	r1, [r7, #0]
 800c9ca:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800c9cc:	88fb      	ldrh	r3, [r7, #6]
 800c9ce:	2b7f      	cmp	r3, #127	; 0x7f
 800c9d0:	d802      	bhi.n	800c9d8 <ff_convert+0x18>
		c = chr;
 800c9d2:	88fb      	ldrh	r3, [r7, #6]
 800c9d4:	81fb      	strh	r3, [r7, #14]
 800c9d6:	e025      	b.n	800ca24 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800c9d8:	683b      	ldr	r3, [r7, #0]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d00b      	beq.n	800c9f6 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800c9de:	88fb      	ldrh	r3, [r7, #6]
 800c9e0:	2bff      	cmp	r3, #255	; 0xff
 800c9e2:	d805      	bhi.n	800c9f0 <ff_convert+0x30>
 800c9e4:	88fb      	ldrh	r3, [r7, #6]
 800c9e6:	3b80      	subs	r3, #128	; 0x80
 800c9e8:	4a12      	ldr	r2, [pc, #72]	; (800ca34 <ff_convert+0x74>)
 800c9ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c9ee:	e000      	b.n	800c9f2 <ff_convert+0x32>
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	81fb      	strh	r3, [r7, #14]
 800c9f4:	e016      	b.n	800ca24 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	81fb      	strh	r3, [r7, #14]
 800c9fa:	e009      	b.n	800ca10 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800c9fc:	89fb      	ldrh	r3, [r7, #14]
 800c9fe:	4a0d      	ldr	r2, [pc, #52]	; (800ca34 <ff_convert+0x74>)
 800ca00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ca04:	88fa      	ldrh	r2, [r7, #6]
 800ca06:	429a      	cmp	r2, r3
 800ca08:	d006      	beq.n	800ca18 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800ca0a:	89fb      	ldrh	r3, [r7, #14]
 800ca0c:	3301      	adds	r3, #1
 800ca0e:	81fb      	strh	r3, [r7, #14]
 800ca10:	89fb      	ldrh	r3, [r7, #14]
 800ca12:	2b7f      	cmp	r3, #127	; 0x7f
 800ca14:	d9f2      	bls.n	800c9fc <ff_convert+0x3c>
 800ca16:	e000      	b.n	800ca1a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800ca18:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800ca1a:	89fb      	ldrh	r3, [r7, #14]
 800ca1c:	3380      	adds	r3, #128	; 0x80
 800ca1e:	b29b      	uxth	r3, r3
 800ca20:	b2db      	uxtb	r3, r3
 800ca22:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800ca24:	89fb      	ldrh	r3, [r7, #14]
}
 800ca26:	4618      	mov	r0, r3
 800ca28:	3714      	adds	r7, #20
 800ca2a:	46bd      	mov	sp, r7
 800ca2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca30:	4770      	bx	lr
 800ca32:	bf00      	nop
 800ca34:	080143f8 	.word	0x080143f8

0800ca38 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800ca38:	b480      	push	{r7}
 800ca3a:	b087      	sub	sp, #28
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	4603      	mov	r3, r0
 800ca40:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800ca42:	88fb      	ldrh	r3, [r7, #6]
 800ca44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ca48:	d201      	bcs.n	800ca4e <ff_wtoupper+0x16>
 800ca4a:	4b3e      	ldr	r3, [pc, #248]	; (800cb44 <ff_wtoupper+0x10c>)
 800ca4c:	e000      	b.n	800ca50 <ff_wtoupper+0x18>
 800ca4e:	4b3e      	ldr	r3, [pc, #248]	; (800cb48 <ff_wtoupper+0x110>)
 800ca50:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800ca52:	697b      	ldr	r3, [r7, #20]
 800ca54:	1c9a      	adds	r2, r3, #2
 800ca56:	617a      	str	r2, [r7, #20]
 800ca58:	881b      	ldrh	r3, [r3, #0]
 800ca5a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800ca5c:	8a7b      	ldrh	r3, [r7, #18]
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d068      	beq.n	800cb34 <ff_wtoupper+0xfc>
 800ca62:	88fa      	ldrh	r2, [r7, #6]
 800ca64:	8a7b      	ldrh	r3, [r7, #18]
 800ca66:	429a      	cmp	r2, r3
 800ca68:	d364      	bcc.n	800cb34 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800ca6a:	697b      	ldr	r3, [r7, #20]
 800ca6c:	1c9a      	adds	r2, r3, #2
 800ca6e:	617a      	str	r2, [r7, #20]
 800ca70:	881b      	ldrh	r3, [r3, #0]
 800ca72:	823b      	strh	r3, [r7, #16]
 800ca74:	8a3b      	ldrh	r3, [r7, #16]
 800ca76:	0a1b      	lsrs	r3, r3, #8
 800ca78:	81fb      	strh	r3, [r7, #14]
 800ca7a:	8a3b      	ldrh	r3, [r7, #16]
 800ca7c:	b2db      	uxtb	r3, r3
 800ca7e:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800ca80:	88fa      	ldrh	r2, [r7, #6]
 800ca82:	8a79      	ldrh	r1, [r7, #18]
 800ca84:	8a3b      	ldrh	r3, [r7, #16]
 800ca86:	440b      	add	r3, r1
 800ca88:	429a      	cmp	r2, r3
 800ca8a:	da49      	bge.n	800cb20 <ff_wtoupper+0xe8>
			switch (cmd) {
 800ca8c:	89fb      	ldrh	r3, [r7, #14]
 800ca8e:	2b08      	cmp	r3, #8
 800ca90:	d84f      	bhi.n	800cb32 <ff_wtoupper+0xfa>
 800ca92:	a201      	add	r2, pc, #4	; (adr r2, 800ca98 <ff_wtoupper+0x60>)
 800ca94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca98:	0800cabd 	.word	0x0800cabd
 800ca9c:	0800cacf 	.word	0x0800cacf
 800caa0:	0800cae5 	.word	0x0800cae5
 800caa4:	0800caed 	.word	0x0800caed
 800caa8:	0800caf5 	.word	0x0800caf5
 800caac:	0800cafd 	.word	0x0800cafd
 800cab0:	0800cb05 	.word	0x0800cb05
 800cab4:	0800cb0d 	.word	0x0800cb0d
 800cab8:	0800cb15 	.word	0x0800cb15
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800cabc:	88fa      	ldrh	r2, [r7, #6]
 800cabe:	8a7b      	ldrh	r3, [r7, #18]
 800cac0:	1ad3      	subs	r3, r2, r3
 800cac2:	005b      	lsls	r3, r3, #1
 800cac4:	697a      	ldr	r2, [r7, #20]
 800cac6:	4413      	add	r3, r2
 800cac8:	881b      	ldrh	r3, [r3, #0]
 800caca:	80fb      	strh	r3, [r7, #6]
 800cacc:	e027      	b.n	800cb1e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800cace:	88fa      	ldrh	r2, [r7, #6]
 800cad0:	8a7b      	ldrh	r3, [r7, #18]
 800cad2:	1ad3      	subs	r3, r2, r3
 800cad4:	b29b      	uxth	r3, r3
 800cad6:	f003 0301 	and.w	r3, r3, #1
 800cada:	b29b      	uxth	r3, r3
 800cadc:	88fa      	ldrh	r2, [r7, #6]
 800cade:	1ad3      	subs	r3, r2, r3
 800cae0:	80fb      	strh	r3, [r7, #6]
 800cae2:	e01c      	b.n	800cb1e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800cae4:	88fb      	ldrh	r3, [r7, #6]
 800cae6:	3b10      	subs	r3, #16
 800cae8:	80fb      	strh	r3, [r7, #6]
 800caea:	e018      	b.n	800cb1e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800caec:	88fb      	ldrh	r3, [r7, #6]
 800caee:	3b20      	subs	r3, #32
 800caf0:	80fb      	strh	r3, [r7, #6]
 800caf2:	e014      	b.n	800cb1e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800caf4:	88fb      	ldrh	r3, [r7, #6]
 800caf6:	3b30      	subs	r3, #48	; 0x30
 800caf8:	80fb      	strh	r3, [r7, #6]
 800cafa:	e010      	b.n	800cb1e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800cafc:	88fb      	ldrh	r3, [r7, #6]
 800cafe:	3b1a      	subs	r3, #26
 800cb00:	80fb      	strh	r3, [r7, #6]
 800cb02:	e00c      	b.n	800cb1e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800cb04:	88fb      	ldrh	r3, [r7, #6]
 800cb06:	3308      	adds	r3, #8
 800cb08:	80fb      	strh	r3, [r7, #6]
 800cb0a:	e008      	b.n	800cb1e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800cb0c:	88fb      	ldrh	r3, [r7, #6]
 800cb0e:	3b50      	subs	r3, #80	; 0x50
 800cb10:	80fb      	strh	r3, [r7, #6]
 800cb12:	e004      	b.n	800cb1e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800cb14:	88fb      	ldrh	r3, [r7, #6]
 800cb16:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800cb1a:	80fb      	strh	r3, [r7, #6]
 800cb1c:	bf00      	nop
			}
			break;
 800cb1e:	e008      	b.n	800cb32 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800cb20:	89fb      	ldrh	r3, [r7, #14]
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d195      	bne.n	800ca52 <ff_wtoupper+0x1a>
 800cb26:	8a3b      	ldrh	r3, [r7, #16]
 800cb28:	005b      	lsls	r3, r3, #1
 800cb2a:	697a      	ldr	r2, [r7, #20]
 800cb2c:	4413      	add	r3, r2
 800cb2e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800cb30:	e78f      	b.n	800ca52 <ff_wtoupper+0x1a>
			break;
 800cb32:	bf00      	nop
	}

	return chr;
 800cb34:	88fb      	ldrh	r3, [r7, #6]
}
 800cb36:	4618      	mov	r0, r3
 800cb38:	371c      	adds	r7, #28
 800cb3a:	46bd      	mov	sp, r7
 800cb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb40:	4770      	bx	lr
 800cb42:	bf00      	nop
 800cb44:	080144f8 	.word	0x080144f8
 800cb48:	080146ec 	.word	0x080146ec

0800cb4c <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	b084      	sub	sp, #16
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	4603      	mov	r3, r0
 800cb54:	6039      	str	r1, [r7, #0]
 800cb56:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 800cb58:	2200      	movs	r2, #0
 800cb5a:	2101      	movs	r1, #1
 800cb5c:	2001      	movs	r0, #1
 800cb5e:	f000 f978 	bl	800ce52 <osSemaphoreNew>
 800cb62:	4602      	mov	r2, r0
 800cb64:	683b      	ldr	r3, [r7, #0]
 800cb66:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800cb68:	683b      	ldr	r3, [r7, #0]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	bf14      	ite	ne
 800cb70:	2301      	movne	r3, #1
 800cb72:	2300      	moveq	r3, #0
 800cb74:	b2db      	uxtb	r3, r3
 800cb76:	60fb      	str	r3, [r7, #12]

    return ret;
 800cb78:	68fb      	ldr	r3, [r7, #12]
}
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	3710      	adds	r7, #16
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	bd80      	pop	{r7, pc}

0800cb82 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800cb82:	b580      	push	{r7, lr}
 800cb84:	b082      	sub	sp, #8
 800cb86:	af00      	add	r7, sp, #0
 800cb88:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800cb8a:	6878      	ldr	r0, [r7, #4]
 800cb8c:	f000 fa80 	bl	800d090 <osSemaphoreDelete>
#endif
    return 1;
 800cb90:	2301      	movs	r3, #1
}
 800cb92:	4618      	mov	r0, r3
 800cb94:	3708      	adds	r7, #8
 800cb96:	46bd      	mov	sp, r7
 800cb98:	bd80      	pop	{r7, pc}

0800cb9a <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800cb9a:	b580      	push	{r7, lr}
 800cb9c:	b084      	sub	sp, #16
 800cb9e:	af00      	add	r7, sp, #0
 800cba0:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800cba2:	2300      	movs	r3, #0
 800cba4:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800cba6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800cbaa:	6878      	ldr	r0, [r7, #4]
 800cbac:	f000 f9da 	bl	800cf64 <osSemaphoreAcquire>
 800cbb0:	4603      	mov	r3, r0
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d101      	bne.n	800cbba <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 800cbb6:	2301      	movs	r3, #1
 800cbb8:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800cbba:	68fb      	ldr	r3, [r7, #12]
}
 800cbbc:	4618      	mov	r0, r3
 800cbbe:	3710      	adds	r7, #16
 800cbc0:	46bd      	mov	sp, r7
 800cbc2:	bd80      	pop	{r7, pc}

0800cbc4 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800cbc4:	b580      	push	{r7, lr}
 800cbc6:	b082      	sub	sp, #8
 800cbc8:	af00      	add	r7, sp, #0
 800cbca:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800cbcc:	6878      	ldr	r0, [r7, #4]
 800cbce:	f000 fa1b 	bl	800d008 <osSemaphoreRelease>
#endif
}
 800cbd2:	bf00      	nop
 800cbd4:	3708      	adds	r7, #8
 800cbd6:	46bd      	mov	sp, r7
 800cbd8:	bd80      	pop	{r7, pc}
	...

0800cbdc <__NVIC_SetPriority>:
{
 800cbdc:	b480      	push	{r7}
 800cbde:	b083      	sub	sp, #12
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	4603      	mov	r3, r0
 800cbe4:	6039      	str	r1, [r7, #0]
 800cbe6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800cbe8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	db0a      	blt.n	800cc06 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800cbf0:	683b      	ldr	r3, [r7, #0]
 800cbf2:	b2da      	uxtb	r2, r3
 800cbf4:	490c      	ldr	r1, [pc, #48]	; (800cc28 <__NVIC_SetPriority+0x4c>)
 800cbf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cbfa:	0112      	lsls	r2, r2, #4
 800cbfc:	b2d2      	uxtb	r2, r2
 800cbfe:	440b      	add	r3, r1
 800cc00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800cc04:	e00a      	b.n	800cc1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800cc06:	683b      	ldr	r3, [r7, #0]
 800cc08:	b2da      	uxtb	r2, r3
 800cc0a:	4908      	ldr	r1, [pc, #32]	; (800cc2c <__NVIC_SetPriority+0x50>)
 800cc0c:	79fb      	ldrb	r3, [r7, #7]
 800cc0e:	f003 030f 	and.w	r3, r3, #15
 800cc12:	3b04      	subs	r3, #4
 800cc14:	0112      	lsls	r2, r2, #4
 800cc16:	b2d2      	uxtb	r2, r2
 800cc18:	440b      	add	r3, r1
 800cc1a:	761a      	strb	r2, [r3, #24]
}
 800cc1c:	bf00      	nop
 800cc1e:	370c      	adds	r7, #12
 800cc20:	46bd      	mov	sp, r7
 800cc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc26:	4770      	bx	lr
 800cc28:	e000e100 	.word	0xe000e100
 800cc2c:	e000ed00 	.word	0xe000ed00

0800cc30 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800cc30:	b580      	push	{r7, lr}
 800cc32:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800cc34:	4b05      	ldr	r3, [pc, #20]	; (800cc4c <SysTick_Handler+0x1c>)
 800cc36:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800cc38:	f002 fa44 	bl	800f0c4 <xTaskGetSchedulerState>
 800cc3c:	4603      	mov	r3, r0
 800cc3e:	2b01      	cmp	r3, #1
 800cc40:	d001      	beq.n	800cc46 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800cc42:	f003 f929 	bl	800fe98 <xPortSysTickHandler>
  }
}
 800cc46:	bf00      	nop
 800cc48:	bd80      	pop	{r7, pc}
 800cc4a:	bf00      	nop
 800cc4c:	e000e010 	.word	0xe000e010

0800cc50 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800cc50:	b580      	push	{r7, lr}
 800cc52:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800cc54:	2100      	movs	r1, #0
 800cc56:	f06f 0004 	mvn.w	r0, #4
 800cc5a:	f7ff ffbf 	bl	800cbdc <__NVIC_SetPriority>
#endif
}
 800cc5e:	bf00      	nop
 800cc60:	bd80      	pop	{r7, pc}
	...

0800cc64 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800cc64:	b480      	push	{r7}
 800cc66:	b083      	sub	sp, #12
 800cc68:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cc6a:	f3ef 8305 	mrs	r3, IPSR
 800cc6e:	603b      	str	r3, [r7, #0]
  return(result);
 800cc70:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d003      	beq.n	800cc7e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800cc76:	f06f 0305 	mvn.w	r3, #5
 800cc7a:	607b      	str	r3, [r7, #4]
 800cc7c:	e00c      	b.n	800cc98 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800cc7e:	4b0a      	ldr	r3, [pc, #40]	; (800cca8 <osKernelInitialize+0x44>)
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d105      	bne.n	800cc92 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800cc86:	4b08      	ldr	r3, [pc, #32]	; (800cca8 <osKernelInitialize+0x44>)
 800cc88:	2201      	movs	r2, #1
 800cc8a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	607b      	str	r3, [r7, #4]
 800cc90:	e002      	b.n	800cc98 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800cc92:	f04f 33ff 	mov.w	r3, #4294967295
 800cc96:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800cc98:	687b      	ldr	r3, [r7, #4]
}
 800cc9a:	4618      	mov	r0, r3
 800cc9c:	370c      	adds	r7, #12
 800cc9e:	46bd      	mov	sp, r7
 800cca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca4:	4770      	bx	lr
 800cca6:	bf00      	nop
 800cca8:	20002ad4 	.word	0x20002ad4

0800ccac <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ccac:	b580      	push	{r7, lr}
 800ccae:	b082      	sub	sp, #8
 800ccb0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ccb2:	f3ef 8305 	mrs	r3, IPSR
 800ccb6:	603b      	str	r3, [r7, #0]
  return(result);
 800ccb8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d003      	beq.n	800ccc6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800ccbe:	f06f 0305 	mvn.w	r3, #5
 800ccc2:	607b      	str	r3, [r7, #4]
 800ccc4:	e010      	b.n	800cce8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ccc6:	4b0b      	ldr	r3, [pc, #44]	; (800ccf4 <osKernelStart+0x48>)
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	2b01      	cmp	r3, #1
 800cccc:	d109      	bne.n	800cce2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ccce:	f7ff ffbf 	bl	800cc50 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ccd2:	4b08      	ldr	r3, [pc, #32]	; (800ccf4 <osKernelStart+0x48>)
 800ccd4:	2202      	movs	r2, #2
 800ccd6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ccd8:	f001 fd18 	bl	800e70c <vTaskStartScheduler>
      stat = osOK;
 800ccdc:	2300      	movs	r3, #0
 800ccde:	607b      	str	r3, [r7, #4]
 800cce0:	e002      	b.n	800cce8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800cce2:	f04f 33ff 	mov.w	r3, #4294967295
 800cce6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800cce8:	687b      	ldr	r3, [r7, #4]
}
 800ccea:	4618      	mov	r0, r3
 800ccec:	3708      	adds	r7, #8
 800ccee:	46bd      	mov	sp, r7
 800ccf0:	bd80      	pop	{r7, pc}
 800ccf2:	bf00      	nop
 800ccf4:	20002ad4 	.word	0x20002ad4

0800ccf8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ccf8:	b580      	push	{r7, lr}
 800ccfa:	b08e      	sub	sp, #56	; 0x38
 800ccfc:	af04      	add	r7, sp, #16
 800ccfe:	60f8      	str	r0, [r7, #12]
 800cd00:	60b9      	str	r1, [r7, #8]
 800cd02:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800cd04:	2300      	movs	r3, #0
 800cd06:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cd08:	f3ef 8305 	mrs	r3, IPSR
 800cd0c:	617b      	str	r3, [r7, #20]
  return(result);
 800cd0e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d17e      	bne.n	800ce12 <osThreadNew+0x11a>
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d07b      	beq.n	800ce12 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800cd1a:	2380      	movs	r3, #128	; 0x80
 800cd1c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800cd1e:	2318      	movs	r3, #24
 800cd20:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800cd22:	2300      	movs	r3, #0
 800cd24:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800cd26:	f04f 33ff 	mov.w	r3, #4294967295
 800cd2a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d045      	beq.n	800cdbe <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d002      	beq.n	800cd40 <osThreadNew+0x48>
        name = attr->name;
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	699b      	ldr	r3, [r3, #24]
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d002      	beq.n	800cd4e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	699b      	ldr	r3, [r3, #24]
 800cd4c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800cd4e:	69fb      	ldr	r3, [r7, #28]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d008      	beq.n	800cd66 <osThreadNew+0x6e>
 800cd54:	69fb      	ldr	r3, [r7, #28]
 800cd56:	2b38      	cmp	r3, #56	; 0x38
 800cd58:	d805      	bhi.n	800cd66 <osThreadNew+0x6e>
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	685b      	ldr	r3, [r3, #4]
 800cd5e:	f003 0301 	and.w	r3, r3, #1
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d001      	beq.n	800cd6a <osThreadNew+0x72>
        return (NULL);
 800cd66:	2300      	movs	r3, #0
 800cd68:	e054      	b.n	800ce14 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	695b      	ldr	r3, [r3, #20]
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d003      	beq.n	800cd7a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	695b      	ldr	r3, [r3, #20]
 800cd76:	089b      	lsrs	r3, r3, #2
 800cd78:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	689b      	ldr	r3, [r3, #8]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d00e      	beq.n	800cda0 <osThreadNew+0xa8>
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	68db      	ldr	r3, [r3, #12]
 800cd86:	2baf      	cmp	r3, #175	; 0xaf
 800cd88:	d90a      	bls.n	800cda0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d006      	beq.n	800cda0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	695b      	ldr	r3, [r3, #20]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d002      	beq.n	800cda0 <osThreadNew+0xa8>
        mem = 1;
 800cd9a:	2301      	movs	r3, #1
 800cd9c:	61bb      	str	r3, [r7, #24]
 800cd9e:	e010      	b.n	800cdc2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	689b      	ldr	r3, [r3, #8]
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d10c      	bne.n	800cdc2 <osThreadNew+0xca>
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	68db      	ldr	r3, [r3, #12]
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d108      	bne.n	800cdc2 <osThreadNew+0xca>
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	691b      	ldr	r3, [r3, #16]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d104      	bne.n	800cdc2 <osThreadNew+0xca>
          mem = 0;
 800cdb8:	2300      	movs	r3, #0
 800cdba:	61bb      	str	r3, [r7, #24]
 800cdbc:	e001      	b.n	800cdc2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800cdc2:	69bb      	ldr	r3, [r7, #24]
 800cdc4:	2b01      	cmp	r3, #1
 800cdc6:	d110      	bne.n	800cdea <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800cdcc:	687a      	ldr	r2, [r7, #4]
 800cdce:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800cdd0:	9202      	str	r2, [sp, #8]
 800cdd2:	9301      	str	r3, [sp, #4]
 800cdd4:	69fb      	ldr	r3, [r7, #28]
 800cdd6:	9300      	str	r3, [sp, #0]
 800cdd8:	68bb      	ldr	r3, [r7, #8]
 800cdda:	6a3a      	ldr	r2, [r7, #32]
 800cddc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800cdde:	68f8      	ldr	r0, [r7, #12]
 800cde0:	f001 faa2 	bl	800e328 <xTaskCreateStatic>
 800cde4:	4603      	mov	r3, r0
 800cde6:	613b      	str	r3, [r7, #16]
 800cde8:	e013      	b.n	800ce12 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800cdea:	69bb      	ldr	r3, [r7, #24]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d110      	bne.n	800ce12 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800cdf0:	6a3b      	ldr	r3, [r7, #32]
 800cdf2:	b29a      	uxth	r2, r3
 800cdf4:	f107 0310 	add.w	r3, r7, #16
 800cdf8:	9301      	str	r3, [sp, #4]
 800cdfa:	69fb      	ldr	r3, [r7, #28]
 800cdfc:	9300      	str	r3, [sp, #0]
 800cdfe:	68bb      	ldr	r3, [r7, #8]
 800ce00:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ce02:	68f8      	ldr	r0, [r7, #12]
 800ce04:	f001 faed 	bl	800e3e2 <xTaskCreate>
 800ce08:	4603      	mov	r3, r0
 800ce0a:	2b01      	cmp	r3, #1
 800ce0c:	d001      	beq.n	800ce12 <osThreadNew+0x11a>
            hTask = NULL;
 800ce0e:	2300      	movs	r3, #0
 800ce10:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ce12:	693b      	ldr	r3, [r7, #16]
}
 800ce14:	4618      	mov	r0, r3
 800ce16:	3728      	adds	r7, #40	; 0x28
 800ce18:	46bd      	mov	sp, r7
 800ce1a:	bd80      	pop	{r7, pc}

0800ce1c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ce1c:	b580      	push	{r7, lr}
 800ce1e:	b084      	sub	sp, #16
 800ce20:	af00      	add	r7, sp, #0
 800ce22:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ce24:	f3ef 8305 	mrs	r3, IPSR
 800ce28:	60bb      	str	r3, [r7, #8]
  return(result);
 800ce2a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d003      	beq.n	800ce38 <osDelay+0x1c>
    stat = osErrorISR;
 800ce30:	f06f 0305 	mvn.w	r3, #5
 800ce34:	60fb      	str	r3, [r7, #12]
 800ce36:	e007      	b.n	800ce48 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ce38:	2300      	movs	r3, #0
 800ce3a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d002      	beq.n	800ce48 <osDelay+0x2c>
      vTaskDelay(ticks);
 800ce42:	6878      	ldr	r0, [r7, #4]
 800ce44:	f001 fc2e 	bl	800e6a4 <vTaskDelay>
    }
  }

  return (stat);
 800ce48:	68fb      	ldr	r3, [r7, #12]
}
 800ce4a:	4618      	mov	r0, r3
 800ce4c:	3710      	adds	r7, #16
 800ce4e:	46bd      	mov	sp, r7
 800ce50:	bd80      	pop	{r7, pc}

0800ce52 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800ce52:	b580      	push	{r7, lr}
 800ce54:	b08a      	sub	sp, #40	; 0x28
 800ce56:	af02      	add	r7, sp, #8
 800ce58:	60f8      	str	r0, [r7, #12]
 800ce5a:	60b9      	str	r1, [r7, #8]
 800ce5c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800ce5e:	2300      	movs	r3, #0
 800ce60:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ce62:	f3ef 8305 	mrs	r3, IPSR
 800ce66:	613b      	str	r3, [r7, #16]
  return(result);
 800ce68:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d175      	bne.n	800cf5a <osSemaphoreNew+0x108>
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d072      	beq.n	800cf5a <osSemaphoreNew+0x108>
 800ce74:	68ba      	ldr	r2, [r7, #8]
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	429a      	cmp	r2, r3
 800ce7a:	d86e      	bhi.n	800cf5a <osSemaphoreNew+0x108>
    mem = -1;
 800ce7c:	f04f 33ff 	mov.w	r3, #4294967295
 800ce80:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d015      	beq.n	800ceb4 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	689b      	ldr	r3, [r3, #8]
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d006      	beq.n	800ce9e <osSemaphoreNew+0x4c>
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	68db      	ldr	r3, [r3, #12]
 800ce94:	2b4f      	cmp	r3, #79	; 0x4f
 800ce96:	d902      	bls.n	800ce9e <osSemaphoreNew+0x4c>
        mem = 1;
 800ce98:	2301      	movs	r3, #1
 800ce9a:	61bb      	str	r3, [r7, #24]
 800ce9c:	e00c      	b.n	800ceb8 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	689b      	ldr	r3, [r3, #8]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d108      	bne.n	800ceb8 <osSemaphoreNew+0x66>
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	68db      	ldr	r3, [r3, #12]
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d104      	bne.n	800ceb8 <osSemaphoreNew+0x66>
          mem = 0;
 800ceae:	2300      	movs	r3, #0
 800ceb0:	61bb      	str	r3, [r7, #24]
 800ceb2:	e001      	b.n	800ceb8 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800ceb4:	2300      	movs	r3, #0
 800ceb6:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800ceb8:	69bb      	ldr	r3, [r7, #24]
 800ceba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cebe:	d04c      	beq.n	800cf5a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	2b01      	cmp	r3, #1
 800cec4:	d128      	bne.n	800cf18 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800cec6:	69bb      	ldr	r3, [r7, #24]
 800cec8:	2b01      	cmp	r3, #1
 800ceca:	d10a      	bne.n	800cee2 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	689b      	ldr	r3, [r3, #8]
 800ced0:	2203      	movs	r2, #3
 800ced2:	9200      	str	r2, [sp, #0]
 800ced4:	2200      	movs	r2, #0
 800ced6:	2100      	movs	r1, #0
 800ced8:	2001      	movs	r0, #1
 800ceda:	f000 fa4d 	bl	800d378 <xQueueGenericCreateStatic>
 800cede:	61f8      	str	r0, [r7, #28]
 800cee0:	e005      	b.n	800ceee <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800cee2:	2203      	movs	r2, #3
 800cee4:	2100      	movs	r1, #0
 800cee6:	2001      	movs	r0, #1
 800cee8:	f000 fabe 	bl	800d468 <xQueueGenericCreate>
 800ceec:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800ceee:	69fb      	ldr	r3, [r7, #28]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d022      	beq.n	800cf3a <osSemaphoreNew+0xe8>
 800cef4:	68bb      	ldr	r3, [r7, #8]
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d01f      	beq.n	800cf3a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800cefa:	2300      	movs	r3, #0
 800cefc:	2200      	movs	r2, #0
 800cefe:	2100      	movs	r1, #0
 800cf00:	69f8      	ldr	r0, [r7, #28]
 800cf02:	f000 fbab 	bl	800d65c <xQueueGenericSend>
 800cf06:	4603      	mov	r3, r0
 800cf08:	2b01      	cmp	r3, #1
 800cf0a:	d016      	beq.n	800cf3a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800cf0c:	69f8      	ldr	r0, [r7, #28]
 800cf0e:	f001 f837 	bl	800df80 <vQueueDelete>
            hSemaphore = NULL;
 800cf12:	2300      	movs	r3, #0
 800cf14:	61fb      	str	r3, [r7, #28]
 800cf16:	e010      	b.n	800cf3a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800cf18:	69bb      	ldr	r3, [r7, #24]
 800cf1a:	2b01      	cmp	r3, #1
 800cf1c:	d108      	bne.n	800cf30 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	689b      	ldr	r3, [r3, #8]
 800cf22:	461a      	mov	r2, r3
 800cf24:	68b9      	ldr	r1, [r7, #8]
 800cf26:	68f8      	ldr	r0, [r7, #12]
 800cf28:	f000 fb2d 	bl	800d586 <xQueueCreateCountingSemaphoreStatic>
 800cf2c:	61f8      	str	r0, [r7, #28]
 800cf2e:	e004      	b.n	800cf3a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800cf30:	68b9      	ldr	r1, [r7, #8]
 800cf32:	68f8      	ldr	r0, [r7, #12]
 800cf34:	f000 fb5e 	bl	800d5f4 <xQueueCreateCountingSemaphore>
 800cf38:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800cf3a:	69fb      	ldr	r3, [r7, #28]
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d00c      	beq.n	800cf5a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d003      	beq.n	800cf4e <osSemaphoreNew+0xfc>
          name = attr->name;
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	617b      	str	r3, [r7, #20]
 800cf4c:	e001      	b.n	800cf52 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800cf4e:	2300      	movs	r3, #0
 800cf50:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800cf52:	6979      	ldr	r1, [r7, #20]
 800cf54:	69f8      	ldr	r0, [r7, #28]
 800cf56:	f001 f95f 	bl	800e218 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800cf5a:	69fb      	ldr	r3, [r7, #28]
}
 800cf5c:	4618      	mov	r0, r3
 800cf5e:	3720      	adds	r7, #32
 800cf60:	46bd      	mov	sp, r7
 800cf62:	bd80      	pop	{r7, pc}

0800cf64 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b086      	sub	sp, #24
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	6078      	str	r0, [r7, #4]
 800cf6c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800cf72:	2300      	movs	r3, #0
 800cf74:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800cf76:	693b      	ldr	r3, [r7, #16]
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d103      	bne.n	800cf84 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800cf7c:	f06f 0303 	mvn.w	r3, #3
 800cf80:	617b      	str	r3, [r7, #20]
 800cf82:	e039      	b.n	800cff8 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cf84:	f3ef 8305 	mrs	r3, IPSR
 800cf88:	60fb      	str	r3, [r7, #12]
  return(result);
 800cf8a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d022      	beq.n	800cfd6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800cf90:	683b      	ldr	r3, [r7, #0]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d003      	beq.n	800cf9e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800cf96:	f06f 0303 	mvn.w	r3, #3
 800cf9a:	617b      	str	r3, [r7, #20]
 800cf9c:	e02c      	b.n	800cff8 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800cf9e:	2300      	movs	r3, #0
 800cfa0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800cfa2:	f107 0308 	add.w	r3, r7, #8
 800cfa6:	461a      	mov	r2, r3
 800cfa8:	2100      	movs	r1, #0
 800cfaa:	6938      	ldr	r0, [r7, #16]
 800cfac:	f000 ff68 	bl	800de80 <xQueueReceiveFromISR>
 800cfb0:	4603      	mov	r3, r0
 800cfb2:	2b01      	cmp	r3, #1
 800cfb4:	d003      	beq.n	800cfbe <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800cfb6:	f06f 0302 	mvn.w	r3, #2
 800cfba:	617b      	str	r3, [r7, #20]
 800cfbc:	e01c      	b.n	800cff8 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800cfbe:	68bb      	ldr	r3, [r7, #8]
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d019      	beq.n	800cff8 <osSemaphoreAcquire+0x94>
 800cfc4:	4b0f      	ldr	r3, [pc, #60]	; (800d004 <osSemaphoreAcquire+0xa0>)
 800cfc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cfca:	601a      	str	r2, [r3, #0]
 800cfcc:	f3bf 8f4f 	dsb	sy
 800cfd0:	f3bf 8f6f 	isb	sy
 800cfd4:	e010      	b.n	800cff8 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800cfd6:	6839      	ldr	r1, [r7, #0]
 800cfd8:	6938      	ldr	r0, [r7, #16]
 800cfda:	f000 fe45 	bl	800dc68 <xQueueSemaphoreTake>
 800cfde:	4603      	mov	r3, r0
 800cfe0:	2b01      	cmp	r3, #1
 800cfe2:	d009      	beq.n	800cff8 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800cfe4:	683b      	ldr	r3, [r7, #0]
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d003      	beq.n	800cff2 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800cfea:	f06f 0301 	mvn.w	r3, #1
 800cfee:	617b      	str	r3, [r7, #20]
 800cff0:	e002      	b.n	800cff8 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800cff2:	f06f 0302 	mvn.w	r3, #2
 800cff6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800cff8:	697b      	ldr	r3, [r7, #20]
}
 800cffa:	4618      	mov	r0, r3
 800cffc:	3718      	adds	r7, #24
 800cffe:	46bd      	mov	sp, r7
 800d000:	bd80      	pop	{r7, pc}
 800d002:	bf00      	nop
 800d004:	e000ed04 	.word	0xe000ed04

0800d008 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800d008:	b580      	push	{r7, lr}
 800d00a:	b086      	sub	sp, #24
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800d014:	2300      	movs	r3, #0
 800d016:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800d018:	693b      	ldr	r3, [r7, #16]
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d103      	bne.n	800d026 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800d01e:	f06f 0303 	mvn.w	r3, #3
 800d022:	617b      	str	r3, [r7, #20]
 800d024:	e02c      	b.n	800d080 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d026:	f3ef 8305 	mrs	r3, IPSR
 800d02a:	60fb      	str	r3, [r7, #12]
  return(result);
 800d02c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d01a      	beq.n	800d068 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800d032:	2300      	movs	r3, #0
 800d034:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800d036:	f107 0308 	add.w	r3, r7, #8
 800d03a:	4619      	mov	r1, r3
 800d03c:	6938      	ldr	r0, [r7, #16]
 800d03e:	f000 fca6 	bl	800d98e <xQueueGiveFromISR>
 800d042:	4603      	mov	r3, r0
 800d044:	2b01      	cmp	r3, #1
 800d046:	d003      	beq.n	800d050 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800d048:	f06f 0302 	mvn.w	r3, #2
 800d04c:	617b      	str	r3, [r7, #20]
 800d04e:	e017      	b.n	800d080 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800d050:	68bb      	ldr	r3, [r7, #8]
 800d052:	2b00      	cmp	r3, #0
 800d054:	d014      	beq.n	800d080 <osSemaphoreRelease+0x78>
 800d056:	4b0d      	ldr	r3, [pc, #52]	; (800d08c <osSemaphoreRelease+0x84>)
 800d058:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d05c:	601a      	str	r2, [r3, #0]
 800d05e:	f3bf 8f4f 	dsb	sy
 800d062:	f3bf 8f6f 	isb	sy
 800d066:	e00b      	b.n	800d080 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800d068:	2300      	movs	r3, #0
 800d06a:	2200      	movs	r2, #0
 800d06c:	2100      	movs	r1, #0
 800d06e:	6938      	ldr	r0, [r7, #16]
 800d070:	f000 faf4 	bl	800d65c <xQueueGenericSend>
 800d074:	4603      	mov	r3, r0
 800d076:	2b01      	cmp	r3, #1
 800d078:	d002      	beq.n	800d080 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800d07a:	f06f 0302 	mvn.w	r3, #2
 800d07e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800d080:	697b      	ldr	r3, [r7, #20]
}
 800d082:	4618      	mov	r0, r3
 800d084:	3718      	adds	r7, #24
 800d086:	46bd      	mov	sp, r7
 800d088:	bd80      	pop	{r7, pc}
 800d08a:	bf00      	nop
 800d08c:	e000ed04 	.word	0xe000ed04

0800d090 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 800d090:	b580      	push	{r7, lr}
 800d092:	b086      	sub	sp, #24
 800d094:	af00      	add	r7, sp, #0
 800d096:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d09c:	f3ef 8305 	mrs	r3, IPSR
 800d0a0:	60fb      	str	r3, [r7, #12]
  return(result);
 800d0a2:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d003      	beq.n	800d0b0 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 800d0a8:	f06f 0305 	mvn.w	r3, #5
 800d0ac:	617b      	str	r3, [r7, #20]
 800d0ae:	e00e      	b.n	800d0ce <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 800d0b0:	693b      	ldr	r3, [r7, #16]
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d103      	bne.n	800d0be <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 800d0b6:	f06f 0303 	mvn.w	r3, #3
 800d0ba:	617b      	str	r3, [r7, #20]
 800d0bc:	e007      	b.n	800d0ce <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 800d0be:	6938      	ldr	r0, [r7, #16]
 800d0c0:	f001 f8d4 	bl	800e26c <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 800d0c4:	2300      	movs	r3, #0
 800d0c6:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 800d0c8:	6938      	ldr	r0, [r7, #16]
 800d0ca:	f000 ff59 	bl	800df80 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800d0ce:	697b      	ldr	r3, [r7, #20]
}
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	3718      	adds	r7, #24
 800d0d4:	46bd      	mov	sp, r7
 800d0d6:	bd80      	pop	{r7, pc}

0800d0d8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800d0d8:	b480      	push	{r7}
 800d0da:	b085      	sub	sp, #20
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	60f8      	str	r0, [r7, #12]
 800d0e0:	60b9      	str	r1, [r7, #8]
 800d0e2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	4a07      	ldr	r2, [pc, #28]	; (800d104 <vApplicationGetIdleTaskMemory+0x2c>)
 800d0e8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800d0ea:	68bb      	ldr	r3, [r7, #8]
 800d0ec:	4a06      	ldr	r2, [pc, #24]	; (800d108 <vApplicationGetIdleTaskMemory+0x30>)
 800d0ee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	2280      	movs	r2, #128	; 0x80
 800d0f4:	601a      	str	r2, [r3, #0]
}
 800d0f6:	bf00      	nop
 800d0f8:	3714      	adds	r7, #20
 800d0fa:	46bd      	mov	sp, r7
 800d0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d100:	4770      	bx	lr
 800d102:	bf00      	nop
 800d104:	20002ad8 	.word	0x20002ad8
 800d108:	20002b88 	.word	0x20002b88

0800d10c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800d10c:	b480      	push	{r7}
 800d10e:	b085      	sub	sp, #20
 800d110:	af00      	add	r7, sp, #0
 800d112:	60f8      	str	r0, [r7, #12]
 800d114:	60b9      	str	r1, [r7, #8]
 800d116:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	4a07      	ldr	r2, [pc, #28]	; (800d138 <vApplicationGetTimerTaskMemory+0x2c>)
 800d11c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800d11e:	68bb      	ldr	r3, [r7, #8]
 800d120:	4a06      	ldr	r2, [pc, #24]	; (800d13c <vApplicationGetTimerTaskMemory+0x30>)
 800d122:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d12a:	601a      	str	r2, [r3, #0]
}
 800d12c:	bf00      	nop
 800d12e:	3714      	adds	r7, #20
 800d130:	46bd      	mov	sp, r7
 800d132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d136:	4770      	bx	lr
 800d138:	20002d88 	.word	0x20002d88
 800d13c:	20002e38 	.word	0x20002e38

0800d140 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d140:	b480      	push	{r7}
 800d142:	b083      	sub	sp, #12
 800d144:	af00      	add	r7, sp, #0
 800d146:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	f103 0208 	add.w	r2, r3, #8
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	f04f 32ff 	mov.w	r2, #4294967295
 800d158:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	f103 0208 	add.w	r2, r3, #8
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	f103 0208 	add.w	r2, r3, #8
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	2200      	movs	r2, #0
 800d172:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d174:	bf00      	nop
 800d176:	370c      	adds	r7, #12
 800d178:	46bd      	mov	sp, r7
 800d17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d17e:	4770      	bx	lr

0800d180 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d180:	b480      	push	{r7}
 800d182:	b083      	sub	sp, #12
 800d184:	af00      	add	r7, sp, #0
 800d186:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	2200      	movs	r2, #0
 800d18c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d18e:	bf00      	nop
 800d190:	370c      	adds	r7, #12
 800d192:	46bd      	mov	sp, r7
 800d194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d198:	4770      	bx	lr

0800d19a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d19a:	b480      	push	{r7}
 800d19c:	b085      	sub	sp, #20
 800d19e:	af00      	add	r7, sp, #0
 800d1a0:	6078      	str	r0, [r7, #4]
 800d1a2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	685b      	ldr	r3, [r3, #4]
 800d1a8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d1aa:	683b      	ldr	r3, [r7, #0]
 800d1ac:	68fa      	ldr	r2, [r7, #12]
 800d1ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	689a      	ldr	r2, [r3, #8]
 800d1b4:	683b      	ldr	r3, [r7, #0]
 800d1b6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	689b      	ldr	r3, [r3, #8]
 800d1bc:	683a      	ldr	r2, [r7, #0]
 800d1be:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	683a      	ldr	r2, [r7, #0]
 800d1c4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d1c6:	683b      	ldr	r3, [r7, #0]
 800d1c8:	687a      	ldr	r2, [r7, #4]
 800d1ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	1c5a      	adds	r2, r3, #1
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	601a      	str	r2, [r3, #0]
}
 800d1d6:	bf00      	nop
 800d1d8:	3714      	adds	r7, #20
 800d1da:	46bd      	mov	sp, r7
 800d1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e0:	4770      	bx	lr

0800d1e2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d1e2:	b480      	push	{r7}
 800d1e4:	b085      	sub	sp, #20
 800d1e6:	af00      	add	r7, sp, #0
 800d1e8:	6078      	str	r0, [r7, #4]
 800d1ea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d1ec:	683b      	ldr	r3, [r7, #0]
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d1f2:	68bb      	ldr	r3, [r7, #8]
 800d1f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1f8:	d103      	bne.n	800d202 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	691b      	ldr	r3, [r3, #16]
 800d1fe:	60fb      	str	r3, [r7, #12]
 800d200:	e00c      	b.n	800d21c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	3308      	adds	r3, #8
 800d206:	60fb      	str	r3, [r7, #12]
 800d208:	e002      	b.n	800d210 <vListInsert+0x2e>
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	685b      	ldr	r3, [r3, #4]
 800d20e:	60fb      	str	r3, [r7, #12]
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	685b      	ldr	r3, [r3, #4]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	68ba      	ldr	r2, [r7, #8]
 800d218:	429a      	cmp	r2, r3
 800d21a:	d2f6      	bcs.n	800d20a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	685a      	ldr	r2, [r3, #4]
 800d220:	683b      	ldr	r3, [r7, #0]
 800d222:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d224:	683b      	ldr	r3, [r7, #0]
 800d226:	685b      	ldr	r3, [r3, #4]
 800d228:	683a      	ldr	r2, [r7, #0]
 800d22a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d22c:	683b      	ldr	r3, [r7, #0]
 800d22e:	68fa      	ldr	r2, [r7, #12]
 800d230:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	683a      	ldr	r2, [r7, #0]
 800d236:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d238:	683b      	ldr	r3, [r7, #0]
 800d23a:	687a      	ldr	r2, [r7, #4]
 800d23c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	1c5a      	adds	r2, r3, #1
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	601a      	str	r2, [r3, #0]
}
 800d248:	bf00      	nop
 800d24a:	3714      	adds	r7, #20
 800d24c:	46bd      	mov	sp, r7
 800d24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d252:	4770      	bx	lr

0800d254 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d254:	b480      	push	{r7}
 800d256:	b085      	sub	sp, #20
 800d258:	af00      	add	r7, sp, #0
 800d25a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	691b      	ldr	r3, [r3, #16]
 800d260:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	685b      	ldr	r3, [r3, #4]
 800d266:	687a      	ldr	r2, [r7, #4]
 800d268:	6892      	ldr	r2, [r2, #8]
 800d26a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	689b      	ldr	r3, [r3, #8]
 800d270:	687a      	ldr	r2, [r7, #4]
 800d272:	6852      	ldr	r2, [r2, #4]
 800d274:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	685b      	ldr	r3, [r3, #4]
 800d27a:	687a      	ldr	r2, [r7, #4]
 800d27c:	429a      	cmp	r2, r3
 800d27e:	d103      	bne.n	800d288 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	689a      	ldr	r2, [r3, #8]
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	2200      	movs	r2, #0
 800d28c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	1e5a      	subs	r2, r3, #1
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	681b      	ldr	r3, [r3, #0]
}
 800d29c:	4618      	mov	r0, r3
 800d29e:	3714      	adds	r7, #20
 800d2a0:	46bd      	mov	sp, r7
 800d2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a6:	4770      	bx	lr

0800d2a8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d2a8:	b580      	push	{r7, lr}
 800d2aa:	b084      	sub	sp, #16
 800d2ac:	af00      	add	r7, sp, #0
 800d2ae:	6078      	str	r0, [r7, #4]
 800d2b0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d10a      	bne.n	800d2d2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d2bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2c0:	f383 8811 	msr	BASEPRI, r3
 800d2c4:	f3bf 8f6f 	isb	sy
 800d2c8:	f3bf 8f4f 	dsb	sy
 800d2cc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d2ce:	bf00      	nop
 800d2d0:	e7fe      	b.n	800d2d0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d2d2:	f002 fd4f 	bl	800fd74 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	681a      	ldr	r2, [r3, #0]
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d2de:	68f9      	ldr	r1, [r7, #12]
 800d2e0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d2e2:	fb01 f303 	mul.w	r3, r1, r3
 800d2e6:	441a      	add	r2, r3
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	2200      	movs	r2, #0
 800d2f0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	681a      	ldr	r2, [r3, #0]
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	681a      	ldr	r2, [r3, #0]
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d302:	3b01      	subs	r3, #1
 800d304:	68f9      	ldr	r1, [r7, #12]
 800d306:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d308:	fb01 f303 	mul.w	r3, r1, r3
 800d30c:	441a      	add	r2, r3
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	22ff      	movs	r2, #255	; 0xff
 800d316:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	22ff      	movs	r2, #255	; 0xff
 800d31e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800d322:	683b      	ldr	r3, [r7, #0]
 800d324:	2b00      	cmp	r3, #0
 800d326:	d114      	bne.n	800d352 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	691b      	ldr	r3, [r3, #16]
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d01a      	beq.n	800d366 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	3310      	adds	r3, #16
 800d334:	4618      	mov	r0, r3
 800d336:	f001 fcd9 	bl	800ecec <xTaskRemoveFromEventList>
 800d33a:	4603      	mov	r3, r0
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d012      	beq.n	800d366 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d340:	4b0c      	ldr	r3, [pc, #48]	; (800d374 <xQueueGenericReset+0xcc>)
 800d342:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d346:	601a      	str	r2, [r3, #0]
 800d348:	f3bf 8f4f 	dsb	sy
 800d34c:	f3bf 8f6f 	isb	sy
 800d350:	e009      	b.n	800d366 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	3310      	adds	r3, #16
 800d356:	4618      	mov	r0, r3
 800d358:	f7ff fef2 	bl	800d140 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	3324      	adds	r3, #36	; 0x24
 800d360:	4618      	mov	r0, r3
 800d362:	f7ff feed 	bl	800d140 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d366:	f002 fd35 	bl	800fdd4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d36a:	2301      	movs	r3, #1
}
 800d36c:	4618      	mov	r0, r3
 800d36e:	3710      	adds	r7, #16
 800d370:	46bd      	mov	sp, r7
 800d372:	bd80      	pop	{r7, pc}
 800d374:	e000ed04 	.word	0xe000ed04

0800d378 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d378:	b580      	push	{r7, lr}
 800d37a:	b08e      	sub	sp, #56	; 0x38
 800d37c:	af02      	add	r7, sp, #8
 800d37e:	60f8      	str	r0, [r7, #12]
 800d380:	60b9      	str	r1, [r7, #8]
 800d382:	607a      	str	r2, [r7, #4]
 800d384:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d10a      	bne.n	800d3a2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800d38c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d390:	f383 8811 	msr	BASEPRI, r3
 800d394:	f3bf 8f6f 	isb	sy
 800d398:	f3bf 8f4f 	dsb	sy
 800d39c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d39e:	bf00      	nop
 800d3a0:	e7fe      	b.n	800d3a0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d3a2:	683b      	ldr	r3, [r7, #0]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d10a      	bne.n	800d3be <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800d3a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3ac:	f383 8811 	msr	BASEPRI, r3
 800d3b0:	f3bf 8f6f 	isb	sy
 800d3b4:	f3bf 8f4f 	dsb	sy
 800d3b8:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d3ba:	bf00      	nop
 800d3bc:	e7fe      	b.n	800d3bc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d002      	beq.n	800d3ca <xQueueGenericCreateStatic+0x52>
 800d3c4:	68bb      	ldr	r3, [r7, #8]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d001      	beq.n	800d3ce <xQueueGenericCreateStatic+0x56>
 800d3ca:	2301      	movs	r3, #1
 800d3cc:	e000      	b.n	800d3d0 <xQueueGenericCreateStatic+0x58>
 800d3ce:	2300      	movs	r3, #0
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d10a      	bne.n	800d3ea <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800d3d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3d8:	f383 8811 	msr	BASEPRI, r3
 800d3dc:	f3bf 8f6f 	isb	sy
 800d3e0:	f3bf 8f4f 	dsb	sy
 800d3e4:	623b      	str	r3, [r7, #32]
}
 800d3e6:	bf00      	nop
 800d3e8:	e7fe      	b.n	800d3e8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d102      	bne.n	800d3f6 <xQueueGenericCreateStatic+0x7e>
 800d3f0:	68bb      	ldr	r3, [r7, #8]
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d101      	bne.n	800d3fa <xQueueGenericCreateStatic+0x82>
 800d3f6:	2301      	movs	r3, #1
 800d3f8:	e000      	b.n	800d3fc <xQueueGenericCreateStatic+0x84>
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d10a      	bne.n	800d416 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800d400:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d404:	f383 8811 	msr	BASEPRI, r3
 800d408:	f3bf 8f6f 	isb	sy
 800d40c:	f3bf 8f4f 	dsb	sy
 800d410:	61fb      	str	r3, [r7, #28]
}
 800d412:	bf00      	nop
 800d414:	e7fe      	b.n	800d414 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d416:	2350      	movs	r3, #80	; 0x50
 800d418:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d41a:	697b      	ldr	r3, [r7, #20]
 800d41c:	2b50      	cmp	r3, #80	; 0x50
 800d41e:	d00a      	beq.n	800d436 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800d420:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d424:	f383 8811 	msr	BASEPRI, r3
 800d428:	f3bf 8f6f 	isb	sy
 800d42c:	f3bf 8f4f 	dsb	sy
 800d430:	61bb      	str	r3, [r7, #24]
}
 800d432:	bf00      	nop
 800d434:	e7fe      	b.n	800d434 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d436:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d438:	683b      	ldr	r3, [r7, #0]
 800d43a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800d43c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d00d      	beq.n	800d45e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d444:	2201      	movs	r2, #1
 800d446:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d44a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800d44e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d450:	9300      	str	r3, [sp, #0]
 800d452:	4613      	mov	r3, r2
 800d454:	687a      	ldr	r2, [r7, #4]
 800d456:	68b9      	ldr	r1, [r7, #8]
 800d458:	68f8      	ldr	r0, [r7, #12]
 800d45a:	f000 f83f 	bl	800d4dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d45e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800d460:	4618      	mov	r0, r3
 800d462:	3730      	adds	r7, #48	; 0x30
 800d464:	46bd      	mov	sp, r7
 800d466:	bd80      	pop	{r7, pc}

0800d468 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d468:	b580      	push	{r7, lr}
 800d46a:	b08a      	sub	sp, #40	; 0x28
 800d46c:	af02      	add	r7, sp, #8
 800d46e:	60f8      	str	r0, [r7, #12]
 800d470:	60b9      	str	r1, [r7, #8]
 800d472:	4613      	mov	r3, r2
 800d474:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d10a      	bne.n	800d492 <xQueueGenericCreate+0x2a>
	__asm volatile
 800d47c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d480:	f383 8811 	msr	BASEPRI, r3
 800d484:	f3bf 8f6f 	isb	sy
 800d488:	f3bf 8f4f 	dsb	sy
 800d48c:	613b      	str	r3, [r7, #16]
}
 800d48e:	bf00      	nop
 800d490:	e7fe      	b.n	800d490 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	68ba      	ldr	r2, [r7, #8]
 800d496:	fb02 f303 	mul.w	r3, r2, r3
 800d49a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800d49c:	69fb      	ldr	r3, [r7, #28]
 800d49e:	3350      	adds	r3, #80	; 0x50
 800d4a0:	4618      	mov	r0, r3
 800d4a2:	f002 fd89 	bl	800ffb8 <pvPortMalloc>
 800d4a6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d4a8:	69bb      	ldr	r3, [r7, #24]
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d011      	beq.n	800d4d2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800d4ae:	69bb      	ldr	r3, [r7, #24]
 800d4b0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d4b2:	697b      	ldr	r3, [r7, #20]
 800d4b4:	3350      	adds	r3, #80	; 0x50
 800d4b6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d4b8:	69bb      	ldr	r3, [r7, #24]
 800d4ba:	2200      	movs	r2, #0
 800d4bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d4c0:	79fa      	ldrb	r2, [r7, #7]
 800d4c2:	69bb      	ldr	r3, [r7, #24]
 800d4c4:	9300      	str	r3, [sp, #0]
 800d4c6:	4613      	mov	r3, r2
 800d4c8:	697a      	ldr	r2, [r7, #20]
 800d4ca:	68b9      	ldr	r1, [r7, #8]
 800d4cc:	68f8      	ldr	r0, [r7, #12]
 800d4ce:	f000 f805 	bl	800d4dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d4d2:	69bb      	ldr	r3, [r7, #24]
	}
 800d4d4:	4618      	mov	r0, r3
 800d4d6:	3720      	adds	r7, #32
 800d4d8:	46bd      	mov	sp, r7
 800d4da:	bd80      	pop	{r7, pc}

0800d4dc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d4dc:	b580      	push	{r7, lr}
 800d4de:	b084      	sub	sp, #16
 800d4e0:	af00      	add	r7, sp, #0
 800d4e2:	60f8      	str	r0, [r7, #12]
 800d4e4:	60b9      	str	r1, [r7, #8]
 800d4e6:	607a      	str	r2, [r7, #4]
 800d4e8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d4ea:	68bb      	ldr	r3, [r7, #8]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d103      	bne.n	800d4f8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d4f0:	69bb      	ldr	r3, [r7, #24]
 800d4f2:	69ba      	ldr	r2, [r7, #24]
 800d4f4:	601a      	str	r2, [r3, #0]
 800d4f6:	e002      	b.n	800d4fe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d4f8:	69bb      	ldr	r3, [r7, #24]
 800d4fa:	687a      	ldr	r2, [r7, #4]
 800d4fc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d4fe:	69bb      	ldr	r3, [r7, #24]
 800d500:	68fa      	ldr	r2, [r7, #12]
 800d502:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d504:	69bb      	ldr	r3, [r7, #24]
 800d506:	68ba      	ldr	r2, [r7, #8]
 800d508:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d50a:	2101      	movs	r1, #1
 800d50c:	69b8      	ldr	r0, [r7, #24]
 800d50e:	f7ff fecb 	bl	800d2a8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d512:	69bb      	ldr	r3, [r7, #24]
 800d514:	78fa      	ldrb	r2, [r7, #3]
 800d516:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d51a:	bf00      	nop
 800d51c:	3710      	adds	r7, #16
 800d51e:	46bd      	mov	sp, r7
 800d520:	bd80      	pop	{r7, pc}

0800d522 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800d522:	b580      	push	{r7, lr}
 800d524:	b082      	sub	sp, #8
 800d526:	af00      	add	r7, sp, #0
 800d528:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d00e      	beq.n	800d54e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	2200      	movs	r2, #0
 800d534:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	2200      	movs	r2, #0
 800d53a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	2200      	movs	r2, #0
 800d540:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800d542:	2300      	movs	r3, #0
 800d544:	2200      	movs	r2, #0
 800d546:	2100      	movs	r1, #0
 800d548:	6878      	ldr	r0, [r7, #4]
 800d54a:	f000 f887 	bl	800d65c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800d54e:	bf00      	nop
 800d550:	3708      	adds	r7, #8
 800d552:	46bd      	mov	sp, r7
 800d554:	bd80      	pop	{r7, pc}

0800d556 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800d556:	b580      	push	{r7, lr}
 800d558:	b086      	sub	sp, #24
 800d55a:	af00      	add	r7, sp, #0
 800d55c:	4603      	mov	r3, r0
 800d55e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d560:	2301      	movs	r3, #1
 800d562:	617b      	str	r3, [r7, #20]
 800d564:	2300      	movs	r3, #0
 800d566:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800d568:	79fb      	ldrb	r3, [r7, #7]
 800d56a:	461a      	mov	r2, r3
 800d56c:	6939      	ldr	r1, [r7, #16]
 800d56e:	6978      	ldr	r0, [r7, #20]
 800d570:	f7ff ff7a 	bl	800d468 <xQueueGenericCreate>
 800d574:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d576:	68f8      	ldr	r0, [r7, #12]
 800d578:	f7ff ffd3 	bl	800d522 <prvInitialiseMutex>

		return xNewQueue;
 800d57c:	68fb      	ldr	r3, [r7, #12]
	}
 800d57e:	4618      	mov	r0, r3
 800d580:	3718      	adds	r7, #24
 800d582:	46bd      	mov	sp, r7
 800d584:	bd80      	pop	{r7, pc}

0800d586 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800d586:	b580      	push	{r7, lr}
 800d588:	b08a      	sub	sp, #40	; 0x28
 800d58a:	af02      	add	r7, sp, #8
 800d58c:	60f8      	str	r0, [r7, #12]
 800d58e:	60b9      	str	r1, [r7, #8]
 800d590:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	2b00      	cmp	r3, #0
 800d596:	d10a      	bne.n	800d5ae <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800d598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d59c:	f383 8811 	msr	BASEPRI, r3
 800d5a0:	f3bf 8f6f 	isb	sy
 800d5a4:	f3bf 8f4f 	dsb	sy
 800d5a8:	61bb      	str	r3, [r7, #24]
}
 800d5aa:	bf00      	nop
 800d5ac:	e7fe      	b.n	800d5ac <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800d5ae:	68ba      	ldr	r2, [r7, #8]
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	429a      	cmp	r2, r3
 800d5b4:	d90a      	bls.n	800d5cc <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800d5b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5ba:	f383 8811 	msr	BASEPRI, r3
 800d5be:	f3bf 8f6f 	isb	sy
 800d5c2:	f3bf 8f4f 	dsb	sy
 800d5c6:	617b      	str	r3, [r7, #20]
}
 800d5c8:	bf00      	nop
 800d5ca:	e7fe      	b.n	800d5ca <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800d5cc:	2302      	movs	r3, #2
 800d5ce:	9300      	str	r3, [sp, #0]
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	2200      	movs	r2, #0
 800d5d4:	2100      	movs	r1, #0
 800d5d6:	68f8      	ldr	r0, [r7, #12]
 800d5d8:	f7ff fece 	bl	800d378 <xQueueGenericCreateStatic>
 800d5dc:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800d5de:	69fb      	ldr	r3, [r7, #28]
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d002      	beq.n	800d5ea <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800d5e4:	69fb      	ldr	r3, [r7, #28]
 800d5e6:	68ba      	ldr	r2, [r7, #8]
 800d5e8:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800d5ea:	69fb      	ldr	r3, [r7, #28]
	}
 800d5ec:	4618      	mov	r0, r3
 800d5ee:	3720      	adds	r7, #32
 800d5f0:	46bd      	mov	sp, r7
 800d5f2:	bd80      	pop	{r7, pc}

0800d5f4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800d5f4:	b580      	push	{r7, lr}
 800d5f6:	b086      	sub	sp, #24
 800d5f8:	af00      	add	r7, sp, #0
 800d5fa:	6078      	str	r0, [r7, #4]
 800d5fc:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	2b00      	cmp	r3, #0
 800d602:	d10a      	bne.n	800d61a <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800d604:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d608:	f383 8811 	msr	BASEPRI, r3
 800d60c:	f3bf 8f6f 	isb	sy
 800d610:	f3bf 8f4f 	dsb	sy
 800d614:	613b      	str	r3, [r7, #16]
}
 800d616:	bf00      	nop
 800d618:	e7fe      	b.n	800d618 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800d61a:	683a      	ldr	r2, [r7, #0]
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	429a      	cmp	r2, r3
 800d620:	d90a      	bls.n	800d638 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800d622:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d626:	f383 8811 	msr	BASEPRI, r3
 800d62a:	f3bf 8f6f 	isb	sy
 800d62e:	f3bf 8f4f 	dsb	sy
 800d632:	60fb      	str	r3, [r7, #12]
}
 800d634:	bf00      	nop
 800d636:	e7fe      	b.n	800d636 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800d638:	2202      	movs	r2, #2
 800d63a:	2100      	movs	r1, #0
 800d63c:	6878      	ldr	r0, [r7, #4]
 800d63e:	f7ff ff13 	bl	800d468 <xQueueGenericCreate>
 800d642:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800d644:	697b      	ldr	r3, [r7, #20]
 800d646:	2b00      	cmp	r3, #0
 800d648:	d002      	beq.n	800d650 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800d64a:	697b      	ldr	r3, [r7, #20]
 800d64c:	683a      	ldr	r2, [r7, #0]
 800d64e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800d650:	697b      	ldr	r3, [r7, #20]
	}
 800d652:	4618      	mov	r0, r3
 800d654:	3718      	adds	r7, #24
 800d656:	46bd      	mov	sp, r7
 800d658:	bd80      	pop	{r7, pc}
	...

0800d65c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d65c:	b580      	push	{r7, lr}
 800d65e:	b08e      	sub	sp, #56	; 0x38
 800d660:	af00      	add	r7, sp, #0
 800d662:	60f8      	str	r0, [r7, #12]
 800d664:	60b9      	str	r1, [r7, #8]
 800d666:	607a      	str	r2, [r7, #4]
 800d668:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d66a:	2300      	movs	r3, #0
 800d66c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d674:	2b00      	cmp	r3, #0
 800d676:	d10a      	bne.n	800d68e <xQueueGenericSend+0x32>
	__asm volatile
 800d678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d67c:	f383 8811 	msr	BASEPRI, r3
 800d680:	f3bf 8f6f 	isb	sy
 800d684:	f3bf 8f4f 	dsb	sy
 800d688:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d68a:	bf00      	nop
 800d68c:	e7fe      	b.n	800d68c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d68e:	68bb      	ldr	r3, [r7, #8]
 800d690:	2b00      	cmp	r3, #0
 800d692:	d103      	bne.n	800d69c <xQueueGenericSend+0x40>
 800d694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d101      	bne.n	800d6a0 <xQueueGenericSend+0x44>
 800d69c:	2301      	movs	r3, #1
 800d69e:	e000      	b.n	800d6a2 <xQueueGenericSend+0x46>
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d10a      	bne.n	800d6bc <xQueueGenericSend+0x60>
	__asm volatile
 800d6a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6aa:	f383 8811 	msr	BASEPRI, r3
 800d6ae:	f3bf 8f6f 	isb	sy
 800d6b2:	f3bf 8f4f 	dsb	sy
 800d6b6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d6b8:	bf00      	nop
 800d6ba:	e7fe      	b.n	800d6ba <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	2b02      	cmp	r3, #2
 800d6c0:	d103      	bne.n	800d6ca <xQueueGenericSend+0x6e>
 800d6c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d6c6:	2b01      	cmp	r3, #1
 800d6c8:	d101      	bne.n	800d6ce <xQueueGenericSend+0x72>
 800d6ca:	2301      	movs	r3, #1
 800d6cc:	e000      	b.n	800d6d0 <xQueueGenericSend+0x74>
 800d6ce:	2300      	movs	r3, #0
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d10a      	bne.n	800d6ea <xQueueGenericSend+0x8e>
	__asm volatile
 800d6d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6d8:	f383 8811 	msr	BASEPRI, r3
 800d6dc:	f3bf 8f6f 	isb	sy
 800d6e0:	f3bf 8f4f 	dsb	sy
 800d6e4:	623b      	str	r3, [r7, #32]
}
 800d6e6:	bf00      	nop
 800d6e8:	e7fe      	b.n	800d6e8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d6ea:	f001 fceb 	bl	800f0c4 <xTaskGetSchedulerState>
 800d6ee:	4603      	mov	r3, r0
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d102      	bne.n	800d6fa <xQueueGenericSend+0x9e>
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d101      	bne.n	800d6fe <xQueueGenericSend+0xa2>
 800d6fa:	2301      	movs	r3, #1
 800d6fc:	e000      	b.n	800d700 <xQueueGenericSend+0xa4>
 800d6fe:	2300      	movs	r3, #0
 800d700:	2b00      	cmp	r3, #0
 800d702:	d10a      	bne.n	800d71a <xQueueGenericSend+0xbe>
	__asm volatile
 800d704:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d708:	f383 8811 	msr	BASEPRI, r3
 800d70c:	f3bf 8f6f 	isb	sy
 800d710:	f3bf 8f4f 	dsb	sy
 800d714:	61fb      	str	r3, [r7, #28]
}
 800d716:	bf00      	nop
 800d718:	e7fe      	b.n	800d718 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d71a:	f002 fb2b 	bl	800fd74 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d71e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d720:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d724:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d726:	429a      	cmp	r2, r3
 800d728:	d302      	bcc.n	800d730 <xQueueGenericSend+0xd4>
 800d72a:	683b      	ldr	r3, [r7, #0]
 800d72c:	2b02      	cmp	r3, #2
 800d72e:	d129      	bne.n	800d784 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d730:	683a      	ldr	r2, [r7, #0]
 800d732:	68b9      	ldr	r1, [r7, #8]
 800d734:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d736:	f000 fc5e 	bl	800dff6 <prvCopyDataToQueue>
 800d73a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d73c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d73e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d740:	2b00      	cmp	r3, #0
 800d742:	d010      	beq.n	800d766 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d746:	3324      	adds	r3, #36	; 0x24
 800d748:	4618      	mov	r0, r3
 800d74a:	f001 facf 	bl	800ecec <xTaskRemoveFromEventList>
 800d74e:	4603      	mov	r3, r0
 800d750:	2b00      	cmp	r3, #0
 800d752:	d013      	beq.n	800d77c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d754:	4b3f      	ldr	r3, [pc, #252]	; (800d854 <xQueueGenericSend+0x1f8>)
 800d756:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d75a:	601a      	str	r2, [r3, #0]
 800d75c:	f3bf 8f4f 	dsb	sy
 800d760:	f3bf 8f6f 	isb	sy
 800d764:	e00a      	b.n	800d77c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d007      	beq.n	800d77c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d76c:	4b39      	ldr	r3, [pc, #228]	; (800d854 <xQueueGenericSend+0x1f8>)
 800d76e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d772:	601a      	str	r2, [r3, #0]
 800d774:	f3bf 8f4f 	dsb	sy
 800d778:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d77c:	f002 fb2a 	bl	800fdd4 <vPortExitCritical>
				return pdPASS;
 800d780:	2301      	movs	r3, #1
 800d782:	e063      	b.n	800d84c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	2b00      	cmp	r3, #0
 800d788:	d103      	bne.n	800d792 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d78a:	f002 fb23 	bl	800fdd4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d78e:	2300      	movs	r3, #0
 800d790:	e05c      	b.n	800d84c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d792:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d794:	2b00      	cmp	r3, #0
 800d796:	d106      	bne.n	800d7a6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d798:	f107 0314 	add.w	r3, r7, #20
 800d79c:	4618      	mov	r0, r3
 800d79e:	f001 fb0b 	bl	800edb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d7a2:	2301      	movs	r3, #1
 800d7a4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d7a6:	f002 fb15 	bl	800fdd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d7aa:	f001 f821 	bl	800e7f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d7ae:	f002 fae1 	bl	800fd74 <vPortEnterCritical>
 800d7b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d7b8:	b25b      	sxtb	r3, r3
 800d7ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7be:	d103      	bne.n	800d7c8 <xQueueGenericSend+0x16c>
 800d7c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d7c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d7ce:	b25b      	sxtb	r3, r3
 800d7d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7d4:	d103      	bne.n	800d7de <xQueueGenericSend+0x182>
 800d7d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7d8:	2200      	movs	r2, #0
 800d7da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d7de:	f002 faf9 	bl	800fdd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d7e2:	1d3a      	adds	r2, r7, #4
 800d7e4:	f107 0314 	add.w	r3, r7, #20
 800d7e8:	4611      	mov	r1, r2
 800d7ea:	4618      	mov	r0, r3
 800d7ec:	f001 fafa 	bl	800ede4 <xTaskCheckForTimeOut>
 800d7f0:	4603      	mov	r3, r0
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d124      	bne.n	800d840 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d7f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d7f8:	f000 fcf5 	bl	800e1e6 <prvIsQueueFull>
 800d7fc:	4603      	mov	r3, r0
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d018      	beq.n	800d834 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d804:	3310      	adds	r3, #16
 800d806:	687a      	ldr	r2, [r7, #4]
 800d808:	4611      	mov	r1, r2
 800d80a:	4618      	mov	r0, r3
 800d80c:	f001 fa1e 	bl	800ec4c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d810:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d812:	f000 fc80 	bl	800e116 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d816:	f001 f831 	bl	800e87c <xTaskResumeAll>
 800d81a:	4603      	mov	r3, r0
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	f47f af7c 	bne.w	800d71a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800d822:	4b0c      	ldr	r3, [pc, #48]	; (800d854 <xQueueGenericSend+0x1f8>)
 800d824:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d828:	601a      	str	r2, [r3, #0]
 800d82a:	f3bf 8f4f 	dsb	sy
 800d82e:	f3bf 8f6f 	isb	sy
 800d832:	e772      	b.n	800d71a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d834:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d836:	f000 fc6e 	bl	800e116 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d83a:	f001 f81f 	bl	800e87c <xTaskResumeAll>
 800d83e:	e76c      	b.n	800d71a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d840:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d842:	f000 fc68 	bl	800e116 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d846:	f001 f819 	bl	800e87c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d84a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d84c:	4618      	mov	r0, r3
 800d84e:	3738      	adds	r7, #56	; 0x38
 800d850:	46bd      	mov	sp, r7
 800d852:	bd80      	pop	{r7, pc}
 800d854:	e000ed04 	.word	0xe000ed04

0800d858 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d858:	b580      	push	{r7, lr}
 800d85a:	b090      	sub	sp, #64	; 0x40
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	60f8      	str	r0, [r7, #12]
 800d860:	60b9      	str	r1, [r7, #8]
 800d862:	607a      	str	r2, [r7, #4]
 800d864:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800d86a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d10a      	bne.n	800d886 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800d870:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d874:	f383 8811 	msr	BASEPRI, r3
 800d878:	f3bf 8f6f 	isb	sy
 800d87c:	f3bf 8f4f 	dsb	sy
 800d880:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d882:	bf00      	nop
 800d884:	e7fe      	b.n	800d884 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d886:	68bb      	ldr	r3, [r7, #8]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d103      	bne.n	800d894 <xQueueGenericSendFromISR+0x3c>
 800d88c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d88e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d890:	2b00      	cmp	r3, #0
 800d892:	d101      	bne.n	800d898 <xQueueGenericSendFromISR+0x40>
 800d894:	2301      	movs	r3, #1
 800d896:	e000      	b.n	800d89a <xQueueGenericSendFromISR+0x42>
 800d898:	2300      	movs	r3, #0
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d10a      	bne.n	800d8b4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800d89e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8a2:	f383 8811 	msr	BASEPRI, r3
 800d8a6:	f3bf 8f6f 	isb	sy
 800d8aa:	f3bf 8f4f 	dsb	sy
 800d8ae:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d8b0:	bf00      	nop
 800d8b2:	e7fe      	b.n	800d8b2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d8b4:	683b      	ldr	r3, [r7, #0]
 800d8b6:	2b02      	cmp	r3, #2
 800d8b8:	d103      	bne.n	800d8c2 <xQueueGenericSendFromISR+0x6a>
 800d8ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d8be:	2b01      	cmp	r3, #1
 800d8c0:	d101      	bne.n	800d8c6 <xQueueGenericSendFromISR+0x6e>
 800d8c2:	2301      	movs	r3, #1
 800d8c4:	e000      	b.n	800d8c8 <xQueueGenericSendFromISR+0x70>
 800d8c6:	2300      	movs	r3, #0
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d10a      	bne.n	800d8e2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800d8cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8d0:	f383 8811 	msr	BASEPRI, r3
 800d8d4:	f3bf 8f6f 	isb	sy
 800d8d8:	f3bf 8f4f 	dsb	sy
 800d8dc:	623b      	str	r3, [r7, #32]
}
 800d8de:	bf00      	nop
 800d8e0:	e7fe      	b.n	800d8e0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d8e2:	f002 fb29 	bl	800ff38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d8e6:	f3ef 8211 	mrs	r2, BASEPRI
 800d8ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8ee:	f383 8811 	msr	BASEPRI, r3
 800d8f2:	f3bf 8f6f 	isb	sy
 800d8f6:	f3bf 8f4f 	dsb	sy
 800d8fa:	61fa      	str	r2, [r7, #28]
 800d8fc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d8fe:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d900:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d904:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d90a:	429a      	cmp	r2, r3
 800d90c:	d302      	bcc.n	800d914 <xQueueGenericSendFromISR+0xbc>
 800d90e:	683b      	ldr	r3, [r7, #0]
 800d910:	2b02      	cmp	r3, #2
 800d912:	d12f      	bne.n	800d974 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d914:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d916:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d91a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d91e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d922:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d924:	683a      	ldr	r2, [r7, #0]
 800d926:	68b9      	ldr	r1, [r7, #8]
 800d928:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d92a:	f000 fb64 	bl	800dff6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d92e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800d932:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d936:	d112      	bne.n	800d95e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d938:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d93a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d016      	beq.n	800d96e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d942:	3324      	adds	r3, #36	; 0x24
 800d944:	4618      	mov	r0, r3
 800d946:	f001 f9d1 	bl	800ecec <xTaskRemoveFromEventList>
 800d94a:	4603      	mov	r3, r0
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d00e      	beq.n	800d96e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	2b00      	cmp	r3, #0
 800d954:	d00b      	beq.n	800d96e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	2201      	movs	r2, #1
 800d95a:	601a      	str	r2, [r3, #0]
 800d95c:	e007      	b.n	800d96e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d95e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d962:	3301      	adds	r3, #1
 800d964:	b2db      	uxtb	r3, r3
 800d966:	b25a      	sxtb	r2, r3
 800d968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d96a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800d96e:	2301      	movs	r3, #1
 800d970:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800d972:	e001      	b.n	800d978 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d974:	2300      	movs	r3, #0
 800d976:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d978:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d97a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d97c:	697b      	ldr	r3, [r7, #20]
 800d97e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d982:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d984:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800d986:	4618      	mov	r0, r3
 800d988:	3740      	adds	r7, #64	; 0x40
 800d98a:	46bd      	mov	sp, r7
 800d98c:	bd80      	pop	{r7, pc}

0800d98e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d98e:	b580      	push	{r7, lr}
 800d990:	b08e      	sub	sp, #56	; 0x38
 800d992:	af00      	add	r7, sp, #0
 800d994:	6078      	str	r0, [r7, #4]
 800d996:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800d99c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d10a      	bne.n	800d9b8 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800d9a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9a6:	f383 8811 	msr	BASEPRI, r3
 800d9aa:	f3bf 8f6f 	isb	sy
 800d9ae:	f3bf 8f4f 	dsb	sy
 800d9b2:	623b      	str	r3, [r7, #32]
}
 800d9b4:	bf00      	nop
 800d9b6:	e7fe      	b.n	800d9b6 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d9b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d00a      	beq.n	800d9d6 <xQueueGiveFromISR+0x48>
	__asm volatile
 800d9c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9c4:	f383 8811 	msr	BASEPRI, r3
 800d9c8:	f3bf 8f6f 	isb	sy
 800d9cc:	f3bf 8f4f 	dsb	sy
 800d9d0:	61fb      	str	r3, [r7, #28]
}
 800d9d2:	bf00      	nop
 800d9d4:	e7fe      	b.n	800d9d4 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800d9d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d103      	bne.n	800d9e6 <xQueueGiveFromISR+0x58>
 800d9de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9e0:	689b      	ldr	r3, [r3, #8]
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d101      	bne.n	800d9ea <xQueueGiveFromISR+0x5c>
 800d9e6:	2301      	movs	r3, #1
 800d9e8:	e000      	b.n	800d9ec <xQueueGiveFromISR+0x5e>
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d10a      	bne.n	800da06 <xQueueGiveFromISR+0x78>
	__asm volatile
 800d9f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9f4:	f383 8811 	msr	BASEPRI, r3
 800d9f8:	f3bf 8f6f 	isb	sy
 800d9fc:	f3bf 8f4f 	dsb	sy
 800da00:	61bb      	str	r3, [r7, #24]
}
 800da02:	bf00      	nop
 800da04:	e7fe      	b.n	800da04 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800da06:	f002 fa97 	bl	800ff38 <vPortValidateInterruptPriority>
	__asm volatile
 800da0a:	f3ef 8211 	mrs	r2, BASEPRI
 800da0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da12:	f383 8811 	msr	BASEPRI, r3
 800da16:	f3bf 8f6f 	isb	sy
 800da1a:	f3bf 8f4f 	dsb	sy
 800da1e:	617a      	str	r2, [r7, #20]
 800da20:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800da22:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800da24:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800da26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da2a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800da2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800da30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800da32:	429a      	cmp	r2, r3
 800da34:	d22b      	bcs.n	800da8e <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800da36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da38:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800da3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800da40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da42:	1c5a      	adds	r2, r3, #1
 800da44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da46:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800da48:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800da4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da50:	d112      	bne.n	800da78 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800da52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da56:	2b00      	cmp	r3, #0
 800da58:	d016      	beq.n	800da88 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800da5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da5c:	3324      	adds	r3, #36	; 0x24
 800da5e:	4618      	mov	r0, r3
 800da60:	f001 f944 	bl	800ecec <xTaskRemoveFromEventList>
 800da64:	4603      	mov	r3, r0
 800da66:	2b00      	cmp	r3, #0
 800da68:	d00e      	beq.n	800da88 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800da6a:	683b      	ldr	r3, [r7, #0]
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d00b      	beq.n	800da88 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800da70:	683b      	ldr	r3, [r7, #0]
 800da72:	2201      	movs	r2, #1
 800da74:	601a      	str	r2, [r3, #0]
 800da76:	e007      	b.n	800da88 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800da78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800da7c:	3301      	adds	r3, #1
 800da7e:	b2db      	uxtb	r3, r3
 800da80:	b25a      	sxtb	r2, r3
 800da82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800da88:	2301      	movs	r3, #1
 800da8a:	637b      	str	r3, [r7, #52]	; 0x34
 800da8c:	e001      	b.n	800da92 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800da8e:	2300      	movs	r3, #0
 800da90:	637b      	str	r3, [r7, #52]	; 0x34
 800da92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da94:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	f383 8811 	msr	BASEPRI, r3
}
 800da9c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800da9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800daa0:	4618      	mov	r0, r3
 800daa2:	3738      	adds	r7, #56	; 0x38
 800daa4:	46bd      	mov	sp, r7
 800daa6:	bd80      	pop	{r7, pc}

0800daa8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800daa8:	b580      	push	{r7, lr}
 800daaa:	b08c      	sub	sp, #48	; 0x30
 800daac:	af00      	add	r7, sp, #0
 800daae:	60f8      	str	r0, [r7, #12]
 800dab0:	60b9      	str	r1, [r7, #8]
 800dab2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800dab4:	2300      	movs	r3, #0
 800dab6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800dabc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d10a      	bne.n	800dad8 <xQueueReceive+0x30>
	__asm volatile
 800dac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dac6:	f383 8811 	msr	BASEPRI, r3
 800daca:	f3bf 8f6f 	isb	sy
 800dace:	f3bf 8f4f 	dsb	sy
 800dad2:	623b      	str	r3, [r7, #32]
}
 800dad4:	bf00      	nop
 800dad6:	e7fe      	b.n	800dad6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800dad8:	68bb      	ldr	r3, [r7, #8]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d103      	bne.n	800dae6 <xQueueReceive+0x3e>
 800dade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d101      	bne.n	800daea <xQueueReceive+0x42>
 800dae6:	2301      	movs	r3, #1
 800dae8:	e000      	b.n	800daec <xQueueReceive+0x44>
 800daea:	2300      	movs	r3, #0
 800daec:	2b00      	cmp	r3, #0
 800daee:	d10a      	bne.n	800db06 <xQueueReceive+0x5e>
	__asm volatile
 800daf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800daf4:	f383 8811 	msr	BASEPRI, r3
 800daf8:	f3bf 8f6f 	isb	sy
 800dafc:	f3bf 8f4f 	dsb	sy
 800db00:	61fb      	str	r3, [r7, #28]
}
 800db02:	bf00      	nop
 800db04:	e7fe      	b.n	800db04 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800db06:	f001 fadd 	bl	800f0c4 <xTaskGetSchedulerState>
 800db0a:	4603      	mov	r3, r0
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d102      	bne.n	800db16 <xQueueReceive+0x6e>
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	2b00      	cmp	r3, #0
 800db14:	d101      	bne.n	800db1a <xQueueReceive+0x72>
 800db16:	2301      	movs	r3, #1
 800db18:	e000      	b.n	800db1c <xQueueReceive+0x74>
 800db1a:	2300      	movs	r3, #0
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d10a      	bne.n	800db36 <xQueueReceive+0x8e>
	__asm volatile
 800db20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db24:	f383 8811 	msr	BASEPRI, r3
 800db28:	f3bf 8f6f 	isb	sy
 800db2c:	f3bf 8f4f 	dsb	sy
 800db30:	61bb      	str	r3, [r7, #24]
}
 800db32:	bf00      	nop
 800db34:	e7fe      	b.n	800db34 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800db36:	f002 f91d 	bl	800fd74 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800db3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db3e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800db40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db42:	2b00      	cmp	r3, #0
 800db44:	d01f      	beq.n	800db86 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800db46:	68b9      	ldr	r1, [r7, #8]
 800db48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800db4a:	f000 fabe 	bl	800e0ca <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800db4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db50:	1e5a      	subs	r2, r3, #1
 800db52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db54:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800db56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db58:	691b      	ldr	r3, [r3, #16]
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d00f      	beq.n	800db7e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800db5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db60:	3310      	adds	r3, #16
 800db62:	4618      	mov	r0, r3
 800db64:	f001 f8c2 	bl	800ecec <xTaskRemoveFromEventList>
 800db68:	4603      	mov	r3, r0
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d007      	beq.n	800db7e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800db6e:	4b3d      	ldr	r3, [pc, #244]	; (800dc64 <xQueueReceive+0x1bc>)
 800db70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800db74:	601a      	str	r2, [r3, #0]
 800db76:	f3bf 8f4f 	dsb	sy
 800db7a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800db7e:	f002 f929 	bl	800fdd4 <vPortExitCritical>
				return pdPASS;
 800db82:	2301      	movs	r3, #1
 800db84:	e069      	b.n	800dc5a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d103      	bne.n	800db94 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800db8c:	f002 f922 	bl	800fdd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800db90:	2300      	movs	r3, #0
 800db92:	e062      	b.n	800dc5a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800db94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db96:	2b00      	cmp	r3, #0
 800db98:	d106      	bne.n	800dba8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800db9a:	f107 0310 	add.w	r3, r7, #16
 800db9e:	4618      	mov	r0, r3
 800dba0:	f001 f90a 	bl	800edb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dba4:	2301      	movs	r3, #1
 800dba6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800dba8:	f002 f914 	bl	800fdd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800dbac:	f000 fe20 	bl	800e7f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800dbb0:	f002 f8e0 	bl	800fd74 <vPortEnterCritical>
 800dbb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbb6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dbba:	b25b      	sxtb	r3, r3
 800dbbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbc0:	d103      	bne.n	800dbca <xQueueReceive+0x122>
 800dbc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbc4:	2200      	movs	r2, #0
 800dbc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dbca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbcc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dbd0:	b25b      	sxtb	r3, r3
 800dbd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbd6:	d103      	bne.n	800dbe0 <xQueueReceive+0x138>
 800dbd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbda:	2200      	movs	r2, #0
 800dbdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800dbe0:	f002 f8f8 	bl	800fdd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dbe4:	1d3a      	adds	r2, r7, #4
 800dbe6:	f107 0310 	add.w	r3, r7, #16
 800dbea:	4611      	mov	r1, r2
 800dbec:	4618      	mov	r0, r3
 800dbee:	f001 f8f9 	bl	800ede4 <xTaskCheckForTimeOut>
 800dbf2:	4603      	mov	r3, r0
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d123      	bne.n	800dc40 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dbf8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dbfa:	f000 fade 	bl	800e1ba <prvIsQueueEmpty>
 800dbfe:	4603      	mov	r3, r0
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d017      	beq.n	800dc34 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800dc04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc06:	3324      	adds	r3, #36	; 0x24
 800dc08:	687a      	ldr	r2, [r7, #4]
 800dc0a:	4611      	mov	r1, r2
 800dc0c:	4618      	mov	r0, r3
 800dc0e:	f001 f81d 	bl	800ec4c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800dc12:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dc14:	f000 fa7f 	bl	800e116 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800dc18:	f000 fe30 	bl	800e87c <xTaskResumeAll>
 800dc1c:	4603      	mov	r3, r0
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d189      	bne.n	800db36 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800dc22:	4b10      	ldr	r3, [pc, #64]	; (800dc64 <xQueueReceive+0x1bc>)
 800dc24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dc28:	601a      	str	r2, [r3, #0]
 800dc2a:	f3bf 8f4f 	dsb	sy
 800dc2e:	f3bf 8f6f 	isb	sy
 800dc32:	e780      	b.n	800db36 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800dc34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dc36:	f000 fa6e 	bl	800e116 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800dc3a:	f000 fe1f 	bl	800e87c <xTaskResumeAll>
 800dc3e:	e77a      	b.n	800db36 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800dc40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dc42:	f000 fa68 	bl	800e116 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dc46:	f000 fe19 	bl	800e87c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dc4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dc4c:	f000 fab5 	bl	800e1ba <prvIsQueueEmpty>
 800dc50:	4603      	mov	r3, r0
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	f43f af6f 	beq.w	800db36 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800dc58:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800dc5a:	4618      	mov	r0, r3
 800dc5c:	3730      	adds	r7, #48	; 0x30
 800dc5e:	46bd      	mov	sp, r7
 800dc60:	bd80      	pop	{r7, pc}
 800dc62:	bf00      	nop
 800dc64:	e000ed04 	.word	0xe000ed04

0800dc68 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800dc68:	b580      	push	{r7, lr}
 800dc6a:	b08e      	sub	sp, #56	; 0x38
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	6078      	str	r0, [r7, #4]
 800dc70:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800dc72:	2300      	movs	r3, #0
 800dc74:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800dc7a:	2300      	movs	r3, #0
 800dc7c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800dc7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d10a      	bne.n	800dc9a <xQueueSemaphoreTake+0x32>
	__asm volatile
 800dc84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc88:	f383 8811 	msr	BASEPRI, r3
 800dc8c:	f3bf 8f6f 	isb	sy
 800dc90:	f3bf 8f4f 	dsb	sy
 800dc94:	623b      	str	r3, [r7, #32]
}
 800dc96:	bf00      	nop
 800dc98:	e7fe      	b.n	800dc98 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800dc9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d00a      	beq.n	800dcb8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800dca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dca6:	f383 8811 	msr	BASEPRI, r3
 800dcaa:	f3bf 8f6f 	isb	sy
 800dcae:	f3bf 8f4f 	dsb	sy
 800dcb2:	61fb      	str	r3, [r7, #28]
}
 800dcb4:	bf00      	nop
 800dcb6:	e7fe      	b.n	800dcb6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800dcb8:	f001 fa04 	bl	800f0c4 <xTaskGetSchedulerState>
 800dcbc:	4603      	mov	r3, r0
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d102      	bne.n	800dcc8 <xQueueSemaphoreTake+0x60>
 800dcc2:	683b      	ldr	r3, [r7, #0]
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d101      	bne.n	800dccc <xQueueSemaphoreTake+0x64>
 800dcc8:	2301      	movs	r3, #1
 800dcca:	e000      	b.n	800dcce <xQueueSemaphoreTake+0x66>
 800dccc:	2300      	movs	r3, #0
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d10a      	bne.n	800dce8 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800dcd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcd6:	f383 8811 	msr	BASEPRI, r3
 800dcda:	f3bf 8f6f 	isb	sy
 800dcde:	f3bf 8f4f 	dsb	sy
 800dce2:	61bb      	str	r3, [r7, #24]
}
 800dce4:	bf00      	nop
 800dce6:	e7fe      	b.n	800dce6 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800dce8:	f002 f844 	bl	800fd74 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800dcec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcf0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800dcf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d024      	beq.n	800dd42 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800dcf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcfa:	1e5a      	subs	r2, r3, #1
 800dcfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcfe:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dd00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d104      	bne.n	800dd12 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800dd08:	f001 fb52 	bl	800f3b0 <pvTaskIncrementMutexHeldCount>
 800dd0c:	4602      	mov	r2, r0
 800dd0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd10:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dd12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd14:	691b      	ldr	r3, [r3, #16]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d00f      	beq.n	800dd3a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dd1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd1c:	3310      	adds	r3, #16
 800dd1e:	4618      	mov	r0, r3
 800dd20:	f000 ffe4 	bl	800ecec <xTaskRemoveFromEventList>
 800dd24:	4603      	mov	r3, r0
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d007      	beq.n	800dd3a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800dd2a:	4b54      	ldr	r3, [pc, #336]	; (800de7c <xQueueSemaphoreTake+0x214>)
 800dd2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd30:	601a      	str	r2, [r3, #0]
 800dd32:	f3bf 8f4f 	dsb	sy
 800dd36:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800dd3a:	f002 f84b 	bl	800fdd4 <vPortExitCritical>
				return pdPASS;
 800dd3e:	2301      	movs	r3, #1
 800dd40:	e097      	b.n	800de72 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800dd42:	683b      	ldr	r3, [r7, #0]
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d111      	bne.n	800dd6c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800dd48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d00a      	beq.n	800dd64 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800dd4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd52:	f383 8811 	msr	BASEPRI, r3
 800dd56:	f3bf 8f6f 	isb	sy
 800dd5a:	f3bf 8f4f 	dsb	sy
 800dd5e:	617b      	str	r3, [r7, #20]
}
 800dd60:	bf00      	nop
 800dd62:	e7fe      	b.n	800dd62 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800dd64:	f002 f836 	bl	800fdd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800dd68:	2300      	movs	r3, #0
 800dd6a:	e082      	b.n	800de72 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800dd6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d106      	bne.n	800dd80 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800dd72:	f107 030c 	add.w	r3, r7, #12
 800dd76:	4618      	mov	r0, r3
 800dd78:	f001 f81e 	bl	800edb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dd7c:	2301      	movs	r3, #1
 800dd7e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800dd80:	f002 f828 	bl	800fdd4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800dd84:	f000 fd34 	bl	800e7f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800dd88:	f001 fff4 	bl	800fd74 <vPortEnterCritical>
 800dd8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd8e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dd92:	b25b      	sxtb	r3, r3
 800dd94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd98:	d103      	bne.n	800dda2 <xQueueSemaphoreTake+0x13a>
 800dd9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd9c:	2200      	movs	r2, #0
 800dd9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dda2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dda4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dda8:	b25b      	sxtb	r3, r3
 800ddaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ddae:	d103      	bne.n	800ddb8 <xQueueSemaphoreTake+0x150>
 800ddb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddb2:	2200      	movs	r2, #0
 800ddb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ddb8:	f002 f80c 	bl	800fdd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ddbc:	463a      	mov	r2, r7
 800ddbe:	f107 030c 	add.w	r3, r7, #12
 800ddc2:	4611      	mov	r1, r2
 800ddc4:	4618      	mov	r0, r3
 800ddc6:	f001 f80d 	bl	800ede4 <xTaskCheckForTimeOut>
 800ddca:	4603      	mov	r3, r0
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d132      	bne.n	800de36 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ddd0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ddd2:	f000 f9f2 	bl	800e1ba <prvIsQueueEmpty>
 800ddd6:	4603      	mov	r3, r0
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d026      	beq.n	800de2a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d109      	bne.n	800ddf8 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800dde4:	f001 ffc6 	bl	800fd74 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800dde8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddea:	689b      	ldr	r3, [r3, #8]
 800ddec:	4618      	mov	r0, r3
 800ddee:	f001 f987 	bl	800f100 <xTaskPriorityInherit>
 800ddf2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800ddf4:	f001 ffee 	bl	800fdd4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ddf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddfa:	3324      	adds	r3, #36	; 0x24
 800ddfc:	683a      	ldr	r2, [r7, #0]
 800ddfe:	4611      	mov	r1, r2
 800de00:	4618      	mov	r0, r3
 800de02:	f000 ff23 	bl	800ec4c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800de06:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800de08:	f000 f985 	bl	800e116 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800de0c:	f000 fd36 	bl	800e87c <xTaskResumeAll>
 800de10:	4603      	mov	r3, r0
 800de12:	2b00      	cmp	r3, #0
 800de14:	f47f af68 	bne.w	800dce8 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800de18:	4b18      	ldr	r3, [pc, #96]	; (800de7c <xQueueSemaphoreTake+0x214>)
 800de1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de1e:	601a      	str	r2, [r3, #0]
 800de20:	f3bf 8f4f 	dsb	sy
 800de24:	f3bf 8f6f 	isb	sy
 800de28:	e75e      	b.n	800dce8 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800de2a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800de2c:	f000 f973 	bl	800e116 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800de30:	f000 fd24 	bl	800e87c <xTaskResumeAll>
 800de34:	e758      	b.n	800dce8 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800de36:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800de38:	f000 f96d 	bl	800e116 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800de3c:	f000 fd1e 	bl	800e87c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800de40:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800de42:	f000 f9ba 	bl	800e1ba <prvIsQueueEmpty>
 800de46:	4603      	mov	r3, r0
 800de48:	2b00      	cmp	r3, #0
 800de4a:	f43f af4d 	beq.w	800dce8 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800de4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de50:	2b00      	cmp	r3, #0
 800de52:	d00d      	beq.n	800de70 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800de54:	f001 ff8e 	bl	800fd74 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800de58:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800de5a:	f000 f8b4 	bl	800dfc6 <prvGetDisinheritPriorityAfterTimeout>
 800de5e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800de60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de62:	689b      	ldr	r3, [r3, #8]
 800de64:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800de66:	4618      	mov	r0, r3
 800de68:	f001 fa20 	bl	800f2ac <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800de6c:	f001 ffb2 	bl	800fdd4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800de70:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800de72:	4618      	mov	r0, r3
 800de74:	3738      	adds	r7, #56	; 0x38
 800de76:	46bd      	mov	sp, r7
 800de78:	bd80      	pop	{r7, pc}
 800de7a:	bf00      	nop
 800de7c:	e000ed04 	.word	0xe000ed04

0800de80 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800de80:	b580      	push	{r7, lr}
 800de82:	b08e      	sub	sp, #56	; 0x38
 800de84:	af00      	add	r7, sp, #0
 800de86:	60f8      	str	r0, [r7, #12]
 800de88:	60b9      	str	r1, [r7, #8]
 800de8a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800de8c:	68fb      	ldr	r3, [r7, #12]
 800de8e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800de90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de92:	2b00      	cmp	r3, #0
 800de94:	d10a      	bne.n	800deac <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800de96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de9a:	f383 8811 	msr	BASEPRI, r3
 800de9e:	f3bf 8f6f 	isb	sy
 800dea2:	f3bf 8f4f 	dsb	sy
 800dea6:	623b      	str	r3, [r7, #32]
}
 800dea8:	bf00      	nop
 800deaa:	e7fe      	b.n	800deaa <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800deac:	68bb      	ldr	r3, [r7, #8]
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d103      	bne.n	800deba <xQueueReceiveFromISR+0x3a>
 800deb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800deb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d101      	bne.n	800debe <xQueueReceiveFromISR+0x3e>
 800deba:	2301      	movs	r3, #1
 800debc:	e000      	b.n	800dec0 <xQueueReceiveFromISR+0x40>
 800debe:	2300      	movs	r3, #0
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d10a      	bne.n	800deda <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800dec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dec8:	f383 8811 	msr	BASEPRI, r3
 800decc:	f3bf 8f6f 	isb	sy
 800ded0:	f3bf 8f4f 	dsb	sy
 800ded4:	61fb      	str	r3, [r7, #28]
}
 800ded6:	bf00      	nop
 800ded8:	e7fe      	b.n	800ded8 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800deda:	f002 f82d 	bl	800ff38 <vPortValidateInterruptPriority>
	__asm volatile
 800dede:	f3ef 8211 	mrs	r2, BASEPRI
 800dee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dee6:	f383 8811 	msr	BASEPRI, r3
 800deea:	f3bf 8f6f 	isb	sy
 800deee:	f3bf 8f4f 	dsb	sy
 800def2:	61ba      	str	r2, [r7, #24]
 800def4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800def6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800def8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800defa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800defc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800defe:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800df00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df02:	2b00      	cmp	r3, #0
 800df04:	d02f      	beq.n	800df66 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800df06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df08:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800df0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800df10:	68b9      	ldr	r1, [r7, #8]
 800df12:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800df14:	f000 f8d9 	bl	800e0ca <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800df18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df1a:	1e5a      	subs	r2, r3, #1
 800df1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df1e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800df20:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800df24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df28:	d112      	bne.n	800df50 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800df2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df2c:	691b      	ldr	r3, [r3, #16]
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d016      	beq.n	800df60 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800df32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df34:	3310      	adds	r3, #16
 800df36:	4618      	mov	r0, r3
 800df38:	f000 fed8 	bl	800ecec <xTaskRemoveFromEventList>
 800df3c:	4603      	mov	r3, r0
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d00e      	beq.n	800df60 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d00b      	beq.n	800df60 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	2201      	movs	r2, #1
 800df4c:	601a      	str	r2, [r3, #0]
 800df4e:	e007      	b.n	800df60 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800df50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800df54:	3301      	adds	r3, #1
 800df56:	b2db      	uxtb	r3, r3
 800df58:	b25a      	sxtb	r2, r3
 800df5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800df60:	2301      	movs	r3, #1
 800df62:	637b      	str	r3, [r7, #52]	; 0x34
 800df64:	e001      	b.n	800df6a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800df66:	2300      	movs	r3, #0
 800df68:	637b      	str	r3, [r7, #52]	; 0x34
 800df6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df6c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800df6e:	693b      	ldr	r3, [r7, #16]
 800df70:	f383 8811 	msr	BASEPRI, r3
}
 800df74:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800df76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800df78:	4618      	mov	r0, r3
 800df7a:	3738      	adds	r7, #56	; 0x38
 800df7c:	46bd      	mov	sp, r7
 800df7e:	bd80      	pop	{r7, pc}

0800df80 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800df80:	b580      	push	{r7, lr}
 800df82:	b084      	sub	sp, #16
 800df84:	af00      	add	r7, sp, #0
 800df86:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d10a      	bne.n	800dfa8 <vQueueDelete+0x28>
	__asm volatile
 800df92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df96:	f383 8811 	msr	BASEPRI, r3
 800df9a:	f3bf 8f6f 	isb	sy
 800df9e:	f3bf 8f4f 	dsb	sy
 800dfa2:	60bb      	str	r3, [r7, #8]
}
 800dfa4:	bf00      	nop
 800dfa6:	e7fe      	b.n	800dfa6 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800dfa8:	68f8      	ldr	r0, [r7, #12]
 800dfaa:	f000 f95f 	bl	800e26c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d102      	bne.n	800dfbe <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800dfb8:	68f8      	ldr	r0, [r7, #12]
 800dfba:	f002 f8c9 	bl	8010150 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800dfbe:	bf00      	nop
 800dfc0:	3710      	adds	r7, #16
 800dfc2:	46bd      	mov	sp, r7
 800dfc4:	bd80      	pop	{r7, pc}

0800dfc6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800dfc6:	b480      	push	{r7}
 800dfc8:	b085      	sub	sp, #20
 800dfca:	af00      	add	r7, sp, #0
 800dfcc:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	d006      	beq.n	800dfe4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800dfe0:	60fb      	str	r3, [r7, #12]
 800dfe2:	e001      	b.n	800dfe8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800dfe4:	2300      	movs	r3, #0
 800dfe6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800dfe8:	68fb      	ldr	r3, [r7, #12]
	}
 800dfea:	4618      	mov	r0, r3
 800dfec:	3714      	adds	r7, #20
 800dfee:	46bd      	mov	sp, r7
 800dff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff4:	4770      	bx	lr

0800dff6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800dff6:	b580      	push	{r7, lr}
 800dff8:	b086      	sub	sp, #24
 800dffa:	af00      	add	r7, sp, #0
 800dffc:	60f8      	str	r0, [r7, #12]
 800dffe:	60b9      	str	r1, [r7, #8]
 800e000:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e002:	2300      	movs	r3, #0
 800e004:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e00a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e010:	2b00      	cmp	r3, #0
 800e012:	d10d      	bne.n	800e030 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d14d      	bne.n	800e0b8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	689b      	ldr	r3, [r3, #8]
 800e020:	4618      	mov	r0, r3
 800e022:	f001 f8d5 	bl	800f1d0 <xTaskPriorityDisinherit>
 800e026:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	2200      	movs	r2, #0
 800e02c:	609a      	str	r2, [r3, #8]
 800e02e:	e043      	b.n	800e0b8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	2b00      	cmp	r3, #0
 800e034:	d119      	bne.n	800e06a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	6858      	ldr	r0, [r3, #4]
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e03e:	461a      	mov	r2, r3
 800e040:	68b9      	ldr	r1, [r7, #8]
 800e042:	f003 fff7 	bl	8012034 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	685a      	ldr	r2, [r3, #4]
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e04e:	441a      	add	r2, r3
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	685a      	ldr	r2, [r3, #4]
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	689b      	ldr	r3, [r3, #8]
 800e05c:	429a      	cmp	r2, r3
 800e05e:	d32b      	bcc.n	800e0b8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	681a      	ldr	r2, [r3, #0]
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	605a      	str	r2, [r3, #4]
 800e068:	e026      	b.n	800e0b8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	68d8      	ldr	r0, [r3, #12]
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e072:	461a      	mov	r2, r3
 800e074:	68b9      	ldr	r1, [r7, #8]
 800e076:	f003 ffdd 	bl	8012034 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	68da      	ldr	r2, [r3, #12]
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e082:	425b      	negs	r3, r3
 800e084:	441a      	add	r2, r3
 800e086:	68fb      	ldr	r3, [r7, #12]
 800e088:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	68da      	ldr	r2, [r3, #12]
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	429a      	cmp	r2, r3
 800e094:	d207      	bcs.n	800e0a6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	689a      	ldr	r2, [r3, #8]
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e09e:	425b      	negs	r3, r3
 800e0a0:	441a      	add	r2, r3
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	2b02      	cmp	r3, #2
 800e0aa:	d105      	bne.n	800e0b8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e0ac:	693b      	ldr	r3, [r7, #16]
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d002      	beq.n	800e0b8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e0b2:	693b      	ldr	r3, [r7, #16]
 800e0b4:	3b01      	subs	r3, #1
 800e0b6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e0b8:	693b      	ldr	r3, [r7, #16]
 800e0ba:	1c5a      	adds	r2, r3, #1
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800e0c0:	697b      	ldr	r3, [r7, #20]
}
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	3718      	adds	r7, #24
 800e0c6:	46bd      	mov	sp, r7
 800e0c8:	bd80      	pop	{r7, pc}

0800e0ca <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e0ca:	b580      	push	{r7, lr}
 800e0cc:	b082      	sub	sp, #8
 800e0ce:	af00      	add	r7, sp, #0
 800e0d0:	6078      	str	r0, [r7, #4]
 800e0d2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d018      	beq.n	800e10e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	68da      	ldr	r2, [r3, #12]
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0e4:	441a      	add	r2, r3
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	68da      	ldr	r2, [r3, #12]
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	689b      	ldr	r3, [r3, #8]
 800e0f2:	429a      	cmp	r2, r3
 800e0f4:	d303      	bcc.n	800e0fe <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	681a      	ldr	r2, [r3, #0]
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	68d9      	ldr	r1, [r3, #12]
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e106:	461a      	mov	r2, r3
 800e108:	6838      	ldr	r0, [r7, #0]
 800e10a:	f003 ff93 	bl	8012034 <memcpy>
	}
}
 800e10e:	bf00      	nop
 800e110:	3708      	adds	r7, #8
 800e112:	46bd      	mov	sp, r7
 800e114:	bd80      	pop	{r7, pc}

0800e116 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e116:	b580      	push	{r7, lr}
 800e118:	b084      	sub	sp, #16
 800e11a:	af00      	add	r7, sp, #0
 800e11c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e11e:	f001 fe29 	bl	800fd74 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e128:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e12a:	e011      	b.n	800e150 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e130:	2b00      	cmp	r3, #0
 800e132:	d012      	beq.n	800e15a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	3324      	adds	r3, #36	; 0x24
 800e138:	4618      	mov	r0, r3
 800e13a:	f000 fdd7 	bl	800ecec <xTaskRemoveFromEventList>
 800e13e:	4603      	mov	r3, r0
 800e140:	2b00      	cmp	r3, #0
 800e142:	d001      	beq.n	800e148 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e144:	f000 feb0 	bl	800eea8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e148:	7bfb      	ldrb	r3, [r7, #15]
 800e14a:	3b01      	subs	r3, #1
 800e14c:	b2db      	uxtb	r3, r3
 800e14e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e150:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e154:	2b00      	cmp	r3, #0
 800e156:	dce9      	bgt.n	800e12c <prvUnlockQueue+0x16>
 800e158:	e000      	b.n	800e15c <prvUnlockQueue+0x46>
					break;
 800e15a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	22ff      	movs	r2, #255	; 0xff
 800e160:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800e164:	f001 fe36 	bl	800fdd4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e168:	f001 fe04 	bl	800fd74 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e172:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e174:	e011      	b.n	800e19a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	691b      	ldr	r3, [r3, #16]
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d012      	beq.n	800e1a4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	3310      	adds	r3, #16
 800e182:	4618      	mov	r0, r3
 800e184:	f000 fdb2 	bl	800ecec <xTaskRemoveFromEventList>
 800e188:	4603      	mov	r3, r0
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d001      	beq.n	800e192 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e18e:	f000 fe8b 	bl	800eea8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e192:	7bbb      	ldrb	r3, [r7, #14]
 800e194:	3b01      	subs	r3, #1
 800e196:	b2db      	uxtb	r3, r3
 800e198:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e19a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	dce9      	bgt.n	800e176 <prvUnlockQueue+0x60>
 800e1a2:	e000      	b.n	800e1a6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e1a4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	22ff      	movs	r2, #255	; 0xff
 800e1aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800e1ae:	f001 fe11 	bl	800fdd4 <vPortExitCritical>
}
 800e1b2:	bf00      	nop
 800e1b4:	3710      	adds	r7, #16
 800e1b6:	46bd      	mov	sp, r7
 800e1b8:	bd80      	pop	{r7, pc}

0800e1ba <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e1ba:	b580      	push	{r7, lr}
 800e1bc:	b084      	sub	sp, #16
 800e1be:	af00      	add	r7, sp, #0
 800e1c0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e1c2:	f001 fdd7 	bl	800fd74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d102      	bne.n	800e1d4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e1ce:	2301      	movs	r3, #1
 800e1d0:	60fb      	str	r3, [r7, #12]
 800e1d2:	e001      	b.n	800e1d8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e1d4:	2300      	movs	r3, #0
 800e1d6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e1d8:	f001 fdfc 	bl	800fdd4 <vPortExitCritical>

	return xReturn;
 800e1dc:	68fb      	ldr	r3, [r7, #12]
}
 800e1de:	4618      	mov	r0, r3
 800e1e0:	3710      	adds	r7, #16
 800e1e2:	46bd      	mov	sp, r7
 800e1e4:	bd80      	pop	{r7, pc}

0800e1e6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e1e6:	b580      	push	{r7, lr}
 800e1e8:	b084      	sub	sp, #16
 800e1ea:	af00      	add	r7, sp, #0
 800e1ec:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e1ee:	f001 fdc1 	bl	800fd74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e1fa:	429a      	cmp	r2, r3
 800e1fc:	d102      	bne.n	800e204 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e1fe:	2301      	movs	r3, #1
 800e200:	60fb      	str	r3, [r7, #12]
 800e202:	e001      	b.n	800e208 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e204:	2300      	movs	r3, #0
 800e206:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e208:	f001 fde4 	bl	800fdd4 <vPortExitCritical>

	return xReturn;
 800e20c:	68fb      	ldr	r3, [r7, #12]
}
 800e20e:	4618      	mov	r0, r3
 800e210:	3710      	adds	r7, #16
 800e212:	46bd      	mov	sp, r7
 800e214:	bd80      	pop	{r7, pc}
	...

0800e218 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800e218:	b480      	push	{r7}
 800e21a:	b085      	sub	sp, #20
 800e21c:	af00      	add	r7, sp, #0
 800e21e:	6078      	str	r0, [r7, #4]
 800e220:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e222:	2300      	movs	r3, #0
 800e224:	60fb      	str	r3, [r7, #12]
 800e226:	e014      	b.n	800e252 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800e228:	4a0f      	ldr	r2, [pc, #60]	; (800e268 <vQueueAddToRegistry+0x50>)
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800e230:	2b00      	cmp	r3, #0
 800e232:	d10b      	bne.n	800e24c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800e234:	490c      	ldr	r1, [pc, #48]	; (800e268 <vQueueAddToRegistry+0x50>)
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	683a      	ldr	r2, [r7, #0]
 800e23a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800e23e:	4a0a      	ldr	r2, [pc, #40]	; (800e268 <vQueueAddToRegistry+0x50>)
 800e240:	68fb      	ldr	r3, [r7, #12]
 800e242:	00db      	lsls	r3, r3, #3
 800e244:	4413      	add	r3, r2
 800e246:	687a      	ldr	r2, [r7, #4]
 800e248:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800e24a:	e006      	b.n	800e25a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	3301      	adds	r3, #1
 800e250:	60fb      	str	r3, [r7, #12]
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	2b07      	cmp	r3, #7
 800e256:	d9e7      	bls.n	800e228 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800e258:	bf00      	nop
 800e25a:	bf00      	nop
 800e25c:	3714      	adds	r7, #20
 800e25e:	46bd      	mov	sp, r7
 800e260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e264:	4770      	bx	lr
 800e266:	bf00      	nop
 800e268:	20003238 	.word	0x20003238

0800e26c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800e26c:	b480      	push	{r7}
 800e26e:	b085      	sub	sp, #20
 800e270:	af00      	add	r7, sp, #0
 800e272:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e274:	2300      	movs	r3, #0
 800e276:	60fb      	str	r3, [r7, #12]
 800e278:	e016      	b.n	800e2a8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800e27a:	4a10      	ldr	r2, [pc, #64]	; (800e2bc <vQueueUnregisterQueue+0x50>)
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	00db      	lsls	r3, r3, #3
 800e280:	4413      	add	r3, r2
 800e282:	685b      	ldr	r3, [r3, #4]
 800e284:	687a      	ldr	r2, [r7, #4]
 800e286:	429a      	cmp	r2, r3
 800e288:	d10b      	bne.n	800e2a2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800e28a:	4a0c      	ldr	r2, [pc, #48]	; (800e2bc <vQueueUnregisterQueue+0x50>)
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	2100      	movs	r1, #0
 800e290:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800e294:	4a09      	ldr	r2, [pc, #36]	; (800e2bc <vQueueUnregisterQueue+0x50>)
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	00db      	lsls	r3, r3, #3
 800e29a:	4413      	add	r3, r2
 800e29c:	2200      	movs	r2, #0
 800e29e:	605a      	str	r2, [r3, #4]
				break;
 800e2a0:	e006      	b.n	800e2b0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	3301      	adds	r3, #1
 800e2a6:	60fb      	str	r3, [r7, #12]
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	2b07      	cmp	r3, #7
 800e2ac:	d9e5      	bls.n	800e27a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800e2ae:	bf00      	nop
 800e2b0:	bf00      	nop
 800e2b2:	3714      	adds	r7, #20
 800e2b4:	46bd      	mov	sp, r7
 800e2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ba:	4770      	bx	lr
 800e2bc:	20003238 	.word	0x20003238

0800e2c0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e2c0:	b580      	push	{r7, lr}
 800e2c2:	b086      	sub	sp, #24
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	60f8      	str	r0, [r7, #12]
 800e2c8:	60b9      	str	r1, [r7, #8]
 800e2ca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800e2d0:	f001 fd50 	bl	800fd74 <vPortEnterCritical>
 800e2d4:	697b      	ldr	r3, [r7, #20]
 800e2d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e2da:	b25b      	sxtb	r3, r3
 800e2dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2e0:	d103      	bne.n	800e2ea <vQueueWaitForMessageRestricted+0x2a>
 800e2e2:	697b      	ldr	r3, [r7, #20]
 800e2e4:	2200      	movs	r2, #0
 800e2e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e2ea:	697b      	ldr	r3, [r7, #20]
 800e2ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e2f0:	b25b      	sxtb	r3, r3
 800e2f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2f6:	d103      	bne.n	800e300 <vQueueWaitForMessageRestricted+0x40>
 800e2f8:	697b      	ldr	r3, [r7, #20]
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e300:	f001 fd68 	bl	800fdd4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800e304:	697b      	ldr	r3, [r7, #20]
 800e306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d106      	bne.n	800e31a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800e30c:	697b      	ldr	r3, [r7, #20]
 800e30e:	3324      	adds	r3, #36	; 0x24
 800e310:	687a      	ldr	r2, [r7, #4]
 800e312:	68b9      	ldr	r1, [r7, #8]
 800e314:	4618      	mov	r0, r3
 800e316:	f000 fcbd 	bl	800ec94 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800e31a:	6978      	ldr	r0, [r7, #20]
 800e31c:	f7ff fefb 	bl	800e116 <prvUnlockQueue>
	}
 800e320:	bf00      	nop
 800e322:	3718      	adds	r7, #24
 800e324:	46bd      	mov	sp, r7
 800e326:	bd80      	pop	{r7, pc}

0800e328 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e328:	b580      	push	{r7, lr}
 800e32a:	b08e      	sub	sp, #56	; 0x38
 800e32c:	af04      	add	r7, sp, #16
 800e32e:	60f8      	str	r0, [r7, #12]
 800e330:	60b9      	str	r1, [r7, #8]
 800e332:	607a      	str	r2, [r7, #4]
 800e334:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e336:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d10a      	bne.n	800e352 <xTaskCreateStatic+0x2a>
	__asm volatile
 800e33c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e340:	f383 8811 	msr	BASEPRI, r3
 800e344:	f3bf 8f6f 	isb	sy
 800e348:	f3bf 8f4f 	dsb	sy
 800e34c:	623b      	str	r3, [r7, #32]
}
 800e34e:	bf00      	nop
 800e350:	e7fe      	b.n	800e350 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800e352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e354:	2b00      	cmp	r3, #0
 800e356:	d10a      	bne.n	800e36e <xTaskCreateStatic+0x46>
	__asm volatile
 800e358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e35c:	f383 8811 	msr	BASEPRI, r3
 800e360:	f3bf 8f6f 	isb	sy
 800e364:	f3bf 8f4f 	dsb	sy
 800e368:	61fb      	str	r3, [r7, #28]
}
 800e36a:	bf00      	nop
 800e36c:	e7fe      	b.n	800e36c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e36e:	23b0      	movs	r3, #176	; 0xb0
 800e370:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e372:	693b      	ldr	r3, [r7, #16]
 800e374:	2bb0      	cmp	r3, #176	; 0xb0
 800e376:	d00a      	beq.n	800e38e <xTaskCreateStatic+0x66>
	__asm volatile
 800e378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e37c:	f383 8811 	msr	BASEPRI, r3
 800e380:	f3bf 8f6f 	isb	sy
 800e384:	f3bf 8f4f 	dsb	sy
 800e388:	61bb      	str	r3, [r7, #24]
}
 800e38a:	bf00      	nop
 800e38c:	e7fe      	b.n	800e38c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e38e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e392:	2b00      	cmp	r3, #0
 800e394:	d01e      	beq.n	800e3d4 <xTaskCreateStatic+0xac>
 800e396:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d01b      	beq.n	800e3d4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e39c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e39e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e3a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e3a4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e3a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3a8:	2202      	movs	r2, #2
 800e3aa:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e3ae:	2300      	movs	r3, #0
 800e3b0:	9303      	str	r3, [sp, #12]
 800e3b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3b4:	9302      	str	r3, [sp, #8]
 800e3b6:	f107 0314 	add.w	r3, r7, #20
 800e3ba:	9301      	str	r3, [sp, #4]
 800e3bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3be:	9300      	str	r3, [sp, #0]
 800e3c0:	683b      	ldr	r3, [r7, #0]
 800e3c2:	687a      	ldr	r2, [r7, #4]
 800e3c4:	68b9      	ldr	r1, [r7, #8]
 800e3c6:	68f8      	ldr	r0, [r7, #12]
 800e3c8:	f000 f850 	bl	800e46c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e3cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e3ce:	f000 f8f9 	bl	800e5c4 <prvAddNewTaskToReadyList>
 800e3d2:	e001      	b.n	800e3d8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800e3d4:	2300      	movs	r3, #0
 800e3d6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e3d8:	697b      	ldr	r3, [r7, #20]
	}
 800e3da:	4618      	mov	r0, r3
 800e3dc:	3728      	adds	r7, #40	; 0x28
 800e3de:	46bd      	mov	sp, r7
 800e3e0:	bd80      	pop	{r7, pc}

0800e3e2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e3e2:	b580      	push	{r7, lr}
 800e3e4:	b08c      	sub	sp, #48	; 0x30
 800e3e6:	af04      	add	r7, sp, #16
 800e3e8:	60f8      	str	r0, [r7, #12]
 800e3ea:	60b9      	str	r1, [r7, #8]
 800e3ec:	603b      	str	r3, [r7, #0]
 800e3ee:	4613      	mov	r3, r2
 800e3f0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e3f2:	88fb      	ldrh	r3, [r7, #6]
 800e3f4:	009b      	lsls	r3, r3, #2
 800e3f6:	4618      	mov	r0, r3
 800e3f8:	f001 fdde 	bl	800ffb8 <pvPortMalloc>
 800e3fc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e3fe:	697b      	ldr	r3, [r7, #20]
 800e400:	2b00      	cmp	r3, #0
 800e402:	d00e      	beq.n	800e422 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e404:	20b0      	movs	r0, #176	; 0xb0
 800e406:	f001 fdd7 	bl	800ffb8 <pvPortMalloc>
 800e40a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e40c:	69fb      	ldr	r3, [r7, #28]
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d003      	beq.n	800e41a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e412:	69fb      	ldr	r3, [r7, #28]
 800e414:	697a      	ldr	r2, [r7, #20]
 800e416:	631a      	str	r2, [r3, #48]	; 0x30
 800e418:	e005      	b.n	800e426 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e41a:	6978      	ldr	r0, [r7, #20]
 800e41c:	f001 fe98 	bl	8010150 <vPortFree>
 800e420:	e001      	b.n	800e426 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e422:	2300      	movs	r3, #0
 800e424:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e426:	69fb      	ldr	r3, [r7, #28]
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d017      	beq.n	800e45c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e42c:	69fb      	ldr	r3, [r7, #28]
 800e42e:	2200      	movs	r2, #0
 800e430:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e434:	88fa      	ldrh	r2, [r7, #6]
 800e436:	2300      	movs	r3, #0
 800e438:	9303      	str	r3, [sp, #12]
 800e43a:	69fb      	ldr	r3, [r7, #28]
 800e43c:	9302      	str	r3, [sp, #8]
 800e43e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e440:	9301      	str	r3, [sp, #4]
 800e442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e444:	9300      	str	r3, [sp, #0]
 800e446:	683b      	ldr	r3, [r7, #0]
 800e448:	68b9      	ldr	r1, [r7, #8]
 800e44a:	68f8      	ldr	r0, [r7, #12]
 800e44c:	f000 f80e 	bl	800e46c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e450:	69f8      	ldr	r0, [r7, #28]
 800e452:	f000 f8b7 	bl	800e5c4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e456:	2301      	movs	r3, #1
 800e458:	61bb      	str	r3, [r7, #24]
 800e45a:	e002      	b.n	800e462 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e45c:	f04f 33ff 	mov.w	r3, #4294967295
 800e460:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e462:	69bb      	ldr	r3, [r7, #24]
	}
 800e464:	4618      	mov	r0, r3
 800e466:	3720      	adds	r7, #32
 800e468:	46bd      	mov	sp, r7
 800e46a:	bd80      	pop	{r7, pc}

0800e46c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e46c:	b580      	push	{r7, lr}
 800e46e:	b088      	sub	sp, #32
 800e470:	af00      	add	r7, sp, #0
 800e472:	60f8      	str	r0, [r7, #12]
 800e474:	60b9      	str	r1, [r7, #8]
 800e476:	607a      	str	r2, [r7, #4]
 800e478:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800e47a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e47c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	009b      	lsls	r3, r3, #2
 800e482:	461a      	mov	r2, r3
 800e484:	21a5      	movs	r1, #165	; 0xa5
 800e486:	f003 fd00 	bl	8011e8a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e48a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e48c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800e494:	3b01      	subs	r3, #1
 800e496:	009b      	lsls	r3, r3, #2
 800e498:	4413      	add	r3, r2
 800e49a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e49c:	69bb      	ldr	r3, [r7, #24]
 800e49e:	f023 0307 	bic.w	r3, r3, #7
 800e4a2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e4a4:	69bb      	ldr	r3, [r7, #24]
 800e4a6:	f003 0307 	and.w	r3, r3, #7
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d00a      	beq.n	800e4c4 <prvInitialiseNewTask+0x58>
	__asm volatile
 800e4ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4b2:	f383 8811 	msr	BASEPRI, r3
 800e4b6:	f3bf 8f6f 	isb	sy
 800e4ba:	f3bf 8f4f 	dsb	sy
 800e4be:	617b      	str	r3, [r7, #20]
}
 800e4c0:	bf00      	nop
 800e4c2:	e7fe      	b.n	800e4c2 <prvInitialiseNewTask+0x56>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 800e4c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4c6:	69ba      	ldr	r2, [r7, #24]
 800e4c8:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e4ca:	68bb      	ldr	r3, [r7, #8]
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d01f      	beq.n	800e510 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e4d0:	2300      	movs	r3, #0
 800e4d2:	61fb      	str	r3, [r7, #28]
 800e4d4:	e012      	b.n	800e4fc <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e4d6:	68ba      	ldr	r2, [r7, #8]
 800e4d8:	69fb      	ldr	r3, [r7, #28]
 800e4da:	4413      	add	r3, r2
 800e4dc:	7819      	ldrb	r1, [r3, #0]
 800e4de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e4e0:	69fb      	ldr	r3, [r7, #28]
 800e4e2:	4413      	add	r3, r2
 800e4e4:	3334      	adds	r3, #52	; 0x34
 800e4e6:	460a      	mov	r2, r1
 800e4e8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e4ea:	68ba      	ldr	r2, [r7, #8]
 800e4ec:	69fb      	ldr	r3, [r7, #28]
 800e4ee:	4413      	add	r3, r2
 800e4f0:	781b      	ldrb	r3, [r3, #0]
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	d006      	beq.n	800e504 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e4f6:	69fb      	ldr	r3, [r7, #28]
 800e4f8:	3301      	adds	r3, #1
 800e4fa:	61fb      	str	r3, [r7, #28]
 800e4fc:	69fb      	ldr	r3, [r7, #28]
 800e4fe:	2b0f      	cmp	r3, #15
 800e500:	d9e9      	bls.n	800e4d6 <prvInitialiseNewTask+0x6a>
 800e502:	e000      	b.n	800e506 <prvInitialiseNewTask+0x9a>
			{
				break;
 800e504:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e508:	2200      	movs	r2, #0
 800e50a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800e50e:	e003      	b.n	800e518 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e512:	2200      	movs	r2, #0
 800e514:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e51a:	2b37      	cmp	r3, #55	; 0x37
 800e51c:	d901      	bls.n	800e522 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e51e:	2337      	movs	r3, #55	; 0x37
 800e520:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e524:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e526:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e52a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e52c:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
 800e52e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e530:	2200      	movs	r2, #0
 800e532:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e536:	3304      	adds	r3, #4
 800e538:	4618      	mov	r0, r3
 800e53a:	f7fe fe21 	bl	800d180 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e53e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e540:	3318      	adds	r3, #24
 800e542:	4618      	mov	r0, r3
 800e544:	f7fe fe1c 	bl	800d180 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e54a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e54c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e54e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e550:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e556:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e55a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e55c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800e55e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e560:	2200      	movs	r2, #0
 800e562:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e566:	2200      	movs	r2, #0
 800e568:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e56c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e56e:	2200      	movs	r2, #0
 800e570:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e576:	335c      	adds	r3, #92	; 0x5c
 800e578:	224c      	movs	r2, #76	; 0x4c
 800e57a:	2100      	movs	r1, #0
 800e57c:	4618      	mov	r0, r3
 800e57e:	f003 fc84 	bl	8011e8a <memset>
 800e582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e584:	4a0c      	ldr	r2, [pc, #48]	; (800e5b8 <prvInitialiseNewTask+0x14c>)
 800e586:	661a      	str	r2, [r3, #96]	; 0x60
 800e588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e58a:	4a0c      	ldr	r2, [pc, #48]	; (800e5bc <prvInitialiseNewTask+0x150>)
 800e58c:	665a      	str	r2, [r3, #100]	; 0x64
 800e58e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e590:	4a0b      	ldr	r2, [pc, #44]	; (800e5c0 <prvInitialiseNewTask+0x154>)
 800e592:	669a      	str	r2, [r3, #104]	; 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e594:	683a      	ldr	r2, [r7, #0]
 800e596:	68f9      	ldr	r1, [r7, #12]
 800e598:	69b8      	ldr	r0, [r7, #24]
 800e59a:	f001 fabf 	bl	800fb1c <pxPortInitialiseStack>
 800e59e:	4602      	mov	r2, r0
 800e5a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5a2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e5a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d002      	beq.n	800e5b0 <prvInitialiseNewTask+0x144>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e5aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e5ae:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e5b0:	bf00      	nop
 800e5b2:	3720      	adds	r7, #32
 800e5b4:	46bd      	mov	sp, r7
 800e5b6:	bd80      	pop	{r7, pc}
 800e5b8:	200078dc 	.word	0x200078dc
 800e5bc:	20007944 	.word	0x20007944
 800e5c0:	200079ac 	.word	0x200079ac

0800e5c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e5c4:	b580      	push	{r7, lr}
 800e5c6:	b082      	sub	sp, #8
 800e5c8:	af00      	add	r7, sp, #0
 800e5ca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e5cc:	f001 fbd2 	bl	800fd74 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e5d0:	4b2d      	ldr	r3, [pc, #180]	; (800e688 <prvAddNewTaskToReadyList+0xc4>)
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	3301      	adds	r3, #1
 800e5d6:	4a2c      	ldr	r2, [pc, #176]	; (800e688 <prvAddNewTaskToReadyList+0xc4>)
 800e5d8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e5da:	4b2c      	ldr	r3, [pc, #176]	; (800e68c <prvAddNewTaskToReadyList+0xc8>)
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d109      	bne.n	800e5f6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e5e2:	4a2a      	ldr	r2, [pc, #168]	; (800e68c <prvAddNewTaskToReadyList+0xc8>)
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e5e8:	4b27      	ldr	r3, [pc, #156]	; (800e688 <prvAddNewTaskToReadyList+0xc4>)
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	2b01      	cmp	r3, #1
 800e5ee:	d110      	bne.n	800e612 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e5f0:	f000 fca6 	bl	800ef40 <prvInitialiseTaskLists>
 800e5f4:	e00d      	b.n	800e612 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e5f6:	4b26      	ldr	r3, [pc, #152]	; (800e690 <prvAddNewTaskToReadyList+0xcc>)
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d109      	bne.n	800e612 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e5fe:	4b23      	ldr	r3, [pc, #140]	; (800e68c <prvAddNewTaskToReadyList+0xc8>)
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e608:	429a      	cmp	r2, r3
 800e60a:	d802      	bhi.n	800e612 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e60c:	4a1f      	ldr	r2, [pc, #124]	; (800e68c <prvAddNewTaskToReadyList+0xc8>)
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e612:	4b20      	ldr	r3, [pc, #128]	; (800e694 <prvAddNewTaskToReadyList+0xd0>)
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	3301      	adds	r3, #1
 800e618:	4a1e      	ldr	r2, [pc, #120]	; (800e694 <prvAddNewTaskToReadyList+0xd0>)
 800e61a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e61c:	4b1d      	ldr	r3, [pc, #116]	; (800e694 <prvAddNewTaskToReadyList+0xd0>)
 800e61e:	681a      	ldr	r2, [r3, #0]
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	649a      	str	r2, [r3, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e628:	4b1b      	ldr	r3, [pc, #108]	; (800e698 <prvAddNewTaskToReadyList+0xd4>)
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	429a      	cmp	r2, r3
 800e62e:	d903      	bls.n	800e638 <prvAddNewTaskToReadyList+0x74>
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e634:	4a18      	ldr	r2, [pc, #96]	; (800e698 <prvAddNewTaskToReadyList+0xd4>)
 800e636:	6013      	str	r3, [r2, #0]
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e63c:	4613      	mov	r3, r2
 800e63e:	009b      	lsls	r3, r3, #2
 800e640:	4413      	add	r3, r2
 800e642:	009b      	lsls	r3, r3, #2
 800e644:	4a15      	ldr	r2, [pc, #84]	; (800e69c <prvAddNewTaskToReadyList+0xd8>)
 800e646:	441a      	add	r2, r3
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	3304      	adds	r3, #4
 800e64c:	4619      	mov	r1, r3
 800e64e:	4610      	mov	r0, r2
 800e650:	f7fe fda3 	bl	800d19a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e654:	f001 fbbe 	bl	800fdd4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e658:	4b0d      	ldr	r3, [pc, #52]	; (800e690 <prvAddNewTaskToReadyList+0xcc>)
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d00e      	beq.n	800e67e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e660:	4b0a      	ldr	r3, [pc, #40]	; (800e68c <prvAddNewTaskToReadyList+0xc8>)
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e66a:	429a      	cmp	r2, r3
 800e66c:	d207      	bcs.n	800e67e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e66e:	4b0c      	ldr	r3, [pc, #48]	; (800e6a0 <prvAddNewTaskToReadyList+0xdc>)
 800e670:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e674:	601a      	str	r2, [r3, #0]
 800e676:	f3bf 8f4f 	dsb	sy
 800e67a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e67e:	bf00      	nop
 800e680:	3708      	adds	r7, #8
 800e682:	46bd      	mov	sp, r7
 800e684:	bd80      	pop	{r7, pc}
 800e686:	bf00      	nop
 800e688:	2000374c 	.word	0x2000374c
 800e68c:	20003278 	.word	0x20003278
 800e690:	20003758 	.word	0x20003758
 800e694:	20003768 	.word	0x20003768
 800e698:	20003754 	.word	0x20003754
 800e69c:	2000327c 	.word	0x2000327c
 800e6a0:	e000ed04 	.word	0xe000ed04

0800e6a4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e6a4:	b580      	push	{r7, lr}
 800e6a6:	b084      	sub	sp, #16
 800e6a8:	af00      	add	r7, sp, #0
 800e6aa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e6ac:	2300      	movs	r3, #0
 800e6ae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d017      	beq.n	800e6e6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e6b6:	4b13      	ldr	r3, [pc, #76]	; (800e704 <vTaskDelay+0x60>)
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d00a      	beq.n	800e6d4 <vTaskDelay+0x30>
	__asm volatile
 800e6be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6c2:	f383 8811 	msr	BASEPRI, r3
 800e6c6:	f3bf 8f6f 	isb	sy
 800e6ca:	f3bf 8f4f 	dsb	sy
 800e6ce:	60bb      	str	r3, [r7, #8]
}
 800e6d0:	bf00      	nop
 800e6d2:	e7fe      	b.n	800e6d2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e6d4:	f000 f88c 	bl	800e7f0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e6d8:	2100      	movs	r1, #0
 800e6da:	6878      	ldr	r0, [r7, #4]
 800e6dc:	f000 fe7c 	bl	800f3d8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e6e0:	f000 f8cc 	bl	800e87c <xTaskResumeAll>
 800e6e4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d107      	bne.n	800e6fc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800e6ec:	4b06      	ldr	r3, [pc, #24]	; (800e708 <vTaskDelay+0x64>)
 800e6ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e6f2:	601a      	str	r2, [r3, #0]
 800e6f4:	f3bf 8f4f 	dsb	sy
 800e6f8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e6fc:	bf00      	nop
 800e6fe:	3710      	adds	r7, #16
 800e700:	46bd      	mov	sp, r7
 800e702:	bd80      	pop	{r7, pc}
 800e704:	20003774 	.word	0x20003774
 800e708:	e000ed04 	.word	0xe000ed04

0800e70c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e70c:	b580      	push	{r7, lr}
 800e70e:	b08a      	sub	sp, #40	; 0x28
 800e710:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e712:	2300      	movs	r3, #0
 800e714:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e716:	2300      	movs	r3, #0
 800e718:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e71a:	463a      	mov	r2, r7
 800e71c:	1d39      	adds	r1, r7, #4
 800e71e:	f107 0308 	add.w	r3, r7, #8
 800e722:	4618      	mov	r0, r3
 800e724:	f7fe fcd8 	bl	800d0d8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e728:	6839      	ldr	r1, [r7, #0]
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	68ba      	ldr	r2, [r7, #8]
 800e72e:	9202      	str	r2, [sp, #8]
 800e730:	9301      	str	r3, [sp, #4]
 800e732:	2300      	movs	r3, #0
 800e734:	9300      	str	r3, [sp, #0]
 800e736:	2300      	movs	r3, #0
 800e738:	460a      	mov	r2, r1
 800e73a:	4925      	ldr	r1, [pc, #148]	; (800e7d0 <vTaskStartScheduler+0xc4>)
 800e73c:	4825      	ldr	r0, [pc, #148]	; (800e7d4 <vTaskStartScheduler+0xc8>)
 800e73e:	f7ff fdf3 	bl	800e328 <xTaskCreateStatic>
 800e742:	4603      	mov	r3, r0
 800e744:	4a24      	ldr	r2, [pc, #144]	; (800e7d8 <vTaskStartScheduler+0xcc>)
 800e746:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e748:	4b23      	ldr	r3, [pc, #140]	; (800e7d8 <vTaskStartScheduler+0xcc>)
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d002      	beq.n	800e756 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e750:	2301      	movs	r3, #1
 800e752:	617b      	str	r3, [r7, #20]
 800e754:	e001      	b.n	800e75a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e756:	2300      	movs	r3, #0
 800e758:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e75a:	697b      	ldr	r3, [r7, #20]
 800e75c:	2b01      	cmp	r3, #1
 800e75e:	d102      	bne.n	800e766 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e760:	f000 fe8e 	bl	800f480 <xTimerCreateTimerTask>
 800e764:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e766:	697b      	ldr	r3, [r7, #20]
 800e768:	2b01      	cmp	r3, #1
 800e76a:	d11d      	bne.n	800e7a8 <vTaskStartScheduler+0x9c>
	__asm volatile
 800e76c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e770:	f383 8811 	msr	BASEPRI, r3
 800e774:	f3bf 8f6f 	isb	sy
 800e778:	f3bf 8f4f 	dsb	sy
 800e77c:	613b      	str	r3, [r7, #16]
}
 800e77e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e780:	4b16      	ldr	r3, [pc, #88]	; (800e7dc <vTaskStartScheduler+0xd0>)
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	335c      	adds	r3, #92	; 0x5c
 800e786:	4a16      	ldr	r2, [pc, #88]	; (800e7e0 <vTaskStartScheduler+0xd4>)
 800e788:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e78a:	4b16      	ldr	r3, [pc, #88]	; (800e7e4 <vTaskStartScheduler+0xd8>)
 800e78c:	f04f 32ff 	mov.w	r2, #4294967295
 800e790:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e792:	4b15      	ldr	r3, [pc, #84]	; (800e7e8 <vTaskStartScheduler+0xdc>)
 800e794:	2201      	movs	r2, #1
 800e796:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e798:	4b14      	ldr	r3, [pc, #80]	; (800e7ec <vTaskStartScheduler+0xe0>)
 800e79a:	2200      	movs	r2, #0
 800e79c:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800e79e:	f7f2 fba1 	bl	8000ee4 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e7a2:	f001 fa45 	bl	800fc30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e7a6:	e00e      	b.n	800e7c6 <vTaskStartScheduler+0xba>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e7a8:	697b      	ldr	r3, [r7, #20]
 800e7aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7ae:	d10a      	bne.n	800e7c6 <vTaskStartScheduler+0xba>
	__asm volatile
 800e7b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7b4:	f383 8811 	msr	BASEPRI, r3
 800e7b8:	f3bf 8f6f 	isb	sy
 800e7bc:	f3bf 8f4f 	dsb	sy
 800e7c0:	60fb      	str	r3, [r7, #12]
}
 800e7c2:	bf00      	nop
 800e7c4:	e7fe      	b.n	800e7c4 <vTaskStartScheduler+0xb8>
}
 800e7c6:	bf00      	nop
 800e7c8:	3718      	adds	r7, #24
 800e7ca:	46bd      	mov	sp, r7
 800e7cc:	bd80      	pop	{r7, pc}
 800e7ce:	bf00      	nop
 800e7d0:	080142e4 	.word	0x080142e4
 800e7d4:	0800eec1 	.word	0x0800eec1
 800e7d8:	20003770 	.word	0x20003770
 800e7dc:	20003278 	.word	0x20003278
 800e7e0:	20000094 	.word	0x20000094
 800e7e4:	2000376c 	.word	0x2000376c
 800e7e8:	20003758 	.word	0x20003758
 800e7ec:	20003750 	.word	0x20003750

0800e7f0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e7f0:	b480      	push	{r7}
 800e7f2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e7f4:	4b04      	ldr	r3, [pc, #16]	; (800e808 <vTaskSuspendAll+0x18>)
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	3301      	adds	r3, #1
 800e7fa:	4a03      	ldr	r2, [pc, #12]	; (800e808 <vTaskSuspendAll+0x18>)
 800e7fc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e7fe:	bf00      	nop
 800e800:	46bd      	mov	sp, r7
 800e802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e806:	4770      	bx	lr
 800e808:	20003774 	.word	0x20003774

0800e80c <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 800e80c:	b480      	push	{r7}
 800e80e:	b083      	sub	sp, #12
 800e810:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 800e812:	2300      	movs	r3, #0
 800e814:	603b      	str	r3, [r7, #0]
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 800e816:	4b14      	ldr	r3, [pc, #80]	; (800e868 <prvGetExpectedIdleTime+0x5c>)
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d001      	beq.n	800e822 <prvGetExpectedIdleTime+0x16>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 800e81e:	2301      	movs	r3, #1
 800e820:	603b      	str	r3, [r7, #0]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 800e822:	4b12      	ldr	r3, [pc, #72]	; (800e86c <prvGetExpectedIdleTime+0x60>)
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d002      	beq.n	800e832 <prvGetExpectedIdleTime+0x26>
		{
			xReturn = 0;
 800e82c:	2300      	movs	r3, #0
 800e82e:	607b      	str	r3, [r7, #4]
 800e830:	e012      	b.n	800e858 <prvGetExpectedIdleTime+0x4c>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 800e832:	4b0f      	ldr	r3, [pc, #60]	; (800e870 <prvGetExpectedIdleTime+0x64>)
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	2b01      	cmp	r3, #1
 800e838:	d902      	bls.n	800e840 <prvGetExpectedIdleTime+0x34>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 800e83a:	2300      	movs	r3, #0
 800e83c:	607b      	str	r3, [r7, #4]
 800e83e:	e00b      	b.n	800e858 <prvGetExpectedIdleTime+0x4c>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 800e840:	683b      	ldr	r3, [r7, #0]
 800e842:	2b00      	cmp	r3, #0
 800e844:	d002      	beq.n	800e84c <prvGetExpectedIdleTime+0x40>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 800e846:	2300      	movs	r3, #0
 800e848:	607b      	str	r3, [r7, #4]
 800e84a:	e005      	b.n	800e858 <prvGetExpectedIdleTime+0x4c>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 800e84c:	4b09      	ldr	r3, [pc, #36]	; (800e874 <prvGetExpectedIdleTime+0x68>)
 800e84e:	681a      	ldr	r2, [r3, #0]
 800e850:	4b09      	ldr	r3, [pc, #36]	; (800e878 <prvGetExpectedIdleTime+0x6c>)
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	1ad3      	subs	r3, r2, r3
 800e856:	607b      	str	r3, [r7, #4]
		}

		return xReturn;
 800e858:	687b      	ldr	r3, [r7, #4]
	}
 800e85a:	4618      	mov	r0, r3
 800e85c:	370c      	adds	r7, #12
 800e85e:	46bd      	mov	sp, r7
 800e860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e864:	4770      	bx	lr
 800e866:	bf00      	nop
 800e868:	20003754 	.word	0x20003754
 800e86c:	20003278 	.word	0x20003278
 800e870:	2000327c 	.word	0x2000327c
 800e874:	2000376c 	.word	0x2000376c
 800e878:	20003750 	.word	0x20003750

0800e87c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e87c:	b580      	push	{r7, lr}
 800e87e:	b084      	sub	sp, #16
 800e880:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e882:	2300      	movs	r3, #0
 800e884:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e886:	2300      	movs	r3, #0
 800e888:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e88a:	4b42      	ldr	r3, [pc, #264]	; (800e994 <xTaskResumeAll+0x118>)
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d10a      	bne.n	800e8a8 <xTaskResumeAll+0x2c>
	__asm volatile
 800e892:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e896:	f383 8811 	msr	BASEPRI, r3
 800e89a:	f3bf 8f6f 	isb	sy
 800e89e:	f3bf 8f4f 	dsb	sy
 800e8a2:	603b      	str	r3, [r7, #0]
}
 800e8a4:	bf00      	nop
 800e8a6:	e7fe      	b.n	800e8a6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e8a8:	f001 fa64 	bl	800fd74 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e8ac:	4b39      	ldr	r3, [pc, #228]	; (800e994 <xTaskResumeAll+0x118>)
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	3b01      	subs	r3, #1
 800e8b2:	4a38      	ldr	r2, [pc, #224]	; (800e994 <xTaskResumeAll+0x118>)
 800e8b4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e8b6:	4b37      	ldr	r3, [pc, #220]	; (800e994 <xTaskResumeAll+0x118>)
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d162      	bne.n	800e984 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e8be:	4b36      	ldr	r3, [pc, #216]	; (800e998 <xTaskResumeAll+0x11c>)
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	d05e      	beq.n	800e984 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e8c6:	e02f      	b.n	800e928 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e8c8:	4b34      	ldr	r3, [pc, #208]	; (800e99c <xTaskResumeAll+0x120>)
 800e8ca:	68db      	ldr	r3, [r3, #12]
 800e8cc:	68db      	ldr	r3, [r3, #12]
 800e8ce:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	3318      	adds	r3, #24
 800e8d4:	4618      	mov	r0, r3
 800e8d6:	f7fe fcbd 	bl	800d254 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	3304      	adds	r3, #4
 800e8de:	4618      	mov	r0, r3
 800e8e0:	f7fe fcb8 	bl	800d254 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e8e8:	4b2d      	ldr	r3, [pc, #180]	; (800e9a0 <xTaskResumeAll+0x124>)
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	429a      	cmp	r2, r3
 800e8ee:	d903      	bls.n	800e8f8 <xTaskResumeAll+0x7c>
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e8f4:	4a2a      	ldr	r2, [pc, #168]	; (800e9a0 <xTaskResumeAll+0x124>)
 800e8f6:	6013      	str	r3, [r2, #0]
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e8fc:	4613      	mov	r3, r2
 800e8fe:	009b      	lsls	r3, r3, #2
 800e900:	4413      	add	r3, r2
 800e902:	009b      	lsls	r3, r3, #2
 800e904:	4a27      	ldr	r2, [pc, #156]	; (800e9a4 <xTaskResumeAll+0x128>)
 800e906:	441a      	add	r2, r3
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	3304      	adds	r3, #4
 800e90c:	4619      	mov	r1, r3
 800e90e:	4610      	mov	r0, r2
 800e910:	f7fe fc43 	bl	800d19a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e914:	68fb      	ldr	r3, [r7, #12]
 800e916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e918:	4b23      	ldr	r3, [pc, #140]	; (800e9a8 <xTaskResumeAll+0x12c>)
 800e91a:	681b      	ldr	r3, [r3, #0]
 800e91c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e91e:	429a      	cmp	r2, r3
 800e920:	d302      	bcc.n	800e928 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800e922:	4b22      	ldr	r3, [pc, #136]	; (800e9ac <xTaskResumeAll+0x130>)
 800e924:	2201      	movs	r2, #1
 800e926:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e928:	4b1c      	ldr	r3, [pc, #112]	; (800e99c <xTaskResumeAll+0x120>)
 800e92a:	681b      	ldr	r3, [r3, #0]
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d1cb      	bne.n	800e8c8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	2b00      	cmp	r3, #0
 800e934:	d001      	beq.n	800e93a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e936:	f000 fba5 	bl	800f084 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e93a:	4b1d      	ldr	r3, [pc, #116]	; (800e9b0 <xTaskResumeAll+0x134>)
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	2b00      	cmp	r3, #0
 800e944:	d010      	beq.n	800e968 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e946:	f000 f847 	bl	800e9d8 <xTaskIncrementTick>
 800e94a:	4603      	mov	r3, r0
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d002      	beq.n	800e956 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800e950:	4b16      	ldr	r3, [pc, #88]	; (800e9ac <xTaskResumeAll+0x130>)
 800e952:	2201      	movs	r2, #1
 800e954:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	3b01      	subs	r3, #1
 800e95a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d1f1      	bne.n	800e946 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800e962:	4b13      	ldr	r3, [pc, #76]	; (800e9b0 <xTaskResumeAll+0x134>)
 800e964:	2200      	movs	r2, #0
 800e966:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e968:	4b10      	ldr	r3, [pc, #64]	; (800e9ac <xTaskResumeAll+0x130>)
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d009      	beq.n	800e984 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e970:	2301      	movs	r3, #1
 800e972:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e974:	4b0f      	ldr	r3, [pc, #60]	; (800e9b4 <xTaskResumeAll+0x138>)
 800e976:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e97a:	601a      	str	r2, [r3, #0]
 800e97c:	f3bf 8f4f 	dsb	sy
 800e980:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e984:	f001 fa26 	bl	800fdd4 <vPortExitCritical>

	return xAlreadyYielded;
 800e988:	68bb      	ldr	r3, [r7, #8]
}
 800e98a:	4618      	mov	r0, r3
 800e98c:	3710      	adds	r7, #16
 800e98e:	46bd      	mov	sp, r7
 800e990:	bd80      	pop	{r7, pc}
 800e992:	bf00      	nop
 800e994:	20003774 	.word	0x20003774
 800e998:	2000374c 	.word	0x2000374c
 800e99c:	2000370c 	.word	0x2000370c
 800e9a0:	20003754 	.word	0x20003754
 800e9a4:	2000327c 	.word	0x2000327c
 800e9a8:	20003278 	.word	0x20003278
 800e9ac:	20003760 	.word	0x20003760
 800e9b0:	2000375c 	.word	0x2000375c
 800e9b4:	e000ed04 	.word	0xe000ed04

0800e9b8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e9b8:	b480      	push	{r7}
 800e9ba:	b083      	sub	sp, #12
 800e9bc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e9be:	4b05      	ldr	r3, [pc, #20]	; (800e9d4 <xTaskGetTickCount+0x1c>)
 800e9c0:	681b      	ldr	r3, [r3, #0]
 800e9c2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e9c4:	687b      	ldr	r3, [r7, #4]
}
 800e9c6:	4618      	mov	r0, r3
 800e9c8:	370c      	adds	r7, #12
 800e9ca:	46bd      	mov	sp, r7
 800e9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d0:	4770      	bx	lr
 800e9d2:	bf00      	nop
 800e9d4:	20003750 	.word	0x20003750

0800e9d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e9d8:	b580      	push	{r7, lr}
 800e9da:	b086      	sub	sp, #24
 800e9dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e9de:	2300      	movs	r3, #0
 800e9e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e9e2:	4b4f      	ldr	r3, [pc, #316]	; (800eb20 <xTaskIncrementTick+0x148>)
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	f040 808f 	bne.w	800eb0a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e9ec:	4b4d      	ldr	r3, [pc, #308]	; (800eb24 <xTaskIncrementTick+0x14c>)
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	3301      	adds	r3, #1
 800e9f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e9f4:	4a4b      	ldr	r2, [pc, #300]	; (800eb24 <xTaskIncrementTick+0x14c>)
 800e9f6:	693b      	ldr	r3, [r7, #16]
 800e9f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e9fa:	693b      	ldr	r3, [r7, #16]
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d120      	bne.n	800ea42 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ea00:	4b49      	ldr	r3, [pc, #292]	; (800eb28 <xTaskIncrementTick+0x150>)
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d00a      	beq.n	800ea20 <xTaskIncrementTick+0x48>
	__asm volatile
 800ea0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea0e:	f383 8811 	msr	BASEPRI, r3
 800ea12:	f3bf 8f6f 	isb	sy
 800ea16:	f3bf 8f4f 	dsb	sy
 800ea1a:	603b      	str	r3, [r7, #0]
}
 800ea1c:	bf00      	nop
 800ea1e:	e7fe      	b.n	800ea1e <xTaskIncrementTick+0x46>
 800ea20:	4b41      	ldr	r3, [pc, #260]	; (800eb28 <xTaskIncrementTick+0x150>)
 800ea22:	681b      	ldr	r3, [r3, #0]
 800ea24:	60fb      	str	r3, [r7, #12]
 800ea26:	4b41      	ldr	r3, [pc, #260]	; (800eb2c <xTaskIncrementTick+0x154>)
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	4a3f      	ldr	r2, [pc, #252]	; (800eb28 <xTaskIncrementTick+0x150>)
 800ea2c:	6013      	str	r3, [r2, #0]
 800ea2e:	4a3f      	ldr	r2, [pc, #252]	; (800eb2c <xTaskIncrementTick+0x154>)
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	6013      	str	r3, [r2, #0]
 800ea34:	4b3e      	ldr	r3, [pc, #248]	; (800eb30 <xTaskIncrementTick+0x158>)
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	3301      	adds	r3, #1
 800ea3a:	4a3d      	ldr	r2, [pc, #244]	; (800eb30 <xTaskIncrementTick+0x158>)
 800ea3c:	6013      	str	r3, [r2, #0]
 800ea3e:	f000 fb21 	bl	800f084 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ea42:	4b3c      	ldr	r3, [pc, #240]	; (800eb34 <xTaskIncrementTick+0x15c>)
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	693a      	ldr	r2, [r7, #16]
 800ea48:	429a      	cmp	r2, r3
 800ea4a:	d349      	bcc.n	800eae0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ea4c:	4b36      	ldr	r3, [pc, #216]	; (800eb28 <xTaskIncrementTick+0x150>)
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d104      	bne.n	800ea60 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ea56:	4b37      	ldr	r3, [pc, #220]	; (800eb34 <xTaskIncrementTick+0x15c>)
 800ea58:	f04f 32ff 	mov.w	r2, #4294967295
 800ea5c:	601a      	str	r2, [r3, #0]
					break;
 800ea5e:	e03f      	b.n	800eae0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ea60:	4b31      	ldr	r3, [pc, #196]	; (800eb28 <xTaskIncrementTick+0x150>)
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	68db      	ldr	r3, [r3, #12]
 800ea66:	68db      	ldr	r3, [r3, #12]
 800ea68:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ea6a:	68bb      	ldr	r3, [r7, #8]
 800ea6c:	685b      	ldr	r3, [r3, #4]
 800ea6e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ea70:	693a      	ldr	r2, [r7, #16]
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	429a      	cmp	r2, r3
 800ea76:	d203      	bcs.n	800ea80 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ea78:	4a2e      	ldr	r2, [pc, #184]	; (800eb34 <xTaskIncrementTick+0x15c>)
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ea7e:	e02f      	b.n	800eae0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ea80:	68bb      	ldr	r3, [r7, #8]
 800ea82:	3304      	adds	r3, #4
 800ea84:	4618      	mov	r0, r3
 800ea86:	f7fe fbe5 	bl	800d254 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ea8a:	68bb      	ldr	r3, [r7, #8]
 800ea8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d004      	beq.n	800ea9c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ea92:	68bb      	ldr	r3, [r7, #8]
 800ea94:	3318      	adds	r3, #24
 800ea96:	4618      	mov	r0, r3
 800ea98:	f7fe fbdc 	bl	800d254 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ea9c:	68bb      	ldr	r3, [r7, #8]
 800ea9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eaa0:	4b25      	ldr	r3, [pc, #148]	; (800eb38 <xTaskIncrementTick+0x160>)
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	429a      	cmp	r2, r3
 800eaa6:	d903      	bls.n	800eab0 <xTaskIncrementTick+0xd8>
 800eaa8:	68bb      	ldr	r3, [r7, #8]
 800eaaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eaac:	4a22      	ldr	r2, [pc, #136]	; (800eb38 <xTaskIncrementTick+0x160>)
 800eaae:	6013      	str	r3, [r2, #0]
 800eab0:	68bb      	ldr	r3, [r7, #8]
 800eab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eab4:	4613      	mov	r3, r2
 800eab6:	009b      	lsls	r3, r3, #2
 800eab8:	4413      	add	r3, r2
 800eaba:	009b      	lsls	r3, r3, #2
 800eabc:	4a1f      	ldr	r2, [pc, #124]	; (800eb3c <xTaskIncrementTick+0x164>)
 800eabe:	441a      	add	r2, r3
 800eac0:	68bb      	ldr	r3, [r7, #8]
 800eac2:	3304      	adds	r3, #4
 800eac4:	4619      	mov	r1, r3
 800eac6:	4610      	mov	r0, r2
 800eac8:	f7fe fb67 	bl	800d19a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800eacc:	68bb      	ldr	r3, [r7, #8]
 800eace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ead0:	4b1b      	ldr	r3, [pc, #108]	; (800eb40 <xTaskIncrementTick+0x168>)
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ead6:	429a      	cmp	r2, r3
 800ead8:	d3b8      	bcc.n	800ea4c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800eada:	2301      	movs	r3, #1
 800eadc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800eade:	e7b5      	b.n	800ea4c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800eae0:	4b17      	ldr	r3, [pc, #92]	; (800eb40 <xTaskIncrementTick+0x168>)
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eae6:	4915      	ldr	r1, [pc, #84]	; (800eb3c <xTaskIncrementTick+0x164>)
 800eae8:	4613      	mov	r3, r2
 800eaea:	009b      	lsls	r3, r3, #2
 800eaec:	4413      	add	r3, r2
 800eaee:	009b      	lsls	r3, r3, #2
 800eaf0:	440b      	add	r3, r1
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	2b01      	cmp	r3, #1
 800eaf6:	d901      	bls.n	800eafc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800eaf8:	2301      	movs	r3, #1
 800eafa:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800eafc:	4b11      	ldr	r3, [pc, #68]	; (800eb44 <xTaskIncrementTick+0x16c>)
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d007      	beq.n	800eb14 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800eb04:	2301      	movs	r3, #1
 800eb06:	617b      	str	r3, [r7, #20]
 800eb08:	e004      	b.n	800eb14 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800eb0a:	4b0f      	ldr	r3, [pc, #60]	; (800eb48 <xTaskIncrementTick+0x170>)
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	3301      	adds	r3, #1
 800eb10:	4a0d      	ldr	r2, [pc, #52]	; (800eb48 <xTaskIncrementTick+0x170>)
 800eb12:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800eb14:	697b      	ldr	r3, [r7, #20]
}
 800eb16:	4618      	mov	r0, r3
 800eb18:	3718      	adds	r7, #24
 800eb1a:	46bd      	mov	sp, r7
 800eb1c:	bd80      	pop	{r7, pc}
 800eb1e:	bf00      	nop
 800eb20:	20003774 	.word	0x20003774
 800eb24:	20003750 	.word	0x20003750
 800eb28:	20003704 	.word	0x20003704
 800eb2c:	20003708 	.word	0x20003708
 800eb30:	20003764 	.word	0x20003764
 800eb34:	2000376c 	.word	0x2000376c
 800eb38:	20003754 	.word	0x20003754
 800eb3c:	2000327c 	.word	0x2000327c
 800eb40:	20003278 	.word	0x20003278
 800eb44:	20003760 	.word	0x20003760
 800eb48:	2000375c 	.word	0x2000375c

0800eb4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800eb4c:	b580      	push	{r7, lr}
 800eb4e:	b084      	sub	sp, #16
 800eb50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800eb52:	4b36      	ldr	r3, [pc, #216]	; (800ec2c <vTaskSwitchContext+0xe0>)
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	2b00      	cmp	r3, #0
 800eb58:	d003      	beq.n	800eb62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800eb5a:	4b35      	ldr	r3, [pc, #212]	; (800ec30 <vTaskSwitchContext+0xe4>)
 800eb5c:	2201      	movs	r2, #1
 800eb5e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800eb60:	e05f      	b.n	800ec22 <vTaskSwitchContext+0xd6>
		xYieldPending = pdFALSE;
 800eb62:	4b33      	ldr	r3, [pc, #204]	; (800ec30 <vTaskSwitchContext+0xe4>)
 800eb64:	2200      	movs	r2, #0
 800eb66:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800eb68:	f7f2 f9c6 	bl	8000ef8 <getRunTimeCounterValue>
 800eb6c:	4603      	mov	r3, r0
 800eb6e:	4a31      	ldr	r2, [pc, #196]	; (800ec34 <vTaskSwitchContext+0xe8>)
 800eb70:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800eb72:	4b30      	ldr	r3, [pc, #192]	; (800ec34 <vTaskSwitchContext+0xe8>)
 800eb74:	681a      	ldr	r2, [r3, #0]
 800eb76:	4b30      	ldr	r3, [pc, #192]	; (800ec38 <vTaskSwitchContext+0xec>)
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	429a      	cmp	r2, r3
 800eb7c:	d909      	bls.n	800eb92 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800eb7e:	4b2f      	ldr	r3, [pc, #188]	; (800ec3c <vTaskSwitchContext+0xf0>)
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800eb84:	4a2b      	ldr	r2, [pc, #172]	; (800ec34 <vTaskSwitchContext+0xe8>)
 800eb86:	6810      	ldr	r0, [r2, #0]
 800eb88:	4a2b      	ldr	r2, [pc, #172]	; (800ec38 <vTaskSwitchContext+0xec>)
 800eb8a:	6812      	ldr	r2, [r2, #0]
 800eb8c:	1a82      	subs	r2, r0, r2
 800eb8e:	440a      	add	r2, r1
 800eb90:	659a      	str	r2, [r3, #88]	; 0x58
			ulTaskSwitchedInTime = ulTotalRunTime;
 800eb92:	4b28      	ldr	r3, [pc, #160]	; (800ec34 <vTaskSwitchContext+0xe8>)
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	4a28      	ldr	r2, [pc, #160]	; (800ec38 <vTaskSwitchContext+0xec>)
 800eb98:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eb9a:	4b29      	ldr	r3, [pc, #164]	; (800ec40 <vTaskSwitchContext+0xf4>)
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	60fb      	str	r3, [r7, #12]
 800eba0:	e010      	b.n	800ebc4 <vTaskSwitchContext+0x78>
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	d10a      	bne.n	800ebbe <vTaskSwitchContext+0x72>
	__asm volatile
 800eba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebac:	f383 8811 	msr	BASEPRI, r3
 800ebb0:	f3bf 8f6f 	isb	sy
 800ebb4:	f3bf 8f4f 	dsb	sy
 800ebb8:	607b      	str	r3, [r7, #4]
}
 800ebba:	bf00      	nop
 800ebbc:	e7fe      	b.n	800ebbc <vTaskSwitchContext+0x70>
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	3b01      	subs	r3, #1
 800ebc2:	60fb      	str	r3, [r7, #12]
 800ebc4:	491f      	ldr	r1, [pc, #124]	; (800ec44 <vTaskSwitchContext+0xf8>)
 800ebc6:	68fa      	ldr	r2, [r7, #12]
 800ebc8:	4613      	mov	r3, r2
 800ebca:	009b      	lsls	r3, r3, #2
 800ebcc:	4413      	add	r3, r2
 800ebce:	009b      	lsls	r3, r3, #2
 800ebd0:	440b      	add	r3, r1
 800ebd2:	681b      	ldr	r3, [r3, #0]
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d0e4      	beq.n	800eba2 <vTaskSwitchContext+0x56>
 800ebd8:	68fa      	ldr	r2, [r7, #12]
 800ebda:	4613      	mov	r3, r2
 800ebdc:	009b      	lsls	r3, r3, #2
 800ebde:	4413      	add	r3, r2
 800ebe0:	009b      	lsls	r3, r3, #2
 800ebe2:	4a18      	ldr	r2, [pc, #96]	; (800ec44 <vTaskSwitchContext+0xf8>)
 800ebe4:	4413      	add	r3, r2
 800ebe6:	60bb      	str	r3, [r7, #8]
 800ebe8:	68bb      	ldr	r3, [r7, #8]
 800ebea:	685b      	ldr	r3, [r3, #4]
 800ebec:	685a      	ldr	r2, [r3, #4]
 800ebee:	68bb      	ldr	r3, [r7, #8]
 800ebf0:	605a      	str	r2, [r3, #4]
 800ebf2:	68bb      	ldr	r3, [r7, #8]
 800ebf4:	685a      	ldr	r2, [r3, #4]
 800ebf6:	68bb      	ldr	r3, [r7, #8]
 800ebf8:	3308      	adds	r3, #8
 800ebfa:	429a      	cmp	r2, r3
 800ebfc:	d104      	bne.n	800ec08 <vTaskSwitchContext+0xbc>
 800ebfe:	68bb      	ldr	r3, [r7, #8]
 800ec00:	685b      	ldr	r3, [r3, #4]
 800ec02:	685a      	ldr	r2, [r3, #4]
 800ec04:	68bb      	ldr	r3, [r7, #8]
 800ec06:	605a      	str	r2, [r3, #4]
 800ec08:	68bb      	ldr	r3, [r7, #8]
 800ec0a:	685b      	ldr	r3, [r3, #4]
 800ec0c:	68db      	ldr	r3, [r3, #12]
 800ec0e:	4a0b      	ldr	r2, [pc, #44]	; (800ec3c <vTaskSwitchContext+0xf0>)
 800ec10:	6013      	str	r3, [r2, #0]
 800ec12:	4a0b      	ldr	r2, [pc, #44]	; (800ec40 <vTaskSwitchContext+0xf4>)
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ec18:	4b08      	ldr	r3, [pc, #32]	; (800ec3c <vTaskSwitchContext+0xf0>)
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	335c      	adds	r3, #92	; 0x5c
 800ec1e:	4a0a      	ldr	r2, [pc, #40]	; (800ec48 <vTaskSwitchContext+0xfc>)
 800ec20:	6013      	str	r3, [r2, #0]
}
 800ec22:	bf00      	nop
 800ec24:	3710      	adds	r7, #16
 800ec26:	46bd      	mov	sp, r7
 800ec28:	bd80      	pop	{r7, pc}
 800ec2a:	bf00      	nop
 800ec2c:	20003774 	.word	0x20003774
 800ec30:	20003760 	.word	0x20003760
 800ec34:	2000377c 	.word	0x2000377c
 800ec38:	20003778 	.word	0x20003778
 800ec3c:	20003278 	.word	0x20003278
 800ec40:	20003754 	.word	0x20003754
 800ec44:	2000327c 	.word	0x2000327c
 800ec48:	20000094 	.word	0x20000094

0800ec4c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ec4c:	b580      	push	{r7, lr}
 800ec4e:	b084      	sub	sp, #16
 800ec50:	af00      	add	r7, sp, #0
 800ec52:	6078      	str	r0, [r7, #4]
 800ec54:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d10a      	bne.n	800ec72 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800ec5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec60:	f383 8811 	msr	BASEPRI, r3
 800ec64:	f3bf 8f6f 	isb	sy
 800ec68:	f3bf 8f4f 	dsb	sy
 800ec6c:	60fb      	str	r3, [r7, #12]
}
 800ec6e:	bf00      	nop
 800ec70:	e7fe      	b.n	800ec70 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ec72:	4b07      	ldr	r3, [pc, #28]	; (800ec90 <vTaskPlaceOnEventList+0x44>)
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	3318      	adds	r3, #24
 800ec78:	4619      	mov	r1, r3
 800ec7a:	6878      	ldr	r0, [r7, #4]
 800ec7c:	f7fe fab1 	bl	800d1e2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ec80:	2101      	movs	r1, #1
 800ec82:	6838      	ldr	r0, [r7, #0]
 800ec84:	f000 fba8 	bl	800f3d8 <prvAddCurrentTaskToDelayedList>
}
 800ec88:	bf00      	nop
 800ec8a:	3710      	adds	r7, #16
 800ec8c:	46bd      	mov	sp, r7
 800ec8e:	bd80      	pop	{r7, pc}
 800ec90:	20003278 	.word	0x20003278

0800ec94 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ec94:	b580      	push	{r7, lr}
 800ec96:	b086      	sub	sp, #24
 800ec98:	af00      	add	r7, sp, #0
 800ec9a:	60f8      	str	r0, [r7, #12]
 800ec9c:	60b9      	str	r1, [r7, #8]
 800ec9e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d10a      	bne.n	800ecbc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800eca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecaa:	f383 8811 	msr	BASEPRI, r3
 800ecae:	f3bf 8f6f 	isb	sy
 800ecb2:	f3bf 8f4f 	dsb	sy
 800ecb6:	617b      	str	r3, [r7, #20]
}
 800ecb8:	bf00      	nop
 800ecba:	e7fe      	b.n	800ecba <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ecbc:	4b0a      	ldr	r3, [pc, #40]	; (800ece8 <vTaskPlaceOnEventListRestricted+0x54>)
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	3318      	adds	r3, #24
 800ecc2:	4619      	mov	r1, r3
 800ecc4:	68f8      	ldr	r0, [r7, #12]
 800ecc6:	f7fe fa68 	bl	800d19a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d002      	beq.n	800ecd6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800ecd0:	f04f 33ff 	mov.w	r3, #4294967295
 800ecd4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ecd6:	6879      	ldr	r1, [r7, #4]
 800ecd8:	68b8      	ldr	r0, [r7, #8]
 800ecda:	f000 fb7d 	bl	800f3d8 <prvAddCurrentTaskToDelayedList>
	}
 800ecde:	bf00      	nop
 800ece0:	3718      	adds	r7, #24
 800ece2:	46bd      	mov	sp, r7
 800ece4:	bd80      	pop	{r7, pc}
 800ece6:	bf00      	nop
 800ece8:	20003278 	.word	0x20003278

0800ecec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ecec:	b580      	push	{r7, lr}
 800ecee:	b086      	sub	sp, #24
 800ecf0:	af00      	add	r7, sp, #0
 800ecf2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	68db      	ldr	r3, [r3, #12]
 800ecf8:	68db      	ldr	r3, [r3, #12]
 800ecfa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ecfc:	693b      	ldr	r3, [r7, #16]
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d10a      	bne.n	800ed18 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800ed02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed06:	f383 8811 	msr	BASEPRI, r3
 800ed0a:	f3bf 8f6f 	isb	sy
 800ed0e:	f3bf 8f4f 	dsb	sy
 800ed12:	60fb      	str	r3, [r7, #12]
}
 800ed14:	bf00      	nop
 800ed16:	e7fe      	b.n	800ed16 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ed18:	693b      	ldr	r3, [r7, #16]
 800ed1a:	3318      	adds	r3, #24
 800ed1c:	4618      	mov	r0, r3
 800ed1e:	f7fe fa99 	bl	800d254 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ed22:	4b1f      	ldr	r3, [pc, #124]	; (800eda0 <xTaskRemoveFromEventList+0xb4>)
 800ed24:	681b      	ldr	r3, [r3, #0]
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d11f      	bne.n	800ed6a <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ed2a:	693b      	ldr	r3, [r7, #16]
 800ed2c:	3304      	adds	r3, #4
 800ed2e:	4618      	mov	r0, r3
 800ed30:	f7fe fa90 	bl	800d254 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ed34:	693b      	ldr	r3, [r7, #16]
 800ed36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ed38:	4b1a      	ldr	r3, [pc, #104]	; (800eda4 <xTaskRemoveFromEventList+0xb8>)
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	429a      	cmp	r2, r3
 800ed3e:	d903      	bls.n	800ed48 <xTaskRemoveFromEventList+0x5c>
 800ed40:	693b      	ldr	r3, [r7, #16]
 800ed42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed44:	4a17      	ldr	r2, [pc, #92]	; (800eda4 <xTaskRemoveFromEventList+0xb8>)
 800ed46:	6013      	str	r3, [r2, #0]
 800ed48:	693b      	ldr	r3, [r7, #16]
 800ed4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ed4c:	4613      	mov	r3, r2
 800ed4e:	009b      	lsls	r3, r3, #2
 800ed50:	4413      	add	r3, r2
 800ed52:	009b      	lsls	r3, r3, #2
 800ed54:	4a14      	ldr	r2, [pc, #80]	; (800eda8 <xTaskRemoveFromEventList+0xbc>)
 800ed56:	441a      	add	r2, r3
 800ed58:	693b      	ldr	r3, [r7, #16]
 800ed5a:	3304      	adds	r3, #4
 800ed5c:	4619      	mov	r1, r3
 800ed5e:	4610      	mov	r0, r2
 800ed60:	f7fe fa1b 	bl	800d19a <vListInsertEnd>
			normally left unchanged, because it is automatically reset to a new
			value when the tick count equals xNextTaskUnblockTime.  However if
			tickless idling is used it might be more important to enter sleep mode
			at the earliest possible time - so reset xNextTaskUnblockTime here to
			ensure it is updated at the earliest possible time. */
			prvResetNextTaskUnblockTime();
 800ed64:	f000 f98e 	bl	800f084 <prvResetNextTaskUnblockTime>
 800ed68:	e005      	b.n	800ed76 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ed6a:	693b      	ldr	r3, [r7, #16]
 800ed6c:	3318      	adds	r3, #24
 800ed6e:	4619      	mov	r1, r3
 800ed70:	480e      	ldr	r0, [pc, #56]	; (800edac <xTaskRemoveFromEventList+0xc0>)
 800ed72:	f7fe fa12 	bl	800d19a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ed76:	693b      	ldr	r3, [r7, #16]
 800ed78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ed7a:	4b0d      	ldr	r3, [pc, #52]	; (800edb0 <xTaskRemoveFromEventList+0xc4>)
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed80:	429a      	cmp	r2, r3
 800ed82:	d905      	bls.n	800ed90 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ed84:	2301      	movs	r3, #1
 800ed86:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ed88:	4b0a      	ldr	r3, [pc, #40]	; (800edb4 <xTaskRemoveFromEventList+0xc8>)
 800ed8a:	2201      	movs	r2, #1
 800ed8c:	601a      	str	r2, [r3, #0]
 800ed8e:	e001      	b.n	800ed94 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800ed90:	2300      	movs	r3, #0
 800ed92:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ed94:	697b      	ldr	r3, [r7, #20]
}
 800ed96:	4618      	mov	r0, r3
 800ed98:	3718      	adds	r7, #24
 800ed9a:	46bd      	mov	sp, r7
 800ed9c:	bd80      	pop	{r7, pc}
 800ed9e:	bf00      	nop
 800eda0:	20003774 	.word	0x20003774
 800eda4:	20003754 	.word	0x20003754
 800eda8:	2000327c 	.word	0x2000327c
 800edac:	2000370c 	.word	0x2000370c
 800edb0:	20003278 	.word	0x20003278
 800edb4:	20003760 	.word	0x20003760

0800edb8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800edb8:	b480      	push	{r7}
 800edba:	b083      	sub	sp, #12
 800edbc:	af00      	add	r7, sp, #0
 800edbe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800edc0:	4b06      	ldr	r3, [pc, #24]	; (800eddc <vTaskInternalSetTimeOutState+0x24>)
 800edc2:	681a      	ldr	r2, [r3, #0]
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800edc8:	4b05      	ldr	r3, [pc, #20]	; (800ede0 <vTaskInternalSetTimeOutState+0x28>)
 800edca:	681a      	ldr	r2, [r3, #0]
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	605a      	str	r2, [r3, #4]
}
 800edd0:	bf00      	nop
 800edd2:	370c      	adds	r7, #12
 800edd4:	46bd      	mov	sp, r7
 800edd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edda:	4770      	bx	lr
 800eddc:	20003764 	.word	0x20003764
 800ede0:	20003750 	.word	0x20003750

0800ede4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ede4:	b580      	push	{r7, lr}
 800ede6:	b088      	sub	sp, #32
 800ede8:	af00      	add	r7, sp, #0
 800edea:	6078      	str	r0, [r7, #4]
 800edec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d10a      	bne.n	800ee0a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800edf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800edf8:	f383 8811 	msr	BASEPRI, r3
 800edfc:	f3bf 8f6f 	isb	sy
 800ee00:	f3bf 8f4f 	dsb	sy
 800ee04:	613b      	str	r3, [r7, #16]
}
 800ee06:	bf00      	nop
 800ee08:	e7fe      	b.n	800ee08 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ee0a:	683b      	ldr	r3, [r7, #0]
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d10a      	bne.n	800ee26 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800ee10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee14:	f383 8811 	msr	BASEPRI, r3
 800ee18:	f3bf 8f6f 	isb	sy
 800ee1c:	f3bf 8f4f 	dsb	sy
 800ee20:	60fb      	str	r3, [r7, #12]
}
 800ee22:	bf00      	nop
 800ee24:	e7fe      	b.n	800ee24 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800ee26:	f000 ffa5 	bl	800fd74 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ee2a:	4b1d      	ldr	r3, [pc, #116]	; (800eea0 <xTaskCheckForTimeOut+0xbc>)
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	685b      	ldr	r3, [r3, #4]
 800ee34:	69ba      	ldr	r2, [r7, #24]
 800ee36:	1ad3      	subs	r3, r2, r3
 800ee38:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ee3a:	683b      	ldr	r3, [r7, #0]
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee42:	d102      	bne.n	800ee4a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ee44:	2300      	movs	r3, #0
 800ee46:	61fb      	str	r3, [r7, #28]
 800ee48:	e023      	b.n	800ee92 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	681a      	ldr	r2, [r3, #0]
 800ee4e:	4b15      	ldr	r3, [pc, #84]	; (800eea4 <xTaskCheckForTimeOut+0xc0>)
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	429a      	cmp	r2, r3
 800ee54:	d007      	beq.n	800ee66 <xTaskCheckForTimeOut+0x82>
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	685b      	ldr	r3, [r3, #4]
 800ee5a:	69ba      	ldr	r2, [r7, #24]
 800ee5c:	429a      	cmp	r2, r3
 800ee5e:	d302      	bcc.n	800ee66 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ee60:	2301      	movs	r3, #1
 800ee62:	61fb      	str	r3, [r7, #28]
 800ee64:	e015      	b.n	800ee92 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ee66:	683b      	ldr	r3, [r7, #0]
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	697a      	ldr	r2, [r7, #20]
 800ee6c:	429a      	cmp	r2, r3
 800ee6e:	d20b      	bcs.n	800ee88 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ee70:	683b      	ldr	r3, [r7, #0]
 800ee72:	681a      	ldr	r2, [r3, #0]
 800ee74:	697b      	ldr	r3, [r7, #20]
 800ee76:	1ad2      	subs	r2, r2, r3
 800ee78:	683b      	ldr	r3, [r7, #0]
 800ee7a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ee7c:	6878      	ldr	r0, [r7, #4]
 800ee7e:	f7ff ff9b 	bl	800edb8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ee82:	2300      	movs	r3, #0
 800ee84:	61fb      	str	r3, [r7, #28]
 800ee86:	e004      	b.n	800ee92 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800ee88:	683b      	ldr	r3, [r7, #0]
 800ee8a:	2200      	movs	r2, #0
 800ee8c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ee8e:	2301      	movs	r3, #1
 800ee90:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ee92:	f000 ff9f 	bl	800fdd4 <vPortExitCritical>

	return xReturn;
 800ee96:	69fb      	ldr	r3, [r7, #28]
}
 800ee98:	4618      	mov	r0, r3
 800ee9a:	3720      	adds	r7, #32
 800ee9c:	46bd      	mov	sp, r7
 800ee9e:	bd80      	pop	{r7, pc}
 800eea0:	20003750 	.word	0x20003750
 800eea4:	20003764 	.word	0x20003764

0800eea8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800eea8:	b480      	push	{r7}
 800eeaa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800eeac:	4b03      	ldr	r3, [pc, #12]	; (800eebc <vTaskMissedYield+0x14>)
 800eeae:	2201      	movs	r2, #1
 800eeb0:	601a      	str	r2, [r3, #0]
}
 800eeb2:	bf00      	nop
 800eeb4:	46bd      	mov	sp, r7
 800eeb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeba:	4770      	bx	lr
 800eebc:	20003760 	.word	0x20003760

0800eec0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800eec0:	b580      	push	{r7, lr}
 800eec2:	b084      	sub	sp, #16
 800eec4:	af00      	add	r7, sp, #0
 800eec6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800eec8:	f000 f87a 	bl	800efc0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800eecc:	4b18      	ldr	r3, [pc, #96]	; (800ef30 <prvIdleTask+0x70>)
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	2b01      	cmp	r3, #1
 800eed2:	d907      	bls.n	800eee4 <prvIdleTask+0x24>
			{
				taskYIELD();
 800eed4:	4b17      	ldr	r3, [pc, #92]	; (800ef34 <prvIdleTask+0x74>)
 800eed6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eeda:	601a      	str	r2, [r3, #0]
 800eedc:	f3bf 8f4f 	dsb	sy
 800eee0:	f3bf 8f6f 	isb	sy
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 800eee4:	f7ff fc92 	bl	800e80c <prvGetExpectedIdleTime>
 800eee8:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800eeea:	68fb      	ldr	r3, [r7, #12]
 800eeec:	2b01      	cmp	r3, #1
 800eeee:	d9eb      	bls.n	800eec8 <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 800eef0:	f7ff fc7e 	bl	800e7f0 <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 800eef4:	4b10      	ldr	r3, [pc, #64]	; (800ef38 <prvIdleTask+0x78>)
 800eef6:	681a      	ldr	r2, [r3, #0]
 800eef8:	4b10      	ldr	r3, [pc, #64]	; (800ef3c <prvIdleTask+0x7c>)
 800eefa:	681b      	ldr	r3, [r3, #0]
 800eefc:	429a      	cmp	r2, r3
 800eefe:	d20a      	bcs.n	800ef16 <prvIdleTask+0x56>
	__asm volatile
 800ef00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef04:	f383 8811 	msr	BASEPRI, r3
 800ef08:	f3bf 8f6f 	isb	sy
 800ef0c:	f3bf 8f4f 	dsb	sy
 800ef10:	60bb      	str	r3, [r7, #8]
}
 800ef12:	bf00      	nop
 800ef14:	e7fe      	b.n	800ef14 <prvIdleTask+0x54>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 800ef16:	f7ff fc79 	bl	800e80c <prvGetExpectedIdleTime>
 800ef1a:	60f8      	str	r0, [r7, #12]
					/* Define the following macro to set xExpectedIdleTime to 0
					if the application does not want
					portSUPPRESS_TICKS_AND_SLEEP() to be called. */
					configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800ef1c:	68fb      	ldr	r3, [r7, #12]
 800ef1e:	2b01      	cmp	r3, #1
 800ef20:	d902      	bls.n	800ef28 <prvIdleTask+0x68>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 800ef22:	68f8      	ldr	r0, [r7, #12]
 800ef24:	f7f1 fff4 	bl	8000f10 <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 800ef28:	f7ff fca8 	bl	800e87c <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 800ef2c:	e7cc      	b.n	800eec8 <prvIdleTask+0x8>
 800ef2e:	bf00      	nop
 800ef30:	2000327c 	.word	0x2000327c
 800ef34:	e000ed04 	.word	0xe000ed04
 800ef38:	2000376c 	.word	0x2000376c
 800ef3c:	20003750 	.word	0x20003750

0800ef40 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ef40:	b580      	push	{r7, lr}
 800ef42:	b082      	sub	sp, #8
 800ef44:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ef46:	2300      	movs	r3, #0
 800ef48:	607b      	str	r3, [r7, #4]
 800ef4a:	e00c      	b.n	800ef66 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ef4c:	687a      	ldr	r2, [r7, #4]
 800ef4e:	4613      	mov	r3, r2
 800ef50:	009b      	lsls	r3, r3, #2
 800ef52:	4413      	add	r3, r2
 800ef54:	009b      	lsls	r3, r3, #2
 800ef56:	4a12      	ldr	r2, [pc, #72]	; (800efa0 <prvInitialiseTaskLists+0x60>)
 800ef58:	4413      	add	r3, r2
 800ef5a:	4618      	mov	r0, r3
 800ef5c:	f7fe f8f0 	bl	800d140 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	3301      	adds	r3, #1
 800ef64:	607b      	str	r3, [r7, #4]
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	2b37      	cmp	r3, #55	; 0x37
 800ef6a:	d9ef      	bls.n	800ef4c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ef6c:	480d      	ldr	r0, [pc, #52]	; (800efa4 <prvInitialiseTaskLists+0x64>)
 800ef6e:	f7fe f8e7 	bl	800d140 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ef72:	480d      	ldr	r0, [pc, #52]	; (800efa8 <prvInitialiseTaskLists+0x68>)
 800ef74:	f7fe f8e4 	bl	800d140 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ef78:	480c      	ldr	r0, [pc, #48]	; (800efac <prvInitialiseTaskLists+0x6c>)
 800ef7a:	f7fe f8e1 	bl	800d140 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ef7e:	480c      	ldr	r0, [pc, #48]	; (800efb0 <prvInitialiseTaskLists+0x70>)
 800ef80:	f7fe f8de 	bl	800d140 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ef84:	480b      	ldr	r0, [pc, #44]	; (800efb4 <prvInitialiseTaskLists+0x74>)
 800ef86:	f7fe f8db 	bl	800d140 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ef8a:	4b0b      	ldr	r3, [pc, #44]	; (800efb8 <prvInitialiseTaskLists+0x78>)
 800ef8c:	4a05      	ldr	r2, [pc, #20]	; (800efa4 <prvInitialiseTaskLists+0x64>)
 800ef8e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ef90:	4b0a      	ldr	r3, [pc, #40]	; (800efbc <prvInitialiseTaskLists+0x7c>)
 800ef92:	4a05      	ldr	r2, [pc, #20]	; (800efa8 <prvInitialiseTaskLists+0x68>)
 800ef94:	601a      	str	r2, [r3, #0]
}
 800ef96:	bf00      	nop
 800ef98:	3708      	adds	r7, #8
 800ef9a:	46bd      	mov	sp, r7
 800ef9c:	bd80      	pop	{r7, pc}
 800ef9e:	bf00      	nop
 800efa0:	2000327c 	.word	0x2000327c
 800efa4:	200036dc 	.word	0x200036dc
 800efa8:	200036f0 	.word	0x200036f0
 800efac:	2000370c 	.word	0x2000370c
 800efb0:	20003720 	.word	0x20003720
 800efb4:	20003738 	.word	0x20003738
 800efb8:	20003704 	.word	0x20003704
 800efbc:	20003708 	.word	0x20003708

0800efc0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800efc0:	b580      	push	{r7, lr}
 800efc2:	b082      	sub	sp, #8
 800efc4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800efc6:	e019      	b.n	800effc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800efc8:	f000 fed4 	bl	800fd74 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800efcc:	4b10      	ldr	r3, [pc, #64]	; (800f010 <prvCheckTasksWaitingTermination+0x50>)
 800efce:	68db      	ldr	r3, [r3, #12]
 800efd0:	68db      	ldr	r3, [r3, #12]
 800efd2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	3304      	adds	r3, #4
 800efd8:	4618      	mov	r0, r3
 800efda:	f7fe f93b 	bl	800d254 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800efde:	4b0d      	ldr	r3, [pc, #52]	; (800f014 <prvCheckTasksWaitingTermination+0x54>)
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	3b01      	subs	r3, #1
 800efe4:	4a0b      	ldr	r2, [pc, #44]	; (800f014 <prvCheckTasksWaitingTermination+0x54>)
 800efe6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800efe8:	4b0b      	ldr	r3, [pc, #44]	; (800f018 <prvCheckTasksWaitingTermination+0x58>)
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	3b01      	subs	r3, #1
 800efee:	4a0a      	ldr	r2, [pc, #40]	; (800f018 <prvCheckTasksWaitingTermination+0x58>)
 800eff0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800eff2:	f000 feef 	bl	800fdd4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800eff6:	6878      	ldr	r0, [r7, #4]
 800eff8:	f000 f810 	bl	800f01c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800effc:	4b06      	ldr	r3, [pc, #24]	; (800f018 <prvCheckTasksWaitingTermination+0x58>)
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	2b00      	cmp	r3, #0
 800f002:	d1e1      	bne.n	800efc8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800f004:	bf00      	nop
 800f006:	bf00      	nop
 800f008:	3708      	adds	r7, #8
 800f00a:	46bd      	mov	sp, r7
 800f00c:	bd80      	pop	{r7, pc}
 800f00e:	bf00      	nop
 800f010:	20003720 	.word	0x20003720
 800f014:	2000374c 	.word	0x2000374c
 800f018:	20003734 	.word	0x20003734

0800f01c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800f01c:	b580      	push	{r7, lr}
 800f01e:	b084      	sub	sp, #16
 800f020:	af00      	add	r7, sp, #0
 800f022:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	335c      	adds	r3, #92	; 0x5c
 800f028:	4618      	mov	r0, r3
 800f02a:	f002 ff4b 	bl	8011ec4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 800f034:	2b00      	cmp	r3, #0
 800f036:	d108      	bne.n	800f04a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f03c:	4618      	mov	r0, r3
 800f03e:	f001 f887 	bl	8010150 <vPortFree>
				vPortFree( pxTCB );
 800f042:	6878      	ldr	r0, [r7, #4]
 800f044:	f001 f884 	bl	8010150 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800f048:	e018      	b.n	800f07c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 800f050:	2b01      	cmp	r3, #1
 800f052:	d103      	bne.n	800f05c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800f054:	6878      	ldr	r0, [r7, #4]
 800f056:	f001 f87b 	bl	8010150 <vPortFree>
	}
 800f05a:	e00f      	b.n	800f07c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 800f062:	2b02      	cmp	r3, #2
 800f064:	d00a      	beq.n	800f07c <prvDeleteTCB+0x60>
	__asm volatile
 800f066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f06a:	f383 8811 	msr	BASEPRI, r3
 800f06e:	f3bf 8f6f 	isb	sy
 800f072:	f3bf 8f4f 	dsb	sy
 800f076:	60fb      	str	r3, [r7, #12]
}
 800f078:	bf00      	nop
 800f07a:	e7fe      	b.n	800f07a <prvDeleteTCB+0x5e>
	}
 800f07c:	bf00      	nop
 800f07e:	3710      	adds	r7, #16
 800f080:	46bd      	mov	sp, r7
 800f082:	bd80      	pop	{r7, pc}

0800f084 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800f084:	b480      	push	{r7}
 800f086:	b083      	sub	sp, #12
 800f088:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f08a:	4b0c      	ldr	r3, [pc, #48]	; (800f0bc <prvResetNextTaskUnblockTime+0x38>)
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	2b00      	cmp	r3, #0
 800f092:	d104      	bne.n	800f09e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800f094:	4b0a      	ldr	r3, [pc, #40]	; (800f0c0 <prvResetNextTaskUnblockTime+0x3c>)
 800f096:	f04f 32ff 	mov.w	r2, #4294967295
 800f09a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800f09c:	e008      	b.n	800f0b0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f09e:	4b07      	ldr	r3, [pc, #28]	; (800f0bc <prvResetNextTaskUnblockTime+0x38>)
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	68db      	ldr	r3, [r3, #12]
 800f0a4:	68db      	ldr	r3, [r3, #12]
 800f0a6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	685b      	ldr	r3, [r3, #4]
 800f0ac:	4a04      	ldr	r2, [pc, #16]	; (800f0c0 <prvResetNextTaskUnblockTime+0x3c>)
 800f0ae:	6013      	str	r3, [r2, #0]
}
 800f0b0:	bf00      	nop
 800f0b2:	370c      	adds	r7, #12
 800f0b4:	46bd      	mov	sp, r7
 800f0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0ba:	4770      	bx	lr
 800f0bc:	20003704 	.word	0x20003704
 800f0c0:	2000376c 	.word	0x2000376c

0800f0c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800f0c4:	b480      	push	{r7}
 800f0c6:	b083      	sub	sp, #12
 800f0c8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800f0ca:	4b0b      	ldr	r3, [pc, #44]	; (800f0f8 <xTaskGetSchedulerState+0x34>)
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d102      	bne.n	800f0d8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800f0d2:	2301      	movs	r3, #1
 800f0d4:	607b      	str	r3, [r7, #4]
 800f0d6:	e008      	b.n	800f0ea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f0d8:	4b08      	ldr	r3, [pc, #32]	; (800f0fc <xTaskGetSchedulerState+0x38>)
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d102      	bne.n	800f0e6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800f0e0:	2302      	movs	r3, #2
 800f0e2:	607b      	str	r3, [r7, #4]
 800f0e4:	e001      	b.n	800f0ea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800f0e6:	2300      	movs	r3, #0
 800f0e8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800f0ea:	687b      	ldr	r3, [r7, #4]
	}
 800f0ec:	4618      	mov	r0, r3
 800f0ee:	370c      	adds	r7, #12
 800f0f0:	46bd      	mov	sp, r7
 800f0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0f6:	4770      	bx	lr
 800f0f8:	20003758 	.word	0x20003758
 800f0fc:	20003774 	.word	0x20003774

0800f100 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800f100:	b580      	push	{r7, lr}
 800f102:	b084      	sub	sp, #16
 800f104:	af00      	add	r7, sp, #0
 800f106:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800f10c:	2300      	movs	r3, #0
 800f10e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	2b00      	cmp	r3, #0
 800f114:	d051      	beq.n	800f1ba <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800f116:	68bb      	ldr	r3, [r7, #8]
 800f118:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f11a:	4b2a      	ldr	r3, [pc, #168]	; (800f1c4 <xTaskPriorityInherit+0xc4>)
 800f11c:	681b      	ldr	r3, [r3, #0]
 800f11e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f120:	429a      	cmp	r2, r3
 800f122:	d241      	bcs.n	800f1a8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f124:	68bb      	ldr	r3, [r7, #8]
 800f126:	699b      	ldr	r3, [r3, #24]
 800f128:	2b00      	cmp	r3, #0
 800f12a:	db06      	blt.n	800f13a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f12c:	4b25      	ldr	r3, [pc, #148]	; (800f1c4 <xTaskPriorityInherit+0xc4>)
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f132:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f136:	68bb      	ldr	r3, [r7, #8]
 800f138:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800f13a:	68bb      	ldr	r3, [r7, #8]
 800f13c:	6959      	ldr	r1, [r3, #20]
 800f13e:	68bb      	ldr	r3, [r7, #8]
 800f140:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f142:	4613      	mov	r3, r2
 800f144:	009b      	lsls	r3, r3, #2
 800f146:	4413      	add	r3, r2
 800f148:	009b      	lsls	r3, r3, #2
 800f14a:	4a1f      	ldr	r2, [pc, #124]	; (800f1c8 <xTaskPriorityInherit+0xc8>)
 800f14c:	4413      	add	r3, r2
 800f14e:	4299      	cmp	r1, r3
 800f150:	d122      	bne.n	800f198 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f152:	68bb      	ldr	r3, [r7, #8]
 800f154:	3304      	adds	r3, #4
 800f156:	4618      	mov	r0, r3
 800f158:	f7fe f87c 	bl	800d254 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f15c:	4b19      	ldr	r3, [pc, #100]	; (800f1c4 <xTaskPriorityInherit+0xc4>)
 800f15e:	681b      	ldr	r3, [r3, #0]
 800f160:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f162:	68bb      	ldr	r3, [r7, #8]
 800f164:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800f166:	68bb      	ldr	r3, [r7, #8]
 800f168:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f16a:	4b18      	ldr	r3, [pc, #96]	; (800f1cc <xTaskPriorityInherit+0xcc>)
 800f16c:	681b      	ldr	r3, [r3, #0]
 800f16e:	429a      	cmp	r2, r3
 800f170:	d903      	bls.n	800f17a <xTaskPriorityInherit+0x7a>
 800f172:	68bb      	ldr	r3, [r7, #8]
 800f174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f176:	4a15      	ldr	r2, [pc, #84]	; (800f1cc <xTaskPriorityInherit+0xcc>)
 800f178:	6013      	str	r3, [r2, #0]
 800f17a:	68bb      	ldr	r3, [r7, #8]
 800f17c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f17e:	4613      	mov	r3, r2
 800f180:	009b      	lsls	r3, r3, #2
 800f182:	4413      	add	r3, r2
 800f184:	009b      	lsls	r3, r3, #2
 800f186:	4a10      	ldr	r2, [pc, #64]	; (800f1c8 <xTaskPriorityInherit+0xc8>)
 800f188:	441a      	add	r2, r3
 800f18a:	68bb      	ldr	r3, [r7, #8]
 800f18c:	3304      	adds	r3, #4
 800f18e:	4619      	mov	r1, r3
 800f190:	4610      	mov	r0, r2
 800f192:	f7fe f802 	bl	800d19a <vListInsertEnd>
 800f196:	e004      	b.n	800f1a2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f198:	4b0a      	ldr	r3, [pc, #40]	; (800f1c4 <xTaskPriorityInherit+0xc4>)
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f19e:	68bb      	ldr	r3, [r7, #8]
 800f1a0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800f1a2:	2301      	movs	r3, #1
 800f1a4:	60fb      	str	r3, [r7, #12]
 800f1a6:	e008      	b.n	800f1ba <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800f1a8:	68bb      	ldr	r3, [r7, #8]
 800f1aa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800f1ac:	4b05      	ldr	r3, [pc, #20]	; (800f1c4 <xTaskPriorityInherit+0xc4>)
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f1b2:	429a      	cmp	r2, r3
 800f1b4:	d201      	bcs.n	800f1ba <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800f1b6:	2301      	movs	r3, #1
 800f1b8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f1ba:	68fb      	ldr	r3, [r7, #12]
	}
 800f1bc:	4618      	mov	r0, r3
 800f1be:	3710      	adds	r7, #16
 800f1c0:	46bd      	mov	sp, r7
 800f1c2:	bd80      	pop	{r7, pc}
 800f1c4:	20003278 	.word	0x20003278
 800f1c8:	2000327c 	.word	0x2000327c
 800f1cc:	20003754 	.word	0x20003754

0800f1d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f1d0:	b580      	push	{r7, lr}
 800f1d2:	b086      	sub	sp, #24
 800f1d4:	af00      	add	r7, sp, #0
 800f1d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f1dc:	2300      	movs	r3, #0
 800f1de:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d056      	beq.n	800f294 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f1e6:	4b2e      	ldr	r3, [pc, #184]	; (800f2a0 <xTaskPriorityDisinherit+0xd0>)
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	693a      	ldr	r2, [r7, #16]
 800f1ec:	429a      	cmp	r2, r3
 800f1ee:	d00a      	beq.n	800f206 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800f1f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1f4:	f383 8811 	msr	BASEPRI, r3
 800f1f8:	f3bf 8f6f 	isb	sy
 800f1fc:	f3bf 8f4f 	dsb	sy
 800f200:	60fb      	str	r3, [r7, #12]
}
 800f202:	bf00      	nop
 800f204:	e7fe      	b.n	800f204 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800f206:	693b      	ldr	r3, [r7, #16]
 800f208:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d10a      	bne.n	800f224 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800f20e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f212:	f383 8811 	msr	BASEPRI, r3
 800f216:	f3bf 8f6f 	isb	sy
 800f21a:	f3bf 8f4f 	dsb	sy
 800f21e:	60bb      	str	r3, [r7, #8]
}
 800f220:	bf00      	nop
 800f222:	e7fe      	b.n	800f222 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800f224:	693b      	ldr	r3, [r7, #16]
 800f226:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f228:	1e5a      	subs	r2, r3, #1
 800f22a:	693b      	ldr	r3, [r7, #16]
 800f22c:	655a      	str	r2, [r3, #84]	; 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f22e:	693b      	ldr	r3, [r7, #16]
 800f230:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f232:	693b      	ldr	r3, [r7, #16]
 800f234:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f236:	429a      	cmp	r2, r3
 800f238:	d02c      	beq.n	800f294 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f23a:	693b      	ldr	r3, [r7, #16]
 800f23c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d128      	bne.n	800f294 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f242:	693b      	ldr	r3, [r7, #16]
 800f244:	3304      	adds	r3, #4
 800f246:	4618      	mov	r0, r3
 800f248:	f7fe f804 	bl	800d254 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f24c:	693b      	ldr	r3, [r7, #16]
 800f24e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800f250:	693b      	ldr	r3, [r7, #16]
 800f252:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f254:	693b      	ldr	r3, [r7, #16]
 800f256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f258:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f25c:	693b      	ldr	r3, [r7, #16]
 800f25e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f260:	693b      	ldr	r3, [r7, #16]
 800f262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f264:	4b0f      	ldr	r3, [pc, #60]	; (800f2a4 <xTaskPriorityDisinherit+0xd4>)
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	429a      	cmp	r2, r3
 800f26a:	d903      	bls.n	800f274 <xTaskPriorityDisinherit+0xa4>
 800f26c:	693b      	ldr	r3, [r7, #16]
 800f26e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f270:	4a0c      	ldr	r2, [pc, #48]	; (800f2a4 <xTaskPriorityDisinherit+0xd4>)
 800f272:	6013      	str	r3, [r2, #0]
 800f274:	693b      	ldr	r3, [r7, #16]
 800f276:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f278:	4613      	mov	r3, r2
 800f27a:	009b      	lsls	r3, r3, #2
 800f27c:	4413      	add	r3, r2
 800f27e:	009b      	lsls	r3, r3, #2
 800f280:	4a09      	ldr	r2, [pc, #36]	; (800f2a8 <xTaskPriorityDisinherit+0xd8>)
 800f282:	441a      	add	r2, r3
 800f284:	693b      	ldr	r3, [r7, #16]
 800f286:	3304      	adds	r3, #4
 800f288:	4619      	mov	r1, r3
 800f28a:	4610      	mov	r0, r2
 800f28c:	f7fd ff85 	bl	800d19a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f290:	2301      	movs	r3, #1
 800f292:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f294:	697b      	ldr	r3, [r7, #20]
	}
 800f296:	4618      	mov	r0, r3
 800f298:	3718      	adds	r7, #24
 800f29a:	46bd      	mov	sp, r7
 800f29c:	bd80      	pop	{r7, pc}
 800f29e:	bf00      	nop
 800f2a0:	20003278 	.word	0x20003278
 800f2a4:	20003754 	.word	0x20003754
 800f2a8:	2000327c 	.word	0x2000327c

0800f2ac <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800f2ac:	b580      	push	{r7, lr}
 800f2ae:	b088      	sub	sp, #32
 800f2b0:	af00      	add	r7, sp, #0
 800f2b2:	6078      	str	r0, [r7, #4]
 800f2b4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800f2ba:	2301      	movs	r3, #1
 800f2bc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d06a      	beq.n	800f39a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800f2c4:	69bb      	ldr	r3, [r7, #24]
 800f2c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	d10a      	bne.n	800f2e2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800f2cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2d0:	f383 8811 	msr	BASEPRI, r3
 800f2d4:	f3bf 8f6f 	isb	sy
 800f2d8:	f3bf 8f4f 	dsb	sy
 800f2dc:	60fb      	str	r3, [r7, #12]
}
 800f2de:	bf00      	nop
 800f2e0:	e7fe      	b.n	800f2e0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800f2e2:	69bb      	ldr	r3, [r7, #24]
 800f2e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f2e6:	683a      	ldr	r2, [r7, #0]
 800f2e8:	429a      	cmp	r2, r3
 800f2ea:	d902      	bls.n	800f2f2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800f2ec:	683b      	ldr	r3, [r7, #0]
 800f2ee:	61fb      	str	r3, [r7, #28]
 800f2f0:	e002      	b.n	800f2f8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800f2f2:	69bb      	ldr	r3, [r7, #24]
 800f2f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f2f6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800f2f8:	69bb      	ldr	r3, [r7, #24]
 800f2fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f2fc:	69fa      	ldr	r2, [r7, #28]
 800f2fe:	429a      	cmp	r2, r3
 800f300:	d04b      	beq.n	800f39a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800f302:	69bb      	ldr	r3, [r7, #24]
 800f304:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f306:	697a      	ldr	r2, [r7, #20]
 800f308:	429a      	cmp	r2, r3
 800f30a:	d146      	bne.n	800f39a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800f30c:	4b25      	ldr	r3, [pc, #148]	; (800f3a4 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800f30e:	681b      	ldr	r3, [r3, #0]
 800f310:	69ba      	ldr	r2, [r7, #24]
 800f312:	429a      	cmp	r2, r3
 800f314:	d10a      	bne.n	800f32c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800f316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f31a:	f383 8811 	msr	BASEPRI, r3
 800f31e:	f3bf 8f6f 	isb	sy
 800f322:	f3bf 8f4f 	dsb	sy
 800f326:	60bb      	str	r3, [r7, #8]
}
 800f328:	bf00      	nop
 800f32a:	e7fe      	b.n	800f32a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800f32c:	69bb      	ldr	r3, [r7, #24]
 800f32e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f330:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800f332:	69bb      	ldr	r3, [r7, #24]
 800f334:	69fa      	ldr	r2, [r7, #28]
 800f336:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f338:	69bb      	ldr	r3, [r7, #24]
 800f33a:	699b      	ldr	r3, [r3, #24]
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	db04      	blt.n	800f34a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f340:	69fb      	ldr	r3, [r7, #28]
 800f342:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f346:	69bb      	ldr	r3, [r7, #24]
 800f348:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f34a:	69bb      	ldr	r3, [r7, #24]
 800f34c:	6959      	ldr	r1, [r3, #20]
 800f34e:	693a      	ldr	r2, [r7, #16]
 800f350:	4613      	mov	r3, r2
 800f352:	009b      	lsls	r3, r3, #2
 800f354:	4413      	add	r3, r2
 800f356:	009b      	lsls	r3, r3, #2
 800f358:	4a13      	ldr	r2, [pc, #76]	; (800f3a8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800f35a:	4413      	add	r3, r2
 800f35c:	4299      	cmp	r1, r3
 800f35e:	d11c      	bne.n	800f39a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f360:	69bb      	ldr	r3, [r7, #24]
 800f362:	3304      	adds	r3, #4
 800f364:	4618      	mov	r0, r3
 800f366:	f7fd ff75 	bl	800d254 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800f36a:	69bb      	ldr	r3, [r7, #24]
 800f36c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f36e:	4b0f      	ldr	r3, [pc, #60]	; (800f3ac <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f370:	681b      	ldr	r3, [r3, #0]
 800f372:	429a      	cmp	r2, r3
 800f374:	d903      	bls.n	800f37e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800f376:	69bb      	ldr	r3, [r7, #24]
 800f378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f37a:	4a0c      	ldr	r2, [pc, #48]	; (800f3ac <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f37c:	6013      	str	r3, [r2, #0]
 800f37e:	69bb      	ldr	r3, [r7, #24]
 800f380:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f382:	4613      	mov	r3, r2
 800f384:	009b      	lsls	r3, r3, #2
 800f386:	4413      	add	r3, r2
 800f388:	009b      	lsls	r3, r3, #2
 800f38a:	4a07      	ldr	r2, [pc, #28]	; (800f3a8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800f38c:	441a      	add	r2, r3
 800f38e:	69bb      	ldr	r3, [r7, #24]
 800f390:	3304      	adds	r3, #4
 800f392:	4619      	mov	r1, r3
 800f394:	4610      	mov	r0, r2
 800f396:	f7fd ff00 	bl	800d19a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f39a:	bf00      	nop
 800f39c:	3720      	adds	r7, #32
 800f39e:	46bd      	mov	sp, r7
 800f3a0:	bd80      	pop	{r7, pc}
 800f3a2:	bf00      	nop
 800f3a4:	20003278 	.word	0x20003278
 800f3a8:	2000327c 	.word	0x2000327c
 800f3ac:	20003754 	.word	0x20003754

0800f3b0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800f3b0:	b480      	push	{r7}
 800f3b2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800f3b4:	4b07      	ldr	r3, [pc, #28]	; (800f3d4 <pvTaskIncrementMutexHeldCount+0x24>)
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d004      	beq.n	800f3c6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800f3bc:	4b05      	ldr	r3, [pc, #20]	; (800f3d4 <pvTaskIncrementMutexHeldCount+0x24>)
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f3c2:	3201      	adds	r2, #1
 800f3c4:	655a      	str	r2, [r3, #84]	; 0x54
		}

		return pxCurrentTCB;
 800f3c6:	4b03      	ldr	r3, [pc, #12]	; (800f3d4 <pvTaskIncrementMutexHeldCount+0x24>)
 800f3c8:	681b      	ldr	r3, [r3, #0]
	}
 800f3ca:	4618      	mov	r0, r3
 800f3cc:	46bd      	mov	sp, r7
 800f3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3d2:	4770      	bx	lr
 800f3d4:	20003278 	.word	0x20003278

0800f3d8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f3d8:	b580      	push	{r7, lr}
 800f3da:	b084      	sub	sp, #16
 800f3dc:	af00      	add	r7, sp, #0
 800f3de:	6078      	str	r0, [r7, #4]
 800f3e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f3e2:	4b21      	ldr	r3, [pc, #132]	; (800f468 <prvAddCurrentTaskToDelayedList+0x90>)
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f3e8:	4b20      	ldr	r3, [pc, #128]	; (800f46c <prvAddCurrentTaskToDelayedList+0x94>)
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	3304      	adds	r3, #4
 800f3ee:	4618      	mov	r0, r3
 800f3f0:	f7fd ff30 	bl	800d254 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3fa:	d10a      	bne.n	800f412 <prvAddCurrentTaskToDelayedList+0x3a>
 800f3fc:	683b      	ldr	r3, [r7, #0]
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d007      	beq.n	800f412 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f402:	4b1a      	ldr	r3, [pc, #104]	; (800f46c <prvAddCurrentTaskToDelayedList+0x94>)
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	3304      	adds	r3, #4
 800f408:	4619      	mov	r1, r3
 800f40a:	4819      	ldr	r0, [pc, #100]	; (800f470 <prvAddCurrentTaskToDelayedList+0x98>)
 800f40c:	f7fd fec5 	bl	800d19a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f410:	e026      	b.n	800f460 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f412:	68fa      	ldr	r2, [r7, #12]
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	4413      	add	r3, r2
 800f418:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f41a:	4b14      	ldr	r3, [pc, #80]	; (800f46c <prvAddCurrentTaskToDelayedList+0x94>)
 800f41c:	681b      	ldr	r3, [r3, #0]
 800f41e:	68ba      	ldr	r2, [r7, #8]
 800f420:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f422:	68ba      	ldr	r2, [r7, #8]
 800f424:	68fb      	ldr	r3, [r7, #12]
 800f426:	429a      	cmp	r2, r3
 800f428:	d209      	bcs.n	800f43e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f42a:	4b12      	ldr	r3, [pc, #72]	; (800f474 <prvAddCurrentTaskToDelayedList+0x9c>)
 800f42c:	681a      	ldr	r2, [r3, #0]
 800f42e:	4b0f      	ldr	r3, [pc, #60]	; (800f46c <prvAddCurrentTaskToDelayedList+0x94>)
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	3304      	adds	r3, #4
 800f434:	4619      	mov	r1, r3
 800f436:	4610      	mov	r0, r2
 800f438:	f7fd fed3 	bl	800d1e2 <vListInsert>
}
 800f43c:	e010      	b.n	800f460 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f43e:	4b0e      	ldr	r3, [pc, #56]	; (800f478 <prvAddCurrentTaskToDelayedList+0xa0>)
 800f440:	681a      	ldr	r2, [r3, #0]
 800f442:	4b0a      	ldr	r3, [pc, #40]	; (800f46c <prvAddCurrentTaskToDelayedList+0x94>)
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	3304      	adds	r3, #4
 800f448:	4619      	mov	r1, r3
 800f44a:	4610      	mov	r0, r2
 800f44c:	f7fd fec9 	bl	800d1e2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f450:	4b0a      	ldr	r3, [pc, #40]	; (800f47c <prvAddCurrentTaskToDelayedList+0xa4>)
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	68ba      	ldr	r2, [r7, #8]
 800f456:	429a      	cmp	r2, r3
 800f458:	d202      	bcs.n	800f460 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800f45a:	4a08      	ldr	r2, [pc, #32]	; (800f47c <prvAddCurrentTaskToDelayedList+0xa4>)
 800f45c:	68bb      	ldr	r3, [r7, #8]
 800f45e:	6013      	str	r3, [r2, #0]
}
 800f460:	bf00      	nop
 800f462:	3710      	adds	r7, #16
 800f464:	46bd      	mov	sp, r7
 800f466:	bd80      	pop	{r7, pc}
 800f468:	20003750 	.word	0x20003750
 800f46c:	20003278 	.word	0x20003278
 800f470:	20003738 	.word	0x20003738
 800f474:	20003708 	.word	0x20003708
 800f478:	20003704 	.word	0x20003704
 800f47c:	2000376c 	.word	0x2000376c

0800f480 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800f480:	b580      	push	{r7, lr}
 800f482:	b08a      	sub	sp, #40	; 0x28
 800f484:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800f486:	2300      	movs	r3, #0
 800f488:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800f48a:	f000 fb07 	bl	800fa9c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800f48e:	4b1c      	ldr	r3, [pc, #112]	; (800f500 <xTimerCreateTimerTask+0x80>)
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	2b00      	cmp	r3, #0
 800f494:	d021      	beq.n	800f4da <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f496:	2300      	movs	r3, #0
 800f498:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f49a:	2300      	movs	r3, #0
 800f49c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f49e:	1d3a      	adds	r2, r7, #4
 800f4a0:	f107 0108 	add.w	r1, r7, #8
 800f4a4:	f107 030c 	add.w	r3, r7, #12
 800f4a8:	4618      	mov	r0, r3
 800f4aa:	f7fd fe2f 	bl	800d10c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f4ae:	6879      	ldr	r1, [r7, #4]
 800f4b0:	68bb      	ldr	r3, [r7, #8]
 800f4b2:	68fa      	ldr	r2, [r7, #12]
 800f4b4:	9202      	str	r2, [sp, #8]
 800f4b6:	9301      	str	r3, [sp, #4]
 800f4b8:	2302      	movs	r3, #2
 800f4ba:	9300      	str	r3, [sp, #0]
 800f4bc:	2300      	movs	r3, #0
 800f4be:	460a      	mov	r2, r1
 800f4c0:	4910      	ldr	r1, [pc, #64]	; (800f504 <xTimerCreateTimerTask+0x84>)
 800f4c2:	4811      	ldr	r0, [pc, #68]	; (800f508 <xTimerCreateTimerTask+0x88>)
 800f4c4:	f7fe ff30 	bl	800e328 <xTaskCreateStatic>
 800f4c8:	4603      	mov	r3, r0
 800f4ca:	4a10      	ldr	r2, [pc, #64]	; (800f50c <xTimerCreateTimerTask+0x8c>)
 800f4cc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800f4ce:	4b0f      	ldr	r3, [pc, #60]	; (800f50c <xTimerCreateTimerTask+0x8c>)
 800f4d0:	681b      	ldr	r3, [r3, #0]
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d001      	beq.n	800f4da <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800f4d6:	2301      	movs	r3, #1
 800f4d8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800f4da:	697b      	ldr	r3, [r7, #20]
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d10a      	bne.n	800f4f6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800f4e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4e4:	f383 8811 	msr	BASEPRI, r3
 800f4e8:	f3bf 8f6f 	isb	sy
 800f4ec:	f3bf 8f4f 	dsb	sy
 800f4f0:	613b      	str	r3, [r7, #16]
}
 800f4f2:	bf00      	nop
 800f4f4:	e7fe      	b.n	800f4f4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800f4f6:	697b      	ldr	r3, [r7, #20]
}
 800f4f8:	4618      	mov	r0, r3
 800f4fa:	3718      	adds	r7, #24
 800f4fc:	46bd      	mov	sp, r7
 800f4fe:	bd80      	pop	{r7, pc}
 800f500:	200037b0 	.word	0x200037b0
 800f504:	08014314 	.word	0x08014314
 800f508:	0800f645 	.word	0x0800f645
 800f50c:	200037b4 	.word	0x200037b4

0800f510 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800f510:	b580      	push	{r7, lr}
 800f512:	b08a      	sub	sp, #40	; 0x28
 800f514:	af00      	add	r7, sp, #0
 800f516:	60f8      	str	r0, [r7, #12]
 800f518:	60b9      	str	r1, [r7, #8]
 800f51a:	607a      	str	r2, [r7, #4]
 800f51c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800f51e:	2300      	movs	r3, #0
 800f520:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	2b00      	cmp	r3, #0
 800f526:	d10a      	bne.n	800f53e <xTimerGenericCommand+0x2e>
	__asm volatile
 800f528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f52c:	f383 8811 	msr	BASEPRI, r3
 800f530:	f3bf 8f6f 	isb	sy
 800f534:	f3bf 8f4f 	dsb	sy
 800f538:	623b      	str	r3, [r7, #32]
}
 800f53a:	bf00      	nop
 800f53c:	e7fe      	b.n	800f53c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800f53e:	4b1a      	ldr	r3, [pc, #104]	; (800f5a8 <xTimerGenericCommand+0x98>)
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	2b00      	cmp	r3, #0
 800f544:	d02a      	beq.n	800f59c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800f546:	68bb      	ldr	r3, [r7, #8]
 800f548:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800f54e:	68fb      	ldr	r3, [r7, #12]
 800f550:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800f552:	68bb      	ldr	r3, [r7, #8]
 800f554:	2b05      	cmp	r3, #5
 800f556:	dc18      	bgt.n	800f58a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800f558:	f7ff fdb4 	bl	800f0c4 <xTaskGetSchedulerState>
 800f55c:	4603      	mov	r3, r0
 800f55e:	2b02      	cmp	r3, #2
 800f560:	d109      	bne.n	800f576 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800f562:	4b11      	ldr	r3, [pc, #68]	; (800f5a8 <xTimerGenericCommand+0x98>)
 800f564:	6818      	ldr	r0, [r3, #0]
 800f566:	f107 0110 	add.w	r1, r7, #16
 800f56a:	2300      	movs	r3, #0
 800f56c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f56e:	f7fe f875 	bl	800d65c <xQueueGenericSend>
 800f572:	6278      	str	r0, [r7, #36]	; 0x24
 800f574:	e012      	b.n	800f59c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800f576:	4b0c      	ldr	r3, [pc, #48]	; (800f5a8 <xTimerGenericCommand+0x98>)
 800f578:	6818      	ldr	r0, [r3, #0]
 800f57a:	f107 0110 	add.w	r1, r7, #16
 800f57e:	2300      	movs	r3, #0
 800f580:	2200      	movs	r2, #0
 800f582:	f7fe f86b 	bl	800d65c <xQueueGenericSend>
 800f586:	6278      	str	r0, [r7, #36]	; 0x24
 800f588:	e008      	b.n	800f59c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f58a:	4b07      	ldr	r3, [pc, #28]	; (800f5a8 <xTimerGenericCommand+0x98>)
 800f58c:	6818      	ldr	r0, [r3, #0]
 800f58e:	f107 0110 	add.w	r1, r7, #16
 800f592:	2300      	movs	r3, #0
 800f594:	683a      	ldr	r2, [r7, #0]
 800f596:	f7fe f95f 	bl	800d858 <xQueueGenericSendFromISR>
 800f59a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800f59c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f59e:	4618      	mov	r0, r3
 800f5a0:	3728      	adds	r7, #40	; 0x28
 800f5a2:	46bd      	mov	sp, r7
 800f5a4:	bd80      	pop	{r7, pc}
 800f5a6:	bf00      	nop
 800f5a8:	200037b0 	.word	0x200037b0

0800f5ac <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800f5ac:	b580      	push	{r7, lr}
 800f5ae:	b088      	sub	sp, #32
 800f5b0:	af02      	add	r7, sp, #8
 800f5b2:	6078      	str	r0, [r7, #4]
 800f5b4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f5b6:	4b22      	ldr	r3, [pc, #136]	; (800f640 <prvProcessExpiredTimer+0x94>)
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	68db      	ldr	r3, [r3, #12]
 800f5bc:	68db      	ldr	r3, [r3, #12]
 800f5be:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f5c0:	697b      	ldr	r3, [r7, #20]
 800f5c2:	3304      	adds	r3, #4
 800f5c4:	4618      	mov	r0, r3
 800f5c6:	f7fd fe45 	bl	800d254 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f5ca:	697b      	ldr	r3, [r7, #20]
 800f5cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f5d0:	f003 0304 	and.w	r3, r3, #4
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d022      	beq.n	800f61e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800f5d8:	697b      	ldr	r3, [r7, #20]
 800f5da:	699a      	ldr	r2, [r3, #24]
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	18d1      	adds	r1, r2, r3
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	683a      	ldr	r2, [r7, #0]
 800f5e4:	6978      	ldr	r0, [r7, #20]
 800f5e6:	f000 f8d1 	bl	800f78c <prvInsertTimerInActiveList>
 800f5ea:	4603      	mov	r3, r0
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	d01f      	beq.n	800f630 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f5f0:	2300      	movs	r3, #0
 800f5f2:	9300      	str	r3, [sp, #0]
 800f5f4:	2300      	movs	r3, #0
 800f5f6:	687a      	ldr	r2, [r7, #4]
 800f5f8:	2100      	movs	r1, #0
 800f5fa:	6978      	ldr	r0, [r7, #20]
 800f5fc:	f7ff ff88 	bl	800f510 <xTimerGenericCommand>
 800f600:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800f602:	693b      	ldr	r3, [r7, #16]
 800f604:	2b00      	cmp	r3, #0
 800f606:	d113      	bne.n	800f630 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800f608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f60c:	f383 8811 	msr	BASEPRI, r3
 800f610:	f3bf 8f6f 	isb	sy
 800f614:	f3bf 8f4f 	dsb	sy
 800f618:	60fb      	str	r3, [r7, #12]
}
 800f61a:	bf00      	nop
 800f61c:	e7fe      	b.n	800f61c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f61e:	697b      	ldr	r3, [r7, #20]
 800f620:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f624:	f023 0301 	bic.w	r3, r3, #1
 800f628:	b2da      	uxtb	r2, r3
 800f62a:	697b      	ldr	r3, [r7, #20]
 800f62c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f630:	697b      	ldr	r3, [r7, #20]
 800f632:	6a1b      	ldr	r3, [r3, #32]
 800f634:	6978      	ldr	r0, [r7, #20]
 800f636:	4798      	blx	r3
}
 800f638:	bf00      	nop
 800f63a:	3718      	adds	r7, #24
 800f63c:	46bd      	mov	sp, r7
 800f63e:	bd80      	pop	{r7, pc}
 800f640:	200037a8 	.word	0x200037a8

0800f644 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800f644:	b580      	push	{r7, lr}
 800f646:	b084      	sub	sp, #16
 800f648:	af00      	add	r7, sp, #0
 800f64a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f64c:	f107 0308 	add.w	r3, r7, #8
 800f650:	4618      	mov	r0, r3
 800f652:	f000 f857 	bl	800f704 <prvGetNextExpireTime>
 800f656:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f658:	68bb      	ldr	r3, [r7, #8]
 800f65a:	4619      	mov	r1, r3
 800f65c:	68f8      	ldr	r0, [r7, #12]
 800f65e:	f000 f803 	bl	800f668 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f662:	f000 f8d5 	bl	800f810 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f666:	e7f1      	b.n	800f64c <prvTimerTask+0x8>

0800f668 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f668:	b580      	push	{r7, lr}
 800f66a:	b084      	sub	sp, #16
 800f66c:	af00      	add	r7, sp, #0
 800f66e:	6078      	str	r0, [r7, #4]
 800f670:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f672:	f7ff f8bd 	bl	800e7f0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f676:	f107 0308 	add.w	r3, r7, #8
 800f67a:	4618      	mov	r0, r3
 800f67c:	f000 f866 	bl	800f74c <prvSampleTimeNow>
 800f680:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f682:	68bb      	ldr	r3, [r7, #8]
 800f684:	2b00      	cmp	r3, #0
 800f686:	d130      	bne.n	800f6ea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f688:	683b      	ldr	r3, [r7, #0]
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d10a      	bne.n	800f6a4 <prvProcessTimerOrBlockTask+0x3c>
 800f68e:	687a      	ldr	r2, [r7, #4]
 800f690:	68fb      	ldr	r3, [r7, #12]
 800f692:	429a      	cmp	r2, r3
 800f694:	d806      	bhi.n	800f6a4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f696:	f7ff f8f1 	bl	800e87c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f69a:	68f9      	ldr	r1, [r7, #12]
 800f69c:	6878      	ldr	r0, [r7, #4]
 800f69e:	f7ff ff85 	bl	800f5ac <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f6a2:	e024      	b.n	800f6ee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f6a4:	683b      	ldr	r3, [r7, #0]
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d008      	beq.n	800f6bc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f6aa:	4b13      	ldr	r3, [pc, #76]	; (800f6f8 <prvProcessTimerOrBlockTask+0x90>)
 800f6ac:	681b      	ldr	r3, [r3, #0]
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d101      	bne.n	800f6b8 <prvProcessTimerOrBlockTask+0x50>
 800f6b4:	2301      	movs	r3, #1
 800f6b6:	e000      	b.n	800f6ba <prvProcessTimerOrBlockTask+0x52>
 800f6b8:	2300      	movs	r3, #0
 800f6ba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f6bc:	4b0f      	ldr	r3, [pc, #60]	; (800f6fc <prvProcessTimerOrBlockTask+0x94>)
 800f6be:	6818      	ldr	r0, [r3, #0]
 800f6c0:	687a      	ldr	r2, [r7, #4]
 800f6c2:	68fb      	ldr	r3, [r7, #12]
 800f6c4:	1ad3      	subs	r3, r2, r3
 800f6c6:	683a      	ldr	r2, [r7, #0]
 800f6c8:	4619      	mov	r1, r3
 800f6ca:	f7fe fdf9 	bl	800e2c0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f6ce:	f7ff f8d5 	bl	800e87c <xTaskResumeAll>
 800f6d2:	4603      	mov	r3, r0
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d10a      	bne.n	800f6ee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f6d8:	4b09      	ldr	r3, [pc, #36]	; (800f700 <prvProcessTimerOrBlockTask+0x98>)
 800f6da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f6de:	601a      	str	r2, [r3, #0]
 800f6e0:	f3bf 8f4f 	dsb	sy
 800f6e4:	f3bf 8f6f 	isb	sy
}
 800f6e8:	e001      	b.n	800f6ee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f6ea:	f7ff f8c7 	bl	800e87c <xTaskResumeAll>
}
 800f6ee:	bf00      	nop
 800f6f0:	3710      	adds	r7, #16
 800f6f2:	46bd      	mov	sp, r7
 800f6f4:	bd80      	pop	{r7, pc}
 800f6f6:	bf00      	nop
 800f6f8:	200037ac 	.word	0x200037ac
 800f6fc:	200037b0 	.word	0x200037b0
 800f700:	e000ed04 	.word	0xe000ed04

0800f704 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800f704:	b480      	push	{r7}
 800f706:	b085      	sub	sp, #20
 800f708:	af00      	add	r7, sp, #0
 800f70a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f70c:	4b0e      	ldr	r3, [pc, #56]	; (800f748 <prvGetNextExpireTime+0x44>)
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	2b00      	cmp	r3, #0
 800f714:	d101      	bne.n	800f71a <prvGetNextExpireTime+0x16>
 800f716:	2201      	movs	r2, #1
 800f718:	e000      	b.n	800f71c <prvGetNextExpireTime+0x18>
 800f71a:	2200      	movs	r2, #0
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	2b00      	cmp	r3, #0
 800f726:	d105      	bne.n	800f734 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f728:	4b07      	ldr	r3, [pc, #28]	; (800f748 <prvGetNextExpireTime+0x44>)
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	68db      	ldr	r3, [r3, #12]
 800f72e:	681b      	ldr	r3, [r3, #0]
 800f730:	60fb      	str	r3, [r7, #12]
 800f732:	e001      	b.n	800f738 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f734:	2300      	movs	r3, #0
 800f736:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800f738:	68fb      	ldr	r3, [r7, #12]
}
 800f73a:	4618      	mov	r0, r3
 800f73c:	3714      	adds	r7, #20
 800f73e:	46bd      	mov	sp, r7
 800f740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f744:	4770      	bx	lr
 800f746:	bf00      	nop
 800f748:	200037a8 	.word	0x200037a8

0800f74c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800f74c:	b580      	push	{r7, lr}
 800f74e:	b084      	sub	sp, #16
 800f750:	af00      	add	r7, sp, #0
 800f752:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800f754:	f7ff f930 	bl	800e9b8 <xTaskGetTickCount>
 800f758:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800f75a:	4b0b      	ldr	r3, [pc, #44]	; (800f788 <prvSampleTimeNow+0x3c>)
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	68fa      	ldr	r2, [r7, #12]
 800f760:	429a      	cmp	r2, r3
 800f762:	d205      	bcs.n	800f770 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800f764:	f000 f936 	bl	800f9d4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	2201      	movs	r2, #1
 800f76c:	601a      	str	r2, [r3, #0]
 800f76e:	e002      	b.n	800f776 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	2200      	movs	r2, #0
 800f774:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800f776:	4a04      	ldr	r2, [pc, #16]	; (800f788 <prvSampleTimeNow+0x3c>)
 800f778:	68fb      	ldr	r3, [r7, #12]
 800f77a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800f77c:	68fb      	ldr	r3, [r7, #12]
}
 800f77e:	4618      	mov	r0, r3
 800f780:	3710      	adds	r7, #16
 800f782:	46bd      	mov	sp, r7
 800f784:	bd80      	pop	{r7, pc}
 800f786:	bf00      	nop
 800f788:	200037b8 	.word	0x200037b8

0800f78c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f78c:	b580      	push	{r7, lr}
 800f78e:	b086      	sub	sp, #24
 800f790:	af00      	add	r7, sp, #0
 800f792:	60f8      	str	r0, [r7, #12]
 800f794:	60b9      	str	r1, [r7, #8]
 800f796:	607a      	str	r2, [r7, #4]
 800f798:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800f79a:	2300      	movs	r3, #0
 800f79c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	68ba      	ldr	r2, [r7, #8]
 800f7a2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	68fa      	ldr	r2, [r7, #12]
 800f7a8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f7aa:	68ba      	ldr	r2, [r7, #8]
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	429a      	cmp	r2, r3
 800f7b0:	d812      	bhi.n	800f7d8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f7b2:	687a      	ldr	r2, [r7, #4]
 800f7b4:	683b      	ldr	r3, [r7, #0]
 800f7b6:	1ad2      	subs	r2, r2, r3
 800f7b8:	68fb      	ldr	r3, [r7, #12]
 800f7ba:	699b      	ldr	r3, [r3, #24]
 800f7bc:	429a      	cmp	r2, r3
 800f7be:	d302      	bcc.n	800f7c6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f7c0:	2301      	movs	r3, #1
 800f7c2:	617b      	str	r3, [r7, #20]
 800f7c4:	e01b      	b.n	800f7fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f7c6:	4b10      	ldr	r3, [pc, #64]	; (800f808 <prvInsertTimerInActiveList+0x7c>)
 800f7c8:	681a      	ldr	r2, [r3, #0]
 800f7ca:	68fb      	ldr	r3, [r7, #12]
 800f7cc:	3304      	adds	r3, #4
 800f7ce:	4619      	mov	r1, r3
 800f7d0:	4610      	mov	r0, r2
 800f7d2:	f7fd fd06 	bl	800d1e2 <vListInsert>
 800f7d6:	e012      	b.n	800f7fe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f7d8:	687a      	ldr	r2, [r7, #4]
 800f7da:	683b      	ldr	r3, [r7, #0]
 800f7dc:	429a      	cmp	r2, r3
 800f7de:	d206      	bcs.n	800f7ee <prvInsertTimerInActiveList+0x62>
 800f7e0:	68ba      	ldr	r2, [r7, #8]
 800f7e2:	683b      	ldr	r3, [r7, #0]
 800f7e4:	429a      	cmp	r2, r3
 800f7e6:	d302      	bcc.n	800f7ee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f7e8:	2301      	movs	r3, #1
 800f7ea:	617b      	str	r3, [r7, #20]
 800f7ec:	e007      	b.n	800f7fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f7ee:	4b07      	ldr	r3, [pc, #28]	; (800f80c <prvInsertTimerInActiveList+0x80>)
 800f7f0:	681a      	ldr	r2, [r3, #0]
 800f7f2:	68fb      	ldr	r3, [r7, #12]
 800f7f4:	3304      	adds	r3, #4
 800f7f6:	4619      	mov	r1, r3
 800f7f8:	4610      	mov	r0, r2
 800f7fa:	f7fd fcf2 	bl	800d1e2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f7fe:	697b      	ldr	r3, [r7, #20]
}
 800f800:	4618      	mov	r0, r3
 800f802:	3718      	adds	r7, #24
 800f804:	46bd      	mov	sp, r7
 800f806:	bd80      	pop	{r7, pc}
 800f808:	200037ac 	.word	0x200037ac
 800f80c:	200037a8 	.word	0x200037a8

0800f810 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f810:	b580      	push	{r7, lr}
 800f812:	b08e      	sub	sp, #56	; 0x38
 800f814:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f816:	e0ca      	b.n	800f9ae <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	da18      	bge.n	800f850 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800f81e:	1d3b      	adds	r3, r7, #4
 800f820:	3304      	adds	r3, #4
 800f822:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800f824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f826:	2b00      	cmp	r3, #0
 800f828:	d10a      	bne.n	800f840 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800f82a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f82e:	f383 8811 	msr	BASEPRI, r3
 800f832:	f3bf 8f6f 	isb	sy
 800f836:	f3bf 8f4f 	dsb	sy
 800f83a:	61fb      	str	r3, [r7, #28]
}
 800f83c:	bf00      	nop
 800f83e:	e7fe      	b.n	800f83e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800f840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f846:	6850      	ldr	r0, [r2, #4]
 800f848:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f84a:	6892      	ldr	r2, [r2, #8]
 800f84c:	4611      	mov	r1, r2
 800f84e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	2b00      	cmp	r3, #0
 800f854:	f2c0 80ab 	blt.w	800f9ae <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f858:	68fb      	ldr	r3, [r7, #12]
 800f85a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f85c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f85e:	695b      	ldr	r3, [r3, #20]
 800f860:	2b00      	cmp	r3, #0
 800f862:	d004      	beq.n	800f86e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f866:	3304      	adds	r3, #4
 800f868:	4618      	mov	r0, r3
 800f86a:	f7fd fcf3 	bl	800d254 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f86e:	463b      	mov	r3, r7
 800f870:	4618      	mov	r0, r3
 800f872:	f7ff ff6b 	bl	800f74c <prvSampleTimeNow>
 800f876:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	2b09      	cmp	r3, #9
 800f87c:	f200 8096 	bhi.w	800f9ac <prvProcessReceivedCommands+0x19c>
 800f880:	a201      	add	r2, pc, #4	; (adr r2, 800f888 <prvProcessReceivedCommands+0x78>)
 800f882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f886:	bf00      	nop
 800f888:	0800f8b1 	.word	0x0800f8b1
 800f88c:	0800f8b1 	.word	0x0800f8b1
 800f890:	0800f8b1 	.word	0x0800f8b1
 800f894:	0800f925 	.word	0x0800f925
 800f898:	0800f939 	.word	0x0800f939
 800f89c:	0800f983 	.word	0x0800f983
 800f8a0:	0800f8b1 	.word	0x0800f8b1
 800f8a4:	0800f8b1 	.word	0x0800f8b1
 800f8a8:	0800f925 	.word	0x0800f925
 800f8ac:	0800f939 	.word	0x0800f939
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f8b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f8b6:	f043 0301 	orr.w	r3, r3, #1
 800f8ba:	b2da      	uxtb	r2, r3
 800f8bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f8c2:	68ba      	ldr	r2, [r7, #8]
 800f8c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8c6:	699b      	ldr	r3, [r3, #24]
 800f8c8:	18d1      	adds	r1, r2, r3
 800f8ca:	68bb      	ldr	r3, [r7, #8]
 800f8cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f8ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f8d0:	f7ff ff5c 	bl	800f78c <prvInsertTimerInActiveList>
 800f8d4:	4603      	mov	r3, r0
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d069      	beq.n	800f9ae <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f8da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8dc:	6a1b      	ldr	r3, [r3, #32]
 800f8de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f8e0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f8e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f8e8:	f003 0304 	and.w	r3, r3, #4
 800f8ec:	2b00      	cmp	r3, #0
 800f8ee:	d05e      	beq.n	800f9ae <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f8f0:	68ba      	ldr	r2, [r7, #8]
 800f8f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8f4:	699b      	ldr	r3, [r3, #24]
 800f8f6:	441a      	add	r2, r3
 800f8f8:	2300      	movs	r3, #0
 800f8fa:	9300      	str	r3, [sp, #0]
 800f8fc:	2300      	movs	r3, #0
 800f8fe:	2100      	movs	r1, #0
 800f900:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f902:	f7ff fe05 	bl	800f510 <xTimerGenericCommand>
 800f906:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800f908:	6a3b      	ldr	r3, [r7, #32]
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d14f      	bne.n	800f9ae <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800f90e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f912:	f383 8811 	msr	BASEPRI, r3
 800f916:	f3bf 8f6f 	isb	sy
 800f91a:	f3bf 8f4f 	dsb	sy
 800f91e:	61bb      	str	r3, [r7, #24]
}
 800f920:	bf00      	nop
 800f922:	e7fe      	b.n	800f922 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f926:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f92a:	f023 0301 	bic.w	r3, r3, #1
 800f92e:	b2da      	uxtb	r2, r3
 800f930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f932:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800f936:	e03a      	b.n	800f9ae <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f93a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f93e:	f043 0301 	orr.w	r3, r3, #1
 800f942:	b2da      	uxtb	r2, r3
 800f944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f946:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f94a:	68ba      	ldr	r2, [r7, #8]
 800f94c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f94e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f952:	699b      	ldr	r3, [r3, #24]
 800f954:	2b00      	cmp	r3, #0
 800f956:	d10a      	bne.n	800f96e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800f958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f95c:	f383 8811 	msr	BASEPRI, r3
 800f960:	f3bf 8f6f 	isb	sy
 800f964:	f3bf 8f4f 	dsb	sy
 800f968:	617b      	str	r3, [r7, #20]
}
 800f96a:	bf00      	nop
 800f96c:	e7fe      	b.n	800f96c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f96e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f970:	699a      	ldr	r2, [r3, #24]
 800f972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f974:	18d1      	adds	r1, r2, r3
 800f976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f978:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f97a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f97c:	f7ff ff06 	bl	800f78c <prvInsertTimerInActiveList>
					break;
 800f980:	e015      	b.n	800f9ae <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f984:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f988:	f003 0302 	and.w	r3, r3, #2
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d103      	bne.n	800f998 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800f990:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f992:	f000 fbdd 	bl	8010150 <vPortFree>
 800f996:	e00a      	b.n	800f9ae <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f99a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f99e:	f023 0301 	bic.w	r3, r3, #1
 800f9a2:	b2da      	uxtb	r2, r3
 800f9a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f9aa:	e000      	b.n	800f9ae <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800f9ac:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f9ae:	4b08      	ldr	r3, [pc, #32]	; (800f9d0 <prvProcessReceivedCommands+0x1c0>)
 800f9b0:	681b      	ldr	r3, [r3, #0]
 800f9b2:	1d39      	adds	r1, r7, #4
 800f9b4:	2200      	movs	r2, #0
 800f9b6:	4618      	mov	r0, r3
 800f9b8:	f7fe f876 	bl	800daa8 <xQueueReceive>
 800f9bc:	4603      	mov	r3, r0
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	f47f af2a 	bne.w	800f818 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800f9c4:	bf00      	nop
 800f9c6:	bf00      	nop
 800f9c8:	3730      	adds	r7, #48	; 0x30
 800f9ca:	46bd      	mov	sp, r7
 800f9cc:	bd80      	pop	{r7, pc}
 800f9ce:	bf00      	nop
 800f9d0:	200037b0 	.word	0x200037b0

0800f9d4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f9d4:	b580      	push	{r7, lr}
 800f9d6:	b088      	sub	sp, #32
 800f9d8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f9da:	e048      	b.n	800fa6e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f9dc:	4b2d      	ldr	r3, [pc, #180]	; (800fa94 <prvSwitchTimerLists+0xc0>)
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	68db      	ldr	r3, [r3, #12]
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f9e6:	4b2b      	ldr	r3, [pc, #172]	; (800fa94 <prvSwitchTimerLists+0xc0>)
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	68db      	ldr	r3, [r3, #12]
 800f9ec:	68db      	ldr	r3, [r3, #12]
 800f9ee:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f9f0:	68fb      	ldr	r3, [r7, #12]
 800f9f2:	3304      	adds	r3, #4
 800f9f4:	4618      	mov	r0, r3
 800f9f6:	f7fd fc2d 	bl	800d254 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f9fa:	68fb      	ldr	r3, [r7, #12]
 800f9fc:	6a1b      	ldr	r3, [r3, #32]
 800f9fe:	68f8      	ldr	r0, [r7, #12]
 800fa00:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fa02:	68fb      	ldr	r3, [r7, #12]
 800fa04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fa08:	f003 0304 	and.w	r3, r3, #4
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d02e      	beq.n	800fa6e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800fa10:	68fb      	ldr	r3, [r7, #12]
 800fa12:	699b      	ldr	r3, [r3, #24]
 800fa14:	693a      	ldr	r2, [r7, #16]
 800fa16:	4413      	add	r3, r2
 800fa18:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800fa1a:	68ba      	ldr	r2, [r7, #8]
 800fa1c:	693b      	ldr	r3, [r7, #16]
 800fa1e:	429a      	cmp	r2, r3
 800fa20:	d90e      	bls.n	800fa40 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	68ba      	ldr	r2, [r7, #8]
 800fa26:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800fa28:	68fb      	ldr	r3, [r7, #12]
 800fa2a:	68fa      	ldr	r2, [r7, #12]
 800fa2c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800fa2e:	4b19      	ldr	r3, [pc, #100]	; (800fa94 <prvSwitchTimerLists+0xc0>)
 800fa30:	681a      	ldr	r2, [r3, #0]
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	3304      	adds	r3, #4
 800fa36:	4619      	mov	r1, r3
 800fa38:	4610      	mov	r0, r2
 800fa3a:	f7fd fbd2 	bl	800d1e2 <vListInsert>
 800fa3e:	e016      	b.n	800fa6e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800fa40:	2300      	movs	r3, #0
 800fa42:	9300      	str	r3, [sp, #0]
 800fa44:	2300      	movs	r3, #0
 800fa46:	693a      	ldr	r2, [r7, #16]
 800fa48:	2100      	movs	r1, #0
 800fa4a:	68f8      	ldr	r0, [r7, #12]
 800fa4c:	f7ff fd60 	bl	800f510 <xTimerGenericCommand>
 800fa50:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	d10a      	bne.n	800fa6e <prvSwitchTimerLists+0x9a>
	__asm volatile
 800fa58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa5c:	f383 8811 	msr	BASEPRI, r3
 800fa60:	f3bf 8f6f 	isb	sy
 800fa64:	f3bf 8f4f 	dsb	sy
 800fa68:	603b      	str	r3, [r7, #0]
}
 800fa6a:	bf00      	nop
 800fa6c:	e7fe      	b.n	800fa6c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800fa6e:	4b09      	ldr	r3, [pc, #36]	; (800fa94 <prvSwitchTimerLists+0xc0>)
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	681b      	ldr	r3, [r3, #0]
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d1b1      	bne.n	800f9dc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800fa78:	4b06      	ldr	r3, [pc, #24]	; (800fa94 <prvSwitchTimerLists+0xc0>)
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800fa7e:	4b06      	ldr	r3, [pc, #24]	; (800fa98 <prvSwitchTimerLists+0xc4>)
 800fa80:	681b      	ldr	r3, [r3, #0]
 800fa82:	4a04      	ldr	r2, [pc, #16]	; (800fa94 <prvSwitchTimerLists+0xc0>)
 800fa84:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800fa86:	4a04      	ldr	r2, [pc, #16]	; (800fa98 <prvSwitchTimerLists+0xc4>)
 800fa88:	697b      	ldr	r3, [r7, #20]
 800fa8a:	6013      	str	r3, [r2, #0]
}
 800fa8c:	bf00      	nop
 800fa8e:	3718      	adds	r7, #24
 800fa90:	46bd      	mov	sp, r7
 800fa92:	bd80      	pop	{r7, pc}
 800fa94:	200037a8 	.word	0x200037a8
 800fa98:	200037ac 	.word	0x200037ac

0800fa9c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800fa9c:	b580      	push	{r7, lr}
 800fa9e:	b082      	sub	sp, #8
 800faa0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800faa2:	f000 f967 	bl	800fd74 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800faa6:	4b15      	ldr	r3, [pc, #84]	; (800fafc <prvCheckForValidListAndQueue+0x60>)
 800faa8:	681b      	ldr	r3, [r3, #0]
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d120      	bne.n	800faf0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800faae:	4814      	ldr	r0, [pc, #80]	; (800fb00 <prvCheckForValidListAndQueue+0x64>)
 800fab0:	f7fd fb46 	bl	800d140 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800fab4:	4813      	ldr	r0, [pc, #76]	; (800fb04 <prvCheckForValidListAndQueue+0x68>)
 800fab6:	f7fd fb43 	bl	800d140 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800faba:	4b13      	ldr	r3, [pc, #76]	; (800fb08 <prvCheckForValidListAndQueue+0x6c>)
 800fabc:	4a10      	ldr	r2, [pc, #64]	; (800fb00 <prvCheckForValidListAndQueue+0x64>)
 800fabe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800fac0:	4b12      	ldr	r3, [pc, #72]	; (800fb0c <prvCheckForValidListAndQueue+0x70>)
 800fac2:	4a10      	ldr	r2, [pc, #64]	; (800fb04 <prvCheckForValidListAndQueue+0x68>)
 800fac4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800fac6:	2300      	movs	r3, #0
 800fac8:	9300      	str	r3, [sp, #0]
 800faca:	4b11      	ldr	r3, [pc, #68]	; (800fb10 <prvCheckForValidListAndQueue+0x74>)
 800facc:	4a11      	ldr	r2, [pc, #68]	; (800fb14 <prvCheckForValidListAndQueue+0x78>)
 800face:	2110      	movs	r1, #16
 800fad0:	200a      	movs	r0, #10
 800fad2:	f7fd fc51 	bl	800d378 <xQueueGenericCreateStatic>
 800fad6:	4603      	mov	r3, r0
 800fad8:	4a08      	ldr	r2, [pc, #32]	; (800fafc <prvCheckForValidListAndQueue+0x60>)
 800fada:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800fadc:	4b07      	ldr	r3, [pc, #28]	; (800fafc <prvCheckForValidListAndQueue+0x60>)
 800fade:	681b      	ldr	r3, [r3, #0]
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d005      	beq.n	800faf0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800fae4:	4b05      	ldr	r3, [pc, #20]	; (800fafc <prvCheckForValidListAndQueue+0x60>)
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	490b      	ldr	r1, [pc, #44]	; (800fb18 <prvCheckForValidListAndQueue+0x7c>)
 800faea:	4618      	mov	r0, r3
 800faec:	f7fe fb94 	bl	800e218 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800faf0:	f000 f970 	bl	800fdd4 <vPortExitCritical>
}
 800faf4:	bf00      	nop
 800faf6:	46bd      	mov	sp, r7
 800faf8:	bd80      	pop	{r7, pc}
 800fafa:	bf00      	nop
 800fafc:	200037b0 	.word	0x200037b0
 800fb00:	20003780 	.word	0x20003780
 800fb04:	20003794 	.word	0x20003794
 800fb08:	200037a8 	.word	0x200037a8
 800fb0c:	200037ac 	.word	0x200037ac
 800fb10:	2000385c 	.word	0x2000385c
 800fb14:	200037bc 	.word	0x200037bc
 800fb18:	0801431c 	.word	0x0801431c

0800fb1c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800fb1c:	b480      	push	{r7}
 800fb1e:	b085      	sub	sp, #20
 800fb20:	af00      	add	r7, sp, #0
 800fb22:	60f8      	str	r0, [r7, #12]
 800fb24:	60b9      	str	r1, [r7, #8]
 800fb26:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800fb28:	68fb      	ldr	r3, [r7, #12]
 800fb2a:	3b04      	subs	r3, #4
 800fb2c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800fb34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	3b04      	subs	r3, #4
 800fb3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800fb3c:	68bb      	ldr	r3, [r7, #8]
 800fb3e:	f023 0201 	bic.w	r2, r3, #1
 800fb42:	68fb      	ldr	r3, [r7, #12]
 800fb44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	3b04      	subs	r3, #4
 800fb4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800fb4c:	4a0c      	ldr	r2, [pc, #48]	; (800fb80 <pxPortInitialiseStack+0x64>)
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800fb52:	68fb      	ldr	r3, [r7, #12]
 800fb54:	3b14      	subs	r3, #20
 800fb56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800fb58:	687a      	ldr	r2, [r7, #4]
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	3b04      	subs	r3, #4
 800fb62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800fb64:	68fb      	ldr	r3, [r7, #12]
 800fb66:	f06f 0202 	mvn.w	r2, #2
 800fb6a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	3b20      	subs	r3, #32
 800fb70:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800fb72:	68fb      	ldr	r3, [r7, #12]
}
 800fb74:	4618      	mov	r0, r3
 800fb76:	3714      	adds	r7, #20
 800fb78:	46bd      	mov	sp, r7
 800fb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb7e:	4770      	bx	lr
 800fb80:	0800fb85 	.word	0x0800fb85

0800fb84 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800fb84:	b480      	push	{r7}
 800fb86:	b085      	sub	sp, #20
 800fb88:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800fb8e:	4b12      	ldr	r3, [pc, #72]	; (800fbd8 <prvTaskExitError+0x54>)
 800fb90:	681b      	ldr	r3, [r3, #0]
 800fb92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb96:	d00a      	beq.n	800fbae <prvTaskExitError+0x2a>
	__asm volatile
 800fb98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb9c:	f383 8811 	msr	BASEPRI, r3
 800fba0:	f3bf 8f6f 	isb	sy
 800fba4:	f3bf 8f4f 	dsb	sy
 800fba8:	60fb      	str	r3, [r7, #12]
}
 800fbaa:	bf00      	nop
 800fbac:	e7fe      	b.n	800fbac <prvTaskExitError+0x28>
	__asm volatile
 800fbae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbb2:	f383 8811 	msr	BASEPRI, r3
 800fbb6:	f3bf 8f6f 	isb	sy
 800fbba:	f3bf 8f4f 	dsb	sy
 800fbbe:	60bb      	str	r3, [r7, #8]
}
 800fbc0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800fbc2:	bf00      	nop
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d0fc      	beq.n	800fbc4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800fbca:	bf00      	nop
 800fbcc:	bf00      	nop
 800fbce:	3714      	adds	r7, #20
 800fbd0:	46bd      	mov	sp, r7
 800fbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd6:	4770      	bx	lr
 800fbd8:	20000024 	.word	0x20000024
 800fbdc:	00000000 	.word	0x00000000

0800fbe0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800fbe0:	4b07      	ldr	r3, [pc, #28]	; (800fc00 <pxCurrentTCBConst2>)
 800fbe2:	6819      	ldr	r1, [r3, #0]
 800fbe4:	6808      	ldr	r0, [r1, #0]
 800fbe6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbea:	f380 8809 	msr	PSP, r0
 800fbee:	f3bf 8f6f 	isb	sy
 800fbf2:	f04f 0000 	mov.w	r0, #0
 800fbf6:	f380 8811 	msr	BASEPRI, r0
 800fbfa:	4770      	bx	lr
 800fbfc:	f3af 8000 	nop.w

0800fc00 <pxCurrentTCBConst2>:
 800fc00:	20003278 	.word	0x20003278
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800fc04:	bf00      	nop
 800fc06:	bf00      	nop

0800fc08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800fc08:	4808      	ldr	r0, [pc, #32]	; (800fc2c <prvPortStartFirstTask+0x24>)
 800fc0a:	6800      	ldr	r0, [r0, #0]
 800fc0c:	6800      	ldr	r0, [r0, #0]
 800fc0e:	f380 8808 	msr	MSP, r0
 800fc12:	f04f 0000 	mov.w	r0, #0
 800fc16:	f380 8814 	msr	CONTROL, r0
 800fc1a:	b662      	cpsie	i
 800fc1c:	b661      	cpsie	f
 800fc1e:	f3bf 8f4f 	dsb	sy
 800fc22:	f3bf 8f6f 	isb	sy
 800fc26:	df00      	svc	0
 800fc28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800fc2a:	bf00      	nop
 800fc2c:	e000ed08 	.word	0xe000ed08

0800fc30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800fc30:	b580      	push	{r7, lr}
 800fc32:	b086      	sub	sp, #24
 800fc34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800fc36:	4b46      	ldr	r3, [pc, #280]	; (800fd50 <xPortStartScheduler+0x120>)
 800fc38:	681b      	ldr	r3, [r3, #0]
 800fc3a:	4a46      	ldr	r2, [pc, #280]	; (800fd54 <xPortStartScheduler+0x124>)
 800fc3c:	4293      	cmp	r3, r2
 800fc3e:	d10a      	bne.n	800fc56 <xPortStartScheduler+0x26>
	__asm volatile
 800fc40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc44:	f383 8811 	msr	BASEPRI, r3
 800fc48:	f3bf 8f6f 	isb	sy
 800fc4c:	f3bf 8f4f 	dsb	sy
 800fc50:	613b      	str	r3, [r7, #16]
}
 800fc52:	bf00      	nop
 800fc54:	e7fe      	b.n	800fc54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800fc56:	4b3e      	ldr	r3, [pc, #248]	; (800fd50 <xPortStartScheduler+0x120>)
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	4a3f      	ldr	r2, [pc, #252]	; (800fd58 <xPortStartScheduler+0x128>)
 800fc5c:	4293      	cmp	r3, r2
 800fc5e:	d10a      	bne.n	800fc76 <xPortStartScheduler+0x46>
	__asm volatile
 800fc60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc64:	f383 8811 	msr	BASEPRI, r3
 800fc68:	f3bf 8f6f 	isb	sy
 800fc6c:	f3bf 8f4f 	dsb	sy
 800fc70:	60fb      	str	r3, [r7, #12]
}
 800fc72:	bf00      	nop
 800fc74:	e7fe      	b.n	800fc74 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800fc76:	4b39      	ldr	r3, [pc, #228]	; (800fd5c <xPortStartScheduler+0x12c>)
 800fc78:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800fc7a:	697b      	ldr	r3, [r7, #20]
 800fc7c:	781b      	ldrb	r3, [r3, #0]
 800fc7e:	b2db      	uxtb	r3, r3
 800fc80:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800fc82:	697b      	ldr	r3, [r7, #20]
 800fc84:	22ff      	movs	r2, #255	; 0xff
 800fc86:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800fc88:	697b      	ldr	r3, [r7, #20]
 800fc8a:	781b      	ldrb	r3, [r3, #0]
 800fc8c:	b2db      	uxtb	r3, r3
 800fc8e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800fc90:	78fb      	ldrb	r3, [r7, #3]
 800fc92:	b2db      	uxtb	r3, r3
 800fc94:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800fc98:	b2da      	uxtb	r2, r3
 800fc9a:	4b31      	ldr	r3, [pc, #196]	; (800fd60 <xPortStartScheduler+0x130>)
 800fc9c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800fc9e:	4b31      	ldr	r3, [pc, #196]	; (800fd64 <xPortStartScheduler+0x134>)
 800fca0:	2207      	movs	r2, #7
 800fca2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fca4:	e009      	b.n	800fcba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800fca6:	4b2f      	ldr	r3, [pc, #188]	; (800fd64 <xPortStartScheduler+0x134>)
 800fca8:	681b      	ldr	r3, [r3, #0]
 800fcaa:	3b01      	subs	r3, #1
 800fcac:	4a2d      	ldr	r2, [pc, #180]	; (800fd64 <xPortStartScheduler+0x134>)
 800fcae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800fcb0:	78fb      	ldrb	r3, [r7, #3]
 800fcb2:	b2db      	uxtb	r3, r3
 800fcb4:	005b      	lsls	r3, r3, #1
 800fcb6:	b2db      	uxtb	r3, r3
 800fcb8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fcba:	78fb      	ldrb	r3, [r7, #3]
 800fcbc:	b2db      	uxtb	r3, r3
 800fcbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fcc2:	2b80      	cmp	r3, #128	; 0x80
 800fcc4:	d0ef      	beq.n	800fca6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800fcc6:	4b27      	ldr	r3, [pc, #156]	; (800fd64 <xPortStartScheduler+0x134>)
 800fcc8:	681b      	ldr	r3, [r3, #0]
 800fcca:	f1c3 0307 	rsb	r3, r3, #7
 800fcce:	2b04      	cmp	r3, #4
 800fcd0:	d00a      	beq.n	800fce8 <xPortStartScheduler+0xb8>
	__asm volatile
 800fcd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fcd6:	f383 8811 	msr	BASEPRI, r3
 800fcda:	f3bf 8f6f 	isb	sy
 800fcde:	f3bf 8f4f 	dsb	sy
 800fce2:	60bb      	str	r3, [r7, #8]
}
 800fce4:	bf00      	nop
 800fce6:	e7fe      	b.n	800fce6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800fce8:	4b1e      	ldr	r3, [pc, #120]	; (800fd64 <xPortStartScheduler+0x134>)
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	021b      	lsls	r3, r3, #8
 800fcee:	4a1d      	ldr	r2, [pc, #116]	; (800fd64 <xPortStartScheduler+0x134>)
 800fcf0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800fcf2:	4b1c      	ldr	r3, [pc, #112]	; (800fd64 <xPortStartScheduler+0x134>)
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800fcfa:	4a1a      	ldr	r2, [pc, #104]	; (800fd64 <xPortStartScheduler+0x134>)
 800fcfc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	b2da      	uxtb	r2, r3
 800fd02:	697b      	ldr	r3, [r7, #20]
 800fd04:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800fd06:	4b18      	ldr	r3, [pc, #96]	; (800fd68 <xPortStartScheduler+0x138>)
 800fd08:	681b      	ldr	r3, [r3, #0]
 800fd0a:	4a17      	ldr	r2, [pc, #92]	; (800fd68 <xPortStartScheduler+0x138>)
 800fd0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800fd10:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800fd12:	4b15      	ldr	r3, [pc, #84]	; (800fd68 <xPortStartScheduler+0x138>)
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	4a14      	ldr	r2, [pc, #80]	; (800fd68 <xPortStartScheduler+0x138>)
 800fd18:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800fd1c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800fd1e:	f000 f8dd 	bl	800fedc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800fd22:	4b12      	ldr	r3, [pc, #72]	; (800fd6c <xPortStartScheduler+0x13c>)
 800fd24:	2200      	movs	r2, #0
 800fd26:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800fd28:	f000 f8fc 	bl	800ff24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800fd2c:	4b10      	ldr	r3, [pc, #64]	; (800fd70 <xPortStartScheduler+0x140>)
 800fd2e:	681b      	ldr	r3, [r3, #0]
 800fd30:	4a0f      	ldr	r2, [pc, #60]	; (800fd70 <xPortStartScheduler+0x140>)
 800fd32:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800fd36:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800fd38:	f7ff ff66 	bl	800fc08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800fd3c:	f7fe ff06 	bl	800eb4c <vTaskSwitchContext>
	prvTaskExitError();
 800fd40:	f7ff ff20 	bl	800fb84 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800fd44:	2300      	movs	r3, #0
}
 800fd46:	4618      	mov	r0, r3
 800fd48:	3718      	adds	r7, #24
 800fd4a:	46bd      	mov	sp, r7
 800fd4c:	bd80      	pop	{r7, pc}
 800fd4e:	bf00      	nop
 800fd50:	e000ed00 	.word	0xe000ed00
 800fd54:	410fc271 	.word	0x410fc271
 800fd58:	410fc270 	.word	0x410fc270
 800fd5c:	e000e400 	.word	0xe000e400
 800fd60:	200038ac 	.word	0x200038ac
 800fd64:	200038b0 	.word	0x200038b0
 800fd68:	e000ed20 	.word	0xe000ed20
 800fd6c:	20000024 	.word	0x20000024
 800fd70:	e000ef34 	.word	0xe000ef34

0800fd74 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800fd74:	b480      	push	{r7}
 800fd76:	b083      	sub	sp, #12
 800fd78:	af00      	add	r7, sp, #0
	__asm volatile
 800fd7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd7e:	f383 8811 	msr	BASEPRI, r3
 800fd82:	f3bf 8f6f 	isb	sy
 800fd86:	f3bf 8f4f 	dsb	sy
 800fd8a:	607b      	str	r3, [r7, #4]
}
 800fd8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800fd8e:	4b0f      	ldr	r3, [pc, #60]	; (800fdcc <vPortEnterCritical+0x58>)
 800fd90:	681b      	ldr	r3, [r3, #0]
 800fd92:	3301      	adds	r3, #1
 800fd94:	4a0d      	ldr	r2, [pc, #52]	; (800fdcc <vPortEnterCritical+0x58>)
 800fd96:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800fd98:	4b0c      	ldr	r3, [pc, #48]	; (800fdcc <vPortEnterCritical+0x58>)
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	2b01      	cmp	r3, #1
 800fd9e:	d10f      	bne.n	800fdc0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800fda0:	4b0b      	ldr	r3, [pc, #44]	; (800fdd0 <vPortEnterCritical+0x5c>)
 800fda2:	681b      	ldr	r3, [r3, #0]
 800fda4:	b2db      	uxtb	r3, r3
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d00a      	beq.n	800fdc0 <vPortEnterCritical+0x4c>
	__asm volatile
 800fdaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fdae:	f383 8811 	msr	BASEPRI, r3
 800fdb2:	f3bf 8f6f 	isb	sy
 800fdb6:	f3bf 8f4f 	dsb	sy
 800fdba:	603b      	str	r3, [r7, #0]
}
 800fdbc:	bf00      	nop
 800fdbe:	e7fe      	b.n	800fdbe <vPortEnterCritical+0x4a>
	}
}
 800fdc0:	bf00      	nop
 800fdc2:	370c      	adds	r7, #12
 800fdc4:	46bd      	mov	sp, r7
 800fdc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdca:	4770      	bx	lr
 800fdcc:	20000024 	.word	0x20000024
 800fdd0:	e000ed04 	.word	0xe000ed04

0800fdd4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800fdd4:	b480      	push	{r7}
 800fdd6:	b083      	sub	sp, #12
 800fdd8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800fdda:	4b12      	ldr	r3, [pc, #72]	; (800fe24 <vPortExitCritical+0x50>)
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d10a      	bne.n	800fdf8 <vPortExitCritical+0x24>
	__asm volatile
 800fde2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fde6:	f383 8811 	msr	BASEPRI, r3
 800fdea:	f3bf 8f6f 	isb	sy
 800fdee:	f3bf 8f4f 	dsb	sy
 800fdf2:	607b      	str	r3, [r7, #4]
}
 800fdf4:	bf00      	nop
 800fdf6:	e7fe      	b.n	800fdf6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800fdf8:	4b0a      	ldr	r3, [pc, #40]	; (800fe24 <vPortExitCritical+0x50>)
 800fdfa:	681b      	ldr	r3, [r3, #0]
 800fdfc:	3b01      	subs	r3, #1
 800fdfe:	4a09      	ldr	r2, [pc, #36]	; (800fe24 <vPortExitCritical+0x50>)
 800fe00:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800fe02:	4b08      	ldr	r3, [pc, #32]	; (800fe24 <vPortExitCritical+0x50>)
 800fe04:	681b      	ldr	r3, [r3, #0]
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	d105      	bne.n	800fe16 <vPortExitCritical+0x42>
 800fe0a:	2300      	movs	r3, #0
 800fe0c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fe0e:	683b      	ldr	r3, [r7, #0]
 800fe10:	f383 8811 	msr	BASEPRI, r3
}
 800fe14:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800fe16:	bf00      	nop
 800fe18:	370c      	adds	r7, #12
 800fe1a:	46bd      	mov	sp, r7
 800fe1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe20:	4770      	bx	lr
 800fe22:	bf00      	nop
 800fe24:	20000024 	.word	0x20000024
	...

0800fe30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800fe30:	f3ef 8009 	mrs	r0, PSP
 800fe34:	f3bf 8f6f 	isb	sy
 800fe38:	4b15      	ldr	r3, [pc, #84]	; (800fe90 <pxCurrentTCBConst>)
 800fe3a:	681a      	ldr	r2, [r3, #0]
 800fe3c:	f01e 0f10 	tst.w	lr, #16
 800fe40:	bf08      	it	eq
 800fe42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800fe46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe4a:	6010      	str	r0, [r2, #0]
 800fe4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800fe50:	f04f 0050 	mov.w	r0, #80	; 0x50
 800fe54:	f380 8811 	msr	BASEPRI, r0
 800fe58:	f3bf 8f4f 	dsb	sy
 800fe5c:	f3bf 8f6f 	isb	sy
 800fe60:	f7fe fe74 	bl	800eb4c <vTaskSwitchContext>
 800fe64:	f04f 0000 	mov.w	r0, #0
 800fe68:	f380 8811 	msr	BASEPRI, r0
 800fe6c:	bc09      	pop	{r0, r3}
 800fe6e:	6819      	ldr	r1, [r3, #0]
 800fe70:	6808      	ldr	r0, [r1, #0]
 800fe72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe76:	f01e 0f10 	tst.w	lr, #16
 800fe7a:	bf08      	it	eq
 800fe7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800fe80:	f380 8809 	msr	PSP, r0
 800fe84:	f3bf 8f6f 	isb	sy
 800fe88:	4770      	bx	lr
 800fe8a:	bf00      	nop
 800fe8c:	f3af 8000 	nop.w

0800fe90 <pxCurrentTCBConst>:
 800fe90:	20003278 	.word	0x20003278
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800fe94:	bf00      	nop
 800fe96:	bf00      	nop

0800fe98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800fe98:	b580      	push	{r7, lr}
 800fe9a:	b082      	sub	sp, #8
 800fe9c:	af00      	add	r7, sp, #0
	__asm volatile
 800fe9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fea2:	f383 8811 	msr	BASEPRI, r3
 800fea6:	f3bf 8f6f 	isb	sy
 800feaa:	f3bf 8f4f 	dsb	sy
 800feae:	607b      	str	r3, [r7, #4]
}
 800feb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800feb2:	f7fe fd91 	bl	800e9d8 <xTaskIncrementTick>
 800feb6:	4603      	mov	r3, r0
 800feb8:	2b00      	cmp	r3, #0
 800feba:	d003      	beq.n	800fec4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800febc:	4b06      	ldr	r3, [pc, #24]	; (800fed8 <xPortSysTickHandler+0x40>)
 800febe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fec2:	601a      	str	r2, [r3, #0]
 800fec4:	2300      	movs	r3, #0
 800fec6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fec8:	683b      	ldr	r3, [r7, #0]
 800feca:	f383 8811 	msr	BASEPRI, r3
}
 800fece:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800fed0:	bf00      	nop
 800fed2:	3708      	adds	r7, #8
 800fed4:	46bd      	mov	sp, r7
 800fed6:	bd80      	pop	{r7, pc}
 800fed8:	e000ed04 	.word	0xe000ed04

0800fedc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800fedc:	b480      	push	{r7}
 800fede:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800fee0:	4b0b      	ldr	r3, [pc, #44]	; (800ff10 <vPortSetupTimerInterrupt+0x34>)
 800fee2:	2200      	movs	r2, #0
 800fee4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800fee6:	4b0b      	ldr	r3, [pc, #44]	; (800ff14 <vPortSetupTimerInterrupt+0x38>)
 800fee8:	2200      	movs	r2, #0
 800feea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800feec:	4b0a      	ldr	r3, [pc, #40]	; (800ff18 <vPortSetupTimerInterrupt+0x3c>)
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	4a0a      	ldr	r2, [pc, #40]	; (800ff1c <vPortSetupTimerInterrupt+0x40>)
 800fef2:	fba2 2303 	umull	r2, r3, r2, r3
 800fef6:	099b      	lsrs	r3, r3, #6
 800fef8:	4a09      	ldr	r2, [pc, #36]	; (800ff20 <vPortSetupTimerInterrupt+0x44>)
 800fefa:	3b01      	subs	r3, #1
 800fefc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800fefe:	4b04      	ldr	r3, [pc, #16]	; (800ff10 <vPortSetupTimerInterrupt+0x34>)
 800ff00:	2207      	movs	r2, #7
 800ff02:	601a      	str	r2, [r3, #0]
}
 800ff04:	bf00      	nop
 800ff06:	46bd      	mov	sp, r7
 800ff08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff0c:	4770      	bx	lr
 800ff0e:	bf00      	nop
 800ff10:	e000e010 	.word	0xe000e010
 800ff14:	e000e018 	.word	0xe000e018
 800ff18:	20000004 	.word	0x20000004
 800ff1c:	10624dd3 	.word	0x10624dd3
 800ff20:	e000e014 	.word	0xe000e014

0800ff24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ff24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ff34 <vPortEnableVFP+0x10>
 800ff28:	6801      	ldr	r1, [r0, #0]
 800ff2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ff2e:	6001      	str	r1, [r0, #0]
 800ff30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ff32:	bf00      	nop
 800ff34:	e000ed88 	.word	0xe000ed88

0800ff38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ff38:	b480      	push	{r7}
 800ff3a:	b085      	sub	sp, #20
 800ff3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ff3e:	f3ef 8305 	mrs	r3, IPSR
 800ff42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ff44:	68fb      	ldr	r3, [r7, #12]
 800ff46:	2b0f      	cmp	r3, #15
 800ff48:	d914      	bls.n	800ff74 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ff4a:	4a17      	ldr	r2, [pc, #92]	; (800ffa8 <vPortValidateInterruptPriority+0x70>)
 800ff4c:	68fb      	ldr	r3, [r7, #12]
 800ff4e:	4413      	add	r3, r2
 800ff50:	781b      	ldrb	r3, [r3, #0]
 800ff52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ff54:	4b15      	ldr	r3, [pc, #84]	; (800ffac <vPortValidateInterruptPriority+0x74>)
 800ff56:	781b      	ldrb	r3, [r3, #0]
 800ff58:	7afa      	ldrb	r2, [r7, #11]
 800ff5a:	429a      	cmp	r2, r3
 800ff5c:	d20a      	bcs.n	800ff74 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800ff5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff62:	f383 8811 	msr	BASEPRI, r3
 800ff66:	f3bf 8f6f 	isb	sy
 800ff6a:	f3bf 8f4f 	dsb	sy
 800ff6e:	607b      	str	r3, [r7, #4]
}
 800ff70:	bf00      	nop
 800ff72:	e7fe      	b.n	800ff72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ff74:	4b0e      	ldr	r3, [pc, #56]	; (800ffb0 <vPortValidateInterruptPriority+0x78>)
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ff7c:	4b0d      	ldr	r3, [pc, #52]	; (800ffb4 <vPortValidateInterruptPriority+0x7c>)
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	429a      	cmp	r2, r3
 800ff82:	d90a      	bls.n	800ff9a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800ff84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff88:	f383 8811 	msr	BASEPRI, r3
 800ff8c:	f3bf 8f6f 	isb	sy
 800ff90:	f3bf 8f4f 	dsb	sy
 800ff94:	603b      	str	r3, [r7, #0]
}
 800ff96:	bf00      	nop
 800ff98:	e7fe      	b.n	800ff98 <vPortValidateInterruptPriority+0x60>
	}
 800ff9a:	bf00      	nop
 800ff9c:	3714      	adds	r7, #20
 800ff9e:	46bd      	mov	sp, r7
 800ffa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffa4:	4770      	bx	lr
 800ffa6:	bf00      	nop
 800ffa8:	e000e3f0 	.word	0xe000e3f0
 800ffac:	200038ac 	.word	0x200038ac
 800ffb0:	e000ed0c 	.word	0xe000ed0c
 800ffb4:	200038b0 	.word	0x200038b0

0800ffb8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ffb8:	b580      	push	{r7, lr}
 800ffba:	b08a      	sub	sp, #40	; 0x28
 800ffbc:	af00      	add	r7, sp, #0
 800ffbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ffc0:	2300      	movs	r3, #0
 800ffc2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ffc4:	f7fe fc14 	bl	800e7f0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ffc8:	4b5b      	ldr	r3, [pc, #364]	; (8010138 <pvPortMalloc+0x180>)
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d101      	bne.n	800ffd4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ffd0:	f000 f920 	bl	8010214 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ffd4:	4b59      	ldr	r3, [pc, #356]	; (801013c <pvPortMalloc+0x184>)
 800ffd6:	681a      	ldr	r2, [r3, #0]
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	4013      	ands	r3, r2
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	f040 8093 	bne.w	8010108 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d01d      	beq.n	8010024 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800ffe8:	2208      	movs	r2, #8
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	4413      	add	r3, r2
 800ffee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	f003 0307 	and.w	r3, r3, #7
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	d014      	beq.n	8010024 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	f023 0307 	bic.w	r3, r3, #7
 8010000:	3308      	adds	r3, #8
 8010002:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	f003 0307 	and.w	r3, r3, #7
 801000a:	2b00      	cmp	r3, #0
 801000c:	d00a      	beq.n	8010024 <pvPortMalloc+0x6c>
	__asm volatile
 801000e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010012:	f383 8811 	msr	BASEPRI, r3
 8010016:	f3bf 8f6f 	isb	sy
 801001a:	f3bf 8f4f 	dsb	sy
 801001e:	617b      	str	r3, [r7, #20]
}
 8010020:	bf00      	nop
 8010022:	e7fe      	b.n	8010022 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	2b00      	cmp	r3, #0
 8010028:	d06e      	beq.n	8010108 <pvPortMalloc+0x150>
 801002a:	4b45      	ldr	r3, [pc, #276]	; (8010140 <pvPortMalloc+0x188>)
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	687a      	ldr	r2, [r7, #4]
 8010030:	429a      	cmp	r2, r3
 8010032:	d869      	bhi.n	8010108 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8010034:	4b43      	ldr	r3, [pc, #268]	; (8010144 <pvPortMalloc+0x18c>)
 8010036:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8010038:	4b42      	ldr	r3, [pc, #264]	; (8010144 <pvPortMalloc+0x18c>)
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801003e:	e004      	b.n	801004a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8010040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010042:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8010044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801004a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801004c:	685b      	ldr	r3, [r3, #4]
 801004e:	687a      	ldr	r2, [r7, #4]
 8010050:	429a      	cmp	r2, r3
 8010052:	d903      	bls.n	801005c <pvPortMalloc+0xa4>
 8010054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010056:	681b      	ldr	r3, [r3, #0]
 8010058:	2b00      	cmp	r3, #0
 801005a:	d1f1      	bne.n	8010040 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801005c:	4b36      	ldr	r3, [pc, #216]	; (8010138 <pvPortMalloc+0x180>)
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010062:	429a      	cmp	r2, r3
 8010064:	d050      	beq.n	8010108 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010066:	6a3b      	ldr	r3, [r7, #32]
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	2208      	movs	r2, #8
 801006c:	4413      	add	r3, r2
 801006e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010072:	681a      	ldr	r2, [r3, #0]
 8010074:	6a3b      	ldr	r3, [r7, #32]
 8010076:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801007a:	685a      	ldr	r2, [r3, #4]
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	1ad2      	subs	r2, r2, r3
 8010080:	2308      	movs	r3, #8
 8010082:	005b      	lsls	r3, r3, #1
 8010084:	429a      	cmp	r2, r3
 8010086:	d91f      	bls.n	80100c8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8010088:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	4413      	add	r3, r2
 801008e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010090:	69bb      	ldr	r3, [r7, #24]
 8010092:	f003 0307 	and.w	r3, r3, #7
 8010096:	2b00      	cmp	r3, #0
 8010098:	d00a      	beq.n	80100b0 <pvPortMalloc+0xf8>
	__asm volatile
 801009a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801009e:	f383 8811 	msr	BASEPRI, r3
 80100a2:	f3bf 8f6f 	isb	sy
 80100a6:	f3bf 8f4f 	dsb	sy
 80100aa:	613b      	str	r3, [r7, #16]
}
 80100ac:	bf00      	nop
 80100ae:	e7fe      	b.n	80100ae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80100b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100b2:	685a      	ldr	r2, [r3, #4]
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	1ad2      	subs	r2, r2, r3
 80100b8:	69bb      	ldr	r3, [r7, #24]
 80100ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80100bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100be:	687a      	ldr	r2, [r7, #4]
 80100c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80100c2:	69b8      	ldr	r0, [r7, #24]
 80100c4:	f000 f908 	bl	80102d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80100c8:	4b1d      	ldr	r3, [pc, #116]	; (8010140 <pvPortMalloc+0x188>)
 80100ca:	681a      	ldr	r2, [r3, #0]
 80100cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100ce:	685b      	ldr	r3, [r3, #4]
 80100d0:	1ad3      	subs	r3, r2, r3
 80100d2:	4a1b      	ldr	r2, [pc, #108]	; (8010140 <pvPortMalloc+0x188>)
 80100d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80100d6:	4b1a      	ldr	r3, [pc, #104]	; (8010140 <pvPortMalloc+0x188>)
 80100d8:	681a      	ldr	r2, [r3, #0]
 80100da:	4b1b      	ldr	r3, [pc, #108]	; (8010148 <pvPortMalloc+0x190>)
 80100dc:	681b      	ldr	r3, [r3, #0]
 80100de:	429a      	cmp	r2, r3
 80100e0:	d203      	bcs.n	80100ea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80100e2:	4b17      	ldr	r3, [pc, #92]	; (8010140 <pvPortMalloc+0x188>)
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	4a18      	ldr	r2, [pc, #96]	; (8010148 <pvPortMalloc+0x190>)
 80100e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80100ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100ec:	685a      	ldr	r2, [r3, #4]
 80100ee:	4b13      	ldr	r3, [pc, #76]	; (801013c <pvPortMalloc+0x184>)
 80100f0:	681b      	ldr	r3, [r3, #0]
 80100f2:	431a      	orrs	r2, r3
 80100f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80100f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100fa:	2200      	movs	r2, #0
 80100fc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80100fe:	4b13      	ldr	r3, [pc, #76]	; (801014c <pvPortMalloc+0x194>)
 8010100:	681b      	ldr	r3, [r3, #0]
 8010102:	3301      	adds	r3, #1
 8010104:	4a11      	ldr	r2, [pc, #68]	; (801014c <pvPortMalloc+0x194>)
 8010106:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010108:	f7fe fbb8 	bl	800e87c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801010c:	69fb      	ldr	r3, [r7, #28]
 801010e:	f003 0307 	and.w	r3, r3, #7
 8010112:	2b00      	cmp	r3, #0
 8010114:	d00a      	beq.n	801012c <pvPortMalloc+0x174>
	__asm volatile
 8010116:	f04f 0350 	mov.w	r3, #80	; 0x50
 801011a:	f383 8811 	msr	BASEPRI, r3
 801011e:	f3bf 8f6f 	isb	sy
 8010122:	f3bf 8f4f 	dsb	sy
 8010126:	60fb      	str	r3, [r7, #12]
}
 8010128:	bf00      	nop
 801012a:	e7fe      	b.n	801012a <pvPortMalloc+0x172>
	return pvReturn;
 801012c:	69fb      	ldr	r3, [r7, #28]
}
 801012e:	4618      	mov	r0, r3
 8010130:	3728      	adds	r7, #40	; 0x28
 8010132:	46bd      	mov	sp, r7
 8010134:	bd80      	pop	{r7, pc}
 8010136:	bf00      	nop
 8010138:	200074bc 	.word	0x200074bc
 801013c:	200074d0 	.word	0x200074d0
 8010140:	200074c0 	.word	0x200074c0
 8010144:	200074b4 	.word	0x200074b4
 8010148:	200074c4 	.word	0x200074c4
 801014c:	200074c8 	.word	0x200074c8

08010150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010150:	b580      	push	{r7, lr}
 8010152:	b086      	sub	sp, #24
 8010154:	af00      	add	r7, sp, #0
 8010156:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	2b00      	cmp	r3, #0
 8010160:	d04d      	beq.n	80101fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010162:	2308      	movs	r3, #8
 8010164:	425b      	negs	r3, r3
 8010166:	697a      	ldr	r2, [r7, #20]
 8010168:	4413      	add	r3, r2
 801016a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801016c:	697b      	ldr	r3, [r7, #20]
 801016e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010170:	693b      	ldr	r3, [r7, #16]
 8010172:	685a      	ldr	r2, [r3, #4]
 8010174:	4b24      	ldr	r3, [pc, #144]	; (8010208 <vPortFree+0xb8>)
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	4013      	ands	r3, r2
 801017a:	2b00      	cmp	r3, #0
 801017c:	d10a      	bne.n	8010194 <vPortFree+0x44>
	__asm volatile
 801017e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010182:	f383 8811 	msr	BASEPRI, r3
 8010186:	f3bf 8f6f 	isb	sy
 801018a:	f3bf 8f4f 	dsb	sy
 801018e:	60fb      	str	r3, [r7, #12]
}
 8010190:	bf00      	nop
 8010192:	e7fe      	b.n	8010192 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010194:	693b      	ldr	r3, [r7, #16]
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	2b00      	cmp	r3, #0
 801019a:	d00a      	beq.n	80101b2 <vPortFree+0x62>
	__asm volatile
 801019c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101a0:	f383 8811 	msr	BASEPRI, r3
 80101a4:	f3bf 8f6f 	isb	sy
 80101a8:	f3bf 8f4f 	dsb	sy
 80101ac:	60bb      	str	r3, [r7, #8]
}
 80101ae:	bf00      	nop
 80101b0:	e7fe      	b.n	80101b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80101b2:	693b      	ldr	r3, [r7, #16]
 80101b4:	685a      	ldr	r2, [r3, #4]
 80101b6:	4b14      	ldr	r3, [pc, #80]	; (8010208 <vPortFree+0xb8>)
 80101b8:	681b      	ldr	r3, [r3, #0]
 80101ba:	4013      	ands	r3, r2
 80101bc:	2b00      	cmp	r3, #0
 80101be:	d01e      	beq.n	80101fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80101c0:	693b      	ldr	r3, [r7, #16]
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	d11a      	bne.n	80101fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80101c8:	693b      	ldr	r3, [r7, #16]
 80101ca:	685a      	ldr	r2, [r3, #4]
 80101cc:	4b0e      	ldr	r3, [pc, #56]	; (8010208 <vPortFree+0xb8>)
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	43db      	mvns	r3, r3
 80101d2:	401a      	ands	r2, r3
 80101d4:	693b      	ldr	r3, [r7, #16]
 80101d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80101d8:	f7fe fb0a 	bl	800e7f0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80101dc:	693b      	ldr	r3, [r7, #16]
 80101de:	685a      	ldr	r2, [r3, #4]
 80101e0:	4b0a      	ldr	r3, [pc, #40]	; (801020c <vPortFree+0xbc>)
 80101e2:	681b      	ldr	r3, [r3, #0]
 80101e4:	4413      	add	r3, r2
 80101e6:	4a09      	ldr	r2, [pc, #36]	; (801020c <vPortFree+0xbc>)
 80101e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80101ea:	6938      	ldr	r0, [r7, #16]
 80101ec:	f000 f874 	bl	80102d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80101f0:	4b07      	ldr	r3, [pc, #28]	; (8010210 <vPortFree+0xc0>)
 80101f2:	681b      	ldr	r3, [r3, #0]
 80101f4:	3301      	adds	r3, #1
 80101f6:	4a06      	ldr	r2, [pc, #24]	; (8010210 <vPortFree+0xc0>)
 80101f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80101fa:	f7fe fb3f 	bl	800e87c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80101fe:	bf00      	nop
 8010200:	3718      	adds	r7, #24
 8010202:	46bd      	mov	sp, r7
 8010204:	bd80      	pop	{r7, pc}
 8010206:	bf00      	nop
 8010208:	200074d0 	.word	0x200074d0
 801020c:	200074c0 	.word	0x200074c0
 8010210:	200074cc 	.word	0x200074cc

08010214 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010214:	b480      	push	{r7}
 8010216:	b085      	sub	sp, #20
 8010218:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801021a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 801021e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8010220:	4b27      	ldr	r3, [pc, #156]	; (80102c0 <prvHeapInit+0xac>)
 8010222:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8010224:	68fb      	ldr	r3, [r7, #12]
 8010226:	f003 0307 	and.w	r3, r3, #7
 801022a:	2b00      	cmp	r3, #0
 801022c:	d00c      	beq.n	8010248 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	3307      	adds	r3, #7
 8010232:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010234:	68fb      	ldr	r3, [r7, #12]
 8010236:	f023 0307 	bic.w	r3, r3, #7
 801023a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801023c:	68ba      	ldr	r2, [r7, #8]
 801023e:	68fb      	ldr	r3, [r7, #12]
 8010240:	1ad3      	subs	r3, r2, r3
 8010242:	4a1f      	ldr	r2, [pc, #124]	; (80102c0 <prvHeapInit+0xac>)
 8010244:	4413      	add	r3, r2
 8010246:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801024c:	4a1d      	ldr	r2, [pc, #116]	; (80102c4 <prvHeapInit+0xb0>)
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8010252:	4b1c      	ldr	r3, [pc, #112]	; (80102c4 <prvHeapInit+0xb0>)
 8010254:	2200      	movs	r2, #0
 8010256:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	68ba      	ldr	r2, [r7, #8]
 801025c:	4413      	add	r3, r2
 801025e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010260:	2208      	movs	r2, #8
 8010262:	68fb      	ldr	r3, [r7, #12]
 8010264:	1a9b      	subs	r3, r3, r2
 8010266:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	f023 0307 	bic.w	r3, r3, #7
 801026e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010270:	68fb      	ldr	r3, [r7, #12]
 8010272:	4a15      	ldr	r2, [pc, #84]	; (80102c8 <prvHeapInit+0xb4>)
 8010274:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010276:	4b14      	ldr	r3, [pc, #80]	; (80102c8 <prvHeapInit+0xb4>)
 8010278:	681b      	ldr	r3, [r3, #0]
 801027a:	2200      	movs	r2, #0
 801027c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801027e:	4b12      	ldr	r3, [pc, #72]	; (80102c8 <prvHeapInit+0xb4>)
 8010280:	681b      	ldr	r3, [r3, #0]
 8010282:	2200      	movs	r2, #0
 8010284:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801028a:	683b      	ldr	r3, [r7, #0]
 801028c:	68fa      	ldr	r2, [r7, #12]
 801028e:	1ad2      	subs	r2, r2, r3
 8010290:	683b      	ldr	r3, [r7, #0]
 8010292:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010294:	4b0c      	ldr	r3, [pc, #48]	; (80102c8 <prvHeapInit+0xb4>)
 8010296:	681a      	ldr	r2, [r3, #0]
 8010298:	683b      	ldr	r3, [r7, #0]
 801029a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801029c:	683b      	ldr	r3, [r7, #0]
 801029e:	685b      	ldr	r3, [r3, #4]
 80102a0:	4a0a      	ldr	r2, [pc, #40]	; (80102cc <prvHeapInit+0xb8>)
 80102a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80102a4:	683b      	ldr	r3, [r7, #0]
 80102a6:	685b      	ldr	r3, [r3, #4]
 80102a8:	4a09      	ldr	r2, [pc, #36]	; (80102d0 <prvHeapInit+0xbc>)
 80102aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80102ac:	4b09      	ldr	r3, [pc, #36]	; (80102d4 <prvHeapInit+0xc0>)
 80102ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80102b2:	601a      	str	r2, [r3, #0]
}
 80102b4:	bf00      	nop
 80102b6:	3714      	adds	r7, #20
 80102b8:	46bd      	mov	sp, r7
 80102ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102be:	4770      	bx	lr
 80102c0:	200038b4 	.word	0x200038b4
 80102c4:	200074b4 	.word	0x200074b4
 80102c8:	200074bc 	.word	0x200074bc
 80102cc:	200074c4 	.word	0x200074c4
 80102d0:	200074c0 	.word	0x200074c0
 80102d4:	200074d0 	.word	0x200074d0

080102d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80102d8:	b480      	push	{r7}
 80102da:	b085      	sub	sp, #20
 80102dc:	af00      	add	r7, sp, #0
 80102de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80102e0:	4b28      	ldr	r3, [pc, #160]	; (8010384 <prvInsertBlockIntoFreeList+0xac>)
 80102e2:	60fb      	str	r3, [r7, #12]
 80102e4:	e002      	b.n	80102ec <prvInsertBlockIntoFreeList+0x14>
 80102e6:	68fb      	ldr	r3, [r7, #12]
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	60fb      	str	r3, [r7, #12]
 80102ec:	68fb      	ldr	r3, [r7, #12]
 80102ee:	681b      	ldr	r3, [r3, #0]
 80102f0:	687a      	ldr	r2, [r7, #4]
 80102f2:	429a      	cmp	r2, r3
 80102f4:	d8f7      	bhi.n	80102e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80102f6:	68fb      	ldr	r3, [r7, #12]
 80102f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80102fa:	68fb      	ldr	r3, [r7, #12]
 80102fc:	685b      	ldr	r3, [r3, #4]
 80102fe:	68ba      	ldr	r2, [r7, #8]
 8010300:	4413      	add	r3, r2
 8010302:	687a      	ldr	r2, [r7, #4]
 8010304:	429a      	cmp	r2, r3
 8010306:	d108      	bne.n	801031a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8010308:	68fb      	ldr	r3, [r7, #12]
 801030a:	685a      	ldr	r2, [r3, #4]
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	685b      	ldr	r3, [r3, #4]
 8010310:	441a      	add	r2, r3
 8010312:	68fb      	ldr	r3, [r7, #12]
 8010314:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010316:	68fb      	ldr	r3, [r7, #12]
 8010318:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	685b      	ldr	r3, [r3, #4]
 8010322:	68ba      	ldr	r2, [r7, #8]
 8010324:	441a      	add	r2, r3
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	681b      	ldr	r3, [r3, #0]
 801032a:	429a      	cmp	r2, r3
 801032c:	d118      	bne.n	8010360 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801032e:	68fb      	ldr	r3, [r7, #12]
 8010330:	681a      	ldr	r2, [r3, #0]
 8010332:	4b15      	ldr	r3, [pc, #84]	; (8010388 <prvInsertBlockIntoFreeList+0xb0>)
 8010334:	681b      	ldr	r3, [r3, #0]
 8010336:	429a      	cmp	r2, r3
 8010338:	d00d      	beq.n	8010356 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	685a      	ldr	r2, [r3, #4]
 801033e:	68fb      	ldr	r3, [r7, #12]
 8010340:	681b      	ldr	r3, [r3, #0]
 8010342:	685b      	ldr	r3, [r3, #4]
 8010344:	441a      	add	r2, r3
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801034a:	68fb      	ldr	r3, [r7, #12]
 801034c:	681b      	ldr	r3, [r3, #0]
 801034e:	681a      	ldr	r2, [r3, #0]
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	601a      	str	r2, [r3, #0]
 8010354:	e008      	b.n	8010368 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010356:	4b0c      	ldr	r3, [pc, #48]	; (8010388 <prvInsertBlockIntoFreeList+0xb0>)
 8010358:	681a      	ldr	r2, [r3, #0]
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	601a      	str	r2, [r3, #0]
 801035e:	e003      	b.n	8010368 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010360:	68fb      	ldr	r3, [r7, #12]
 8010362:	681a      	ldr	r2, [r3, #0]
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010368:	68fa      	ldr	r2, [r7, #12]
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	429a      	cmp	r2, r3
 801036e:	d002      	beq.n	8010376 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010370:	68fb      	ldr	r3, [r7, #12]
 8010372:	687a      	ldr	r2, [r7, #4]
 8010374:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010376:	bf00      	nop
 8010378:	3714      	adds	r7, #20
 801037a:	46bd      	mov	sp, r7
 801037c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010380:	4770      	bx	lr
 8010382:	bf00      	nop
 8010384:	200074b4 	.word	0x200074b4
 8010388:	200074bc 	.word	0x200074bc

0801038c <SSD1306_Init>:

/* Private variable */
static SSD1306_t SSD1306;


uint8_t SSD1306_Init(void) {
 801038c:	b580      	push	{r7, lr}
 801038e:	b082      	sub	sp, #8
 8010390:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8010392:	f000 fa29 	bl	80107e8 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(SSD1306_I2C, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8010396:	f644 6320 	movw	r3, #20000	; 0x4e20
 801039a:	2201      	movs	r2, #1
 801039c:	2178      	movs	r1, #120	; 0x78
 801039e:	485b      	ldr	r0, [pc, #364]	; (801050c <SSD1306_Init+0x180>)
 80103a0:	f7f4 f80a 	bl	80043b8 <HAL_I2C_IsDeviceReady>
 80103a4:	4603      	mov	r3, r0
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d001      	beq.n	80103ae <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 80103aa:	2300      	movs	r3, #0
 80103ac:	e0a9      	b.n	8010502 <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 80103ae:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80103b2:	607b      	str	r3, [r7, #4]
	while(p>0)
 80103b4:	e002      	b.n	80103bc <SSD1306_Init+0x30>
		p--;
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	3b01      	subs	r3, #1
 80103ba:	607b      	str	r3, [r7, #4]
	while(p>0)
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	2b00      	cmp	r3, #0
 80103c0:	d1f9      	bne.n	80103b6 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80103c2:	22ae      	movs	r2, #174	; 0xae
 80103c4:	2100      	movs	r1, #0
 80103c6:	2078      	movs	r0, #120	; 0x78
 80103c8:	f000 fa8a 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 80103cc:	2220      	movs	r2, #32
 80103ce:	2100      	movs	r1, #0
 80103d0:	2078      	movs	r0, #120	; 0x78
 80103d2:	f000 fa85 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80103d6:	2210      	movs	r2, #16
 80103d8:	2100      	movs	r1, #0
 80103da:	2078      	movs	r0, #120	; 0x78
 80103dc:	f000 fa80 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80103e0:	22b0      	movs	r2, #176	; 0xb0
 80103e2:	2100      	movs	r1, #0
 80103e4:	2078      	movs	r0, #120	; 0x78
 80103e6:	f000 fa7b 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80103ea:	22c8      	movs	r2, #200	; 0xc8
 80103ec:	2100      	movs	r1, #0
 80103ee:	2078      	movs	r0, #120	; 0x78
 80103f0:	f000 fa76 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80103f4:	2200      	movs	r2, #0
 80103f6:	2100      	movs	r1, #0
 80103f8:	2078      	movs	r0, #120	; 0x78
 80103fa:	f000 fa71 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80103fe:	2210      	movs	r2, #16
 8010400:	2100      	movs	r1, #0
 8010402:	2078      	movs	r0, #120	; 0x78
 8010404:	f000 fa6c 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8010408:	2240      	movs	r2, #64	; 0x40
 801040a:	2100      	movs	r1, #0
 801040c:	2078      	movs	r0, #120	; 0x78
 801040e:	f000 fa67 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8010412:	2281      	movs	r2, #129	; 0x81
 8010414:	2100      	movs	r1, #0
 8010416:	2078      	movs	r0, #120	; 0x78
 8010418:	f000 fa62 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 801041c:	22ff      	movs	r2, #255	; 0xff
 801041e:	2100      	movs	r1, #0
 8010420:	2078      	movs	r0, #120	; 0x78
 8010422:	f000 fa5d 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8010426:	22a1      	movs	r2, #161	; 0xa1
 8010428:	2100      	movs	r1, #0
 801042a:	2078      	movs	r0, #120	; 0x78
 801042c:	f000 fa58 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8010430:	22a6      	movs	r2, #166	; 0xa6
 8010432:	2100      	movs	r1, #0
 8010434:	2078      	movs	r0, #120	; 0x78
 8010436:	f000 fa53 	bl	80108e0 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
	SSD1306_WRITECOMMAND(0xFF);
#else
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 801043a:	22a8      	movs	r2, #168	; 0xa8
 801043c:	2100      	movs	r1, #0
 801043e:	2078      	movs	r0, #120	; 0x78
 8010440:	f000 fa4e 	bl	80108e0 <ssd1306_I2C_Write>
#endif

#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x1F); //
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x3F); //
 8010444:	223f      	movs	r2, #63	; 0x3f
 8010446:	2100      	movs	r1, #0
 8010448:	2078      	movs	r0, #120	; 0x78
 801044a:	f000 fa49 	bl	80108e0 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x3F); // Seems to work for 128px high displays too.
#endif
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 801044e:	22a4      	movs	r2, #164	; 0xa4
 8010450:	2100      	movs	r1, #0
 8010452:	2078      	movs	r0, #120	; 0x78
 8010454:	f000 fa44 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8010458:	22d3      	movs	r2, #211	; 0xd3
 801045a:	2100      	movs	r1, #0
 801045c:	2078      	movs	r0, #120	; 0x78
 801045e:	f000 fa3f 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8010462:	2200      	movs	r2, #0
 8010464:	2100      	movs	r1, #0
 8010466:	2078      	movs	r0, #120	; 0x78
 8010468:	f000 fa3a 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 801046c:	22d5      	movs	r2, #213	; 0xd5
 801046e:	2100      	movs	r1, #0
 8010470:	2078      	movs	r0, #120	; 0x78
 8010472:	f000 fa35 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8010476:	22f0      	movs	r2, #240	; 0xf0
 8010478:	2100      	movs	r1, #0
 801047a:	2078      	movs	r0, #120	; 0x78
 801047c:	f000 fa30 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8010480:	22d9      	movs	r2, #217	; 0xd9
 8010482:	2100      	movs	r1, #0
 8010484:	2078      	movs	r0, #120	; 0x78
 8010486:	f000 fa2b 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 801048a:	2222      	movs	r2, #34	; 0x22
 801048c:	2100      	movs	r1, #0
 801048e:	2078      	movs	r0, #120	; 0x78
 8010490:	f000 fa26 	bl	80108e0 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8010494:	22da      	movs	r2, #218	; 0xda
 8010496:	2100      	movs	r1, #0
 8010498:	2078      	movs	r0, #120	; 0x78
 801049a:	f000 fa21 	bl	80108e0 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x02);
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x12);
 801049e:	2212      	movs	r2, #18
 80104a0:	2100      	movs	r1, #0
 80104a2:	2078      	movs	r0, #120	; 0x78
 80104a4:	f000 fa1c 	bl	80108e0 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x12);
#endif

	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80104a8:	22db      	movs	r2, #219	; 0xdb
 80104aa:	2100      	movs	r1, #0
 80104ac:	2078      	movs	r0, #120	; 0x78
 80104ae:	f000 fa17 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80104b2:	2220      	movs	r2, #32
 80104b4:	2100      	movs	r1, #0
 80104b6:	2078      	movs	r0, #120	; 0x78
 80104b8:	f000 fa12 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80104bc:	228d      	movs	r2, #141	; 0x8d
 80104be:	2100      	movs	r1, #0
 80104c0:	2078      	movs	r0, #120	; 0x78
 80104c2:	f000 fa0d 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80104c6:	2214      	movs	r2, #20
 80104c8:	2100      	movs	r1, #0
 80104ca:	2078      	movs	r0, #120	; 0x78
 80104cc:	f000 fa08 	bl	80108e0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80104d0:	22af      	movs	r2, #175	; 0xaf
 80104d2:	2100      	movs	r1, #0
 80104d4:	2078      	movs	r0, #120	; 0x78
 80104d6:	f000 fa03 	bl	80108e0 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80104da:	222e      	movs	r2, #46	; 0x2e
 80104dc:	2100      	movs	r1, #0
 80104de:	2078      	movs	r0, #120	; 0x78
 80104e0:	f000 f9fe 	bl	80108e0 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80104e4:	2000      	movs	r0, #0
 80104e6:	f000 f843 	bl	8010570 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 80104ea:	f000 f813 	bl	8010514 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 80104ee:	4b08      	ldr	r3, [pc, #32]	; (8010510 <SSD1306_Init+0x184>)
 80104f0:	2200      	movs	r2, #0
 80104f2:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80104f4:	4b06      	ldr	r3, [pc, #24]	; (8010510 <SSD1306_Init+0x184>)
 80104f6:	2200      	movs	r2, #0
 80104f8:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 80104fa:	4b05      	ldr	r3, [pc, #20]	; (8010510 <SSD1306_Init+0x184>)
 80104fc:	2201      	movs	r2, #1
 80104fe:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8010500:	2301      	movs	r3, #1
}
 8010502:	4618      	mov	r0, r3
 8010504:	3708      	adds	r7, #8
 8010506:	46bd      	mov	sp, r7
 8010508:	bd80      	pop	{r7, pc}
 801050a:	bf00      	nop
 801050c:	2000287c 	.word	0x2000287c
 8010510:	200078d4 	.word	0x200078d4

08010514 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8010514:	b580      	push	{r7, lr}
 8010516:	b082      	sub	sp, #8
 8010518:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 801051a:	2300      	movs	r3, #0
 801051c:	71fb      	strb	r3, [r7, #7]
 801051e:	e01d      	b.n	801055c <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8010520:	79fb      	ldrb	r3, [r7, #7]
 8010522:	3b50      	subs	r3, #80	; 0x50
 8010524:	b2db      	uxtb	r3, r3
 8010526:	461a      	mov	r2, r3
 8010528:	2100      	movs	r1, #0
 801052a:	2078      	movs	r0, #120	; 0x78
 801052c:	f000 f9d8 	bl	80108e0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8010530:	2200      	movs	r2, #0
 8010532:	2100      	movs	r1, #0
 8010534:	2078      	movs	r0, #120	; 0x78
 8010536:	f000 f9d3 	bl	80108e0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 801053a:	2210      	movs	r2, #16
 801053c:	2100      	movs	r1, #0
 801053e:	2078      	movs	r0, #120	; 0x78
 8010540:	f000 f9ce 	bl	80108e0 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8010544:	79fb      	ldrb	r3, [r7, #7]
 8010546:	01db      	lsls	r3, r3, #7
 8010548:	4a08      	ldr	r2, [pc, #32]	; (801056c <SSD1306_UpdateScreen+0x58>)
 801054a:	441a      	add	r2, r3
 801054c:	2380      	movs	r3, #128	; 0x80
 801054e:	2140      	movs	r1, #64	; 0x40
 8010550:	2078      	movs	r0, #120	; 0x78
 8010552:	f000 f95f 	bl	8010814 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8010556:	79fb      	ldrb	r3, [r7, #7]
 8010558:	3301      	adds	r3, #1
 801055a:	71fb      	strb	r3, [r7, #7]
 801055c:	79fb      	ldrb	r3, [r7, #7]
 801055e:	2b07      	cmp	r3, #7
 8010560:	d9de      	bls.n	8010520 <SSD1306_UpdateScreen+0xc>
	}
}
 8010562:	bf00      	nop
 8010564:	bf00      	nop
 8010566:	3708      	adds	r7, #8
 8010568:	46bd      	mov	sp, r7
 801056a:	bd80      	pop	{r7, pc}
 801056c:	200074d4 	.word	0x200074d4

08010570 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8010570:	b580      	push	{r7, lr}
 8010572:	b082      	sub	sp, #8
 8010574:	af00      	add	r7, sp, #0
 8010576:	4603      	mov	r3, r0
 8010578:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 801057a:	79fb      	ldrb	r3, [r7, #7]
 801057c:	2b00      	cmp	r3, #0
 801057e:	d101      	bne.n	8010584 <SSD1306_Fill+0x14>
 8010580:	2300      	movs	r3, #0
 8010582:	e000      	b.n	8010586 <SSD1306_Fill+0x16>
 8010584:	23ff      	movs	r3, #255	; 0xff
 8010586:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801058a:	4619      	mov	r1, r3
 801058c:	4803      	ldr	r0, [pc, #12]	; (801059c <SSD1306_Fill+0x2c>)
 801058e:	f001 fc7c 	bl	8011e8a <memset>
}
 8010592:	bf00      	nop
 8010594:	3708      	adds	r7, #8
 8010596:	46bd      	mov	sp, r7
 8010598:	bd80      	pop	{r7, pc}
 801059a:	bf00      	nop
 801059c:	200074d4 	.word	0x200074d4

080105a0 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80105a0:	b480      	push	{r7}
 80105a2:	b083      	sub	sp, #12
 80105a4:	af00      	add	r7, sp, #0
 80105a6:	4603      	mov	r3, r0
 80105a8:	80fb      	strh	r3, [r7, #6]
 80105aa:	460b      	mov	r3, r1
 80105ac:	80bb      	strh	r3, [r7, #4]
 80105ae:	4613      	mov	r3, r2
 80105b0:	70fb      	strb	r3, [r7, #3]
	if (
 80105b2:	88fb      	ldrh	r3, [r7, #6]
 80105b4:	2b7f      	cmp	r3, #127	; 0x7f
 80105b6:	d848      	bhi.n	801064a <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80105b8:	88bb      	ldrh	r3, [r7, #4]
 80105ba:	2b3f      	cmp	r3, #63	; 0x3f
 80105bc:	d845      	bhi.n	801064a <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80105be:	4b26      	ldr	r3, [pc, #152]	; (8010658 <SSD1306_DrawPixel+0xb8>)
 80105c0:	791b      	ldrb	r3, [r3, #4]
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	d006      	beq.n	80105d4 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80105c6:	78fb      	ldrb	r3, [r7, #3]
 80105c8:	2b00      	cmp	r3, #0
 80105ca:	bf0c      	ite	eq
 80105cc:	2301      	moveq	r3, #1
 80105ce:	2300      	movne	r3, #0
 80105d0:	b2db      	uxtb	r3, r3
 80105d2:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80105d4:	78fb      	ldrb	r3, [r7, #3]
 80105d6:	2b01      	cmp	r3, #1
 80105d8:	d11a      	bne.n	8010610 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80105da:	88fa      	ldrh	r2, [r7, #6]
 80105dc:	88bb      	ldrh	r3, [r7, #4]
 80105de:	08db      	lsrs	r3, r3, #3
 80105e0:	b298      	uxth	r0, r3
 80105e2:	4603      	mov	r3, r0
 80105e4:	01db      	lsls	r3, r3, #7
 80105e6:	4413      	add	r3, r2
 80105e8:	4a1c      	ldr	r2, [pc, #112]	; (801065c <SSD1306_DrawPixel+0xbc>)
 80105ea:	5cd3      	ldrb	r3, [r2, r3]
 80105ec:	b25a      	sxtb	r2, r3
 80105ee:	88bb      	ldrh	r3, [r7, #4]
 80105f0:	f003 0307 	and.w	r3, r3, #7
 80105f4:	2101      	movs	r1, #1
 80105f6:	fa01 f303 	lsl.w	r3, r1, r3
 80105fa:	b25b      	sxtb	r3, r3
 80105fc:	4313      	orrs	r3, r2
 80105fe:	b259      	sxtb	r1, r3
 8010600:	88fa      	ldrh	r2, [r7, #6]
 8010602:	4603      	mov	r3, r0
 8010604:	01db      	lsls	r3, r3, #7
 8010606:	4413      	add	r3, r2
 8010608:	b2c9      	uxtb	r1, r1
 801060a:	4a14      	ldr	r2, [pc, #80]	; (801065c <SSD1306_DrawPixel+0xbc>)
 801060c:	54d1      	strb	r1, [r2, r3]
 801060e:	e01d      	b.n	801064c <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8010610:	88fa      	ldrh	r2, [r7, #6]
 8010612:	88bb      	ldrh	r3, [r7, #4]
 8010614:	08db      	lsrs	r3, r3, #3
 8010616:	b298      	uxth	r0, r3
 8010618:	4603      	mov	r3, r0
 801061a:	01db      	lsls	r3, r3, #7
 801061c:	4413      	add	r3, r2
 801061e:	4a0f      	ldr	r2, [pc, #60]	; (801065c <SSD1306_DrawPixel+0xbc>)
 8010620:	5cd3      	ldrb	r3, [r2, r3]
 8010622:	b25a      	sxtb	r2, r3
 8010624:	88bb      	ldrh	r3, [r7, #4]
 8010626:	f003 0307 	and.w	r3, r3, #7
 801062a:	2101      	movs	r1, #1
 801062c:	fa01 f303 	lsl.w	r3, r1, r3
 8010630:	b25b      	sxtb	r3, r3
 8010632:	43db      	mvns	r3, r3
 8010634:	b25b      	sxtb	r3, r3
 8010636:	4013      	ands	r3, r2
 8010638:	b259      	sxtb	r1, r3
 801063a:	88fa      	ldrh	r2, [r7, #6]
 801063c:	4603      	mov	r3, r0
 801063e:	01db      	lsls	r3, r3, #7
 8010640:	4413      	add	r3, r2
 8010642:	b2c9      	uxtb	r1, r1
 8010644:	4a05      	ldr	r2, [pc, #20]	; (801065c <SSD1306_DrawPixel+0xbc>)
 8010646:	54d1      	strb	r1, [r2, r3]
 8010648:	e000      	b.n	801064c <SSD1306_DrawPixel+0xac>
		return;
 801064a:	bf00      	nop
	}
}
 801064c:	370c      	adds	r7, #12
 801064e:	46bd      	mov	sp, r7
 8010650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010654:	4770      	bx	lr
 8010656:	bf00      	nop
 8010658:	200078d4 	.word	0x200078d4
 801065c:	200074d4 	.word	0x200074d4

08010660 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8010660:	b480      	push	{r7}
 8010662:	b083      	sub	sp, #12
 8010664:	af00      	add	r7, sp, #0
 8010666:	4603      	mov	r3, r0
 8010668:	460a      	mov	r2, r1
 801066a:	80fb      	strh	r3, [r7, #6]
 801066c:	4613      	mov	r3, r2
 801066e:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8010670:	4a05      	ldr	r2, [pc, #20]	; (8010688 <SSD1306_GotoXY+0x28>)
 8010672:	88fb      	ldrh	r3, [r7, #6]
 8010674:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8010676:	4a04      	ldr	r2, [pc, #16]	; (8010688 <SSD1306_GotoXY+0x28>)
 8010678:	88bb      	ldrh	r3, [r7, #4]
 801067a:	8053      	strh	r3, [r2, #2]
}
 801067c:	bf00      	nop
 801067e:	370c      	adds	r7, #12
 8010680:	46bd      	mov	sp, r7
 8010682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010686:	4770      	bx	lr
 8010688:	200078d4 	.word	0x200078d4

0801068c <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 801068c:	b580      	push	{r7, lr}
 801068e:	b086      	sub	sp, #24
 8010690:	af00      	add	r7, sp, #0
 8010692:	4603      	mov	r3, r0
 8010694:	6039      	str	r1, [r7, #0]
 8010696:	71fb      	strb	r3, [r7, #7]
 8010698:	4613      	mov	r3, r2
 801069a:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 801069c:	4b3a      	ldr	r3, [pc, #232]	; (8010788 <SSD1306_Putc+0xfc>)
 801069e:	881b      	ldrh	r3, [r3, #0]
 80106a0:	461a      	mov	r2, r3
 80106a2:	683b      	ldr	r3, [r7, #0]
 80106a4:	781b      	ldrb	r3, [r3, #0]
 80106a6:	4413      	add	r3, r2
	if (
 80106a8:	2b7f      	cmp	r3, #127	; 0x7f
 80106aa:	dc07      	bgt.n	80106bc <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80106ac:	4b36      	ldr	r3, [pc, #216]	; (8010788 <SSD1306_Putc+0xfc>)
 80106ae:	885b      	ldrh	r3, [r3, #2]
 80106b0:	461a      	mov	r2, r3
 80106b2:	683b      	ldr	r3, [r7, #0]
 80106b4:	785b      	ldrb	r3, [r3, #1]
 80106b6:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80106b8:	2b3f      	cmp	r3, #63	; 0x3f
 80106ba:	dd01      	ble.n	80106c0 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80106bc:	2300      	movs	r3, #0
 80106be:	e05e      	b.n	801077e <SSD1306_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80106c0:	2300      	movs	r3, #0
 80106c2:	617b      	str	r3, [r7, #20]
 80106c4:	e04b      	b.n	801075e <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80106c6:	683b      	ldr	r3, [r7, #0]
 80106c8:	685a      	ldr	r2, [r3, #4]
 80106ca:	79fb      	ldrb	r3, [r7, #7]
 80106cc:	3b20      	subs	r3, #32
 80106ce:	6839      	ldr	r1, [r7, #0]
 80106d0:	7849      	ldrb	r1, [r1, #1]
 80106d2:	fb01 f303 	mul.w	r3, r1, r3
 80106d6:	4619      	mov	r1, r3
 80106d8:	697b      	ldr	r3, [r7, #20]
 80106da:	440b      	add	r3, r1
 80106dc:	005b      	lsls	r3, r3, #1
 80106de:	4413      	add	r3, r2
 80106e0:	881b      	ldrh	r3, [r3, #0]
 80106e2:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80106e4:	2300      	movs	r3, #0
 80106e6:	613b      	str	r3, [r7, #16]
 80106e8:	e030      	b.n	801074c <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80106ea:	68fa      	ldr	r2, [r7, #12]
 80106ec:	693b      	ldr	r3, [r7, #16]
 80106ee:	fa02 f303 	lsl.w	r3, r2, r3
 80106f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80106f6:	2b00      	cmp	r3, #0
 80106f8:	d010      	beq.n	801071c <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80106fa:	4b23      	ldr	r3, [pc, #140]	; (8010788 <SSD1306_Putc+0xfc>)
 80106fc:	881a      	ldrh	r2, [r3, #0]
 80106fe:	693b      	ldr	r3, [r7, #16]
 8010700:	b29b      	uxth	r3, r3
 8010702:	4413      	add	r3, r2
 8010704:	b298      	uxth	r0, r3
 8010706:	4b20      	ldr	r3, [pc, #128]	; (8010788 <SSD1306_Putc+0xfc>)
 8010708:	885a      	ldrh	r2, [r3, #2]
 801070a:	697b      	ldr	r3, [r7, #20]
 801070c:	b29b      	uxth	r3, r3
 801070e:	4413      	add	r3, r2
 8010710:	b29b      	uxth	r3, r3
 8010712:	79ba      	ldrb	r2, [r7, #6]
 8010714:	4619      	mov	r1, r3
 8010716:	f7ff ff43 	bl	80105a0 <SSD1306_DrawPixel>
 801071a:	e014      	b.n	8010746 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 801071c:	4b1a      	ldr	r3, [pc, #104]	; (8010788 <SSD1306_Putc+0xfc>)
 801071e:	881a      	ldrh	r2, [r3, #0]
 8010720:	693b      	ldr	r3, [r7, #16]
 8010722:	b29b      	uxth	r3, r3
 8010724:	4413      	add	r3, r2
 8010726:	b298      	uxth	r0, r3
 8010728:	4b17      	ldr	r3, [pc, #92]	; (8010788 <SSD1306_Putc+0xfc>)
 801072a:	885a      	ldrh	r2, [r3, #2]
 801072c:	697b      	ldr	r3, [r7, #20]
 801072e:	b29b      	uxth	r3, r3
 8010730:	4413      	add	r3, r2
 8010732:	b299      	uxth	r1, r3
 8010734:	79bb      	ldrb	r3, [r7, #6]
 8010736:	2b00      	cmp	r3, #0
 8010738:	bf0c      	ite	eq
 801073a:	2301      	moveq	r3, #1
 801073c:	2300      	movne	r3, #0
 801073e:	b2db      	uxtb	r3, r3
 8010740:	461a      	mov	r2, r3
 8010742:	f7ff ff2d 	bl	80105a0 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8010746:	693b      	ldr	r3, [r7, #16]
 8010748:	3301      	adds	r3, #1
 801074a:	613b      	str	r3, [r7, #16]
 801074c:	683b      	ldr	r3, [r7, #0]
 801074e:	781b      	ldrb	r3, [r3, #0]
 8010750:	461a      	mov	r2, r3
 8010752:	693b      	ldr	r3, [r7, #16]
 8010754:	4293      	cmp	r3, r2
 8010756:	d3c8      	bcc.n	80106ea <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8010758:	697b      	ldr	r3, [r7, #20]
 801075a:	3301      	adds	r3, #1
 801075c:	617b      	str	r3, [r7, #20]
 801075e:	683b      	ldr	r3, [r7, #0]
 8010760:	785b      	ldrb	r3, [r3, #1]
 8010762:	461a      	mov	r2, r3
 8010764:	697b      	ldr	r3, [r7, #20]
 8010766:	4293      	cmp	r3, r2
 8010768:	d3ad      	bcc.n	80106c6 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 801076a:	4b07      	ldr	r3, [pc, #28]	; (8010788 <SSD1306_Putc+0xfc>)
 801076c:	881a      	ldrh	r2, [r3, #0]
 801076e:	683b      	ldr	r3, [r7, #0]
 8010770:	781b      	ldrb	r3, [r3, #0]
 8010772:	b29b      	uxth	r3, r3
 8010774:	4413      	add	r3, r2
 8010776:	b29a      	uxth	r2, r3
 8010778:	4b03      	ldr	r3, [pc, #12]	; (8010788 <SSD1306_Putc+0xfc>)
 801077a:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 801077c:	79fb      	ldrb	r3, [r7, #7]
}
 801077e:	4618      	mov	r0, r3
 8010780:	3718      	adds	r7, #24
 8010782:	46bd      	mov	sp, r7
 8010784:	bd80      	pop	{r7, pc}
 8010786:	bf00      	nop
 8010788:	200078d4 	.word	0x200078d4

0801078c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 801078c:	b580      	push	{r7, lr}
 801078e:	b084      	sub	sp, #16
 8010790:	af00      	add	r7, sp, #0
 8010792:	60f8      	str	r0, [r7, #12]
 8010794:	60b9      	str	r1, [r7, #8]
 8010796:	4613      	mov	r3, r2
 8010798:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 801079a:	e012      	b.n	80107c2 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 801079c:	68fb      	ldr	r3, [r7, #12]
 801079e:	781b      	ldrb	r3, [r3, #0]
 80107a0:	79fa      	ldrb	r2, [r7, #7]
 80107a2:	68b9      	ldr	r1, [r7, #8]
 80107a4:	4618      	mov	r0, r3
 80107a6:	f7ff ff71 	bl	801068c <SSD1306_Putc>
 80107aa:	4603      	mov	r3, r0
 80107ac:	461a      	mov	r2, r3
 80107ae:	68fb      	ldr	r3, [r7, #12]
 80107b0:	781b      	ldrb	r3, [r3, #0]
 80107b2:	429a      	cmp	r2, r3
 80107b4:	d002      	beq.n	80107bc <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80107b6:	68fb      	ldr	r3, [r7, #12]
 80107b8:	781b      	ldrb	r3, [r3, #0]
 80107ba:	e008      	b.n	80107ce <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 80107bc:	68fb      	ldr	r3, [r7, #12]
 80107be:	3301      	adds	r3, #1
 80107c0:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80107c2:	68fb      	ldr	r3, [r7, #12]
 80107c4:	781b      	ldrb	r3, [r3, #0]
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d1e8      	bne.n	801079c <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 80107ca:	68fb      	ldr	r3, [r7, #12]
 80107cc:	781b      	ldrb	r3, [r3, #0]
}
 80107ce:	4618      	mov	r0, r3
 80107d0:	3710      	adds	r7, #16
 80107d2:	46bd      	mov	sp, r7
 80107d4:	bd80      	pop	{r7, pc}

080107d6 <SSD1306_Clear>:
        }
    }
}

void SSD1306_Clear (void)
{
 80107d6:	b580      	push	{r7, lr}
 80107d8:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80107da:	2000      	movs	r0, #0
 80107dc:	f7ff fec8 	bl	8010570 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 80107e0:	f7ff fe98 	bl	8010514 <SSD1306_UpdateScreen>
}
 80107e4:	bf00      	nop
 80107e6:	bd80      	pop	{r7, pc}

080107e8 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80107e8:	b480      	push	{r7}
 80107ea:	b083      	sub	sp, #12
 80107ec:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80107ee:	4b08      	ldr	r3, [pc, #32]	; (8010810 <ssd1306_I2C_Init+0x28>)
 80107f0:	607b      	str	r3, [r7, #4]
	while(p>0)
 80107f2:	e002      	b.n	80107fa <ssd1306_I2C_Init+0x12>
		p--;
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	3b01      	subs	r3, #1
 80107f8:	607b      	str	r3, [r7, #4]
	while(p>0)
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d1f9      	bne.n	80107f4 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8010800:	bf00      	nop
 8010802:	bf00      	nop
 8010804:	370c      	adds	r7, #12
 8010806:	46bd      	mov	sp, r7
 8010808:	f85d 7b04 	ldr.w	r7, [sp], #4
 801080c:	4770      	bx	lr
 801080e:	bf00      	nop
 8010810:	0003d090 	.word	0x0003d090

08010814 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8010814:	b590      	push	{r4, r7, lr}
 8010816:	b0c7      	sub	sp, #284	; 0x11c
 8010818:	af02      	add	r7, sp, #8
 801081a:	4604      	mov	r4, r0
 801081c:	4608      	mov	r0, r1
 801081e:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8010822:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 8010826:	600a      	str	r2, [r1, #0]
 8010828:	4619      	mov	r1, r3
 801082a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 801082e:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8010832:	4622      	mov	r2, r4
 8010834:	701a      	strb	r2, [r3, #0]
 8010836:	f507 7388 	add.w	r3, r7, #272	; 0x110
 801083a:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 801083e:	4602      	mov	r2, r0
 8010840:	701a      	strb	r2, [r3, #0]
 8010842:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8010846:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 801084a:	460a      	mov	r2, r1
 801084c:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 801084e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8010852:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010856:	f507 7288 	add.w	r2, r7, #272	; 0x110
 801085a:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 801085e:	7812      	ldrb	r2, [r2, #0]
 8010860:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8010862:	2300      	movs	r3, #0
 8010864:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8010868:	e015      	b.n	8010896 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 801086a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 801086e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8010872:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8010876:	6812      	ldr	r2, [r2, #0]
 8010878:	441a      	add	r2, r3
 801087a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 801087e:	3301      	adds	r3, #1
 8010880:	7811      	ldrb	r1, [r2, #0]
 8010882:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8010886:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 801088a:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 801088c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8010890:	3301      	adds	r3, #1
 8010892:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8010896:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 801089a:	b29b      	uxth	r3, r3
 801089c:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80108a0:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80108a4:	8812      	ldrh	r2, [r2, #0]
 80108a6:	429a      	cmp	r2, r3
 80108a8:	d8df      	bhi.n	801086a <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, count+1, 10);
 80108aa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80108ae:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 80108b2:	781b      	ldrb	r3, [r3, #0]
 80108b4:	b299      	uxth	r1, r3
 80108b6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80108ba:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80108be:	881b      	ldrh	r3, [r3, #0]
 80108c0:	3301      	adds	r3, #1
 80108c2:	b29b      	uxth	r3, r3
 80108c4:	f107 020c 	add.w	r2, r7, #12
 80108c8:	200a      	movs	r0, #10
 80108ca:	9000      	str	r0, [sp, #0]
 80108cc:	4803      	ldr	r0, [pc, #12]	; (80108dc <ssd1306_I2C_WriteMulti+0xc8>)
 80108ce:	f7f3 fc75 	bl	80041bc <HAL_I2C_Master_Transmit>
}
 80108d2:	bf00      	nop
 80108d4:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80108d8:	46bd      	mov	sp, r7
 80108da:	bd90      	pop	{r4, r7, pc}
 80108dc:	2000287c 	.word	0x2000287c

080108e0 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80108e0:	b580      	push	{r7, lr}
 80108e2:	b086      	sub	sp, #24
 80108e4:	af02      	add	r7, sp, #8
 80108e6:	4603      	mov	r3, r0
 80108e8:	71fb      	strb	r3, [r7, #7]
 80108ea:	460b      	mov	r3, r1
 80108ec:	71bb      	strb	r3, [r7, #6]
 80108ee:	4613      	mov	r3, r2
 80108f0:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80108f2:	79bb      	ldrb	r3, [r7, #6]
 80108f4:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80108f6:	797b      	ldrb	r3, [r7, #5]
 80108f8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, 2, 10);
 80108fa:	79fb      	ldrb	r3, [r7, #7]
 80108fc:	b299      	uxth	r1, r3
 80108fe:	f107 020c 	add.w	r2, r7, #12
 8010902:	230a      	movs	r3, #10
 8010904:	9300      	str	r3, [sp, #0]
 8010906:	2302      	movs	r3, #2
 8010908:	4803      	ldr	r0, [pc, #12]	; (8010918 <ssd1306_I2C_Write+0x38>)
 801090a:	f7f3 fc57 	bl	80041bc <HAL_I2C_Master_Transmit>
}
 801090e:	bf00      	nop
 8010910:	3710      	adds	r7, #16
 8010912:	46bd      	mov	sp, r7
 8010914:	bd80      	pop	{r7, pc}
 8010916:	bf00      	nop
 8010918:	2000287c 	.word	0x2000287c

0801091c <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 801091c:	b580      	push	{r7, lr}
 801091e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8010920:	2200      	movs	r2, #0
 8010922:	2108      	movs	r1, #8
 8010924:	4803      	ldr	r0, [pc, #12]	; (8010934 <SELECT+0x18>)
 8010926:	f7f3 fad3 	bl	8003ed0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 801092a:	2001      	movs	r0, #1
 801092c:	f7f1 fed2 	bl	80026d4 <HAL_Delay>
}
 8010930:	bf00      	nop
 8010932:	bd80      	pop	{r7, pc}
 8010934:	40020800 	.word	0x40020800

08010938 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8010938:	b580      	push	{r7, lr}
 801093a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 801093c:	2201      	movs	r2, #1
 801093e:	2108      	movs	r1, #8
 8010940:	4803      	ldr	r0, [pc, #12]	; (8010950 <DESELECT+0x18>)
 8010942:	f7f3 fac5 	bl	8003ed0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8010946:	2001      	movs	r0, #1
 8010948:	f7f1 fec4 	bl	80026d4 <HAL_Delay>
}
 801094c:	bf00      	nop
 801094e:	bd80      	pop	{r7, pc}
 8010950:	40020800 	.word	0x40020800

08010954 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8010954:	b580      	push	{r7, lr}
 8010956:	b082      	sub	sp, #8
 8010958:	af00      	add	r7, sp, #0
 801095a:	4603      	mov	r3, r0
 801095c:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 801095e:	bf00      	nop
 8010960:	4b08      	ldr	r3, [pc, #32]	; (8010984 <SPI_TxByte+0x30>)
 8010962:	681b      	ldr	r3, [r3, #0]
 8010964:	689b      	ldr	r3, [r3, #8]
 8010966:	f003 0302 	and.w	r3, r3, #2
 801096a:	2b02      	cmp	r3, #2
 801096c:	d1f8      	bne.n	8010960 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 801096e:	1df9      	adds	r1, r7, #7
 8010970:	2364      	movs	r3, #100	; 0x64
 8010972:	2201      	movs	r2, #1
 8010974:	4803      	ldr	r0, [pc, #12]	; (8010984 <SPI_TxByte+0x30>)
 8010976:	f7f7 fafe 	bl	8007f76 <HAL_SPI_Transmit>
}
 801097a:	bf00      	nop
 801097c:	3708      	adds	r7, #8
 801097e:	46bd      	mov	sp, r7
 8010980:	bd80      	pop	{r7, pc}
 8010982:	bf00      	nop
 8010984:	200028f0 	.word	0x200028f0

08010988 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8010988:	b580      	push	{r7, lr}
 801098a:	b082      	sub	sp, #8
 801098c:	af00      	add	r7, sp, #0
 801098e:	6078      	str	r0, [r7, #4]
 8010990:	460b      	mov	r3, r1
 8010992:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8010994:	bf00      	nop
 8010996:	4b08      	ldr	r3, [pc, #32]	; (80109b8 <SPI_TxBuffer+0x30>)
 8010998:	681b      	ldr	r3, [r3, #0]
 801099a:	689b      	ldr	r3, [r3, #8]
 801099c:	f003 0302 	and.w	r3, r3, #2
 80109a0:	2b02      	cmp	r3, #2
 80109a2:	d1f8      	bne.n	8010996 <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 80109a4:	887a      	ldrh	r2, [r7, #2]
 80109a6:	2364      	movs	r3, #100	; 0x64
 80109a8:	6879      	ldr	r1, [r7, #4]
 80109aa:	4803      	ldr	r0, [pc, #12]	; (80109b8 <SPI_TxBuffer+0x30>)
 80109ac:	f7f7 fae3 	bl	8007f76 <HAL_SPI_Transmit>
}
 80109b0:	bf00      	nop
 80109b2:	3708      	adds	r7, #8
 80109b4:	46bd      	mov	sp, r7
 80109b6:	bd80      	pop	{r7, pc}
 80109b8:	200028f0 	.word	0x200028f0

080109bc <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 80109bc:	b580      	push	{r7, lr}
 80109be:	b084      	sub	sp, #16
 80109c0:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 80109c2:	23ff      	movs	r3, #255	; 0xff
 80109c4:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80109c6:	bf00      	nop
 80109c8:	4b09      	ldr	r3, [pc, #36]	; (80109f0 <SPI_RxByte+0x34>)
 80109ca:	681b      	ldr	r3, [r3, #0]
 80109cc:	689b      	ldr	r3, [r3, #8]
 80109ce:	f003 0302 	and.w	r3, r3, #2
 80109d2:	2b02      	cmp	r3, #2
 80109d4:	d1f8      	bne.n	80109c8 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80109d6:	1dba      	adds	r2, r7, #6
 80109d8:	1df9      	adds	r1, r7, #7
 80109da:	2364      	movs	r3, #100	; 0x64
 80109dc:	9300      	str	r3, [sp, #0]
 80109de:	2301      	movs	r3, #1
 80109e0:	4803      	ldr	r0, [pc, #12]	; (80109f0 <SPI_RxByte+0x34>)
 80109e2:	f7f7 fc04 	bl	80081ee <HAL_SPI_TransmitReceive>

	return data;
 80109e6:	79bb      	ldrb	r3, [r7, #6]
}
 80109e8:	4618      	mov	r0, r3
 80109ea:	3708      	adds	r7, #8
 80109ec:	46bd      	mov	sp, r7
 80109ee:	bd80      	pop	{r7, pc}
 80109f0:	200028f0 	.word	0x200028f0

080109f4 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 80109f4:	b580      	push	{r7, lr}
 80109f6:	b082      	sub	sp, #8
 80109f8:	af00      	add	r7, sp, #0
 80109fa:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 80109fc:	f7ff ffde 	bl	80109bc <SPI_RxByte>
 8010a00:	4603      	mov	r3, r0
 8010a02:	461a      	mov	r2, r3
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	701a      	strb	r2, [r3, #0]
}
 8010a08:	bf00      	nop
 8010a0a:	3708      	adds	r7, #8
 8010a0c:	46bd      	mov	sp, r7
 8010a0e:	bd80      	pop	{r7, pc}

08010a10 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8010a10:	b580      	push	{r7, lr}
 8010a12:	b082      	sub	sp, #8
 8010a14:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 8010a16:	4b0a      	ldr	r3, [pc, #40]	; (8010a40 <SD_ReadyWait+0x30>)
 8010a18:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8010a1c:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8010a1e:	f7ff ffcd 	bl	80109bc <SPI_RxByte>
 8010a22:	4603      	mov	r3, r0
 8010a24:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 8010a26:	79fb      	ldrb	r3, [r7, #7]
 8010a28:	2bff      	cmp	r3, #255	; 0xff
 8010a2a:	d003      	beq.n	8010a34 <SD_ReadyWait+0x24>
 8010a2c:	4b04      	ldr	r3, [pc, #16]	; (8010a40 <SD_ReadyWait+0x30>)
 8010a2e:	881b      	ldrh	r3, [r3, #0]
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	d1f4      	bne.n	8010a1e <SD_ReadyWait+0xe>

	return res;
 8010a34:	79fb      	ldrb	r3, [r7, #7]
}
 8010a36:	4618      	mov	r0, r3
 8010a38:	3708      	adds	r7, #8
 8010a3a:	46bd      	mov	sp, r7
 8010a3c:	bd80      	pop	{r7, pc}
 8010a3e:	bf00      	nop
 8010a40:	20002a8e 	.word	0x20002a8e

08010a44 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 8010a44:	b580      	push	{r7, lr}
 8010a46:	b084      	sub	sp, #16
 8010a48:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8010a4a:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8010a4e:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8010a50:	f7ff ff72 	bl	8010938 <DESELECT>
	for(int i = 0; i < 10; i++)
 8010a54:	2300      	movs	r3, #0
 8010a56:	60bb      	str	r3, [r7, #8]
 8010a58:	e005      	b.n	8010a66 <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 8010a5a:	20ff      	movs	r0, #255	; 0xff
 8010a5c:	f7ff ff7a 	bl	8010954 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8010a60:	68bb      	ldr	r3, [r7, #8]
 8010a62:	3301      	adds	r3, #1
 8010a64:	60bb      	str	r3, [r7, #8]
 8010a66:	68bb      	ldr	r3, [r7, #8]
 8010a68:	2b09      	cmp	r3, #9
 8010a6a:	ddf6      	ble.n	8010a5a <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8010a6c:	f7ff ff56 	bl	801091c <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8010a70:	2340      	movs	r3, #64	; 0x40
 8010a72:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8010a74:	2300      	movs	r3, #0
 8010a76:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 8010a78:	2300      	movs	r3, #0
 8010a7a:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8010a7c:	2300      	movs	r3, #0
 8010a7e:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 8010a80:	2300      	movs	r3, #0
 8010a82:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 8010a84:	2395      	movs	r3, #149	; 0x95
 8010a86:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8010a88:	463b      	mov	r3, r7
 8010a8a:	2106      	movs	r1, #6
 8010a8c:	4618      	mov	r0, r3
 8010a8e:	f7ff ff7b 	bl	8010988 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 8010a92:	e002      	b.n	8010a9a <SD_PowerOn+0x56>
	{
		cnt--;
 8010a94:	68fb      	ldr	r3, [r7, #12]
 8010a96:	3b01      	subs	r3, #1
 8010a98:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 8010a9a:	f7ff ff8f 	bl	80109bc <SPI_RxByte>
 8010a9e:	4603      	mov	r3, r0
 8010aa0:	2b01      	cmp	r3, #1
 8010aa2:	d002      	beq.n	8010aaa <SD_PowerOn+0x66>
 8010aa4:	68fb      	ldr	r3, [r7, #12]
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	d1f4      	bne.n	8010a94 <SD_PowerOn+0x50>
	}

	DESELECT();
 8010aaa:	f7ff ff45 	bl	8010938 <DESELECT>
	SPI_TxByte(0XFF);
 8010aae:	20ff      	movs	r0, #255	; 0xff
 8010ab0:	f7ff ff50 	bl	8010954 <SPI_TxByte>

	PowerFlag = 1;
 8010ab4:	4b03      	ldr	r3, [pc, #12]	; (8010ac4 <SD_PowerOn+0x80>)
 8010ab6:	2201      	movs	r2, #1
 8010ab8:	701a      	strb	r2, [r3, #0]
}
 8010aba:	bf00      	nop
 8010abc:	3710      	adds	r7, #16
 8010abe:	46bd      	mov	sp, r7
 8010ac0:	bd80      	pop	{r7, pc}
 8010ac2:	bf00      	nop
 8010ac4:	200078db 	.word	0x200078db

08010ac8 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 8010ac8:	b480      	push	{r7}
 8010aca:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8010acc:	4b03      	ldr	r3, [pc, #12]	; (8010adc <SD_PowerOff+0x14>)
 8010ace:	2200      	movs	r2, #0
 8010ad0:	701a      	strb	r2, [r3, #0]
}
 8010ad2:	bf00      	nop
 8010ad4:	46bd      	mov	sp, r7
 8010ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ada:	4770      	bx	lr
 8010adc:	200078db 	.word	0x200078db

08010ae0 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 8010ae0:	b480      	push	{r7}
 8010ae2:	af00      	add	r7, sp, #0
	return PowerFlag;
 8010ae4:	4b03      	ldr	r3, [pc, #12]	; (8010af4 <SD_CheckPower+0x14>)
 8010ae6:	781b      	ldrb	r3, [r3, #0]
}
 8010ae8:	4618      	mov	r0, r3
 8010aea:	46bd      	mov	sp, r7
 8010aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010af0:	4770      	bx	lr
 8010af2:	bf00      	nop
 8010af4:	200078db 	.word	0x200078db

08010af8 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8010af8:	b580      	push	{r7, lr}
 8010afa:	b084      	sub	sp, #16
 8010afc:	af00      	add	r7, sp, #0
 8010afe:	6078      	str	r0, [r7, #4]
 8010b00:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 8010b02:	4b13      	ldr	r3, [pc, #76]	; (8010b50 <SD_RxDataBlock+0x58>)
 8010b04:	22c8      	movs	r2, #200	; 0xc8
 8010b06:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8010b08:	f7ff ff58 	bl	80109bc <SPI_RxByte>
 8010b0c:	4603      	mov	r3, r0
 8010b0e:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8010b10:	7bfb      	ldrb	r3, [r7, #15]
 8010b12:	2bff      	cmp	r3, #255	; 0xff
 8010b14:	d103      	bne.n	8010b1e <SD_RxDataBlock+0x26>
 8010b16:	4b0e      	ldr	r3, [pc, #56]	; (8010b50 <SD_RxDataBlock+0x58>)
 8010b18:	881b      	ldrh	r3, [r3, #0]
 8010b1a:	2b00      	cmp	r3, #0
 8010b1c:	d1f4      	bne.n	8010b08 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 8010b1e:	7bfb      	ldrb	r3, [r7, #15]
 8010b20:	2bfe      	cmp	r3, #254	; 0xfe
 8010b22:	d001      	beq.n	8010b28 <SD_RxDataBlock+0x30>
 8010b24:	2300      	movs	r3, #0
 8010b26:	e00f      	b.n	8010b48 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	1c5a      	adds	r2, r3, #1
 8010b2c:	607a      	str	r2, [r7, #4]
 8010b2e:	4618      	mov	r0, r3
 8010b30:	f7ff ff60 	bl	80109f4 <SPI_RxBytePtr>
	} while(len--);
 8010b34:	683b      	ldr	r3, [r7, #0]
 8010b36:	1e5a      	subs	r2, r3, #1
 8010b38:	603a      	str	r2, [r7, #0]
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d1f4      	bne.n	8010b28 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 8010b3e:	f7ff ff3d 	bl	80109bc <SPI_RxByte>
	SPI_RxByte();
 8010b42:	f7ff ff3b 	bl	80109bc <SPI_RxByte>

	return TRUE;
 8010b46:	2301      	movs	r3, #1
}
 8010b48:	4618      	mov	r0, r3
 8010b4a:	3710      	adds	r7, #16
 8010b4c:	46bd      	mov	sp, r7
 8010b4e:	bd80      	pop	{r7, pc}
 8010b50:	20002a8d 	.word	0x20002a8d

08010b54 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8010b54:	b580      	push	{r7, lr}
 8010b56:	b084      	sub	sp, #16
 8010b58:	af00      	add	r7, sp, #0
 8010b5a:	6078      	str	r0, [r7, #4]
 8010b5c:	460b      	mov	r3, r1
 8010b5e:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 8010b60:	2300      	movs	r3, #0
 8010b62:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 8010b64:	f7ff ff54 	bl	8010a10 <SD_ReadyWait>
 8010b68:	4603      	mov	r3, r0
 8010b6a:	2bff      	cmp	r3, #255	; 0xff
 8010b6c:	d001      	beq.n	8010b72 <SD_TxDataBlock+0x1e>
 8010b6e:	2300      	movs	r3, #0
 8010b70:	e02f      	b.n	8010bd2 <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 8010b72:	78fb      	ldrb	r3, [r7, #3]
 8010b74:	4618      	mov	r0, r3
 8010b76:	f7ff feed 	bl	8010954 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 8010b7a:	78fb      	ldrb	r3, [r7, #3]
 8010b7c:	2bfd      	cmp	r3, #253	; 0xfd
 8010b7e:	d020      	beq.n	8010bc2 <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 8010b80:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010b84:	6878      	ldr	r0, [r7, #4]
 8010b86:	f7ff feff 	bl	8010988 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8010b8a:	f7ff ff17 	bl	80109bc <SPI_RxByte>
		SPI_RxByte();
 8010b8e:	f7ff ff15 	bl	80109bc <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 8010b92:	e00b      	b.n	8010bac <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8010b94:	f7ff ff12 	bl	80109bc <SPI_RxByte>
 8010b98:	4603      	mov	r3, r0
 8010b9a:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 8010b9c:	7bfb      	ldrb	r3, [r7, #15]
 8010b9e:	f003 031f 	and.w	r3, r3, #31
 8010ba2:	2b05      	cmp	r3, #5
 8010ba4:	d006      	beq.n	8010bb4 <SD_TxDataBlock+0x60>
			i++;
 8010ba6:	7bbb      	ldrb	r3, [r7, #14]
 8010ba8:	3301      	adds	r3, #1
 8010baa:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8010bac:	7bbb      	ldrb	r3, [r7, #14]
 8010bae:	2b40      	cmp	r3, #64	; 0x40
 8010bb0:	d9f0      	bls.n	8010b94 <SD_TxDataBlock+0x40>
 8010bb2:	e000      	b.n	8010bb6 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8010bb4:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8010bb6:	bf00      	nop
 8010bb8:	f7ff ff00 	bl	80109bc <SPI_RxByte>
 8010bbc:	4603      	mov	r3, r0
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d0fa      	beq.n	8010bb8 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8010bc2:	7bfb      	ldrb	r3, [r7, #15]
 8010bc4:	f003 031f 	and.w	r3, r3, #31
 8010bc8:	2b05      	cmp	r3, #5
 8010bca:	d101      	bne.n	8010bd0 <SD_TxDataBlock+0x7c>
 8010bcc:	2301      	movs	r3, #1
 8010bce:	e000      	b.n	8010bd2 <SD_TxDataBlock+0x7e>

	return FALSE;
 8010bd0:	2300      	movs	r3, #0
}
 8010bd2:	4618      	mov	r0, r3
 8010bd4:	3710      	adds	r7, #16
 8010bd6:	46bd      	mov	sp, r7
 8010bd8:	bd80      	pop	{r7, pc}

08010bda <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8010bda:	b580      	push	{r7, lr}
 8010bdc:	b084      	sub	sp, #16
 8010bde:	af00      	add	r7, sp, #0
 8010be0:	4603      	mov	r3, r0
 8010be2:	6039      	str	r1, [r7, #0]
 8010be4:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8010be6:	f7ff ff13 	bl	8010a10 <SD_ReadyWait>
 8010bea:	4603      	mov	r3, r0
 8010bec:	2bff      	cmp	r3, #255	; 0xff
 8010bee:	d001      	beq.n	8010bf4 <SD_SendCmd+0x1a>
 8010bf0:	23ff      	movs	r3, #255	; 0xff
 8010bf2:	e042      	b.n	8010c7a <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8010bf4:	79fb      	ldrb	r3, [r7, #7]
 8010bf6:	4618      	mov	r0, r3
 8010bf8:	f7ff feac 	bl	8010954 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8010bfc:	683b      	ldr	r3, [r7, #0]
 8010bfe:	0e1b      	lsrs	r3, r3, #24
 8010c00:	b2db      	uxtb	r3, r3
 8010c02:	4618      	mov	r0, r3
 8010c04:	f7ff fea6 	bl	8010954 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8010c08:	683b      	ldr	r3, [r7, #0]
 8010c0a:	0c1b      	lsrs	r3, r3, #16
 8010c0c:	b2db      	uxtb	r3, r3
 8010c0e:	4618      	mov	r0, r3
 8010c10:	f7ff fea0 	bl	8010954 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8010c14:	683b      	ldr	r3, [r7, #0]
 8010c16:	0a1b      	lsrs	r3, r3, #8
 8010c18:	b2db      	uxtb	r3, r3
 8010c1a:	4618      	mov	r0, r3
 8010c1c:	f7ff fe9a 	bl	8010954 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8010c20:	683b      	ldr	r3, [r7, #0]
 8010c22:	b2db      	uxtb	r3, r3
 8010c24:	4618      	mov	r0, r3
 8010c26:	f7ff fe95 	bl	8010954 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8010c2a:	79fb      	ldrb	r3, [r7, #7]
 8010c2c:	2b40      	cmp	r3, #64	; 0x40
 8010c2e:	d102      	bne.n	8010c36 <SD_SendCmd+0x5c>
 8010c30:	2395      	movs	r3, #149	; 0x95
 8010c32:	73fb      	strb	r3, [r7, #15]
 8010c34:	e007      	b.n	8010c46 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 8010c36:	79fb      	ldrb	r3, [r7, #7]
 8010c38:	2b48      	cmp	r3, #72	; 0x48
 8010c3a:	d102      	bne.n	8010c42 <SD_SendCmd+0x68>
 8010c3c:	2387      	movs	r3, #135	; 0x87
 8010c3e:	73fb      	strb	r3, [r7, #15]
 8010c40:	e001      	b.n	8010c46 <SD_SendCmd+0x6c>
	else crc = 1;
 8010c42:	2301      	movs	r3, #1
 8010c44:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 8010c46:	7bfb      	ldrb	r3, [r7, #15]
 8010c48:	4618      	mov	r0, r3
 8010c4a:	f7ff fe83 	bl	8010954 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 8010c4e:	79fb      	ldrb	r3, [r7, #7]
 8010c50:	2b4c      	cmp	r3, #76	; 0x4c
 8010c52:	d101      	bne.n	8010c58 <SD_SendCmd+0x7e>
 8010c54:	f7ff feb2 	bl	80109bc <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8010c58:	230a      	movs	r3, #10
 8010c5a:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8010c5c:	f7ff feae 	bl	80109bc <SPI_RxByte>
 8010c60:	4603      	mov	r3, r0
 8010c62:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 8010c64:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	da05      	bge.n	8010c78 <SD_SendCmd+0x9e>
 8010c6c:	7bbb      	ldrb	r3, [r7, #14]
 8010c6e:	3b01      	subs	r3, #1
 8010c70:	73bb      	strb	r3, [r7, #14]
 8010c72:	7bbb      	ldrb	r3, [r7, #14]
 8010c74:	2b00      	cmp	r3, #0
 8010c76:	d1f1      	bne.n	8010c5c <SD_SendCmd+0x82>

	return res;
 8010c78:	7b7b      	ldrb	r3, [r7, #13]
}
 8010c7a:	4618      	mov	r0, r3
 8010c7c:	3710      	adds	r7, #16
 8010c7e:	46bd      	mov	sp, r7
 8010c80:	bd80      	pop	{r7, pc}
	...

08010c84 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8010c84:	b590      	push	{r4, r7, lr}
 8010c86:	b085      	sub	sp, #20
 8010c88:	af00      	add	r7, sp, #0
 8010c8a:	4603      	mov	r3, r0
 8010c8c:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 8010c8e:	79fb      	ldrb	r3, [r7, #7]
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d001      	beq.n	8010c98 <SD_disk_initialize+0x14>
 8010c94:	2301      	movs	r3, #1
 8010c96:	e0d1      	b.n	8010e3c <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8010c98:	4b6a      	ldr	r3, [pc, #424]	; (8010e44 <SD_disk_initialize+0x1c0>)
 8010c9a:	781b      	ldrb	r3, [r3, #0]
 8010c9c:	b2db      	uxtb	r3, r3
 8010c9e:	f003 0302 	and.w	r3, r3, #2
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	d003      	beq.n	8010cae <SD_disk_initialize+0x2a>
 8010ca6:	4b67      	ldr	r3, [pc, #412]	; (8010e44 <SD_disk_initialize+0x1c0>)
 8010ca8:	781b      	ldrb	r3, [r3, #0]
 8010caa:	b2db      	uxtb	r3, r3
 8010cac:	e0c6      	b.n	8010e3c <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 8010cae:	f7ff fec9 	bl	8010a44 <SD_PowerOn>

	/* slave select */
	SELECT();
 8010cb2:	f7ff fe33 	bl	801091c <SELECT>

	/* check disk type */
	type = 0;
 8010cb6:	2300      	movs	r3, #0
 8010cb8:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 8010cba:	2100      	movs	r1, #0
 8010cbc:	2040      	movs	r0, #64	; 0x40
 8010cbe:	f7ff ff8c 	bl	8010bda <SD_SendCmd>
 8010cc2:	4603      	mov	r3, r0
 8010cc4:	2b01      	cmp	r3, #1
 8010cc6:	f040 80a1 	bne.w	8010e0c <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 8010cca:	4b5f      	ldr	r3, [pc, #380]	; (8010e48 <SD_disk_initialize+0x1c4>)
 8010ccc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8010cd0:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8010cd2:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010cd6:	2048      	movs	r0, #72	; 0x48
 8010cd8:	f7ff ff7f 	bl	8010bda <SD_SendCmd>
 8010cdc:	4603      	mov	r3, r0
 8010cde:	2b01      	cmp	r3, #1
 8010ce0:	d155      	bne.n	8010d8e <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8010ce2:	2300      	movs	r3, #0
 8010ce4:	73fb      	strb	r3, [r7, #15]
 8010ce6:	e00c      	b.n	8010d02 <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8010ce8:	7bfc      	ldrb	r4, [r7, #15]
 8010cea:	f7ff fe67 	bl	80109bc <SPI_RxByte>
 8010cee:	4603      	mov	r3, r0
 8010cf0:	461a      	mov	r2, r3
 8010cf2:	f104 0310 	add.w	r3, r4, #16
 8010cf6:	443b      	add	r3, r7
 8010cf8:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8010cfc:	7bfb      	ldrb	r3, [r7, #15]
 8010cfe:	3301      	adds	r3, #1
 8010d00:	73fb      	strb	r3, [r7, #15]
 8010d02:	7bfb      	ldrb	r3, [r7, #15]
 8010d04:	2b03      	cmp	r3, #3
 8010d06:	d9ef      	bls.n	8010ce8 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8010d08:	7abb      	ldrb	r3, [r7, #10]
 8010d0a:	2b01      	cmp	r3, #1
 8010d0c:	d17e      	bne.n	8010e0c <SD_disk_initialize+0x188>
 8010d0e:	7afb      	ldrb	r3, [r7, #11]
 8010d10:	2baa      	cmp	r3, #170	; 0xaa
 8010d12:	d17b      	bne.n	8010e0c <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8010d14:	2100      	movs	r1, #0
 8010d16:	2077      	movs	r0, #119	; 0x77
 8010d18:	f7ff ff5f 	bl	8010bda <SD_SendCmd>
 8010d1c:	4603      	mov	r3, r0
 8010d1e:	2b01      	cmp	r3, #1
 8010d20:	d807      	bhi.n	8010d32 <SD_disk_initialize+0xae>
 8010d22:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8010d26:	2069      	movs	r0, #105	; 0x69
 8010d28:	f7ff ff57 	bl	8010bda <SD_SendCmd>
 8010d2c:	4603      	mov	r3, r0
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d004      	beq.n	8010d3c <SD_disk_initialize+0xb8>
				} while (Timer1);
 8010d32:	4b45      	ldr	r3, [pc, #276]	; (8010e48 <SD_disk_initialize+0x1c4>)
 8010d34:	881b      	ldrh	r3, [r3, #0]
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d1ec      	bne.n	8010d14 <SD_disk_initialize+0x90>
 8010d3a:	e000      	b.n	8010d3e <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8010d3c:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8010d3e:	4b42      	ldr	r3, [pc, #264]	; (8010e48 <SD_disk_initialize+0x1c4>)
 8010d40:	881b      	ldrh	r3, [r3, #0]
 8010d42:	2b00      	cmp	r3, #0
 8010d44:	d062      	beq.n	8010e0c <SD_disk_initialize+0x188>
 8010d46:	2100      	movs	r1, #0
 8010d48:	207a      	movs	r0, #122	; 0x7a
 8010d4a:	f7ff ff46 	bl	8010bda <SD_SendCmd>
 8010d4e:	4603      	mov	r3, r0
 8010d50:	2b00      	cmp	r3, #0
 8010d52:	d15b      	bne.n	8010e0c <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 8010d54:	2300      	movs	r3, #0
 8010d56:	73fb      	strb	r3, [r7, #15]
 8010d58:	e00c      	b.n	8010d74 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 8010d5a:	7bfc      	ldrb	r4, [r7, #15]
 8010d5c:	f7ff fe2e 	bl	80109bc <SPI_RxByte>
 8010d60:	4603      	mov	r3, r0
 8010d62:	461a      	mov	r2, r3
 8010d64:	f104 0310 	add.w	r3, r4, #16
 8010d68:	443b      	add	r3, r7
 8010d6a:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8010d6e:	7bfb      	ldrb	r3, [r7, #15]
 8010d70:	3301      	adds	r3, #1
 8010d72:	73fb      	strb	r3, [r7, #15]
 8010d74:	7bfb      	ldrb	r3, [r7, #15]
 8010d76:	2b03      	cmp	r3, #3
 8010d78:	d9ef      	bls.n	8010d5a <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8010d7a:	7a3b      	ldrb	r3, [r7, #8]
 8010d7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010d80:	2b00      	cmp	r3, #0
 8010d82:	d001      	beq.n	8010d88 <SD_disk_initialize+0x104>
 8010d84:	230c      	movs	r3, #12
 8010d86:	e000      	b.n	8010d8a <SD_disk_initialize+0x106>
 8010d88:	2304      	movs	r3, #4
 8010d8a:	73bb      	strb	r3, [r7, #14]
 8010d8c:	e03e      	b.n	8010e0c <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8010d8e:	2100      	movs	r1, #0
 8010d90:	2077      	movs	r0, #119	; 0x77
 8010d92:	f7ff ff22 	bl	8010bda <SD_SendCmd>
 8010d96:	4603      	mov	r3, r0
 8010d98:	2b01      	cmp	r3, #1
 8010d9a:	d808      	bhi.n	8010dae <SD_disk_initialize+0x12a>
 8010d9c:	2100      	movs	r1, #0
 8010d9e:	2069      	movs	r0, #105	; 0x69
 8010da0:	f7ff ff1b 	bl	8010bda <SD_SendCmd>
 8010da4:	4603      	mov	r3, r0
 8010da6:	2b01      	cmp	r3, #1
 8010da8:	d801      	bhi.n	8010dae <SD_disk_initialize+0x12a>
 8010daa:	2302      	movs	r3, #2
 8010dac:	e000      	b.n	8010db0 <SD_disk_initialize+0x12c>
 8010dae:	2301      	movs	r3, #1
 8010db0:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8010db2:	7bbb      	ldrb	r3, [r7, #14]
 8010db4:	2b02      	cmp	r3, #2
 8010db6:	d10e      	bne.n	8010dd6 <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8010db8:	2100      	movs	r1, #0
 8010dba:	2077      	movs	r0, #119	; 0x77
 8010dbc:	f7ff ff0d 	bl	8010bda <SD_SendCmd>
 8010dc0:	4603      	mov	r3, r0
 8010dc2:	2b01      	cmp	r3, #1
 8010dc4:	d80e      	bhi.n	8010de4 <SD_disk_initialize+0x160>
 8010dc6:	2100      	movs	r1, #0
 8010dc8:	2069      	movs	r0, #105	; 0x69
 8010dca:	f7ff ff06 	bl	8010bda <SD_SendCmd>
 8010dce:	4603      	mov	r3, r0
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d107      	bne.n	8010de4 <SD_disk_initialize+0x160>
 8010dd4:	e00c      	b.n	8010df0 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8010dd6:	2100      	movs	r1, #0
 8010dd8:	2041      	movs	r0, #65	; 0x41
 8010dda:	f7ff fefe 	bl	8010bda <SD_SendCmd>
 8010dde:	4603      	mov	r3, r0
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	d004      	beq.n	8010dee <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8010de4:	4b18      	ldr	r3, [pc, #96]	; (8010e48 <SD_disk_initialize+0x1c4>)
 8010de6:	881b      	ldrh	r3, [r3, #0]
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	d1e2      	bne.n	8010db2 <SD_disk_initialize+0x12e>
 8010dec:	e000      	b.n	8010df0 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8010dee:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8010df0:	4b15      	ldr	r3, [pc, #84]	; (8010e48 <SD_disk_initialize+0x1c4>)
 8010df2:	881b      	ldrh	r3, [r3, #0]
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d007      	beq.n	8010e08 <SD_disk_initialize+0x184>
 8010df8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010dfc:	2050      	movs	r0, #80	; 0x50
 8010dfe:	f7ff feec 	bl	8010bda <SD_SendCmd>
 8010e02:	4603      	mov	r3, r0
 8010e04:	2b00      	cmp	r3, #0
 8010e06:	d001      	beq.n	8010e0c <SD_disk_initialize+0x188>
 8010e08:	2300      	movs	r3, #0
 8010e0a:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8010e0c:	4a0f      	ldr	r2, [pc, #60]	; (8010e4c <SD_disk_initialize+0x1c8>)
 8010e0e:	7bbb      	ldrb	r3, [r7, #14]
 8010e10:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8010e12:	f7ff fd91 	bl	8010938 <DESELECT>
	SPI_RxByte();
 8010e16:	f7ff fdd1 	bl	80109bc <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8010e1a:	7bbb      	ldrb	r3, [r7, #14]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d008      	beq.n	8010e32 <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8010e20:	4b08      	ldr	r3, [pc, #32]	; (8010e44 <SD_disk_initialize+0x1c0>)
 8010e22:	781b      	ldrb	r3, [r3, #0]
 8010e24:	b2db      	uxtb	r3, r3
 8010e26:	f023 0301 	bic.w	r3, r3, #1
 8010e2a:	b2da      	uxtb	r2, r3
 8010e2c:	4b05      	ldr	r3, [pc, #20]	; (8010e44 <SD_disk_initialize+0x1c0>)
 8010e2e:	701a      	strb	r2, [r3, #0]
 8010e30:	e001      	b.n	8010e36 <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8010e32:	f7ff fe49 	bl	8010ac8 <SD_PowerOff>
	}

	return Stat;
 8010e36:	4b03      	ldr	r3, [pc, #12]	; (8010e44 <SD_disk_initialize+0x1c0>)
 8010e38:	781b      	ldrb	r3, [r3, #0]
 8010e3a:	b2db      	uxtb	r3, r3
}
 8010e3c:	4618      	mov	r0, r3
 8010e3e:	3714      	adds	r7, #20
 8010e40:	46bd      	mov	sp, r7
 8010e42:	bd90      	pop	{r4, r7, pc}
 8010e44:	20000038 	.word	0x20000038
 8010e48:	20002a8d 	.word	0x20002a8d
 8010e4c:	200078da 	.word	0x200078da

08010e50 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8010e50:	b480      	push	{r7}
 8010e52:	b083      	sub	sp, #12
 8010e54:	af00      	add	r7, sp, #0
 8010e56:	4603      	mov	r3, r0
 8010e58:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8010e5a:	79fb      	ldrb	r3, [r7, #7]
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	d001      	beq.n	8010e64 <SD_disk_status+0x14>
 8010e60:	2301      	movs	r3, #1
 8010e62:	e002      	b.n	8010e6a <SD_disk_status+0x1a>
	return Stat;
 8010e64:	4b04      	ldr	r3, [pc, #16]	; (8010e78 <SD_disk_status+0x28>)
 8010e66:	781b      	ldrb	r3, [r3, #0]
 8010e68:	b2db      	uxtb	r3, r3
}
 8010e6a:	4618      	mov	r0, r3
 8010e6c:	370c      	adds	r7, #12
 8010e6e:	46bd      	mov	sp, r7
 8010e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e74:	4770      	bx	lr
 8010e76:	bf00      	nop
 8010e78:	20000038 	.word	0x20000038

08010e7c <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8010e7c:	b580      	push	{r7, lr}
 8010e7e:	b084      	sub	sp, #16
 8010e80:	af00      	add	r7, sp, #0
 8010e82:	60b9      	str	r1, [r7, #8]
 8010e84:	607a      	str	r2, [r7, #4]
 8010e86:	603b      	str	r3, [r7, #0]
 8010e88:	4603      	mov	r3, r0
 8010e8a:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8010e8c:	7bfb      	ldrb	r3, [r7, #15]
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d102      	bne.n	8010e98 <SD_disk_read+0x1c>
 8010e92:	683b      	ldr	r3, [r7, #0]
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	d101      	bne.n	8010e9c <SD_disk_read+0x20>
 8010e98:	2304      	movs	r3, #4
 8010e9a:	e051      	b.n	8010f40 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8010e9c:	4b2a      	ldr	r3, [pc, #168]	; (8010f48 <SD_disk_read+0xcc>)
 8010e9e:	781b      	ldrb	r3, [r3, #0]
 8010ea0:	b2db      	uxtb	r3, r3
 8010ea2:	f003 0301 	and.w	r3, r3, #1
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d001      	beq.n	8010eae <SD_disk_read+0x32>
 8010eaa:	2303      	movs	r3, #3
 8010eac:	e048      	b.n	8010f40 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8010eae:	4b27      	ldr	r3, [pc, #156]	; (8010f4c <SD_disk_read+0xd0>)
 8010eb0:	781b      	ldrb	r3, [r3, #0]
 8010eb2:	f003 0304 	and.w	r3, r3, #4
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d102      	bne.n	8010ec0 <SD_disk_read+0x44>
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	025b      	lsls	r3, r3, #9
 8010ebe:	607b      	str	r3, [r7, #4]

	SELECT();
 8010ec0:	f7ff fd2c 	bl	801091c <SELECT>

	if (count == 1)
 8010ec4:	683b      	ldr	r3, [r7, #0]
 8010ec6:	2b01      	cmp	r3, #1
 8010ec8:	d111      	bne.n	8010eee <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8010eca:	6879      	ldr	r1, [r7, #4]
 8010ecc:	2051      	movs	r0, #81	; 0x51
 8010ece:	f7ff fe84 	bl	8010bda <SD_SendCmd>
 8010ed2:	4603      	mov	r3, r0
 8010ed4:	2b00      	cmp	r3, #0
 8010ed6:	d129      	bne.n	8010f2c <SD_disk_read+0xb0>
 8010ed8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010edc:	68b8      	ldr	r0, [r7, #8]
 8010ede:	f7ff fe0b 	bl	8010af8 <SD_RxDataBlock>
 8010ee2:	4603      	mov	r3, r0
 8010ee4:	2b00      	cmp	r3, #0
 8010ee6:	d021      	beq.n	8010f2c <SD_disk_read+0xb0>
 8010ee8:	2300      	movs	r3, #0
 8010eea:	603b      	str	r3, [r7, #0]
 8010eec:	e01e      	b.n	8010f2c <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8010eee:	6879      	ldr	r1, [r7, #4]
 8010ef0:	2052      	movs	r0, #82	; 0x52
 8010ef2:	f7ff fe72 	bl	8010bda <SD_SendCmd>
 8010ef6:	4603      	mov	r3, r0
 8010ef8:	2b00      	cmp	r3, #0
 8010efa:	d117      	bne.n	8010f2c <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8010efc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010f00:	68b8      	ldr	r0, [r7, #8]
 8010f02:	f7ff fdf9 	bl	8010af8 <SD_RxDataBlock>
 8010f06:	4603      	mov	r3, r0
 8010f08:	2b00      	cmp	r3, #0
 8010f0a:	d00a      	beq.n	8010f22 <SD_disk_read+0xa6>
				buff += 512;
 8010f0c:	68bb      	ldr	r3, [r7, #8]
 8010f0e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8010f12:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8010f14:	683b      	ldr	r3, [r7, #0]
 8010f16:	3b01      	subs	r3, #1
 8010f18:	603b      	str	r3, [r7, #0]
 8010f1a:	683b      	ldr	r3, [r7, #0]
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d1ed      	bne.n	8010efc <SD_disk_read+0x80>
 8010f20:	e000      	b.n	8010f24 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8010f22:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8010f24:	2100      	movs	r1, #0
 8010f26:	204c      	movs	r0, #76	; 0x4c
 8010f28:	f7ff fe57 	bl	8010bda <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8010f2c:	f7ff fd04 	bl	8010938 <DESELECT>
	SPI_RxByte();
 8010f30:	f7ff fd44 	bl	80109bc <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8010f34:	683b      	ldr	r3, [r7, #0]
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	bf14      	ite	ne
 8010f3a:	2301      	movne	r3, #1
 8010f3c:	2300      	moveq	r3, #0
 8010f3e:	b2db      	uxtb	r3, r3
}
 8010f40:	4618      	mov	r0, r3
 8010f42:	3710      	adds	r7, #16
 8010f44:	46bd      	mov	sp, r7
 8010f46:	bd80      	pop	{r7, pc}
 8010f48:	20000038 	.word	0x20000038
 8010f4c:	200078da 	.word	0x200078da

08010f50 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8010f50:	b580      	push	{r7, lr}
 8010f52:	b084      	sub	sp, #16
 8010f54:	af00      	add	r7, sp, #0
 8010f56:	60b9      	str	r1, [r7, #8]
 8010f58:	607a      	str	r2, [r7, #4]
 8010f5a:	603b      	str	r3, [r7, #0]
 8010f5c:	4603      	mov	r3, r0
 8010f5e:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8010f60:	7bfb      	ldrb	r3, [r7, #15]
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	d102      	bne.n	8010f6c <SD_disk_write+0x1c>
 8010f66:	683b      	ldr	r3, [r7, #0]
 8010f68:	2b00      	cmp	r3, #0
 8010f6a:	d101      	bne.n	8010f70 <SD_disk_write+0x20>
 8010f6c:	2304      	movs	r3, #4
 8010f6e:	e06b      	b.n	8011048 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8010f70:	4b37      	ldr	r3, [pc, #220]	; (8011050 <SD_disk_write+0x100>)
 8010f72:	781b      	ldrb	r3, [r3, #0]
 8010f74:	b2db      	uxtb	r3, r3
 8010f76:	f003 0301 	and.w	r3, r3, #1
 8010f7a:	2b00      	cmp	r3, #0
 8010f7c:	d001      	beq.n	8010f82 <SD_disk_write+0x32>
 8010f7e:	2303      	movs	r3, #3
 8010f80:	e062      	b.n	8011048 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8010f82:	4b33      	ldr	r3, [pc, #204]	; (8011050 <SD_disk_write+0x100>)
 8010f84:	781b      	ldrb	r3, [r3, #0]
 8010f86:	b2db      	uxtb	r3, r3
 8010f88:	f003 0304 	and.w	r3, r3, #4
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	d001      	beq.n	8010f94 <SD_disk_write+0x44>
 8010f90:	2302      	movs	r3, #2
 8010f92:	e059      	b.n	8011048 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8010f94:	4b2f      	ldr	r3, [pc, #188]	; (8011054 <SD_disk_write+0x104>)
 8010f96:	781b      	ldrb	r3, [r3, #0]
 8010f98:	f003 0304 	and.w	r3, r3, #4
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d102      	bne.n	8010fa6 <SD_disk_write+0x56>
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	025b      	lsls	r3, r3, #9
 8010fa4:	607b      	str	r3, [r7, #4]

	SELECT();
 8010fa6:	f7ff fcb9 	bl	801091c <SELECT>

	if (count == 1)
 8010faa:	683b      	ldr	r3, [r7, #0]
 8010fac:	2b01      	cmp	r3, #1
 8010fae:	d110      	bne.n	8010fd2 <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8010fb0:	6879      	ldr	r1, [r7, #4]
 8010fb2:	2058      	movs	r0, #88	; 0x58
 8010fb4:	f7ff fe11 	bl	8010bda <SD_SendCmd>
 8010fb8:	4603      	mov	r3, r0
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d13a      	bne.n	8011034 <SD_disk_write+0xe4>
 8010fbe:	21fe      	movs	r1, #254	; 0xfe
 8010fc0:	68b8      	ldr	r0, [r7, #8]
 8010fc2:	f7ff fdc7 	bl	8010b54 <SD_TxDataBlock>
 8010fc6:	4603      	mov	r3, r0
 8010fc8:	2b00      	cmp	r3, #0
 8010fca:	d033      	beq.n	8011034 <SD_disk_write+0xe4>
			count = 0;
 8010fcc:	2300      	movs	r3, #0
 8010fce:	603b      	str	r3, [r7, #0]
 8010fd0:	e030      	b.n	8011034 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8010fd2:	4b20      	ldr	r3, [pc, #128]	; (8011054 <SD_disk_write+0x104>)
 8010fd4:	781b      	ldrb	r3, [r3, #0]
 8010fd6:	f003 0302 	and.w	r3, r3, #2
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	d007      	beq.n	8010fee <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8010fde:	2100      	movs	r1, #0
 8010fe0:	2077      	movs	r0, #119	; 0x77
 8010fe2:	f7ff fdfa 	bl	8010bda <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8010fe6:	6839      	ldr	r1, [r7, #0]
 8010fe8:	2057      	movs	r0, #87	; 0x57
 8010fea:	f7ff fdf6 	bl	8010bda <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8010fee:	6879      	ldr	r1, [r7, #4]
 8010ff0:	2059      	movs	r0, #89	; 0x59
 8010ff2:	f7ff fdf2 	bl	8010bda <SD_SendCmd>
 8010ff6:	4603      	mov	r3, r0
 8010ff8:	2b00      	cmp	r3, #0
 8010ffa:	d11b      	bne.n	8011034 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8010ffc:	21fc      	movs	r1, #252	; 0xfc
 8010ffe:	68b8      	ldr	r0, [r7, #8]
 8011000:	f7ff fda8 	bl	8010b54 <SD_TxDataBlock>
 8011004:	4603      	mov	r3, r0
 8011006:	2b00      	cmp	r3, #0
 8011008:	d00a      	beq.n	8011020 <SD_disk_write+0xd0>
				buff += 512;
 801100a:	68bb      	ldr	r3, [r7, #8]
 801100c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8011010:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8011012:	683b      	ldr	r3, [r7, #0]
 8011014:	3b01      	subs	r3, #1
 8011016:	603b      	str	r3, [r7, #0]
 8011018:	683b      	ldr	r3, [r7, #0]
 801101a:	2b00      	cmp	r3, #0
 801101c:	d1ee      	bne.n	8010ffc <SD_disk_write+0xac>
 801101e:	e000      	b.n	8011022 <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8011020:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8011022:	21fd      	movs	r1, #253	; 0xfd
 8011024:	2000      	movs	r0, #0
 8011026:	f7ff fd95 	bl	8010b54 <SD_TxDataBlock>
 801102a:	4603      	mov	r3, r0
 801102c:	2b00      	cmp	r3, #0
 801102e:	d101      	bne.n	8011034 <SD_disk_write+0xe4>
			{
				count = 1;
 8011030:	2301      	movs	r3, #1
 8011032:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8011034:	f7ff fc80 	bl	8010938 <DESELECT>
	SPI_RxByte();
 8011038:	f7ff fcc0 	bl	80109bc <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 801103c:	683b      	ldr	r3, [r7, #0]
 801103e:	2b00      	cmp	r3, #0
 8011040:	bf14      	ite	ne
 8011042:	2301      	movne	r3, #1
 8011044:	2300      	moveq	r3, #0
 8011046:	b2db      	uxtb	r3, r3
}
 8011048:	4618      	mov	r0, r3
 801104a:	3710      	adds	r7, #16
 801104c:	46bd      	mov	sp, r7
 801104e:	bd80      	pop	{r7, pc}
 8011050:	20000038 	.word	0x20000038
 8011054:	200078da 	.word	0x200078da

08011058 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8011058:	b590      	push	{r4, r7, lr}
 801105a:	b08b      	sub	sp, #44	; 0x2c
 801105c:	af00      	add	r7, sp, #0
 801105e:	4603      	mov	r3, r0
 8011060:	603a      	str	r2, [r7, #0]
 8011062:	71fb      	strb	r3, [r7, #7]
 8011064:	460b      	mov	r3, r1
 8011066:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8011068:	683b      	ldr	r3, [r7, #0]
 801106a:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 801106c:	79fb      	ldrb	r3, [r7, #7]
 801106e:	2b00      	cmp	r3, #0
 8011070:	d001      	beq.n	8011076 <SD_disk_ioctl+0x1e>
 8011072:	2304      	movs	r3, #4
 8011074:	e115      	b.n	80112a2 <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 8011076:	2301      	movs	r3, #1
 8011078:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 801107c:	79bb      	ldrb	r3, [r7, #6]
 801107e:	2b05      	cmp	r3, #5
 8011080:	d124      	bne.n	80110cc <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8011082:	6a3b      	ldr	r3, [r7, #32]
 8011084:	781b      	ldrb	r3, [r3, #0]
 8011086:	2b02      	cmp	r3, #2
 8011088:	d012      	beq.n	80110b0 <SD_disk_ioctl+0x58>
 801108a:	2b02      	cmp	r3, #2
 801108c:	dc1a      	bgt.n	80110c4 <SD_disk_ioctl+0x6c>
 801108e:	2b00      	cmp	r3, #0
 8011090:	d002      	beq.n	8011098 <SD_disk_ioctl+0x40>
 8011092:	2b01      	cmp	r3, #1
 8011094:	d006      	beq.n	80110a4 <SD_disk_ioctl+0x4c>
 8011096:	e015      	b.n	80110c4 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8011098:	f7ff fd16 	bl	8010ac8 <SD_PowerOff>
			res = RES_OK;
 801109c:	2300      	movs	r3, #0
 801109e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80110a2:	e0fc      	b.n	801129e <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 80110a4:	f7ff fcce 	bl	8010a44 <SD_PowerOn>
			res = RES_OK;
 80110a8:	2300      	movs	r3, #0
 80110aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80110ae:	e0f6      	b.n	801129e <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 80110b0:	6a3b      	ldr	r3, [r7, #32]
 80110b2:	1c5c      	adds	r4, r3, #1
 80110b4:	f7ff fd14 	bl	8010ae0 <SD_CheckPower>
 80110b8:	4603      	mov	r3, r0
 80110ba:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 80110bc:	2300      	movs	r3, #0
 80110be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80110c2:	e0ec      	b.n	801129e <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 80110c4:	2304      	movs	r3, #4
 80110c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80110ca:	e0e8      	b.n	801129e <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 80110cc:	4b77      	ldr	r3, [pc, #476]	; (80112ac <SD_disk_ioctl+0x254>)
 80110ce:	781b      	ldrb	r3, [r3, #0]
 80110d0:	b2db      	uxtb	r3, r3
 80110d2:	f003 0301 	and.w	r3, r3, #1
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d001      	beq.n	80110de <SD_disk_ioctl+0x86>
 80110da:	2303      	movs	r3, #3
 80110dc:	e0e1      	b.n	80112a2 <SD_disk_ioctl+0x24a>

		SELECT();
 80110de:	f7ff fc1d 	bl	801091c <SELECT>

		switch (ctrl)
 80110e2:	79bb      	ldrb	r3, [r7, #6]
 80110e4:	2b0d      	cmp	r3, #13
 80110e6:	f200 80cb 	bhi.w	8011280 <SD_disk_ioctl+0x228>
 80110ea:	a201      	add	r2, pc, #4	; (adr r2, 80110f0 <SD_disk_ioctl+0x98>)
 80110ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80110f0:	080111eb 	.word	0x080111eb
 80110f4:	08011129 	.word	0x08011129
 80110f8:	080111db 	.word	0x080111db
 80110fc:	08011281 	.word	0x08011281
 8011100:	08011281 	.word	0x08011281
 8011104:	08011281 	.word	0x08011281
 8011108:	08011281 	.word	0x08011281
 801110c:	08011281 	.word	0x08011281
 8011110:	08011281 	.word	0x08011281
 8011114:	08011281 	.word	0x08011281
 8011118:	08011281 	.word	0x08011281
 801111c:	080111fd 	.word	0x080111fd
 8011120:	08011221 	.word	0x08011221
 8011124:	08011245 	.word	0x08011245
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8011128:	2100      	movs	r1, #0
 801112a:	2049      	movs	r0, #73	; 0x49
 801112c:	f7ff fd55 	bl	8010bda <SD_SendCmd>
 8011130:	4603      	mov	r3, r0
 8011132:	2b00      	cmp	r3, #0
 8011134:	f040 80a8 	bne.w	8011288 <SD_disk_ioctl+0x230>
 8011138:	f107 030c 	add.w	r3, r7, #12
 801113c:	2110      	movs	r1, #16
 801113e:	4618      	mov	r0, r3
 8011140:	f7ff fcda 	bl	8010af8 <SD_RxDataBlock>
 8011144:	4603      	mov	r3, r0
 8011146:	2b00      	cmp	r3, #0
 8011148:	f000 809e 	beq.w	8011288 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 801114c:	7b3b      	ldrb	r3, [r7, #12]
 801114e:	099b      	lsrs	r3, r3, #6
 8011150:	b2db      	uxtb	r3, r3
 8011152:	2b01      	cmp	r3, #1
 8011154:	d10e      	bne.n	8011174 <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8011156:	7d7b      	ldrb	r3, [r7, #21]
 8011158:	b29a      	uxth	r2, r3
 801115a:	7d3b      	ldrb	r3, [r7, #20]
 801115c:	b29b      	uxth	r3, r3
 801115e:	021b      	lsls	r3, r3, #8
 8011160:	b29b      	uxth	r3, r3
 8011162:	4413      	add	r3, r2
 8011164:	b29b      	uxth	r3, r3
 8011166:	3301      	adds	r3, #1
 8011168:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 801116a:	8bfb      	ldrh	r3, [r7, #30]
 801116c:	029a      	lsls	r2, r3, #10
 801116e:	683b      	ldr	r3, [r7, #0]
 8011170:	601a      	str	r2, [r3, #0]
 8011172:	e02e      	b.n	80111d2 <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8011174:	7c7b      	ldrb	r3, [r7, #17]
 8011176:	f003 030f 	and.w	r3, r3, #15
 801117a:	b2da      	uxtb	r2, r3
 801117c:	7dbb      	ldrb	r3, [r7, #22]
 801117e:	09db      	lsrs	r3, r3, #7
 8011180:	b2db      	uxtb	r3, r3
 8011182:	4413      	add	r3, r2
 8011184:	b2da      	uxtb	r2, r3
 8011186:	7d7b      	ldrb	r3, [r7, #21]
 8011188:	005b      	lsls	r3, r3, #1
 801118a:	b2db      	uxtb	r3, r3
 801118c:	f003 0306 	and.w	r3, r3, #6
 8011190:	b2db      	uxtb	r3, r3
 8011192:	4413      	add	r3, r2
 8011194:	b2db      	uxtb	r3, r3
 8011196:	3302      	adds	r3, #2
 8011198:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 801119c:	7d3b      	ldrb	r3, [r7, #20]
 801119e:	099b      	lsrs	r3, r3, #6
 80111a0:	b2db      	uxtb	r3, r3
 80111a2:	b29a      	uxth	r2, r3
 80111a4:	7cfb      	ldrb	r3, [r7, #19]
 80111a6:	b29b      	uxth	r3, r3
 80111a8:	009b      	lsls	r3, r3, #2
 80111aa:	b29b      	uxth	r3, r3
 80111ac:	4413      	add	r3, r2
 80111ae:	b29a      	uxth	r2, r3
 80111b0:	7cbb      	ldrb	r3, [r7, #18]
 80111b2:	029b      	lsls	r3, r3, #10
 80111b4:	b29b      	uxth	r3, r3
 80111b6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80111ba:	b29b      	uxth	r3, r3
 80111bc:	4413      	add	r3, r2
 80111be:	b29b      	uxth	r3, r3
 80111c0:	3301      	adds	r3, #1
 80111c2:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 80111c4:	8bfa      	ldrh	r2, [r7, #30]
 80111c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80111ca:	3b09      	subs	r3, #9
 80111cc:	409a      	lsls	r2, r3
 80111ce:	683b      	ldr	r3, [r7, #0]
 80111d0:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 80111d2:	2300      	movs	r3, #0
 80111d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 80111d8:	e056      	b.n	8011288 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 80111da:	683b      	ldr	r3, [r7, #0]
 80111dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80111e0:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 80111e2:	2300      	movs	r3, #0
 80111e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80111e8:	e055      	b.n	8011296 <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 80111ea:	f7ff fc11 	bl	8010a10 <SD_ReadyWait>
 80111ee:	4603      	mov	r3, r0
 80111f0:	2bff      	cmp	r3, #255	; 0xff
 80111f2:	d14b      	bne.n	801128c <SD_disk_ioctl+0x234>
 80111f4:	2300      	movs	r3, #0
 80111f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80111fa:	e047      	b.n	801128c <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 80111fc:	2100      	movs	r1, #0
 80111fe:	2049      	movs	r0, #73	; 0x49
 8011200:	f7ff fceb 	bl	8010bda <SD_SendCmd>
 8011204:	4603      	mov	r3, r0
 8011206:	2b00      	cmp	r3, #0
 8011208:	d142      	bne.n	8011290 <SD_disk_ioctl+0x238>
 801120a:	2110      	movs	r1, #16
 801120c:	6a38      	ldr	r0, [r7, #32]
 801120e:	f7ff fc73 	bl	8010af8 <SD_RxDataBlock>
 8011212:	4603      	mov	r3, r0
 8011214:	2b00      	cmp	r3, #0
 8011216:	d03b      	beq.n	8011290 <SD_disk_ioctl+0x238>
 8011218:	2300      	movs	r3, #0
 801121a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 801121e:	e037      	b.n	8011290 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8011220:	2100      	movs	r1, #0
 8011222:	204a      	movs	r0, #74	; 0x4a
 8011224:	f7ff fcd9 	bl	8010bda <SD_SendCmd>
 8011228:	4603      	mov	r3, r0
 801122a:	2b00      	cmp	r3, #0
 801122c:	d132      	bne.n	8011294 <SD_disk_ioctl+0x23c>
 801122e:	2110      	movs	r1, #16
 8011230:	6a38      	ldr	r0, [r7, #32]
 8011232:	f7ff fc61 	bl	8010af8 <SD_RxDataBlock>
 8011236:	4603      	mov	r3, r0
 8011238:	2b00      	cmp	r3, #0
 801123a:	d02b      	beq.n	8011294 <SD_disk_ioctl+0x23c>
 801123c:	2300      	movs	r3, #0
 801123e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8011242:	e027      	b.n	8011294 <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8011244:	2100      	movs	r1, #0
 8011246:	207a      	movs	r0, #122	; 0x7a
 8011248:	f7ff fcc7 	bl	8010bda <SD_SendCmd>
 801124c:	4603      	mov	r3, r0
 801124e:	2b00      	cmp	r3, #0
 8011250:	d116      	bne.n	8011280 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 8011252:	2300      	movs	r3, #0
 8011254:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8011258:	e00b      	b.n	8011272 <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 801125a:	6a3c      	ldr	r4, [r7, #32]
 801125c:	1c63      	adds	r3, r4, #1
 801125e:	623b      	str	r3, [r7, #32]
 8011260:	f7ff fbac 	bl	80109bc <SPI_RxByte>
 8011264:	4603      	mov	r3, r0
 8011266:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8011268:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801126c:	3301      	adds	r3, #1
 801126e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8011272:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011276:	2b03      	cmp	r3, #3
 8011278:	d9ef      	bls.n	801125a <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 801127a:	2300      	movs	r3, #0
 801127c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8011280:	2304      	movs	r3, #4
 8011282:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011286:	e006      	b.n	8011296 <SD_disk_ioctl+0x23e>
			break;
 8011288:	bf00      	nop
 801128a:	e004      	b.n	8011296 <SD_disk_ioctl+0x23e>
			break;
 801128c:	bf00      	nop
 801128e:	e002      	b.n	8011296 <SD_disk_ioctl+0x23e>
			break;
 8011290:	bf00      	nop
 8011292:	e000      	b.n	8011296 <SD_disk_ioctl+0x23e>
			break;
 8011294:	bf00      	nop
		}

		DESELECT();
 8011296:	f7ff fb4f 	bl	8010938 <DESELECT>
		SPI_RxByte();
 801129a:	f7ff fb8f 	bl	80109bc <SPI_RxByte>
	}

	return res;
 801129e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80112a2:	4618      	mov	r0, r3
 80112a4:	372c      	adds	r7, #44	; 0x2c
 80112a6:	46bd      	mov	sp, r7
 80112a8:	bd90      	pop	{r4, r7, pc}
 80112aa:	bf00      	nop
 80112ac:	20000038 	.word	0x20000038

080112b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80112b0:	b480      	push	{r7}
 80112b2:	af00      	add	r7, sp, #0
	return 1;
 80112b4:	2301      	movs	r3, #1
}
 80112b6:	4618      	mov	r0, r3
 80112b8:	46bd      	mov	sp, r7
 80112ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112be:	4770      	bx	lr

080112c0 <_kill>:

int _kill(int pid, int sig)
{
 80112c0:	b580      	push	{r7, lr}
 80112c2:	b082      	sub	sp, #8
 80112c4:	af00      	add	r7, sp, #0
 80112c6:	6078      	str	r0, [r7, #4]
 80112c8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80112ca:	f000 fe87 	bl	8011fdc <__errno>
 80112ce:	4603      	mov	r3, r0
 80112d0:	2216      	movs	r2, #22
 80112d2:	601a      	str	r2, [r3, #0]
	return -1;
 80112d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80112d8:	4618      	mov	r0, r3
 80112da:	3708      	adds	r7, #8
 80112dc:	46bd      	mov	sp, r7
 80112de:	bd80      	pop	{r7, pc}

080112e0 <_exit>:

void _exit (int status)
{
 80112e0:	b580      	push	{r7, lr}
 80112e2:	b082      	sub	sp, #8
 80112e4:	af00      	add	r7, sp, #0
 80112e6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80112e8:	f04f 31ff 	mov.w	r1, #4294967295
 80112ec:	6878      	ldr	r0, [r7, #4]
 80112ee:	f7ff ffe7 	bl	80112c0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80112f2:	e7fe      	b.n	80112f2 <_exit+0x12>

080112f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80112f4:	b580      	push	{r7, lr}
 80112f6:	b086      	sub	sp, #24
 80112f8:	af00      	add	r7, sp, #0
 80112fa:	60f8      	str	r0, [r7, #12]
 80112fc:	60b9      	str	r1, [r7, #8]
 80112fe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8011300:	2300      	movs	r3, #0
 8011302:	617b      	str	r3, [r7, #20]
 8011304:	e00a      	b.n	801131c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8011306:	f3af 8000 	nop.w
 801130a:	4601      	mov	r1, r0
 801130c:	68bb      	ldr	r3, [r7, #8]
 801130e:	1c5a      	adds	r2, r3, #1
 8011310:	60ba      	str	r2, [r7, #8]
 8011312:	b2ca      	uxtb	r2, r1
 8011314:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8011316:	697b      	ldr	r3, [r7, #20]
 8011318:	3301      	adds	r3, #1
 801131a:	617b      	str	r3, [r7, #20]
 801131c:	697a      	ldr	r2, [r7, #20]
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	429a      	cmp	r2, r3
 8011322:	dbf0      	blt.n	8011306 <_read+0x12>
	}

return len;
 8011324:	687b      	ldr	r3, [r7, #4]
}
 8011326:	4618      	mov	r0, r3
 8011328:	3718      	adds	r7, #24
 801132a:	46bd      	mov	sp, r7
 801132c:	bd80      	pop	{r7, pc}

0801132e <_close>:
	}
	return len;
}

int _close(int file)
{
 801132e:	b480      	push	{r7}
 8011330:	b083      	sub	sp, #12
 8011332:	af00      	add	r7, sp, #0
 8011334:	6078      	str	r0, [r7, #4]
	return -1;
 8011336:	f04f 33ff 	mov.w	r3, #4294967295
}
 801133a:	4618      	mov	r0, r3
 801133c:	370c      	adds	r7, #12
 801133e:	46bd      	mov	sp, r7
 8011340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011344:	4770      	bx	lr

08011346 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8011346:	b480      	push	{r7}
 8011348:	b083      	sub	sp, #12
 801134a:	af00      	add	r7, sp, #0
 801134c:	6078      	str	r0, [r7, #4]
 801134e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8011350:	683b      	ldr	r3, [r7, #0]
 8011352:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8011356:	605a      	str	r2, [r3, #4]
	return 0;
 8011358:	2300      	movs	r3, #0
}
 801135a:	4618      	mov	r0, r3
 801135c:	370c      	adds	r7, #12
 801135e:	46bd      	mov	sp, r7
 8011360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011364:	4770      	bx	lr

08011366 <_isatty>:

int _isatty(int file)
{
 8011366:	b480      	push	{r7}
 8011368:	b083      	sub	sp, #12
 801136a:	af00      	add	r7, sp, #0
 801136c:	6078      	str	r0, [r7, #4]
	return 1;
 801136e:	2301      	movs	r3, #1
}
 8011370:	4618      	mov	r0, r3
 8011372:	370c      	adds	r7, #12
 8011374:	46bd      	mov	sp, r7
 8011376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801137a:	4770      	bx	lr

0801137c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 801137c:	b480      	push	{r7}
 801137e:	b085      	sub	sp, #20
 8011380:	af00      	add	r7, sp, #0
 8011382:	60f8      	str	r0, [r7, #12]
 8011384:	60b9      	str	r1, [r7, #8]
 8011386:	607a      	str	r2, [r7, #4]
	return 0;
 8011388:	2300      	movs	r3, #0
}
 801138a:	4618      	mov	r0, r3
 801138c:	3714      	adds	r7, #20
 801138e:	46bd      	mov	sp, r7
 8011390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011394:	4770      	bx	lr

08011396 <__cvt>:
 8011396:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801139a:	ec55 4b10 	vmov	r4, r5, d0
 801139e:	2d00      	cmp	r5, #0
 80113a0:	460e      	mov	r6, r1
 80113a2:	4619      	mov	r1, r3
 80113a4:	462b      	mov	r3, r5
 80113a6:	bfbb      	ittet	lt
 80113a8:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80113ac:	461d      	movlt	r5, r3
 80113ae:	2300      	movge	r3, #0
 80113b0:	232d      	movlt	r3, #45	; 0x2d
 80113b2:	700b      	strb	r3, [r1, #0]
 80113b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80113b6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80113ba:	4691      	mov	r9, r2
 80113bc:	f023 0820 	bic.w	r8, r3, #32
 80113c0:	bfbc      	itt	lt
 80113c2:	4622      	movlt	r2, r4
 80113c4:	4614      	movlt	r4, r2
 80113c6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80113ca:	d005      	beq.n	80113d8 <__cvt+0x42>
 80113cc:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80113d0:	d100      	bne.n	80113d4 <__cvt+0x3e>
 80113d2:	3601      	adds	r6, #1
 80113d4:	2102      	movs	r1, #2
 80113d6:	e000      	b.n	80113da <__cvt+0x44>
 80113d8:	2103      	movs	r1, #3
 80113da:	ab03      	add	r3, sp, #12
 80113dc:	9301      	str	r3, [sp, #4]
 80113de:	ab02      	add	r3, sp, #8
 80113e0:	9300      	str	r3, [sp, #0]
 80113e2:	ec45 4b10 	vmov	d0, r4, r5
 80113e6:	4653      	mov	r3, sl
 80113e8:	4632      	mov	r2, r6
 80113ea:	f000 feb9 	bl	8012160 <_dtoa_r>
 80113ee:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80113f2:	4607      	mov	r7, r0
 80113f4:	d102      	bne.n	80113fc <__cvt+0x66>
 80113f6:	f019 0f01 	tst.w	r9, #1
 80113fa:	d022      	beq.n	8011442 <__cvt+0xac>
 80113fc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011400:	eb07 0906 	add.w	r9, r7, r6
 8011404:	d110      	bne.n	8011428 <__cvt+0x92>
 8011406:	783b      	ldrb	r3, [r7, #0]
 8011408:	2b30      	cmp	r3, #48	; 0x30
 801140a:	d10a      	bne.n	8011422 <__cvt+0x8c>
 801140c:	2200      	movs	r2, #0
 801140e:	2300      	movs	r3, #0
 8011410:	4620      	mov	r0, r4
 8011412:	4629      	mov	r1, r5
 8011414:	f7ef fb78 	bl	8000b08 <__aeabi_dcmpeq>
 8011418:	b918      	cbnz	r0, 8011422 <__cvt+0x8c>
 801141a:	f1c6 0601 	rsb	r6, r6, #1
 801141e:	f8ca 6000 	str.w	r6, [sl]
 8011422:	f8da 3000 	ldr.w	r3, [sl]
 8011426:	4499      	add	r9, r3
 8011428:	2200      	movs	r2, #0
 801142a:	2300      	movs	r3, #0
 801142c:	4620      	mov	r0, r4
 801142e:	4629      	mov	r1, r5
 8011430:	f7ef fb6a 	bl	8000b08 <__aeabi_dcmpeq>
 8011434:	b108      	cbz	r0, 801143a <__cvt+0xa4>
 8011436:	f8cd 900c 	str.w	r9, [sp, #12]
 801143a:	2230      	movs	r2, #48	; 0x30
 801143c:	9b03      	ldr	r3, [sp, #12]
 801143e:	454b      	cmp	r3, r9
 8011440:	d307      	bcc.n	8011452 <__cvt+0xbc>
 8011442:	9b03      	ldr	r3, [sp, #12]
 8011444:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011446:	1bdb      	subs	r3, r3, r7
 8011448:	4638      	mov	r0, r7
 801144a:	6013      	str	r3, [r2, #0]
 801144c:	b004      	add	sp, #16
 801144e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011452:	1c59      	adds	r1, r3, #1
 8011454:	9103      	str	r1, [sp, #12]
 8011456:	701a      	strb	r2, [r3, #0]
 8011458:	e7f0      	b.n	801143c <__cvt+0xa6>

0801145a <__exponent>:
 801145a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801145c:	4603      	mov	r3, r0
 801145e:	2900      	cmp	r1, #0
 8011460:	bfb8      	it	lt
 8011462:	4249      	neglt	r1, r1
 8011464:	f803 2b02 	strb.w	r2, [r3], #2
 8011468:	bfb4      	ite	lt
 801146a:	222d      	movlt	r2, #45	; 0x2d
 801146c:	222b      	movge	r2, #43	; 0x2b
 801146e:	2909      	cmp	r1, #9
 8011470:	7042      	strb	r2, [r0, #1]
 8011472:	dd2a      	ble.n	80114ca <__exponent+0x70>
 8011474:	f10d 0207 	add.w	r2, sp, #7
 8011478:	4617      	mov	r7, r2
 801147a:	260a      	movs	r6, #10
 801147c:	4694      	mov	ip, r2
 801147e:	fb91 f5f6 	sdiv	r5, r1, r6
 8011482:	fb06 1415 	mls	r4, r6, r5, r1
 8011486:	3430      	adds	r4, #48	; 0x30
 8011488:	f80c 4c01 	strb.w	r4, [ip, #-1]
 801148c:	460c      	mov	r4, r1
 801148e:	2c63      	cmp	r4, #99	; 0x63
 8011490:	f102 32ff 	add.w	r2, r2, #4294967295
 8011494:	4629      	mov	r1, r5
 8011496:	dcf1      	bgt.n	801147c <__exponent+0x22>
 8011498:	3130      	adds	r1, #48	; 0x30
 801149a:	f1ac 0402 	sub.w	r4, ip, #2
 801149e:	f802 1c01 	strb.w	r1, [r2, #-1]
 80114a2:	1c41      	adds	r1, r0, #1
 80114a4:	4622      	mov	r2, r4
 80114a6:	42ba      	cmp	r2, r7
 80114a8:	d30a      	bcc.n	80114c0 <__exponent+0x66>
 80114aa:	f10d 0209 	add.w	r2, sp, #9
 80114ae:	eba2 020c 	sub.w	r2, r2, ip
 80114b2:	42bc      	cmp	r4, r7
 80114b4:	bf88      	it	hi
 80114b6:	2200      	movhi	r2, #0
 80114b8:	4413      	add	r3, r2
 80114ba:	1a18      	subs	r0, r3, r0
 80114bc:	b003      	add	sp, #12
 80114be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80114c0:	f812 5b01 	ldrb.w	r5, [r2], #1
 80114c4:	f801 5f01 	strb.w	r5, [r1, #1]!
 80114c8:	e7ed      	b.n	80114a6 <__exponent+0x4c>
 80114ca:	2330      	movs	r3, #48	; 0x30
 80114cc:	3130      	adds	r1, #48	; 0x30
 80114ce:	7083      	strb	r3, [r0, #2]
 80114d0:	70c1      	strb	r1, [r0, #3]
 80114d2:	1d03      	adds	r3, r0, #4
 80114d4:	e7f1      	b.n	80114ba <__exponent+0x60>
	...

080114d8 <_printf_float>:
 80114d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114dc:	ed2d 8b02 	vpush	{d8}
 80114e0:	b08d      	sub	sp, #52	; 0x34
 80114e2:	460c      	mov	r4, r1
 80114e4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80114e8:	4616      	mov	r6, r2
 80114ea:	461f      	mov	r7, r3
 80114ec:	4605      	mov	r5, r0
 80114ee:	f000 fcd5 	bl	8011e9c <_localeconv_r>
 80114f2:	f8d0 a000 	ldr.w	sl, [r0]
 80114f6:	4650      	mov	r0, sl
 80114f8:	f7ee feda 	bl	80002b0 <strlen>
 80114fc:	2300      	movs	r3, #0
 80114fe:	930a      	str	r3, [sp, #40]	; 0x28
 8011500:	6823      	ldr	r3, [r4, #0]
 8011502:	9305      	str	r3, [sp, #20]
 8011504:	f8d8 3000 	ldr.w	r3, [r8]
 8011508:	f894 b018 	ldrb.w	fp, [r4, #24]
 801150c:	3307      	adds	r3, #7
 801150e:	f023 0307 	bic.w	r3, r3, #7
 8011512:	f103 0208 	add.w	r2, r3, #8
 8011516:	f8c8 2000 	str.w	r2, [r8]
 801151a:	e9d3 8900 	ldrd	r8, r9, [r3]
 801151e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011522:	9307      	str	r3, [sp, #28]
 8011524:	f8cd 8018 	str.w	r8, [sp, #24]
 8011528:	ee08 0a10 	vmov	s16, r0
 801152c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8011530:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011534:	4b9e      	ldr	r3, [pc, #632]	; (80117b0 <_printf_float+0x2d8>)
 8011536:	f04f 32ff 	mov.w	r2, #4294967295
 801153a:	f7ef fb17 	bl	8000b6c <__aeabi_dcmpun>
 801153e:	bb88      	cbnz	r0, 80115a4 <_printf_float+0xcc>
 8011540:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011544:	4b9a      	ldr	r3, [pc, #616]	; (80117b0 <_printf_float+0x2d8>)
 8011546:	f04f 32ff 	mov.w	r2, #4294967295
 801154a:	f7ef faf1 	bl	8000b30 <__aeabi_dcmple>
 801154e:	bb48      	cbnz	r0, 80115a4 <_printf_float+0xcc>
 8011550:	2200      	movs	r2, #0
 8011552:	2300      	movs	r3, #0
 8011554:	4640      	mov	r0, r8
 8011556:	4649      	mov	r1, r9
 8011558:	f7ef fae0 	bl	8000b1c <__aeabi_dcmplt>
 801155c:	b110      	cbz	r0, 8011564 <_printf_float+0x8c>
 801155e:	232d      	movs	r3, #45	; 0x2d
 8011560:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011564:	4a93      	ldr	r2, [pc, #588]	; (80117b4 <_printf_float+0x2dc>)
 8011566:	4b94      	ldr	r3, [pc, #592]	; (80117b8 <_printf_float+0x2e0>)
 8011568:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 801156c:	bf94      	ite	ls
 801156e:	4690      	movls	r8, r2
 8011570:	4698      	movhi	r8, r3
 8011572:	2303      	movs	r3, #3
 8011574:	6123      	str	r3, [r4, #16]
 8011576:	9b05      	ldr	r3, [sp, #20]
 8011578:	f023 0304 	bic.w	r3, r3, #4
 801157c:	6023      	str	r3, [r4, #0]
 801157e:	f04f 0900 	mov.w	r9, #0
 8011582:	9700      	str	r7, [sp, #0]
 8011584:	4633      	mov	r3, r6
 8011586:	aa0b      	add	r2, sp, #44	; 0x2c
 8011588:	4621      	mov	r1, r4
 801158a:	4628      	mov	r0, r5
 801158c:	f000 f9da 	bl	8011944 <_printf_common>
 8011590:	3001      	adds	r0, #1
 8011592:	f040 8090 	bne.w	80116b6 <_printf_float+0x1de>
 8011596:	f04f 30ff 	mov.w	r0, #4294967295
 801159a:	b00d      	add	sp, #52	; 0x34
 801159c:	ecbd 8b02 	vpop	{d8}
 80115a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115a4:	4642      	mov	r2, r8
 80115a6:	464b      	mov	r3, r9
 80115a8:	4640      	mov	r0, r8
 80115aa:	4649      	mov	r1, r9
 80115ac:	f7ef fade 	bl	8000b6c <__aeabi_dcmpun>
 80115b0:	b140      	cbz	r0, 80115c4 <_printf_float+0xec>
 80115b2:	464b      	mov	r3, r9
 80115b4:	2b00      	cmp	r3, #0
 80115b6:	bfbc      	itt	lt
 80115b8:	232d      	movlt	r3, #45	; 0x2d
 80115ba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80115be:	4a7f      	ldr	r2, [pc, #508]	; (80117bc <_printf_float+0x2e4>)
 80115c0:	4b7f      	ldr	r3, [pc, #508]	; (80117c0 <_printf_float+0x2e8>)
 80115c2:	e7d1      	b.n	8011568 <_printf_float+0x90>
 80115c4:	6863      	ldr	r3, [r4, #4]
 80115c6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80115ca:	9206      	str	r2, [sp, #24]
 80115cc:	1c5a      	adds	r2, r3, #1
 80115ce:	d13f      	bne.n	8011650 <_printf_float+0x178>
 80115d0:	2306      	movs	r3, #6
 80115d2:	6063      	str	r3, [r4, #4]
 80115d4:	9b05      	ldr	r3, [sp, #20]
 80115d6:	6861      	ldr	r1, [r4, #4]
 80115d8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80115dc:	2300      	movs	r3, #0
 80115de:	9303      	str	r3, [sp, #12]
 80115e0:	ab0a      	add	r3, sp, #40	; 0x28
 80115e2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80115e6:	ab09      	add	r3, sp, #36	; 0x24
 80115e8:	ec49 8b10 	vmov	d0, r8, r9
 80115ec:	9300      	str	r3, [sp, #0]
 80115ee:	6022      	str	r2, [r4, #0]
 80115f0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80115f4:	4628      	mov	r0, r5
 80115f6:	f7ff fece 	bl	8011396 <__cvt>
 80115fa:	9b06      	ldr	r3, [sp, #24]
 80115fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80115fe:	2b47      	cmp	r3, #71	; 0x47
 8011600:	4680      	mov	r8, r0
 8011602:	d108      	bne.n	8011616 <_printf_float+0x13e>
 8011604:	1cc8      	adds	r0, r1, #3
 8011606:	db02      	blt.n	801160e <_printf_float+0x136>
 8011608:	6863      	ldr	r3, [r4, #4]
 801160a:	4299      	cmp	r1, r3
 801160c:	dd41      	ble.n	8011692 <_printf_float+0x1ba>
 801160e:	f1ab 0302 	sub.w	r3, fp, #2
 8011612:	fa5f fb83 	uxtb.w	fp, r3
 8011616:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801161a:	d820      	bhi.n	801165e <_printf_float+0x186>
 801161c:	3901      	subs	r1, #1
 801161e:	465a      	mov	r2, fp
 8011620:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011624:	9109      	str	r1, [sp, #36]	; 0x24
 8011626:	f7ff ff18 	bl	801145a <__exponent>
 801162a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801162c:	1813      	adds	r3, r2, r0
 801162e:	2a01      	cmp	r2, #1
 8011630:	4681      	mov	r9, r0
 8011632:	6123      	str	r3, [r4, #16]
 8011634:	dc02      	bgt.n	801163c <_printf_float+0x164>
 8011636:	6822      	ldr	r2, [r4, #0]
 8011638:	07d2      	lsls	r2, r2, #31
 801163a:	d501      	bpl.n	8011640 <_printf_float+0x168>
 801163c:	3301      	adds	r3, #1
 801163e:	6123      	str	r3, [r4, #16]
 8011640:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8011644:	2b00      	cmp	r3, #0
 8011646:	d09c      	beq.n	8011582 <_printf_float+0xaa>
 8011648:	232d      	movs	r3, #45	; 0x2d
 801164a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801164e:	e798      	b.n	8011582 <_printf_float+0xaa>
 8011650:	9a06      	ldr	r2, [sp, #24]
 8011652:	2a47      	cmp	r2, #71	; 0x47
 8011654:	d1be      	bne.n	80115d4 <_printf_float+0xfc>
 8011656:	2b00      	cmp	r3, #0
 8011658:	d1bc      	bne.n	80115d4 <_printf_float+0xfc>
 801165a:	2301      	movs	r3, #1
 801165c:	e7b9      	b.n	80115d2 <_printf_float+0xfa>
 801165e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8011662:	d118      	bne.n	8011696 <_printf_float+0x1be>
 8011664:	2900      	cmp	r1, #0
 8011666:	6863      	ldr	r3, [r4, #4]
 8011668:	dd0b      	ble.n	8011682 <_printf_float+0x1aa>
 801166a:	6121      	str	r1, [r4, #16]
 801166c:	b913      	cbnz	r3, 8011674 <_printf_float+0x19c>
 801166e:	6822      	ldr	r2, [r4, #0]
 8011670:	07d0      	lsls	r0, r2, #31
 8011672:	d502      	bpl.n	801167a <_printf_float+0x1a2>
 8011674:	3301      	adds	r3, #1
 8011676:	440b      	add	r3, r1
 8011678:	6123      	str	r3, [r4, #16]
 801167a:	65a1      	str	r1, [r4, #88]	; 0x58
 801167c:	f04f 0900 	mov.w	r9, #0
 8011680:	e7de      	b.n	8011640 <_printf_float+0x168>
 8011682:	b913      	cbnz	r3, 801168a <_printf_float+0x1b2>
 8011684:	6822      	ldr	r2, [r4, #0]
 8011686:	07d2      	lsls	r2, r2, #31
 8011688:	d501      	bpl.n	801168e <_printf_float+0x1b6>
 801168a:	3302      	adds	r3, #2
 801168c:	e7f4      	b.n	8011678 <_printf_float+0x1a0>
 801168e:	2301      	movs	r3, #1
 8011690:	e7f2      	b.n	8011678 <_printf_float+0x1a0>
 8011692:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8011696:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011698:	4299      	cmp	r1, r3
 801169a:	db05      	blt.n	80116a8 <_printf_float+0x1d0>
 801169c:	6823      	ldr	r3, [r4, #0]
 801169e:	6121      	str	r1, [r4, #16]
 80116a0:	07d8      	lsls	r0, r3, #31
 80116a2:	d5ea      	bpl.n	801167a <_printf_float+0x1a2>
 80116a4:	1c4b      	adds	r3, r1, #1
 80116a6:	e7e7      	b.n	8011678 <_printf_float+0x1a0>
 80116a8:	2900      	cmp	r1, #0
 80116aa:	bfd4      	ite	le
 80116ac:	f1c1 0202 	rsble	r2, r1, #2
 80116b0:	2201      	movgt	r2, #1
 80116b2:	4413      	add	r3, r2
 80116b4:	e7e0      	b.n	8011678 <_printf_float+0x1a0>
 80116b6:	6823      	ldr	r3, [r4, #0]
 80116b8:	055a      	lsls	r2, r3, #21
 80116ba:	d407      	bmi.n	80116cc <_printf_float+0x1f4>
 80116bc:	6923      	ldr	r3, [r4, #16]
 80116be:	4642      	mov	r2, r8
 80116c0:	4631      	mov	r1, r6
 80116c2:	4628      	mov	r0, r5
 80116c4:	47b8      	blx	r7
 80116c6:	3001      	adds	r0, #1
 80116c8:	d12c      	bne.n	8011724 <_printf_float+0x24c>
 80116ca:	e764      	b.n	8011596 <_printf_float+0xbe>
 80116cc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80116d0:	f240 80e0 	bls.w	8011894 <_printf_float+0x3bc>
 80116d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80116d8:	2200      	movs	r2, #0
 80116da:	2300      	movs	r3, #0
 80116dc:	f7ef fa14 	bl	8000b08 <__aeabi_dcmpeq>
 80116e0:	2800      	cmp	r0, #0
 80116e2:	d034      	beq.n	801174e <_printf_float+0x276>
 80116e4:	4a37      	ldr	r2, [pc, #220]	; (80117c4 <_printf_float+0x2ec>)
 80116e6:	2301      	movs	r3, #1
 80116e8:	4631      	mov	r1, r6
 80116ea:	4628      	mov	r0, r5
 80116ec:	47b8      	blx	r7
 80116ee:	3001      	adds	r0, #1
 80116f0:	f43f af51 	beq.w	8011596 <_printf_float+0xbe>
 80116f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80116f8:	429a      	cmp	r2, r3
 80116fa:	db02      	blt.n	8011702 <_printf_float+0x22a>
 80116fc:	6823      	ldr	r3, [r4, #0]
 80116fe:	07d8      	lsls	r0, r3, #31
 8011700:	d510      	bpl.n	8011724 <_printf_float+0x24c>
 8011702:	ee18 3a10 	vmov	r3, s16
 8011706:	4652      	mov	r2, sl
 8011708:	4631      	mov	r1, r6
 801170a:	4628      	mov	r0, r5
 801170c:	47b8      	blx	r7
 801170e:	3001      	adds	r0, #1
 8011710:	f43f af41 	beq.w	8011596 <_printf_float+0xbe>
 8011714:	f04f 0800 	mov.w	r8, #0
 8011718:	f104 091a 	add.w	r9, r4, #26
 801171c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801171e:	3b01      	subs	r3, #1
 8011720:	4543      	cmp	r3, r8
 8011722:	dc09      	bgt.n	8011738 <_printf_float+0x260>
 8011724:	6823      	ldr	r3, [r4, #0]
 8011726:	079b      	lsls	r3, r3, #30
 8011728:	f100 8107 	bmi.w	801193a <_printf_float+0x462>
 801172c:	68e0      	ldr	r0, [r4, #12]
 801172e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011730:	4298      	cmp	r0, r3
 8011732:	bfb8      	it	lt
 8011734:	4618      	movlt	r0, r3
 8011736:	e730      	b.n	801159a <_printf_float+0xc2>
 8011738:	2301      	movs	r3, #1
 801173a:	464a      	mov	r2, r9
 801173c:	4631      	mov	r1, r6
 801173e:	4628      	mov	r0, r5
 8011740:	47b8      	blx	r7
 8011742:	3001      	adds	r0, #1
 8011744:	f43f af27 	beq.w	8011596 <_printf_float+0xbe>
 8011748:	f108 0801 	add.w	r8, r8, #1
 801174c:	e7e6      	b.n	801171c <_printf_float+0x244>
 801174e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011750:	2b00      	cmp	r3, #0
 8011752:	dc39      	bgt.n	80117c8 <_printf_float+0x2f0>
 8011754:	4a1b      	ldr	r2, [pc, #108]	; (80117c4 <_printf_float+0x2ec>)
 8011756:	2301      	movs	r3, #1
 8011758:	4631      	mov	r1, r6
 801175a:	4628      	mov	r0, r5
 801175c:	47b8      	blx	r7
 801175e:	3001      	adds	r0, #1
 8011760:	f43f af19 	beq.w	8011596 <_printf_float+0xbe>
 8011764:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8011768:	4313      	orrs	r3, r2
 801176a:	d102      	bne.n	8011772 <_printf_float+0x29a>
 801176c:	6823      	ldr	r3, [r4, #0]
 801176e:	07d9      	lsls	r1, r3, #31
 8011770:	d5d8      	bpl.n	8011724 <_printf_float+0x24c>
 8011772:	ee18 3a10 	vmov	r3, s16
 8011776:	4652      	mov	r2, sl
 8011778:	4631      	mov	r1, r6
 801177a:	4628      	mov	r0, r5
 801177c:	47b8      	blx	r7
 801177e:	3001      	adds	r0, #1
 8011780:	f43f af09 	beq.w	8011596 <_printf_float+0xbe>
 8011784:	f04f 0900 	mov.w	r9, #0
 8011788:	f104 0a1a 	add.w	sl, r4, #26
 801178c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801178e:	425b      	negs	r3, r3
 8011790:	454b      	cmp	r3, r9
 8011792:	dc01      	bgt.n	8011798 <_printf_float+0x2c0>
 8011794:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011796:	e792      	b.n	80116be <_printf_float+0x1e6>
 8011798:	2301      	movs	r3, #1
 801179a:	4652      	mov	r2, sl
 801179c:	4631      	mov	r1, r6
 801179e:	4628      	mov	r0, r5
 80117a0:	47b8      	blx	r7
 80117a2:	3001      	adds	r0, #1
 80117a4:	f43f aef7 	beq.w	8011596 <_printf_float+0xbe>
 80117a8:	f109 0901 	add.w	r9, r9, #1
 80117ac:	e7ee      	b.n	801178c <_printf_float+0x2b4>
 80117ae:	bf00      	nop
 80117b0:	7fefffff 	.word	0x7fefffff
 80117b4:	08016260 	.word	0x08016260
 80117b8:	08016264 	.word	0x08016264
 80117bc:	08016268 	.word	0x08016268
 80117c0:	0801626c 	.word	0x0801626c
 80117c4:	08016270 	.word	0x08016270
 80117c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80117ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80117cc:	429a      	cmp	r2, r3
 80117ce:	bfa8      	it	ge
 80117d0:	461a      	movge	r2, r3
 80117d2:	2a00      	cmp	r2, #0
 80117d4:	4691      	mov	r9, r2
 80117d6:	dc37      	bgt.n	8011848 <_printf_float+0x370>
 80117d8:	f04f 0b00 	mov.w	fp, #0
 80117dc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80117e0:	f104 021a 	add.w	r2, r4, #26
 80117e4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80117e6:	9305      	str	r3, [sp, #20]
 80117e8:	eba3 0309 	sub.w	r3, r3, r9
 80117ec:	455b      	cmp	r3, fp
 80117ee:	dc33      	bgt.n	8011858 <_printf_float+0x380>
 80117f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80117f4:	429a      	cmp	r2, r3
 80117f6:	db3b      	blt.n	8011870 <_printf_float+0x398>
 80117f8:	6823      	ldr	r3, [r4, #0]
 80117fa:	07da      	lsls	r2, r3, #31
 80117fc:	d438      	bmi.n	8011870 <_printf_float+0x398>
 80117fe:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8011802:	eba2 0903 	sub.w	r9, r2, r3
 8011806:	9b05      	ldr	r3, [sp, #20]
 8011808:	1ad2      	subs	r2, r2, r3
 801180a:	4591      	cmp	r9, r2
 801180c:	bfa8      	it	ge
 801180e:	4691      	movge	r9, r2
 8011810:	f1b9 0f00 	cmp.w	r9, #0
 8011814:	dc35      	bgt.n	8011882 <_printf_float+0x3aa>
 8011816:	f04f 0800 	mov.w	r8, #0
 801181a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801181e:	f104 0a1a 	add.w	sl, r4, #26
 8011822:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011826:	1a9b      	subs	r3, r3, r2
 8011828:	eba3 0309 	sub.w	r3, r3, r9
 801182c:	4543      	cmp	r3, r8
 801182e:	f77f af79 	ble.w	8011724 <_printf_float+0x24c>
 8011832:	2301      	movs	r3, #1
 8011834:	4652      	mov	r2, sl
 8011836:	4631      	mov	r1, r6
 8011838:	4628      	mov	r0, r5
 801183a:	47b8      	blx	r7
 801183c:	3001      	adds	r0, #1
 801183e:	f43f aeaa 	beq.w	8011596 <_printf_float+0xbe>
 8011842:	f108 0801 	add.w	r8, r8, #1
 8011846:	e7ec      	b.n	8011822 <_printf_float+0x34a>
 8011848:	4613      	mov	r3, r2
 801184a:	4631      	mov	r1, r6
 801184c:	4642      	mov	r2, r8
 801184e:	4628      	mov	r0, r5
 8011850:	47b8      	blx	r7
 8011852:	3001      	adds	r0, #1
 8011854:	d1c0      	bne.n	80117d8 <_printf_float+0x300>
 8011856:	e69e      	b.n	8011596 <_printf_float+0xbe>
 8011858:	2301      	movs	r3, #1
 801185a:	4631      	mov	r1, r6
 801185c:	4628      	mov	r0, r5
 801185e:	9205      	str	r2, [sp, #20]
 8011860:	47b8      	blx	r7
 8011862:	3001      	adds	r0, #1
 8011864:	f43f ae97 	beq.w	8011596 <_printf_float+0xbe>
 8011868:	9a05      	ldr	r2, [sp, #20]
 801186a:	f10b 0b01 	add.w	fp, fp, #1
 801186e:	e7b9      	b.n	80117e4 <_printf_float+0x30c>
 8011870:	ee18 3a10 	vmov	r3, s16
 8011874:	4652      	mov	r2, sl
 8011876:	4631      	mov	r1, r6
 8011878:	4628      	mov	r0, r5
 801187a:	47b8      	blx	r7
 801187c:	3001      	adds	r0, #1
 801187e:	d1be      	bne.n	80117fe <_printf_float+0x326>
 8011880:	e689      	b.n	8011596 <_printf_float+0xbe>
 8011882:	9a05      	ldr	r2, [sp, #20]
 8011884:	464b      	mov	r3, r9
 8011886:	4442      	add	r2, r8
 8011888:	4631      	mov	r1, r6
 801188a:	4628      	mov	r0, r5
 801188c:	47b8      	blx	r7
 801188e:	3001      	adds	r0, #1
 8011890:	d1c1      	bne.n	8011816 <_printf_float+0x33e>
 8011892:	e680      	b.n	8011596 <_printf_float+0xbe>
 8011894:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011896:	2a01      	cmp	r2, #1
 8011898:	dc01      	bgt.n	801189e <_printf_float+0x3c6>
 801189a:	07db      	lsls	r3, r3, #31
 801189c:	d53a      	bpl.n	8011914 <_printf_float+0x43c>
 801189e:	2301      	movs	r3, #1
 80118a0:	4642      	mov	r2, r8
 80118a2:	4631      	mov	r1, r6
 80118a4:	4628      	mov	r0, r5
 80118a6:	47b8      	blx	r7
 80118a8:	3001      	adds	r0, #1
 80118aa:	f43f ae74 	beq.w	8011596 <_printf_float+0xbe>
 80118ae:	ee18 3a10 	vmov	r3, s16
 80118b2:	4652      	mov	r2, sl
 80118b4:	4631      	mov	r1, r6
 80118b6:	4628      	mov	r0, r5
 80118b8:	47b8      	blx	r7
 80118ba:	3001      	adds	r0, #1
 80118bc:	f43f ae6b 	beq.w	8011596 <_printf_float+0xbe>
 80118c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80118c4:	2200      	movs	r2, #0
 80118c6:	2300      	movs	r3, #0
 80118c8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80118cc:	f7ef f91c 	bl	8000b08 <__aeabi_dcmpeq>
 80118d0:	b9d8      	cbnz	r0, 801190a <_printf_float+0x432>
 80118d2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80118d6:	f108 0201 	add.w	r2, r8, #1
 80118da:	4631      	mov	r1, r6
 80118dc:	4628      	mov	r0, r5
 80118de:	47b8      	blx	r7
 80118e0:	3001      	adds	r0, #1
 80118e2:	d10e      	bne.n	8011902 <_printf_float+0x42a>
 80118e4:	e657      	b.n	8011596 <_printf_float+0xbe>
 80118e6:	2301      	movs	r3, #1
 80118e8:	4652      	mov	r2, sl
 80118ea:	4631      	mov	r1, r6
 80118ec:	4628      	mov	r0, r5
 80118ee:	47b8      	blx	r7
 80118f0:	3001      	adds	r0, #1
 80118f2:	f43f ae50 	beq.w	8011596 <_printf_float+0xbe>
 80118f6:	f108 0801 	add.w	r8, r8, #1
 80118fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80118fc:	3b01      	subs	r3, #1
 80118fe:	4543      	cmp	r3, r8
 8011900:	dcf1      	bgt.n	80118e6 <_printf_float+0x40e>
 8011902:	464b      	mov	r3, r9
 8011904:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011908:	e6da      	b.n	80116c0 <_printf_float+0x1e8>
 801190a:	f04f 0800 	mov.w	r8, #0
 801190e:	f104 0a1a 	add.w	sl, r4, #26
 8011912:	e7f2      	b.n	80118fa <_printf_float+0x422>
 8011914:	2301      	movs	r3, #1
 8011916:	4642      	mov	r2, r8
 8011918:	e7df      	b.n	80118da <_printf_float+0x402>
 801191a:	2301      	movs	r3, #1
 801191c:	464a      	mov	r2, r9
 801191e:	4631      	mov	r1, r6
 8011920:	4628      	mov	r0, r5
 8011922:	47b8      	blx	r7
 8011924:	3001      	adds	r0, #1
 8011926:	f43f ae36 	beq.w	8011596 <_printf_float+0xbe>
 801192a:	f108 0801 	add.w	r8, r8, #1
 801192e:	68e3      	ldr	r3, [r4, #12]
 8011930:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011932:	1a5b      	subs	r3, r3, r1
 8011934:	4543      	cmp	r3, r8
 8011936:	dcf0      	bgt.n	801191a <_printf_float+0x442>
 8011938:	e6f8      	b.n	801172c <_printf_float+0x254>
 801193a:	f04f 0800 	mov.w	r8, #0
 801193e:	f104 0919 	add.w	r9, r4, #25
 8011942:	e7f4      	b.n	801192e <_printf_float+0x456>

08011944 <_printf_common>:
 8011944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011948:	4616      	mov	r6, r2
 801194a:	4699      	mov	r9, r3
 801194c:	688a      	ldr	r2, [r1, #8]
 801194e:	690b      	ldr	r3, [r1, #16]
 8011950:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011954:	4293      	cmp	r3, r2
 8011956:	bfb8      	it	lt
 8011958:	4613      	movlt	r3, r2
 801195a:	6033      	str	r3, [r6, #0]
 801195c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011960:	4607      	mov	r7, r0
 8011962:	460c      	mov	r4, r1
 8011964:	b10a      	cbz	r2, 801196a <_printf_common+0x26>
 8011966:	3301      	adds	r3, #1
 8011968:	6033      	str	r3, [r6, #0]
 801196a:	6823      	ldr	r3, [r4, #0]
 801196c:	0699      	lsls	r1, r3, #26
 801196e:	bf42      	ittt	mi
 8011970:	6833      	ldrmi	r3, [r6, #0]
 8011972:	3302      	addmi	r3, #2
 8011974:	6033      	strmi	r3, [r6, #0]
 8011976:	6825      	ldr	r5, [r4, #0]
 8011978:	f015 0506 	ands.w	r5, r5, #6
 801197c:	d106      	bne.n	801198c <_printf_common+0x48>
 801197e:	f104 0a19 	add.w	sl, r4, #25
 8011982:	68e3      	ldr	r3, [r4, #12]
 8011984:	6832      	ldr	r2, [r6, #0]
 8011986:	1a9b      	subs	r3, r3, r2
 8011988:	42ab      	cmp	r3, r5
 801198a:	dc26      	bgt.n	80119da <_printf_common+0x96>
 801198c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011990:	1e13      	subs	r3, r2, #0
 8011992:	6822      	ldr	r2, [r4, #0]
 8011994:	bf18      	it	ne
 8011996:	2301      	movne	r3, #1
 8011998:	0692      	lsls	r2, r2, #26
 801199a:	d42b      	bmi.n	80119f4 <_printf_common+0xb0>
 801199c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80119a0:	4649      	mov	r1, r9
 80119a2:	4638      	mov	r0, r7
 80119a4:	47c0      	blx	r8
 80119a6:	3001      	adds	r0, #1
 80119a8:	d01e      	beq.n	80119e8 <_printf_common+0xa4>
 80119aa:	6823      	ldr	r3, [r4, #0]
 80119ac:	6922      	ldr	r2, [r4, #16]
 80119ae:	f003 0306 	and.w	r3, r3, #6
 80119b2:	2b04      	cmp	r3, #4
 80119b4:	bf02      	ittt	eq
 80119b6:	68e5      	ldreq	r5, [r4, #12]
 80119b8:	6833      	ldreq	r3, [r6, #0]
 80119ba:	1aed      	subeq	r5, r5, r3
 80119bc:	68a3      	ldr	r3, [r4, #8]
 80119be:	bf0c      	ite	eq
 80119c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80119c4:	2500      	movne	r5, #0
 80119c6:	4293      	cmp	r3, r2
 80119c8:	bfc4      	itt	gt
 80119ca:	1a9b      	subgt	r3, r3, r2
 80119cc:	18ed      	addgt	r5, r5, r3
 80119ce:	2600      	movs	r6, #0
 80119d0:	341a      	adds	r4, #26
 80119d2:	42b5      	cmp	r5, r6
 80119d4:	d11a      	bne.n	8011a0c <_printf_common+0xc8>
 80119d6:	2000      	movs	r0, #0
 80119d8:	e008      	b.n	80119ec <_printf_common+0xa8>
 80119da:	2301      	movs	r3, #1
 80119dc:	4652      	mov	r2, sl
 80119de:	4649      	mov	r1, r9
 80119e0:	4638      	mov	r0, r7
 80119e2:	47c0      	blx	r8
 80119e4:	3001      	adds	r0, #1
 80119e6:	d103      	bne.n	80119f0 <_printf_common+0xac>
 80119e8:	f04f 30ff 	mov.w	r0, #4294967295
 80119ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80119f0:	3501      	adds	r5, #1
 80119f2:	e7c6      	b.n	8011982 <_printf_common+0x3e>
 80119f4:	18e1      	adds	r1, r4, r3
 80119f6:	1c5a      	adds	r2, r3, #1
 80119f8:	2030      	movs	r0, #48	; 0x30
 80119fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80119fe:	4422      	add	r2, r4
 8011a00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011a04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011a08:	3302      	adds	r3, #2
 8011a0a:	e7c7      	b.n	801199c <_printf_common+0x58>
 8011a0c:	2301      	movs	r3, #1
 8011a0e:	4622      	mov	r2, r4
 8011a10:	4649      	mov	r1, r9
 8011a12:	4638      	mov	r0, r7
 8011a14:	47c0      	blx	r8
 8011a16:	3001      	adds	r0, #1
 8011a18:	d0e6      	beq.n	80119e8 <_printf_common+0xa4>
 8011a1a:	3601      	adds	r6, #1
 8011a1c:	e7d9      	b.n	80119d2 <_printf_common+0x8e>
	...

08011a20 <_printf_i>:
 8011a20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011a24:	7e0f      	ldrb	r7, [r1, #24]
 8011a26:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011a28:	2f78      	cmp	r7, #120	; 0x78
 8011a2a:	4691      	mov	r9, r2
 8011a2c:	4680      	mov	r8, r0
 8011a2e:	460c      	mov	r4, r1
 8011a30:	469a      	mov	sl, r3
 8011a32:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011a36:	d807      	bhi.n	8011a48 <_printf_i+0x28>
 8011a38:	2f62      	cmp	r7, #98	; 0x62
 8011a3a:	d80a      	bhi.n	8011a52 <_printf_i+0x32>
 8011a3c:	2f00      	cmp	r7, #0
 8011a3e:	f000 80d4 	beq.w	8011bea <_printf_i+0x1ca>
 8011a42:	2f58      	cmp	r7, #88	; 0x58
 8011a44:	f000 80c0 	beq.w	8011bc8 <_printf_i+0x1a8>
 8011a48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011a4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011a50:	e03a      	b.n	8011ac8 <_printf_i+0xa8>
 8011a52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011a56:	2b15      	cmp	r3, #21
 8011a58:	d8f6      	bhi.n	8011a48 <_printf_i+0x28>
 8011a5a:	a101      	add	r1, pc, #4	; (adr r1, 8011a60 <_printf_i+0x40>)
 8011a5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011a60:	08011ab9 	.word	0x08011ab9
 8011a64:	08011acd 	.word	0x08011acd
 8011a68:	08011a49 	.word	0x08011a49
 8011a6c:	08011a49 	.word	0x08011a49
 8011a70:	08011a49 	.word	0x08011a49
 8011a74:	08011a49 	.word	0x08011a49
 8011a78:	08011acd 	.word	0x08011acd
 8011a7c:	08011a49 	.word	0x08011a49
 8011a80:	08011a49 	.word	0x08011a49
 8011a84:	08011a49 	.word	0x08011a49
 8011a88:	08011a49 	.word	0x08011a49
 8011a8c:	08011bd1 	.word	0x08011bd1
 8011a90:	08011af9 	.word	0x08011af9
 8011a94:	08011b8b 	.word	0x08011b8b
 8011a98:	08011a49 	.word	0x08011a49
 8011a9c:	08011a49 	.word	0x08011a49
 8011aa0:	08011bf3 	.word	0x08011bf3
 8011aa4:	08011a49 	.word	0x08011a49
 8011aa8:	08011af9 	.word	0x08011af9
 8011aac:	08011a49 	.word	0x08011a49
 8011ab0:	08011a49 	.word	0x08011a49
 8011ab4:	08011b93 	.word	0x08011b93
 8011ab8:	682b      	ldr	r3, [r5, #0]
 8011aba:	1d1a      	adds	r2, r3, #4
 8011abc:	681b      	ldr	r3, [r3, #0]
 8011abe:	602a      	str	r2, [r5, #0]
 8011ac0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011ac4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011ac8:	2301      	movs	r3, #1
 8011aca:	e09f      	b.n	8011c0c <_printf_i+0x1ec>
 8011acc:	6820      	ldr	r0, [r4, #0]
 8011ace:	682b      	ldr	r3, [r5, #0]
 8011ad0:	0607      	lsls	r7, r0, #24
 8011ad2:	f103 0104 	add.w	r1, r3, #4
 8011ad6:	6029      	str	r1, [r5, #0]
 8011ad8:	d501      	bpl.n	8011ade <_printf_i+0xbe>
 8011ada:	681e      	ldr	r6, [r3, #0]
 8011adc:	e003      	b.n	8011ae6 <_printf_i+0xc6>
 8011ade:	0646      	lsls	r6, r0, #25
 8011ae0:	d5fb      	bpl.n	8011ada <_printf_i+0xba>
 8011ae2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8011ae6:	2e00      	cmp	r6, #0
 8011ae8:	da03      	bge.n	8011af2 <_printf_i+0xd2>
 8011aea:	232d      	movs	r3, #45	; 0x2d
 8011aec:	4276      	negs	r6, r6
 8011aee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011af2:	485a      	ldr	r0, [pc, #360]	; (8011c5c <_printf_i+0x23c>)
 8011af4:	230a      	movs	r3, #10
 8011af6:	e012      	b.n	8011b1e <_printf_i+0xfe>
 8011af8:	682b      	ldr	r3, [r5, #0]
 8011afa:	6820      	ldr	r0, [r4, #0]
 8011afc:	1d19      	adds	r1, r3, #4
 8011afe:	6029      	str	r1, [r5, #0]
 8011b00:	0605      	lsls	r5, r0, #24
 8011b02:	d501      	bpl.n	8011b08 <_printf_i+0xe8>
 8011b04:	681e      	ldr	r6, [r3, #0]
 8011b06:	e002      	b.n	8011b0e <_printf_i+0xee>
 8011b08:	0641      	lsls	r1, r0, #25
 8011b0a:	d5fb      	bpl.n	8011b04 <_printf_i+0xe4>
 8011b0c:	881e      	ldrh	r6, [r3, #0]
 8011b0e:	4853      	ldr	r0, [pc, #332]	; (8011c5c <_printf_i+0x23c>)
 8011b10:	2f6f      	cmp	r7, #111	; 0x6f
 8011b12:	bf0c      	ite	eq
 8011b14:	2308      	moveq	r3, #8
 8011b16:	230a      	movne	r3, #10
 8011b18:	2100      	movs	r1, #0
 8011b1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011b1e:	6865      	ldr	r5, [r4, #4]
 8011b20:	60a5      	str	r5, [r4, #8]
 8011b22:	2d00      	cmp	r5, #0
 8011b24:	bfa2      	ittt	ge
 8011b26:	6821      	ldrge	r1, [r4, #0]
 8011b28:	f021 0104 	bicge.w	r1, r1, #4
 8011b2c:	6021      	strge	r1, [r4, #0]
 8011b2e:	b90e      	cbnz	r6, 8011b34 <_printf_i+0x114>
 8011b30:	2d00      	cmp	r5, #0
 8011b32:	d04b      	beq.n	8011bcc <_printf_i+0x1ac>
 8011b34:	4615      	mov	r5, r2
 8011b36:	fbb6 f1f3 	udiv	r1, r6, r3
 8011b3a:	fb03 6711 	mls	r7, r3, r1, r6
 8011b3e:	5dc7      	ldrb	r7, [r0, r7]
 8011b40:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011b44:	4637      	mov	r7, r6
 8011b46:	42bb      	cmp	r3, r7
 8011b48:	460e      	mov	r6, r1
 8011b4a:	d9f4      	bls.n	8011b36 <_printf_i+0x116>
 8011b4c:	2b08      	cmp	r3, #8
 8011b4e:	d10b      	bne.n	8011b68 <_printf_i+0x148>
 8011b50:	6823      	ldr	r3, [r4, #0]
 8011b52:	07de      	lsls	r6, r3, #31
 8011b54:	d508      	bpl.n	8011b68 <_printf_i+0x148>
 8011b56:	6923      	ldr	r3, [r4, #16]
 8011b58:	6861      	ldr	r1, [r4, #4]
 8011b5a:	4299      	cmp	r1, r3
 8011b5c:	bfde      	ittt	le
 8011b5e:	2330      	movle	r3, #48	; 0x30
 8011b60:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011b64:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011b68:	1b52      	subs	r2, r2, r5
 8011b6a:	6122      	str	r2, [r4, #16]
 8011b6c:	f8cd a000 	str.w	sl, [sp]
 8011b70:	464b      	mov	r3, r9
 8011b72:	aa03      	add	r2, sp, #12
 8011b74:	4621      	mov	r1, r4
 8011b76:	4640      	mov	r0, r8
 8011b78:	f7ff fee4 	bl	8011944 <_printf_common>
 8011b7c:	3001      	adds	r0, #1
 8011b7e:	d14a      	bne.n	8011c16 <_printf_i+0x1f6>
 8011b80:	f04f 30ff 	mov.w	r0, #4294967295
 8011b84:	b004      	add	sp, #16
 8011b86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b8a:	6823      	ldr	r3, [r4, #0]
 8011b8c:	f043 0320 	orr.w	r3, r3, #32
 8011b90:	6023      	str	r3, [r4, #0]
 8011b92:	4833      	ldr	r0, [pc, #204]	; (8011c60 <_printf_i+0x240>)
 8011b94:	2778      	movs	r7, #120	; 0x78
 8011b96:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8011b9a:	6823      	ldr	r3, [r4, #0]
 8011b9c:	6829      	ldr	r1, [r5, #0]
 8011b9e:	061f      	lsls	r7, r3, #24
 8011ba0:	f851 6b04 	ldr.w	r6, [r1], #4
 8011ba4:	d402      	bmi.n	8011bac <_printf_i+0x18c>
 8011ba6:	065f      	lsls	r7, r3, #25
 8011ba8:	bf48      	it	mi
 8011baa:	b2b6      	uxthmi	r6, r6
 8011bac:	07df      	lsls	r7, r3, #31
 8011bae:	bf48      	it	mi
 8011bb0:	f043 0320 	orrmi.w	r3, r3, #32
 8011bb4:	6029      	str	r1, [r5, #0]
 8011bb6:	bf48      	it	mi
 8011bb8:	6023      	strmi	r3, [r4, #0]
 8011bba:	b91e      	cbnz	r6, 8011bc4 <_printf_i+0x1a4>
 8011bbc:	6823      	ldr	r3, [r4, #0]
 8011bbe:	f023 0320 	bic.w	r3, r3, #32
 8011bc2:	6023      	str	r3, [r4, #0]
 8011bc4:	2310      	movs	r3, #16
 8011bc6:	e7a7      	b.n	8011b18 <_printf_i+0xf8>
 8011bc8:	4824      	ldr	r0, [pc, #144]	; (8011c5c <_printf_i+0x23c>)
 8011bca:	e7e4      	b.n	8011b96 <_printf_i+0x176>
 8011bcc:	4615      	mov	r5, r2
 8011bce:	e7bd      	b.n	8011b4c <_printf_i+0x12c>
 8011bd0:	682b      	ldr	r3, [r5, #0]
 8011bd2:	6826      	ldr	r6, [r4, #0]
 8011bd4:	6961      	ldr	r1, [r4, #20]
 8011bd6:	1d18      	adds	r0, r3, #4
 8011bd8:	6028      	str	r0, [r5, #0]
 8011bda:	0635      	lsls	r5, r6, #24
 8011bdc:	681b      	ldr	r3, [r3, #0]
 8011bde:	d501      	bpl.n	8011be4 <_printf_i+0x1c4>
 8011be0:	6019      	str	r1, [r3, #0]
 8011be2:	e002      	b.n	8011bea <_printf_i+0x1ca>
 8011be4:	0670      	lsls	r0, r6, #25
 8011be6:	d5fb      	bpl.n	8011be0 <_printf_i+0x1c0>
 8011be8:	8019      	strh	r1, [r3, #0]
 8011bea:	2300      	movs	r3, #0
 8011bec:	6123      	str	r3, [r4, #16]
 8011bee:	4615      	mov	r5, r2
 8011bf0:	e7bc      	b.n	8011b6c <_printf_i+0x14c>
 8011bf2:	682b      	ldr	r3, [r5, #0]
 8011bf4:	1d1a      	adds	r2, r3, #4
 8011bf6:	602a      	str	r2, [r5, #0]
 8011bf8:	681d      	ldr	r5, [r3, #0]
 8011bfa:	6862      	ldr	r2, [r4, #4]
 8011bfc:	2100      	movs	r1, #0
 8011bfe:	4628      	mov	r0, r5
 8011c00:	f7ee fb06 	bl	8000210 <memchr>
 8011c04:	b108      	cbz	r0, 8011c0a <_printf_i+0x1ea>
 8011c06:	1b40      	subs	r0, r0, r5
 8011c08:	6060      	str	r0, [r4, #4]
 8011c0a:	6863      	ldr	r3, [r4, #4]
 8011c0c:	6123      	str	r3, [r4, #16]
 8011c0e:	2300      	movs	r3, #0
 8011c10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011c14:	e7aa      	b.n	8011b6c <_printf_i+0x14c>
 8011c16:	6923      	ldr	r3, [r4, #16]
 8011c18:	462a      	mov	r2, r5
 8011c1a:	4649      	mov	r1, r9
 8011c1c:	4640      	mov	r0, r8
 8011c1e:	47d0      	blx	sl
 8011c20:	3001      	adds	r0, #1
 8011c22:	d0ad      	beq.n	8011b80 <_printf_i+0x160>
 8011c24:	6823      	ldr	r3, [r4, #0]
 8011c26:	079b      	lsls	r3, r3, #30
 8011c28:	d413      	bmi.n	8011c52 <_printf_i+0x232>
 8011c2a:	68e0      	ldr	r0, [r4, #12]
 8011c2c:	9b03      	ldr	r3, [sp, #12]
 8011c2e:	4298      	cmp	r0, r3
 8011c30:	bfb8      	it	lt
 8011c32:	4618      	movlt	r0, r3
 8011c34:	e7a6      	b.n	8011b84 <_printf_i+0x164>
 8011c36:	2301      	movs	r3, #1
 8011c38:	4632      	mov	r2, r6
 8011c3a:	4649      	mov	r1, r9
 8011c3c:	4640      	mov	r0, r8
 8011c3e:	47d0      	blx	sl
 8011c40:	3001      	adds	r0, #1
 8011c42:	d09d      	beq.n	8011b80 <_printf_i+0x160>
 8011c44:	3501      	adds	r5, #1
 8011c46:	68e3      	ldr	r3, [r4, #12]
 8011c48:	9903      	ldr	r1, [sp, #12]
 8011c4a:	1a5b      	subs	r3, r3, r1
 8011c4c:	42ab      	cmp	r3, r5
 8011c4e:	dcf2      	bgt.n	8011c36 <_printf_i+0x216>
 8011c50:	e7eb      	b.n	8011c2a <_printf_i+0x20a>
 8011c52:	2500      	movs	r5, #0
 8011c54:	f104 0619 	add.w	r6, r4, #25
 8011c58:	e7f5      	b.n	8011c46 <_printf_i+0x226>
 8011c5a:	bf00      	nop
 8011c5c:	08016272 	.word	0x08016272
 8011c60:	08016283 	.word	0x08016283

08011c64 <std>:
 8011c64:	2300      	movs	r3, #0
 8011c66:	b510      	push	{r4, lr}
 8011c68:	4604      	mov	r4, r0
 8011c6a:	e9c0 3300 	strd	r3, r3, [r0]
 8011c6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011c72:	6083      	str	r3, [r0, #8]
 8011c74:	8181      	strh	r1, [r0, #12]
 8011c76:	6643      	str	r3, [r0, #100]	; 0x64
 8011c78:	81c2      	strh	r2, [r0, #14]
 8011c7a:	6183      	str	r3, [r0, #24]
 8011c7c:	4619      	mov	r1, r3
 8011c7e:	2208      	movs	r2, #8
 8011c80:	305c      	adds	r0, #92	; 0x5c
 8011c82:	f000 f902 	bl	8011e8a <memset>
 8011c86:	4b05      	ldr	r3, [pc, #20]	; (8011c9c <std+0x38>)
 8011c88:	6263      	str	r3, [r4, #36]	; 0x24
 8011c8a:	4b05      	ldr	r3, [pc, #20]	; (8011ca0 <std+0x3c>)
 8011c8c:	62a3      	str	r3, [r4, #40]	; 0x28
 8011c8e:	4b05      	ldr	r3, [pc, #20]	; (8011ca4 <std+0x40>)
 8011c90:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011c92:	4b05      	ldr	r3, [pc, #20]	; (8011ca8 <std+0x44>)
 8011c94:	6224      	str	r4, [r4, #32]
 8011c96:	6323      	str	r3, [r4, #48]	; 0x30
 8011c98:	bd10      	pop	{r4, pc}
 8011c9a:	bf00      	nop
 8011c9c:	08011e05 	.word	0x08011e05
 8011ca0:	08011e27 	.word	0x08011e27
 8011ca4:	08011e5f 	.word	0x08011e5f
 8011ca8:	08011e83 	.word	0x08011e83

08011cac <stdio_exit_handler>:
 8011cac:	4a02      	ldr	r2, [pc, #8]	; (8011cb8 <stdio_exit_handler+0xc>)
 8011cae:	4903      	ldr	r1, [pc, #12]	; (8011cbc <stdio_exit_handler+0x10>)
 8011cb0:	4803      	ldr	r0, [pc, #12]	; (8011cc0 <stdio_exit_handler+0x14>)
 8011cb2:	f000 b869 	b.w	8011d88 <_fwalk_sglue>
 8011cb6:	bf00      	nop
 8011cb8:	2000003c 	.word	0x2000003c
 8011cbc:	080139f9 	.word	0x080139f9
 8011cc0:	20000048 	.word	0x20000048

08011cc4 <cleanup_stdio>:
 8011cc4:	6841      	ldr	r1, [r0, #4]
 8011cc6:	4b0c      	ldr	r3, [pc, #48]	; (8011cf8 <cleanup_stdio+0x34>)
 8011cc8:	4299      	cmp	r1, r3
 8011cca:	b510      	push	{r4, lr}
 8011ccc:	4604      	mov	r4, r0
 8011cce:	d001      	beq.n	8011cd4 <cleanup_stdio+0x10>
 8011cd0:	f001 fe92 	bl	80139f8 <_fflush_r>
 8011cd4:	68a1      	ldr	r1, [r4, #8]
 8011cd6:	4b09      	ldr	r3, [pc, #36]	; (8011cfc <cleanup_stdio+0x38>)
 8011cd8:	4299      	cmp	r1, r3
 8011cda:	d002      	beq.n	8011ce2 <cleanup_stdio+0x1e>
 8011cdc:	4620      	mov	r0, r4
 8011cde:	f001 fe8b 	bl	80139f8 <_fflush_r>
 8011ce2:	68e1      	ldr	r1, [r4, #12]
 8011ce4:	4b06      	ldr	r3, [pc, #24]	; (8011d00 <cleanup_stdio+0x3c>)
 8011ce6:	4299      	cmp	r1, r3
 8011ce8:	d004      	beq.n	8011cf4 <cleanup_stdio+0x30>
 8011cea:	4620      	mov	r0, r4
 8011cec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011cf0:	f001 be82 	b.w	80139f8 <_fflush_r>
 8011cf4:	bd10      	pop	{r4, pc}
 8011cf6:	bf00      	nop
 8011cf8:	200078dc 	.word	0x200078dc
 8011cfc:	20007944 	.word	0x20007944
 8011d00:	200079ac 	.word	0x200079ac

08011d04 <global_stdio_init.part.0>:
 8011d04:	b510      	push	{r4, lr}
 8011d06:	4b0b      	ldr	r3, [pc, #44]	; (8011d34 <global_stdio_init.part.0+0x30>)
 8011d08:	4c0b      	ldr	r4, [pc, #44]	; (8011d38 <global_stdio_init.part.0+0x34>)
 8011d0a:	4a0c      	ldr	r2, [pc, #48]	; (8011d3c <global_stdio_init.part.0+0x38>)
 8011d0c:	601a      	str	r2, [r3, #0]
 8011d0e:	4620      	mov	r0, r4
 8011d10:	2200      	movs	r2, #0
 8011d12:	2104      	movs	r1, #4
 8011d14:	f7ff ffa6 	bl	8011c64 <std>
 8011d18:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8011d1c:	2201      	movs	r2, #1
 8011d1e:	2109      	movs	r1, #9
 8011d20:	f7ff ffa0 	bl	8011c64 <std>
 8011d24:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8011d28:	2202      	movs	r2, #2
 8011d2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011d2e:	2112      	movs	r1, #18
 8011d30:	f7ff bf98 	b.w	8011c64 <std>
 8011d34:	20007a14 	.word	0x20007a14
 8011d38:	200078dc 	.word	0x200078dc
 8011d3c:	08011cad 	.word	0x08011cad

08011d40 <__sfp_lock_acquire>:
 8011d40:	4801      	ldr	r0, [pc, #4]	; (8011d48 <__sfp_lock_acquire+0x8>)
 8011d42:	f000 b975 	b.w	8012030 <__retarget_lock_acquire_recursive>
 8011d46:	bf00      	nop
 8011d48:	20007a1d 	.word	0x20007a1d

08011d4c <__sfp_lock_release>:
 8011d4c:	4801      	ldr	r0, [pc, #4]	; (8011d54 <__sfp_lock_release+0x8>)
 8011d4e:	f000 b970 	b.w	8012032 <__retarget_lock_release_recursive>
 8011d52:	bf00      	nop
 8011d54:	20007a1d 	.word	0x20007a1d

08011d58 <__sinit>:
 8011d58:	b510      	push	{r4, lr}
 8011d5a:	4604      	mov	r4, r0
 8011d5c:	f7ff fff0 	bl	8011d40 <__sfp_lock_acquire>
 8011d60:	6a23      	ldr	r3, [r4, #32]
 8011d62:	b11b      	cbz	r3, 8011d6c <__sinit+0x14>
 8011d64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011d68:	f7ff bff0 	b.w	8011d4c <__sfp_lock_release>
 8011d6c:	4b04      	ldr	r3, [pc, #16]	; (8011d80 <__sinit+0x28>)
 8011d6e:	6223      	str	r3, [r4, #32]
 8011d70:	4b04      	ldr	r3, [pc, #16]	; (8011d84 <__sinit+0x2c>)
 8011d72:	681b      	ldr	r3, [r3, #0]
 8011d74:	2b00      	cmp	r3, #0
 8011d76:	d1f5      	bne.n	8011d64 <__sinit+0xc>
 8011d78:	f7ff ffc4 	bl	8011d04 <global_stdio_init.part.0>
 8011d7c:	e7f2      	b.n	8011d64 <__sinit+0xc>
 8011d7e:	bf00      	nop
 8011d80:	08011cc5 	.word	0x08011cc5
 8011d84:	20007a14 	.word	0x20007a14

08011d88 <_fwalk_sglue>:
 8011d88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011d8c:	4607      	mov	r7, r0
 8011d8e:	4688      	mov	r8, r1
 8011d90:	4614      	mov	r4, r2
 8011d92:	2600      	movs	r6, #0
 8011d94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011d98:	f1b9 0901 	subs.w	r9, r9, #1
 8011d9c:	d505      	bpl.n	8011daa <_fwalk_sglue+0x22>
 8011d9e:	6824      	ldr	r4, [r4, #0]
 8011da0:	2c00      	cmp	r4, #0
 8011da2:	d1f7      	bne.n	8011d94 <_fwalk_sglue+0xc>
 8011da4:	4630      	mov	r0, r6
 8011da6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011daa:	89ab      	ldrh	r3, [r5, #12]
 8011dac:	2b01      	cmp	r3, #1
 8011dae:	d907      	bls.n	8011dc0 <_fwalk_sglue+0x38>
 8011db0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011db4:	3301      	adds	r3, #1
 8011db6:	d003      	beq.n	8011dc0 <_fwalk_sglue+0x38>
 8011db8:	4629      	mov	r1, r5
 8011dba:	4638      	mov	r0, r7
 8011dbc:	47c0      	blx	r8
 8011dbe:	4306      	orrs	r6, r0
 8011dc0:	3568      	adds	r5, #104	; 0x68
 8011dc2:	e7e9      	b.n	8011d98 <_fwalk_sglue+0x10>

08011dc4 <siprintf>:
 8011dc4:	b40e      	push	{r1, r2, r3}
 8011dc6:	b500      	push	{lr}
 8011dc8:	b09c      	sub	sp, #112	; 0x70
 8011dca:	ab1d      	add	r3, sp, #116	; 0x74
 8011dcc:	9002      	str	r0, [sp, #8]
 8011dce:	9006      	str	r0, [sp, #24]
 8011dd0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011dd4:	4809      	ldr	r0, [pc, #36]	; (8011dfc <siprintf+0x38>)
 8011dd6:	9107      	str	r1, [sp, #28]
 8011dd8:	9104      	str	r1, [sp, #16]
 8011dda:	4909      	ldr	r1, [pc, #36]	; (8011e00 <siprintf+0x3c>)
 8011ddc:	f853 2b04 	ldr.w	r2, [r3], #4
 8011de0:	9105      	str	r1, [sp, #20]
 8011de2:	6800      	ldr	r0, [r0, #0]
 8011de4:	9301      	str	r3, [sp, #4]
 8011de6:	a902      	add	r1, sp, #8
 8011de8:	f001 fc82 	bl	80136f0 <_svfiprintf_r>
 8011dec:	9b02      	ldr	r3, [sp, #8]
 8011dee:	2200      	movs	r2, #0
 8011df0:	701a      	strb	r2, [r3, #0]
 8011df2:	b01c      	add	sp, #112	; 0x70
 8011df4:	f85d eb04 	ldr.w	lr, [sp], #4
 8011df8:	b003      	add	sp, #12
 8011dfa:	4770      	bx	lr
 8011dfc:	20000094 	.word	0x20000094
 8011e00:	ffff0208 	.word	0xffff0208

08011e04 <__sread>:
 8011e04:	b510      	push	{r4, lr}
 8011e06:	460c      	mov	r4, r1
 8011e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e0c:	f000 f8c2 	bl	8011f94 <_read_r>
 8011e10:	2800      	cmp	r0, #0
 8011e12:	bfab      	itete	ge
 8011e14:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011e16:	89a3      	ldrhlt	r3, [r4, #12]
 8011e18:	181b      	addge	r3, r3, r0
 8011e1a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011e1e:	bfac      	ite	ge
 8011e20:	6563      	strge	r3, [r4, #84]	; 0x54
 8011e22:	81a3      	strhlt	r3, [r4, #12]
 8011e24:	bd10      	pop	{r4, pc}

08011e26 <__swrite>:
 8011e26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e2a:	461f      	mov	r7, r3
 8011e2c:	898b      	ldrh	r3, [r1, #12]
 8011e2e:	05db      	lsls	r3, r3, #23
 8011e30:	4605      	mov	r5, r0
 8011e32:	460c      	mov	r4, r1
 8011e34:	4616      	mov	r6, r2
 8011e36:	d505      	bpl.n	8011e44 <__swrite+0x1e>
 8011e38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e3c:	2302      	movs	r3, #2
 8011e3e:	2200      	movs	r2, #0
 8011e40:	f000 f896 	bl	8011f70 <_lseek_r>
 8011e44:	89a3      	ldrh	r3, [r4, #12]
 8011e46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011e4a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011e4e:	81a3      	strh	r3, [r4, #12]
 8011e50:	4632      	mov	r2, r6
 8011e52:	463b      	mov	r3, r7
 8011e54:	4628      	mov	r0, r5
 8011e56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011e5a:	f000 b8ad 	b.w	8011fb8 <_write_r>

08011e5e <__sseek>:
 8011e5e:	b510      	push	{r4, lr}
 8011e60:	460c      	mov	r4, r1
 8011e62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e66:	f000 f883 	bl	8011f70 <_lseek_r>
 8011e6a:	1c43      	adds	r3, r0, #1
 8011e6c:	89a3      	ldrh	r3, [r4, #12]
 8011e6e:	bf15      	itete	ne
 8011e70:	6560      	strne	r0, [r4, #84]	; 0x54
 8011e72:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011e76:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011e7a:	81a3      	strheq	r3, [r4, #12]
 8011e7c:	bf18      	it	ne
 8011e7e:	81a3      	strhne	r3, [r4, #12]
 8011e80:	bd10      	pop	{r4, pc}

08011e82 <__sclose>:
 8011e82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e86:	f000 b80d 	b.w	8011ea4 <_close_r>

08011e8a <memset>:
 8011e8a:	4402      	add	r2, r0
 8011e8c:	4603      	mov	r3, r0
 8011e8e:	4293      	cmp	r3, r2
 8011e90:	d100      	bne.n	8011e94 <memset+0xa>
 8011e92:	4770      	bx	lr
 8011e94:	f803 1b01 	strb.w	r1, [r3], #1
 8011e98:	e7f9      	b.n	8011e8e <memset+0x4>
	...

08011e9c <_localeconv_r>:
 8011e9c:	4800      	ldr	r0, [pc, #0]	; (8011ea0 <_localeconv_r+0x4>)
 8011e9e:	4770      	bx	lr
 8011ea0:	20000188 	.word	0x20000188

08011ea4 <_close_r>:
 8011ea4:	b538      	push	{r3, r4, r5, lr}
 8011ea6:	4d06      	ldr	r5, [pc, #24]	; (8011ec0 <_close_r+0x1c>)
 8011ea8:	2300      	movs	r3, #0
 8011eaa:	4604      	mov	r4, r0
 8011eac:	4608      	mov	r0, r1
 8011eae:	602b      	str	r3, [r5, #0]
 8011eb0:	f7ff fa3d 	bl	801132e <_close>
 8011eb4:	1c43      	adds	r3, r0, #1
 8011eb6:	d102      	bne.n	8011ebe <_close_r+0x1a>
 8011eb8:	682b      	ldr	r3, [r5, #0]
 8011eba:	b103      	cbz	r3, 8011ebe <_close_r+0x1a>
 8011ebc:	6023      	str	r3, [r4, #0]
 8011ebe:	bd38      	pop	{r3, r4, r5, pc}
 8011ec0:	20007a18 	.word	0x20007a18

08011ec4 <_reclaim_reent>:
 8011ec4:	4b29      	ldr	r3, [pc, #164]	; (8011f6c <_reclaim_reent+0xa8>)
 8011ec6:	681b      	ldr	r3, [r3, #0]
 8011ec8:	4283      	cmp	r3, r0
 8011eca:	b570      	push	{r4, r5, r6, lr}
 8011ecc:	4604      	mov	r4, r0
 8011ece:	d04b      	beq.n	8011f68 <_reclaim_reent+0xa4>
 8011ed0:	69c3      	ldr	r3, [r0, #28]
 8011ed2:	b143      	cbz	r3, 8011ee6 <_reclaim_reent+0x22>
 8011ed4:	68db      	ldr	r3, [r3, #12]
 8011ed6:	2b00      	cmp	r3, #0
 8011ed8:	d144      	bne.n	8011f64 <_reclaim_reent+0xa0>
 8011eda:	69e3      	ldr	r3, [r4, #28]
 8011edc:	6819      	ldr	r1, [r3, #0]
 8011ede:	b111      	cbz	r1, 8011ee6 <_reclaim_reent+0x22>
 8011ee0:	4620      	mov	r0, r4
 8011ee2:	f000 ff2f 	bl	8012d44 <_free_r>
 8011ee6:	6961      	ldr	r1, [r4, #20]
 8011ee8:	b111      	cbz	r1, 8011ef0 <_reclaim_reent+0x2c>
 8011eea:	4620      	mov	r0, r4
 8011eec:	f000 ff2a 	bl	8012d44 <_free_r>
 8011ef0:	69e1      	ldr	r1, [r4, #28]
 8011ef2:	b111      	cbz	r1, 8011efa <_reclaim_reent+0x36>
 8011ef4:	4620      	mov	r0, r4
 8011ef6:	f000 ff25 	bl	8012d44 <_free_r>
 8011efa:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8011efc:	b111      	cbz	r1, 8011f04 <_reclaim_reent+0x40>
 8011efe:	4620      	mov	r0, r4
 8011f00:	f000 ff20 	bl	8012d44 <_free_r>
 8011f04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011f06:	b111      	cbz	r1, 8011f0e <_reclaim_reent+0x4a>
 8011f08:	4620      	mov	r0, r4
 8011f0a:	f000 ff1b 	bl	8012d44 <_free_r>
 8011f0e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8011f10:	b111      	cbz	r1, 8011f18 <_reclaim_reent+0x54>
 8011f12:	4620      	mov	r0, r4
 8011f14:	f000 ff16 	bl	8012d44 <_free_r>
 8011f18:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8011f1a:	b111      	cbz	r1, 8011f22 <_reclaim_reent+0x5e>
 8011f1c:	4620      	mov	r0, r4
 8011f1e:	f000 ff11 	bl	8012d44 <_free_r>
 8011f22:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8011f24:	b111      	cbz	r1, 8011f2c <_reclaim_reent+0x68>
 8011f26:	4620      	mov	r0, r4
 8011f28:	f000 ff0c 	bl	8012d44 <_free_r>
 8011f2c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8011f2e:	b111      	cbz	r1, 8011f36 <_reclaim_reent+0x72>
 8011f30:	4620      	mov	r0, r4
 8011f32:	f000 ff07 	bl	8012d44 <_free_r>
 8011f36:	6a23      	ldr	r3, [r4, #32]
 8011f38:	b1b3      	cbz	r3, 8011f68 <_reclaim_reent+0xa4>
 8011f3a:	4620      	mov	r0, r4
 8011f3c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011f40:	4718      	bx	r3
 8011f42:	5949      	ldr	r1, [r1, r5]
 8011f44:	b941      	cbnz	r1, 8011f58 <_reclaim_reent+0x94>
 8011f46:	3504      	adds	r5, #4
 8011f48:	69e3      	ldr	r3, [r4, #28]
 8011f4a:	2d80      	cmp	r5, #128	; 0x80
 8011f4c:	68d9      	ldr	r1, [r3, #12]
 8011f4e:	d1f8      	bne.n	8011f42 <_reclaim_reent+0x7e>
 8011f50:	4620      	mov	r0, r4
 8011f52:	f000 fef7 	bl	8012d44 <_free_r>
 8011f56:	e7c0      	b.n	8011eda <_reclaim_reent+0x16>
 8011f58:	680e      	ldr	r6, [r1, #0]
 8011f5a:	4620      	mov	r0, r4
 8011f5c:	f000 fef2 	bl	8012d44 <_free_r>
 8011f60:	4631      	mov	r1, r6
 8011f62:	e7ef      	b.n	8011f44 <_reclaim_reent+0x80>
 8011f64:	2500      	movs	r5, #0
 8011f66:	e7ef      	b.n	8011f48 <_reclaim_reent+0x84>
 8011f68:	bd70      	pop	{r4, r5, r6, pc}
 8011f6a:	bf00      	nop
 8011f6c:	20000094 	.word	0x20000094

08011f70 <_lseek_r>:
 8011f70:	b538      	push	{r3, r4, r5, lr}
 8011f72:	4d07      	ldr	r5, [pc, #28]	; (8011f90 <_lseek_r+0x20>)
 8011f74:	4604      	mov	r4, r0
 8011f76:	4608      	mov	r0, r1
 8011f78:	4611      	mov	r1, r2
 8011f7a:	2200      	movs	r2, #0
 8011f7c:	602a      	str	r2, [r5, #0]
 8011f7e:	461a      	mov	r2, r3
 8011f80:	f7ff f9fc 	bl	801137c <_lseek>
 8011f84:	1c43      	adds	r3, r0, #1
 8011f86:	d102      	bne.n	8011f8e <_lseek_r+0x1e>
 8011f88:	682b      	ldr	r3, [r5, #0]
 8011f8a:	b103      	cbz	r3, 8011f8e <_lseek_r+0x1e>
 8011f8c:	6023      	str	r3, [r4, #0]
 8011f8e:	bd38      	pop	{r3, r4, r5, pc}
 8011f90:	20007a18 	.word	0x20007a18

08011f94 <_read_r>:
 8011f94:	b538      	push	{r3, r4, r5, lr}
 8011f96:	4d07      	ldr	r5, [pc, #28]	; (8011fb4 <_read_r+0x20>)
 8011f98:	4604      	mov	r4, r0
 8011f9a:	4608      	mov	r0, r1
 8011f9c:	4611      	mov	r1, r2
 8011f9e:	2200      	movs	r2, #0
 8011fa0:	602a      	str	r2, [r5, #0]
 8011fa2:	461a      	mov	r2, r3
 8011fa4:	f7ff f9a6 	bl	80112f4 <_read>
 8011fa8:	1c43      	adds	r3, r0, #1
 8011faa:	d102      	bne.n	8011fb2 <_read_r+0x1e>
 8011fac:	682b      	ldr	r3, [r5, #0]
 8011fae:	b103      	cbz	r3, 8011fb2 <_read_r+0x1e>
 8011fb0:	6023      	str	r3, [r4, #0]
 8011fb2:	bd38      	pop	{r3, r4, r5, pc}
 8011fb4:	20007a18 	.word	0x20007a18

08011fb8 <_write_r>:
 8011fb8:	b538      	push	{r3, r4, r5, lr}
 8011fba:	4d07      	ldr	r5, [pc, #28]	; (8011fd8 <_write_r+0x20>)
 8011fbc:	4604      	mov	r4, r0
 8011fbe:	4608      	mov	r0, r1
 8011fc0:	4611      	mov	r1, r2
 8011fc2:	2200      	movs	r2, #0
 8011fc4:	602a      	str	r2, [r5, #0]
 8011fc6:	461a      	mov	r2, r3
 8011fc8:	f7ee ffac 	bl	8000f24 <_write>
 8011fcc:	1c43      	adds	r3, r0, #1
 8011fce:	d102      	bne.n	8011fd6 <_write_r+0x1e>
 8011fd0:	682b      	ldr	r3, [r5, #0]
 8011fd2:	b103      	cbz	r3, 8011fd6 <_write_r+0x1e>
 8011fd4:	6023      	str	r3, [r4, #0]
 8011fd6:	bd38      	pop	{r3, r4, r5, pc}
 8011fd8:	20007a18 	.word	0x20007a18

08011fdc <__errno>:
 8011fdc:	4b01      	ldr	r3, [pc, #4]	; (8011fe4 <__errno+0x8>)
 8011fde:	6818      	ldr	r0, [r3, #0]
 8011fe0:	4770      	bx	lr
 8011fe2:	bf00      	nop
 8011fe4:	20000094 	.word	0x20000094

08011fe8 <__libc_init_array>:
 8011fe8:	b570      	push	{r4, r5, r6, lr}
 8011fea:	4d0d      	ldr	r5, [pc, #52]	; (8012020 <__libc_init_array+0x38>)
 8011fec:	4c0d      	ldr	r4, [pc, #52]	; (8012024 <__libc_init_array+0x3c>)
 8011fee:	1b64      	subs	r4, r4, r5
 8011ff0:	10a4      	asrs	r4, r4, #2
 8011ff2:	2600      	movs	r6, #0
 8011ff4:	42a6      	cmp	r6, r4
 8011ff6:	d109      	bne.n	801200c <__libc_init_array+0x24>
 8011ff8:	4d0b      	ldr	r5, [pc, #44]	; (8012028 <__libc_init_array+0x40>)
 8011ffa:	4c0c      	ldr	r4, [pc, #48]	; (801202c <__libc_init_array+0x44>)
 8011ffc:	f002 f892 	bl	8014124 <_init>
 8012000:	1b64      	subs	r4, r4, r5
 8012002:	10a4      	asrs	r4, r4, #2
 8012004:	2600      	movs	r6, #0
 8012006:	42a6      	cmp	r6, r4
 8012008:	d105      	bne.n	8012016 <__libc_init_array+0x2e>
 801200a:	bd70      	pop	{r4, r5, r6, pc}
 801200c:	f855 3b04 	ldr.w	r3, [r5], #4
 8012010:	4798      	blx	r3
 8012012:	3601      	adds	r6, #1
 8012014:	e7ee      	b.n	8011ff4 <__libc_init_array+0xc>
 8012016:	f855 3b04 	ldr.w	r3, [r5], #4
 801201a:	4798      	blx	r3
 801201c:	3601      	adds	r6, #1
 801201e:	e7f2      	b.n	8012006 <__libc_init_array+0x1e>
 8012020:	080165dc 	.word	0x080165dc
 8012024:	080165dc 	.word	0x080165dc
 8012028:	080165dc 	.word	0x080165dc
 801202c:	080165e0 	.word	0x080165e0

08012030 <__retarget_lock_acquire_recursive>:
 8012030:	4770      	bx	lr

08012032 <__retarget_lock_release_recursive>:
 8012032:	4770      	bx	lr

08012034 <memcpy>:
 8012034:	440a      	add	r2, r1
 8012036:	4291      	cmp	r1, r2
 8012038:	f100 33ff 	add.w	r3, r0, #4294967295
 801203c:	d100      	bne.n	8012040 <memcpy+0xc>
 801203e:	4770      	bx	lr
 8012040:	b510      	push	{r4, lr}
 8012042:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012046:	f803 4f01 	strb.w	r4, [r3, #1]!
 801204a:	4291      	cmp	r1, r2
 801204c:	d1f9      	bne.n	8012042 <memcpy+0xe>
 801204e:	bd10      	pop	{r4, pc}

08012050 <quorem>:
 8012050:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012054:	6903      	ldr	r3, [r0, #16]
 8012056:	690c      	ldr	r4, [r1, #16]
 8012058:	42a3      	cmp	r3, r4
 801205a:	4607      	mov	r7, r0
 801205c:	db7e      	blt.n	801215c <quorem+0x10c>
 801205e:	3c01      	subs	r4, #1
 8012060:	f101 0814 	add.w	r8, r1, #20
 8012064:	f100 0514 	add.w	r5, r0, #20
 8012068:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801206c:	9301      	str	r3, [sp, #4]
 801206e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012072:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012076:	3301      	adds	r3, #1
 8012078:	429a      	cmp	r2, r3
 801207a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801207e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012082:	fbb2 f6f3 	udiv	r6, r2, r3
 8012086:	d331      	bcc.n	80120ec <quorem+0x9c>
 8012088:	f04f 0e00 	mov.w	lr, #0
 801208c:	4640      	mov	r0, r8
 801208e:	46ac      	mov	ip, r5
 8012090:	46f2      	mov	sl, lr
 8012092:	f850 2b04 	ldr.w	r2, [r0], #4
 8012096:	b293      	uxth	r3, r2
 8012098:	fb06 e303 	mla	r3, r6, r3, lr
 801209c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80120a0:	0c1a      	lsrs	r2, r3, #16
 80120a2:	b29b      	uxth	r3, r3
 80120a4:	ebaa 0303 	sub.w	r3, sl, r3
 80120a8:	f8dc a000 	ldr.w	sl, [ip]
 80120ac:	fa13 f38a 	uxtah	r3, r3, sl
 80120b0:	fb06 220e 	mla	r2, r6, lr, r2
 80120b4:	9300      	str	r3, [sp, #0]
 80120b6:	9b00      	ldr	r3, [sp, #0]
 80120b8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80120bc:	b292      	uxth	r2, r2
 80120be:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80120c2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80120c6:	f8bd 3000 	ldrh.w	r3, [sp]
 80120ca:	4581      	cmp	r9, r0
 80120cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80120d0:	f84c 3b04 	str.w	r3, [ip], #4
 80120d4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80120d8:	d2db      	bcs.n	8012092 <quorem+0x42>
 80120da:	f855 300b 	ldr.w	r3, [r5, fp]
 80120de:	b92b      	cbnz	r3, 80120ec <quorem+0x9c>
 80120e0:	9b01      	ldr	r3, [sp, #4]
 80120e2:	3b04      	subs	r3, #4
 80120e4:	429d      	cmp	r5, r3
 80120e6:	461a      	mov	r2, r3
 80120e8:	d32c      	bcc.n	8012144 <quorem+0xf4>
 80120ea:	613c      	str	r4, [r7, #16]
 80120ec:	4638      	mov	r0, r7
 80120ee:	f001 f9a5 	bl	801343c <__mcmp>
 80120f2:	2800      	cmp	r0, #0
 80120f4:	db22      	blt.n	801213c <quorem+0xec>
 80120f6:	3601      	adds	r6, #1
 80120f8:	4629      	mov	r1, r5
 80120fa:	2000      	movs	r0, #0
 80120fc:	f858 2b04 	ldr.w	r2, [r8], #4
 8012100:	f8d1 c000 	ldr.w	ip, [r1]
 8012104:	b293      	uxth	r3, r2
 8012106:	1ac3      	subs	r3, r0, r3
 8012108:	0c12      	lsrs	r2, r2, #16
 801210a:	fa13 f38c 	uxtah	r3, r3, ip
 801210e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8012112:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012116:	b29b      	uxth	r3, r3
 8012118:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801211c:	45c1      	cmp	r9, r8
 801211e:	f841 3b04 	str.w	r3, [r1], #4
 8012122:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012126:	d2e9      	bcs.n	80120fc <quorem+0xac>
 8012128:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801212c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012130:	b922      	cbnz	r2, 801213c <quorem+0xec>
 8012132:	3b04      	subs	r3, #4
 8012134:	429d      	cmp	r5, r3
 8012136:	461a      	mov	r2, r3
 8012138:	d30a      	bcc.n	8012150 <quorem+0x100>
 801213a:	613c      	str	r4, [r7, #16]
 801213c:	4630      	mov	r0, r6
 801213e:	b003      	add	sp, #12
 8012140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012144:	6812      	ldr	r2, [r2, #0]
 8012146:	3b04      	subs	r3, #4
 8012148:	2a00      	cmp	r2, #0
 801214a:	d1ce      	bne.n	80120ea <quorem+0x9a>
 801214c:	3c01      	subs	r4, #1
 801214e:	e7c9      	b.n	80120e4 <quorem+0x94>
 8012150:	6812      	ldr	r2, [r2, #0]
 8012152:	3b04      	subs	r3, #4
 8012154:	2a00      	cmp	r2, #0
 8012156:	d1f0      	bne.n	801213a <quorem+0xea>
 8012158:	3c01      	subs	r4, #1
 801215a:	e7eb      	b.n	8012134 <quorem+0xe4>
 801215c:	2000      	movs	r0, #0
 801215e:	e7ee      	b.n	801213e <quorem+0xee>

08012160 <_dtoa_r>:
 8012160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012164:	ed2d 8b04 	vpush	{d8-d9}
 8012168:	69c5      	ldr	r5, [r0, #28]
 801216a:	b093      	sub	sp, #76	; 0x4c
 801216c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012170:	ec57 6b10 	vmov	r6, r7, d0
 8012174:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8012178:	9107      	str	r1, [sp, #28]
 801217a:	4604      	mov	r4, r0
 801217c:	920a      	str	r2, [sp, #40]	; 0x28
 801217e:	930d      	str	r3, [sp, #52]	; 0x34
 8012180:	b975      	cbnz	r5, 80121a0 <_dtoa_r+0x40>
 8012182:	2010      	movs	r0, #16
 8012184:	f000 fe2a 	bl	8012ddc <malloc>
 8012188:	4602      	mov	r2, r0
 801218a:	61e0      	str	r0, [r4, #28]
 801218c:	b920      	cbnz	r0, 8012198 <_dtoa_r+0x38>
 801218e:	4bae      	ldr	r3, [pc, #696]	; (8012448 <_dtoa_r+0x2e8>)
 8012190:	21ef      	movs	r1, #239	; 0xef
 8012192:	48ae      	ldr	r0, [pc, #696]	; (801244c <_dtoa_r+0x2ec>)
 8012194:	f001 fc82 	bl	8013a9c <__assert_func>
 8012198:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801219c:	6005      	str	r5, [r0, #0]
 801219e:	60c5      	str	r5, [r0, #12]
 80121a0:	69e3      	ldr	r3, [r4, #28]
 80121a2:	6819      	ldr	r1, [r3, #0]
 80121a4:	b151      	cbz	r1, 80121bc <_dtoa_r+0x5c>
 80121a6:	685a      	ldr	r2, [r3, #4]
 80121a8:	604a      	str	r2, [r1, #4]
 80121aa:	2301      	movs	r3, #1
 80121ac:	4093      	lsls	r3, r2
 80121ae:	608b      	str	r3, [r1, #8]
 80121b0:	4620      	mov	r0, r4
 80121b2:	f000 ff07 	bl	8012fc4 <_Bfree>
 80121b6:	69e3      	ldr	r3, [r4, #28]
 80121b8:	2200      	movs	r2, #0
 80121ba:	601a      	str	r2, [r3, #0]
 80121bc:	1e3b      	subs	r3, r7, #0
 80121be:	bfbb      	ittet	lt
 80121c0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80121c4:	9303      	strlt	r3, [sp, #12]
 80121c6:	2300      	movge	r3, #0
 80121c8:	2201      	movlt	r2, #1
 80121ca:	bfac      	ite	ge
 80121cc:	f8c8 3000 	strge.w	r3, [r8]
 80121d0:	f8c8 2000 	strlt.w	r2, [r8]
 80121d4:	4b9e      	ldr	r3, [pc, #632]	; (8012450 <_dtoa_r+0x2f0>)
 80121d6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80121da:	ea33 0308 	bics.w	r3, r3, r8
 80121de:	d11b      	bne.n	8012218 <_dtoa_r+0xb8>
 80121e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80121e2:	f242 730f 	movw	r3, #9999	; 0x270f
 80121e6:	6013      	str	r3, [r2, #0]
 80121e8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80121ec:	4333      	orrs	r3, r6
 80121ee:	f000 8593 	beq.w	8012d18 <_dtoa_r+0xbb8>
 80121f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80121f4:	b963      	cbnz	r3, 8012210 <_dtoa_r+0xb0>
 80121f6:	4b97      	ldr	r3, [pc, #604]	; (8012454 <_dtoa_r+0x2f4>)
 80121f8:	e027      	b.n	801224a <_dtoa_r+0xea>
 80121fa:	4b97      	ldr	r3, [pc, #604]	; (8012458 <_dtoa_r+0x2f8>)
 80121fc:	9300      	str	r3, [sp, #0]
 80121fe:	3308      	adds	r3, #8
 8012200:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012202:	6013      	str	r3, [r2, #0]
 8012204:	9800      	ldr	r0, [sp, #0]
 8012206:	b013      	add	sp, #76	; 0x4c
 8012208:	ecbd 8b04 	vpop	{d8-d9}
 801220c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012210:	4b90      	ldr	r3, [pc, #576]	; (8012454 <_dtoa_r+0x2f4>)
 8012212:	9300      	str	r3, [sp, #0]
 8012214:	3303      	adds	r3, #3
 8012216:	e7f3      	b.n	8012200 <_dtoa_r+0xa0>
 8012218:	ed9d 7b02 	vldr	d7, [sp, #8]
 801221c:	2200      	movs	r2, #0
 801221e:	ec51 0b17 	vmov	r0, r1, d7
 8012222:	eeb0 8a47 	vmov.f32	s16, s14
 8012226:	eef0 8a67 	vmov.f32	s17, s15
 801222a:	2300      	movs	r3, #0
 801222c:	f7ee fc6c 	bl	8000b08 <__aeabi_dcmpeq>
 8012230:	4681      	mov	r9, r0
 8012232:	b160      	cbz	r0, 801224e <_dtoa_r+0xee>
 8012234:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012236:	2301      	movs	r3, #1
 8012238:	6013      	str	r3, [r2, #0]
 801223a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801223c:	2b00      	cmp	r3, #0
 801223e:	f000 8568 	beq.w	8012d12 <_dtoa_r+0xbb2>
 8012242:	4b86      	ldr	r3, [pc, #536]	; (801245c <_dtoa_r+0x2fc>)
 8012244:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012246:	6013      	str	r3, [r2, #0]
 8012248:	3b01      	subs	r3, #1
 801224a:	9300      	str	r3, [sp, #0]
 801224c:	e7da      	b.n	8012204 <_dtoa_r+0xa4>
 801224e:	aa10      	add	r2, sp, #64	; 0x40
 8012250:	a911      	add	r1, sp, #68	; 0x44
 8012252:	4620      	mov	r0, r4
 8012254:	eeb0 0a48 	vmov.f32	s0, s16
 8012258:	eef0 0a68 	vmov.f32	s1, s17
 801225c:	f001 f994 	bl	8013588 <__d2b>
 8012260:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8012264:	4682      	mov	sl, r0
 8012266:	2d00      	cmp	r5, #0
 8012268:	d07f      	beq.n	801236a <_dtoa_r+0x20a>
 801226a:	ee18 3a90 	vmov	r3, s17
 801226e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012272:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8012276:	ec51 0b18 	vmov	r0, r1, d8
 801227a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801227e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8012282:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8012286:	4619      	mov	r1, r3
 8012288:	2200      	movs	r2, #0
 801228a:	4b75      	ldr	r3, [pc, #468]	; (8012460 <_dtoa_r+0x300>)
 801228c:	f7ee f81c 	bl	80002c8 <__aeabi_dsub>
 8012290:	a367      	add	r3, pc, #412	; (adr r3, 8012430 <_dtoa_r+0x2d0>)
 8012292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012296:	f7ee f9cf 	bl	8000638 <__aeabi_dmul>
 801229a:	a367      	add	r3, pc, #412	; (adr r3, 8012438 <_dtoa_r+0x2d8>)
 801229c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122a0:	f7ee f814 	bl	80002cc <__adddf3>
 80122a4:	4606      	mov	r6, r0
 80122a6:	4628      	mov	r0, r5
 80122a8:	460f      	mov	r7, r1
 80122aa:	f7ee f95b 	bl	8000564 <__aeabi_i2d>
 80122ae:	a364      	add	r3, pc, #400	; (adr r3, 8012440 <_dtoa_r+0x2e0>)
 80122b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122b4:	f7ee f9c0 	bl	8000638 <__aeabi_dmul>
 80122b8:	4602      	mov	r2, r0
 80122ba:	460b      	mov	r3, r1
 80122bc:	4630      	mov	r0, r6
 80122be:	4639      	mov	r1, r7
 80122c0:	f7ee f804 	bl	80002cc <__adddf3>
 80122c4:	4606      	mov	r6, r0
 80122c6:	460f      	mov	r7, r1
 80122c8:	f7ee fc66 	bl	8000b98 <__aeabi_d2iz>
 80122cc:	2200      	movs	r2, #0
 80122ce:	4683      	mov	fp, r0
 80122d0:	2300      	movs	r3, #0
 80122d2:	4630      	mov	r0, r6
 80122d4:	4639      	mov	r1, r7
 80122d6:	f7ee fc21 	bl	8000b1c <__aeabi_dcmplt>
 80122da:	b148      	cbz	r0, 80122f0 <_dtoa_r+0x190>
 80122dc:	4658      	mov	r0, fp
 80122de:	f7ee f941 	bl	8000564 <__aeabi_i2d>
 80122e2:	4632      	mov	r2, r6
 80122e4:	463b      	mov	r3, r7
 80122e6:	f7ee fc0f 	bl	8000b08 <__aeabi_dcmpeq>
 80122ea:	b908      	cbnz	r0, 80122f0 <_dtoa_r+0x190>
 80122ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 80122f0:	f1bb 0f16 	cmp.w	fp, #22
 80122f4:	d857      	bhi.n	80123a6 <_dtoa_r+0x246>
 80122f6:	4b5b      	ldr	r3, [pc, #364]	; (8012464 <_dtoa_r+0x304>)
 80122f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80122fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012300:	ec51 0b18 	vmov	r0, r1, d8
 8012304:	f7ee fc0a 	bl	8000b1c <__aeabi_dcmplt>
 8012308:	2800      	cmp	r0, #0
 801230a:	d04e      	beq.n	80123aa <_dtoa_r+0x24a>
 801230c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012310:	2300      	movs	r3, #0
 8012312:	930c      	str	r3, [sp, #48]	; 0x30
 8012314:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012316:	1b5b      	subs	r3, r3, r5
 8012318:	1e5a      	subs	r2, r3, #1
 801231a:	bf45      	ittet	mi
 801231c:	f1c3 0301 	rsbmi	r3, r3, #1
 8012320:	9305      	strmi	r3, [sp, #20]
 8012322:	2300      	movpl	r3, #0
 8012324:	2300      	movmi	r3, #0
 8012326:	9206      	str	r2, [sp, #24]
 8012328:	bf54      	ite	pl
 801232a:	9305      	strpl	r3, [sp, #20]
 801232c:	9306      	strmi	r3, [sp, #24]
 801232e:	f1bb 0f00 	cmp.w	fp, #0
 8012332:	db3c      	blt.n	80123ae <_dtoa_r+0x24e>
 8012334:	9b06      	ldr	r3, [sp, #24]
 8012336:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 801233a:	445b      	add	r3, fp
 801233c:	9306      	str	r3, [sp, #24]
 801233e:	2300      	movs	r3, #0
 8012340:	9308      	str	r3, [sp, #32]
 8012342:	9b07      	ldr	r3, [sp, #28]
 8012344:	2b09      	cmp	r3, #9
 8012346:	d868      	bhi.n	801241a <_dtoa_r+0x2ba>
 8012348:	2b05      	cmp	r3, #5
 801234a:	bfc4      	itt	gt
 801234c:	3b04      	subgt	r3, #4
 801234e:	9307      	strgt	r3, [sp, #28]
 8012350:	9b07      	ldr	r3, [sp, #28]
 8012352:	f1a3 0302 	sub.w	r3, r3, #2
 8012356:	bfcc      	ite	gt
 8012358:	2500      	movgt	r5, #0
 801235a:	2501      	movle	r5, #1
 801235c:	2b03      	cmp	r3, #3
 801235e:	f200 8085 	bhi.w	801246c <_dtoa_r+0x30c>
 8012362:	e8df f003 	tbb	[pc, r3]
 8012366:	3b2e      	.short	0x3b2e
 8012368:	5839      	.short	0x5839
 801236a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 801236e:	441d      	add	r5, r3
 8012370:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8012374:	2b20      	cmp	r3, #32
 8012376:	bfc1      	itttt	gt
 8012378:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801237c:	fa08 f803 	lslgt.w	r8, r8, r3
 8012380:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8012384:	fa26 f303 	lsrgt.w	r3, r6, r3
 8012388:	bfd6      	itet	le
 801238a:	f1c3 0320 	rsble	r3, r3, #32
 801238e:	ea48 0003 	orrgt.w	r0, r8, r3
 8012392:	fa06 f003 	lslle.w	r0, r6, r3
 8012396:	f7ee f8d5 	bl	8000544 <__aeabi_ui2d>
 801239a:	2201      	movs	r2, #1
 801239c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80123a0:	3d01      	subs	r5, #1
 80123a2:	920e      	str	r2, [sp, #56]	; 0x38
 80123a4:	e76f      	b.n	8012286 <_dtoa_r+0x126>
 80123a6:	2301      	movs	r3, #1
 80123a8:	e7b3      	b.n	8012312 <_dtoa_r+0x1b2>
 80123aa:	900c      	str	r0, [sp, #48]	; 0x30
 80123ac:	e7b2      	b.n	8012314 <_dtoa_r+0x1b4>
 80123ae:	9b05      	ldr	r3, [sp, #20]
 80123b0:	eba3 030b 	sub.w	r3, r3, fp
 80123b4:	9305      	str	r3, [sp, #20]
 80123b6:	f1cb 0300 	rsb	r3, fp, #0
 80123ba:	9308      	str	r3, [sp, #32]
 80123bc:	2300      	movs	r3, #0
 80123be:	930b      	str	r3, [sp, #44]	; 0x2c
 80123c0:	e7bf      	b.n	8012342 <_dtoa_r+0x1e2>
 80123c2:	2300      	movs	r3, #0
 80123c4:	9309      	str	r3, [sp, #36]	; 0x24
 80123c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	dc52      	bgt.n	8012472 <_dtoa_r+0x312>
 80123cc:	2301      	movs	r3, #1
 80123ce:	9301      	str	r3, [sp, #4]
 80123d0:	9304      	str	r3, [sp, #16]
 80123d2:	461a      	mov	r2, r3
 80123d4:	920a      	str	r2, [sp, #40]	; 0x28
 80123d6:	e00b      	b.n	80123f0 <_dtoa_r+0x290>
 80123d8:	2301      	movs	r3, #1
 80123da:	e7f3      	b.n	80123c4 <_dtoa_r+0x264>
 80123dc:	2300      	movs	r3, #0
 80123de:	9309      	str	r3, [sp, #36]	; 0x24
 80123e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80123e2:	445b      	add	r3, fp
 80123e4:	9301      	str	r3, [sp, #4]
 80123e6:	3301      	adds	r3, #1
 80123e8:	2b01      	cmp	r3, #1
 80123ea:	9304      	str	r3, [sp, #16]
 80123ec:	bfb8      	it	lt
 80123ee:	2301      	movlt	r3, #1
 80123f0:	69e0      	ldr	r0, [r4, #28]
 80123f2:	2100      	movs	r1, #0
 80123f4:	2204      	movs	r2, #4
 80123f6:	f102 0614 	add.w	r6, r2, #20
 80123fa:	429e      	cmp	r6, r3
 80123fc:	d93d      	bls.n	801247a <_dtoa_r+0x31a>
 80123fe:	6041      	str	r1, [r0, #4]
 8012400:	4620      	mov	r0, r4
 8012402:	f000 fd9f 	bl	8012f44 <_Balloc>
 8012406:	9000      	str	r0, [sp, #0]
 8012408:	2800      	cmp	r0, #0
 801240a:	d139      	bne.n	8012480 <_dtoa_r+0x320>
 801240c:	4b16      	ldr	r3, [pc, #88]	; (8012468 <_dtoa_r+0x308>)
 801240e:	4602      	mov	r2, r0
 8012410:	f240 11af 	movw	r1, #431	; 0x1af
 8012414:	e6bd      	b.n	8012192 <_dtoa_r+0x32>
 8012416:	2301      	movs	r3, #1
 8012418:	e7e1      	b.n	80123de <_dtoa_r+0x27e>
 801241a:	2501      	movs	r5, #1
 801241c:	2300      	movs	r3, #0
 801241e:	9307      	str	r3, [sp, #28]
 8012420:	9509      	str	r5, [sp, #36]	; 0x24
 8012422:	f04f 33ff 	mov.w	r3, #4294967295
 8012426:	9301      	str	r3, [sp, #4]
 8012428:	9304      	str	r3, [sp, #16]
 801242a:	2200      	movs	r2, #0
 801242c:	2312      	movs	r3, #18
 801242e:	e7d1      	b.n	80123d4 <_dtoa_r+0x274>
 8012430:	636f4361 	.word	0x636f4361
 8012434:	3fd287a7 	.word	0x3fd287a7
 8012438:	8b60c8b3 	.word	0x8b60c8b3
 801243c:	3fc68a28 	.word	0x3fc68a28
 8012440:	509f79fb 	.word	0x509f79fb
 8012444:	3fd34413 	.word	0x3fd34413
 8012448:	080162a1 	.word	0x080162a1
 801244c:	080162b8 	.word	0x080162b8
 8012450:	7ff00000 	.word	0x7ff00000
 8012454:	0801629d 	.word	0x0801629d
 8012458:	08016294 	.word	0x08016294
 801245c:	08016271 	.word	0x08016271
 8012460:	3ff80000 	.word	0x3ff80000
 8012464:	080163a8 	.word	0x080163a8
 8012468:	08016310 	.word	0x08016310
 801246c:	2301      	movs	r3, #1
 801246e:	9309      	str	r3, [sp, #36]	; 0x24
 8012470:	e7d7      	b.n	8012422 <_dtoa_r+0x2c2>
 8012472:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012474:	9301      	str	r3, [sp, #4]
 8012476:	9304      	str	r3, [sp, #16]
 8012478:	e7ba      	b.n	80123f0 <_dtoa_r+0x290>
 801247a:	3101      	adds	r1, #1
 801247c:	0052      	lsls	r2, r2, #1
 801247e:	e7ba      	b.n	80123f6 <_dtoa_r+0x296>
 8012480:	69e3      	ldr	r3, [r4, #28]
 8012482:	9a00      	ldr	r2, [sp, #0]
 8012484:	601a      	str	r2, [r3, #0]
 8012486:	9b04      	ldr	r3, [sp, #16]
 8012488:	2b0e      	cmp	r3, #14
 801248a:	f200 80a8 	bhi.w	80125de <_dtoa_r+0x47e>
 801248e:	2d00      	cmp	r5, #0
 8012490:	f000 80a5 	beq.w	80125de <_dtoa_r+0x47e>
 8012494:	f1bb 0f00 	cmp.w	fp, #0
 8012498:	dd38      	ble.n	801250c <_dtoa_r+0x3ac>
 801249a:	4bc0      	ldr	r3, [pc, #768]	; (801279c <_dtoa_r+0x63c>)
 801249c:	f00b 020f 	and.w	r2, fp, #15
 80124a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80124a4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80124a8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80124ac:	ea4f 182b 	mov.w	r8, fp, asr #4
 80124b0:	d019      	beq.n	80124e6 <_dtoa_r+0x386>
 80124b2:	4bbb      	ldr	r3, [pc, #748]	; (80127a0 <_dtoa_r+0x640>)
 80124b4:	ec51 0b18 	vmov	r0, r1, d8
 80124b8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80124bc:	f7ee f9e6 	bl	800088c <__aeabi_ddiv>
 80124c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80124c4:	f008 080f 	and.w	r8, r8, #15
 80124c8:	2503      	movs	r5, #3
 80124ca:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80127a0 <_dtoa_r+0x640>
 80124ce:	f1b8 0f00 	cmp.w	r8, #0
 80124d2:	d10a      	bne.n	80124ea <_dtoa_r+0x38a>
 80124d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80124d8:	4632      	mov	r2, r6
 80124da:	463b      	mov	r3, r7
 80124dc:	f7ee f9d6 	bl	800088c <__aeabi_ddiv>
 80124e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80124e4:	e02b      	b.n	801253e <_dtoa_r+0x3de>
 80124e6:	2502      	movs	r5, #2
 80124e8:	e7ef      	b.n	80124ca <_dtoa_r+0x36a>
 80124ea:	f018 0f01 	tst.w	r8, #1
 80124ee:	d008      	beq.n	8012502 <_dtoa_r+0x3a2>
 80124f0:	4630      	mov	r0, r6
 80124f2:	4639      	mov	r1, r7
 80124f4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80124f8:	f7ee f89e 	bl	8000638 <__aeabi_dmul>
 80124fc:	3501      	adds	r5, #1
 80124fe:	4606      	mov	r6, r0
 8012500:	460f      	mov	r7, r1
 8012502:	ea4f 0868 	mov.w	r8, r8, asr #1
 8012506:	f109 0908 	add.w	r9, r9, #8
 801250a:	e7e0      	b.n	80124ce <_dtoa_r+0x36e>
 801250c:	f000 809f 	beq.w	801264e <_dtoa_r+0x4ee>
 8012510:	f1cb 0600 	rsb	r6, fp, #0
 8012514:	4ba1      	ldr	r3, [pc, #644]	; (801279c <_dtoa_r+0x63c>)
 8012516:	4fa2      	ldr	r7, [pc, #648]	; (80127a0 <_dtoa_r+0x640>)
 8012518:	f006 020f 	and.w	r2, r6, #15
 801251c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012524:	ec51 0b18 	vmov	r0, r1, d8
 8012528:	f7ee f886 	bl	8000638 <__aeabi_dmul>
 801252c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012530:	1136      	asrs	r6, r6, #4
 8012532:	2300      	movs	r3, #0
 8012534:	2502      	movs	r5, #2
 8012536:	2e00      	cmp	r6, #0
 8012538:	d17e      	bne.n	8012638 <_dtoa_r+0x4d8>
 801253a:	2b00      	cmp	r3, #0
 801253c:	d1d0      	bne.n	80124e0 <_dtoa_r+0x380>
 801253e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012540:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8012544:	2b00      	cmp	r3, #0
 8012546:	f000 8084 	beq.w	8012652 <_dtoa_r+0x4f2>
 801254a:	4b96      	ldr	r3, [pc, #600]	; (80127a4 <_dtoa_r+0x644>)
 801254c:	2200      	movs	r2, #0
 801254e:	4640      	mov	r0, r8
 8012550:	4649      	mov	r1, r9
 8012552:	f7ee fae3 	bl	8000b1c <__aeabi_dcmplt>
 8012556:	2800      	cmp	r0, #0
 8012558:	d07b      	beq.n	8012652 <_dtoa_r+0x4f2>
 801255a:	9b04      	ldr	r3, [sp, #16]
 801255c:	2b00      	cmp	r3, #0
 801255e:	d078      	beq.n	8012652 <_dtoa_r+0x4f2>
 8012560:	9b01      	ldr	r3, [sp, #4]
 8012562:	2b00      	cmp	r3, #0
 8012564:	dd39      	ble.n	80125da <_dtoa_r+0x47a>
 8012566:	4b90      	ldr	r3, [pc, #576]	; (80127a8 <_dtoa_r+0x648>)
 8012568:	2200      	movs	r2, #0
 801256a:	4640      	mov	r0, r8
 801256c:	4649      	mov	r1, r9
 801256e:	f7ee f863 	bl	8000638 <__aeabi_dmul>
 8012572:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012576:	9e01      	ldr	r6, [sp, #4]
 8012578:	f10b 37ff 	add.w	r7, fp, #4294967295
 801257c:	3501      	adds	r5, #1
 801257e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8012582:	4628      	mov	r0, r5
 8012584:	f7ed ffee 	bl	8000564 <__aeabi_i2d>
 8012588:	4642      	mov	r2, r8
 801258a:	464b      	mov	r3, r9
 801258c:	f7ee f854 	bl	8000638 <__aeabi_dmul>
 8012590:	4b86      	ldr	r3, [pc, #536]	; (80127ac <_dtoa_r+0x64c>)
 8012592:	2200      	movs	r2, #0
 8012594:	f7ed fe9a 	bl	80002cc <__adddf3>
 8012598:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 801259c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80125a0:	9303      	str	r3, [sp, #12]
 80125a2:	2e00      	cmp	r6, #0
 80125a4:	d158      	bne.n	8012658 <_dtoa_r+0x4f8>
 80125a6:	4b82      	ldr	r3, [pc, #520]	; (80127b0 <_dtoa_r+0x650>)
 80125a8:	2200      	movs	r2, #0
 80125aa:	4640      	mov	r0, r8
 80125ac:	4649      	mov	r1, r9
 80125ae:	f7ed fe8b 	bl	80002c8 <__aeabi_dsub>
 80125b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80125b6:	4680      	mov	r8, r0
 80125b8:	4689      	mov	r9, r1
 80125ba:	f7ee facd 	bl	8000b58 <__aeabi_dcmpgt>
 80125be:	2800      	cmp	r0, #0
 80125c0:	f040 8296 	bne.w	8012af0 <_dtoa_r+0x990>
 80125c4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80125c8:	4640      	mov	r0, r8
 80125ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80125ce:	4649      	mov	r1, r9
 80125d0:	f7ee faa4 	bl	8000b1c <__aeabi_dcmplt>
 80125d4:	2800      	cmp	r0, #0
 80125d6:	f040 8289 	bne.w	8012aec <_dtoa_r+0x98c>
 80125da:	ed8d 8b02 	vstr	d8, [sp, #8]
 80125de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80125e0:	2b00      	cmp	r3, #0
 80125e2:	f2c0 814e 	blt.w	8012882 <_dtoa_r+0x722>
 80125e6:	f1bb 0f0e 	cmp.w	fp, #14
 80125ea:	f300 814a 	bgt.w	8012882 <_dtoa_r+0x722>
 80125ee:	4b6b      	ldr	r3, [pc, #428]	; (801279c <_dtoa_r+0x63c>)
 80125f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80125f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80125f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	f280 80dc 	bge.w	80127b8 <_dtoa_r+0x658>
 8012600:	9b04      	ldr	r3, [sp, #16]
 8012602:	2b00      	cmp	r3, #0
 8012604:	f300 80d8 	bgt.w	80127b8 <_dtoa_r+0x658>
 8012608:	f040 826f 	bne.w	8012aea <_dtoa_r+0x98a>
 801260c:	4b68      	ldr	r3, [pc, #416]	; (80127b0 <_dtoa_r+0x650>)
 801260e:	2200      	movs	r2, #0
 8012610:	4640      	mov	r0, r8
 8012612:	4649      	mov	r1, r9
 8012614:	f7ee f810 	bl	8000638 <__aeabi_dmul>
 8012618:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801261c:	f7ee fa92 	bl	8000b44 <__aeabi_dcmpge>
 8012620:	9e04      	ldr	r6, [sp, #16]
 8012622:	4637      	mov	r7, r6
 8012624:	2800      	cmp	r0, #0
 8012626:	f040 8245 	bne.w	8012ab4 <_dtoa_r+0x954>
 801262a:	9d00      	ldr	r5, [sp, #0]
 801262c:	2331      	movs	r3, #49	; 0x31
 801262e:	f805 3b01 	strb.w	r3, [r5], #1
 8012632:	f10b 0b01 	add.w	fp, fp, #1
 8012636:	e241      	b.n	8012abc <_dtoa_r+0x95c>
 8012638:	07f2      	lsls	r2, r6, #31
 801263a:	d505      	bpl.n	8012648 <_dtoa_r+0x4e8>
 801263c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012640:	f7ed fffa 	bl	8000638 <__aeabi_dmul>
 8012644:	3501      	adds	r5, #1
 8012646:	2301      	movs	r3, #1
 8012648:	1076      	asrs	r6, r6, #1
 801264a:	3708      	adds	r7, #8
 801264c:	e773      	b.n	8012536 <_dtoa_r+0x3d6>
 801264e:	2502      	movs	r5, #2
 8012650:	e775      	b.n	801253e <_dtoa_r+0x3de>
 8012652:	9e04      	ldr	r6, [sp, #16]
 8012654:	465f      	mov	r7, fp
 8012656:	e792      	b.n	801257e <_dtoa_r+0x41e>
 8012658:	9900      	ldr	r1, [sp, #0]
 801265a:	4b50      	ldr	r3, [pc, #320]	; (801279c <_dtoa_r+0x63c>)
 801265c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012660:	4431      	add	r1, r6
 8012662:	9102      	str	r1, [sp, #8]
 8012664:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012666:	eeb0 9a47 	vmov.f32	s18, s14
 801266a:	eef0 9a67 	vmov.f32	s19, s15
 801266e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8012672:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012676:	2900      	cmp	r1, #0
 8012678:	d044      	beq.n	8012704 <_dtoa_r+0x5a4>
 801267a:	494e      	ldr	r1, [pc, #312]	; (80127b4 <_dtoa_r+0x654>)
 801267c:	2000      	movs	r0, #0
 801267e:	f7ee f905 	bl	800088c <__aeabi_ddiv>
 8012682:	ec53 2b19 	vmov	r2, r3, d9
 8012686:	f7ed fe1f 	bl	80002c8 <__aeabi_dsub>
 801268a:	9d00      	ldr	r5, [sp, #0]
 801268c:	ec41 0b19 	vmov	d9, r0, r1
 8012690:	4649      	mov	r1, r9
 8012692:	4640      	mov	r0, r8
 8012694:	f7ee fa80 	bl	8000b98 <__aeabi_d2iz>
 8012698:	4606      	mov	r6, r0
 801269a:	f7ed ff63 	bl	8000564 <__aeabi_i2d>
 801269e:	4602      	mov	r2, r0
 80126a0:	460b      	mov	r3, r1
 80126a2:	4640      	mov	r0, r8
 80126a4:	4649      	mov	r1, r9
 80126a6:	f7ed fe0f 	bl	80002c8 <__aeabi_dsub>
 80126aa:	3630      	adds	r6, #48	; 0x30
 80126ac:	f805 6b01 	strb.w	r6, [r5], #1
 80126b0:	ec53 2b19 	vmov	r2, r3, d9
 80126b4:	4680      	mov	r8, r0
 80126b6:	4689      	mov	r9, r1
 80126b8:	f7ee fa30 	bl	8000b1c <__aeabi_dcmplt>
 80126bc:	2800      	cmp	r0, #0
 80126be:	d164      	bne.n	801278a <_dtoa_r+0x62a>
 80126c0:	4642      	mov	r2, r8
 80126c2:	464b      	mov	r3, r9
 80126c4:	4937      	ldr	r1, [pc, #220]	; (80127a4 <_dtoa_r+0x644>)
 80126c6:	2000      	movs	r0, #0
 80126c8:	f7ed fdfe 	bl	80002c8 <__aeabi_dsub>
 80126cc:	ec53 2b19 	vmov	r2, r3, d9
 80126d0:	f7ee fa24 	bl	8000b1c <__aeabi_dcmplt>
 80126d4:	2800      	cmp	r0, #0
 80126d6:	f040 80b6 	bne.w	8012846 <_dtoa_r+0x6e6>
 80126da:	9b02      	ldr	r3, [sp, #8]
 80126dc:	429d      	cmp	r5, r3
 80126de:	f43f af7c 	beq.w	80125da <_dtoa_r+0x47a>
 80126e2:	4b31      	ldr	r3, [pc, #196]	; (80127a8 <_dtoa_r+0x648>)
 80126e4:	ec51 0b19 	vmov	r0, r1, d9
 80126e8:	2200      	movs	r2, #0
 80126ea:	f7ed ffa5 	bl	8000638 <__aeabi_dmul>
 80126ee:	4b2e      	ldr	r3, [pc, #184]	; (80127a8 <_dtoa_r+0x648>)
 80126f0:	ec41 0b19 	vmov	d9, r0, r1
 80126f4:	2200      	movs	r2, #0
 80126f6:	4640      	mov	r0, r8
 80126f8:	4649      	mov	r1, r9
 80126fa:	f7ed ff9d 	bl	8000638 <__aeabi_dmul>
 80126fe:	4680      	mov	r8, r0
 8012700:	4689      	mov	r9, r1
 8012702:	e7c5      	b.n	8012690 <_dtoa_r+0x530>
 8012704:	ec51 0b17 	vmov	r0, r1, d7
 8012708:	f7ed ff96 	bl	8000638 <__aeabi_dmul>
 801270c:	9b02      	ldr	r3, [sp, #8]
 801270e:	9d00      	ldr	r5, [sp, #0]
 8012710:	930f      	str	r3, [sp, #60]	; 0x3c
 8012712:	ec41 0b19 	vmov	d9, r0, r1
 8012716:	4649      	mov	r1, r9
 8012718:	4640      	mov	r0, r8
 801271a:	f7ee fa3d 	bl	8000b98 <__aeabi_d2iz>
 801271e:	4606      	mov	r6, r0
 8012720:	f7ed ff20 	bl	8000564 <__aeabi_i2d>
 8012724:	3630      	adds	r6, #48	; 0x30
 8012726:	4602      	mov	r2, r0
 8012728:	460b      	mov	r3, r1
 801272a:	4640      	mov	r0, r8
 801272c:	4649      	mov	r1, r9
 801272e:	f7ed fdcb 	bl	80002c8 <__aeabi_dsub>
 8012732:	f805 6b01 	strb.w	r6, [r5], #1
 8012736:	9b02      	ldr	r3, [sp, #8]
 8012738:	429d      	cmp	r5, r3
 801273a:	4680      	mov	r8, r0
 801273c:	4689      	mov	r9, r1
 801273e:	f04f 0200 	mov.w	r2, #0
 8012742:	d124      	bne.n	801278e <_dtoa_r+0x62e>
 8012744:	4b1b      	ldr	r3, [pc, #108]	; (80127b4 <_dtoa_r+0x654>)
 8012746:	ec51 0b19 	vmov	r0, r1, d9
 801274a:	f7ed fdbf 	bl	80002cc <__adddf3>
 801274e:	4602      	mov	r2, r0
 8012750:	460b      	mov	r3, r1
 8012752:	4640      	mov	r0, r8
 8012754:	4649      	mov	r1, r9
 8012756:	f7ee f9ff 	bl	8000b58 <__aeabi_dcmpgt>
 801275a:	2800      	cmp	r0, #0
 801275c:	d173      	bne.n	8012846 <_dtoa_r+0x6e6>
 801275e:	ec53 2b19 	vmov	r2, r3, d9
 8012762:	4914      	ldr	r1, [pc, #80]	; (80127b4 <_dtoa_r+0x654>)
 8012764:	2000      	movs	r0, #0
 8012766:	f7ed fdaf 	bl	80002c8 <__aeabi_dsub>
 801276a:	4602      	mov	r2, r0
 801276c:	460b      	mov	r3, r1
 801276e:	4640      	mov	r0, r8
 8012770:	4649      	mov	r1, r9
 8012772:	f7ee f9d3 	bl	8000b1c <__aeabi_dcmplt>
 8012776:	2800      	cmp	r0, #0
 8012778:	f43f af2f 	beq.w	80125da <_dtoa_r+0x47a>
 801277c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801277e:	1e6b      	subs	r3, r5, #1
 8012780:	930f      	str	r3, [sp, #60]	; 0x3c
 8012782:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012786:	2b30      	cmp	r3, #48	; 0x30
 8012788:	d0f8      	beq.n	801277c <_dtoa_r+0x61c>
 801278a:	46bb      	mov	fp, r7
 801278c:	e04a      	b.n	8012824 <_dtoa_r+0x6c4>
 801278e:	4b06      	ldr	r3, [pc, #24]	; (80127a8 <_dtoa_r+0x648>)
 8012790:	f7ed ff52 	bl	8000638 <__aeabi_dmul>
 8012794:	4680      	mov	r8, r0
 8012796:	4689      	mov	r9, r1
 8012798:	e7bd      	b.n	8012716 <_dtoa_r+0x5b6>
 801279a:	bf00      	nop
 801279c:	080163a8 	.word	0x080163a8
 80127a0:	08016380 	.word	0x08016380
 80127a4:	3ff00000 	.word	0x3ff00000
 80127a8:	40240000 	.word	0x40240000
 80127ac:	401c0000 	.word	0x401c0000
 80127b0:	40140000 	.word	0x40140000
 80127b4:	3fe00000 	.word	0x3fe00000
 80127b8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80127bc:	9d00      	ldr	r5, [sp, #0]
 80127be:	4642      	mov	r2, r8
 80127c0:	464b      	mov	r3, r9
 80127c2:	4630      	mov	r0, r6
 80127c4:	4639      	mov	r1, r7
 80127c6:	f7ee f861 	bl	800088c <__aeabi_ddiv>
 80127ca:	f7ee f9e5 	bl	8000b98 <__aeabi_d2iz>
 80127ce:	9001      	str	r0, [sp, #4]
 80127d0:	f7ed fec8 	bl	8000564 <__aeabi_i2d>
 80127d4:	4642      	mov	r2, r8
 80127d6:	464b      	mov	r3, r9
 80127d8:	f7ed ff2e 	bl	8000638 <__aeabi_dmul>
 80127dc:	4602      	mov	r2, r0
 80127de:	460b      	mov	r3, r1
 80127e0:	4630      	mov	r0, r6
 80127e2:	4639      	mov	r1, r7
 80127e4:	f7ed fd70 	bl	80002c8 <__aeabi_dsub>
 80127e8:	9e01      	ldr	r6, [sp, #4]
 80127ea:	9f04      	ldr	r7, [sp, #16]
 80127ec:	3630      	adds	r6, #48	; 0x30
 80127ee:	f805 6b01 	strb.w	r6, [r5], #1
 80127f2:	9e00      	ldr	r6, [sp, #0]
 80127f4:	1bae      	subs	r6, r5, r6
 80127f6:	42b7      	cmp	r7, r6
 80127f8:	4602      	mov	r2, r0
 80127fa:	460b      	mov	r3, r1
 80127fc:	d134      	bne.n	8012868 <_dtoa_r+0x708>
 80127fe:	f7ed fd65 	bl	80002cc <__adddf3>
 8012802:	4642      	mov	r2, r8
 8012804:	464b      	mov	r3, r9
 8012806:	4606      	mov	r6, r0
 8012808:	460f      	mov	r7, r1
 801280a:	f7ee f9a5 	bl	8000b58 <__aeabi_dcmpgt>
 801280e:	b9c8      	cbnz	r0, 8012844 <_dtoa_r+0x6e4>
 8012810:	4642      	mov	r2, r8
 8012812:	464b      	mov	r3, r9
 8012814:	4630      	mov	r0, r6
 8012816:	4639      	mov	r1, r7
 8012818:	f7ee f976 	bl	8000b08 <__aeabi_dcmpeq>
 801281c:	b110      	cbz	r0, 8012824 <_dtoa_r+0x6c4>
 801281e:	9b01      	ldr	r3, [sp, #4]
 8012820:	07db      	lsls	r3, r3, #31
 8012822:	d40f      	bmi.n	8012844 <_dtoa_r+0x6e4>
 8012824:	4651      	mov	r1, sl
 8012826:	4620      	mov	r0, r4
 8012828:	f000 fbcc 	bl	8012fc4 <_Bfree>
 801282c:	2300      	movs	r3, #0
 801282e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012830:	702b      	strb	r3, [r5, #0]
 8012832:	f10b 0301 	add.w	r3, fp, #1
 8012836:	6013      	str	r3, [r2, #0]
 8012838:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801283a:	2b00      	cmp	r3, #0
 801283c:	f43f ace2 	beq.w	8012204 <_dtoa_r+0xa4>
 8012840:	601d      	str	r5, [r3, #0]
 8012842:	e4df      	b.n	8012204 <_dtoa_r+0xa4>
 8012844:	465f      	mov	r7, fp
 8012846:	462b      	mov	r3, r5
 8012848:	461d      	mov	r5, r3
 801284a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801284e:	2a39      	cmp	r2, #57	; 0x39
 8012850:	d106      	bne.n	8012860 <_dtoa_r+0x700>
 8012852:	9a00      	ldr	r2, [sp, #0]
 8012854:	429a      	cmp	r2, r3
 8012856:	d1f7      	bne.n	8012848 <_dtoa_r+0x6e8>
 8012858:	9900      	ldr	r1, [sp, #0]
 801285a:	2230      	movs	r2, #48	; 0x30
 801285c:	3701      	adds	r7, #1
 801285e:	700a      	strb	r2, [r1, #0]
 8012860:	781a      	ldrb	r2, [r3, #0]
 8012862:	3201      	adds	r2, #1
 8012864:	701a      	strb	r2, [r3, #0]
 8012866:	e790      	b.n	801278a <_dtoa_r+0x62a>
 8012868:	4ba3      	ldr	r3, [pc, #652]	; (8012af8 <_dtoa_r+0x998>)
 801286a:	2200      	movs	r2, #0
 801286c:	f7ed fee4 	bl	8000638 <__aeabi_dmul>
 8012870:	2200      	movs	r2, #0
 8012872:	2300      	movs	r3, #0
 8012874:	4606      	mov	r6, r0
 8012876:	460f      	mov	r7, r1
 8012878:	f7ee f946 	bl	8000b08 <__aeabi_dcmpeq>
 801287c:	2800      	cmp	r0, #0
 801287e:	d09e      	beq.n	80127be <_dtoa_r+0x65e>
 8012880:	e7d0      	b.n	8012824 <_dtoa_r+0x6c4>
 8012882:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012884:	2a00      	cmp	r2, #0
 8012886:	f000 80ca 	beq.w	8012a1e <_dtoa_r+0x8be>
 801288a:	9a07      	ldr	r2, [sp, #28]
 801288c:	2a01      	cmp	r2, #1
 801288e:	f300 80ad 	bgt.w	80129ec <_dtoa_r+0x88c>
 8012892:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012894:	2a00      	cmp	r2, #0
 8012896:	f000 80a5 	beq.w	80129e4 <_dtoa_r+0x884>
 801289a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801289e:	9e08      	ldr	r6, [sp, #32]
 80128a0:	9d05      	ldr	r5, [sp, #20]
 80128a2:	9a05      	ldr	r2, [sp, #20]
 80128a4:	441a      	add	r2, r3
 80128a6:	9205      	str	r2, [sp, #20]
 80128a8:	9a06      	ldr	r2, [sp, #24]
 80128aa:	2101      	movs	r1, #1
 80128ac:	441a      	add	r2, r3
 80128ae:	4620      	mov	r0, r4
 80128b0:	9206      	str	r2, [sp, #24]
 80128b2:	f000 fc3d 	bl	8013130 <__i2b>
 80128b6:	4607      	mov	r7, r0
 80128b8:	b165      	cbz	r5, 80128d4 <_dtoa_r+0x774>
 80128ba:	9b06      	ldr	r3, [sp, #24]
 80128bc:	2b00      	cmp	r3, #0
 80128be:	dd09      	ble.n	80128d4 <_dtoa_r+0x774>
 80128c0:	42ab      	cmp	r3, r5
 80128c2:	9a05      	ldr	r2, [sp, #20]
 80128c4:	bfa8      	it	ge
 80128c6:	462b      	movge	r3, r5
 80128c8:	1ad2      	subs	r2, r2, r3
 80128ca:	9205      	str	r2, [sp, #20]
 80128cc:	9a06      	ldr	r2, [sp, #24]
 80128ce:	1aed      	subs	r5, r5, r3
 80128d0:	1ad3      	subs	r3, r2, r3
 80128d2:	9306      	str	r3, [sp, #24]
 80128d4:	9b08      	ldr	r3, [sp, #32]
 80128d6:	b1f3      	cbz	r3, 8012916 <_dtoa_r+0x7b6>
 80128d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80128da:	2b00      	cmp	r3, #0
 80128dc:	f000 80a3 	beq.w	8012a26 <_dtoa_r+0x8c6>
 80128e0:	2e00      	cmp	r6, #0
 80128e2:	dd10      	ble.n	8012906 <_dtoa_r+0x7a6>
 80128e4:	4639      	mov	r1, r7
 80128e6:	4632      	mov	r2, r6
 80128e8:	4620      	mov	r0, r4
 80128ea:	f000 fce1 	bl	80132b0 <__pow5mult>
 80128ee:	4652      	mov	r2, sl
 80128f0:	4601      	mov	r1, r0
 80128f2:	4607      	mov	r7, r0
 80128f4:	4620      	mov	r0, r4
 80128f6:	f000 fc31 	bl	801315c <__multiply>
 80128fa:	4651      	mov	r1, sl
 80128fc:	4680      	mov	r8, r0
 80128fe:	4620      	mov	r0, r4
 8012900:	f000 fb60 	bl	8012fc4 <_Bfree>
 8012904:	46c2      	mov	sl, r8
 8012906:	9b08      	ldr	r3, [sp, #32]
 8012908:	1b9a      	subs	r2, r3, r6
 801290a:	d004      	beq.n	8012916 <_dtoa_r+0x7b6>
 801290c:	4651      	mov	r1, sl
 801290e:	4620      	mov	r0, r4
 8012910:	f000 fcce 	bl	80132b0 <__pow5mult>
 8012914:	4682      	mov	sl, r0
 8012916:	2101      	movs	r1, #1
 8012918:	4620      	mov	r0, r4
 801291a:	f000 fc09 	bl	8013130 <__i2b>
 801291e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012920:	2b00      	cmp	r3, #0
 8012922:	4606      	mov	r6, r0
 8012924:	f340 8081 	ble.w	8012a2a <_dtoa_r+0x8ca>
 8012928:	461a      	mov	r2, r3
 801292a:	4601      	mov	r1, r0
 801292c:	4620      	mov	r0, r4
 801292e:	f000 fcbf 	bl	80132b0 <__pow5mult>
 8012932:	9b07      	ldr	r3, [sp, #28]
 8012934:	2b01      	cmp	r3, #1
 8012936:	4606      	mov	r6, r0
 8012938:	dd7a      	ble.n	8012a30 <_dtoa_r+0x8d0>
 801293a:	f04f 0800 	mov.w	r8, #0
 801293e:	6933      	ldr	r3, [r6, #16]
 8012940:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012944:	6918      	ldr	r0, [r3, #16]
 8012946:	f000 fba5 	bl	8013094 <__hi0bits>
 801294a:	f1c0 0020 	rsb	r0, r0, #32
 801294e:	9b06      	ldr	r3, [sp, #24]
 8012950:	4418      	add	r0, r3
 8012952:	f010 001f 	ands.w	r0, r0, #31
 8012956:	f000 8094 	beq.w	8012a82 <_dtoa_r+0x922>
 801295a:	f1c0 0320 	rsb	r3, r0, #32
 801295e:	2b04      	cmp	r3, #4
 8012960:	f340 8085 	ble.w	8012a6e <_dtoa_r+0x90e>
 8012964:	9b05      	ldr	r3, [sp, #20]
 8012966:	f1c0 001c 	rsb	r0, r0, #28
 801296a:	4403      	add	r3, r0
 801296c:	9305      	str	r3, [sp, #20]
 801296e:	9b06      	ldr	r3, [sp, #24]
 8012970:	4403      	add	r3, r0
 8012972:	4405      	add	r5, r0
 8012974:	9306      	str	r3, [sp, #24]
 8012976:	9b05      	ldr	r3, [sp, #20]
 8012978:	2b00      	cmp	r3, #0
 801297a:	dd05      	ble.n	8012988 <_dtoa_r+0x828>
 801297c:	4651      	mov	r1, sl
 801297e:	461a      	mov	r2, r3
 8012980:	4620      	mov	r0, r4
 8012982:	f000 fcef 	bl	8013364 <__lshift>
 8012986:	4682      	mov	sl, r0
 8012988:	9b06      	ldr	r3, [sp, #24]
 801298a:	2b00      	cmp	r3, #0
 801298c:	dd05      	ble.n	801299a <_dtoa_r+0x83a>
 801298e:	4631      	mov	r1, r6
 8012990:	461a      	mov	r2, r3
 8012992:	4620      	mov	r0, r4
 8012994:	f000 fce6 	bl	8013364 <__lshift>
 8012998:	4606      	mov	r6, r0
 801299a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801299c:	2b00      	cmp	r3, #0
 801299e:	d072      	beq.n	8012a86 <_dtoa_r+0x926>
 80129a0:	4631      	mov	r1, r6
 80129a2:	4650      	mov	r0, sl
 80129a4:	f000 fd4a 	bl	801343c <__mcmp>
 80129a8:	2800      	cmp	r0, #0
 80129aa:	da6c      	bge.n	8012a86 <_dtoa_r+0x926>
 80129ac:	2300      	movs	r3, #0
 80129ae:	4651      	mov	r1, sl
 80129b0:	220a      	movs	r2, #10
 80129b2:	4620      	mov	r0, r4
 80129b4:	f000 fb28 	bl	8013008 <__multadd>
 80129b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80129ba:	f10b 3bff 	add.w	fp, fp, #4294967295
 80129be:	4682      	mov	sl, r0
 80129c0:	2b00      	cmp	r3, #0
 80129c2:	f000 81b0 	beq.w	8012d26 <_dtoa_r+0xbc6>
 80129c6:	2300      	movs	r3, #0
 80129c8:	4639      	mov	r1, r7
 80129ca:	220a      	movs	r2, #10
 80129cc:	4620      	mov	r0, r4
 80129ce:	f000 fb1b 	bl	8013008 <__multadd>
 80129d2:	9b01      	ldr	r3, [sp, #4]
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	4607      	mov	r7, r0
 80129d8:	f300 8096 	bgt.w	8012b08 <_dtoa_r+0x9a8>
 80129dc:	9b07      	ldr	r3, [sp, #28]
 80129de:	2b02      	cmp	r3, #2
 80129e0:	dc59      	bgt.n	8012a96 <_dtoa_r+0x936>
 80129e2:	e091      	b.n	8012b08 <_dtoa_r+0x9a8>
 80129e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80129e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80129ea:	e758      	b.n	801289e <_dtoa_r+0x73e>
 80129ec:	9b04      	ldr	r3, [sp, #16]
 80129ee:	1e5e      	subs	r6, r3, #1
 80129f0:	9b08      	ldr	r3, [sp, #32]
 80129f2:	42b3      	cmp	r3, r6
 80129f4:	bfbf      	itttt	lt
 80129f6:	9b08      	ldrlt	r3, [sp, #32]
 80129f8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80129fa:	9608      	strlt	r6, [sp, #32]
 80129fc:	1af3      	sublt	r3, r6, r3
 80129fe:	bfb4      	ite	lt
 8012a00:	18d2      	addlt	r2, r2, r3
 8012a02:	1b9e      	subge	r6, r3, r6
 8012a04:	9b04      	ldr	r3, [sp, #16]
 8012a06:	bfbc      	itt	lt
 8012a08:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8012a0a:	2600      	movlt	r6, #0
 8012a0c:	2b00      	cmp	r3, #0
 8012a0e:	bfb7      	itett	lt
 8012a10:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8012a14:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8012a18:	1a9d      	sublt	r5, r3, r2
 8012a1a:	2300      	movlt	r3, #0
 8012a1c:	e741      	b.n	80128a2 <_dtoa_r+0x742>
 8012a1e:	9e08      	ldr	r6, [sp, #32]
 8012a20:	9d05      	ldr	r5, [sp, #20]
 8012a22:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8012a24:	e748      	b.n	80128b8 <_dtoa_r+0x758>
 8012a26:	9a08      	ldr	r2, [sp, #32]
 8012a28:	e770      	b.n	801290c <_dtoa_r+0x7ac>
 8012a2a:	9b07      	ldr	r3, [sp, #28]
 8012a2c:	2b01      	cmp	r3, #1
 8012a2e:	dc19      	bgt.n	8012a64 <_dtoa_r+0x904>
 8012a30:	9b02      	ldr	r3, [sp, #8]
 8012a32:	b9bb      	cbnz	r3, 8012a64 <_dtoa_r+0x904>
 8012a34:	9b03      	ldr	r3, [sp, #12]
 8012a36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012a3a:	b99b      	cbnz	r3, 8012a64 <_dtoa_r+0x904>
 8012a3c:	9b03      	ldr	r3, [sp, #12]
 8012a3e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012a42:	0d1b      	lsrs	r3, r3, #20
 8012a44:	051b      	lsls	r3, r3, #20
 8012a46:	b183      	cbz	r3, 8012a6a <_dtoa_r+0x90a>
 8012a48:	9b05      	ldr	r3, [sp, #20]
 8012a4a:	3301      	adds	r3, #1
 8012a4c:	9305      	str	r3, [sp, #20]
 8012a4e:	9b06      	ldr	r3, [sp, #24]
 8012a50:	3301      	adds	r3, #1
 8012a52:	9306      	str	r3, [sp, #24]
 8012a54:	f04f 0801 	mov.w	r8, #1
 8012a58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	f47f af6f 	bne.w	801293e <_dtoa_r+0x7de>
 8012a60:	2001      	movs	r0, #1
 8012a62:	e774      	b.n	801294e <_dtoa_r+0x7ee>
 8012a64:	f04f 0800 	mov.w	r8, #0
 8012a68:	e7f6      	b.n	8012a58 <_dtoa_r+0x8f8>
 8012a6a:	4698      	mov	r8, r3
 8012a6c:	e7f4      	b.n	8012a58 <_dtoa_r+0x8f8>
 8012a6e:	d082      	beq.n	8012976 <_dtoa_r+0x816>
 8012a70:	9a05      	ldr	r2, [sp, #20]
 8012a72:	331c      	adds	r3, #28
 8012a74:	441a      	add	r2, r3
 8012a76:	9205      	str	r2, [sp, #20]
 8012a78:	9a06      	ldr	r2, [sp, #24]
 8012a7a:	441a      	add	r2, r3
 8012a7c:	441d      	add	r5, r3
 8012a7e:	9206      	str	r2, [sp, #24]
 8012a80:	e779      	b.n	8012976 <_dtoa_r+0x816>
 8012a82:	4603      	mov	r3, r0
 8012a84:	e7f4      	b.n	8012a70 <_dtoa_r+0x910>
 8012a86:	9b04      	ldr	r3, [sp, #16]
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	dc37      	bgt.n	8012afc <_dtoa_r+0x99c>
 8012a8c:	9b07      	ldr	r3, [sp, #28]
 8012a8e:	2b02      	cmp	r3, #2
 8012a90:	dd34      	ble.n	8012afc <_dtoa_r+0x99c>
 8012a92:	9b04      	ldr	r3, [sp, #16]
 8012a94:	9301      	str	r3, [sp, #4]
 8012a96:	9b01      	ldr	r3, [sp, #4]
 8012a98:	b963      	cbnz	r3, 8012ab4 <_dtoa_r+0x954>
 8012a9a:	4631      	mov	r1, r6
 8012a9c:	2205      	movs	r2, #5
 8012a9e:	4620      	mov	r0, r4
 8012aa0:	f000 fab2 	bl	8013008 <__multadd>
 8012aa4:	4601      	mov	r1, r0
 8012aa6:	4606      	mov	r6, r0
 8012aa8:	4650      	mov	r0, sl
 8012aaa:	f000 fcc7 	bl	801343c <__mcmp>
 8012aae:	2800      	cmp	r0, #0
 8012ab0:	f73f adbb 	bgt.w	801262a <_dtoa_r+0x4ca>
 8012ab4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012ab6:	9d00      	ldr	r5, [sp, #0]
 8012ab8:	ea6f 0b03 	mvn.w	fp, r3
 8012abc:	f04f 0800 	mov.w	r8, #0
 8012ac0:	4631      	mov	r1, r6
 8012ac2:	4620      	mov	r0, r4
 8012ac4:	f000 fa7e 	bl	8012fc4 <_Bfree>
 8012ac8:	2f00      	cmp	r7, #0
 8012aca:	f43f aeab 	beq.w	8012824 <_dtoa_r+0x6c4>
 8012ace:	f1b8 0f00 	cmp.w	r8, #0
 8012ad2:	d005      	beq.n	8012ae0 <_dtoa_r+0x980>
 8012ad4:	45b8      	cmp	r8, r7
 8012ad6:	d003      	beq.n	8012ae0 <_dtoa_r+0x980>
 8012ad8:	4641      	mov	r1, r8
 8012ada:	4620      	mov	r0, r4
 8012adc:	f000 fa72 	bl	8012fc4 <_Bfree>
 8012ae0:	4639      	mov	r1, r7
 8012ae2:	4620      	mov	r0, r4
 8012ae4:	f000 fa6e 	bl	8012fc4 <_Bfree>
 8012ae8:	e69c      	b.n	8012824 <_dtoa_r+0x6c4>
 8012aea:	2600      	movs	r6, #0
 8012aec:	4637      	mov	r7, r6
 8012aee:	e7e1      	b.n	8012ab4 <_dtoa_r+0x954>
 8012af0:	46bb      	mov	fp, r7
 8012af2:	4637      	mov	r7, r6
 8012af4:	e599      	b.n	801262a <_dtoa_r+0x4ca>
 8012af6:	bf00      	nop
 8012af8:	40240000 	.word	0x40240000
 8012afc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012afe:	2b00      	cmp	r3, #0
 8012b00:	f000 80c8 	beq.w	8012c94 <_dtoa_r+0xb34>
 8012b04:	9b04      	ldr	r3, [sp, #16]
 8012b06:	9301      	str	r3, [sp, #4]
 8012b08:	2d00      	cmp	r5, #0
 8012b0a:	dd05      	ble.n	8012b18 <_dtoa_r+0x9b8>
 8012b0c:	4639      	mov	r1, r7
 8012b0e:	462a      	mov	r2, r5
 8012b10:	4620      	mov	r0, r4
 8012b12:	f000 fc27 	bl	8013364 <__lshift>
 8012b16:	4607      	mov	r7, r0
 8012b18:	f1b8 0f00 	cmp.w	r8, #0
 8012b1c:	d05b      	beq.n	8012bd6 <_dtoa_r+0xa76>
 8012b1e:	6879      	ldr	r1, [r7, #4]
 8012b20:	4620      	mov	r0, r4
 8012b22:	f000 fa0f 	bl	8012f44 <_Balloc>
 8012b26:	4605      	mov	r5, r0
 8012b28:	b928      	cbnz	r0, 8012b36 <_dtoa_r+0x9d6>
 8012b2a:	4b83      	ldr	r3, [pc, #524]	; (8012d38 <_dtoa_r+0xbd8>)
 8012b2c:	4602      	mov	r2, r0
 8012b2e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8012b32:	f7ff bb2e 	b.w	8012192 <_dtoa_r+0x32>
 8012b36:	693a      	ldr	r2, [r7, #16]
 8012b38:	3202      	adds	r2, #2
 8012b3a:	0092      	lsls	r2, r2, #2
 8012b3c:	f107 010c 	add.w	r1, r7, #12
 8012b40:	300c      	adds	r0, #12
 8012b42:	f7ff fa77 	bl	8012034 <memcpy>
 8012b46:	2201      	movs	r2, #1
 8012b48:	4629      	mov	r1, r5
 8012b4a:	4620      	mov	r0, r4
 8012b4c:	f000 fc0a 	bl	8013364 <__lshift>
 8012b50:	9b00      	ldr	r3, [sp, #0]
 8012b52:	3301      	adds	r3, #1
 8012b54:	9304      	str	r3, [sp, #16]
 8012b56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012b5a:	4413      	add	r3, r2
 8012b5c:	9308      	str	r3, [sp, #32]
 8012b5e:	9b02      	ldr	r3, [sp, #8]
 8012b60:	f003 0301 	and.w	r3, r3, #1
 8012b64:	46b8      	mov	r8, r7
 8012b66:	9306      	str	r3, [sp, #24]
 8012b68:	4607      	mov	r7, r0
 8012b6a:	9b04      	ldr	r3, [sp, #16]
 8012b6c:	4631      	mov	r1, r6
 8012b6e:	3b01      	subs	r3, #1
 8012b70:	4650      	mov	r0, sl
 8012b72:	9301      	str	r3, [sp, #4]
 8012b74:	f7ff fa6c 	bl	8012050 <quorem>
 8012b78:	4641      	mov	r1, r8
 8012b7a:	9002      	str	r0, [sp, #8]
 8012b7c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8012b80:	4650      	mov	r0, sl
 8012b82:	f000 fc5b 	bl	801343c <__mcmp>
 8012b86:	463a      	mov	r2, r7
 8012b88:	9005      	str	r0, [sp, #20]
 8012b8a:	4631      	mov	r1, r6
 8012b8c:	4620      	mov	r0, r4
 8012b8e:	f000 fc71 	bl	8013474 <__mdiff>
 8012b92:	68c2      	ldr	r2, [r0, #12]
 8012b94:	4605      	mov	r5, r0
 8012b96:	bb02      	cbnz	r2, 8012bda <_dtoa_r+0xa7a>
 8012b98:	4601      	mov	r1, r0
 8012b9a:	4650      	mov	r0, sl
 8012b9c:	f000 fc4e 	bl	801343c <__mcmp>
 8012ba0:	4602      	mov	r2, r0
 8012ba2:	4629      	mov	r1, r5
 8012ba4:	4620      	mov	r0, r4
 8012ba6:	9209      	str	r2, [sp, #36]	; 0x24
 8012ba8:	f000 fa0c 	bl	8012fc4 <_Bfree>
 8012bac:	9b07      	ldr	r3, [sp, #28]
 8012bae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012bb0:	9d04      	ldr	r5, [sp, #16]
 8012bb2:	ea43 0102 	orr.w	r1, r3, r2
 8012bb6:	9b06      	ldr	r3, [sp, #24]
 8012bb8:	4319      	orrs	r1, r3
 8012bba:	d110      	bne.n	8012bde <_dtoa_r+0xa7e>
 8012bbc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8012bc0:	d029      	beq.n	8012c16 <_dtoa_r+0xab6>
 8012bc2:	9b05      	ldr	r3, [sp, #20]
 8012bc4:	2b00      	cmp	r3, #0
 8012bc6:	dd02      	ble.n	8012bce <_dtoa_r+0xa6e>
 8012bc8:	9b02      	ldr	r3, [sp, #8]
 8012bca:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8012bce:	9b01      	ldr	r3, [sp, #4]
 8012bd0:	f883 9000 	strb.w	r9, [r3]
 8012bd4:	e774      	b.n	8012ac0 <_dtoa_r+0x960>
 8012bd6:	4638      	mov	r0, r7
 8012bd8:	e7ba      	b.n	8012b50 <_dtoa_r+0x9f0>
 8012bda:	2201      	movs	r2, #1
 8012bdc:	e7e1      	b.n	8012ba2 <_dtoa_r+0xa42>
 8012bde:	9b05      	ldr	r3, [sp, #20]
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	db04      	blt.n	8012bee <_dtoa_r+0xa8e>
 8012be4:	9907      	ldr	r1, [sp, #28]
 8012be6:	430b      	orrs	r3, r1
 8012be8:	9906      	ldr	r1, [sp, #24]
 8012bea:	430b      	orrs	r3, r1
 8012bec:	d120      	bne.n	8012c30 <_dtoa_r+0xad0>
 8012bee:	2a00      	cmp	r2, #0
 8012bf0:	dded      	ble.n	8012bce <_dtoa_r+0xa6e>
 8012bf2:	4651      	mov	r1, sl
 8012bf4:	2201      	movs	r2, #1
 8012bf6:	4620      	mov	r0, r4
 8012bf8:	f000 fbb4 	bl	8013364 <__lshift>
 8012bfc:	4631      	mov	r1, r6
 8012bfe:	4682      	mov	sl, r0
 8012c00:	f000 fc1c 	bl	801343c <__mcmp>
 8012c04:	2800      	cmp	r0, #0
 8012c06:	dc03      	bgt.n	8012c10 <_dtoa_r+0xab0>
 8012c08:	d1e1      	bne.n	8012bce <_dtoa_r+0xa6e>
 8012c0a:	f019 0f01 	tst.w	r9, #1
 8012c0e:	d0de      	beq.n	8012bce <_dtoa_r+0xa6e>
 8012c10:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8012c14:	d1d8      	bne.n	8012bc8 <_dtoa_r+0xa68>
 8012c16:	9a01      	ldr	r2, [sp, #4]
 8012c18:	2339      	movs	r3, #57	; 0x39
 8012c1a:	7013      	strb	r3, [r2, #0]
 8012c1c:	462b      	mov	r3, r5
 8012c1e:	461d      	mov	r5, r3
 8012c20:	3b01      	subs	r3, #1
 8012c22:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012c26:	2a39      	cmp	r2, #57	; 0x39
 8012c28:	d06c      	beq.n	8012d04 <_dtoa_r+0xba4>
 8012c2a:	3201      	adds	r2, #1
 8012c2c:	701a      	strb	r2, [r3, #0]
 8012c2e:	e747      	b.n	8012ac0 <_dtoa_r+0x960>
 8012c30:	2a00      	cmp	r2, #0
 8012c32:	dd07      	ble.n	8012c44 <_dtoa_r+0xae4>
 8012c34:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8012c38:	d0ed      	beq.n	8012c16 <_dtoa_r+0xab6>
 8012c3a:	9a01      	ldr	r2, [sp, #4]
 8012c3c:	f109 0301 	add.w	r3, r9, #1
 8012c40:	7013      	strb	r3, [r2, #0]
 8012c42:	e73d      	b.n	8012ac0 <_dtoa_r+0x960>
 8012c44:	9b04      	ldr	r3, [sp, #16]
 8012c46:	9a08      	ldr	r2, [sp, #32]
 8012c48:	f803 9c01 	strb.w	r9, [r3, #-1]
 8012c4c:	4293      	cmp	r3, r2
 8012c4e:	d043      	beq.n	8012cd8 <_dtoa_r+0xb78>
 8012c50:	4651      	mov	r1, sl
 8012c52:	2300      	movs	r3, #0
 8012c54:	220a      	movs	r2, #10
 8012c56:	4620      	mov	r0, r4
 8012c58:	f000 f9d6 	bl	8013008 <__multadd>
 8012c5c:	45b8      	cmp	r8, r7
 8012c5e:	4682      	mov	sl, r0
 8012c60:	f04f 0300 	mov.w	r3, #0
 8012c64:	f04f 020a 	mov.w	r2, #10
 8012c68:	4641      	mov	r1, r8
 8012c6a:	4620      	mov	r0, r4
 8012c6c:	d107      	bne.n	8012c7e <_dtoa_r+0xb1e>
 8012c6e:	f000 f9cb 	bl	8013008 <__multadd>
 8012c72:	4680      	mov	r8, r0
 8012c74:	4607      	mov	r7, r0
 8012c76:	9b04      	ldr	r3, [sp, #16]
 8012c78:	3301      	adds	r3, #1
 8012c7a:	9304      	str	r3, [sp, #16]
 8012c7c:	e775      	b.n	8012b6a <_dtoa_r+0xa0a>
 8012c7e:	f000 f9c3 	bl	8013008 <__multadd>
 8012c82:	4639      	mov	r1, r7
 8012c84:	4680      	mov	r8, r0
 8012c86:	2300      	movs	r3, #0
 8012c88:	220a      	movs	r2, #10
 8012c8a:	4620      	mov	r0, r4
 8012c8c:	f000 f9bc 	bl	8013008 <__multadd>
 8012c90:	4607      	mov	r7, r0
 8012c92:	e7f0      	b.n	8012c76 <_dtoa_r+0xb16>
 8012c94:	9b04      	ldr	r3, [sp, #16]
 8012c96:	9301      	str	r3, [sp, #4]
 8012c98:	9d00      	ldr	r5, [sp, #0]
 8012c9a:	4631      	mov	r1, r6
 8012c9c:	4650      	mov	r0, sl
 8012c9e:	f7ff f9d7 	bl	8012050 <quorem>
 8012ca2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8012ca6:	9b00      	ldr	r3, [sp, #0]
 8012ca8:	f805 9b01 	strb.w	r9, [r5], #1
 8012cac:	1aea      	subs	r2, r5, r3
 8012cae:	9b01      	ldr	r3, [sp, #4]
 8012cb0:	4293      	cmp	r3, r2
 8012cb2:	dd07      	ble.n	8012cc4 <_dtoa_r+0xb64>
 8012cb4:	4651      	mov	r1, sl
 8012cb6:	2300      	movs	r3, #0
 8012cb8:	220a      	movs	r2, #10
 8012cba:	4620      	mov	r0, r4
 8012cbc:	f000 f9a4 	bl	8013008 <__multadd>
 8012cc0:	4682      	mov	sl, r0
 8012cc2:	e7ea      	b.n	8012c9a <_dtoa_r+0xb3a>
 8012cc4:	9b01      	ldr	r3, [sp, #4]
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	bfc8      	it	gt
 8012cca:	461d      	movgt	r5, r3
 8012ccc:	9b00      	ldr	r3, [sp, #0]
 8012cce:	bfd8      	it	le
 8012cd0:	2501      	movle	r5, #1
 8012cd2:	441d      	add	r5, r3
 8012cd4:	f04f 0800 	mov.w	r8, #0
 8012cd8:	4651      	mov	r1, sl
 8012cda:	2201      	movs	r2, #1
 8012cdc:	4620      	mov	r0, r4
 8012cde:	f000 fb41 	bl	8013364 <__lshift>
 8012ce2:	4631      	mov	r1, r6
 8012ce4:	4682      	mov	sl, r0
 8012ce6:	f000 fba9 	bl	801343c <__mcmp>
 8012cea:	2800      	cmp	r0, #0
 8012cec:	dc96      	bgt.n	8012c1c <_dtoa_r+0xabc>
 8012cee:	d102      	bne.n	8012cf6 <_dtoa_r+0xb96>
 8012cf0:	f019 0f01 	tst.w	r9, #1
 8012cf4:	d192      	bne.n	8012c1c <_dtoa_r+0xabc>
 8012cf6:	462b      	mov	r3, r5
 8012cf8:	461d      	mov	r5, r3
 8012cfa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012cfe:	2a30      	cmp	r2, #48	; 0x30
 8012d00:	d0fa      	beq.n	8012cf8 <_dtoa_r+0xb98>
 8012d02:	e6dd      	b.n	8012ac0 <_dtoa_r+0x960>
 8012d04:	9a00      	ldr	r2, [sp, #0]
 8012d06:	429a      	cmp	r2, r3
 8012d08:	d189      	bne.n	8012c1e <_dtoa_r+0xabe>
 8012d0a:	f10b 0b01 	add.w	fp, fp, #1
 8012d0e:	2331      	movs	r3, #49	; 0x31
 8012d10:	e796      	b.n	8012c40 <_dtoa_r+0xae0>
 8012d12:	4b0a      	ldr	r3, [pc, #40]	; (8012d3c <_dtoa_r+0xbdc>)
 8012d14:	f7ff ba99 	b.w	801224a <_dtoa_r+0xea>
 8012d18:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	f47f aa6d 	bne.w	80121fa <_dtoa_r+0x9a>
 8012d20:	4b07      	ldr	r3, [pc, #28]	; (8012d40 <_dtoa_r+0xbe0>)
 8012d22:	f7ff ba92 	b.w	801224a <_dtoa_r+0xea>
 8012d26:	9b01      	ldr	r3, [sp, #4]
 8012d28:	2b00      	cmp	r3, #0
 8012d2a:	dcb5      	bgt.n	8012c98 <_dtoa_r+0xb38>
 8012d2c:	9b07      	ldr	r3, [sp, #28]
 8012d2e:	2b02      	cmp	r3, #2
 8012d30:	f73f aeb1 	bgt.w	8012a96 <_dtoa_r+0x936>
 8012d34:	e7b0      	b.n	8012c98 <_dtoa_r+0xb38>
 8012d36:	bf00      	nop
 8012d38:	08016310 	.word	0x08016310
 8012d3c:	08016270 	.word	0x08016270
 8012d40:	08016294 	.word	0x08016294

08012d44 <_free_r>:
 8012d44:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012d46:	2900      	cmp	r1, #0
 8012d48:	d044      	beq.n	8012dd4 <_free_r+0x90>
 8012d4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012d4e:	9001      	str	r0, [sp, #4]
 8012d50:	2b00      	cmp	r3, #0
 8012d52:	f1a1 0404 	sub.w	r4, r1, #4
 8012d56:	bfb8      	it	lt
 8012d58:	18e4      	addlt	r4, r4, r3
 8012d5a:	f000 f8e7 	bl	8012f2c <__malloc_lock>
 8012d5e:	4a1e      	ldr	r2, [pc, #120]	; (8012dd8 <_free_r+0x94>)
 8012d60:	9801      	ldr	r0, [sp, #4]
 8012d62:	6813      	ldr	r3, [r2, #0]
 8012d64:	b933      	cbnz	r3, 8012d74 <_free_r+0x30>
 8012d66:	6063      	str	r3, [r4, #4]
 8012d68:	6014      	str	r4, [r2, #0]
 8012d6a:	b003      	add	sp, #12
 8012d6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012d70:	f000 b8e2 	b.w	8012f38 <__malloc_unlock>
 8012d74:	42a3      	cmp	r3, r4
 8012d76:	d908      	bls.n	8012d8a <_free_r+0x46>
 8012d78:	6825      	ldr	r5, [r4, #0]
 8012d7a:	1961      	adds	r1, r4, r5
 8012d7c:	428b      	cmp	r3, r1
 8012d7e:	bf01      	itttt	eq
 8012d80:	6819      	ldreq	r1, [r3, #0]
 8012d82:	685b      	ldreq	r3, [r3, #4]
 8012d84:	1949      	addeq	r1, r1, r5
 8012d86:	6021      	streq	r1, [r4, #0]
 8012d88:	e7ed      	b.n	8012d66 <_free_r+0x22>
 8012d8a:	461a      	mov	r2, r3
 8012d8c:	685b      	ldr	r3, [r3, #4]
 8012d8e:	b10b      	cbz	r3, 8012d94 <_free_r+0x50>
 8012d90:	42a3      	cmp	r3, r4
 8012d92:	d9fa      	bls.n	8012d8a <_free_r+0x46>
 8012d94:	6811      	ldr	r1, [r2, #0]
 8012d96:	1855      	adds	r5, r2, r1
 8012d98:	42a5      	cmp	r5, r4
 8012d9a:	d10b      	bne.n	8012db4 <_free_r+0x70>
 8012d9c:	6824      	ldr	r4, [r4, #0]
 8012d9e:	4421      	add	r1, r4
 8012da0:	1854      	adds	r4, r2, r1
 8012da2:	42a3      	cmp	r3, r4
 8012da4:	6011      	str	r1, [r2, #0]
 8012da6:	d1e0      	bne.n	8012d6a <_free_r+0x26>
 8012da8:	681c      	ldr	r4, [r3, #0]
 8012daa:	685b      	ldr	r3, [r3, #4]
 8012dac:	6053      	str	r3, [r2, #4]
 8012dae:	440c      	add	r4, r1
 8012db0:	6014      	str	r4, [r2, #0]
 8012db2:	e7da      	b.n	8012d6a <_free_r+0x26>
 8012db4:	d902      	bls.n	8012dbc <_free_r+0x78>
 8012db6:	230c      	movs	r3, #12
 8012db8:	6003      	str	r3, [r0, #0]
 8012dba:	e7d6      	b.n	8012d6a <_free_r+0x26>
 8012dbc:	6825      	ldr	r5, [r4, #0]
 8012dbe:	1961      	adds	r1, r4, r5
 8012dc0:	428b      	cmp	r3, r1
 8012dc2:	bf04      	itt	eq
 8012dc4:	6819      	ldreq	r1, [r3, #0]
 8012dc6:	685b      	ldreq	r3, [r3, #4]
 8012dc8:	6063      	str	r3, [r4, #4]
 8012dca:	bf04      	itt	eq
 8012dcc:	1949      	addeq	r1, r1, r5
 8012dce:	6021      	streq	r1, [r4, #0]
 8012dd0:	6054      	str	r4, [r2, #4]
 8012dd2:	e7ca      	b.n	8012d6a <_free_r+0x26>
 8012dd4:	b003      	add	sp, #12
 8012dd6:	bd30      	pop	{r4, r5, pc}
 8012dd8:	20007a20 	.word	0x20007a20

08012ddc <malloc>:
 8012ddc:	4b02      	ldr	r3, [pc, #8]	; (8012de8 <malloc+0xc>)
 8012dde:	4601      	mov	r1, r0
 8012de0:	6818      	ldr	r0, [r3, #0]
 8012de2:	f000 b823 	b.w	8012e2c <_malloc_r>
 8012de6:	bf00      	nop
 8012de8:	20000094 	.word	0x20000094

08012dec <sbrk_aligned>:
 8012dec:	b570      	push	{r4, r5, r6, lr}
 8012dee:	4e0e      	ldr	r6, [pc, #56]	; (8012e28 <sbrk_aligned+0x3c>)
 8012df0:	460c      	mov	r4, r1
 8012df2:	6831      	ldr	r1, [r6, #0]
 8012df4:	4605      	mov	r5, r0
 8012df6:	b911      	cbnz	r1, 8012dfe <sbrk_aligned+0x12>
 8012df8:	f000 fe40 	bl	8013a7c <_sbrk_r>
 8012dfc:	6030      	str	r0, [r6, #0]
 8012dfe:	4621      	mov	r1, r4
 8012e00:	4628      	mov	r0, r5
 8012e02:	f000 fe3b 	bl	8013a7c <_sbrk_r>
 8012e06:	1c43      	adds	r3, r0, #1
 8012e08:	d00a      	beq.n	8012e20 <sbrk_aligned+0x34>
 8012e0a:	1cc4      	adds	r4, r0, #3
 8012e0c:	f024 0403 	bic.w	r4, r4, #3
 8012e10:	42a0      	cmp	r0, r4
 8012e12:	d007      	beq.n	8012e24 <sbrk_aligned+0x38>
 8012e14:	1a21      	subs	r1, r4, r0
 8012e16:	4628      	mov	r0, r5
 8012e18:	f000 fe30 	bl	8013a7c <_sbrk_r>
 8012e1c:	3001      	adds	r0, #1
 8012e1e:	d101      	bne.n	8012e24 <sbrk_aligned+0x38>
 8012e20:	f04f 34ff 	mov.w	r4, #4294967295
 8012e24:	4620      	mov	r0, r4
 8012e26:	bd70      	pop	{r4, r5, r6, pc}
 8012e28:	20007a24 	.word	0x20007a24

08012e2c <_malloc_r>:
 8012e2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012e30:	1ccd      	adds	r5, r1, #3
 8012e32:	f025 0503 	bic.w	r5, r5, #3
 8012e36:	3508      	adds	r5, #8
 8012e38:	2d0c      	cmp	r5, #12
 8012e3a:	bf38      	it	cc
 8012e3c:	250c      	movcc	r5, #12
 8012e3e:	2d00      	cmp	r5, #0
 8012e40:	4607      	mov	r7, r0
 8012e42:	db01      	blt.n	8012e48 <_malloc_r+0x1c>
 8012e44:	42a9      	cmp	r1, r5
 8012e46:	d905      	bls.n	8012e54 <_malloc_r+0x28>
 8012e48:	230c      	movs	r3, #12
 8012e4a:	603b      	str	r3, [r7, #0]
 8012e4c:	2600      	movs	r6, #0
 8012e4e:	4630      	mov	r0, r6
 8012e50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012e54:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8012f28 <_malloc_r+0xfc>
 8012e58:	f000 f868 	bl	8012f2c <__malloc_lock>
 8012e5c:	f8d8 3000 	ldr.w	r3, [r8]
 8012e60:	461c      	mov	r4, r3
 8012e62:	bb5c      	cbnz	r4, 8012ebc <_malloc_r+0x90>
 8012e64:	4629      	mov	r1, r5
 8012e66:	4638      	mov	r0, r7
 8012e68:	f7ff ffc0 	bl	8012dec <sbrk_aligned>
 8012e6c:	1c43      	adds	r3, r0, #1
 8012e6e:	4604      	mov	r4, r0
 8012e70:	d155      	bne.n	8012f1e <_malloc_r+0xf2>
 8012e72:	f8d8 4000 	ldr.w	r4, [r8]
 8012e76:	4626      	mov	r6, r4
 8012e78:	2e00      	cmp	r6, #0
 8012e7a:	d145      	bne.n	8012f08 <_malloc_r+0xdc>
 8012e7c:	2c00      	cmp	r4, #0
 8012e7e:	d048      	beq.n	8012f12 <_malloc_r+0xe6>
 8012e80:	6823      	ldr	r3, [r4, #0]
 8012e82:	4631      	mov	r1, r6
 8012e84:	4638      	mov	r0, r7
 8012e86:	eb04 0903 	add.w	r9, r4, r3
 8012e8a:	f000 fdf7 	bl	8013a7c <_sbrk_r>
 8012e8e:	4581      	cmp	r9, r0
 8012e90:	d13f      	bne.n	8012f12 <_malloc_r+0xe6>
 8012e92:	6821      	ldr	r1, [r4, #0]
 8012e94:	1a6d      	subs	r5, r5, r1
 8012e96:	4629      	mov	r1, r5
 8012e98:	4638      	mov	r0, r7
 8012e9a:	f7ff ffa7 	bl	8012dec <sbrk_aligned>
 8012e9e:	3001      	adds	r0, #1
 8012ea0:	d037      	beq.n	8012f12 <_malloc_r+0xe6>
 8012ea2:	6823      	ldr	r3, [r4, #0]
 8012ea4:	442b      	add	r3, r5
 8012ea6:	6023      	str	r3, [r4, #0]
 8012ea8:	f8d8 3000 	ldr.w	r3, [r8]
 8012eac:	2b00      	cmp	r3, #0
 8012eae:	d038      	beq.n	8012f22 <_malloc_r+0xf6>
 8012eb0:	685a      	ldr	r2, [r3, #4]
 8012eb2:	42a2      	cmp	r2, r4
 8012eb4:	d12b      	bne.n	8012f0e <_malloc_r+0xe2>
 8012eb6:	2200      	movs	r2, #0
 8012eb8:	605a      	str	r2, [r3, #4]
 8012eba:	e00f      	b.n	8012edc <_malloc_r+0xb0>
 8012ebc:	6822      	ldr	r2, [r4, #0]
 8012ebe:	1b52      	subs	r2, r2, r5
 8012ec0:	d41f      	bmi.n	8012f02 <_malloc_r+0xd6>
 8012ec2:	2a0b      	cmp	r2, #11
 8012ec4:	d917      	bls.n	8012ef6 <_malloc_r+0xca>
 8012ec6:	1961      	adds	r1, r4, r5
 8012ec8:	42a3      	cmp	r3, r4
 8012eca:	6025      	str	r5, [r4, #0]
 8012ecc:	bf18      	it	ne
 8012ece:	6059      	strne	r1, [r3, #4]
 8012ed0:	6863      	ldr	r3, [r4, #4]
 8012ed2:	bf08      	it	eq
 8012ed4:	f8c8 1000 	streq.w	r1, [r8]
 8012ed8:	5162      	str	r2, [r4, r5]
 8012eda:	604b      	str	r3, [r1, #4]
 8012edc:	4638      	mov	r0, r7
 8012ede:	f104 060b 	add.w	r6, r4, #11
 8012ee2:	f000 f829 	bl	8012f38 <__malloc_unlock>
 8012ee6:	f026 0607 	bic.w	r6, r6, #7
 8012eea:	1d23      	adds	r3, r4, #4
 8012eec:	1af2      	subs	r2, r6, r3
 8012eee:	d0ae      	beq.n	8012e4e <_malloc_r+0x22>
 8012ef0:	1b9b      	subs	r3, r3, r6
 8012ef2:	50a3      	str	r3, [r4, r2]
 8012ef4:	e7ab      	b.n	8012e4e <_malloc_r+0x22>
 8012ef6:	42a3      	cmp	r3, r4
 8012ef8:	6862      	ldr	r2, [r4, #4]
 8012efa:	d1dd      	bne.n	8012eb8 <_malloc_r+0x8c>
 8012efc:	f8c8 2000 	str.w	r2, [r8]
 8012f00:	e7ec      	b.n	8012edc <_malloc_r+0xb0>
 8012f02:	4623      	mov	r3, r4
 8012f04:	6864      	ldr	r4, [r4, #4]
 8012f06:	e7ac      	b.n	8012e62 <_malloc_r+0x36>
 8012f08:	4634      	mov	r4, r6
 8012f0a:	6876      	ldr	r6, [r6, #4]
 8012f0c:	e7b4      	b.n	8012e78 <_malloc_r+0x4c>
 8012f0e:	4613      	mov	r3, r2
 8012f10:	e7cc      	b.n	8012eac <_malloc_r+0x80>
 8012f12:	230c      	movs	r3, #12
 8012f14:	603b      	str	r3, [r7, #0]
 8012f16:	4638      	mov	r0, r7
 8012f18:	f000 f80e 	bl	8012f38 <__malloc_unlock>
 8012f1c:	e797      	b.n	8012e4e <_malloc_r+0x22>
 8012f1e:	6025      	str	r5, [r4, #0]
 8012f20:	e7dc      	b.n	8012edc <_malloc_r+0xb0>
 8012f22:	605b      	str	r3, [r3, #4]
 8012f24:	deff      	udf	#255	; 0xff
 8012f26:	bf00      	nop
 8012f28:	20007a20 	.word	0x20007a20

08012f2c <__malloc_lock>:
 8012f2c:	4801      	ldr	r0, [pc, #4]	; (8012f34 <__malloc_lock+0x8>)
 8012f2e:	f7ff b87f 	b.w	8012030 <__retarget_lock_acquire_recursive>
 8012f32:	bf00      	nop
 8012f34:	20007a1c 	.word	0x20007a1c

08012f38 <__malloc_unlock>:
 8012f38:	4801      	ldr	r0, [pc, #4]	; (8012f40 <__malloc_unlock+0x8>)
 8012f3a:	f7ff b87a 	b.w	8012032 <__retarget_lock_release_recursive>
 8012f3e:	bf00      	nop
 8012f40:	20007a1c 	.word	0x20007a1c

08012f44 <_Balloc>:
 8012f44:	b570      	push	{r4, r5, r6, lr}
 8012f46:	69c6      	ldr	r6, [r0, #28]
 8012f48:	4604      	mov	r4, r0
 8012f4a:	460d      	mov	r5, r1
 8012f4c:	b976      	cbnz	r6, 8012f6c <_Balloc+0x28>
 8012f4e:	2010      	movs	r0, #16
 8012f50:	f7ff ff44 	bl	8012ddc <malloc>
 8012f54:	4602      	mov	r2, r0
 8012f56:	61e0      	str	r0, [r4, #28]
 8012f58:	b920      	cbnz	r0, 8012f64 <_Balloc+0x20>
 8012f5a:	4b18      	ldr	r3, [pc, #96]	; (8012fbc <_Balloc+0x78>)
 8012f5c:	4818      	ldr	r0, [pc, #96]	; (8012fc0 <_Balloc+0x7c>)
 8012f5e:	216b      	movs	r1, #107	; 0x6b
 8012f60:	f000 fd9c 	bl	8013a9c <__assert_func>
 8012f64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012f68:	6006      	str	r6, [r0, #0]
 8012f6a:	60c6      	str	r6, [r0, #12]
 8012f6c:	69e6      	ldr	r6, [r4, #28]
 8012f6e:	68f3      	ldr	r3, [r6, #12]
 8012f70:	b183      	cbz	r3, 8012f94 <_Balloc+0x50>
 8012f72:	69e3      	ldr	r3, [r4, #28]
 8012f74:	68db      	ldr	r3, [r3, #12]
 8012f76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012f7a:	b9b8      	cbnz	r0, 8012fac <_Balloc+0x68>
 8012f7c:	2101      	movs	r1, #1
 8012f7e:	fa01 f605 	lsl.w	r6, r1, r5
 8012f82:	1d72      	adds	r2, r6, #5
 8012f84:	0092      	lsls	r2, r2, #2
 8012f86:	4620      	mov	r0, r4
 8012f88:	f000 fda6 	bl	8013ad8 <_calloc_r>
 8012f8c:	b160      	cbz	r0, 8012fa8 <_Balloc+0x64>
 8012f8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012f92:	e00e      	b.n	8012fb2 <_Balloc+0x6e>
 8012f94:	2221      	movs	r2, #33	; 0x21
 8012f96:	2104      	movs	r1, #4
 8012f98:	4620      	mov	r0, r4
 8012f9a:	f000 fd9d 	bl	8013ad8 <_calloc_r>
 8012f9e:	69e3      	ldr	r3, [r4, #28]
 8012fa0:	60f0      	str	r0, [r6, #12]
 8012fa2:	68db      	ldr	r3, [r3, #12]
 8012fa4:	2b00      	cmp	r3, #0
 8012fa6:	d1e4      	bne.n	8012f72 <_Balloc+0x2e>
 8012fa8:	2000      	movs	r0, #0
 8012faa:	bd70      	pop	{r4, r5, r6, pc}
 8012fac:	6802      	ldr	r2, [r0, #0]
 8012fae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012fb2:	2300      	movs	r3, #0
 8012fb4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012fb8:	e7f7      	b.n	8012faa <_Balloc+0x66>
 8012fba:	bf00      	nop
 8012fbc:	080162a1 	.word	0x080162a1
 8012fc0:	08016321 	.word	0x08016321

08012fc4 <_Bfree>:
 8012fc4:	b570      	push	{r4, r5, r6, lr}
 8012fc6:	69c6      	ldr	r6, [r0, #28]
 8012fc8:	4605      	mov	r5, r0
 8012fca:	460c      	mov	r4, r1
 8012fcc:	b976      	cbnz	r6, 8012fec <_Bfree+0x28>
 8012fce:	2010      	movs	r0, #16
 8012fd0:	f7ff ff04 	bl	8012ddc <malloc>
 8012fd4:	4602      	mov	r2, r0
 8012fd6:	61e8      	str	r0, [r5, #28]
 8012fd8:	b920      	cbnz	r0, 8012fe4 <_Bfree+0x20>
 8012fda:	4b09      	ldr	r3, [pc, #36]	; (8013000 <_Bfree+0x3c>)
 8012fdc:	4809      	ldr	r0, [pc, #36]	; (8013004 <_Bfree+0x40>)
 8012fde:	218f      	movs	r1, #143	; 0x8f
 8012fe0:	f000 fd5c 	bl	8013a9c <__assert_func>
 8012fe4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012fe8:	6006      	str	r6, [r0, #0]
 8012fea:	60c6      	str	r6, [r0, #12]
 8012fec:	b13c      	cbz	r4, 8012ffe <_Bfree+0x3a>
 8012fee:	69eb      	ldr	r3, [r5, #28]
 8012ff0:	6862      	ldr	r2, [r4, #4]
 8012ff2:	68db      	ldr	r3, [r3, #12]
 8012ff4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012ff8:	6021      	str	r1, [r4, #0]
 8012ffa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012ffe:	bd70      	pop	{r4, r5, r6, pc}
 8013000:	080162a1 	.word	0x080162a1
 8013004:	08016321 	.word	0x08016321

08013008 <__multadd>:
 8013008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801300c:	690d      	ldr	r5, [r1, #16]
 801300e:	4607      	mov	r7, r0
 8013010:	460c      	mov	r4, r1
 8013012:	461e      	mov	r6, r3
 8013014:	f101 0c14 	add.w	ip, r1, #20
 8013018:	2000      	movs	r0, #0
 801301a:	f8dc 3000 	ldr.w	r3, [ip]
 801301e:	b299      	uxth	r1, r3
 8013020:	fb02 6101 	mla	r1, r2, r1, r6
 8013024:	0c1e      	lsrs	r6, r3, #16
 8013026:	0c0b      	lsrs	r3, r1, #16
 8013028:	fb02 3306 	mla	r3, r2, r6, r3
 801302c:	b289      	uxth	r1, r1
 801302e:	3001      	adds	r0, #1
 8013030:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013034:	4285      	cmp	r5, r0
 8013036:	f84c 1b04 	str.w	r1, [ip], #4
 801303a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801303e:	dcec      	bgt.n	801301a <__multadd+0x12>
 8013040:	b30e      	cbz	r6, 8013086 <__multadd+0x7e>
 8013042:	68a3      	ldr	r3, [r4, #8]
 8013044:	42ab      	cmp	r3, r5
 8013046:	dc19      	bgt.n	801307c <__multadd+0x74>
 8013048:	6861      	ldr	r1, [r4, #4]
 801304a:	4638      	mov	r0, r7
 801304c:	3101      	adds	r1, #1
 801304e:	f7ff ff79 	bl	8012f44 <_Balloc>
 8013052:	4680      	mov	r8, r0
 8013054:	b928      	cbnz	r0, 8013062 <__multadd+0x5a>
 8013056:	4602      	mov	r2, r0
 8013058:	4b0c      	ldr	r3, [pc, #48]	; (801308c <__multadd+0x84>)
 801305a:	480d      	ldr	r0, [pc, #52]	; (8013090 <__multadd+0x88>)
 801305c:	21ba      	movs	r1, #186	; 0xba
 801305e:	f000 fd1d 	bl	8013a9c <__assert_func>
 8013062:	6922      	ldr	r2, [r4, #16]
 8013064:	3202      	adds	r2, #2
 8013066:	f104 010c 	add.w	r1, r4, #12
 801306a:	0092      	lsls	r2, r2, #2
 801306c:	300c      	adds	r0, #12
 801306e:	f7fe ffe1 	bl	8012034 <memcpy>
 8013072:	4621      	mov	r1, r4
 8013074:	4638      	mov	r0, r7
 8013076:	f7ff ffa5 	bl	8012fc4 <_Bfree>
 801307a:	4644      	mov	r4, r8
 801307c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013080:	3501      	adds	r5, #1
 8013082:	615e      	str	r6, [r3, #20]
 8013084:	6125      	str	r5, [r4, #16]
 8013086:	4620      	mov	r0, r4
 8013088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801308c:	08016310 	.word	0x08016310
 8013090:	08016321 	.word	0x08016321

08013094 <__hi0bits>:
 8013094:	0c03      	lsrs	r3, r0, #16
 8013096:	041b      	lsls	r3, r3, #16
 8013098:	b9d3      	cbnz	r3, 80130d0 <__hi0bits+0x3c>
 801309a:	0400      	lsls	r0, r0, #16
 801309c:	2310      	movs	r3, #16
 801309e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80130a2:	bf04      	itt	eq
 80130a4:	0200      	lsleq	r0, r0, #8
 80130a6:	3308      	addeq	r3, #8
 80130a8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80130ac:	bf04      	itt	eq
 80130ae:	0100      	lsleq	r0, r0, #4
 80130b0:	3304      	addeq	r3, #4
 80130b2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80130b6:	bf04      	itt	eq
 80130b8:	0080      	lsleq	r0, r0, #2
 80130ba:	3302      	addeq	r3, #2
 80130bc:	2800      	cmp	r0, #0
 80130be:	db05      	blt.n	80130cc <__hi0bits+0x38>
 80130c0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80130c4:	f103 0301 	add.w	r3, r3, #1
 80130c8:	bf08      	it	eq
 80130ca:	2320      	moveq	r3, #32
 80130cc:	4618      	mov	r0, r3
 80130ce:	4770      	bx	lr
 80130d0:	2300      	movs	r3, #0
 80130d2:	e7e4      	b.n	801309e <__hi0bits+0xa>

080130d4 <__lo0bits>:
 80130d4:	6803      	ldr	r3, [r0, #0]
 80130d6:	f013 0207 	ands.w	r2, r3, #7
 80130da:	d00c      	beq.n	80130f6 <__lo0bits+0x22>
 80130dc:	07d9      	lsls	r1, r3, #31
 80130de:	d422      	bmi.n	8013126 <__lo0bits+0x52>
 80130e0:	079a      	lsls	r2, r3, #30
 80130e2:	bf49      	itett	mi
 80130e4:	085b      	lsrmi	r3, r3, #1
 80130e6:	089b      	lsrpl	r3, r3, #2
 80130e8:	6003      	strmi	r3, [r0, #0]
 80130ea:	2201      	movmi	r2, #1
 80130ec:	bf5c      	itt	pl
 80130ee:	6003      	strpl	r3, [r0, #0]
 80130f0:	2202      	movpl	r2, #2
 80130f2:	4610      	mov	r0, r2
 80130f4:	4770      	bx	lr
 80130f6:	b299      	uxth	r1, r3
 80130f8:	b909      	cbnz	r1, 80130fe <__lo0bits+0x2a>
 80130fa:	0c1b      	lsrs	r3, r3, #16
 80130fc:	2210      	movs	r2, #16
 80130fe:	b2d9      	uxtb	r1, r3
 8013100:	b909      	cbnz	r1, 8013106 <__lo0bits+0x32>
 8013102:	3208      	adds	r2, #8
 8013104:	0a1b      	lsrs	r3, r3, #8
 8013106:	0719      	lsls	r1, r3, #28
 8013108:	bf04      	itt	eq
 801310a:	091b      	lsreq	r3, r3, #4
 801310c:	3204      	addeq	r2, #4
 801310e:	0799      	lsls	r1, r3, #30
 8013110:	bf04      	itt	eq
 8013112:	089b      	lsreq	r3, r3, #2
 8013114:	3202      	addeq	r2, #2
 8013116:	07d9      	lsls	r1, r3, #31
 8013118:	d403      	bmi.n	8013122 <__lo0bits+0x4e>
 801311a:	085b      	lsrs	r3, r3, #1
 801311c:	f102 0201 	add.w	r2, r2, #1
 8013120:	d003      	beq.n	801312a <__lo0bits+0x56>
 8013122:	6003      	str	r3, [r0, #0]
 8013124:	e7e5      	b.n	80130f2 <__lo0bits+0x1e>
 8013126:	2200      	movs	r2, #0
 8013128:	e7e3      	b.n	80130f2 <__lo0bits+0x1e>
 801312a:	2220      	movs	r2, #32
 801312c:	e7e1      	b.n	80130f2 <__lo0bits+0x1e>
	...

08013130 <__i2b>:
 8013130:	b510      	push	{r4, lr}
 8013132:	460c      	mov	r4, r1
 8013134:	2101      	movs	r1, #1
 8013136:	f7ff ff05 	bl	8012f44 <_Balloc>
 801313a:	4602      	mov	r2, r0
 801313c:	b928      	cbnz	r0, 801314a <__i2b+0x1a>
 801313e:	4b05      	ldr	r3, [pc, #20]	; (8013154 <__i2b+0x24>)
 8013140:	4805      	ldr	r0, [pc, #20]	; (8013158 <__i2b+0x28>)
 8013142:	f240 1145 	movw	r1, #325	; 0x145
 8013146:	f000 fca9 	bl	8013a9c <__assert_func>
 801314a:	2301      	movs	r3, #1
 801314c:	6144      	str	r4, [r0, #20]
 801314e:	6103      	str	r3, [r0, #16]
 8013150:	bd10      	pop	{r4, pc}
 8013152:	bf00      	nop
 8013154:	08016310 	.word	0x08016310
 8013158:	08016321 	.word	0x08016321

0801315c <__multiply>:
 801315c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013160:	4691      	mov	r9, r2
 8013162:	690a      	ldr	r2, [r1, #16]
 8013164:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013168:	429a      	cmp	r2, r3
 801316a:	bfb8      	it	lt
 801316c:	460b      	movlt	r3, r1
 801316e:	460c      	mov	r4, r1
 8013170:	bfbc      	itt	lt
 8013172:	464c      	movlt	r4, r9
 8013174:	4699      	movlt	r9, r3
 8013176:	6927      	ldr	r7, [r4, #16]
 8013178:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801317c:	68a3      	ldr	r3, [r4, #8]
 801317e:	6861      	ldr	r1, [r4, #4]
 8013180:	eb07 060a 	add.w	r6, r7, sl
 8013184:	42b3      	cmp	r3, r6
 8013186:	b085      	sub	sp, #20
 8013188:	bfb8      	it	lt
 801318a:	3101      	addlt	r1, #1
 801318c:	f7ff feda 	bl	8012f44 <_Balloc>
 8013190:	b930      	cbnz	r0, 80131a0 <__multiply+0x44>
 8013192:	4602      	mov	r2, r0
 8013194:	4b44      	ldr	r3, [pc, #272]	; (80132a8 <__multiply+0x14c>)
 8013196:	4845      	ldr	r0, [pc, #276]	; (80132ac <__multiply+0x150>)
 8013198:	f44f 71b1 	mov.w	r1, #354	; 0x162
 801319c:	f000 fc7e 	bl	8013a9c <__assert_func>
 80131a0:	f100 0514 	add.w	r5, r0, #20
 80131a4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80131a8:	462b      	mov	r3, r5
 80131aa:	2200      	movs	r2, #0
 80131ac:	4543      	cmp	r3, r8
 80131ae:	d321      	bcc.n	80131f4 <__multiply+0x98>
 80131b0:	f104 0314 	add.w	r3, r4, #20
 80131b4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80131b8:	f109 0314 	add.w	r3, r9, #20
 80131bc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80131c0:	9202      	str	r2, [sp, #8]
 80131c2:	1b3a      	subs	r2, r7, r4
 80131c4:	3a15      	subs	r2, #21
 80131c6:	f022 0203 	bic.w	r2, r2, #3
 80131ca:	3204      	adds	r2, #4
 80131cc:	f104 0115 	add.w	r1, r4, #21
 80131d0:	428f      	cmp	r7, r1
 80131d2:	bf38      	it	cc
 80131d4:	2204      	movcc	r2, #4
 80131d6:	9201      	str	r2, [sp, #4]
 80131d8:	9a02      	ldr	r2, [sp, #8]
 80131da:	9303      	str	r3, [sp, #12]
 80131dc:	429a      	cmp	r2, r3
 80131de:	d80c      	bhi.n	80131fa <__multiply+0x9e>
 80131e0:	2e00      	cmp	r6, #0
 80131e2:	dd03      	ble.n	80131ec <__multiply+0x90>
 80131e4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80131e8:	2b00      	cmp	r3, #0
 80131ea:	d05b      	beq.n	80132a4 <__multiply+0x148>
 80131ec:	6106      	str	r6, [r0, #16]
 80131ee:	b005      	add	sp, #20
 80131f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131f4:	f843 2b04 	str.w	r2, [r3], #4
 80131f8:	e7d8      	b.n	80131ac <__multiply+0x50>
 80131fa:	f8b3 a000 	ldrh.w	sl, [r3]
 80131fe:	f1ba 0f00 	cmp.w	sl, #0
 8013202:	d024      	beq.n	801324e <__multiply+0xf2>
 8013204:	f104 0e14 	add.w	lr, r4, #20
 8013208:	46a9      	mov	r9, r5
 801320a:	f04f 0c00 	mov.w	ip, #0
 801320e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8013212:	f8d9 1000 	ldr.w	r1, [r9]
 8013216:	fa1f fb82 	uxth.w	fp, r2
 801321a:	b289      	uxth	r1, r1
 801321c:	fb0a 110b 	mla	r1, sl, fp, r1
 8013220:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8013224:	f8d9 2000 	ldr.w	r2, [r9]
 8013228:	4461      	add	r1, ip
 801322a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801322e:	fb0a c20b 	mla	r2, sl, fp, ip
 8013232:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8013236:	b289      	uxth	r1, r1
 8013238:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801323c:	4577      	cmp	r7, lr
 801323e:	f849 1b04 	str.w	r1, [r9], #4
 8013242:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013246:	d8e2      	bhi.n	801320e <__multiply+0xb2>
 8013248:	9a01      	ldr	r2, [sp, #4]
 801324a:	f845 c002 	str.w	ip, [r5, r2]
 801324e:	9a03      	ldr	r2, [sp, #12]
 8013250:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013254:	3304      	adds	r3, #4
 8013256:	f1b9 0f00 	cmp.w	r9, #0
 801325a:	d021      	beq.n	80132a0 <__multiply+0x144>
 801325c:	6829      	ldr	r1, [r5, #0]
 801325e:	f104 0c14 	add.w	ip, r4, #20
 8013262:	46ae      	mov	lr, r5
 8013264:	f04f 0a00 	mov.w	sl, #0
 8013268:	f8bc b000 	ldrh.w	fp, [ip]
 801326c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8013270:	fb09 220b 	mla	r2, r9, fp, r2
 8013274:	4452      	add	r2, sl
 8013276:	b289      	uxth	r1, r1
 8013278:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801327c:	f84e 1b04 	str.w	r1, [lr], #4
 8013280:	f85c 1b04 	ldr.w	r1, [ip], #4
 8013284:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8013288:	f8be 1000 	ldrh.w	r1, [lr]
 801328c:	fb09 110a 	mla	r1, r9, sl, r1
 8013290:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8013294:	4567      	cmp	r7, ip
 8013296:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801329a:	d8e5      	bhi.n	8013268 <__multiply+0x10c>
 801329c:	9a01      	ldr	r2, [sp, #4]
 801329e:	50a9      	str	r1, [r5, r2]
 80132a0:	3504      	adds	r5, #4
 80132a2:	e799      	b.n	80131d8 <__multiply+0x7c>
 80132a4:	3e01      	subs	r6, #1
 80132a6:	e79b      	b.n	80131e0 <__multiply+0x84>
 80132a8:	08016310 	.word	0x08016310
 80132ac:	08016321 	.word	0x08016321

080132b0 <__pow5mult>:
 80132b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80132b4:	4615      	mov	r5, r2
 80132b6:	f012 0203 	ands.w	r2, r2, #3
 80132ba:	4606      	mov	r6, r0
 80132bc:	460f      	mov	r7, r1
 80132be:	d007      	beq.n	80132d0 <__pow5mult+0x20>
 80132c0:	4c25      	ldr	r4, [pc, #148]	; (8013358 <__pow5mult+0xa8>)
 80132c2:	3a01      	subs	r2, #1
 80132c4:	2300      	movs	r3, #0
 80132c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80132ca:	f7ff fe9d 	bl	8013008 <__multadd>
 80132ce:	4607      	mov	r7, r0
 80132d0:	10ad      	asrs	r5, r5, #2
 80132d2:	d03d      	beq.n	8013350 <__pow5mult+0xa0>
 80132d4:	69f4      	ldr	r4, [r6, #28]
 80132d6:	b97c      	cbnz	r4, 80132f8 <__pow5mult+0x48>
 80132d8:	2010      	movs	r0, #16
 80132da:	f7ff fd7f 	bl	8012ddc <malloc>
 80132de:	4602      	mov	r2, r0
 80132e0:	61f0      	str	r0, [r6, #28]
 80132e2:	b928      	cbnz	r0, 80132f0 <__pow5mult+0x40>
 80132e4:	4b1d      	ldr	r3, [pc, #116]	; (801335c <__pow5mult+0xac>)
 80132e6:	481e      	ldr	r0, [pc, #120]	; (8013360 <__pow5mult+0xb0>)
 80132e8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80132ec:	f000 fbd6 	bl	8013a9c <__assert_func>
 80132f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80132f4:	6004      	str	r4, [r0, #0]
 80132f6:	60c4      	str	r4, [r0, #12]
 80132f8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80132fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013300:	b94c      	cbnz	r4, 8013316 <__pow5mult+0x66>
 8013302:	f240 2171 	movw	r1, #625	; 0x271
 8013306:	4630      	mov	r0, r6
 8013308:	f7ff ff12 	bl	8013130 <__i2b>
 801330c:	2300      	movs	r3, #0
 801330e:	f8c8 0008 	str.w	r0, [r8, #8]
 8013312:	4604      	mov	r4, r0
 8013314:	6003      	str	r3, [r0, #0]
 8013316:	f04f 0900 	mov.w	r9, #0
 801331a:	07eb      	lsls	r3, r5, #31
 801331c:	d50a      	bpl.n	8013334 <__pow5mult+0x84>
 801331e:	4639      	mov	r1, r7
 8013320:	4622      	mov	r2, r4
 8013322:	4630      	mov	r0, r6
 8013324:	f7ff ff1a 	bl	801315c <__multiply>
 8013328:	4639      	mov	r1, r7
 801332a:	4680      	mov	r8, r0
 801332c:	4630      	mov	r0, r6
 801332e:	f7ff fe49 	bl	8012fc4 <_Bfree>
 8013332:	4647      	mov	r7, r8
 8013334:	106d      	asrs	r5, r5, #1
 8013336:	d00b      	beq.n	8013350 <__pow5mult+0xa0>
 8013338:	6820      	ldr	r0, [r4, #0]
 801333a:	b938      	cbnz	r0, 801334c <__pow5mult+0x9c>
 801333c:	4622      	mov	r2, r4
 801333e:	4621      	mov	r1, r4
 8013340:	4630      	mov	r0, r6
 8013342:	f7ff ff0b 	bl	801315c <__multiply>
 8013346:	6020      	str	r0, [r4, #0]
 8013348:	f8c0 9000 	str.w	r9, [r0]
 801334c:	4604      	mov	r4, r0
 801334e:	e7e4      	b.n	801331a <__pow5mult+0x6a>
 8013350:	4638      	mov	r0, r7
 8013352:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013356:	bf00      	nop
 8013358:	08016470 	.word	0x08016470
 801335c:	080162a1 	.word	0x080162a1
 8013360:	08016321 	.word	0x08016321

08013364 <__lshift>:
 8013364:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013368:	460c      	mov	r4, r1
 801336a:	6849      	ldr	r1, [r1, #4]
 801336c:	6923      	ldr	r3, [r4, #16]
 801336e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013372:	68a3      	ldr	r3, [r4, #8]
 8013374:	4607      	mov	r7, r0
 8013376:	4691      	mov	r9, r2
 8013378:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801337c:	f108 0601 	add.w	r6, r8, #1
 8013380:	42b3      	cmp	r3, r6
 8013382:	db0b      	blt.n	801339c <__lshift+0x38>
 8013384:	4638      	mov	r0, r7
 8013386:	f7ff fddd 	bl	8012f44 <_Balloc>
 801338a:	4605      	mov	r5, r0
 801338c:	b948      	cbnz	r0, 80133a2 <__lshift+0x3e>
 801338e:	4602      	mov	r2, r0
 8013390:	4b28      	ldr	r3, [pc, #160]	; (8013434 <__lshift+0xd0>)
 8013392:	4829      	ldr	r0, [pc, #164]	; (8013438 <__lshift+0xd4>)
 8013394:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8013398:	f000 fb80 	bl	8013a9c <__assert_func>
 801339c:	3101      	adds	r1, #1
 801339e:	005b      	lsls	r3, r3, #1
 80133a0:	e7ee      	b.n	8013380 <__lshift+0x1c>
 80133a2:	2300      	movs	r3, #0
 80133a4:	f100 0114 	add.w	r1, r0, #20
 80133a8:	f100 0210 	add.w	r2, r0, #16
 80133ac:	4618      	mov	r0, r3
 80133ae:	4553      	cmp	r3, sl
 80133b0:	db33      	blt.n	801341a <__lshift+0xb6>
 80133b2:	6920      	ldr	r0, [r4, #16]
 80133b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80133b8:	f104 0314 	add.w	r3, r4, #20
 80133bc:	f019 091f 	ands.w	r9, r9, #31
 80133c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80133c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80133c8:	d02b      	beq.n	8013422 <__lshift+0xbe>
 80133ca:	f1c9 0e20 	rsb	lr, r9, #32
 80133ce:	468a      	mov	sl, r1
 80133d0:	2200      	movs	r2, #0
 80133d2:	6818      	ldr	r0, [r3, #0]
 80133d4:	fa00 f009 	lsl.w	r0, r0, r9
 80133d8:	4310      	orrs	r0, r2
 80133da:	f84a 0b04 	str.w	r0, [sl], #4
 80133de:	f853 2b04 	ldr.w	r2, [r3], #4
 80133e2:	459c      	cmp	ip, r3
 80133e4:	fa22 f20e 	lsr.w	r2, r2, lr
 80133e8:	d8f3      	bhi.n	80133d2 <__lshift+0x6e>
 80133ea:	ebac 0304 	sub.w	r3, ip, r4
 80133ee:	3b15      	subs	r3, #21
 80133f0:	f023 0303 	bic.w	r3, r3, #3
 80133f4:	3304      	adds	r3, #4
 80133f6:	f104 0015 	add.w	r0, r4, #21
 80133fa:	4584      	cmp	ip, r0
 80133fc:	bf38      	it	cc
 80133fe:	2304      	movcc	r3, #4
 8013400:	50ca      	str	r2, [r1, r3]
 8013402:	b10a      	cbz	r2, 8013408 <__lshift+0xa4>
 8013404:	f108 0602 	add.w	r6, r8, #2
 8013408:	3e01      	subs	r6, #1
 801340a:	4638      	mov	r0, r7
 801340c:	612e      	str	r6, [r5, #16]
 801340e:	4621      	mov	r1, r4
 8013410:	f7ff fdd8 	bl	8012fc4 <_Bfree>
 8013414:	4628      	mov	r0, r5
 8013416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801341a:	f842 0f04 	str.w	r0, [r2, #4]!
 801341e:	3301      	adds	r3, #1
 8013420:	e7c5      	b.n	80133ae <__lshift+0x4a>
 8013422:	3904      	subs	r1, #4
 8013424:	f853 2b04 	ldr.w	r2, [r3], #4
 8013428:	f841 2f04 	str.w	r2, [r1, #4]!
 801342c:	459c      	cmp	ip, r3
 801342e:	d8f9      	bhi.n	8013424 <__lshift+0xc0>
 8013430:	e7ea      	b.n	8013408 <__lshift+0xa4>
 8013432:	bf00      	nop
 8013434:	08016310 	.word	0x08016310
 8013438:	08016321 	.word	0x08016321

0801343c <__mcmp>:
 801343c:	b530      	push	{r4, r5, lr}
 801343e:	6902      	ldr	r2, [r0, #16]
 8013440:	690c      	ldr	r4, [r1, #16]
 8013442:	1b12      	subs	r2, r2, r4
 8013444:	d10e      	bne.n	8013464 <__mcmp+0x28>
 8013446:	f100 0314 	add.w	r3, r0, #20
 801344a:	3114      	adds	r1, #20
 801344c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8013450:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8013454:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8013458:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801345c:	42a5      	cmp	r5, r4
 801345e:	d003      	beq.n	8013468 <__mcmp+0x2c>
 8013460:	d305      	bcc.n	801346e <__mcmp+0x32>
 8013462:	2201      	movs	r2, #1
 8013464:	4610      	mov	r0, r2
 8013466:	bd30      	pop	{r4, r5, pc}
 8013468:	4283      	cmp	r3, r0
 801346a:	d3f3      	bcc.n	8013454 <__mcmp+0x18>
 801346c:	e7fa      	b.n	8013464 <__mcmp+0x28>
 801346e:	f04f 32ff 	mov.w	r2, #4294967295
 8013472:	e7f7      	b.n	8013464 <__mcmp+0x28>

08013474 <__mdiff>:
 8013474:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013478:	460c      	mov	r4, r1
 801347a:	4606      	mov	r6, r0
 801347c:	4611      	mov	r1, r2
 801347e:	4620      	mov	r0, r4
 8013480:	4690      	mov	r8, r2
 8013482:	f7ff ffdb 	bl	801343c <__mcmp>
 8013486:	1e05      	subs	r5, r0, #0
 8013488:	d110      	bne.n	80134ac <__mdiff+0x38>
 801348a:	4629      	mov	r1, r5
 801348c:	4630      	mov	r0, r6
 801348e:	f7ff fd59 	bl	8012f44 <_Balloc>
 8013492:	b930      	cbnz	r0, 80134a2 <__mdiff+0x2e>
 8013494:	4b3a      	ldr	r3, [pc, #232]	; (8013580 <__mdiff+0x10c>)
 8013496:	4602      	mov	r2, r0
 8013498:	f240 2137 	movw	r1, #567	; 0x237
 801349c:	4839      	ldr	r0, [pc, #228]	; (8013584 <__mdiff+0x110>)
 801349e:	f000 fafd 	bl	8013a9c <__assert_func>
 80134a2:	2301      	movs	r3, #1
 80134a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80134a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134ac:	bfa4      	itt	ge
 80134ae:	4643      	movge	r3, r8
 80134b0:	46a0      	movge	r8, r4
 80134b2:	4630      	mov	r0, r6
 80134b4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80134b8:	bfa6      	itte	ge
 80134ba:	461c      	movge	r4, r3
 80134bc:	2500      	movge	r5, #0
 80134be:	2501      	movlt	r5, #1
 80134c0:	f7ff fd40 	bl	8012f44 <_Balloc>
 80134c4:	b920      	cbnz	r0, 80134d0 <__mdiff+0x5c>
 80134c6:	4b2e      	ldr	r3, [pc, #184]	; (8013580 <__mdiff+0x10c>)
 80134c8:	4602      	mov	r2, r0
 80134ca:	f240 2145 	movw	r1, #581	; 0x245
 80134ce:	e7e5      	b.n	801349c <__mdiff+0x28>
 80134d0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80134d4:	6926      	ldr	r6, [r4, #16]
 80134d6:	60c5      	str	r5, [r0, #12]
 80134d8:	f104 0914 	add.w	r9, r4, #20
 80134dc:	f108 0514 	add.w	r5, r8, #20
 80134e0:	f100 0e14 	add.w	lr, r0, #20
 80134e4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80134e8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80134ec:	f108 0210 	add.w	r2, r8, #16
 80134f0:	46f2      	mov	sl, lr
 80134f2:	2100      	movs	r1, #0
 80134f4:	f859 3b04 	ldr.w	r3, [r9], #4
 80134f8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80134fc:	fa11 f88b 	uxtah	r8, r1, fp
 8013500:	b299      	uxth	r1, r3
 8013502:	0c1b      	lsrs	r3, r3, #16
 8013504:	eba8 0801 	sub.w	r8, r8, r1
 8013508:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801350c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8013510:	fa1f f888 	uxth.w	r8, r8
 8013514:	1419      	asrs	r1, r3, #16
 8013516:	454e      	cmp	r6, r9
 8013518:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801351c:	f84a 3b04 	str.w	r3, [sl], #4
 8013520:	d8e8      	bhi.n	80134f4 <__mdiff+0x80>
 8013522:	1b33      	subs	r3, r6, r4
 8013524:	3b15      	subs	r3, #21
 8013526:	f023 0303 	bic.w	r3, r3, #3
 801352a:	3304      	adds	r3, #4
 801352c:	3415      	adds	r4, #21
 801352e:	42a6      	cmp	r6, r4
 8013530:	bf38      	it	cc
 8013532:	2304      	movcc	r3, #4
 8013534:	441d      	add	r5, r3
 8013536:	4473      	add	r3, lr
 8013538:	469e      	mov	lr, r3
 801353a:	462e      	mov	r6, r5
 801353c:	4566      	cmp	r6, ip
 801353e:	d30e      	bcc.n	801355e <__mdiff+0xea>
 8013540:	f10c 0203 	add.w	r2, ip, #3
 8013544:	1b52      	subs	r2, r2, r5
 8013546:	f022 0203 	bic.w	r2, r2, #3
 801354a:	3d03      	subs	r5, #3
 801354c:	45ac      	cmp	ip, r5
 801354e:	bf38      	it	cc
 8013550:	2200      	movcc	r2, #0
 8013552:	4413      	add	r3, r2
 8013554:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8013558:	b17a      	cbz	r2, 801357a <__mdiff+0x106>
 801355a:	6107      	str	r7, [r0, #16]
 801355c:	e7a4      	b.n	80134a8 <__mdiff+0x34>
 801355e:	f856 8b04 	ldr.w	r8, [r6], #4
 8013562:	fa11 f288 	uxtah	r2, r1, r8
 8013566:	1414      	asrs	r4, r2, #16
 8013568:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801356c:	b292      	uxth	r2, r2
 801356e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8013572:	f84e 2b04 	str.w	r2, [lr], #4
 8013576:	1421      	asrs	r1, r4, #16
 8013578:	e7e0      	b.n	801353c <__mdiff+0xc8>
 801357a:	3f01      	subs	r7, #1
 801357c:	e7ea      	b.n	8013554 <__mdiff+0xe0>
 801357e:	bf00      	nop
 8013580:	08016310 	.word	0x08016310
 8013584:	08016321 	.word	0x08016321

08013588 <__d2b>:
 8013588:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801358c:	460f      	mov	r7, r1
 801358e:	2101      	movs	r1, #1
 8013590:	ec59 8b10 	vmov	r8, r9, d0
 8013594:	4616      	mov	r6, r2
 8013596:	f7ff fcd5 	bl	8012f44 <_Balloc>
 801359a:	4604      	mov	r4, r0
 801359c:	b930      	cbnz	r0, 80135ac <__d2b+0x24>
 801359e:	4602      	mov	r2, r0
 80135a0:	4b24      	ldr	r3, [pc, #144]	; (8013634 <__d2b+0xac>)
 80135a2:	4825      	ldr	r0, [pc, #148]	; (8013638 <__d2b+0xb0>)
 80135a4:	f240 310f 	movw	r1, #783	; 0x30f
 80135a8:	f000 fa78 	bl	8013a9c <__assert_func>
 80135ac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80135b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80135b4:	bb2d      	cbnz	r5, 8013602 <__d2b+0x7a>
 80135b6:	9301      	str	r3, [sp, #4]
 80135b8:	f1b8 0300 	subs.w	r3, r8, #0
 80135bc:	d026      	beq.n	801360c <__d2b+0x84>
 80135be:	4668      	mov	r0, sp
 80135c0:	9300      	str	r3, [sp, #0]
 80135c2:	f7ff fd87 	bl	80130d4 <__lo0bits>
 80135c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80135ca:	b1e8      	cbz	r0, 8013608 <__d2b+0x80>
 80135cc:	f1c0 0320 	rsb	r3, r0, #32
 80135d0:	fa02 f303 	lsl.w	r3, r2, r3
 80135d4:	430b      	orrs	r3, r1
 80135d6:	40c2      	lsrs	r2, r0
 80135d8:	6163      	str	r3, [r4, #20]
 80135da:	9201      	str	r2, [sp, #4]
 80135dc:	9b01      	ldr	r3, [sp, #4]
 80135de:	61a3      	str	r3, [r4, #24]
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	bf14      	ite	ne
 80135e4:	2202      	movne	r2, #2
 80135e6:	2201      	moveq	r2, #1
 80135e8:	6122      	str	r2, [r4, #16]
 80135ea:	b1bd      	cbz	r5, 801361c <__d2b+0x94>
 80135ec:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80135f0:	4405      	add	r5, r0
 80135f2:	603d      	str	r5, [r7, #0]
 80135f4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80135f8:	6030      	str	r0, [r6, #0]
 80135fa:	4620      	mov	r0, r4
 80135fc:	b003      	add	sp, #12
 80135fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013602:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013606:	e7d6      	b.n	80135b6 <__d2b+0x2e>
 8013608:	6161      	str	r1, [r4, #20]
 801360a:	e7e7      	b.n	80135dc <__d2b+0x54>
 801360c:	a801      	add	r0, sp, #4
 801360e:	f7ff fd61 	bl	80130d4 <__lo0bits>
 8013612:	9b01      	ldr	r3, [sp, #4]
 8013614:	6163      	str	r3, [r4, #20]
 8013616:	3020      	adds	r0, #32
 8013618:	2201      	movs	r2, #1
 801361a:	e7e5      	b.n	80135e8 <__d2b+0x60>
 801361c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013620:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013624:	6038      	str	r0, [r7, #0]
 8013626:	6918      	ldr	r0, [r3, #16]
 8013628:	f7ff fd34 	bl	8013094 <__hi0bits>
 801362c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013630:	e7e2      	b.n	80135f8 <__d2b+0x70>
 8013632:	bf00      	nop
 8013634:	08016310 	.word	0x08016310
 8013638:	08016321 	.word	0x08016321

0801363c <__ssputs_r>:
 801363c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013640:	688e      	ldr	r6, [r1, #8]
 8013642:	461f      	mov	r7, r3
 8013644:	42be      	cmp	r6, r7
 8013646:	680b      	ldr	r3, [r1, #0]
 8013648:	4682      	mov	sl, r0
 801364a:	460c      	mov	r4, r1
 801364c:	4690      	mov	r8, r2
 801364e:	d82c      	bhi.n	80136aa <__ssputs_r+0x6e>
 8013650:	898a      	ldrh	r2, [r1, #12]
 8013652:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013656:	d026      	beq.n	80136a6 <__ssputs_r+0x6a>
 8013658:	6965      	ldr	r5, [r4, #20]
 801365a:	6909      	ldr	r1, [r1, #16]
 801365c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013660:	eba3 0901 	sub.w	r9, r3, r1
 8013664:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013668:	1c7b      	adds	r3, r7, #1
 801366a:	444b      	add	r3, r9
 801366c:	106d      	asrs	r5, r5, #1
 801366e:	429d      	cmp	r5, r3
 8013670:	bf38      	it	cc
 8013672:	461d      	movcc	r5, r3
 8013674:	0553      	lsls	r3, r2, #21
 8013676:	d527      	bpl.n	80136c8 <__ssputs_r+0x8c>
 8013678:	4629      	mov	r1, r5
 801367a:	f7ff fbd7 	bl	8012e2c <_malloc_r>
 801367e:	4606      	mov	r6, r0
 8013680:	b360      	cbz	r0, 80136dc <__ssputs_r+0xa0>
 8013682:	6921      	ldr	r1, [r4, #16]
 8013684:	464a      	mov	r2, r9
 8013686:	f7fe fcd5 	bl	8012034 <memcpy>
 801368a:	89a3      	ldrh	r3, [r4, #12]
 801368c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013690:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013694:	81a3      	strh	r3, [r4, #12]
 8013696:	6126      	str	r6, [r4, #16]
 8013698:	6165      	str	r5, [r4, #20]
 801369a:	444e      	add	r6, r9
 801369c:	eba5 0509 	sub.w	r5, r5, r9
 80136a0:	6026      	str	r6, [r4, #0]
 80136a2:	60a5      	str	r5, [r4, #8]
 80136a4:	463e      	mov	r6, r7
 80136a6:	42be      	cmp	r6, r7
 80136a8:	d900      	bls.n	80136ac <__ssputs_r+0x70>
 80136aa:	463e      	mov	r6, r7
 80136ac:	6820      	ldr	r0, [r4, #0]
 80136ae:	4632      	mov	r2, r6
 80136b0:	4641      	mov	r1, r8
 80136b2:	f000 f9c9 	bl	8013a48 <memmove>
 80136b6:	68a3      	ldr	r3, [r4, #8]
 80136b8:	1b9b      	subs	r3, r3, r6
 80136ba:	60a3      	str	r3, [r4, #8]
 80136bc:	6823      	ldr	r3, [r4, #0]
 80136be:	4433      	add	r3, r6
 80136c0:	6023      	str	r3, [r4, #0]
 80136c2:	2000      	movs	r0, #0
 80136c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80136c8:	462a      	mov	r2, r5
 80136ca:	f000 fa2d 	bl	8013b28 <_realloc_r>
 80136ce:	4606      	mov	r6, r0
 80136d0:	2800      	cmp	r0, #0
 80136d2:	d1e0      	bne.n	8013696 <__ssputs_r+0x5a>
 80136d4:	6921      	ldr	r1, [r4, #16]
 80136d6:	4650      	mov	r0, sl
 80136d8:	f7ff fb34 	bl	8012d44 <_free_r>
 80136dc:	230c      	movs	r3, #12
 80136de:	f8ca 3000 	str.w	r3, [sl]
 80136e2:	89a3      	ldrh	r3, [r4, #12]
 80136e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80136e8:	81a3      	strh	r3, [r4, #12]
 80136ea:	f04f 30ff 	mov.w	r0, #4294967295
 80136ee:	e7e9      	b.n	80136c4 <__ssputs_r+0x88>

080136f0 <_svfiprintf_r>:
 80136f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80136f4:	4698      	mov	r8, r3
 80136f6:	898b      	ldrh	r3, [r1, #12]
 80136f8:	061b      	lsls	r3, r3, #24
 80136fa:	b09d      	sub	sp, #116	; 0x74
 80136fc:	4607      	mov	r7, r0
 80136fe:	460d      	mov	r5, r1
 8013700:	4614      	mov	r4, r2
 8013702:	d50e      	bpl.n	8013722 <_svfiprintf_r+0x32>
 8013704:	690b      	ldr	r3, [r1, #16]
 8013706:	b963      	cbnz	r3, 8013722 <_svfiprintf_r+0x32>
 8013708:	2140      	movs	r1, #64	; 0x40
 801370a:	f7ff fb8f 	bl	8012e2c <_malloc_r>
 801370e:	6028      	str	r0, [r5, #0]
 8013710:	6128      	str	r0, [r5, #16]
 8013712:	b920      	cbnz	r0, 801371e <_svfiprintf_r+0x2e>
 8013714:	230c      	movs	r3, #12
 8013716:	603b      	str	r3, [r7, #0]
 8013718:	f04f 30ff 	mov.w	r0, #4294967295
 801371c:	e0d0      	b.n	80138c0 <_svfiprintf_r+0x1d0>
 801371e:	2340      	movs	r3, #64	; 0x40
 8013720:	616b      	str	r3, [r5, #20]
 8013722:	2300      	movs	r3, #0
 8013724:	9309      	str	r3, [sp, #36]	; 0x24
 8013726:	2320      	movs	r3, #32
 8013728:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801372c:	f8cd 800c 	str.w	r8, [sp, #12]
 8013730:	2330      	movs	r3, #48	; 0x30
 8013732:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80138d8 <_svfiprintf_r+0x1e8>
 8013736:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801373a:	f04f 0901 	mov.w	r9, #1
 801373e:	4623      	mov	r3, r4
 8013740:	469a      	mov	sl, r3
 8013742:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013746:	b10a      	cbz	r2, 801374c <_svfiprintf_r+0x5c>
 8013748:	2a25      	cmp	r2, #37	; 0x25
 801374a:	d1f9      	bne.n	8013740 <_svfiprintf_r+0x50>
 801374c:	ebba 0b04 	subs.w	fp, sl, r4
 8013750:	d00b      	beq.n	801376a <_svfiprintf_r+0x7a>
 8013752:	465b      	mov	r3, fp
 8013754:	4622      	mov	r2, r4
 8013756:	4629      	mov	r1, r5
 8013758:	4638      	mov	r0, r7
 801375a:	f7ff ff6f 	bl	801363c <__ssputs_r>
 801375e:	3001      	adds	r0, #1
 8013760:	f000 80a9 	beq.w	80138b6 <_svfiprintf_r+0x1c6>
 8013764:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013766:	445a      	add	r2, fp
 8013768:	9209      	str	r2, [sp, #36]	; 0x24
 801376a:	f89a 3000 	ldrb.w	r3, [sl]
 801376e:	2b00      	cmp	r3, #0
 8013770:	f000 80a1 	beq.w	80138b6 <_svfiprintf_r+0x1c6>
 8013774:	2300      	movs	r3, #0
 8013776:	f04f 32ff 	mov.w	r2, #4294967295
 801377a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801377e:	f10a 0a01 	add.w	sl, sl, #1
 8013782:	9304      	str	r3, [sp, #16]
 8013784:	9307      	str	r3, [sp, #28]
 8013786:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801378a:	931a      	str	r3, [sp, #104]	; 0x68
 801378c:	4654      	mov	r4, sl
 801378e:	2205      	movs	r2, #5
 8013790:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013794:	4850      	ldr	r0, [pc, #320]	; (80138d8 <_svfiprintf_r+0x1e8>)
 8013796:	f7ec fd3b 	bl	8000210 <memchr>
 801379a:	9a04      	ldr	r2, [sp, #16]
 801379c:	b9d8      	cbnz	r0, 80137d6 <_svfiprintf_r+0xe6>
 801379e:	06d0      	lsls	r0, r2, #27
 80137a0:	bf44      	itt	mi
 80137a2:	2320      	movmi	r3, #32
 80137a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80137a8:	0711      	lsls	r1, r2, #28
 80137aa:	bf44      	itt	mi
 80137ac:	232b      	movmi	r3, #43	; 0x2b
 80137ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80137b2:	f89a 3000 	ldrb.w	r3, [sl]
 80137b6:	2b2a      	cmp	r3, #42	; 0x2a
 80137b8:	d015      	beq.n	80137e6 <_svfiprintf_r+0xf6>
 80137ba:	9a07      	ldr	r2, [sp, #28]
 80137bc:	4654      	mov	r4, sl
 80137be:	2000      	movs	r0, #0
 80137c0:	f04f 0c0a 	mov.w	ip, #10
 80137c4:	4621      	mov	r1, r4
 80137c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80137ca:	3b30      	subs	r3, #48	; 0x30
 80137cc:	2b09      	cmp	r3, #9
 80137ce:	d94d      	bls.n	801386c <_svfiprintf_r+0x17c>
 80137d0:	b1b0      	cbz	r0, 8013800 <_svfiprintf_r+0x110>
 80137d2:	9207      	str	r2, [sp, #28]
 80137d4:	e014      	b.n	8013800 <_svfiprintf_r+0x110>
 80137d6:	eba0 0308 	sub.w	r3, r0, r8
 80137da:	fa09 f303 	lsl.w	r3, r9, r3
 80137de:	4313      	orrs	r3, r2
 80137e0:	9304      	str	r3, [sp, #16]
 80137e2:	46a2      	mov	sl, r4
 80137e4:	e7d2      	b.n	801378c <_svfiprintf_r+0x9c>
 80137e6:	9b03      	ldr	r3, [sp, #12]
 80137e8:	1d19      	adds	r1, r3, #4
 80137ea:	681b      	ldr	r3, [r3, #0]
 80137ec:	9103      	str	r1, [sp, #12]
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	bfbb      	ittet	lt
 80137f2:	425b      	neglt	r3, r3
 80137f4:	f042 0202 	orrlt.w	r2, r2, #2
 80137f8:	9307      	strge	r3, [sp, #28]
 80137fa:	9307      	strlt	r3, [sp, #28]
 80137fc:	bfb8      	it	lt
 80137fe:	9204      	strlt	r2, [sp, #16]
 8013800:	7823      	ldrb	r3, [r4, #0]
 8013802:	2b2e      	cmp	r3, #46	; 0x2e
 8013804:	d10c      	bne.n	8013820 <_svfiprintf_r+0x130>
 8013806:	7863      	ldrb	r3, [r4, #1]
 8013808:	2b2a      	cmp	r3, #42	; 0x2a
 801380a:	d134      	bne.n	8013876 <_svfiprintf_r+0x186>
 801380c:	9b03      	ldr	r3, [sp, #12]
 801380e:	1d1a      	adds	r2, r3, #4
 8013810:	681b      	ldr	r3, [r3, #0]
 8013812:	9203      	str	r2, [sp, #12]
 8013814:	2b00      	cmp	r3, #0
 8013816:	bfb8      	it	lt
 8013818:	f04f 33ff 	movlt.w	r3, #4294967295
 801381c:	3402      	adds	r4, #2
 801381e:	9305      	str	r3, [sp, #20]
 8013820:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80138e8 <_svfiprintf_r+0x1f8>
 8013824:	7821      	ldrb	r1, [r4, #0]
 8013826:	2203      	movs	r2, #3
 8013828:	4650      	mov	r0, sl
 801382a:	f7ec fcf1 	bl	8000210 <memchr>
 801382e:	b138      	cbz	r0, 8013840 <_svfiprintf_r+0x150>
 8013830:	9b04      	ldr	r3, [sp, #16]
 8013832:	eba0 000a 	sub.w	r0, r0, sl
 8013836:	2240      	movs	r2, #64	; 0x40
 8013838:	4082      	lsls	r2, r0
 801383a:	4313      	orrs	r3, r2
 801383c:	3401      	adds	r4, #1
 801383e:	9304      	str	r3, [sp, #16]
 8013840:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013844:	4825      	ldr	r0, [pc, #148]	; (80138dc <_svfiprintf_r+0x1ec>)
 8013846:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801384a:	2206      	movs	r2, #6
 801384c:	f7ec fce0 	bl	8000210 <memchr>
 8013850:	2800      	cmp	r0, #0
 8013852:	d038      	beq.n	80138c6 <_svfiprintf_r+0x1d6>
 8013854:	4b22      	ldr	r3, [pc, #136]	; (80138e0 <_svfiprintf_r+0x1f0>)
 8013856:	bb1b      	cbnz	r3, 80138a0 <_svfiprintf_r+0x1b0>
 8013858:	9b03      	ldr	r3, [sp, #12]
 801385a:	3307      	adds	r3, #7
 801385c:	f023 0307 	bic.w	r3, r3, #7
 8013860:	3308      	adds	r3, #8
 8013862:	9303      	str	r3, [sp, #12]
 8013864:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013866:	4433      	add	r3, r6
 8013868:	9309      	str	r3, [sp, #36]	; 0x24
 801386a:	e768      	b.n	801373e <_svfiprintf_r+0x4e>
 801386c:	fb0c 3202 	mla	r2, ip, r2, r3
 8013870:	460c      	mov	r4, r1
 8013872:	2001      	movs	r0, #1
 8013874:	e7a6      	b.n	80137c4 <_svfiprintf_r+0xd4>
 8013876:	2300      	movs	r3, #0
 8013878:	3401      	adds	r4, #1
 801387a:	9305      	str	r3, [sp, #20]
 801387c:	4619      	mov	r1, r3
 801387e:	f04f 0c0a 	mov.w	ip, #10
 8013882:	4620      	mov	r0, r4
 8013884:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013888:	3a30      	subs	r2, #48	; 0x30
 801388a:	2a09      	cmp	r2, #9
 801388c:	d903      	bls.n	8013896 <_svfiprintf_r+0x1a6>
 801388e:	2b00      	cmp	r3, #0
 8013890:	d0c6      	beq.n	8013820 <_svfiprintf_r+0x130>
 8013892:	9105      	str	r1, [sp, #20]
 8013894:	e7c4      	b.n	8013820 <_svfiprintf_r+0x130>
 8013896:	fb0c 2101 	mla	r1, ip, r1, r2
 801389a:	4604      	mov	r4, r0
 801389c:	2301      	movs	r3, #1
 801389e:	e7f0      	b.n	8013882 <_svfiprintf_r+0x192>
 80138a0:	ab03      	add	r3, sp, #12
 80138a2:	9300      	str	r3, [sp, #0]
 80138a4:	462a      	mov	r2, r5
 80138a6:	4b0f      	ldr	r3, [pc, #60]	; (80138e4 <_svfiprintf_r+0x1f4>)
 80138a8:	a904      	add	r1, sp, #16
 80138aa:	4638      	mov	r0, r7
 80138ac:	f7fd fe14 	bl	80114d8 <_printf_float>
 80138b0:	1c42      	adds	r2, r0, #1
 80138b2:	4606      	mov	r6, r0
 80138b4:	d1d6      	bne.n	8013864 <_svfiprintf_r+0x174>
 80138b6:	89ab      	ldrh	r3, [r5, #12]
 80138b8:	065b      	lsls	r3, r3, #25
 80138ba:	f53f af2d 	bmi.w	8013718 <_svfiprintf_r+0x28>
 80138be:	9809      	ldr	r0, [sp, #36]	; 0x24
 80138c0:	b01d      	add	sp, #116	; 0x74
 80138c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80138c6:	ab03      	add	r3, sp, #12
 80138c8:	9300      	str	r3, [sp, #0]
 80138ca:	462a      	mov	r2, r5
 80138cc:	4b05      	ldr	r3, [pc, #20]	; (80138e4 <_svfiprintf_r+0x1f4>)
 80138ce:	a904      	add	r1, sp, #16
 80138d0:	4638      	mov	r0, r7
 80138d2:	f7fe f8a5 	bl	8011a20 <_printf_i>
 80138d6:	e7eb      	b.n	80138b0 <_svfiprintf_r+0x1c0>
 80138d8:	0801647c 	.word	0x0801647c
 80138dc:	08016486 	.word	0x08016486
 80138e0:	080114d9 	.word	0x080114d9
 80138e4:	0801363d 	.word	0x0801363d
 80138e8:	08016482 	.word	0x08016482

080138ec <__sflush_r>:
 80138ec:	898a      	ldrh	r2, [r1, #12]
 80138ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80138f2:	4605      	mov	r5, r0
 80138f4:	0710      	lsls	r0, r2, #28
 80138f6:	460c      	mov	r4, r1
 80138f8:	d458      	bmi.n	80139ac <__sflush_r+0xc0>
 80138fa:	684b      	ldr	r3, [r1, #4]
 80138fc:	2b00      	cmp	r3, #0
 80138fe:	dc05      	bgt.n	801390c <__sflush_r+0x20>
 8013900:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013902:	2b00      	cmp	r3, #0
 8013904:	dc02      	bgt.n	801390c <__sflush_r+0x20>
 8013906:	2000      	movs	r0, #0
 8013908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801390c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801390e:	2e00      	cmp	r6, #0
 8013910:	d0f9      	beq.n	8013906 <__sflush_r+0x1a>
 8013912:	2300      	movs	r3, #0
 8013914:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013918:	682f      	ldr	r7, [r5, #0]
 801391a:	6a21      	ldr	r1, [r4, #32]
 801391c:	602b      	str	r3, [r5, #0]
 801391e:	d032      	beq.n	8013986 <__sflush_r+0x9a>
 8013920:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013922:	89a3      	ldrh	r3, [r4, #12]
 8013924:	075a      	lsls	r2, r3, #29
 8013926:	d505      	bpl.n	8013934 <__sflush_r+0x48>
 8013928:	6863      	ldr	r3, [r4, #4]
 801392a:	1ac0      	subs	r0, r0, r3
 801392c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801392e:	b10b      	cbz	r3, 8013934 <__sflush_r+0x48>
 8013930:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013932:	1ac0      	subs	r0, r0, r3
 8013934:	2300      	movs	r3, #0
 8013936:	4602      	mov	r2, r0
 8013938:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801393a:	6a21      	ldr	r1, [r4, #32]
 801393c:	4628      	mov	r0, r5
 801393e:	47b0      	blx	r6
 8013940:	1c43      	adds	r3, r0, #1
 8013942:	89a3      	ldrh	r3, [r4, #12]
 8013944:	d106      	bne.n	8013954 <__sflush_r+0x68>
 8013946:	6829      	ldr	r1, [r5, #0]
 8013948:	291d      	cmp	r1, #29
 801394a:	d82b      	bhi.n	80139a4 <__sflush_r+0xb8>
 801394c:	4a29      	ldr	r2, [pc, #164]	; (80139f4 <__sflush_r+0x108>)
 801394e:	410a      	asrs	r2, r1
 8013950:	07d6      	lsls	r6, r2, #31
 8013952:	d427      	bmi.n	80139a4 <__sflush_r+0xb8>
 8013954:	2200      	movs	r2, #0
 8013956:	6062      	str	r2, [r4, #4]
 8013958:	04d9      	lsls	r1, r3, #19
 801395a:	6922      	ldr	r2, [r4, #16]
 801395c:	6022      	str	r2, [r4, #0]
 801395e:	d504      	bpl.n	801396a <__sflush_r+0x7e>
 8013960:	1c42      	adds	r2, r0, #1
 8013962:	d101      	bne.n	8013968 <__sflush_r+0x7c>
 8013964:	682b      	ldr	r3, [r5, #0]
 8013966:	b903      	cbnz	r3, 801396a <__sflush_r+0x7e>
 8013968:	6560      	str	r0, [r4, #84]	; 0x54
 801396a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801396c:	602f      	str	r7, [r5, #0]
 801396e:	2900      	cmp	r1, #0
 8013970:	d0c9      	beq.n	8013906 <__sflush_r+0x1a>
 8013972:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013976:	4299      	cmp	r1, r3
 8013978:	d002      	beq.n	8013980 <__sflush_r+0x94>
 801397a:	4628      	mov	r0, r5
 801397c:	f7ff f9e2 	bl	8012d44 <_free_r>
 8013980:	2000      	movs	r0, #0
 8013982:	6360      	str	r0, [r4, #52]	; 0x34
 8013984:	e7c0      	b.n	8013908 <__sflush_r+0x1c>
 8013986:	2301      	movs	r3, #1
 8013988:	4628      	mov	r0, r5
 801398a:	47b0      	blx	r6
 801398c:	1c41      	adds	r1, r0, #1
 801398e:	d1c8      	bne.n	8013922 <__sflush_r+0x36>
 8013990:	682b      	ldr	r3, [r5, #0]
 8013992:	2b00      	cmp	r3, #0
 8013994:	d0c5      	beq.n	8013922 <__sflush_r+0x36>
 8013996:	2b1d      	cmp	r3, #29
 8013998:	d001      	beq.n	801399e <__sflush_r+0xb2>
 801399a:	2b16      	cmp	r3, #22
 801399c:	d101      	bne.n	80139a2 <__sflush_r+0xb6>
 801399e:	602f      	str	r7, [r5, #0]
 80139a0:	e7b1      	b.n	8013906 <__sflush_r+0x1a>
 80139a2:	89a3      	ldrh	r3, [r4, #12]
 80139a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80139a8:	81a3      	strh	r3, [r4, #12]
 80139aa:	e7ad      	b.n	8013908 <__sflush_r+0x1c>
 80139ac:	690f      	ldr	r7, [r1, #16]
 80139ae:	2f00      	cmp	r7, #0
 80139b0:	d0a9      	beq.n	8013906 <__sflush_r+0x1a>
 80139b2:	0793      	lsls	r3, r2, #30
 80139b4:	680e      	ldr	r6, [r1, #0]
 80139b6:	bf08      	it	eq
 80139b8:	694b      	ldreq	r3, [r1, #20]
 80139ba:	600f      	str	r7, [r1, #0]
 80139bc:	bf18      	it	ne
 80139be:	2300      	movne	r3, #0
 80139c0:	eba6 0807 	sub.w	r8, r6, r7
 80139c4:	608b      	str	r3, [r1, #8]
 80139c6:	f1b8 0f00 	cmp.w	r8, #0
 80139ca:	dd9c      	ble.n	8013906 <__sflush_r+0x1a>
 80139cc:	6a21      	ldr	r1, [r4, #32]
 80139ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80139d0:	4643      	mov	r3, r8
 80139d2:	463a      	mov	r2, r7
 80139d4:	4628      	mov	r0, r5
 80139d6:	47b0      	blx	r6
 80139d8:	2800      	cmp	r0, #0
 80139da:	dc06      	bgt.n	80139ea <__sflush_r+0xfe>
 80139dc:	89a3      	ldrh	r3, [r4, #12]
 80139de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80139e2:	81a3      	strh	r3, [r4, #12]
 80139e4:	f04f 30ff 	mov.w	r0, #4294967295
 80139e8:	e78e      	b.n	8013908 <__sflush_r+0x1c>
 80139ea:	4407      	add	r7, r0
 80139ec:	eba8 0800 	sub.w	r8, r8, r0
 80139f0:	e7e9      	b.n	80139c6 <__sflush_r+0xda>
 80139f2:	bf00      	nop
 80139f4:	dfbffffe 	.word	0xdfbffffe

080139f8 <_fflush_r>:
 80139f8:	b538      	push	{r3, r4, r5, lr}
 80139fa:	690b      	ldr	r3, [r1, #16]
 80139fc:	4605      	mov	r5, r0
 80139fe:	460c      	mov	r4, r1
 8013a00:	b913      	cbnz	r3, 8013a08 <_fflush_r+0x10>
 8013a02:	2500      	movs	r5, #0
 8013a04:	4628      	mov	r0, r5
 8013a06:	bd38      	pop	{r3, r4, r5, pc}
 8013a08:	b118      	cbz	r0, 8013a12 <_fflush_r+0x1a>
 8013a0a:	6a03      	ldr	r3, [r0, #32]
 8013a0c:	b90b      	cbnz	r3, 8013a12 <_fflush_r+0x1a>
 8013a0e:	f7fe f9a3 	bl	8011d58 <__sinit>
 8013a12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013a16:	2b00      	cmp	r3, #0
 8013a18:	d0f3      	beq.n	8013a02 <_fflush_r+0xa>
 8013a1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013a1c:	07d0      	lsls	r0, r2, #31
 8013a1e:	d404      	bmi.n	8013a2a <_fflush_r+0x32>
 8013a20:	0599      	lsls	r1, r3, #22
 8013a22:	d402      	bmi.n	8013a2a <_fflush_r+0x32>
 8013a24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013a26:	f7fe fb03 	bl	8012030 <__retarget_lock_acquire_recursive>
 8013a2a:	4628      	mov	r0, r5
 8013a2c:	4621      	mov	r1, r4
 8013a2e:	f7ff ff5d 	bl	80138ec <__sflush_r>
 8013a32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013a34:	07da      	lsls	r2, r3, #31
 8013a36:	4605      	mov	r5, r0
 8013a38:	d4e4      	bmi.n	8013a04 <_fflush_r+0xc>
 8013a3a:	89a3      	ldrh	r3, [r4, #12]
 8013a3c:	059b      	lsls	r3, r3, #22
 8013a3e:	d4e1      	bmi.n	8013a04 <_fflush_r+0xc>
 8013a40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013a42:	f7fe faf6 	bl	8012032 <__retarget_lock_release_recursive>
 8013a46:	e7dd      	b.n	8013a04 <_fflush_r+0xc>

08013a48 <memmove>:
 8013a48:	4288      	cmp	r0, r1
 8013a4a:	b510      	push	{r4, lr}
 8013a4c:	eb01 0402 	add.w	r4, r1, r2
 8013a50:	d902      	bls.n	8013a58 <memmove+0x10>
 8013a52:	4284      	cmp	r4, r0
 8013a54:	4623      	mov	r3, r4
 8013a56:	d807      	bhi.n	8013a68 <memmove+0x20>
 8013a58:	1e43      	subs	r3, r0, #1
 8013a5a:	42a1      	cmp	r1, r4
 8013a5c:	d008      	beq.n	8013a70 <memmove+0x28>
 8013a5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013a62:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013a66:	e7f8      	b.n	8013a5a <memmove+0x12>
 8013a68:	4402      	add	r2, r0
 8013a6a:	4601      	mov	r1, r0
 8013a6c:	428a      	cmp	r2, r1
 8013a6e:	d100      	bne.n	8013a72 <memmove+0x2a>
 8013a70:	bd10      	pop	{r4, pc}
 8013a72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013a76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013a7a:	e7f7      	b.n	8013a6c <memmove+0x24>

08013a7c <_sbrk_r>:
 8013a7c:	b538      	push	{r3, r4, r5, lr}
 8013a7e:	4d06      	ldr	r5, [pc, #24]	; (8013a98 <_sbrk_r+0x1c>)
 8013a80:	2300      	movs	r3, #0
 8013a82:	4604      	mov	r4, r0
 8013a84:	4608      	mov	r0, r1
 8013a86:	602b      	str	r3, [r5, #0]
 8013a88:	f7ee fd70 	bl	800256c <_sbrk>
 8013a8c:	1c43      	adds	r3, r0, #1
 8013a8e:	d102      	bne.n	8013a96 <_sbrk_r+0x1a>
 8013a90:	682b      	ldr	r3, [r5, #0]
 8013a92:	b103      	cbz	r3, 8013a96 <_sbrk_r+0x1a>
 8013a94:	6023      	str	r3, [r4, #0]
 8013a96:	bd38      	pop	{r3, r4, r5, pc}
 8013a98:	20007a18 	.word	0x20007a18

08013a9c <__assert_func>:
 8013a9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013a9e:	4614      	mov	r4, r2
 8013aa0:	461a      	mov	r2, r3
 8013aa2:	4b09      	ldr	r3, [pc, #36]	; (8013ac8 <__assert_func+0x2c>)
 8013aa4:	681b      	ldr	r3, [r3, #0]
 8013aa6:	4605      	mov	r5, r0
 8013aa8:	68d8      	ldr	r0, [r3, #12]
 8013aaa:	b14c      	cbz	r4, 8013ac0 <__assert_func+0x24>
 8013aac:	4b07      	ldr	r3, [pc, #28]	; (8013acc <__assert_func+0x30>)
 8013aae:	9100      	str	r1, [sp, #0]
 8013ab0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013ab4:	4906      	ldr	r1, [pc, #24]	; (8013ad0 <__assert_func+0x34>)
 8013ab6:	462b      	mov	r3, r5
 8013ab8:	f000 f872 	bl	8013ba0 <fiprintf>
 8013abc:	f000 f882 	bl	8013bc4 <abort>
 8013ac0:	4b04      	ldr	r3, [pc, #16]	; (8013ad4 <__assert_func+0x38>)
 8013ac2:	461c      	mov	r4, r3
 8013ac4:	e7f3      	b.n	8013aae <__assert_func+0x12>
 8013ac6:	bf00      	nop
 8013ac8:	20000094 	.word	0x20000094
 8013acc:	08016497 	.word	0x08016497
 8013ad0:	080164a4 	.word	0x080164a4
 8013ad4:	080164d2 	.word	0x080164d2

08013ad8 <_calloc_r>:
 8013ad8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013ada:	fba1 2402 	umull	r2, r4, r1, r2
 8013ade:	b94c      	cbnz	r4, 8013af4 <_calloc_r+0x1c>
 8013ae0:	4611      	mov	r1, r2
 8013ae2:	9201      	str	r2, [sp, #4]
 8013ae4:	f7ff f9a2 	bl	8012e2c <_malloc_r>
 8013ae8:	9a01      	ldr	r2, [sp, #4]
 8013aea:	4605      	mov	r5, r0
 8013aec:	b930      	cbnz	r0, 8013afc <_calloc_r+0x24>
 8013aee:	4628      	mov	r0, r5
 8013af0:	b003      	add	sp, #12
 8013af2:	bd30      	pop	{r4, r5, pc}
 8013af4:	220c      	movs	r2, #12
 8013af6:	6002      	str	r2, [r0, #0]
 8013af8:	2500      	movs	r5, #0
 8013afa:	e7f8      	b.n	8013aee <_calloc_r+0x16>
 8013afc:	4621      	mov	r1, r4
 8013afe:	f7fe f9c4 	bl	8011e8a <memset>
 8013b02:	e7f4      	b.n	8013aee <_calloc_r+0x16>

08013b04 <__ascii_mbtowc>:
 8013b04:	b082      	sub	sp, #8
 8013b06:	b901      	cbnz	r1, 8013b0a <__ascii_mbtowc+0x6>
 8013b08:	a901      	add	r1, sp, #4
 8013b0a:	b142      	cbz	r2, 8013b1e <__ascii_mbtowc+0x1a>
 8013b0c:	b14b      	cbz	r3, 8013b22 <__ascii_mbtowc+0x1e>
 8013b0e:	7813      	ldrb	r3, [r2, #0]
 8013b10:	600b      	str	r3, [r1, #0]
 8013b12:	7812      	ldrb	r2, [r2, #0]
 8013b14:	1e10      	subs	r0, r2, #0
 8013b16:	bf18      	it	ne
 8013b18:	2001      	movne	r0, #1
 8013b1a:	b002      	add	sp, #8
 8013b1c:	4770      	bx	lr
 8013b1e:	4610      	mov	r0, r2
 8013b20:	e7fb      	b.n	8013b1a <__ascii_mbtowc+0x16>
 8013b22:	f06f 0001 	mvn.w	r0, #1
 8013b26:	e7f8      	b.n	8013b1a <__ascii_mbtowc+0x16>

08013b28 <_realloc_r>:
 8013b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013b2c:	4680      	mov	r8, r0
 8013b2e:	4614      	mov	r4, r2
 8013b30:	460e      	mov	r6, r1
 8013b32:	b921      	cbnz	r1, 8013b3e <_realloc_r+0x16>
 8013b34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013b38:	4611      	mov	r1, r2
 8013b3a:	f7ff b977 	b.w	8012e2c <_malloc_r>
 8013b3e:	b92a      	cbnz	r2, 8013b4c <_realloc_r+0x24>
 8013b40:	f7ff f900 	bl	8012d44 <_free_r>
 8013b44:	4625      	mov	r5, r4
 8013b46:	4628      	mov	r0, r5
 8013b48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b4c:	f000 f841 	bl	8013bd2 <_malloc_usable_size_r>
 8013b50:	4284      	cmp	r4, r0
 8013b52:	4607      	mov	r7, r0
 8013b54:	d802      	bhi.n	8013b5c <_realloc_r+0x34>
 8013b56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013b5a:	d812      	bhi.n	8013b82 <_realloc_r+0x5a>
 8013b5c:	4621      	mov	r1, r4
 8013b5e:	4640      	mov	r0, r8
 8013b60:	f7ff f964 	bl	8012e2c <_malloc_r>
 8013b64:	4605      	mov	r5, r0
 8013b66:	2800      	cmp	r0, #0
 8013b68:	d0ed      	beq.n	8013b46 <_realloc_r+0x1e>
 8013b6a:	42bc      	cmp	r4, r7
 8013b6c:	4622      	mov	r2, r4
 8013b6e:	4631      	mov	r1, r6
 8013b70:	bf28      	it	cs
 8013b72:	463a      	movcs	r2, r7
 8013b74:	f7fe fa5e 	bl	8012034 <memcpy>
 8013b78:	4631      	mov	r1, r6
 8013b7a:	4640      	mov	r0, r8
 8013b7c:	f7ff f8e2 	bl	8012d44 <_free_r>
 8013b80:	e7e1      	b.n	8013b46 <_realloc_r+0x1e>
 8013b82:	4635      	mov	r5, r6
 8013b84:	e7df      	b.n	8013b46 <_realloc_r+0x1e>

08013b86 <__ascii_wctomb>:
 8013b86:	b149      	cbz	r1, 8013b9c <__ascii_wctomb+0x16>
 8013b88:	2aff      	cmp	r2, #255	; 0xff
 8013b8a:	bf85      	ittet	hi
 8013b8c:	238a      	movhi	r3, #138	; 0x8a
 8013b8e:	6003      	strhi	r3, [r0, #0]
 8013b90:	700a      	strbls	r2, [r1, #0]
 8013b92:	f04f 30ff 	movhi.w	r0, #4294967295
 8013b96:	bf98      	it	ls
 8013b98:	2001      	movls	r0, #1
 8013b9a:	4770      	bx	lr
 8013b9c:	4608      	mov	r0, r1
 8013b9e:	4770      	bx	lr

08013ba0 <fiprintf>:
 8013ba0:	b40e      	push	{r1, r2, r3}
 8013ba2:	b503      	push	{r0, r1, lr}
 8013ba4:	4601      	mov	r1, r0
 8013ba6:	ab03      	add	r3, sp, #12
 8013ba8:	4805      	ldr	r0, [pc, #20]	; (8013bc0 <fiprintf+0x20>)
 8013baa:	f853 2b04 	ldr.w	r2, [r3], #4
 8013bae:	6800      	ldr	r0, [r0, #0]
 8013bb0:	9301      	str	r3, [sp, #4]
 8013bb2:	f000 f83f 	bl	8013c34 <_vfiprintf_r>
 8013bb6:	b002      	add	sp, #8
 8013bb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8013bbc:	b003      	add	sp, #12
 8013bbe:	4770      	bx	lr
 8013bc0:	20000094 	.word	0x20000094

08013bc4 <abort>:
 8013bc4:	b508      	push	{r3, lr}
 8013bc6:	2006      	movs	r0, #6
 8013bc8:	f000 fa0c 	bl	8013fe4 <raise>
 8013bcc:	2001      	movs	r0, #1
 8013bce:	f7fd fb87 	bl	80112e0 <_exit>

08013bd2 <_malloc_usable_size_r>:
 8013bd2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013bd6:	1f18      	subs	r0, r3, #4
 8013bd8:	2b00      	cmp	r3, #0
 8013bda:	bfbc      	itt	lt
 8013bdc:	580b      	ldrlt	r3, [r1, r0]
 8013bde:	18c0      	addlt	r0, r0, r3
 8013be0:	4770      	bx	lr

08013be2 <__sfputc_r>:
 8013be2:	6893      	ldr	r3, [r2, #8]
 8013be4:	3b01      	subs	r3, #1
 8013be6:	2b00      	cmp	r3, #0
 8013be8:	b410      	push	{r4}
 8013bea:	6093      	str	r3, [r2, #8]
 8013bec:	da08      	bge.n	8013c00 <__sfputc_r+0x1e>
 8013bee:	6994      	ldr	r4, [r2, #24]
 8013bf0:	42a3      	cmp	r3, r4
 8013bf2:	db01      	blt.n	8013bf8 <__sfputc_r+0x16>
 8013bf4:	290a      	cmp	r1, #10
 8013bf6:	d103      	bne.n	8013c00 <__sfputc_r+0x1e>
 8013bf8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013bfc:	f000 b934 	b.w	8013e68 <__swbuf_r>
 8013c00:	6813      	ldr	r3, [r2, #0]
 8013c02:	1c58      	adds	r0, r3, #1
 8013c04:	6010      	str	r0, [r2, #0]
 8013c06:	7019      	strb	r1, [r3, #0]
 8013c08:	4608      	mov	r0, r1
 8013c0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013c0e:	4770      	bx	lr

08013c10 <__sfputs_r>:
 8013c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013c12:	4606      	mov	r6, r0
 8013c14:	460f      	mov	r7, r1
 8013c16:	4614      	mov	r4, r2
 8013c18:	18d5      	adds	r5, r2, r3
 8013c1a:	42ac      	cmp	r4, r5
 8013c1c:	d101      	bne.n	8013c22 <__sfputs_r+0x12>
 8013c1e:	2000      	movs	r0, #0
 8013c20:	e007      	b.n	8013c32 <__sfputs_r+0x22>
 8013c22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013c26:	463a      	mov	r2, r7
 8013c28:	4630      	mov	r0, r6
 8013c2a:	f7ff ffda 	bl	8013be2 <__sfputc_r>
 8013c2e:	1c43      	adds	r3, r0, #1
 8013c30:	d1f3      	bne.n	8013c1a <__sfputs_r+0xa>
 8013c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013c34 <_vfiprintf_r>:
 8013c34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c38:	460d      	mov	r5, r1
 8013c3a:	b09d      	sub	sp, #116	; 0x74
 8013c3c:	4614      	mov	r4, r2
 8013c3e:	4698      	mov	r8, r3
 8013c40:	4606      	mov	r6, r0
 8013c42:	b118      	cbz	r0, 8013c4c <_vfiprintf_r+0x18>
 8013c44:	6a03      	ldr	r3, [r0, #32]
 8013c46:	b90b      	cbnz	r3, 8013c4c <_vfiprintf_r+0x18>
 8013c48:	f7fe f886 	bl	8011d58 <__sinit>
 8013c4c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013c4e:	07d9      	lsls	r1, r3, #31
 8013c50:	d405      	bmi.n	8013c5e <_vfiprintf_r+0x2a>
 8013c52:	89ab      	ldrh	r3, [r5, #12]
 8013c54:	059a      	lsls	r2, r3, #22
 8013c56:	d402      	bmi.n	8013c5e <_vfiprintf_r+0x2a>
 8013c58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013c5a:	f7fe f9e9 	bl	8012030 <__retarget_lock_acquire_recursive>
 8013c5e:	89ab      	ldrh	r3, [r5, #12]
 8013c60:	071b      	lsls	r3, r3, #28
 8013c62:	d501      	bpl.n	8013c68 <_vfiprintf_r+0x34>
 8013c64:	692b      	ldr	r3, [r5, #16]
 8013c66:	b99b      	cbnz	r3, 8013c90 <_vfiprintf_r+0x5c>
 8013c68:	4629      	mov	r1, r5
 8013c6a:	4630      	mov	r0, r6
 8013c6c:	f000 f93a 	bl	8013ee4 <__swsetup_r>
 8013c70:	b170      	cbz	r0, 8013c90 <_vfiprintf_r+0x5c>
 8013c72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013c74:	07dc      	lsls	r4, r3, #31
 8013c76:	d504      	bpl.n	8013c82 <_vfiprintf_r+0x4e>
 8013c78:	f04f 30ff 	mov.w	r0, #4294967295
 8013c7c:	b01d      	add	sp, #116	; 0x74
 8013c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c82:	89ab      	ldrh	r3, [r5, #12]
 8013c84:	0598      	lsls	r0, r3, #22
 8013c86:	d4f7      	bmi.n	8013c78 <_vfiprintf_r+0x44>
 8013c88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013c8a:	f7fe f9d2 	bl	8012032 <__retarget_lock_release_recursive>
 8013c8e:	e7f3      	b.n	8013c78 <_vfiprintf_r+0x44>
 8013c90:	2300      	movs	r3, #0
 8013c92:	9309      	str	r3, [sp, #36]	; 0x24
 8013c94:	2320      	movs	r3, #32
 8013c96:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013c9a:	f8cd 800c 	str.w	r8, [sp, #12]
 8013c9e:	2330      	movs	r3, #48	; 0x30
 8013ca0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8013e54 <_vfiprintf_r+0x220>
 8013ca4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013ca8:	f04f 0901 	mov.w	r9, #1
 8013cac:	4623      	mov	r3, r4
 8013cae:	469a      	mov	sl, r3
 8013cb0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013cb4:	b10a      	cbz	r2, 8013cba <_vfiprintf_r+0x86>
 8013cb6:	2a25      	cmp	r2, #37	; 0x25
 8013cb8:	d1f9      	bne.n	8013cae <_vfiprintf_r+0x7a>
 8013cba:	ebba 0b04 	subs.w	fp, sl, r4
 8013cbe:	d00b      	beq.n	8013cd8 <_vfiprintf_r+0xa4>
 8013cc0:	465b      	mov	r3, fp
 8013cc2:	4622      	mov	r2, r4
 8013cc4:	4629      	mov	r1, r5
 8013cc6:	4630      	mov	r0, r6
 8013cc8:	f7ff ffa2 	bl	8013c10 <__sfputs_r>
 8013ccc:	3001      	adds	r0, #1
 8013cce:	f000 80a9 	beq.w	8013e24 <_vfiprintf_r+0x1f0>
 8013cd2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013cd4:	445a      	add	r2, fp
 8013cd6:	9209      	str	r2, [sp, #36]	; 0x24
 8013cd8:	f89a 3000 	ldrb.w	r3, [sl]
 8013cdc:	2b00      	cmp	r3, #0
 8013cde:	f000 80a1 	beq.w	8013e24 <_vfiprintf_r+0x1f0>
 8013ce2:	2300      	movs	r3, #0
 8013ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8013ce8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013cec:	f10a 0a01 	add.w	sl, sl, #1
 8013cf0:	9304      	str	r3, [sp, #16]
 8013cf2:	9307      	str	r3, [sp, #28]
 8013cf4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013cf8:	931a      	str	r3, [sp, #104]	; 0x68
 8013cfa:	4654      	mov	r4, sl
 8013cfc:	2205      	movs	r2, #5
 8013cfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013d02:	4854      	ldr	r0, [pc, #336]	; (8013e54 <_vfiprintf_r+0x220>)
 8013d04:	f7ec fa84 	bl	8000210 <memchr>
 8013d08:	9a04      	ldr	r2, [sp, #16]
 8013d0a:	b9d8      	cbnz	r0, 8013d44 <_vfiprintf_r+0x110>
 8013d0c:	06d1      	lsls	r1, r2, #27
 8013d0e:	bf44      	itt	mi
 8013d10:	2320      	movmi	r3, #32
 8013d12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013d16:	0713      	lsls	r3, r2, #28
 8013d18:	bf44      	itt	mi
 8013d1a:	232b      	movmi	r3, #43	; 0x2b
 8013d1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013d20:	f89a 3000 	ldrb.w	r3, [sl]
 8013d24:	2b2a      	cmp	r3, #42	; 0x2a
 8013d26:	d015      	beq.n	8013d54 <_vfiprintf_r+0x120>
 8013d28:	9a07      	ldr	r2, [sp, #28]
 8013d2a:	4654      	mov	r4, sl
 8013d2c:	2000      	movs	r0, #0
 8013d2e:	f04f 0c0a 	mov.w	ip, #10
 8013d32:	4621      	mov	r1, r4
 8013d34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013d38:	3b30      	subs	r3, #48	; 0x30
 8013d3a:	2b09      	cmp	r3, #9
 8013d3c:	d94d      	bls.n	8013dda <_vfiprintf_r+0x1a6>
 8013d3e:	b1b0      	cbz	r0, 8013d6e <_vfiprintf_r+0x13a>
 8013d40:	9207      	str	r2, [sp, #28]
 8013d42:	e014      	b.n	8013d6e <_vfiprintf_r+0x13a>
 8013d44:	eba0 0308 	sub.w	r3, r0, r8
 8013d48:	fa09 f303 	lsl.w	r3, r9, r3
 8013d4c:	4313      	orrs	r3, r2
 8013d4e:	9304      	str	r3, [sp, #16]
 8013d50:	46a2      	mov	sl, r4
 8013d52:	e7d2      	b.n	8013cfa <_vfiprintf_r+0xc6>
 8013d54:	9b03      	ldr	r3, [sp, #12]
 8013d56:	1d19      	adds	r1, r3, #4
 8013d58:	681b      	ldr	r3, [r3, #0]
 8013d5a:	9103      	str	r1, [sp, #12]
 8013d5c:	2b00      	cmp	r3, #0
 8013d5e:	bfbb      	ittet	lt
 8013d60:	425b      	neglt	r3, r3
 8013d62:	f042 0202 	orrlt.w	r2, r2, #2
 8013d66:	9307      	strge	r3, [sp, #28]
 8013d68:	9307      	strlt	r3, [sp, #28]
 8013d6a:	bfb8      	it	lt
 8013d6c:	9204      	strlt	r2, [sp, #16]
 8013d6e:	7823      	ldrb	r3, [r4, #0]
 8013d70:	2b2e      	cmp	r3, #46	; 0x2e
 8013d72:	d10c      	bne.n	8013d8e <_vfiprintf_r+0x15a>
 8013d74:	7863      	ldrb	r3, [r4, #1]
 8013d76:	2b2a      	cmp	r3, #42	; 0x2a
 8013d78:	d134      	bne.n	8013de4 <_vfiprintf_r+0x1b0>
 8013d7a:	9b03      	ldr	r3, [sp, #12]
 8013d7c:	1d1a      	adds	r2, r3, #4
 8013d7e:	681b      	ldr	r3, [r3, #0]
 8013d80:	9203      	str	r2, [sp, #12]
 8013d82:	2b00      	cmp	r3, #0
 8013d84:	bfb8      	it	lt
 8013d86:	f04f 33ff 	movlt.w	r3, #4294967295
 8013d8a:	3402      	adds	r4, #2
 8013d8c:	9305      	str	r3, [sp, #20]
 8013d8e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8013e64 <_vfiprintf_r+0x230>
 8013d92:	7821      	ldrb	r1, [r4, #0]
 8013d94:	2203      	movs	r2, #3
 8013d96:	4650      	mov	r0, sl
 8013d98:	f7ec fa3a 	bl	8000210 <memchr>
 8013d9c:	b138      	cbz	r0, 8013dae <_vfiprintf_r+0x17a>
 8013d9e:	9b04      	ldr	r3, [sp, #16]
 8013da0:	eba0 000a 	sub.w	r0, r0, sl
 8013da4:	2240      	movs	r2, #64	; 0x40
 8013da6:	4082      	lsls	r2, r0
 8013da8:	4313      	orrs	r3, r2
 8013daa:	3401      	adds	r4, #1
 8013dac:	9304      	str	r3, [sp, #16]
 8013dae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013db2:	4829      	ldr	r0, [pc, #164]	; (8013e58 <_vfiprintf_r+0x224>)
 8013db4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013db8:	2206      	movs	r2, #6
 8013dba:	f7ec fa29 	bl	8000210 <memchr>
 8013dbe:	2800      	cmp	r0, #0
 8013dc0:	d03f      	beq.n	8013e42 <_vfiprintf_r+0x20e>
 8013dc2:	4b26      	ldr	r3, [pc, #152]	; (8013e5c <_vfiprintf_r+0x228>)
 8013dc4:	bb1b      	cbnz	r3, 8013e0e <_vfiprintf_r+0x1da>
 8013dc6:	9b03      	ldr	r3, [sp, #12]
 8013dc8:	3307      	adds	r3, #7
 8013dca:	f023 0307 	bic.w	r3, r3, #7
 8013dce:	3308      	adds	r3, #8
 8013dd0:	9303      	str	r3, [sp, #12]
 8013dd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013dd4:	443b      	add	r3, r7
 8013dd6:	9309      	str	r3, [sp, #36]	; 0x24
 8013dd8:	e768      	b.n	8013cac <_vfiprintf_r+0x78>
 8013dda:	fb0c 3202 	mla	r2, ip, r2, r3
 8013dde:	460c      	mov	r4, r1
 8013de0:	2001      	movs	r0, #1
 8013de2:	e7a6      	b.n	8013d32 <_vfiprintf_r+0xfe>
 8013de4:	2300      	movs	r3, #0
 8013de6:	3401      	adds	r4, #1
 8013de8:	9305      	str	r3, [sp, #20]
 8013dea:	4619      	mov	r1, r3
 8013dec:	f04f 0c0a 	mov.w	ip, #10
 8013df0:	4620      	mov	r0, r4
 8013df2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013df6:	3a30      	subs	r2, #48	; 0x30
 8013df8:	2a09      	cmp	r2, #9
 8013dfa:	d903      	bls.n	8013e04 <_vfiprintf_r+0x1d0>
 8013dfc:	2b00      	cmp	r3, #0
 8013dfe:	d0c6      	beq.n	8013d8e <_vfiprintf_r+0x15a>
 8013e00:	9105      	str	r1, [sp, #20]
 8013e02:	e7c4      	b.n	8013d8e <_vfiprintf_r+0x15a>
 8013e04:	fb0c 2101 	mla	r1, ip, r1, r2
 8013e08:	4604      	mov	r4, r0
 8013e0a:	2301      	movs	r3, #1
 8013e0c:	e7f0      	b.n	8013df0 <_vfiprintf_r+0x1bc>
 8013e0e:	ab03      	add	r3, sp, #12
 8013e10:	9300      	str	r3, [sp, #0]
 8013e12:	462a      	mov	r2, r5
 8013e14:	4b12      	ldr	r3, [pc, #72]	; (8013e60 <_vfiprintf_r+0x22c>)
 8013e16:	a904      	add	r1, sp, #16
 8013e18:	4630      	mov	r0, r6
 8013e1a:	f7fd fb5d 	bl	80114d8 <_printf_float>
 8013e1e:	4607      	mov	r7, r0
 8013e20:	1c78      	adds	r0, r7, #1
 8013e22:	d1d6      	bne.n	8013dd2 <_vfiprintf_r+0x19e>
 8013e24:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013e26:	07d9      	lsls	r1, r3, #31
 8013e28:	d405      	bmi.n	8013e36 <_vfiprintf_r+0x202>
 8013e2a:	89ab      	ldrh	r3, [r5, #12]
 8013e2c:	059a      	lsls	r2, r3, #22
 8013e2e:	d402      	bmi.n	8013e36 <_vfiprintf_r+0x202>
 8013e30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013e32:	f7fe f8fe 	bl	8012032 <__retarget_lock_release_recursive>
 8013e36:	89ab      	ldrh	r3, [r5, #12]
 8013e38:	065b      	lsls	r3, r3, #25
 8013e3a:	f53f af1d 	bmi.w	8013c78 <_vfiprintf_r+0x44>
 8013e3e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013e40:	e71c      	b.n	8013c7c <_vfiprintf_r+0x48>
 8013e42:	ab03      	add	r3, sp, #12
 8013e44:	9300      	str	r3, [sp, #0]
 8013e46:	462a      	mov	r2, r5
 8013e48:	4b05      	ldr	r3, [pc, #20]	; (8013e60 <_vfiprintf_r+0x22c>)
 8013e4a:	a904      	add	r1, sp, #16
 8013e4c:	4630      	mov	r0, r6
 8013e4e:	f7fd fde7 	bl	8011a20 <_printf_i>
 8013e52:	e7e4      	b.n	8013e1e <_vfiprintf_r+0x1ea>
 8013e54:	0801647c 	.word	0x0801647c
 8013e58:	08016486 	.word	0x08016486
 8013e5c:	080114d9 	.word	0x080114d9
 8013e60:	08013c11 	.word	0x08013c11
 8013e64:	08016482 	.word	0x08016482

08013e68 <__swbuf_r>:
 8013e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013e6a:	460e      	mov	r6, r1
 8013e6c:	4614      	mov	r4, r2
 8013e6e:	4605      	mov	r5, r0
 8013e70:	b118      	cbz	r0, 8013e7a <__swbuf_r+0x12>
 8013e72:	6a03      	ldr	r3, [r0, #32]
 8013e74:	b90b      	cbnz	r3, 8013e7a <__swbuf_r+0x12>
 8013e76:	f7fd ff6f 	bl	8011d58 <__sinit>
 8013e7a:	69a3      	ldr	r3, [r4, #24]
 8013e7c:	60a3      	str	r3, [r4, #8]
 8013e7e:	89a3      	ldrh	r3, [r4, #12]
 8013e80:	071a      	lsls	r2, r3, #28
 8013e82:	d525      	bpl.n	8013ed0 <__swbuf_r+0x68>
 8013e84:	6923      	ldr	r3, [r4, #16]
 8013e86:	b31b      	cbz	r3, 8013ed0 <__swbuf_r+0x68>
 8013e88:	6823      	ldr	r3, [r4, #0]
 8013e8a:	6922      	ldr	r2, [r4, #16]
 8013e8c:	1a98      	subs	r0, r3, r2
 8013e8e:	6963      	ldr	r3, [r4, #20]
 8013e90:	b2f6      	uxtb	r6, r6
 8013e92:	4283      	cmp	r3, r0
 8013e94:	4637      	mov	r7, r6
 8013e96:	dc04      	bgt.n	8013ea2 <__swbuf_r+0x3a>
 8013e98:	4621      	mov	r1, r4
 8013e9a:	4628      	mov	r0, r5
 8013e9c:	f7ff fdac 	bl	80139f8 <_fflush_r>
 8013ea0:	b9e0      	cbnz	r0, 8013edc <__swbuf_r+0x74>
 8013ea2:	68a3      	ldr	r3, [r4, #8]
 8013ea4:	3b01      	subs	r3, #1
 8013ea6:	60a3      	str	r3, [r4, #8]
 8013ea8:	6823      	ldr	r3, [r4, #0]
 8013eaa:	1c5a      	adds	r2, r3, #1
 8013eac:	6022      	str	r2, [r4, #0]
 8013eae:	701e      	strb	r6, [r3, #0]
 8013eb0:	6962      	ldr	r2, [r4, #20]
 8013eb2:	1c43      	adds	r3, r0, #1
 8013eb4:	429a      	cmp	r2, r3
 8013eb6:	d004      	beq.n	8013ec2 <__swbuf_r+0x5a>
 8013eb8:	89a3      	ldrh	r3, [r4, #12]
 8013eba:	07db      	lsls	r3, r3, #31
 8013ebc:	d506      	bpl.n	8013ecc <__swbuf_r+0x64>
 8013ebe:	2e0a      	cmp	r6, #10
 8013ec0:	d104      	bne.n	8013ecc <__swbuf_r+0x64>
 8013ec2:	4621      	mov	r1, r4
 8013ec4:	4628      	mov	r0, r5
 8013ec6:	f7ff fd97 	bl	80139f8 <_fflush_r>
 8013eca:	b938      	cbnz	r0, 8013edc <__swbuf_r+0x74>
 8013ecc:	4638      	mov	r0, r7
 8013ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013ed0:	4621      	mov	r1, r4
 8013ed2:	4628      	mov	r0, r5
 8013ed4:	f000 f806 	bl	8013ee4 <__swsetup_r>
 8013ed8:	2800      	cmp	r0, #0
 8013eda:	d0d5      	beq.n	8013e88 <__swbuf_r+0x20>
 8013edc:	f04f 37ff 	mov.w	r7, #4294967295
 8013ee0:	e7f4      	b.n	8013ecc <__swbuf_r+0x64>
	...

08013ee4 <__swsetup_r>:
 8013ee4:	b538      	push	{r3, r4, r5, lr}
 8013ee6:	4b2a      	ldr	r3, [pc, #168]	; (8013f90 <__swsetup_r+0xac>)
 8013ee8:	4605      	mov	r5, r0
 8013eea:	6818      	ldr	r0, [r3, #0]
 8013eec:	460c      	mov	r4, r1
 8013eee:	b118      	cbz	r0, 8013ef8 <__swsetup_r+0x14>
 8013ef0:	6a03      	ldr	r3, [r0, #32]
 8013ef2:	b90b      	cbnz	r3, 8013ef8 <__swsetup_r+0x14>
 8013ef4:	f7fd ff30 	bl	8011d58 <__sinit>
 8013ef8:	89a3      	ldrh	r3, [r4, #12]
 8013efa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013efe:	0718      	lsls	r0, r3, #28
 8013f00:	d422      	bmi.n	8013f48 <__swsetup_r+0x64>
 8013f02:	06d9      	lsls	r1, r3, #27
 8013f04:	d407      	bmi.n	8013f16 <__swsetup_r+0x32>
 8013f06:	2309      	movs	r3, #9
 8013f08:	602b      	str	r3, [r5, #0]
 8013f0a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013f0e:	81a3      	strh	r3, [r4, #12]
 8013f10:	f04f 30ff 	mov.w	r0, #4294967295
 8013f14:	e034      	b.n	8013f80 <__swsetup_r+0x9c>
 8013f16:	0758      	lsls	r0, r3, #29
 8013f18:	d512      	bpl.n	8013f40 <__swsetup_r+0x5c>
 8013f1a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013f1c:	b141      	cbz	r1, 8013f30 <__swsetup_r+0x4c>
 8013f1e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013f22:	4299      	cmp	r1, r3
 8013f24:	d002      	beq.n	8013f2c <__swsetup_r+0x48>
 8013f26:	4628      	mov	r0, r5
 8013f28:	f7fe ff0c 	bl	8012d44 <_free_r>
 8013f2c:	2300      	movs	r3, #0
 8013f2e:	6363      	str	r3, [r4, #52]	; 0x34
 8013f30:	89a3      	ldrh	r3, [r4, #12]
 8013f32:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013f36:	81a3      	strh	r3, [r4, #12]
 8013f38:	2300      	movs	r3, #0
 8013f3a:	6063      	str	r3, [r4, #4]
 8013f3c:	6923      	ldr	r3, [r4, #16]
 8013f3e:	6023      	str	r3, [r4, #0]
 8013f40:	89a3      	ldrh	r3, [r4, #12]
 8013f42:	f043 0308 	orr.w	r3, r3, #8
 8013f46:	81a3      	strh	r3, [r4, #12]
 8013f48:	6923      	ldr	r3, [r4, #16]
 8013f4a:	b94b      	cbnz	r3, 8013f60 <__swsetup_r+0x7c>
 8013f4c:	89a3      	ldrh	r3, [r4, #12]
 8013f4e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013f52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013f56:	d003      	beq.n	8013f60 <__swsetup_r+0x7c>
 8013f58:	4621      	mov	r1, r4
 8013f5a:	4628      	mov	r0, r5
 8013f5c:	f000 f884 	bl	8014068 <__smakebuf_r>
 8013f60:	89a0      	ldrh	r0, [r4, #12]
 8013f62:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013f66:	f010 0301 	ands.w	r3, r0, #1
 8013f6a:	d00a      	beq.n	8013f82 <__swsetup_r+0x9e>
 8013f6c:	2300      	movs	r3, #0
 8013f6e:	60a3      	str	r3, [r4, #8]
 8013f70:	6963      	ldr	r3, [r4, #20]
 8013f72:	425b      	negs	r3, r3
 8013f74:	61a3      	str	r3, [r4, #24]
 8013f76:	6923      	ldr	r3, [r4, #16]
 8013f78:	b943      	cbnz	r3, 8013f8c <__swsetup_r+0xa8>
 8013f7a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013f7e:	d1c4      	bne.n	8013f0a <__swsetup_r+0x26>
 8013f80:	bd38      	pop	{r3, r4, r5, pc}
 8013f82:	0781      	lsls	r1, r0, #30
 8013f84:	bf58      	it	pl
 8013f86:	6963      	ldrpl	r3, [r4, #20]
 8013f88:	60a3      	str	r3, [r4, #8]
 8013f8a:	e7f4      	b.n	8013f76 <__swsetup_r+0x92>
 8013f8c:	2000      	movs	r0, #0
 8013f8e:	e7f7      	b.n	8013f80 <__swsetup_r+0x9c>
 8013f90:	20000094 	.word	0x20000094

08013f94 <_raise_r>:
 8013f94:	291f      	cmp	r1, #31
 8013f96:	b538      	push	{r3, r4, r5, lr}
 8013f98:	4604      	mov	r4, r0
 8013f9a:	460d      	mov	r5, r1
 8013f9c:	d904      	bls.n	8013fa8 <_raise_r+0x14>
 8013f9e:	2316      	movs	r3, #22
 8013fa0:	6003      	str	r3, [r0, #0]
 8013fa2:	f04f 30ff 	mov.w	r0, #4294967295
 8013fa6:	bd38      	pop	{r3, r4, r5, pc}
 8013fa8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8013faa:	b112      	cbz	r2, 8013fb2 <_raise_r+0x1e>
 8013fac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013fb0:	b94b      	cbnz	r3, 8013fc6 <_raise_r+0x32>
 8013fb2:	4620      	mov	r0, r4
 8013fb4:	f000 f830 	bl	8014018 <_getpid_r>
 8013fb8:	462a      	mov	r2, r5
 8013fba:	4601      	mov	r1, r0
 8013fbc:	4620      	mov	r0, r4
 8013fbe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013fc2:	f000 b817 	b.w	8013ff4 <_kill_r>
 8013fc6:	2b01      	cmp	r3, #1
 8013fc8:	d00a      	beq.n	8013fe0 <_raise_r+0x4c>
 8013fca:	1c59      	adds	r1, r3, #1
 8013fcc:	d103      	bne.n	8013fd6 <_raise_r+0x42>
 8013fce:	2316      	movs	r3, #22
 8013fd0:	6003      	str	r3, [r0, #0]
 8013fd2:	2001      	movs	r0, #1
 8013fd4:	e7e7      	b.n	8013fa6 <_raise_r+0x12>
 8013fd6:	2400      	movs	r4, #0
 8013fd8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013fdc:	4628      	mov	r0, r5
 8013fde:	4798      	blx	r3
 8013fe0:	2000      	movs	r0, #0
 8013fe2:	e7e0      	b.n	8013fa6 <_raise_r+0x12>

08013fe4 <raise>:
 8013fe4:	4b02      	ldr	r3, [pc, #8]	; (8013ff0 <raise+0xc>)
 8013fe6:	4601      	mov	r1, r0
 8013fe8:	6818      	ldr	r0, [r3, #0]
 8013fea:	f7ff bfd3 	b.w	8013f94 <_raise_r>
 8013fee:	bf00      	nop
 8013ff0:	20000094 	.word	0x20000094

08013ff4 <_kill_r>:
 8013ff4:	b538      	push	{r3, r4, r5, lr}
 8013ff6:	4d07      	ldr	r5, [pc, #28]	; (8014014 <_kill_r+0x20>)
 8013ff8:	2300      	movs	r3, #0
 8013ffa:	4604      	mov	r4, r0
 8013ffc:	4608      	mov	r0, r1
 8013ffe:	4611      	mov	r1, r2
 8014000:	602b      	str	r3, [r5, #0]
 8014002:	f7fd f95d 	bl	80112c0 <_kill>
 8014006:	1c43      	adds	r3, r0, #1
 8014008:	d102      	bne.n	8014010 <_kill_r+0x1c>
 801400a:	682b      	ldr	r3, [r5, #0]
 801400c:	b103      	cbz	r3, 8014010 <_kill_r+0x1c>
 801400e:	6023      	str	r3, [r4, #0]
 8014010:	bd38      	pop	{r3, r4, r5, pc}
 8014012:	bf00      	nop
 8014014:	20007a18 	.word	0x20007a18

08014018 <_getpid_r>:
 8014018:	f7fd b94a 	b.w	80112b0 <_getpid>

0801401c <__swhatbuf_r>:
 801401c:	b570      	push	{r4, r5, r6, lr}
 801401e:	460c      	mov	r4, r1
 8014020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014024:	2900      	cmp	r1, #0
 8014026:	b096      	sub	sp, #88	; 0x58
 8014028:	4615      	mov	r5, r2
 801402a:	461e      	mov	r6, r3
 801402c:	da0d      	bge.n	801404a <__swhatbuf_r+0x2e>
 801402e:	89a3      	ldrh	r3, [r4, #12]
 8014030:	f013 0f80 	tst.w	r3, #128	; 0x80
 8014034:	f04f 0100 	mov.w	r1, #0
 8014038:	bf0c      	ite	eq
 801403a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801403e:	2340      	movne	r3, #64	; 0x40
 8014040:	2000      	movs	r0, #0
 8014042:	6031      	str	r1, [r6, #0]
 8014044:	602b      	str	r3, [r5, #0]
 8014046:	b016      	add	sp, #88	; 0x58
 8014048:	bd70      	pop	{r4, r5, r6, pc}
 801404a:	466a      	mov	r2, sp
 801404c:	f000 f848 	bl	80140e0 <_fstat_r>
 8014050:	2800      	cmp	r0, #0
 8014052:	dbec      	blt.n	801402e <__swhatbuf_r+0x12>
 8014054:	9901      	ldr	r1, [sp, #4]
 8014056:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801405a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801405e:	4259      	negs	r1, r3
 8014060:	4159      	adcs	r1, r3
 8014062:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014066:	e7eb      	b.n	8014040 <__swhatbuf_r+0x24>

08014068 <__smakebuf_r>:
 8014068:	898b      	ldrh	r3, [r1, #12]
 801406a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801406c:	079d      	lsls	r5, r3, #30
 801406e:	4606      	mov	r6, r0
 8014070:	460c      	mov	r4, r1
 8014072:	d507      	bpl.n	8014084 <__smakebuf_r+0x1c>
 8014074:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014078:	6023      	str	r3, [r4, #0]
 801407a:	6123      	str	r3, [r4, #16]
 801407c:	2301      	movs	r3, #1
 801407e:	6163      	str	r3, [r4, #20]
 8014080:	b002      	add	sp, #8
 8014082:	bd70      	pop	{r4, r5, r6, pc}
 8014084:	ab01      	add	r3, sp, #4
 8014086:	466a      	mov	r2, sp
 8014088:	f7ff ffc8 	bl	801401c <__swhatbuf_r>
 801408c:	9900      	ldr	r1, [sp, #0]
 801408e:	4605      	mov	r5, r0
 8014090:	4630      	mov	r0, r6
 8014092:	f7fe fecb 	bl	8012e2c <_malloc_r>
 8014096:	b948      	cbnz	r0, 80140ac <__smakebuf_r+0x44>
 8014098:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801409c:	059a      	lsls	r2, r3, #22
 801409e:	d4ef      	bmi.n	8014080 <__smakebuf_r+0x18>
 80140a0:	f023 0303 	bic.w	r3, r3, #3
 80140a4:	f043 0302 	orr.w	r3, r3, #2
 80140a8:	81a3      	strh	r3, [r4, #12]
 80140aa:	e7e3      	b.n	8014074 <__smakebuf_r+0xc>
 80140ac:	89a3      	ldrh	r3, [r4, #12]
 80140ae:	6020      	str	r0, [r4, #0]
 80140b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80140b4:	81a3      	strh	r3, [r4, #12]
 80140b6:	9b00      	ldr	r3, [sp, #0]
 80140b8:	6163      	str	r3, [r4, #20]
 80140ba:	9b01      	ldr	r3, [sp, #4]
 80140bc:	6120      	str	r0, [r4, #16]
 80140be:	b15b      	cbz	r3, 80140d8 <__smakebuf_r+0x70>
 80140c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80140c4:	4630      	mov	r0, r6
 80140c6:	f000 f81d 	bl	8014104 <_isatty_r>
 80140ca:	b128      	cbz	r0, 80140d8 <__smakebuf_r+0x70>
 80140cc:	89a3      	ldrh	r3, [r4, #12]
 80140ce:	f023 0303 	bic.w	r3, r3, #3
 80140d2:	f043 0301 	orr.w	r3, r3, #1
 80140d6:	81a3      	strh	r3, [r4, #12]
 80140d8:	89a3      	ldrh	r3, [r4, #12]
 80140da:	431d      	orrs	r5, r3
 80140dc:	81a5      	strh	r5, [r4, #12]
 80140de:	e7cf      	b.n	8014080 <__smakebuf_r+0x18>

080140e0 <_fstat_r>:
 80140e0:	b538      	push	{r3, r4, r5, lr}
 80140e2:	4d07      	ldr	r5, [pc, #28]	; (8014100 <_fstat_r+0x20>)
 80140e4:	2300      	movs	r3, #0
 80140e6:	4604      	mov	r4, r0
 80140e8:	4608      	mov	r0, r1
 80140ea:	4611      	mov	r1, r2
 80140ec:	602b      	str	r3, [r5, #0]
 80140ee:	f7fd f92a 	bl	8011346 <_fstat>
 80140f2:	1c43      	adds	r3, r0, #1
 80140f4:	d102      	bne.n	80140fc <_fstat_r+0x1c>
 80140f6:	682b      	ldr	r3, [r5, #0]
 80140f8:	b103      	cbz	r3, 80140fc <_fstat_r+0x1c>
 80140fa:	6023      	str	r3, [r4, #0]
 80140fc:	bd38      	pop	{r3, r4, r5, pc}
 80140fe:	bf00      	nop
 8014100:	20007a18 	.word	0x20007a18

08014104 <_isatty_r>:
 8014104:	b538      	push	{r3, r4, r5, lr}
 8014106:	4d06      	ldr	r5, [pc, #24]	; (8014120 <_isatty_r+0x1c>)
 8014108:	2300      	movs	r3, #0
 801410a:	4604      	mov	r4, r0
 801410c:	4608      	mov	r0, r1
 801410e:	602b      	str	r3, [r5, #0]
 8014110:	f7fd f929 	bl	8011366 <_isatty>
 8014114:	1c43      	adds	r3, r0, #1
 8014116:	d102      	bne.n	801411e <_isatty_r+0x1a>
 8014118:	682b      	ldr	r3, [r5, #0]
 801411a:	b103      	cbz	r3, 801411e <_isatty_r+0x1a>
 801411c:	6023      	str	r3, [r4, #0]
 801411e:	bd38      	pop	{r3, r4, r5, pc}
 8014120:	20007a18 	.word	0x20007a18

08014124 <_init>:
 8014124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014126:	bf00      	nop
 8014128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801412a:	bc08      	pop	{r3}
 801412c:	469e      	mov	lr, r3
 801412e:	4770      	bx	lr

08014130 <_fini>:
 8014130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014132:	bf00      	nop
 8014134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014136:	bc08      	pop	{r3}
 8014138:	469e      	mov	lr, r3
 801413a:	4770      	bx	lr
