Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec 21 09:04:25 2023
| Host         : Tolgahan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    2          inf        0.000                      0                    2           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            Y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.985ns  (logic 5.242ns (52.496%)  route 4.743ns (47.504%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  C_IBUF_inst/O
                         net (fo=5, routed)           1.237     2.701    design_1_i/xup_and3_4/inst/b
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.124     2.825 r  design_1_i/xup_and3_4/inst/y__0/O
                         net (fo=1, routed)           0.669     3.494    design_1_i/xup_or2_0/b
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     3.618 r  design_1_i/xup_or2_0/y_INST_0/O
                         net (fo=1, routed)           2.837     6.455    Y_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.985 r  Y_OBUF_inst/O
                         net (fo=0)                   0.000     9.985    Y
    E19                                                               r  Y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            X
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.298ns  (logic 5.214ns (56.080%)  route 4.083ns (43.920%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  B (IN)
                         net (fo=0)                   0.000     0.000    B
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  B_IBUF_inst/O
                         net (fo=5, routed)           1.535     2.997    design_1_i/xup_and3_3/inst/b
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.124     3.121 r  design_1_i/xup_and3_3/inst/y__0/O
                         net (fo=1, routed)           0.674     3.795    design_1_i/xup_or5_0/inst/b
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.124     3.919 r  design_1_i/xup_or5_0/inst/y__0/O
                         net (fo=1, routed)           1.874     5.793    X_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     9.298 r  X_OBUF_inst/O
                         net (fo=0)                   0.000     9.298    X
    U16                                                               r  X (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            X
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.513ns (60.199%)  route 1.000ns (39.801%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  D_IBUF_inst/O
                         net (fo=6, routed)           0.433     0.650    design_1_i/xup_and4_0/inst/d
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.045     0.695 r  design_1_i/xup_and4_0/inst/y__0/O
                         net (fo=1, routed)           0.146     0.841    design_1_i/xup_or5_0/inst/e
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.045     0.886 r  design_1_i/xup_or5_0/inst/y__0/O
                         net (fo=1, routed)           0.421     1.307    X_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.513 r  X_OBUF_inst/O
                         net (fo=0)                   0.000     2.513    X
    U16                                                               r  X (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            Y
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.850ns  (logic 1.542ns (54.081%)  route 1.309ns (45.919%))
  Logic Levels:           4  (IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF_inst/O
                         net (fo=5, routed)           0.410     0.631    design_1_i/xup_and2_0/a
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.676 r  design_1_i/xup_and2_0/y_INST_0/O
                         net (fo=1, routed)           0.058     0.734    design_1_i/xup_or2_0/a
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.779 r  design_1_i/xup_or2_0/y_INST_0/O
                         net (fo=1, routed)           0.841     1.620    Y_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.850 r  Y_OBUF_inst/O
                         net (fo=0)                   0.000     2.850    Y
    E19                                                               r  Y (OUT)
  -------------------------------------------------------------------    -------------------





