`include "Types.sv"

module EXStage(
    input clk,
    input reset,
    input IFID_t prev,
    output IDEX_t result
);


endmodule