// Seed: 3234142408
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input id_5,
    output logic id_6
);
  logic id_7 = id_5;
  assign id_6 = id_3;
  assign id_7 = (id_5);
  logic id_8;
  logic id_9, id_10;
  assign id_1 = id_8;
  defparam id_11.id_12 = 1;
endmodule
