Input Description:
4-bit counter with reset

Generated Verilog:
module counter(input clk, reset, output reg [3:0] count);
    always @(posedge clk or posedge reset)
        if (reset) count <= 0;
        else count <= count + 1;
endmodule
