INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sources_1/new/bcd_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bcd_converter
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:31]
INFO: [VRFC 10-2458] undeclared symbol SSD, assumed default net type wire [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:31]
ERROR: [VRFC 10-794] illegal character in binary number [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:37]
ERROR: [VRFC 10-794] illegal character in binary number [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:39]
ERROR: [VRFC 10-1412] syntax error near end [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:41]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:39]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:39]
ERROR: [VRFC 10-1040] module tb_bcd_converter ignored due to previous errors [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:23]
