===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 40.4229 seconds

  ----Wall Time----  ----Name----
    4.7196 ( 11.7%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.9045 (  9.7%)    Parse modules
    0.7856 (  1.9%)    Verify circuit
   21.1384 ( 52.3%)  'firrtl.circuit' Pipeline
    1.6588 (  4.1%)    'firrtl.module' Pipeline
    1.5389 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1199 (  0.3%)      LowerCHIRRTLPass
    0.1300 (  0.3%)    InferWidths
    0.9746 (  2.4%)    InferResets
    0.0556 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0966 (  0.2%)    WireDFT
    0.0999 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8686 (  2.1%)    LowerFIRRTLTypes
    8.8354 ( 21.9%)    'firrtl.module' Pipeline
    1.0100 (  2.5%)      ExpandWhens
    0.0245 (  0.1%)      RemoveInvalid
    7.2991 ( 18.1%)      Canonicalizer
    0.5017 (  1.2%)      InferReadWrite
    0.6523 (  1.6%)    Inliner
    1.3041 (  3.2%)    IMConstProp
    0.0683 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0750 (  0.2%)    BlackBoxReader
    0.0750 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.3152 ( 13.1%)    'firrtl.module' Pipeline
    5.3152 ( 13.1%)      Canonicalizer
    0.5010 (  1.2%)    RemoveUnusedPorts
    0.0692 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4683 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.4275 ( 11.0%)  LowerFIRRTLToHW
    0.0688 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.5901 ( 11.4%)  'hw.module' Pipeline
    0.9963 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.8410 (  7.0%)    Canonicalizer
    0.7528 (  1.9%)    HWCleanup
    0.9365 (  2.3%)  'hw.module' Pipeline
    0.0865 (  0.2%)    HWLegalizeModules
    0.8500 (  2.1%)    PrettifyVerilog
    4.3817 ( 10.8%)  ExportVerilog
    0.0033 (  0.0%)  Rest
   40.4229 (100.0%)  Total

{
  totalTime: 40.451,
  maxMemory: 696930304
}
