{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "d6c71bb1",
   "metadata": {},
   "source": [
    "# Pipeline generators\n",
    "\n",
    "This demonstrates manually elaborated Pipeline support for native (unmodified) `intbv` types. Drawbacks:\n",
    "* No automated bit width\n",
    "* No automated inference of ALU types\n",
    "* Limited pipeline delay tracking for signals"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "2d6079fd",
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "sys.path.insert(0, '../..')\n",
    "from myirl import *\n",
    "from myhdl import intbv\n",
    "\n",
    "d = DummyVHDLModule()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b4225439",
   "metadata": {},
   "source": [
    "## Delay tracking\n",
    "\n",
    "To enable latency accounting for any signal type, the following construct generates a Signal class derived from the given class argument that adds a `_latency` member."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "63270f0f",
   "metadata": {},
   "outputs": [],
   "source": [
    "class PipelineTracker:\n",
    "    def __init__(self, *args, **kwargs):\n",
    "        self._latency = 0\n",
    "        super().__init__(*args, **kwargs)\n",
    "\n",
    "def pipelined(sig):\n",
    "    base = sig\n",
    "\n",
    "    return type(\"Pipelined\" + base.__name__, (PipelineTracker, base),  {})"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f97ffaad",
   "metadata": {},
   "source": [
    "## A Pipeline stage process (element)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8cb27f14",
   "metadata": {},
   "source": [
    "First, derive a PipelineProcess class from `Process`:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "b1fbb8bb",
   "metadata": {},
   "outputs": [],
   "source": [
    "# @hls.generator\n",
    "class PipelineProcess(kernel.sensitivity.Process):\n",
    "    def __init__(self, func, clk, logic, stage):\n",
    "        def f():\n",
    "            return logic\n",
    "    \n",
    "        self.func = f\n",
    "        f.__name__ = func.__name__ + \"_stage%d\" % stage\n",
    "        self.sensors = [clk]\n",
    "        self.edge = clk.POS\n",
    "        self.reset = None\n",
    "        self.logic = LogicContext()\n",
    "        self.logic += f()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "415a35cf",
   "metadata": {},
   "source": [
    "Then implement a Pipeline class for the `@pipeline` decorator magic:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "56fa49e3",
   "metadata": {},
   "outputs": [],
   "source": [
    "from myirl.kernel import sensitivity\n",
    "\n",
    "class Pipeline(Generator):\n",
    "    def __init__(self, func, clk, reset, enable, valid):\n",
    "        self.clk = clk\n",
    "        self.valid = valid\n",
    "        self.reset = reset\n",
    "        self.enable = enable\n",
    "        self.depth = 0\n",
    "        super().__init__(func)\n",
    "\n",
    "    def __call__(self, ctx):\n",
    "        n = 0\n",
    "        for i, g in enumerate(self.func()):\n",
    "            self.logic += [\n",
    "                PipelineProcess(self.func, self.clk, g, i)\n",
    "            ]\n",
    "            signals = {}\n",
    "            for stmt in g:\n",
    "                sensitivity.get_sig_assignment(stmt, signals)\n",
    "                for name, s in signals.items():\n",
    "                    try:\n",
    "                        s._latency = i + 1\n",
    "                    except AttributeError:\n",
    "                        raise TypeError(\"Signal %s must be of type PipelineSignal\" % name)\n",
    "            n += 1\n",
    "        self.depth = n\n",
    "        \n",
    "        n += 1\n",
    "        en = [ pipelined(Signal)(bool(), name = self.func.__name__ + \"_enable%d\" % i) for i in range(n) ]\n",
    "                \n",
    "        @genprocess(self.clk, EDGE=self.clk.POS, RESET=self.reset)\n",
    "        def delay_queue():\n",
    "            for i in range(1, n):\n",
    "                yield [\n",
    "                    en[i].set(en[i-1])            \n",
    "                ]\n",
    "\n",
    "        # Important to call that process within the\n",
    "        # actual context:\n",
    "        delay_queue(ctx)\n",
    "\n",
    "        self.logic += [\n",
    "            delay_queue,\n",
    "            self.valid.wireup(en[n-1]), # Ugly hack: abuse en0 for reset\n",
    "            en[0].wireup(self.enable)\n",
    "        ]\n",
    "            \n",
    "    def collect_sources(self):\n",
    "        signals = {}\n",
    "        for i in self.logic:\n",
    "            signals.update(i.collect_sources())\n",
    "        \n",
    "        return signals\n",
    "\n",
    "    def collect_drivers(self):\n",
    "        signals = {}\n",
    "        for i in self.logic:\n",
    "            lsigs = i.collect_drivers()\n",
    "            signals.update(lsigs)\n",
    "        \n",
    "        return signals    \n",
    "    \n",
    "def pipeline(clk, reset, enable, valid, *kwargs):\n",
    "    def pipeline_dec(func):\n",
    "        return Pipeline(func, clk, reset, enable, valid)\n",
    "\n",
    "    return pipeline_dec   "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1c0d6c6f",
   "metadata": {},
   "source": [
    "Now create a pipeline test:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "f1addbaa",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Creating sequential 'tb/seq' \n",
      " DEBUG: Writing 'dummy' to file /tmp/myirlms8_s9mp/dummy.vhdl \n",
      "Finished _elab in 0.0014 secs\n",
      " DEBUG: Writing 'tb' to file /tmp/myirlms8_s9mp/tb.vhdl \n",
      "Finished _elab in 0.1230 secs\n",
      "==== COSIM stdout ====\n",
      "\n",
      "==== COSIM stderr ====\n",
      "\n",
      "==== COSIM stdout ====\n",
      "analyze ../../myirl/targets/../test/vhdl/txt_util.vhdl\n",
      "analyze ../../myirl/targets/libmyirl.vhdl\n",
      "analyze /tmp/myirlms8_s9mp/dummy.vhdl\n",
      "analyze /tmp/myirlms8_s9mp/tb.vhdl\n",
      "elaborate tb\n",
      "\n",
      "==== COSIM stderr ====\n",
      "\n",
      "==== COSIM stdout ====\n",
      "data out: 0x04\n",
      "/tmp/myirlms8_s9mp/tb.vhdl:80:9:@165ns:(assertion failure): Stop Simulation\n",
      "./tb:error: assertion failed\n",
      "in process .tb(myirl).seq\n",
      "./tb:error: simulation failed\n",
      "\n",
      "==== COSIM stderr ====\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from myirl.vector import VectorSig\n",
    "\n",
    "@block\n",
    "def dummy(clk: ClkSignal, reset : ResetSignal, en : Signal, din : Signal,\n",
    "          dout: Signal.Output, valid : Signal.Output):\n",
    "    \n",
    "    PS = pipelined(Signal)\n",
    "    \n",
    "    a = PS(intbv()[7:], name = 'a')\n",
    " \n",
    "    q = PS(intbv()[8:], name = 'q')\n",
    "    p = PS(intbv()[5:], name = 'p')\n",
    "\n",
    "    @pipeline(clk, reset, en, valid)\n",
    "    def pipe():\n",
    "        # u = Variable('u', intbv()[22:])\n",
    "        v = Variable('v', intbv(5)[7:])\n",
    "        # First stage\n",
    "        yield [\n",
    "            v.assign(din * base.ConstSig(2, 2)),\n",
    "            a.set(v),\n",
    "        ]\n",
    "        \n",
    "        # Second stage\n",
    "        yield [\n",
    "            q.set(a + 4)\n",
    "        ]\n",
    "        \n",
    "        # Third stage\n",
    "        yield [ p.set(q[6:1]) ] # value >> 1\n",
    "        \n",
    "                \n",
    "    wires = [ dout.wireup(p) ]\n",
    "        \n",
    "    return locals()\n",
    "\n",
    "from myirl.test.common_test import *\n",
    "from myirl.simulation import *\n",
    "\n",
    "@block\n",
    "def tb():\n",
    "    clk = ClkSignal(name = 'clk')\n",
    "    en, valid = [ Signal(bool()) for _ in range(2) ]\n",
    "    data_in = Signal(intbv()[5:])\n",
    "    data_out = Signal(intbv()[5:])\n",
    "    reset = ResetSignal(ResetSignal.POS_ASYNC)\n",
    "\n",
    "    inst = dummy(clk, reset, en, data_in, data_out, valid)\n",
    " \n",
    "    osc = gen_osc(clk, CYCLE=5)\n",
    "    \n",
    "    @generator\n",
    "    def seq():\n",
    "        \n",
    "        yield [\n",
    "            reset.set(True), en.set(False),\n",
    "            wait(2 * [clk.posedge]), reset.set(False),\n",
    "            wait(4 * [clk.posedge])\n",
    "        ]\n",
    "        \n",
    "        it = Iterator([0xa, 0x5, 0x2])\n",
    "            \n",
    "        yield [\n",
    "            For(it)(\n",
    "                data_in.set(it),\n",
    "                wait('1 ns'),\n",
    "                en.set(True),\n",
    "\n",
    "                wait(clk.posedge),\n",
    "            )\n",
    "        ]\n",
    "         \n",
    "        yield [ wait(4 * [clk.posedge] ) ]\n",
    "        \n",
    "        yield [\n",
    "            print_(\"data out:\", data_out),\n",
    "        ]\n",
    "        yield [\n",
    "            wait(4 * [clk.posedge])\n",
    "        ]\n",
    "        yield [ raise_(StopSimulation) ]\n",
    "        \n",
    "    return locals()\n",
    " \n",
    "def test():\n",
    "    inst = tb()\n",
    "    files = inst.elab(targets.VHDL, elab_all = True)\n",
    "    run_ghdl(files, inst, debug = True, vcdfile='/tmp/tb_pipe.vcd')\n",
    "    \n",
    "test()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "54579d9b",
   "metadata": {},
   "source": [
    "**Note again**: Incorrect wave display for `tb.valid` when `POS_SYNC` Resetsignal type used. GTKwave will display correctly."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "71e30043",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"tb.clk\", \"wave\": \"010101010101010101010101010101010\", \"data\": \"010101010101010101010101010101010\"}, {\"name\": \"tb.en\", \"wave\": \"0...........1....................\", \"data\": \"01\"}, {\"name\": \"tb.reset\", \"wave\": \"1..0.............................\", \"data\": \"10\"}, {\"name\": \"tb.valid\", \"wave\": \"0................1...............\", \"data\": \"01\"}, {\"name\": \"tb.data_out[4:0]\", \"wave\": \"x..x.............=.=.=...........\", \"data\": \"0c 07 04 \"}, {\"name\": \"tb.data_in[4:0]\", \"wave\": \"x..........=.=.=.................\", \"data\": \"0a 05 02 \"}, {\"name\": \"tb.inst_dummy_0.q[7:0]\", \"wave\": \"xx.............=.=.=.............\", \"data\": \"18 0e 08 \"}, {\"name\": \"tb.inst_dummy_0.a[6:0]\", \"wave\": \"xx...........=.=.=...............\", \"data\": \"14 0a 04 \"}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "new Promise(function(resolve, reject) {\n",
       "\tvar script = document.createElement(\"script\");\n",
       "\tscript.onload = resolve;\n",
       "\tscript.onerror = reject;\n",
       "\tscript.src = \"https://wavedrom.com/wavedrom.min.js\";\n",
       "\tdocument.head.appendChild(script);\n",
       "}).then(() => {\n",
       "new Promise(function(resolve, reject) {\n",
       "\tvar script = document.createElement(\"script\");\n",
       "\tscript.onload = resolve;\n",
       "\tscript.onerror = reject;\n",
       "\tscript.src = \"https://wavedrom.com/skins/narrow.js\";\n",
       "\tdocument.head.appendChild(script);\n",
       "}).then(() => {\n",
       "WaveDrom.ProcessAll();\n",
       "});\n",
       "});"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "import wavedraw; import nbwavedrom\n",
    "TB = tb.name;\n",
    "cfg = {\n",
    "    'tb.clk' : None, 'tb.en' : None, 'tb.reset' : None,\n",
    "    'tb.valid' : None, 'tb.data_out[4:0]' : None, 'tb.data_in[4:0]' : None, \n",
    "    'tb.inst_dummy_0.q[7:0]' : None, 'tb.inst_dummy_0.a[6:0]' : None,\n",
    "}\n",
    "waveform = wavedraw.vcd2wave(\"/tmp/tb_pipe.vcd\", TB + '.clk', cfg)\n",
    "nbwavedrom.draw(waveform)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "90cf7df1",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "     1\t-- File generated from /usr/local/lib/python3.8/runpy.py\r\n",
      "     2\t-- (c) 2016-2021 section5.ch\r\n",
      "     3\t-- Modifications may be lost\r\n",
      "     4\t\r\n",
      "     5\tlibrary IEEE;\r\n",
      "     6\tuse IEEE.std_logic_1164.all;\r\n",
      "     7\tuse IEEE.numeric_std.all;\r\n",
      "     8\t\r\n",
      "     9\tlibrary work;\r\n",
      "    10\t\r\n",
      "    11\tuse work.txt_util.all;\r\n",
      "    12\tuse work.myirl_conversion.all;\r\n",
      "    13\t\r\n",
      "    14\tentity dummy is\r\n",
      "    15\t    port (\r\n",
      "    16\t        clk : in std_ulogic;\r\n",
      "    17\t        reset : in std_ulogic;\r\n",
      "    18\t        en : in std_ulogic;\r\n",
      "    19\t        din : in unsigned(4 downto 0);\r\n",
      "    20\t        dout : out unsigned(4 downto 0);\r\n",
      "    21\t        valid : out std_ulogic\r\n",
      "    22\t    );\r\n",
      "    23\tend entity dummy;\r\n",
      "    24\t\r\n",
      "    25\tarchitecture MyIRL of dummy is\r\n",
      "    26\t    -- Local type declarations\r\n",
      "    27\t    -- Signal declarations\r\n",
      "    28\t    signal a : unsigned(6 downto 0);\r\n",
      "    29\t    signal q : unsigned(7 downto 0);\r\n",
      "    30\t    signal p : unsigned(4 downto 0);\r\n",
      "    31\t    signal pipe_enable1 : std_ulogic;\r\n",
      "    32\t    signal pipe_enable2 : std_ulogic;\r\n",
      "    33\t    signal pipe_enable3 : std_ulogic;\r\n",
      "    34\t    signal pipe_enable0 : std_ulogic;\r\n",
      "    35\tbegin\r\n",
      "    36\t    \r\n",
      "    37\tpipe_stage0:\r\n",
      "    38\t    process(clk)\r\n",
      "    39\t        variable v : unsigned(6 downto 0);\r\n",
      "    40\t    begin\r\n",
      "    41\t        if rising_edge(clk) then\r\n",
      "    42\t            v := (din * \"10\");\r\n",
      "    43\t            a <= v;\r\n",
      "    44\t        end if;\r\n",
      "    45\t    end process;\r\n",
      "    46\t    \r\n",
      "    47\tpipe_stage1:\r\n",
      "    48\t    process(clk)\r\n",
      "    49\t    begin\r\n",
      "    50\t        if rising_edge(clk) then\r\n",
      "    51\t            q <= (resize((a), 8) + x\"04\");\r\n",
      "    52\t        end if;\r\n",
      "    53\t    end process;\r\n",
      "    54\t    \r\n",
      "    55\tpipe_stage2:\r\n",
      "    56\t    process(clk)\r\n",
      "    57\t    begin\r\n",
      "    58\t        if rising_edge(clk) then\r\n",
      "    59\t            p <= q(6-1 downto 1);\r\n",
      "    60\t        end if;\r\n",
      "    61\t    end process;\r\n",
      "    62\t    \r\n",
      "    63\tdelay_queue:\r\n",
      "    64\t    process(clk, reset)\r\n",
      "    65\t    begin\r\n",
      "    66\t        if reset = '1' then\r\n",
      "    67\t            pipe_enable1 <= '0';\r\n",
      "    68\t            pipe_enable2 <= '0';\r\n",
      "    69\t            pipe_enable3 <= '0';\r\n",
      "    70\t        elsif rising_edge(clk) then\r\n",
      "    71\t            pipe_enable1 <= pipe_enable0;\r\n",
      "    72\t            pipe_enable2 <= pipe_enable1;\r\n",
      "    73\t            pipe_enable3 <= pipe_enable2;\r\n",
      "    74\t        end if;\r\n",
      "    75\t    end process;\r\n",
      "    76\t    valid <= pipe_enable3;\r\n",
      "    77\t    pipe_enable0 <= en;\r\n",
      "    78\t    dout <= p;\r\n",
      "    79\tend architecture MyIRL;\r\n",
      "    80\t\r\n"
     ]
    }
   ],
   "source": [
    "!cat -n {tb.ctx.path_prefix}/dummy.vhdl"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
