#ifndef __NPU_GIC600_REG_OFFSET_FIELD_H__
#define __NPU_GIC600_REG_OFFSET_FIELD_H__ 
#define NPU_GIC600_RWP_LEN 1
#define NPU_GIC600_RWP_OFFSET 31
#define NPU_GIC600_E1NWF_LEN 1
#define NPU_GIC600_E1NWF_OFFSET 7
#define NPU_GIC600_DS_LEN 1
#define NPU_GIC600_DS_OFFSET 6
#define NPU_GIC600_ARE_NS_LEN 1
#define NPU_GIC600_ARE_NS_OFFSET 5
#define NPU_GIC600_ARE_S_LEN 1
#define NPU_GIC600_ARE_S_OFFSET 4
#define NPU_GIC600_ENABLEGRP1S_LEN 1
#define NPU_GIC600_ENABLEGRP1S_OFFSET 2
#define NPU_GIC600_ENABLEGRP1NS_LEN 1
#define NPU_GIC600_ENABLEGRP1NS_OFFSET 1
#define NPU_GIC600_ENABLEGRP0_LEN 1
#define NPU_GIC600_ENABLEGRP0_OFFSET 0
#define NPU_GIC600_NO1N_LEN 1
#define NPU_GIC600_NO1N_OFFSET 25
#define NPU_GIC600_A3V_LEN 1
#define NPU_GIC600_A3V_OFFSET 24
#define NPU_GIC600_IDBITS_LEN 5
#define NPU_GIC600_IDBITS_OFFSET 19
#define NPU_GIC600_DVIS_LEN 1
#define NPU_GIC600_DVIS_OFFSET 18
#define NPU_GIC600_LPIS_LEN 1
#define NPU_GIC600_LPIS_OFFSET 17
#define NPU_GIC600_MBIS_LEN 1
#define NPU_GIC600_MBIS_OFFSET 16
#define NPU_GIC600_SECURITYEXTN_LEN 1
#define NPU_GIC600_SECURITYEXTN_OFFSET 10
#define NPU_GIC600_CPUNUMBER_LEN 3
#define NPU_GIC600_CPUNUMBER_OFFSET 5
#define NPU_GIC600_ITLINESNUMBER_LEN 5
#define NPU_GIC600_ITLINESNUMBER_OFFSET 0
#define NPU_GIC600_PRODUCTID_LEN 8
#define NPU_GIC600_PRODUCTID_OFFSET 24
#define NPU_GIC600_VARIANT_LEN 4
#define NPU_GIC600_VARIANT_OFFSET 16
#define NPU_GIC600_REVISION_LEN 4
#define NPU_GIC600_REVISION_OFFSET 12
#define NPU_GIC600_IMPLEMENTER_LEN 12
#define NPU_GIC600_IMPLEMENTER_OFFSET 0
#define NPU_GIC600_GICPNS_LEN 1
#define NPU_GIC600_GICPNS_OFFSET 2
#define NPU_GIC600_GICTNS_LEN 1
#define NPU_GIC600_GICTNS_OFFSET 1
#define NPU_GIC600_DSL_LEN 1
#define NPU_GIC600_DSL_OFFSET 0
#define NPU_GIC600_INTID_SET_NS_LEN 10
#define NPU_GIC600_INTID_SET_NS_OFFSET 0
#define NPU_GIC600_INTID_CLR_NS_LEN 10
#define NPU_GIC600_INTID_CLR_NS_OFFSET 0
#define NPU_GIC600_INTID_SET_S_LEN 10
#define NPU_GIC600_INTID_SET_S_OFFSET 0
#define NPU_GIC600_INTID_CLR_S_LEN 10
#define NPU_GIC600_INTID_CLR_S_OFFSET 0
#define NPU_GIC600_GROUPSTATUS_0_LEN 32
#define NPU_GIC600_GROUPSTATUS_0_OFFSET 0
#define NPU_GIC600_GROUPSTATUS_1_LEN 32
#define NPU_GIC600_GROUPSTATUS_1_OFFSET 0
#define NPU_GIC600_GROUPSTATUS_2_LEN 32
#define NPU_GIC600_GROUPSTATUS_2_OFFSET 0
#define NPU_GIC600_GROUPSTATUS_3_LEN 32
#define NPU_GIC600_GROUPSTATUS_3_OFFSET 0
#define NPU_GIC600_SETENABLE_0_LEN 32
#define NPU_GIC600_SETENABLE_0_OFFSET 0
#define NPU_GIC600_SETENABLE_1_LEN 32
#define NPU_GIC600_SETENABLE_1_OFFSET 0
#define NPU_GIC600_SETENABLE_2_LEN 32
#define NPU_GIC600_SETENABLE_2_OFFSET 0
#define NPU_GIC600_SETENABLE_3_LEN 32
#define NPU_GIC600_SETENABLE_3_OFFSET 0
#define NPU_GIC600_CLRENABLE_0_LEN 32
#define NPU_GIC600_CLRENABLE_0_OFFSET 0
#define NPU_GIC600_CLRENABLE_1_LEN 32
#define NPU_GIC600_CLRENABLE_1_OFFSET 0
#define NPU_GIC600_CLRENABLE_2_LEN 32
#define NPU_GIC600_CLRENABLE_2_OFFSET 0
#define NPU_GIC600_CLRENABLE_3_LEN 32
#define NPU_GIC600_CLRENABLE_3_OFFSET 0
#define NPU_GIC600_SETPENDING_0_LEN 32
#define NPU_GIC600_SETPENDING_0_OFFSET 0
#define NPU_GIC600_SETPENDING_1_LEN 32
#define NPU_GIC600_SETPENDING_1_OFFSET 0
#define NPU_GIC600_SETPENDING_2_LEN 32
#define NPU_GIC600_SETPENDING_2_OFFSET 0
#define NPU_GIC600_SETPENDING_3_LEN 32
#define NPU_GIC600_SETPENDING_3_OFFSET 0
#define NPU_GIC600_CLEARPENDING_0_LEN 32
#define NPU_GIC600_CLEARPENDING_0_OFFSET 0
#define NPU_GIC600_CLEARPENDING_1_LEN 32
#define NPU_GIC600_CLEARPENDING_1_OFFSET 0
#define NPU_GIC600_CLEARPENDING_2_LEN 32
#define NPU_GIC600_CLEARPENDING_2_OFFSET 0
#define NPU_GIC600_CLEARPENDING_3_LEN 32
#define NPU_GIC600_CLEARPENDING_3_OFFSET 0
#define NPU_GIC600_SETACTIVE_0_LEN 32
#define NPU_GIC600_SETACTIVE_0_OFFSET 0
#define NPU_GIC600_SETACTIVE_1_LEN 32
#define NPU_GIC600_SETACTIVE_1_OFFSET 0
#define NPU_GIC600_SETACTIVE_2_LEN 32
#define NPU_GIC600_SETACTIVE_2_OFFSET 0
#define NPU_GIC600_SETACTIVE_3_LEN 32
#define NPU_GIC600_SETACTIVE_3_OFFSET 0
#define NPU_GIC600_CLEARACTIVE_0_LEN 32
#define NPU_GIC600_CLEARACTIVE_0_OFFSET 0
#define NPU_GIC600_CLEARACTIVE_1_LEN 32
#define NPU_GIC600_CLEARACTIVE_1_OFFSET 0
#define NPU_GIC600_CLEARACTIVE_2_LEN 32
#define NPU_GIC600_CLEARACTIVE_2_OFFSET 0
#define NPU_GIC600_CLEARACTIVE_3_LEN 32
#define NPU_GIC600_CLEARACTIVE_3_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_0_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_0_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_0_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_0_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_0_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_0_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_0_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_0_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_1_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_1_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_1_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_1_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_1_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_1_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_1_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_1_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_2_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_2_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_2_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_2_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_2_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_2_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_2_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_2_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_3_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_3_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_3_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_3_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_3_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_3_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_3_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_3_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_4_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_4_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_4_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_4_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_4_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_4_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_4_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_4_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_5_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_5_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_5_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_5_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_5_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_5_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_5_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_5_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_6_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_6_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_6_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_6_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_6_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_6_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_6_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_6_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_7_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_7_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_7_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_7_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_7_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_7_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_7_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_7_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_8_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_8_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_8_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_8_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_8_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_8_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_8_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_8_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_9_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_9_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_9_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_9_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_9_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_9_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_9_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_9_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_10_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_10_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_10_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_10_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_10_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_10_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_10_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_10_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_11_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_11_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_11_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_11_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_11_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_11_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_11_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_11_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_12_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_12_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_12_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_12_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_12_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_12_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_12_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_12_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_13_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_13_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_13_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_13_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_13_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_13_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_13_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_13_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_14_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_14_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_14_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_14_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_14_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_14_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_14_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_14_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_15_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_15_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_15_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_15_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_15_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_15_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_15_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_15_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_16_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_16_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_16_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_16_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_16_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_16_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_16_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_16_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_17_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_17_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_17_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_17_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_17_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_17_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_17_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_17_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_18_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_18_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_18_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_18_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_18_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_18_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_18_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_18_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_19_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_19_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_19_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_19_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_19_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_19_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_19_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_19_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_20_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_20_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_20_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_20_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_20_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_20_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_20_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_20_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_21_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_21_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_21_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_21_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_21_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_21_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_21_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_21_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_22_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_22_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_22_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_22_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_22_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_22_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_22_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_22_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_23_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_23_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_23_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_23_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_23_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_23_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_23_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_23_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_24_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_24_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_24_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_24_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_24_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_24_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_24_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_24_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_25_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_25_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_25_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_25_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_25_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_25_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_25_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_25_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_26_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_26_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_26_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_26_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_26_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_26_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_26_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_26_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_27_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_27_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_27_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_27_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_27_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_27_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_27_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_27_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_28_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_28_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_28_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_28_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_28_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_28_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_28_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_28_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_29_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_29_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_29_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_29_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_29_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_29_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_29_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_29_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_30_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_30_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_30_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_30_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_30_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_30_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_30_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_30_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_31_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_31_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_31_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_31_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_31_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_31_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_31_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_31_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_0_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_0_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_0_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_0_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_0_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_0_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_0_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_0_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_1_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_1_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_1_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_1_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_1_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_1_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_1_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_1_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_2_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_2_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_2_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_2_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_2_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_2_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_2_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_2_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_3_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_3_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_3_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_3_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_3_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_3_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_3_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_3_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_4_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_4_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_4_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_4_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_4_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_4_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_4_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_4_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_5_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_5_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_5_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_5_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_5_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_5_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_5_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_5_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_6_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_6_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_6_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_6_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_6_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_6_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_6_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_6_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_7_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_7_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_7_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_7_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_7_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_7_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_7_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_7_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_8_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_8_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_8_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_8_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_8_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_8_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_8_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_8_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_9_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_9_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_9_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_9_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_9_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_9_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_9_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_9_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_10_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_10_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_10_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_10_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_10_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_10_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_10_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_10_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_11_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_11_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_11_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_11_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_11_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_11_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_11_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_11_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_12_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_12_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_12_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_12_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_12_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_12_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_12_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_12_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_13_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_13_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_13_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_13_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_13_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_13_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_13_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_13_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_14_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_14_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_14_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_14_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_14_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_14_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_14_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_14_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_15_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_15_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_15_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_15_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_15_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_15_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_15_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_15_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_16_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_16_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_16_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_16_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_16_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_16_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_16_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_16_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_17_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_17_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_17_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_17_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_17_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_17_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_17_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_17_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_18_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_18_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_18_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_18_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_18_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_18_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_18_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_18_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_19_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_19_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_19_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_19_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_19_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_19_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_19_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_19_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_20_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_20_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_20_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_20_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_20_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_20_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_20_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_20_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_21_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_21_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_21_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_21_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_21_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_21_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_21_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_21_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_22_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_22_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_22_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_22_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_22_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_22_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_22_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_22_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_23_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_23_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_23_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_23_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_23_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_23_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_23_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_23_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_24_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_24_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_24_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_24_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_24_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_24_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_24_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_24_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_25_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_25_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_25_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_25_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_25_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_25_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_25_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_25_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_26_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_26_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_26_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_26_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_26_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_26_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_26_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_26_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_27_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_27_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_27_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_27_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_27_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_27_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_27_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_27_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_28_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_28_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_28_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_28_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_28_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_28_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_28_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_28_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_29_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_29_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_29_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_29_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_29_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_29_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_29_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_29_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_30_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_30_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_30_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_30_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_30_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_30_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_30_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_30_OFFSET 0
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_31_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_3B_31_OFFSET 24
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_31_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_2B_31_OFFSET 16
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_31_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_1B_31_OFFSET 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_31_LEN 8
#define NPU_GIC600_CPUTARGETS_OFFSET_0B_31_OFFSET 0
#define NPU_GIC600_INTCONFIG_0_LEN 32
#define NPU_GIC600_INTCONFIG_0_OFFSET 0
#define NPU_GIC600_INTCONFIG_1_LEN 32
#define NPU_GIC600_INTCONFIG_1_OFFSET 0
#define NPU_GIC600_INTCONFIG_2_LEN 32
#define NPU_GIC600_INTCONFIG_2_OFFSET 0
#define NPU_GIC600_INTCONFIG_3_LEN 32
#define NPU_GIC600_INTCONFIG_3_OFFSET 0
#define NPU_GIC600_GROUP_MODIFIER_BIT_0_LEN 32
#define NPU_GIC600_GROUP_MODIFIER_BIT_0_OFFSET 0
#define NPU_GIC600_GROUP_MODIFIER_BIT_1_LEN 32
#define NPU_GIC600_GROUP_MODIFIER_BIT_1_OFFSET 0
#define NPU_GIC600_GROUP_MODIFIER_BIT_2_LEN 32
#define NPU_GIC600_GROUP_MODIFIER_BIT_2_OFFSET 0
#define NPU_GIC600_GROUP_MODIFIER_BIT_3_LEN 32
#define NPU_GIC600_GROUP_MODIFIER_BIT_3_OFFSET 0
#define NPU_GIC600_NS_ACCESS_0_LEN 32
#define NPU_GIC600_NS_ACCESS_0_OFFSET 0
#define NPU_GIC600_NS_ACCESS_1_LEN 32
#define NPU_GIC600_NS_ACCESS_1_OFFSET 0
#define NPU_GIC600_NS_ACCESS_2_LEN 32
#define NPU_GIC600_NS_ACCESS_2_OFFSET 0
#define NPU_GIC600_NS_ACCESS_3_LEN 32
#define NPU_GIC600_NS_ACCESS_3_OFFSET 0
#define NPU_GIC600_TARGETLISTFILTER_LEN 2
#define NPU_GIC600_TARGETLISTFILTER_OFFSET 24
#define NPU_GIC600_CPUTARGETLIST_LEN 8
#define NPU_GIC600_CPUTARGETLIST_OFFSET 16
#define NPU_GIC600_NSATT_LEN 1
#define NPU_GIC600_NSATT_OFFSET 15
#define NPU_GIC600_INTID_LEN 4
#define NPU_GIC600_INTID_OFFSET 0
#define NPU_GIC600_SGI_CLEAR_PENDING_BITS_0_LEN 32
#define NPU_GIC600_SGI_CLEAR_PENDING_BITS_0_OFFSET 0
#define NPU_GIC600_SGI_CLEAR_PENDING_BITS_1_LEN 32
#define NPU_GIC600_SGI_CLEAR_PENDING_BITS_1_OFFSET 0
#define NPU_GIC600_SGI_CLEAR_PENDING_BITS_2_LEN 32
#define NPU_GIC600_SGI_CLEAR_PENDING_BITS_2_OFFSET 0
#define NPU_GIC600_SGI_CLEAR_PENDING_BITS_3_LEN 32
#define NPU_GIC600_SGI_CLEAR_PENDING_BITS_3_OFFSET 0
#define NPU_GIC600_SGI_SET_PENDING_BITS_0_LEN 32
#define NPU_GIC600_SGI_SET_PENDING_BITS_0_OFFSET 0
#define NPU_GIC600_SGI_SET_PENDING_BITS_1_LEN 32
#define NPU_GIC600_SGI_SET_PENDING_BITS_1_OFFSET 0
#define NPU_GIC600_SGI_SET_PENDING_BITS_2_LEN 32
#define NPU_GIC600_SGI_SET_PENDING_BITS_2_OFFSET 0
#define NPU_GIC600_SGI_SET_PENDING_BITS_3_LEN 32
#define NPU_GIC600_SGI_SET_PENDING_BITS_3_OFFSET 0
#define NPU_GIC600_AFF3_0_LEN 8
#define NPU_GIC600_AFF3_0_OFFSET 32
#define NPU_GIC600_IRM_0_LEN 1
#define NPU_GIC600_IRM_0_OFFSET 31
#define NPU_GIC600_AFF2_0_LEN 8
#define NPU_GIC600_AFF2_0_OFFSET 16
#define NPU_GIC600_AFF1_0_LEN 8
#define NPU_GIC600_AFF1_0_OFFSET 8
#define NPU_GIC600_AFF0_0_LEN 8
#define NPU_GIC600_AFF0_0_OFFSET 0
#define NPU_GIC600_AFF3_1_LEN 8
#define NPU_GIC600_AFF3_1_OFFSET 32
#define NPU_GIC600_IRM_1_LEN 1
#define NPU_GIC600_IRM_1_OFFSET 31
#define NPU_GIC600_AFF2_1_LEN 8
#define NPU_GIC600_AFF2_1_OFFSET 16
#define NPU_GIC600_AFF1_1_LEN 8
#define NPU_GIC600_AFF1_1_OFFSET 8
#define NPU_GIC600_AFF0_1_LEN 8
#define NPU_GIC600_AFF0_1_OFFSET 0
#define NPU_GIC600_AFF3_2_LEN 8
#define NPU_GIC600_AFF3_2_OFFSET 32
#define NPU_GIC600_IRM_2_LEN 1
#define NPU_GIC600_IRM_2_OFFSET 31
#define NPU_GIC600_AFF2_2_LEN 8
#define NPU_GIC600_AFF2_2_OFFSET 16
#define NPU_GIC600_AFF1_2_LEN 8
#define NPU_GIC600_AFF1_2_OFFSET 8
#define NPU_GIC600_AFF0_2_LEN 8
#define NPU_GIC600_AFF0_2_OFFSET 0
#define NPU_GIC600_AFF3_3_LEN 8
#define NPU_GIC600_AFF3_3_OFFSET 32
#define NPU_GIC600_IRM_3_LEN 1
#define NPU_GIC600_IRM_3_OFFSET 31
#define NPU_GIC600_AFF2_3_LEN 8
#define NPU_GIC600_AFF2_3_OFFSET 16
#define NPU_GIC600_AFF1_3_LEN 8
#define NPU_GIC600_AFF1_3_OFFSET 8
#define NPU_GIC600_AFF0_3_LEN 8
#define NPU_GIC600_AFF0_3_OFFSET 0
#define NPU_GIC600_AFF3_4_LEN 8
#define NPU_GIC600_AFF3_4_OFFSET 32
#define NPU_GIC600_IRM_4_LEN 1
#define NPU_GIC600_IRM_4_OFFSET 31
#define NPU_GIC600_AFF2_4_LEN 8
#define NPU_GIC600_AFF2_4_OFFSET 16
#define NPU_GIC600_AFF1_4_LEN 8
#define NPU_GIC600_AFF1_4_OFFSET 8
#define NPU_GIC600_AFF0_4_LEN 8
#define NPU_GIC600_AFF0_4_OFFSET 0
#define NPU_GIC600_AFF3_5_LEN 8
#define NPU_GIC600_AFF3_5_OFFSET 32
#define NPU_GIC600_IRM_5_LEN 1
#define NPU_GIC600_IRM_5_OFFSET 31
#define NPU_GIC600_AFF2_5_LEN 8
#define NPU_GIC600_AFF2_5_OFFSET 16
#define NPU_GIC600_AFF1_5_LEN 8
#define NPU_GIC600_AFF1_5_OFFSET 8
#define NPU_GIC600_AFF0_5_LEN 8
#define NPU_GIC600_AFF0_5_OFFSET 0
#define NPU_GIC600_AFF3_6_LEN 8
#define NPU_GIC600_AFF3_6_OFFSET 32
#define NPU_GIC600_IRM_6_LEN 1
#define NPU_GIC600_IRM_6_OFFSET 31
#define NPU_GIC600_AFF2_6_LEN 8
#define NPU_GIC600_AFF2_6_OFFSET 16
#define NPU_GIC600_AFF1_6_LEN 8
#define NPU_GIC600_AFF1_6_OFFSET 8
#define NPU_GIC600_AFF0_6_LEN 8
#define NPU_GIC600_AFF0_6_OFFSET 0
#define NPU_GIC600_AFF3_7_LEN 8
#define NPU_GIC600_AFF3_7_OFFSET 32
#define NPU_GIC600_IRM_7_LEN 1
#define NPU_GIC600_IRM_7_OFFSET 31
#define NPU_GIC600_AFF2_7_LEN 8
#define NPU_GIC600_AFF2_7_OFFSET 16
#define NPU_GIC600_AFF1_7_LEN 8
#define NPU_GIC600_AFF1_7_OFFSET 8
#define NPU_GIC600_AFF0_7_LEN 8
#define NPU_GIC600_AFF0_7_OFFSET 0
#define NPU_GIC600_AFF3_8_LEN 8
#define NPU_GIC600_AFF3_8_OFFSET 32
#define NPU_GIC600_IRM_8_LEN 1
#define NPU_GIC600_IRM_8_OFFSET 31
#define NPU_GIC600_AFF2_8_LEN 8
#define NPU_GIC600_AFF2_8_OFFSET 16
#define NPU_GIC600_AFF1_8_LEN 8
#define NPU_GIC600_AFF1_8_OFFSET 8
#define NPU_GIC600_AFF0_8_LEN 8
#define NPU_GIC600_AFF0_8_OFFSET 0
#define NPU_GIC600_AFF3_9_LEN 8
#define NPU_GIC600_AFF3_9_OFFSET 32
#define NPU_GIC600_IRM_9_LEN 1
#define NPU_GIC600_IRM_9_OFFSET 31
#define NPU_GIC600_AFF2_9_LEN 8
#define NPU_GIC600_AFF2_9_OFFSET 16
#define NPU_GIC600_AFF1_9_LEN 8
#define NPU_GIC600_AFF1_9_OFFSET 8
#define NPU_GIC600_AFF0_9_LEN 8
#define NPU_GIC600_AFF0_9_OFFSET 0
#define NPU_GIC600_AFF3_10_LEN 8
#define NPU_GIC600_AFF3_10_OFFSET 32
#define NPU_GIC600_IRM_10_LEN 1
#define NPU_GIC600_IRM_10_OFFSET 31
#define NPU_GIC600_AFF2_10_LEN 8
#define NPU_GIC600_AFF2_10_OFFSET 16
#define NPU_GIC600_AFF1_10_LEN 8
#define NPU_GIC600_AFF1_10_OFFSET 8
#define NPU_GIC600_AFF0_10_LEN 8
#define NPU_GIC600_AFF0_10_OFFSET 0
#define NPU_GIC600_AFF3_11_LEN 8
#define NPU_GIC600_AFF3_11_OFFSET 32
#define NPU_GIC600_IRM_11_LEN 1
#define NPU_GIC600_IRM_11_OFFSET 31
#define NPU_GIC600_AFF2_11_LEN 8
#define NPU_GIC600_AFF2_11_OFFSET 16
#define NPU_GIC600_AFF1_11_LEN 8
#define NPU_GIC600_AFF1_11_OFFSET 8
#define NPU_GIC600_AFF0_11_LEN 8
#define NPU_GIC600_AFF0_11_OFFSET 0
#define NPU_GIC600_AFF3_12_LEN 8
#define NPU_GIC600_AFF3_12_OFFSET 32
#define NPU_GIC600_IRM_12_LEN 1
#define NPU_GIC600_IRM_12_OFFSET 31
#define NPU_GIC600_AFF2_12_LEN 8
#define NPU_GIC600_AFF2_12_OFFSET 16
#define NPU_GIC600_AFF1_12_LEN 8
#define NPU_GIC600_AFF1_12_OFFSET 8
#define NPU_GIC600_AFF0_12_LEN 8
#define NPU_GIC600_AFF0_12_OFFSET 0
#define NPU_GIC600_AFF3_13_LEN 8
#define NPU_GIC600_AFF3_13_OFFSET 32
#define NPU_GIC600_IRM_13_LEN 1
#define NPU_GIC600_IRM_13_OFFSET 31
#define NPU_GIC600_AFF2_13_LEN 8
#define NPU_GIC600_AFF2_13_OFFSET 16
#define NPU_GIC600_AFF1_13_LEN 8
#define NPU_GIC600_AFF1_13_OFFSET 8
#define NPU_GIC600_AFF0_13_LEN 8
#define NPU_GIC600_AFF0_13_OFFSET 0
#define NPU_GIC600_AFF3_14_LEN 8
#define NPU_GIC600_AFF3_14_OFFSET 32
#define NPU_GIC600_IRM_14_LEN 1
#define NPU_GIC600_IRM_14_OFFSET 31
#define NPU_GIC600_AFF2_14_LEN 8
#define NPU_GIC600_AFF2_14_OFFSET 16
#define NPU_GIC600_AFF1_14_LEN 8
#define NPU_GIC600_AFF1_14_OFFSET 8
#define NPU_GIC600_AFF0_14_LEN 8
#define NPU_GIC600_AFF0_14_OFFSET 0
#define NPU_GIC600_AFF3_15_LEN 8
#define NPU_GIC600_AFF3_15_OFFSET 32
#define NPU_GIC600_IRM_15_LEN 1
#define NPU_GIC600_IRM_15_OFFSET 31
#define NPU_GIC600_AFF2_15_LEN 8
#define NPU_GIC600_AFF2_15_OFFSET 16
#define NPU_GIC600_AFF1_15_LEN 8
#define NPU_GIC600_AFF1_15_OFFSET 8
#define NPU_GIC600_AFF0_15_LEN 8
#define NPU_GIC600_AFF0_15_OFFSET 0
#define NPU_GIC600_AFF3_16_LEN 8
#define NPU_GIC600_AFF3_16_OFFSET 32
#define NPU_GIC600_IRM_16_LEN 1
#define NPU_GIC600_IRM_16_OFFSET 31
#define NPU_GIC600_AFF2_16_LEN 8
#define NPU_GIC600_AFF2_16_OFFSET 16
#define NPU_GIC600_AFF1_16_LEN 8
#define NPU_GIC600_AFF1_16_OFFSET 8
#define NPU_GIC600_AFF0_16_LEN 8
#define NPU_GIC600_AFF0_16_OFFSET 0
#define NPU_GIC600_AFF3_17_LEN 8
#define NPU_GIC600_AFF3_17_OFFSET 32
#define NPU_GIC600_IRM_17_LEN 1
#define NPU_GIC600_IRM_17_OFFSET 31
#define NPU_GIC600_AFF2_17_LEN 8
#define NPU_GIC600_AFF2_17_OFFSET 16
#define NPU_GIC600_AFF1_17_LEN 8
#define NPU_GIC600_AFF1_17_OFFSET 8
#define NPU_GIC600_AFF0_17_LEN 8
#define NPU_GIC600_AFF0_17_OFFSET 0
#define NPU_GIC600_AFF3_18_LEN 8
#define NPU_GIC600_AFF3_18_OFFSET 32
#define NPU_GIC600_IRM_18_LEN 1
#define NPU_GIC600_IRM_18_OFFSET 31
#define NPU_GIC600_AFF2_18_LEN 8
#define NPU_GIC600_AFF2_18_OFFSET 16
#define NPU_GIC600_AFF1_18_LEN 8
#define NPU_GIC600_AFF1_18_OFFSET 8
#define NPU_GIC600_AFF0_18_LEN 8
#define NPU_GIC600_AFF0_18_OFFSET 0
#define NPU_GIC600_AFF3_19_LEN 8
#define NPU_GIC600_AFF3_19_OFFSET 32
#define NPU_GIC600_IRM_19_LEN 1
#define NPU_GIC600_IRM_19_OFFSET 31
#define NPU_GIC600_AFF2_19_LEN 8
#define NPU_GIC600_AFF2_19_OFFSET 16
#define NPU_GIC600_AFF1_19_LEN 8
#define NPU_GIC600_AFF1_19_OFFSET 8
#define NPU_GIC600_AFF0_19_LEN 8
#define NPU_GIC600_AFF0_19_OFFSET 0
#define NPU_GIC600_AFF3_20_LEN 8
#define NPU_GIC600_AFF3_20_OFFSET 32
#define NPU_GIC600_IRM_20_LEN 1
#define NPU_GIC600_IRM_20_OFFSET 31
#define NPU_GIC600_AFF2_20_LEN 8
#define NPU_GIC600_AFF2_20_OFFSET 16
#define NPU_GIC600_AFF1_20_LEN 8
#define NPU_GIC600_AFF1_20_OFFSET 8
#define NPU_GIC600_AFF0_20_LEN 8
#define NPU_GIC600_AFF0_20_OFFSET 0
#define NPU_GIC600_AFF3_21_LEN 8
#define NPU_GIC600_AFF3_21_OFFSET 32
#define NPU_GIC600_IRM_21_LEN 1
#define NPU_GIC600_IRM_21_OFFSET 31
#define NPU_GIC600_AFF2_21_LEN 8
#define NPU_GIC600_AFF2_21_OFFSET 16
#define NPU_GIC600_AFF1_21_LEN 8
#define NPU_GIC600_AFF1_21_OFFSET 8
#define NPU_GIC600_AFF0_21_LEN 8
#define NPU_GIC600_AFF0_21_OFFSET 0
#define NPU_GIC600_AFF3_22_LEN 8
#define NPU_GIC600_AFF3_22_OFFSET 32
#define NPU_GIC600_IRM_22_LEN 1
#define NPU_GIC600_IRM_22_OFFSET 31
#define NPU_GIC600_AFF2_22_LEN 8
#define NPU_GIC600_AFF2_22_OFFSET 16
#define NPU_GIC600_AFF1_22_LEN 8
#define NPU_GIC600_AFF1_22_OFFSET 8
#define NPU_GIC600_AFF0_22_LEN 8
#define NPU_GIC600_AFF0_22_OFFSET 0
#define NPU_GIC600_AFF3_23_LEN 8
#define NPU_GIC600_AFF3_23_OFFSET 32
#define NPU_GIC600_IRM_23_LEN 1
#define NPU_GIC600_IRM_23_OFFSET 31
#define NPU_GIC600_AFF2_23_LEN 8
#define NPU_GIC600_AFF2_23_OFFSET 16
#define NPU_GIC600_AFF1_23_LEN 8
#define NPU_GIC600_AFF1_23_OFFSET 8
#define NPU_GIC600_AFF0_23_LEN 8
#define NPU_GIC600_AFF0_23_OFFSET 0
#define NPU_GIC600_AFF3_24_LEN 8
#define NPU_GIC600_AFF3_24_OFFSET 32
#define NPU_GIC600_IRM_24_LEN 1
#define NPU_GIC600_IRM_24_OFFSET 31
#define NPU_GIC600_AFF2_24_LEN 8
#define NPU_GIC600_AFF2_24_OFFSET 16
#define NPU_GIC600_AFF1_24_LEN 8
#define NPU_GIC600_AFF1_24_OFFSET 8
#define NPU_GIC600_AFF0_24_LEN 8
#define NPU_GIC600_AFF0_24_OFFSET 0
#define NPU_GIC600_AFF3_25_LEN 8
#define NPU_GIC600_AFF3_25_OFFSET 32
#define NPU_GIC600_IRM_25_LEN 1
#define NPU_GIC600_IRM_25_OFFSET 31
#define NPU_GIC600_AFF2_25_LEN 8
#define NPU_GIC600_AFF2_25_OFFSET 16
#define NPU_GIC600_AFF1_25_LEN 8
#define NPU_GIC600_AFF1_25_OFFSET 8
#define NPU_GIC600_AFF0_25_LEN 8
#define NPU_GIC600_AFF0_25_OFFSET 0
#define NPU_GIC600_AFF3_26_LEN 8
#define NPU_GIC600_AFF3_26_OFFSET 32
#define NPU_GIC600_IRM_26_LEN 1
#define NPU_GIC600_IRM_26_OFFSET 31
#define NPU_GIC600_AFF2_26_LEN 8
#define NPU_GIC600_AFF2_26_OFFSET 16
#define NPU_GIC600_AFF1_26_LEN 8
#define NPU_GIC600_AFF1_26_OFFSET 8
#define NPU_GIC600_AFF0_26_LEN 8
#define NPU_GIC600_AFF0_26_OFFSET 0
#define NPU_GIC600_AFF3_27_LEN 8
#define NPU_GIC600_AFF3_27_OFFSET 32
#define NPU_GIC600_IRM_27_LEN 1
#define NPU_GIC600_IRM_27_OFFSET 31
#define NPU_GIC600_AFF2_27_LEN 8
#define NPU_GIC600_AFF2_27_OFFSET 16
#define NPU_GIC600_AFF1_27_LEN 8
#define NPU_GIC600_AFF1_27_OFFSET 8
#define NPU_GIC600_AFF0_27_LEN 8
#define NPU_GIC600_AFF0_27_OFFSET 0
#define NPU_GIC600_AFF3_28_LEN 8
#define NPU_GIC600_AFF3_28_OFFSET 32
#define NPU_GIC600_IRM_28_LEN 1
#define NPU_GIC600_IRM_28_OFFSET 31
#define NPU_GIC600_AFF2_28_LEN 8
#define NPU_GIC600_AFF2_28_OFFSET 16
#define NPU_GIC600_AFF1_28_LEN 8
#define NPU_GIC600_AFF1_28_OFFSET 8
#define NPU_GIC600_AFF0_28_LEN 8
#define NPU_GIC600_AFF0_28_OFFSET 0
#define NPU_GIC600_AFF3_29_LEN 8
#define NPU_GIC600_AFF3_29_OFFSET 32
#define NPU_GIC600_IRM_29_LEN 1
#define NPU_GIC600_IRM_29_OFFSET 31
#define NPU_GIC600_AFF2_29_LEN 8
#define NPU_GIC600_AFF2_29_OFFSET 16
#define NPU_GIC600_AFF1_29_LEN 8
#define NPU_GIC600_AFF1_29_OFFSET 8
#define NPU_GIC600_AFF0_29_LEN 8
#define NPU_GIC600_AFF0_29_OFFSET 0
#define NPU_GIC600_AFF3_30_LEN 8
#define NPU_GIC600_AFF3_30_OFFSET 32
#define NPU_GIC600_IRM_30_LEN 1
#define NPU_GIC600_IRM_30_OFFSET 31
#define NPU_GIC600_AFF2_30_LEN 8
#define NPU_GIC600_AFF2_30_OFFSET 16
#define NPU_GIC600_AFF1_30_LEN 8
#define NPU_GIC600_AFF1_30_OFFSET 8
#define NPU_GIC600_AFF0_30_LEN 8
#define NPU_GIC600_AFF0_30_OFFSET 0
#define NPU_GIC600_AFF3_31_LEN 8
#define NPU_GIC600_AFF3_31_OFFSET 32
#define NPU_GIC600_IRM_31_LEN 1
#define NPU_GIC600_IRM_31_OFFSET 31
#define NPU_GIC600_AFF2_31_LEN 8
#define NPU_GIC600_AFF2_31_OFFSET 16
#define NPU_GIC600_AFF1_31_LEN 8
#define NPU_GIC600_AFF1_31_OFFSET 8
#define NPU_GIC600_AFF0_31_LEN 8
#define NPU_GIC600_AFF0_31_OFFSET 0
#define NPU_GIC600_AFF3_32_LEN 8
#define NPU_GIC600_AFF3_32_OFFSET 32
#define NPU_GIC600_IRM_32_LEN 1
#define NPU_GIC600_IRM_32_OFFSET 31
#define NPU_GIC600_AFF2_32_LEN 8
#define NPU_GIC600_AFF2_32_OFFSET 16
#define NPU_GIC600_AFF1_32_LEN 8
#define NPU_GIC600_AFF1_32_OFFSET 8
#define NPU_GIC600_AFF0_32_LEN 8
#define NPU_GIC600_AFF0_32_OFFSET 0
#define NPU_GIC600_AFF3_33_LEN 8
#define NPU_GIC600_AFF3_33_OFFSET 32
#define NPU_GIC600_IRM_33_LEN 1
#define NPU_GIC600_IRM_33_OFFSET 31
#define NPU_GIC600_AFF2_33_LEN 8
#define NPU_GIC600_AFF2_33_OFFSET 16
#define NPU_GIC600_AFF1_33_LEN 8
#define NPU_GIC600_AFF1_33_OFFSET 8
#define NPU_GIC600_AFF0_33_LEN 8
#define NPU_GIC600_AFF0_33_OFFSET 0
#define NPU_GIC600_AFF3_34_LEN 8
#define NPU_GIC600_AFF3_34_OFFSET 32
#define NPU_GIC600_IRM_34_LEN 1
#define NPU_GIC600_IRM_34_OFFSET 31
#define NPU_GIC600_AFF2_34_LEN 8
#define NPU_GIC600_AFF2_34_OFFSET 16
#define NPU_GIC600_AFF1_34_LEN 8
#define NPU_GIC600_AFF1_34_OFFSET 8
#define NPU_GIC600_AFF0_34_LEN 8
#define NPU_GIC600_AFF0_34_OFFSET 0
#define NPU_GIC600_AFF3_35_LEN 8
#define NPU_GIC600_AFF3_35_OFFSET 32
#define NPU_GIC600_IRM_35_LEN 1
#define NPU_GIC600_IRM_35_OFFSET 31
#define NPU_GIC600_AFF2_35_LEN 8
#define NPU_GIC600_AFF2_35_OFFSET 16
#define NPU_GIC600_AFF1_35_LEN 8
#define NPU_GIC600_AFF1_35_OFFSET 8
#define NPU_GIC600_AFF0_35_LEN 8
#define NPU_GIC600_AFF0_35_OFFSET 0
#define NPU_GIC600_AFF3_36_LEN 8
#define NPU_GIC600_AFF3_36_OFFSET 32
#define NPU_GIC600_IRM_36_LEN 1
#define NPU_GIC600_IRM_36_OFFSET 31
#define NPU_GIC600_AFF2_36_LEN 8
#define NPU_GIC600_AFF2_36_OFFSET 16
#define NPU_GIC600_AFF1_36_LEN 8
#define NPU_GIC600_AFF1_36_OFFSET 8
#define NPU_GIC600_AFF0_36_LEN 8
#define NPU_GIC600_AFF0_36_OFFSET 0
#define NPU_GIC600_AFF3_37_LEN 8
#define NPU_GIC600_AFF3_37_OFFSET 32
#define NPU_GIC600_IRM_37_LEN 1
#define NPU_GIC600_IRM_37_OFFSET 31
#define NPU_GIC600_AFF2_37_LEN 8
#define NPU_GIC600_AFF2_37_OFFSET 16
#define NPU_GIC600_AFF1_37_LEN 8
#define NPU_GIC600_AFF1_37_OFFSET 8
#define NPU_GIC600_AFF0_37_LEN 8
#define NPU_GIC600_AFF0_37_OFFSET 0
#define NPU_GIC600_AFF3_38_LEN 8
#define NPU_GIC600_AFF3_38_OFFSET 32
#define NPU_GIC600_IRM_38_LEN 1
#define NPU_GIC600_IRM_38_OFFSET 31
#define NPU_GIC600_AFF2_38_LEN 8
#define NPU_GIC600_AFF2_38_OFFSET 16
#define NPU_GIC600_AFF1_38_LEN 8
#define NPU_GIC600_AFF1_38_OFFSET 8
#define NPU_GIC600_AFF0_38_LEN 8
#define NPU_GIC600_AFF0_38_OFFSET 0
#define NPU_GIC600_AFF3_39_LEN 8
#define NPU_GIC600_AFF3_39_OFFSET 32
#define NPU_GIC600_IRM_39_LEN 1
#define NPU_GIC600_IRM_39_OFFSET 31
#define NPU_GIC600_AFF2_39_LEN 8
#define NPU_GIC600_AFF2_39_OFFSET 16
#define NPU_GIC600_AFF1_39_LEN 8
#define NPU_GIC600_AFF1_39_OFFSET 8
#define NPU_GIC600_AFF0_39_LEN 8
#define NPU_GIC600_AFF0_39_OFFSET 0
#define NPU_GIC600_AFF3_40_LEN 8
#define NPU_GIC600_AFF3_40_OFFSET 32
#define NPU_GIC600_IRM_40_LEN 1
#define NPU_GIC600_IRM_40_OFFSET 31
#define NPU_GIC600_AFF2_40_LEN 8
#define NPU_GIC600_AFF2_40_OFFSET 16
#define NPU_GIC600_AFF1_40_LEN 8
#define NPU_GIC600_AFF1_40_OFFSET 8
#define NPU_GIC600_AFF0_40_LEN 8
#define NPU_GIC600_AFF0_40_OFFSET 0
#define NPU_GIC600_AFF3_41_LEN 8
#define NPU_GIC600_AFF3_41_OFFSET 32
#define NPU_GIC600_IRM_41_LEN 1
#define NPU_GIC600_IRM_41_OFFSET 31
#define NPU_GIC600_AFF2_41_LEN 8
#define NPU_GIC600_AFF2_41_OFFSET 16
#define NPU_GIC600_AFF1_41_LEN 8
#define NPU_GIC600_AFF1_41_OFFSET 8
#define NPU_GIC600_AFF0_41_LEN 8
#define NPU_GIC600_AFF0_41_OFFSET 0
#define NPU_GIC600_AFF3_42_LEN 8
#define NPU_GIC600_AFF3_42_OFFSET 32
#define NPU_GIC600_IRM_42_LEN 1
#define NPU_GIC600_IRM_42_OFFSET 31
#define NPU_GIC600_AFF2_42_LEN 8
#define NPU_GIC600_AFF2_42_OFFSET 16
#define NPU_GIC600_AFF1_42_LEN 8
#define NPU_GIC600_AFF1_42_OFFSET 8
#define NPU_GIC600_AFF0_42_LEN 8
#define NPU_GIC600_AFF0_42_OFFSET 0
#define NPU_GIC600_AFF3_43_LEN 8
#define NPU_GIC600_AFF3_43_OFFSET 32
#define NPU_GIC600_IRM_43_LEN 1
#define NPU_GIC600_IRM_43_OFFSET 31
#define NPU_GIC600_AFF2_43_LEN 8
#define NPU_GIC600_AFF2_43_OFFSET 16
#define NPU_GIC600_AFF1_43_LEN 8
#define NPU_GIC600_AFF1_43_OFFSET 8
#define NPU_GIC600_AFF0_43_LEN 8
#define NPU_GIC600_AFF0_43_OFFSET 0
#define NPU_GIC600_AFF3_44_LEN 8
#define NPU_GIC600_AFF3_44_OFFSET 32
#define NPU_GIC600_IRM_44_LEN 1
#define NPU_GIC600_IRM_44_OFFSET 31
#define NPU_GIC600_AFF2_44_LEN 8
#define NPU_GIC600_AFF2_44_OFFSET 16
#define NPU_GIC600_AFF1_44_LEN 8
#define NPU_GIC600_AFF1_44_OFFSET 8
#define NPU_GIC600_AFF0_44_LEN 8
#define NPU_GIC600_AFF0_44_OFFSET 0
#define NPU_GIC600_AFF3_45_LEN 8
#define NPU_GIC600_AFF3_45_OFFSET 32
#define NPU_GIC600_IRM_45_LEN 1
#define NPU_GIC600_IRM_45_OFFSET 31
#define NPU_GIC600_AFF2_45_LEN 8
#define NPU_GIC600_AFF2_45_OFFSET 16
#define NPU_GIC600_AFF1_45_LEN 8
#define NPU_GIC600_AFF1_45_OFFSET 8
#define NPU_GIC600_AFF0_45_LEN 8
#define NPU_GIC600_AFF0_45_OFFSET 0
#define NPU_GIC600_AFF3_46_LEN 8
#define NPU_GIC600_AFF3_46_OFFSET 32
#define NPU_GIC600_IRM_46_LEN 1
#define NPU_GIC600_IRM_46_OFFSET 31
#define NPU_GIC600_AFF2_46_LEN 8
#define NPU_GIC600_AFF2_46_OFFSET 16
#define NPU_GIC600_AFF1_46_LEN 8
#define NPU_GIC600_AFF1_46_OFFSET 8
#define NPU_GIC600_AFF0_46_LEN 8
#define NPU_GIC600_AFF0_46_OFFSET 0
#define NPU_GIC600_AFF3_47_LEN 8
#define NPU_GIC600_AFF3_47_OFFSET 32
#define NPU_GIC600_IRM_47_LEN 1
#define NPU_GIC600_IRM_47_OFFSET 31
#define NPU_GIC600_AFF2_47_LEN 8
#define NPU_GIC600_AFF2_47_OFFSET 16
#define NPU_GIC600_AFF1_47_LEN 8
#define NPU_GIC600_AFF1_47_OFFSET 8
#define NPU_GIC600_AFF0_47_LEN 8
#define NPU_GIC600_AFF0_47_OFFSET 0
#define NPU_GIC600_AFF3_48_LEN 8
#define NPU_GIC600_AFF3_48_OFFSET 32
#define NPU_GIC600_IRM_48_LEN 1
#define NPU_GIC600_IRM_48_OFFSET 31
#define NPU_GIC600_AFF2_48_LEN 8
#define NPU_GIC600_AFF2_48_OFFSET 16
#define NPU_GIC600_AFF1_48_LEN 8
#define NPU_GIC600_AFF1_48_OFFSET 8
#define NPU_GIC600_AFF0_48_LEN 8
#define NPU_GIC600_AFF0_48_OFFSET 0
#define NPU_GIC600_AFF3_49_LEN 8
#define NPU_GIC600_AFF3_49_OFFSET 32
#define NPU_GIC600_IRM_49_LEN 1
#define NPU_GIC600_IRM_49_OFFSET 31
#define NPU_GIC600_AFF2_49_LEN 8
#define NPU_GIC600_AFF2_49_OFFSET 16
#define NPU_GIC600_AFF1_49_LEN 8
#define NPU_GIC600_AFF1_49_OFFSET 8
#define NPU_GIC600_AFF0_49_LEN 8
#define NPU_GIC600_AFF0_49_OFFSET 0
#define NPU_GIC600_AFF3_50_LEN 8
#define NPU_GIC600_AFF3_50_OFFSET 32
#define NPU_GIC600_IRM_50_LEN 1
#define NPU_GIC600_IRM_50_OFFSET 31
#define NPU_GIC600_AFF2_50_LEN 8
#define NPU_GIC600_AFF2_50_OFFSET 16
#define NPU_GIC600_AFF1_50_LEN 8
#define NPU_GIC600_AFF1_50_OFFSET 8
#define NPU_GIC600_AFF0_50_LEN 8
#define NPU_GIC600_AFF0_50_OFFSET 0
#define NPU_GIC600_AFF3_51_LEN 8
#define NPU_GIC600_AFF3_51_OFFSET 32
#define NPU_GIC600_IRM_51_LEN 1
#define NPU_GIC600_IRM_51_OFFSET 31
#define NPU_GIC600_AFF2_51_LEN 8
#define NPU_GIC600_AFF2_51_OFFSET 16
#define NPU_GIC600_AFF1_51_LEN 8
#define NPU_GIC600_AFF1_51_OFFSET 8
#define NPU_GIC600_AFF0_51_LEN 8
#define NPU_GIC600_AFF0_51_OFFSET 0
#define NPU_GIC600_AFF3_52_LEN 8
#define NPU_GIC600_AFF3_52_OFFSET 32
#define NPU_GIC600_IRM_52_LEN 1
#define NPU_GIC600_IRM_52_OFFSET 31
#define NPU_GIC600_AFF2_52_LEN 8
#define NPU_GIC600_AFF2_52_OFFSET 16
#define NPU_GIC600_AFF1_52_LEN 8
#define NPU_GIC600_AFF1_52_OFFSET 8
#define NPU_GIC600_AFF0_52_LEN 8
#define NPU_GIC600_AFF0_52_OFFSET 0
#define NPU_GIC600_AFF3_53_LEN 8
#define NPU_GIC600_AFF3_53_OFFSET 32
#define NPU_GIC600_IRM_53_LEN 1
#define NPU_GIC600_IRM_53_OFFSET 31
#define NPU_GIC600_AFF2_53_LEN 8
#define NPU_GIC600_AFF2_53_OFFSET 16
#define NPU_GIC600_AFF1_53_LEN 8
#define NPU_GIC600_AFF1_53_OFFSET 8
#define NPU_GIC600_AFF0_53_LEN 8
#define NPU_GIC600_AFF0_53_OFFSET 0
#define NPU_GIC600_AFF3_54_LEN 8
#define NPU_GIC600_AFF3_54_OFFSET 32
#define NPU_GIC600_IRM_54_LEN 1
#define NPU_GIC600_IRM_54_OFFSET 31
#define NPU_GIC600_AFF2_54_LEN 8
#define NPU_GIC600_AFF2_54_OFFSET 16
#define NPU_GIC600_AFF1_54_LEN 8
#define NPU_GIC600_AFF1_54_OFFSET 8
#define NPU_GIC600_AFF0_54_LEN 8
#define NPU_GIC600_AFF0_54_OFFSET 0
#define NPU_GIC600_AFF3_55_LEN 8
#define NPU_GIC600_AFF3_55_OFFSET 32
#define NPU_GIC600_IRM_55_LEN 1
#define NPU_GIC600_IRM_55_OFFSET 31
#define NPU_GIC600_AFF2_55_LEN 8
#define NPU_GIC600_AFF2_55_OFFSET 16
#define NPU_GIC600_AFF1_55_LEN 8
#define NPU_GIC600_AFF1_55_OFFSET 8
#define NPU_GIC600_AFF0_55_LEN 8
#define NPU_GIC600_AFF0_55_OFFSET 0
#define NPU_GIC600_AFF3_56_LEN 8
#define NPU_GIC600_AFF3_56_OFFSET 32
#define NPU_GIC600_IRM_56_LEN 1
#define NPU_GIC600_IRM_56_OFFSET 31
#define NPU_GIC600_AFF2_56_LEN 8
#define NPU_GIC600_AFF2_56_OFFSET 16
#define NPU_GIC600_AFF1_56_LEN 8
#define NPU_GIC600_AFF1_56_OFFSET 8
#define NPU_GIC600_AFF0_56_LEN 8
#define NPU_GIC600_AFF0_56_OFFSET 0
#define NPU_GIC600_AFF3_57_LEN 8
#define NPU_GIC600_AFF3_57_OFFSET 32
#define NPU_GIC600_IRM_57_LEN 1
#define NPU_GIC600_IRM_57_OFFSET 31
#define NPU_GIC600_AFF2_57_LEN 8
#define NPU_GIC600_AFF2_57_OFFSET 16
#define NPU_GIC600_AFF1_57_LEN 8
#define NPU_GIC600_AFF1_57_OFFSET 8
#define NPU_GIC600_AFF0_57_LEN 8
#define NPU_GIC600_AFF0_57_OFFSET 0
#define NPU_GIC600_AFF3_58_LEN 8
#define NPU_GIC600_AFF3_58_OFFSET 32
#define NPU_GIC600_IRM_58_LEN 1
#define NPU_GIC600_IRM_58_OFFSET 31
#define NPU_GIC600_AFF2_58_LEN 8
#define NPU_GIC600_AFF2_58_OFFSET 16
#define NPU_GIC600_AFF1_58_LEN 8
#define NPU_GIC600_AFF1_58_OFFSET 8
#define NPU_GIC600_AFF0_58_LEN 8
#define NPU_GIC600_AFF0_58_OFFSET 0
#define NPU_GIC600_AFF3_59_LEN 8
#define NPU_GIC600_AFF3_59_OFFSET 32
#define NPU_GIC600_IRM_59_LEN 1
#define NPU_GIC600_IRM_59_OFFSET 31
#define NPU_GIC600_AFF2_59_LEN 8
#define NPU_GIC600_AFF2_59_OFFSET 16
#define NPU_GIC600_AFF1_59_LEN 8
#define NPU_GIC600_AFF1_59_OFFSET 8
#define NPU_GIC600_AFF0_59_LEN 8
#define NPU_GIC600_AFF0_59_OFFSET 0
#define NPU_GIC600_AFF3_60_LEN 8
#define NPU_GIC600_AFF3_60_OFFSET 32
#define NPU_GIC600_IRM_60_LEN 1
#define NPU_GIC600_IRM_60_OFFSET 31
#define NPU_GIC600_AFF2_60_LEN 8
#define NPU_GIC600_AFF2_60_OFFSET 16
#define NPU_GIC600_AFF1_60_LEN 8
#define NPU_GIC600_AFF1_60_OFFSET 8
#define NPU_GIC600_AFF0_60_LEN 8
#define NPU_GIC600_AFF0_60_OFFSET 0
#define NPU_GIC600_AFF3_61_LEN 8
#define NPU_GIC600_AFF3_61_OFFSET 32
#define NPU_GIC600_IRM_61_LEN 1
#define NPU_GIC600_IRM_61_OFFSET 31
#define NPU_GIC600_AFF2_61_LEN 8
#define NPU_GIC600_AFF2_61_OFFSET 16
#define NPU_GIC600_AFF1_61_LEN 8
#define NPU_GIC600_AFF1_61_OFFSET 8
#define NPU_GIC600_AFF0_61_LEN 8
#define NPU_GIC600_AFF0_61_OFFSET 0
#define NPU_GIC600_AFF3_62_LEN 8
#define NPU_GIC600_AFF3_62_OFFSET 32
#define NPU_GIC600_IRM_62_LEN 1
#define NPU_GIC600_IRM_62_OFFSET 31
#define NPU_GIC600_AFF2_62_LEN 8
#define NPU_GIC600_AFF2_62_OFFSET 16
#define NPU_GIC600_AFF1_62_LEN 8
#define NPU_GIC600_AFF1_62_OFFSET 8
#define NPU_GIC600_AFF0_62_LEN 8
#define NPU_GIC600_AFF0_62_OFFSET 0
#define NPU_GIC600_AFF3_63_LEN 8
#define NPU_GIC600_AFF3_63_OFFSET 32
#define NPU_GIC600_IRM_63_LEN 1
#define NPU_GIC600_IRM_63_OFFSET 31
#define NPU_GIC600_AFF2_63_LEN 8
#define NPU_GIC600_AFF2_63_OFFSET 16
#define NPU_GIC600_AFF1_63_LEN 8
#define NPU_GIC600_AFF1_63_OFFSET 8
#define NPU_GIC600_AFF0_63_LEN 8
#define NPU_GIC600_AFF0_63_OFFSET 0
#define NPU_GIC600_AFF3_64_LEN 8
#define NPU_GIC600_AFF3_64_OFFSET 32
#define NPU_GIC600_IRM_64_LEN 1
#define NPU_GIC600_IRM_64_OFFSET 31
#define NPU_GIC600_AFF2_64_LEN 8
#define NPU_GIC600_AFF2_64_OFFSET 16
#define NPU_GIC600_AFF1_64_LEN 8
#define NPU_GIC600_AFF1_64_OFFSET 8
#define NPU_GIC600_AFF0_64_LEN 8
#define NPU_GIC600_AFF0_64_OFFSET 0
#define NPU_GIC600_AFF3_65_LEN 8
#define NPU_GIC600_AFF3_65_OFFSET 32
#define NPU_GIC600_IRM_65_LEN 1
#define NPU_GIC600_IRM_65_OFFSET 31
#define NPU_GIC600_AFF2_65_LEN 8
#define NPU_GIC600_AFF2_65_OFFSET 16
#define NPU_GIC600_AFF1_65_LEN 8
#define NPU_GIC600_AFF1_65_OFFSET 8
#define NPU_GIC600_AFF0_65_LEN 8
#define NPU_GIC600_AFF0_65_OFFSET 0
#define NPU_GIC600_AFF3_66_LEN 8
#define NPU_GIC600_AFF3_66_OFFSET 32
#define NPU_GIC600_IRM_66_LEN 1
#define NPU_GIC600_IRM_66_OFFSET 31
#define NPU_GIC600_AFF2_66_LEN 8
#define NPU_GIC600_AFF2_66_OFFSET 16
#define NPU_GIC600_AFF1_66_LEN 8
#define NPU_GIC600_AFF1_66_OFFSET 8
#define NPU_GIC600_AFF0_66_LEN 8
#define NPU_GIC600_AFF0_66_OFFSET 0
#define NPU_GIC600_AFF3_67_LEN 8
#define NPU_GIC600_AFF3_67_OFFSET 32
#define NPU_GIC600_IRM_67_LEN 1
#define NPU_GIC600_IRM_67_OFFSET 31
#define NPU_GIC600_AFF2_67_LEN 8
#define NPU_GIC600_AFF2_67_OFFSET 16
#define NPU_GIC600_AFF1_67_LEN 8
#define NPU_GIC600_AFF1_67_OFFSET 8
#define NPU_GIC600_AFF0_67_LEN 8
#define NPU_GIC600_AFF0_67_OFFSET 0
#define NPU_GIC600_AFF3_68_LEN 8
#define NPU_GIC600_AFF3_68_OFFSET 32
#define NPU_GIC600_IRM_68_LEN 1
#define NPU_GIC600_IRM_68_OFFSET 31
#define NPU_GIC600_AFF2_68_LEN 8
#define NPU_GIC600_AFF2_68_OFFSET 16
#define NPU_GIC600_AFF1_68_LEN 8
#define NPU_GIC600_AFF1_68_OFFSET 8
#define NPU_GIC600_AFF0_68_LEN 8
#define NPU_GIC600_AFF0_68_OFFSET 0
#define NPU_GIC600_AFF3_69_LEN 8
#define NPU_GIC600_AFF3_69_OFFSET 32
#define NPU_GIC600_IRM_69_LEN 1
#define NPU_GIC600_IRM_69_OFFSET 31
#define NPU_GIC600_AFF2_69_LEN 8
#define NPU_GIC600_AFF2_69_OFFSET 16
#define NPU_GIC600_AFF1_69_LEN 8
#define NPU_GIC600_AFF1_69_OFFSET 8
#define NPU_GIC600_AFF0_69_LEN 8
#define NPU_GIC600_AFF0_69_OFFSET 0
#define NPU_GIC600_AFF3_70_LEN 8
#define NPU_GIC600_AFF3_70_OFFSET 32
#define NPU_GIC600_IRM_70_LEN 1
#define NPU_GIC600_IRM_70_OFFSET 31
#define NPU_GIC600_AFF2_70_LEN 8
#define NPU_GIC600_AFF2_70_OFFSET 16
#define NPU_GIC600_AFF1_70_LEN 8
#define NPU_GIC600_AFF1_70_OFFSET 8
#define NPU_GIC600_AFF0_70_LEN 8
#define NPU_GIC600_AFF0_70_OFFSET 0
#define NPU_GIC600_AFF3_71_LEN 8
#define NPU_GIC600_AFF3_71_OFFSET 32
#define NPU_GIC600_IRM_71_LEN 1
#define NPU_GIC600_IRM_71_OFFSET 31
#define NPU_GIC600_AFF2_71_LEN 8
#define NPU_GIC600_AFF2_71_OFFSET 16
#define NPU_GIC600_AFF1_71_LEN 8
#define NPU_GIC600_AFF1_71_OFFSET 8
#define NPU_GIC600_AFF0_71_LEN 8
#define NPU_GIC600_AFF0_71_OFFSET 0
#define NPU_GIC600_AFF3_72_LEN 8
#define NPU_GIC600_AFF3_72_OFFSET 32
#define NPU_GIC600_IRM_72_LEN 1
#define NPU_GIC600_IRM_72_OFFSET 31
#define NPU_GIC600_AFF2_72_LEN 8
#define NPU_GIC600_AFF2_72_OFFSET 16
#define NPU_GIC600_AFF1_72_LEN 8
#define NPU_GIC600_AFF1_72_OFFSET 8
#define NPU_GIC600_AFF0_72_LEN 8
#define NPU_GIC600_AFF0_72_OFFSET 0
#define NPU_GIC600_AFF3_73_LEN 8
#define NPU_GIC600_AFF3_73_OFFSET 32
#define NPU_GIC600_IRM_73_LEN 1
#define NPU_GIC600_IRM_73_OFFSET 31
#define NPU_GIC600_AFF2_73_LEN 8
#define NPU_GIC600_AFF2_73_OFFSET 16
#define NPU_GIC600_AFF1_73_LEN 8
#define NPU_GIC600_AFF1_73_OFFSET 8
#define NPU_GIC600_AFF0_73_LEN 8
#define NPU_GIC600_AFF0_73_OFFSET 0
#define NPU_GIC600_AFF3_74_LEN 8
#define NPU_GIC600_AFF3_74_OFFSET 32
#define NPU_GIC600_IRM_74_LEN 1
#define NPU_GIC600_IRM_74_OFFSET 31
#define NPU_GIC600_AFF2_74_LEN 8
#define NPU_GIC600_AFF2_74_OFFSET 16
#define NPU_GIC600_AFF1_74_LEN 8
#define NPU_GIC600_AFF1_74_OFFSET 8
#define NPU_GIC600_AFF0_74_LEN 8
#define NPU_GIC600_AFF0_74_OFFSET 0
#define NPU_GIC600_AFF3_75_LEN 8
#define NPU_GIC600_AFF3_75_OFFSET 32
#define NPU_GIC600_IRM_75_LEN 1
#define NPU_GIC600_IRM_75_OFFSET 31
#define NPU_GIC600_AFF2_75_LEN 8
#define NPU_GIC600_AFF2_75_OFFSET 16
#define NPU_GIC600_AFF1_75_LEN 8
#define NPU_GIC600_AFF1_75_OFFSET 8
#define NPU_GIC600_AFF0_75_LEN 8
#define NPU_GIC600_AFF0_75_OFFSET 0
#define NPU_GIC600_AFF3_76_LEN 8
#define NPU_GIC600_AFF3_76_OFFSET 32
#define NPU_GIC600_IRM_76_LEN 1
#define NPU_GIC600_IRM_76_OFFSET 31
#define NPU_GIC600_AFF2_76_LEN 8
#define NPU_GIC600_AFF2_76_OFFSET 16
#define NPU_GIC600_AFF1_76_LEN 8
#define NPU_GIC600_AFF1_76_OFFSET 8
#define NPU_GIC600_AFF0_76_LEN 8
#define NPU_GIC600_AFF0_76_OFFSET 0
#define NPU_GIC600_AFF3_77_LEN 8
#define NPU_GIC600_AFF3_77_OFFSET 32
#define NPU_GIC600_IRM_77_LEN 1
#define NPU_GIC600_IRM_77_OFFSET 31
#define NPU_GIC600_AFF2_77_LEN 8
#define NPU_GIC600_AFF2_77_OFFSET 16
#define NPU_GIC600_AFF1_77_LEN 8
#define NPU_GIC600_AFF1_77_OFFSET 8
#define NPU_GIC600_AFF0_77_LEN 8
#define NPU_GIC600_AFF0_77_OFFSET 0
#define NPU_GIC600_AFF3_78_LEN 8
#define NPU_GIC600_AFF3_78_OFFSET 32
#define NPU_GIC600_IRM_78_LEN 1
#define NPU_GIC600_IRM_78_OFFSET 31
#define NPU_GIC600_AFF2_78_LEN 8
#define NPU_GIC600_AFF2_78_OFFSET 16
#define NPU_GIC600_AFF1_78_LEN 8
#define NPU_GIC600_AFF1_78_OFFSET 8
#define NPU_GIC600_AFF0_78_LEN 8
#define NPU_GIC600_AFF0_78_OFFSET 0
#define NPU_GIC600_AFF3_79_LEN 8
#define NPU_GIC600_AFF3_79_OFFSET 32
#define NPU_GIC600_IRM_79_LEN 1
#define NPU_GIC600_IRM_79_OFFSET 31
#define NPU_GIC600_AFF2_79_LEN 8
#define NPU_GIC600_AFF2_79_OFFSET 16
#define NPU_GIC600_AFF1_79_LEN 8
#define NPU_GIC600_AFF1_79_OFFSET 8
#define NPU_GIC600_AFF0_79_LEN 8
#define NPU_GIC600_AFF0_79_OFFSET 0
#define NPU_GIC600_AFF3_80_LEN 8
#define NPU_GIC600_AFF3_80_OFFSET 32
#define NPU_GIC600_IRM_80_LEN 1
#define NPU_GIC600_IRM_80_OFFSET 31
#define NPU_GIC600_AFF2_80_LEN 8
#define NPU_GIC600_AFF2_80_OFFSET 16
#define NPU_GIC600_AFF1_80_LEN 8
#define NPU_GIC600_AFF1_80_OFFSET 8
#define NPU_GIC600_AFF0_80_LEN 8
#define NPU_GIC600_AFF0_80_OFFSET 0
#define NPU_GIC600_AFF3_81_LEN 8
#define NPU_GIC600_AFF3_81_OFFSET 32
#define NPU_GIC600_IRM_81_LEN 1
#define NPU_GIC600_IRM_81_OFFSET 31
#define NPU_GIC600_AFF2_81_LEN 8
#define NPU_GIC600_AFF2_81_OFFSET 16
#define NPU_GIC600_AFF1_81_LEN 8
#define NPU_GIC600_AFF1_81_OFFSET 8
#define NPU_GIC600_AFF0_81_LEN 8
#define NPU_GIC600_AFF0_81_OFFSET 0
#define NPU_GIC600_AFF3_82_LEN 8
#define NPU_GIC600_AFF3_82_OFFSET 32
#define NPU_GIC600_IRM_82_LEN 1
#define NPU_GIC600_IRM_82_OFFSET 31
#define NPU_GIC600_AFF2_82_LEN 8
#define NPU_GIC600_AFF2_82_OFFSET 16
#define NPU_GIC600_AFF1_82_LEN 8
#define NPU_GIC600_AFF1_82_OFFSET 8
#define NPU_GIC600_AFF0_82_LEN 8
#define NPU_GIC600_AFF0_82_OFFSET 0
#define NPU_GIC600_AFF3_83_LEN 8
#define NPU_GIC600_AFF3_83_OFFSET 32
#define NPU_GIC600_IRM_83_LEN 1
#define NPU_GIC600_IRM_83_OFFSET 31
#define NPU_GIC600_AFF2_83_LEN 8
#define NPU_GIC600_AFF2_83_OFFSET 16
#define NPU_GIC600_AFF1_83_LEN 8
#define NPU_GIC600_AFF1_83_OFFSET 8
#define NPU_GIC600_AFF0_83_LEN 8
#define NPU_GIC600_AFF0_83_OFFSET 0
#define NPU_GIC600_AFF3_84_LEN 8
#define NPU_GIC600_AFF3_84_OFFSET 32
#define NPU_GIC600_IRM_84_LEN 1
#define NPU_GIC600_IRM_84_OFFSET 31
#define NPU_GIC600_AFF2_84_LEN 8
#define NPU_GIC600_AFF2_84_OFFSET 16
#define NPU_GIC600_AFF1_84_LEN 8
#define NPU_GIC600_AFF1_84_OFFSET 8
#define NPU_GIC600_AFF0_84_LEN 8
#define NPU_GIC600_AFF0_84_OFFSET 0
#define NPU_GIC600_AFF3_85_LEN 8
#define NPU_GIC600_AFF3_85_OFFSET 32
#define NPU_GIC600_IRM_85_LEN 1
#define NPU_GIC600_IRM_85_OFFSET 31
#define NPU_GIC600_AFF2_85_LEN 8
#define NPU_GIC600_AFF2_85_OFFSET 16
#define NPU_GIC600_AFF1_85_LEN 8
#define NPU_GIC600_AFF1_85_OFFSET 8
#define NPU_GIC600_AFF0_85_LEN 8
#define NPU_GIC600_AFF0_85_OFFSET 0
#define NPU_GIC600_AFF3_86_LEN 8
#define NPU_GIC600_AFF3_86_OFFSET 32
#define NPU_GIC600_IRM_86_LEN 1
#define NPU_GIC600_IRM_86_OFFSET 31
#define NPU_GIC600_AFF2_86_LEN 8
#define NPU_GIC600_AFF2_86_OFFSET 16
#define NPU_GIC600_AFF1_86_LEN 8
#define NPU_GIC600_AFF1_86_OFFSET 8
#define NPU_GIC600_AFF0_86_LEN 8
#define NPU_GIC600_AFF0_86_OFFSET 0
#define NPU_GIC600_AFF3_87_LEN 8
#define NPU_GIC600_AFF3_87_OFFSET 32
#define NPU_GIC600_IRM_87_LEN 1
#define NPU_GIC600_IRM_87_OFFSET 31
#define NPU_GIC600_AFF2_87_LEN 8
#define NPU_GIC600_AFF2_87_OFFSET 16
#define NPU_GIC600_AFF1_87_LEN 8
#define NPU_GIC600_AFF1_87_OFFSET 8
#define NPU_GIC600_AFF0_87_LEN 8
#define NPU_GIC600_AFF0_87_OFFSET 0
#define NPU_GIC600_AFF3_88_LEN 8
#define NPU_GIC600_AFF3_88_OFFSET 32
#define NPU_GIC600_IRM_88_LEN 1
#define NPU_GIC600_IRM_88_OFFSET 31
#define NPU_GIC600_AFF2_88_LEN 8
#define NPU_GIC600_AFF2_88_OFFSET 16
#define NPU_GIC600_AFF1_88_LEN 8
#define NPU_GIC600_AFF1_88_OFFSET 8
#define NPU_GIC600_AFF0_88_LEN 8
#define NPU_GIC600_AFF0_88_OFFSET 0
#define NPU_GIC600_AFF3_89_LEN 8
#define NPU_GIC600_AFF3_89_OFFSET 32
#define NPU_GIC600_IRM_89_LEN 1
#define NPU_GIC600_IRM_89_OFFSET 31
#define NPU_GIC600_AFF2_89_LEN 8
#define NPU_GIC600_AFF2_89_OFFSET 16
#define NPU_GIC600_AFF1_89_LEN 8
#define NPU_GIC600_AFF1_89_OFFSET 8
#define NPU_GIC600_AFF0_89_LEN 8
#define NPU_GIC600_AFF0_89_OFFSET 0
#define NPU_GIC600_AFF3_90_LEN 8
#define NPU_GIC600_AFF3_90_OFFSET 32
#define NPU_GIC600_IRM_90_LEN 1
#define NPU_GIC600_IRM_90_OFFSET 31
#define NPU_GIC600_AFF2_90_LEN 8
#define NPU_GIC600_AFF2_90_OFFSET 16
#define NPU_GIC600_AFF1_90_LEN 8
#define NPU_GIC600_AFF1_90_OFFSET 8
#define NPU_GIC600_AFF0_90_LEN 8
#define NPU_GIC600_AFF0_90_OFFSET 0
#define NPU_GIC600_AFF3_91_LEN 8
#define NPU_GIC600_AFF3_91_OFFSET 32
#define NPU_GIC600_IRM_91_LEN 1
#define NPU_GIC600_IRM_91_OFFSET 31
#define NPU_GIC600_AFF2_91_LEN 8
#define NPU_GIC600_AFF2_91_OFFSET 16
#define NPU_GIC600_AFF1_91_LEN 8
#define NPU_GIC600_AFF1_91_OFFSET 8
#define NPU_GIC600_AFF0_91_LEN 8
#define NPU_GIC600_AFF0_91_OFFSET 0
#define NPU_GIC600_AFF3_92_LEN 8
#define NPU_GIC600_AFF3_92_OFFSET 32
#define NPU_GIC600_IRM_92_LEN 1
#define NPU_GIC600_IRM_92_OFFSET 31
#define NPU_GIC600_AFF2_92_LEN 8
#define NPU_GIC600_AFF2_92_OFFSET 16
#define NPU_GIC600_AFF1_92_LEN 8
#define NPU_GIC600_AFF1_92_OFFSET 8
#define NPU_GIC600_AFF0_92_LEN 8
#define NPU_GIC600_AFF0_92_OFFSET 0
#define NPU_GIC600_AFF3_93_LEN 8
#define NPU_GIC600_AFF3_93_OFFSET 32
#define NPU_GIC600_IRM_93_LEN 1
#define NPU_GIC600_IRM_93_OFFSET 31
#define NPU_GIC600_AFF2_93_LEN 8
#define NPU_GIC600_AFF2_93_OFFSET 16
#define NPU_GIC600_AFF1_93_LEN 8
#define NPU_GIC600_AFF1_93_OFFSET 8
#define NPU_GIC600_AFF0_93_LEN 8
#define NPU_GIC600_AFF0_93_OFFSET 0
#define NPU_GIC600_AFF3_94_LEN 8
#define NPU_GIC600_AFF3_94_OFFSET 32
#define NPU_GIC600_IRM_94_LEN 1
#define NPU_GIC600_IRM_94_OFFSET 31
#define NPU_GIC600_AFF2_94_LEN 8
#define NPU_GIC600_AFF2_94_OFFSET 16
#define NPU_GIC600_AFF1_94_LEN 8
#define NPU_GIC600_AFF1_94_OFFSET 8
#define NPU_GIC600_AFF0_94_LEN 8
#define NPU_GIC600_AFF0_94_OFFSET 0
#define NPU_GIC600_AFF3_95_LEN 8
#define NPU_GIC600_AFF3_95_OFFSET 32
#define NPU_GIC600_IRM_95_LEN 1
#define NPU_GIC600_IRM_95_OFFSET 31
#define NPU_GIC600_AFF2_95_LEN 8
#define NPU_GIC600_AFF2_95_OFFSET 16
#define NPU_GIC600_AFF1_95_LEN 8
#define NPU_GIC600_AFF1_95_OFFSET 8
#define NPU_GIC600_AFF0_95_LEN 8
#define NPU_GIC600_AFF0_95_OFFSET 0
#define NPU_GIC600_RTS_LEN 2
#define NPU_GIC600_RTS_OFFSET 4
#define NPU_GIC600_GTO_LEN 1
#define NPU_GIC600_GTO_OFFSET 2
#define NPU_GIC600_GTS_LEN 1
#define NPU_GIC600_GTS_OFFSET 1
#define NPU_GIC600_GTR_LEN 1
#define NPU_GIC600_GTR_OFFSET 0
#define NPU_GIC600_RT_OWNER_LEN 4
#define NPU_GIC600_RT_OWNER_OFFSET 4
#define NPU_GIC600_PUP_DCHIPR_LEN 1
#define NPU_GIC600_PUP_DCHIPR_OFFSET 0
#define NPU_GIC600_ADDR_CHIPR0_LEN 32
#define NPU_GIC600_ADDR_CHIPR0_OFFSET 16
#define NPU_GIC600_SPI_BLOCK_MIN_CHIPR0_LEN 6
#define NPU_GIC600_SPI_BLOCK_MIN_CHIPR0_OFFSET 10
#define NPU_GIC600_SPI_BLOCKS_CHIPR0_LEN 5
#define NPU_GIC600_SPI_BLOCKS_CHIPR0_OFFSET 5
#define NPU_GIC600_PUP_CHIPR0_LEN 1
#define NPU_GIC600_PUP_CHIPR0_OFFSET 1
#define NPU_GIC600_SOCKETSTATE_CHIPR0_LEN 1
#define NPU_GIC600_SOCKETSTATE_CHIPR0_OFFSET 0
#define NPU_GIC600_ADDR_CHIPR1_LEN 32
#define NPU_GIC600_ADDR_CHIPR1_OFFSET 16
#define NPU_GIC600_SPI_BLOCK_MIN_CHIPR1_LEN 6
#define NPU_GIC600_SPI_BLOCK_MIN_CHIPR1_OFFSET 10
#define NPU_GIC600_SPI_BLOCKS_CHIPR1_LEN 5
#define NPU_GIC600_SPI_BLOCKS_CHIPR1_OFFSET 5
#define NPU_GIC600_PUP_CHIPR1_LEN 1
#define NPU_GIC600_PUP_CHIPR1_OFFSET 1
#define NPU_GIC600_SOCKETSTATE_CHIPR1_LEN 1
#define NPU_GIC600_SOCKETSTATE_CHIPR1_OFFSET 0
#define NPU_GIC600_STATUS_0_LEN 32
#define NPU_GIC600_STATUS_0_OFFSET 0
#define NPU_GIC600_STATUS_1_LEN 32
#define NPU_GIC600_STATUS_1_OFFSET 0
#define NPU_GIC600_STATUS_2_LEN 32
#define NPU_GIC600_STATUS_2_OFFSET 0
#define NPU_GIC600_STATUS_3_LEN 32
#define NPU_GIC600_STATUS_3_OFFSET 0
#define NPU_GIC600_UWP_GICR0_LEN 1
#define NPU_GIC600_UWP_GICR0_OFFSET 31
#define NPU_GIC600_DPG1S_GICR0_LEN 1
#define NPU_GIC600_DPG1S_GICR0_OFFSET 26
#define NPU_GIC600_DPG1NS_GICR0_LEN 1
#define NPU_GIC600_DPG1NS_GICR0_OFFSET 25
#define NPU_GIC600_DPG0_GICR0_LEN 1
#define NPU_GIC600_DPG0_GICR0_OFFSET 24
#define NPU_GIC600_RWP_GICR0_LEN 1
#define NPU_GIC600_RWP_GICR0_OFFSET 3
#define NPU_GIC600_ENABLE_LPIS_GICR0_LEN 1
#define NPU_GIC600_ENABLE_LPIS_GICR0_OFFSET 0
#define NPU_GIC600_PRODUCTID_GICR0_LEN 8
#define NPU_GIC600_PRODUCTID_GICR0_OFFSET 24
#define NPU_GIC600_VARIANT_GICR0_LEN 4
#define NPU_GIC600_VARIANT_GICR0_OFFSET 16
#define NPU_GIC600_REVISION_GICR0_LEN 4
#define NPU_GIC600_REVISION_GICR0_OFFSET 12
#define NPU_GIC600_IMPLEMENTER_GICR0_LEN 12
#define NPU_GIC600_IMPLEMENTER_GICR0_OFFSET 0
#define NPU_GIC600_QUIESCENT_GICR0_LEN 1
#define NPU_GIC600_QUIESCENT_GICR0_OFFSET 31
#define NPU_GIC600_CHILDRENASLEEP_GICR0_LEN 1
#define NPU_GIC600_CHILDRENASLEEP_GICR0_OFFSET 2
#define NPU_GIC600_PROCESSORSLEEP_GICR0_LEN 1
#define NPU_GIC600_PROCESSORSLEEP_GICR0_OFFSET 1
#define NPU_GIC600_SLEEP_GICR0_LEN 1
#define NPU_GIC600_SLEEP_GICR0_OFFSET 0
#define NPU_GIC600_RDG_GICR0_LEN 8
#define NPU_GIC600_RDG_GICR0_OFFSET 16
#define NPU_GIC600_RDGO_GICR0_LEN 8
#define NPU_GIC600_RDGO_GICR0_OFFSET 8
#define NPU_GIC600_RDGPO_GICR0_LEN 1
#define NPU_GIC600_RDGPO_GICR0_OFFSET 3
#define NPU_GIC600_RDGPD_GICR0_LEN 1
#define NPU_GIC600_RDGPD_GICR0_OFFSET 2
#define NPU_GIC600_RDAG_GICR0_LEN 1
#define NPU_GIC600_RDAG_GICR0_OFFSET 1
#define NPU_GIC600_RDPD_GICR0_LEN 1
#define NPU_GIC600_RDPD_GICR0_OFFSET 0
#define NPU_GIC600_REDISTRIBUTOR_GROUP_STATUS_BIT_GICR0_LEN 32
#define NPU_GIC600_REDISTRIBUTOR_GROUP_STATUS_BIT_GICR0_OFFSET 0
#define NPU_GIC600_SET_ENABLE_BIT_GICR0_LEN 32
#define NPU_GIC600_SET_ENABLE_BIT_GICR0_OFFSET 0
#define NPU_GIC600_CLEAR_ENABLE_BIT_GICR0_LEN 32
#define NPU_GIC600_CLEAR_ENABLE_BIT_GICR0_OFFSET 0
#define NPU_GIC600_SET_PENDING_BIT_GICR0_LEN 32
#define NPU_GIC600_SET_PENDING_BIT_GICR0_OFFSET 0
#define NPU_GIC600_CLEAR_PENDING_BIT_GICR0_LEN 32
#define NPU_GIC600_CLEAR_PENDING_BIT_GICR0_OFFSET 0
#define NPU_GIC600_SET_ACTIVE_BIT_GICR0_LEN 32
#define NPU_GIC600_SET_ACTIVE_BIT_GICR0_OFFSET 0
#define NPU_GIC600_CLEAR_ACTIVE_BIT_LEN 32
#define NPU_GIC600_CLEAR_ACTIVE_BIT_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_GICR0_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_GICR0_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_GICR0_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_GICR0_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_GICR0_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_GICR0_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_GICR0_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_GICR0_OFFSET 0
#define NPU_GIC600_INT_CONFIG0_GICR0_LEN 32
#define NPU_GIC600_INT_CONFIG0_GICR0_OFFSET 0
#define NPU_GIC600_INT_CONFIG1_GICR0_LEN 32
#define NPU_GIC600_INT_CONFIG1_GICR0_OFFSET 0
#define NPU_GIC600_GROUP_MODIFIER_BIT_GICR0_LEN 32
#define NPU_GIC600_GROUP_MODIFIER_BIT_GICR0_OFFSET 0
#define NPU_GIC600_NS_ACCESS_GICR0_LEN 32
#define NPU_GIC600_NS_ACCESS_GICR0_OFFSET 0
#define NPU_GIC600_CPU_ACTIVE_GICR0_LEN 1
#define NPU_GIC600_CPU_ACTIVE_GICR0_OFFSET 31
#define NPU_GIC600_WAKE_REQUEST_GICR0_LEN 1
#define NPU_GIC600_WAKE_REQUEST_GICR0_OFFSET 30
#define NPU_GIC600_ACCESSTYPE_GICR0_LEN 1
#define NPU_GIC600_ACCESSTYPE_GICR0_OFFSET 4
#define NPU_GIC600_ENABLEGRP1SECURE_GICR0_LEN 1
#define NPU_GIC600_ENABLEGRP1SECURE_GICR0_OFFSET 2
#define NPU_GIC600_ENABLEGRP1NSECURE_GICR0_LEN 1
#define NPU_GIC600_ENABLEGRP1NSECURE_GICR0_OFFSET 1
#define NPU_GIC600_ENABLEGRP0_GICR0_LEN 1
#define NPU_GIC600_ENABLEGRP0_GICR0_OFFSET 0
#define NPU_GIC600_UWP_GICR1_LEN 1
#define NPU_GIC600_UWP_GICR1_OFFSET 31
#define NPU_GIC600_DPG1S_GICR1_LEN 1
#define NPU_GIC600_DPG1S_GICR1_OFFSET 26
#define NPU_GIC600_DPG1NS_GICR1_LEN 1
#define NPU_GIC600_DPG1NS_GICR1_OFFSET 25
#define NPU_GIC600_DPG0_GICR1_LEN 1
#define NPU_GIC600_DPG0_GICR1_OFFSET 24
#define NPU_GIC600_RWP_GICR1_LEN 1
#define NPU_GIC600_RWP_GICR1_OFFSET 3
#define NPU_GIC600_ENABLE_LPIS_GICR1_LEN 1
#define NPU_GIC600_ENABLE_LPIS_GICR1_OFFSET 0
#define NPU_GIC600_PRODUCTID_GICR1_LEN 8
#define NPU_GIC600_PRODUCTID_GICR1_OFFSET 24
#define NPU_GIC600_VARIANT_GICR1_LEN 4
#define NPU_GIC600_VARIANT_GICR1_OFFSET 16
#define NPU_GIC600_REVISION_GICR1_LEN 4
#define NPU_GIC600_REVISION_GICR1_OFFSET 12
#define NPU_GIC600_IMPLEMENTER_GICR1_LEN 12
#define NPU_GIC600_IMPLEMENTER_GICR1_OFFSET 0
#define NPU_GIC600_QUIESCENT_GICR1_LEN 1
#define NPU_GIC600_QUIESCENT_GICR1_OFFSET 31
#define NPU_GIC600_CHILDRENASLEEP_GICR1_LEN 1
#define NPU_GIC600_CHILDRENASLEEP_GICR1_OFFSET 2
#define NPU_GIC600_PROCESSORSLEEP_GICR1_LEN 1
#define NPU_GIC600_PROCESSORSLEEP_GICR1_OFFSET 1
#define NPU_GIC600_SLEEP_GICR1_LEN 1
#define NPU_GIC600_SLEEP_GICR1_OFFSET 0
#define NPU_GIC600_RDG_GICR1_LEN 8
#define NPU_GIC600_RDG_GICR1_OFFSET 16
#define NPU_GIC600_RDGO_GICR1_LEN 8
#define NPU_GIC600_RDGO_GICR1_OFFSET 8
#define NPU_GIC600_RDGPO_GICR1_LEN 1
#define NPU_GIC600_RDGPO_GICR1_OFFSET 3
#define NPU_GIC600_RDGPD_GICR1_LEN 1
#define NPU_GIC600_RDGPD_GICR1_OFFSET 2
#define NPU_GIC600_RDAG_GICR1_LEN 1
#define NPU_GIC600_RDAG_GICR1_OFFSET 1
#define NPU_GIC600_RDPD_GICR1_LEN 1
#define NPU_GIC600_RDPD_GICR1_OFFSET 0
#define NPU_GIC600_REDISTRIBUTOR_GROUP_STATUS_BIT_GICR1_LEN 32
#define NPU_GIC600_REDISTRIBUTOR_GROUP_STATUS_BIT_GICR1_OFFSET 0
#define NPU_GIC600_SET_ENABLE_BIT_GICR1_LEN 32
#define NPU_GIC600_SET_ENABLE_BIT_GICR1_OFFSET 0
#define NPU_GIC600_CLEAR_ENABLE_BIT_GICR1_LEN 32
#define NPU_GIC600_CLEAR_ENABLE_BIT_GICR1_OFFSET 0
#define NPU_GIC600_SET_PENDING_BIT_GICR1_LEN 32
#define NPU_GIC600_SET_PENDING_BIT_GICR1_OFFSET 0
#define NPU_GIC600_CLEAR_PENDING_BIT_GICR1_LEN 32
#define NPU_GIC600_CLEAR_PENDING_BIT_GICR1_OFFSET 0
#define NPU_GIC600_SET_ACTIVE_BIT_GICR1_LEN 32
#define NPU_GIC600_SET_ACTIVE_BIT_GICR1_OFFSET 0
#define NPU_GIC600_CLEAR_ACTIVE_BIT_GICR1_LEN 32
#define NPU_GIC600_CLEAR_ACTIVE_BIT_GICR1_OFFSET 0
#define NPU_GIC600_PRIORITY_OFFSET_3B_GICR1_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_3B_GICR1_OFFSET 24
#define NPU_GIC600_PRIORITY_OFFSET_2B_GICR1_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_2B_GICR1_OFFSET 16
#define NPU_GIC600_PRIORITY_OFFSET_1B_GICR1_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_1B_GICR1_OFFSET 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_GICR1_LEN 8
#define NPU_GIC600_PRIORITY_OFFSET_0B_GICR1_OFFSET 0
#define NPU_GIC600_INT_CONFIG0_GICR1_LEN 32
#define NPU_GIC600_INT_CONFIG0_GICR1_OFFSET 0
#define NPU_GIC600_INT_CONFIG1_GICR1_LEN 32
#define NPU_GIC600_INT_CONFIG1_GICR1_OFFSET 0
#define NPU_GIC600_GROUP_MODIFIER_BIT_GICR1_LEN 32
#define NPU_GIC600_GROUP_MODIFIER_BIT_GICR1_OFFSET 0
#define NPU_GIC600_NS_ACCESS_GICR1_LEN 32
#define NPU_GIC600_NS_ACCESS_GICR1_OFFSET 0
#define NPU_GIC600_CPU_ACTIVE_GICR1_LEN 1
#define NPU_GIC600_CPU_ACTIVE_GICR1_OFFSET 31
#define NPU_GIC600_WAKE_REQUEST_GICR1_LEN 1
#define NPU_GIC600_WAKE_REQUEST_GICR1_OFFSET 30
#define NPU_GIC600_ACCESSTYPE_GICR1_LEN 1
#define NPU_GIC600_ACCESSTYPE_GICR1_OFFSET 4
#define NPU_GIC600_ENABLEGRP1SECURE_GICR1_LEN 1
#define NPU_GIC600_ENABLEGRP1SECURE_GICR1_OFFSET 2
#define NPU_GIC600_ENABLEGRP1NSECURE_GICR1_LEN 1
#define NPU_GIC600_ENABLEGRP1NSECURE_GICR1_OFFSET 1
#define NPU_GIC600_ENABLEGRP0_GICR1_LEN 1
#define NPU_GIC600_ENABLEGRP0_GICR1_OFFSET 0
#endif
