Info (10281): Verilog HDL Declaration information at top.v(44): object "FPGA_CLK_50" differs only in case from object "fpga_clk_50" in the same scope File: /home/andrew/fpga-2/hw/top.v Line: 44
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_mm_interconnect_5_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_mm_interconnect_5_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_mm_interconnect_5_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_mm_interconnect_5_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_010.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_010.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_009.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_009.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at dsp.sv(221): object "guard_interval" differs only in case from object "GUARD_INTERVAL" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/dsp.sv Line: 221
Warning (10268): Verilog HDL information at dsp.sv(476): always construct contains both blocking and non-blocking assignments File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/dsp.sv Line: 476
Info (10281): Verilog HDL Declaration information at dsp.sv(388): object "PROCESSING_DELAY" differs only in case from object "processing_delay" in the same scope File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/dsp.sv Line: 388
Warning (10268): Verilog HDL information at dac_ad7303.sv(37): always construct contains both blocking and non-blocking assignments File: /home/andrew/fpga-2/hw/soc_system/synthesis/submodules/dac_ad7303.sv Line: 37
