Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 12 20:58:12 2024
| Host         : DESKTOP-J5V27MI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      6 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             292 |           46 |
| Yes          | No                    | No                     |             104 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------------------+-------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                Enable Signal                |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+---------------------------+---------------------------------------------+-------------------------------------------------------+------------------+----------------+
| ~clk_6p25MHz_BUFG         |                                             |                                                       |                2 |              4 |
|  basys_clock_IBUF_BUFG    |                                             |                                                       |                2 |              4 |
|  clock_1HZ/COUNT_reg[0]_0 |                                             |                                                       |                1 |              6 |
|  clk_6p25MHz_BUFG         |                                             |                                                       |                7 |             22 |
| ~clk_6p25MHz_BUFG         |                                             | nolabel_line43/frame_counter[16]_i_1_n_0              |                4 |             32 |
| ~clk_6p25MHz_BUFG         | nolabel_line43/delay[0]_i_1_n_0             |                                                       |                5 |             40 |
|  clk_6p25MHz_BUFG         |                                             | nolabel_line32/timer_4_seconds/debouncer_timer_reg[0] |                6 |             42 |
| ~clk_6p25MHz_BUFG         | nolabel_line43/FSM_onehot_state[31]_i_1_n_0 |                                                       |                9 |             64 |
|  basys_clock_IBUF_BUFG    |                                             | clock_6p25MHZ/clear                                   |                8 |             64 |
|  basys_clock_IBUF_BUFG    |                                             | clock_1HZ/COUNT[0]_i_1__0_n_0                         |                8 |             64 |
| ~clk_6p25MHz_BUFG         |                                             | nolabel_line43/spi_word[39]_i_1_n_0                   |               20 |             90 |
+---------------------------+---------------------------------------------+-------------------------------------------------------+------------------+----------------+


