\hypertarget{_s_p_i___p_d_d_8h}{}\section{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+S\+P\+I\+\_\+\+P\+DD.h File Reference}
\label{_s_p_i___p_d_d_8h}\index{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+S\+P\+I\+\_\+\+P\+D\+D.\+h@{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+S\+P\+I\+\_\+\+P\+D\+D.\+h}}
{\ttfamily \#include \char`\"{}P\+D\+D\+\_\+\+Types.\+h\char`\"{}}\newline
Include dependency graph for S\+P\+I\+\_\+\+P\+D\+D.\+h\+:
% FIG 0
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a483b43fb5f67a36826d5b71918a4b7de}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+0}~0x1U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a6772a65fe401a0e10d21f8bf9c4c7009}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+1}~0x2U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_af9f0c256ef50d4fb793466153b84005c}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+2}~0x4U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a4ae885977c4128ab333a22ad65f8f11c}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+3}~0x8U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ab1f38843bf3586765c4bce28dc34588f}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+4}~0x10U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ac6b2e3c73a3c78b9c53cc5f2f18d2d47}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+I\+NT}~S\+P\+I\+\_\+\+S\+R\+\_\+\+T\+C\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a1d394259875dcfc1504bd03aefd85d84}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Q\+U\+E\+U\+E\+\_\+\+F\+I\+N\+I\+S\+H\+E\+D\+\_\+\+I\+NT}~S\+P\+I\+\_\+\+S\+R\+\_\+\+E\+O\+Q\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a1813d522b30c669c6ee02cbe65549adc}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}~S\+P\+I\+\_\+\+S\+R\+\_\+\+T\+F\+U\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aa38f0daeaa796fa9a6e8c56fe7de90c6}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+L\+L\+\_\+\+I\+N\+T\+\_\+\+D\+MA}~S\+P\+I\+\_\+\+S\+R\+\_\+\+T\+F\+F\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ab93de670642e71f6bd7edf47c64dc337}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}~S\+P\+I\+\_\+\+S\+R\+\_\+\+R\+F\+O\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a9d6c48be0193937b3c85af3b85bfc089}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+D\+R\+A\+I\+N\+\_\+\+I\+N\+T\+\_\+\+D\+MA}~S\+P\+I\+\_\+\+S\+R\+\_\+\+R\+F\+D\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a3dabb792b6180b22e8d2493876617dbd}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+L\+L\+\_\+\+I\+NT}~0x9\+A0\+A0000U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a223fc06486c578eb0f1782f2a482ac66}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+D\+MA}~0U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a66ee435c99463279b8c5d1df2a2f4000}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+L\+L\+\_\+\+D\+MA}~S\+P\+I\+\_\+\+R\+S\+E\+R\+\_\+\+T\+F\+F\+F\+\_\+\+D\+I\+R\+S\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aab48f69314feb0a3942fc696f02afa47}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+D\+R\+A\+I\+N\+\_\+\+D\+MA}~S\+P\+I\+\_\+\+R\+S\+E\+R\+\_\+\+R\+F\+D\+F\+\_\+\+D\+I\+R\+S\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a0ec785b49d7edc8b0aab4af81f483add}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+L\+L\+\_\+\+O\+R\+\_\+\+F\+A\+U\+LT}~\hyperlink{group___s_p_i___register___masks_gaaa0dbb3306041f89299298e64d7b7a58}{S\+P\+I\+\_\+\+C1\+\_\+\+S\+P\+I\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a2e786dd8e6f92e631cc3db8a6411610f}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+E\+M\+P\+TY}~\hyperlink{group___s_p_i___register___masks_ga9a819839ef92c4a16fcbe0403dada66a}{S\+P\+I\+\_\+\+C1\+\_\+\+S\+P\+T\+I\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a5d3335a680230813f2497a05ac55d028}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+LL}~\hyperlink{group___s_p_i___register___masks_ga1cada84cbeaeb0de6e2c496da39da693}{S\+P\+I\+\_\+\+S\+\_\+\+S\+P\+R\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a81c17103ec7a96d49cf4ce7572db50de}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+T\+CH}~\hyperlink{group___s_p_i___register___masks_gac6198d0ae23c413b2635a31550272d63}{S\+P\+I\+\_\+\+S\+\_\+\+S\+P\+M\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aaaded75bc7609b082cba235bf881db21}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+E\+M\+P\+T\+YG}~\hyperlink{group___s_p_i___register___masks_ga3f05ea8ee4b9eda3b55af33b0bbfe829}{S\+P\+I\+\_\+\+S\+\_\+\+S\+P\+T\+E\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a72bc92e8a5f9a5ba7254c3dc9bb1c4a4}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+F\+A\+U\+LT}~\hyperlink{group___s_p_i___register___masks_gae3b092b4e35b25cabf209f60637cb1f8}{S\+P\+I\+\_\+\+S\+\_\+\+M\+O\+D\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a3daf90ffc94f21c2075b3dab2e47dd4d}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+F\+U\+LL}~S\+P\+I\+\_\+\+S\+\_\+\+R\+N\+F\+U\+L\+L\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_af4858e124053b0c5819e7e1b0a5ccafe}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+E\+M\+P\+TY}~S\+P\+I\+\_\+\+S\+\_\+\+T\+N\+E\+A\+R\+E\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a7e29a22d32d5ee512f1ae1e72f2d076e}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+LL}~S\+P\+I\+\_\+\+S\+\_\+\+T\+X\+F\+U\+L\+L\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ad58c09ce6d0fdba7fa3a46750d386ca7}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+A\+D\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+TY}~S\+P\+I\+\_\+\+S\+\_\+\+R\+F\+I\+F\+O\+E\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a063703a644b2478d32da258477ca0bd0}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+TY}~S\+P\+I\+\_\+\+C3\+\_\+\+T\+N\+E\+A\+R\+I\+E\+N\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a22b1fc0125710c14e65bbabe08e7e885}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+I\+F\+O\+\_\+\+F\+U\+LL}~S\+P\+I\+\_\+\+C3\+\_\+\+R\+N\+F\+U\+L\+L\+I\+E\+N\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a9427156d284f7e286e66e27e5cbc5ced}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+I\+FO}~0x6U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a68702f6a193bb5ae012978c3a1b06354}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+R\+R\+OR}~S\+P\+I\+\_\+\+C\+I\+\_\+\+T\+X\+F\+E\+R\+R\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aeb7fd91454ff8c7bb01c5c3a339da5a5}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+R\+R\+OR}~S\+P\+I\+\_\+\+C\+I\+\_\+\+R\+X\+F\+E\+R\+R\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aaf71b530c392cc308c4882d1ec53194c}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+OW}~S\+P\+I\+\_\+\+C\+I\+\_\+\+T\+X\+F\+O\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_af95cb25c2789067d4e2a9709d452cc44}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+OW}~S\+P\+I\+\_\+\+C\+I\+\_\+\+R\+X\+F\+O\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a2620f342c66aec89f5222557cb43ec28}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}~S\+P\+I\+\_\+\+C\+I\+\_\+\+T\+N\+E\+A\+R\+E\+F\+C\+I\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a98e6e3291e05e683d4151f5235b50111}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG}~S\+P\+I\+\_\+\+C\+I\+\_\+\+R\+N\+F\+U\+L\+L\+F\+C\+I\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a788174da46b6bc0e6b74b00794c5a2ff}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}~S\+P\+I\+\_\+\+C\+I\+\_\+\+S\+P\+T\+E\+F\+C\+I\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a0671fcdff27977704a6c4d878f942841}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG}~S\+P\+I\+\_\+\+C\+I\+\_\+\+S\+P\+R\+F\+C\+I\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_abddce4a17cfd30b1d1ac1f33fa0a0cfe}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+L\+E\+A\+R\+\_\+\+A\+L\+L\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+A\+GS}~0x\+FU
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a5166831518a607b0fa641b09c3cfe85e}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE}~0x1U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a418154492989c7689e228d6e9c7bdc3e}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE}~0U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_afbe77c62613cca67d2a0630f0be14534}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+M\+O\+DE}~0U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a187cfd9616665c31691c9a394b7b7630}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+0\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE}~0U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_af75df99431923f5ec4f65d2167abdf71}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+1\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE}~0x100U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a97e7860dcaade10a4e242d8df1d11c6d}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+2\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE}~0x200U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ad1f16f0184f2b4b4c199e0a5dfb8773f}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST}~0x1000000U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a1b108b5b5e6e8ffaf51b823321fb168c}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST}~0U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a6dfd4ff80e67c94749ba083c96fcba7d}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+1}~0U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aecb00aedb787174d573444df9cd1ee53}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3}~0x1U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a2e049b362112cad0f7e1b2e9dc1c63ab}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5}~0x2U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a43a45d2327ffa2e11089041f2c5a6593}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7}~0x3U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_acd41c0f1173f1c2bbcd3428a1e1283d7}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+1}~0U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ae0305db9da6cf0da4ece9f873ab49151}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3}~0x1U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_afea40425d9b631bf3783f35295a71456}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5}~0x2U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ad932f92c96840157b3590a7cb5294274}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7}~0x3U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aa1e5c3765e22951d28ee527290c0411f}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+2}~0U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a526a33b6ab403db8d10231a0af37f861}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3}~0x1U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a77fb28940149faf621623bb5dbb7606c}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5}~0x2U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aef73543a65659e5962f2a54f1f0926df}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7}~0x3U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a8cc078caf0b59195c3622bf3e4ee3bee}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2}~0U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a8ac4a37137477000c601402a5cbfc895}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4}~0x1U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a3fef411b94f0b0b1cf29e869e1a01296}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8}~0x2U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a06b8a7518a4386f24be6d2ab9328f2ee}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16}~0x3U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a1ecc8be22c48bf0ddf9a20cd3649fbbf}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32}~0x4U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ad5375fb5628522507d9b4a376f008f82}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+64}~0x5U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ab84dc9cb40818e9f29eef87222edf2eb}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+128}~0x6U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ad1cae9d1a8afa5fe10407aecada34405}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+256}~0x7U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a1419c44a35b2bea782e2114609c34786}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+512}~0x8U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a9bbea4726c349006c31c56aa4e331c29}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+1024}~0x9U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a782a7ad07717c48bdb05fe118d3c5a88}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2048}~0x\+AU
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a86c5de9bd97d32c3cdbbaa5a1ea756a4}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4096}~0x\+BU
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aa4cf6824431874a8dfe9149941da65e2}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8192}~0x\+CU
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a1e5b8575a448e9d9be869408776f3844}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16384}~0x\+DU
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a9733233ef1e99a0fbd4af706352b8237}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32768}~0x\+EU
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aa2cc1dda90fe037c58eaff3a026e442e}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+65535}~0x\+FU
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_acd201e71dcb2449010113e87c82373fc}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2}~0U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ae8718f053d848c516ffd33d616b7ab60}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4}~0x1U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_afc245a1d60246a8630cfcce8dd34c0ac}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+6}~0x2U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a82b2d465ff65e8cf18f44fa84e1fa503}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8}~0x3U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ad35af1672e6add9820d980e503ef2609}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16}~0x4U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a5c29387363b190b63138fba2b14814f2}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32}~0x5U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aff1507433ece14bd65c7aa041369191e}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+64}~0x6U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a06eb422faa3af569ad8c5950ee8f81b2}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+128}~0x7U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_add85b3a3ac0c0acc9d311d51756867c6}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+256}~0x8U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a987ed1352a0abe60f03bd4687e181977}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+512}~0x9U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aead993a26ac27fad20673f6252a1112f}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+1024}~0x\+AU
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ac9ea067c24dee7abfa69730557c60fa9}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2048}~0x\+BU
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a767f3e1ca98aa2088d45a4e8825753a8}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4096}~0x\+CU
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ab2f4294f6a16e04ac5b7fdaf6e660325}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8192}~0x\+DU
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aefce5d771eb580d1d8fb476a431abf03}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16384}~0x\+EU
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a3c1c8a66572c4f41fcabb3dd1464e410}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32768}~0x\+FU
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ac960df5ef15e91c4741ad8579c27852b}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+4\+\_\+\+B\+I\+TS}~0x18000000U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a8fe2da1bd65dd92ad67256a926db0e3d}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+5\+\_\+\+B\+I\+TS}~0x20000000U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ac722a4681430684a7cff7c5f98b35c56}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+6\+\_\+\+B\+I\+TS}~0x28000000U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aad1e87ae7a002fb65b76d0ec916d3ab9}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+7\+\_\+\+B\+I\+TS}~0x30000000U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ab792ed41ebd13586dc7e0afa0244baf7}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+I\+TS}~0x38000000U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a4e9e7e0bc0180e86afec32f89dc16728}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+9\+\_\+\+B\+I\+TS}~0x40000000U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a433185c911708bd72f10e55f8aecbf0b}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+10\+\_\+\+B\+I\+TS}~0x48000000U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_acef1a79a4dd889ff2cd121cf9e9d3f42}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+11\+\_\+\+B\+I\+TS}~0x50000000U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a30687b32c5eb6c7db5e9cd94b5f893b9}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+12\+\_\+\+B\+I\+TS}~0x58000000U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a3d154f533adea71523a3d0b89ed35b7d}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+13\+\_\+\+B\+I\+TS}~0x60000000U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a6b7ebf39684e0f56e7f5aea1f64597e0}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+14\+\_\+\+B\+I\+TS}~0x68000000U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ad30ffda195e379f8ba0c1578c3b85ab3}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+15\+\_\+\+B\+I\+TS}~0x70000000U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a5385652ed5e40d53978922a9bc7ffb9c}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+I\+TS}~0x78000000U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aed56284e9e24ccd66bea9122caeb01ff}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+H\+I\+GH}~0x4000000U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a7c399d3ad35e5eb0b80d3db4469eb67c}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+L\+OW}~0U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a3f12568a6f54b49f11da272ebf7bba8c}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+F\+I\+R\+S\+T\+\_\+\+E\+D\+GE}~0U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a9c88906fe4d8b0d003abdffcd6154761}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+E\+C\+O\+N\+D\+\_\+\+E\+D\+GE}~0x2000000U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ad2eb74857719236fb689bc14c047847d}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+A\+S\+\_\+\+G\+P\+IO}~0U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a5c3d3248deb653b942cdb143008105ce}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+F\+O\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+D\+E\+T\+E\+CT}~0x1U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aa8802a97724cb181d6e3c5a01b212c93}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+\_\+\+O\+U\+T\+P\+UT}~0x2U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a8471630e64f08b055e516636e6419de5}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+IT}~0U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aed25f0865778ddd91720cbe3bd95ba05}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+IT}~0x1U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a6c66713970660523d2b2a24038c6cf4a}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+L\+E\+SS}~0U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a910331c349cc84a272ce61f1539debb7}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+L\+E\+SS}~0x20U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a50c98560068ed0290846d33fb6e73652}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+M\+O\+RE}~0x10U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ac36364682baa17b89d4a6b9fca7b8a5a}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+48\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+M\+O\+RE}~0U
\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ad1222e26f8dcef9e5f8f311c30e1a428}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Master\+Slave\+Mode}(Peripheral\+Base,  Mode)
\begin{DoxyCompactList}\small\item\em Select master or slave mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a9c2f6a9d8bded3041790fc37c34a270c}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Clock}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables continuous clock. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a72a6456e7a414d8a171fd705fc909610}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Module\+Configuration}(Peripheral\+Base,  Configuration)
\begin{DoxyCompactList}\small\item\em Selects among the different configurations of the module. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ab01cf9f325057272a56461d719b77ec1}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfers\+In\+Debug\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables serial transfers in debug mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ab70521e4b2d7f1b3c2095bb735e1b6e1}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Modified\+Transfer\+Format}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables modified S\+PI transfer format. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aa4f121ee94623b2f9b81dc5e6b7e138d}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rx\+Fifo\+Overflow\+Overwrite}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Configures S\+PI module to ignore the incoming serial data or overwrite existing data if the receive F\+I\+FO is full and new data is received. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a5770fbee3601611d8066387d7238a7b5}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Chip\+Select\+Inactive\+State\+Mask}(Peripheral\+Base,  High\+Mask,  Low\+Mask)
\begin{DoxyCompactList}\small\item\em Determines the inactive state of P\+C\+Sx specified by mask parameters. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a57c4a2da71b120a2499bd5a6936a3078}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Module\+In\+Doze\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables S\+PI device operation in doze mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a573bccc4b522c998ddea4f52221e960e}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables the device. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a9296ea119a2f3d1cf203fac60e5568f1}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Tx\+F\+I\+FO}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables transmit F\+I\+FO. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_af7b6b92d63bc23aa0e1e29d99d5343cf}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rx\+F\+I\+FO}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables receive F\+I\+FO. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ac29af5760ab9874f35130fd2876aaacd}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Tx\+F\+I\+FO}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Clears Tx F\+I\+FO. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_abb093909ff2528d573c210d252e618d7}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Rx\+F\+I\+FO}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Clears Rx F\+I\+FO. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ac8cb23f828ac0b926b4c3ab483e1362d}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Sample\+Point}(Peripheral\+Base,  Configuration)
\begin{DoxyCompactList}\small\item\em Sets the sample point. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a4306d7f289f5e73c50eda5432ebcc77e}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Halt\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables halt mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a2363301198387f3f69ae4f4214f8a7fc}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Module\+Configuration\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Module configuration register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a989eb103ae7ee3ebf992a6ca46e480c1}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Module\+Configuration\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Module configuration register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_acb59f6da7f3ea5460b33279052c5960d}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Transfer\+Counter}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets transfer counter. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a4a4bfed8c1c3a822a69bb1ef32b218d1}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Counter}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns transfer counter. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a8d76de28560e1865f31f07d32074fbc8}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Transfer\+Count\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Transfer count register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aeb2fb4954a93797b386909764197ae58}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Transfer\+Count\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Transfer count register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a4dcd931dc603980eb1d1cf5d21f7ee5a}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Double\+Baud\+Rate}(Peripheral\+Base,  Index,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables S\+CK double baud rate. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a0ca1e9b6d1f7de9304920de43f0dba11}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order}(Peripheral\+Base,  Index,  Order)
\begin{DoxyCompactList}\small\item\em Sets the S\+PI data shift order. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a84b6cec39ee5fdec07398a8d4549d90c}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Pcs\+To\+Sck\+Delay\+Prescaler}(Peripheral\+Base,  Index,  Value)
\begin{DoxyCompactList}\small\item\em Sets P\+CS to S\+CK delay prescaler value. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a2c9d84d9f5fa06be8171e1147cd74cfb}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+After\+Sck\+Delay\+Prescaler}(Peripheral\+Base,  Index,  Value)
\begin{DoxyCompactList}\small\item\em Sets the prescaler value for the delay between the last edge of S\+CK and the negation of P\+CS. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a09ea181746b49dda5c84734c2cd0d9ff}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delay\+After\+Transfer\+Prescaler}(Peripheral\+Base,  Index,  Value)
\begin{DoxyCompactList}\small\item\em Sets the prescaler value for the delay between the negation of the P\+CS signal at the end of a frame and the assertion of P\+CS at the beginning of the next frame. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a36e1d6b834d122129e77247514ed5e97}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Prescaler}(Peripheral\+Base,  Index,  Value)
\begin{DoxyCompactList}\small\item\em Sets the prescaler value for the baud rate. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a0d0c1eafbdbaf984cf99743f026052cf}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Pcs\+To\+Sck\+Delay\+Scaler}(Peripheral\+Base,  Index,  Value)
\begin{DoxyCompactList}\small\item\em Sets the P\+CS to S\+CK delay scaler value. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a79ea2f7539e9e41c884c2f664bba46f9}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+After\+Sck\+Delay\+Scaler}(Peripheral\+Base,  Index,  Value)
\begin{DoxyCompactList}\small\item\em Selects the scaler value for the after S\+CK delay. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a130e5fac94db2319b3e1a3846079efc6}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delay\+After\+Transfer\+Scaler}(Peripheral\+Base,  Index,  Value)
\begin{DoxyCompactList}\small\item\em Selects the delay after transfer scaler. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a9a0843007de3caac6cdacc962cc3629a}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Scaler}(Peripheral\+Base,  Index,  Value)
\begin{DoxyCompactList}\small\item\em Sets the scaler value for the baud rate. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a6044a03ac0d87840eb4210952700ded9}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Master\+Clock\+Transfer\+Attribute\+Reg}(Peripheral\+Base,  Index,  Value)
\begin{DoxyCompactList}\small\item\em Writes value intended for master mode to the Clock transfer attribute register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_abc679f5e832391dd45498ee35cdbd987}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Master\+Clock\+Transfer\+Attribute\+Reg}(Peripheral\+Base,  Index)
\begin{DoxyCompactList}\small\item\em Returns the content of the Clock transfer attribute register for master mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_add7f36f972866b039862887f7d125125}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Clock\+Transfer\+Attribute\+Reg}(Peripheral\+Base,  Index,  Value)
\begin{DoxyCompactList}\small\item\em Writes value intended for slave mode to the Clock transfer attribute register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a0e77f78eaa5f033cc99d0cdd8c464088}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Slave\+Clock\+Transfer\+Attribute\+Reg}(Peripheral\+Base,  Index)
\begin{DoxyCompactList}\small\item\em Returns the content of the Clock transfer attribute register for slave mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a9b5bfaada5303d67b5be3dfbefbf707f}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Word\+Length}(Peripheral\+Base,  Index,  Size)
\begin{DoxyCompactList}\small\item\em Sets the number of bits transfered per frame. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a73d4a163496d801095356b60bdecd9a6}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Polarity}(Peripheral\+Base,  Index,  Polarity)
\begin{DoxyCompactList}\small\item\em Sets the S\+PI clock polarity (intended for slave mode). \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a00b5934eaf4cb5efc5818ed1da332243}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Phase}(Peripheral\+Base,  Index,  Phase)
\begin{DoxyCompactList}\small\item\em Sets the S\+PI clock phase (intended for slave mode). \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a0d24ec4a6692c1f1f9ea2b720e97808f}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns interrupt flags. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a0c2913debfe1da85338e913985613497}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Clears interrupt flag bits defined by mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a7486f42c98431db7a0c4b67f7e17dd56}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Rx\+Active\+Flag}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns Tx/\+Rx active flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a1326b36cc722250fb9e6099a01581dd2}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Tx\+Rx\+Active\+Flag}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Clears Tx/\+Rx active flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aeca6063121e15f38e7d85990e452100f}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Counter}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns transmit F\+I\+FO counter. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a8e191674167c3e347853ed3149db350f}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+F\+I\+F\+O\+Counter}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns receive F\+I\+FO counter. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ae1809281da7f58a9e1a0332c316fa1d6}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Next\+Pointer}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns pointer to TX F\+I\+FO entry which is transmitted during the next transfer. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a95db47daa23f48839eda74e8f75243b9}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Next\+Pointer}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns pointer to RX F\+I\+FO entry which is transmitted during the next transfer. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a7e2dca3736bfbe603032c27c387bec1e}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the Status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a97ad9d054481b322a0ab7822db70ef94}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a6bd785d5cdc3534ce69f4aef436cccaf}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dmas\+Interrupts}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Enables D\+M\+A/interrupt requests defined by mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a8b34a70618f53e50b87f0b9f407968c9}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Dmas\+Interrupts}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Disables D\+M\+A/interrupt requests defined by mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a74f84f969b72b67a25b06c1fd54726ed}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Dmas\+Interrupts}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Selects D\+MA or interrupt for request defined by mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ae70e11844bfc342fd7a52141bcf597e9}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Dma\+Interrupt\+Enable\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the D\+MA interrupt enable register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a412359139fbd956b7149243f3657aa38}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Dma\+Interrupt\+Enable\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the D\+MA interrupt enable register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a1333c3f00aae35be387b64aff125fb29}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Master\+Push\+Tx\+F\+I\+F\+O\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value intended for master mode to the Push TX F\+I\+FO register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a60080ccc0436a23bb7a157fa67931555}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Data8\+Bits}(Peripheral\+Base,  Data)
\begin{DoxyCompactList}\small\item\em Writes 8 bits data value intended for slave mode to the data registers. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a80683e911eb8d390f7ed06e7a7bfbb27}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Data16\+Bits}(Peripheral\+Base,  Data)
\begin{DoxyCompactList}\small\item\em Writes 16 bits data value intended for slave mode to the data registers. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aec57031af08374d9d6143af87f8ffa3f}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Push\+Tx\+F\+I\+F\+O\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value intended for slave mode to the Push TX F\+I\+FO register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a6092ce244130068d0109d94b7fc3498e}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data8\+Bits}(Peripheral\+Base,  Data)
\begin{DoxyCompactList}\small\item\em Writes 8 bits data value to the data registers (intended for master mode). \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aef27aba8d7621272e66575f34987056a}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data16\+Bits}(Peripheral\+Base,  Data)
\begin{DoxyCompactList}\small\item\em Writes 16 bits data value to the data registers (intended for master mode). \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a27490320687b42d67bb9c7e4376e4599}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data8bits}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the 8 bits value of the data registers. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a0fe43b9cb1475484988178a03e453cee}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data16bits}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the 16 bits value of the data registers. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ab9726469de41febb70db0c026314f8d6}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Pop\+Rx\+F\+I\+F\+O\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the Pop Rx F\+I\+FO register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_abf338b8369689fbeaf3056b32ad63387}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Command}(Peripheral\+Base,  Index)
\begin{DoxyCompactList}\small\item\em Returns the transfer attributes for the S\+PI data (intended for master mode). \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a7b6fe9c9190c588271d2adae9910329f}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Data}(Peripheral\+Base,  Index)
\begin{DoxyCompactList}\small\item\em Returns he S\+PI data to be shifted out. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a9f898ef194abf5543db8879a306fed11}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+F\+I\+F\+O\+Reg}(Peripheral\+Base,  Index)
\begin{DoxyCompactList}\small\item\em Returns the content of the transmit F\+I\+FO register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a8ac90deb8f444b661116369cc76b6744}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+F\+I\+F\+O\+Data}(Peripheral\+Base,  Index)
\begin{DoxyCompactList}\small\item\em Returns the content of the receive F\+I\+FO register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_abd217259ea703ee150ef90ca0c964af0}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+F\+I\+F\+O\+Reg}(Peripheral\+Base,  Index)
\begin{DoxyCompactList}\small\item\em Returns the content of the receive F\+I\+FO register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a9efe21f8c5c2448a7b8075562c95bc3c}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Enables interrupt requests defined by mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_addd63c587539f8cb6bdd8927ab700821}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Disables interrupt requests defined by mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aafa5d25125d215439781a956dd61baeb}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Select\+Pin\+Function}(Peripheral\+Base,  Function)
\begin{DoxyCompactList}\small\item\em Sets the S\+PI slave select pin function. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_af09d717e3c3ee23581eb51bf75788a8a}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Features}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Sets data transmission features(shift order, clock polarity and phase) defined by mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a5d201e4d7c8eae973fd923f9eb8cb871}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads control 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a26e1c913890f44be4987f34aa8db3e56}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into control 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a5baa9b883467b30a2bee1396c8c5a0c2}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Interrupt}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Enables receive data buffer hardware match interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a07ddf757be93616fea444de5f156789f}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Match\+Interrupt}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Disables receive data buffer hardware match interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a83b4a1bc5d0cd3284ce8254b830a7b49}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Output\+In\+Bidirectional\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables pin direction in a bidirectional mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aa28689666843c7dd5c399295ba6af6bf}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables operate in wait mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ab42c59074582cf84c0dfcbd4d24baf32}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bidirectional\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables bidirectional mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a8255b5bc968ddc04c359196285c74213}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads control 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a3568d13bcb0e108bacd5b4a081129b51}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into control 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a18864cb50e2a55c74fb51bb40fdaad27}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Divisor}(Peripheral\+Base,  Divisor)
\begin{DoxyCompactList}\small\item\em Sets the S\+PI baud rate divisor. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ab1c622e0a2fa5bc30646e167146ba59f}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads baud rate register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a8d28c43006e49cf47f97aa6a3c52420c}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the baud rate register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aa5a8258bb59b5ec61c16c8463f7efb13}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data8\+Bit}(Peripheral\+Base,  Data)
\begin{DoxyCompactList}\small\item\em Writes 8 bit data value to the data register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a373fe437bfffb4861b3ea186f8780c4d}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data8bit}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the 8 bit data register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a8438477bad6c310dfdfd88f5faaf5d04}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Low\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads data low register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a81a42cf4671b1327fb2b5d66dca90e42}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Low\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into data low register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a92a8ab0d4108373cbaf9ee3f7a0bceb9}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Match8\+Bit\+Value}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes 8 bit match value to the match register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a0e30e9a460cd416f481577c24a13fc14}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Low\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads match low register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a9801a3344c573879eef1825ee9ce0aab}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Low\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into match low register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_adb47985e005bfcf8950308c9e1209fe5}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables a transmit D\+MA request. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ac1030d85478f3e37efdf44d3a27de460}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables a receive D\+MA request. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ab5059234a56837c9d4cf3a141be81a60}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Word\+Length}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the current data word length. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ad8965cab69e9496c1bbbb9d618f0c8b9}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data16\+Bit}(Peripheral\+Base,  Data)
\begin{DoxyCompactList}\small\item\em Writes 16 bit data value to the data registers. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a9be274e99335327b73401521e3c8ce38}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data16bit}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the 16 bit value of the data registers. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a95a7752fcf0cd2882d1a276a73e48e59}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+High\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads data high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_aefc49e462d02af1db790ccf7eb3aabab}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+High\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into data high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a0a8cf2da2bb08102596407bd4282cf04}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Match16\+Bit\+Value}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes 16 bit match value to the match registers. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_af34d34d858ab29c8327dfaefdf515ebf}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+High\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads match high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_acd490c5603d7c5c4eb1cdcf0543fda29}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+High\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into match high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ada898d0c5454731294eb8995251d6bbd}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Fifo\+Empty\+Watermark}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets the value of transmit F\+I\+FO nearly empty watermark. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ad6a6da8d6d4a22c375fe7c5392c4aa7d}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Rx\+Fifo\+Full\+Watermark}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets the value of receive F\+I\+FO nearly full watermark. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a71666381f6435bca671ca6463d9d59aa}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Interrupt\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Enables F\+I\+FO interrupt requests defined by mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ae431ad2a92a72de44bece4f707056b6f}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Fifo\+Interrupt\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Disables F\+I\+FO interrupt requests defined by mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a90f3f675897529ae73fb1136c8a8b1bc}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables F\+I\+FO mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a949e7a08c1cd7193da1b8c9dc3905f93}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads control 3 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a6a9e8ea322073fc4f4db2a7b7c93b007}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into control 3 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_ab094d8c4dc681a46d4d7b8c064cc2df5}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the value of the F\+I\+FO status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a040a34f53752ceec2b974b2fad6f544c}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Fifo\+Interrupt\+Flag}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Clears F\+I\+FO interrupt flags defined by mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a660b9cc4173977d9f733672761cd02eb}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Clear\+Interrupt\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads clear interrupt register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a359fbc90071f736d6759e4f1181b2bca}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Interrupt\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into clear interrupt register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a37864918c4cb95a006f0f0dc124b3f20}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Command\+F\+I\+F\+O\+Counter}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the number of entries in the C\+MD F\+I\+FO. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a248f08d646cd1fc1b8942cc322ac9086}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Command\+Next\+Pointer}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the command next pointer -\/ indicates which C\+MD F\+I\+FO Entry is used during the next transfer. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_p_i___p_d_d_8h_a6e334cc949fd470ee1154efc9cd3f015}{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Extended\+Status\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads extended status register. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a433185c911708bd72f10e55f8aecbf0b}\label{_s_p_i___p_d_d_8h_a433185c911708bd72f10e55f8aecbf0b}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+10\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+10\+\_\+\+B\+I\+TS}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+10\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+10\+\_\+\+B\+I\+TS}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+10\+\_\+\+B\+I\+TS}{SPI\_PDD\_10\_BITS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+10\+\_\+\+B\+I\+TS~0x48000000U}

10-\/bits transaction data size \mbox{\Hypertarget{_s_p_i___p_d_d_8h_acef1a79a4dd889ff2cd121cf9e9d3f42}\label{_s_p_i___p_d_d_8h_acef1a79a4dd889ff2cd121cf9e9d3f42}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+11\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+11\+\_\+\+B\+I\+TS}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+11\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+11\+\_\+\+B\+I\+TS}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+11\+\_\+\+B\+I\+TS}{SPI\_PDD\_11\_BITS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+11\+\_\+\+B\+I\+TS~0x50000000U}

11-\/bits transaction data size \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a30687b32c5eb6c7db5e9cd94b5f893b9}\label{_s_p_i___p_d_d_8h_a30687b32c5eb6c7db5e9cd94b5f893b9}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+12\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+12\+\_\+\+B\+I\+TS}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+12\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+12\+\_\+\+B\+I\+TS}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+12\+\_\+\+B\+I\+TS}{SPI\_PDD\_12\_BITS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+12\+\_\+\+B\+I\+TS~0x58000000U}

12-\/bits transaction data size \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a3d154f533adea71523a3d0b89ed35b7d}\label{_s_p_i___p_d_d_8h_a3d154f533adea71523a3d0b89ed35b7d}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+13\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+13\+\_\+\+B\+I\+TS}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+13\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+13\+\_\+\+B\+I\+TS}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+13\+\_\+\+B\+I\+TS}{SPI\_PDD\_13\_BITS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+13\+\_\+\+B\+I\+TS~0x60000000U}

13-\/bits transaction data size \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a6b7ebf39684e0f56e7f5aea1f64597e0}\label{_s_p_i___p_d_d_8h_a6b7ebf39684e0f56e7f5aea1f64597e0}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+14\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+14\+\_\+\+B\+I\+TS}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+14\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+14\+\_\+\+B\+I\+TS}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+14\+\_\+\+B\+I\+TS}{SPI\_PDD\_14\_BITS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+14\+\_\+\+B\+I\+TS~0x68000000U}

14-\/bits transaction data size \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ad30ffda195e379f8ba0c1578c3b85ab3}\label{_s_p_i___p_d_d_8h_ad30ffda195e379f8ba0c1578c3b85ab3}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+15\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+15\+\_\+\+B\+I\+TS}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+15\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+15\+\_\+\+B\+I\+TS}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+15\+\_\+\+B\+I\+TS}{SPI\_PDD\_15\_BITS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+15\+\_\+\+B\+I\+TS~0x70000000U}

15-\/bits transaction data size \mbox{\Hypertarget{_s_p_i___p_d_d_8h_aed25f0865778ddd91720cbe3bd95ba05}\label{_s_p_i___p_d_d_8h_aed25f0865778ddd91720cbe3bd95ba05}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+IT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+IT}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+IT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+IT}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+IT}{SPI\_PDD\_16\_BIT}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+IT~0x1U}

16-\/bit S\+PI shift register, match register and buffers. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a5385652ed5e40d53978922a9bc7ffb9c}\label{_s_p_i___p_d_d_8h_a5385652ed5e40d53978922a9bc7ffb9c}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+I\+TS}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+I\+TS}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+I\+TS}{SPI\_PDD\_16\_BITS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+I\+TS~0x78000000U}

16-\/bits transaction data size \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a6c66713970660523d2b2a24038c6cf4a}\label{_s_p_i___p_d_d_8h_a6c66713970660523d2b2a24038c6cf4a}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+L\+E\+SS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+L\+E\+SS}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+L\+E\+SS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+L\+E\+SS}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+L\+E\+SS}{SPI\_PDD\_16\_BITS\_OR\_LESS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+L\+E\+SS~0U}

16 bits or less. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a910331c349cc84a272ce61f1539debb7}\label{_s_p_i___p_d_d_8h_a910331c349cc84a272ce61f1539debb7}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+L\+E\+SS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+L\+E\+SS}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+L\+E\+SS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+L\+E\+SS}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+L\+E\+SS}{SPI\_PDD\_32\_BITS\_OR\_LESS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+L\+E\+SS~0x20U}

32 bits or less. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a50c98560068ed0290846d33fb6e73652}\label{_s_p_i___p_d_d_8h_a50c98560068ed0290846d33fb6e73652}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+M\+O\+RE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+M\+O\+RE}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+M\+O\+RE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+M\+O\+RE}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+M\+O\+RE}{SPI\_PDD\_32\_BITS\_OR\_MORE}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+M\+O\+RE~0x10U}

32 bits or more. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ac36364682baa17b89d4a6b9fca7b8a5a}\label{_s_p_i___p_d_d_8h_ac36364682baa17b89d4a6b9fca7b8a5a}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+48\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+M\+O\+RE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+48\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+M\+O\+RE}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+48\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+M\+O\+RE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+48\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+M\+O\+RE}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+48\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+M\+O\+RE}{SPI\_PDD\_48\_BITS\_OR\_MORE}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+48\+\_\+\+B\+I\+T\+S\+\_\+\+O\+R\+\_\+\+M\+O\+RE~0U}

48 bits or more. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ac960df5ef15e91c4741ad8579c27852b}\label{_s_p_i___p_d_d_8h_ac960df5ef15e91c4741ad8579c27852b}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+4\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+4\+\_\+\+B\+I\+TS}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+4\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+4\+\_\+\+B\+I\+TS}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+4\+\_\+\+B\+I\+TS}{SPI\_PDD\_4\_BITS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+4\+\_\+\+B\+I\+TS~0x18000000U}

4-\/bits transaction data size \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a8fe2da1bd65dd92ad67256a926db0e3d}\label{_s_p_i___p_d_d_8h_a8fe2da1bd65dd92ad67256a926db0e3d}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+5\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+5\+\_\+\+B\+I\+TS}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+5\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+5\+\_\+\+B\+I\+TS}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+5\+\_\+\+B\+I\+TS}{SPI\_PDD\_5\_BITS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+5\+\_\+\+B\+I\+TS~0x20000000U}

5-\/bits transaction data size \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ac722a4681430684a7cff7c5f98b35c56}\label{_s_p_i___p_d_d_8h_ac722a4681430684a7cff7c5f98b35c56}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+6\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+6\+\_\+\+B\+I\+TS}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+6\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+6\+\_\+\+B\+I\+TS}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+6\+\_\+\+B\+I\+TS}{SPI\_PDD\_6\_BITS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+6\+\_\+\+B\+I\+TS~0x28000000U}

6-\/bits transaction data size \mbox{\Hypertarget{_s_p_i___p_d_d_8h_aad1e87ae7a002fb65b76d0ec916d3ab9}\label{_s_p_i___p_d_d_8h_aad1e87ae7a002fb65b76d0ec916d3ab9}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+7\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+7\+\_\+\+B\+I\+TS}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+7\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+7\+\_\+\+B\+I\+TS}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+7\+\_\+\+B\+I\+TS}{SPI\_PDD\_7\_BITS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+7\+\_\+\+B\+I\+TS~0x30000000U}

7-\/bits transaction data size \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a8471630e64f08b055e516636e6419de5}\label{_s_p_i___p_d_d_8h_a8471630e64f08b055e516636e6419de5}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+IT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+IT}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+IT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+IT}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+IT}{SPI\_PDD\_8\_BIT}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+IT~0U}

8-\/bit S\+PI shift register, match register and buffers. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ab792ed41ebd13586dc7e0afa0244baf7}\label{_s_p_i___p_d_d_8h_ab792ed41ebd13586dc7e0afa0244baf7}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+I\+TS}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+I\+TS}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+I\+TS}{SPI\_PDD\_8\_BITS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+I\+TS~0x38000000U}

8-\/bits transaction data size \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a4e9e7e0bc0180e86afec32f89dc16728}\label{_s_p_i___p_d_d_8h_a4e9e7e0bc0180e86afec32f89dc16728}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+9\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+9\+\_\+\+B\+I\+TS}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+9\+\_\+\+B\+I\+TS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+9\+\_\+\+B\+I\+TS}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+9\+\_\+\+B\+I\+TS}{SPI\_PDD\_9\_BITS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+9\+\_\+\+B\+I\+TS~0x40000000U}

9-\/bits transaction data size \mbox{\Hypertarget{_s_p_i___p_d_d_8h_aed56284e9e24ccd66bea9122caeb01ff}\label{_s_p_i___p_d_d_8h_aed56284e9e24ccd66bea9122caeb01ff}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+H\+I\+GH@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+H\+I\+GH}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+H\+I\+GH@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+H\+I\+GH}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+H\+I\+GH}{SPI\_PDD\_ACTIVE\_HIGH}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+H\+I\+GH~0x4000000U}

Active-\/high S\+PI clock (idles low, rising edge of S\+PI clock starts transaction) \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a7c399d3ad35e5eb0b80d3db4469eb67c}\label{_s_p_i___p_d_d_8h_a7c399d3ad35e5eb0b80d3db4469eb67c}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+L\+OW@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+L\+OW}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+L\+OW@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+L\+OW}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+L\+OW}{SPI\_PDD\_ACTIVE\_LOW}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+L\+OW~0U}

Active-\/low S\+PI clock (idles high, falling edge of S\+PI clock starts transaction) \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a3dabb792b6180b22e8d2493876617dbd}\label{_s_p_i___p_d_d_8h_a3dabb792b6180b22e8d2493876617dbd}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+L\+L\+\_\+\+I\+NT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+L\+L\+\_\+\+I\+NT}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+L\+L\+\_\+\+I\+NT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+L\+L\+\_\+\+I\+NT}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+L\+L\+\_\+\+I\+NT}{SPI\_PDD\_ALL\_INT}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+A\+L\+L\+\_\+\+I\+NT~0x9\+A0\+A0000U}

All interrupt masks. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_aa1e5c3765e22951d28ee527290c0411f}\label{_s_p_i___p_d_d_8h_aa1e5c3765e22951d28ee527290c0411f}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+2@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+2}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+2@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+2}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+2}{SPI\_PDD\_BAUD\_RATE\_PRESCALER\_2}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+2~0U}

Baud rate prescaler value is 2. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a526a33b6ab403db8d10231a0af37f861}\label{_s_p_i___p_d_d_8h_a526a33b6ab403db8d10231a0af37f861}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3}{SPI\_PDD\_BAUD\_RATE\_PRESCALER\_3}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3~0x1U}

Baud rate prescaler value is 3. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a77fb28940149faf621623bb5dbb7606c}\label{_s_p_i___p_d_d_8h_a77fb28940149faf621623bb5dbb7606c}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5}{SPI\_PDD\_BAUD\_RATE\_PRESCALER\_5}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5~0x2U}

Baud rate prescaler value is 5. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_aef73543a65659e5962f2a54f1f0926df}\label{_s_p_i___p_d_d_8h_aef73543a65659e5962f2a54f1f0926df}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7}{SPI\_PDD\_BAUD\_RATE\_PRESCALER\_7}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7~0x3U}

Baud rate prescaler value is 7. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_aead993a26ac27fad20673f6252a1112f}\label{_s_p_i___p_d_d_8h_aead993a26ac27fad20673f6252a1112f}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+1024@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+1024}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+1024@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+1024}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+1024}{SPI\_PDD\_BAUD\_RATE\_SCALER\_1024}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+1024~0x\+AU}

Baud rate scaler value is 1024. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a06eb422faa3af569ad8c5950ee8f81b2}\label{_s_p_i___p_d_d_8h_a06eb422faa3af569ad8c5950ee8f81b2}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+128@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+128}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+128@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+128}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+128}{SPI\_PDD\_BAUD\_RATE\_SCALER\_128}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+128~0x7U}

Baud rate scaler value is 128. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ad35af1672e6add9820d980e503ef2609}\label{_s_p_i___p_d_d_8h_ad35af1672e6add9820d980e503ef2609}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16}{SPI\_PDD\_BAUD\_RATE\_SCALER\_16}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16~0x4U}

Baud rate scaler value is 16. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_aefce5d771eb580d1d8fb476a431abf03}\label{_s_p_i___p_d_d_8h_aefce5d771eb580d1d8fb476a431abf03}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16384@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16384}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16384@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16384}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16384}{SPI\_PDD\_BAUD\_RATE\_SCALER\_16384}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16384~0x\+EU}

Baud rate scaler value is 16384. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_acd201e71dcb2449010113e87c82373fc}\label{_s_p_i___p_d_d_8h_acd201e71dcb2449010113e87c82373fc}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2}{SPI\_PDD\_BAUD\_RATE\_SCALER\_2}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2~0U}

Baud rate scaler value is 2. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ac9ea067c24dee7abfa69730557c60fa9}\label{_s_p_i___p_d_d_8h_ac9ea067c24dee7abfa69730557c60fa9}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2048@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2048}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2048@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2048}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2048}{SPI\_PDD\_BAUD\_RATE\_SCALER\_2048}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2048~0x\+BU}

Baud rate scaler value is 2048. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_add85b3a3ac0c0acc9d311d51756867c6}\label{_s_p_i___p_d_d_8h_add85b3a3ac0c0acc9d311d51756867c6}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+256@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+256}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+256@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+256}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+256}{SPI\_PDD\_BAUD\_RATE\_SCALER\_256}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+256~0x8U}

Baud rate scaler value is 256. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a5c29387363b190b63138fba2b14814f2}\label{_s_p_i___p_d_d_8h_a5c29387363b190b63138fba2b14814f2}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32}{SPI\_PDD\_BAUD\_RATE\_SCALER\_32}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32~0x5U}

Baud rate scaler value is 32. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a3c1c8a66572c4f41fcabb3dd1464e410}\label{_s_p_i___p_d_d_8h_a3c1c8a66572c4f41fcabb3dd1464e410}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32768@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32768}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32768@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32768}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32768}{SPI\_PDD\_BAUD\_RATE\_SCALER\_32768}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32768~0x\+FU}

Baud rate scaler value is 32768. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ae8718f053d848c516ffd33d616b7ab60}\label{_s_p_i___p_d_d_8h_ae8718f053d848c516ffd33d616b7ab60}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4}{SPI\_PDD\_BAUD\_RATE\_SCALER\_4}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4~0x1U}

Baud rate scaler value is 4. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a767f3e1ca98aa2088d45a4e8825753a8}\label{_s_p_i___p_d_d_8h_a767f3e1ca98aa2088d45a4e8825753a8}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4096@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4096}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4096@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4096}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4096}{SPI\_PDD\_BAUD\_RATE\_SCALER\_4096}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4096~0x\+CU}

Baud rate scaler value is 4096. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a987ed1352a0abe60f03bd4687e181977}\label{_s_p_i___p_d_d_8h_a987ed1352a0abe60f03bd4687e181977}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+512@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+512}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+512@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+512}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+512}{SPI\_PDD\_BAUD\_RATE\_SCALER\_512}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+512~0x9U}

Baud rate scaler value is 512. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_afc245a1d60246a8630cfcce8dd34c0ac}\label{_s_p_i___p_d_d_8h_afc245a1d60246a8630cfcce8dd34c0ac}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+6@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+6}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+6@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+6}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+6}{SPI\_PDD\_BAUD\_RATE\_SCALER\_6}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+6~0x2U}

Baud rate scaler value is 6. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_aff1507433ece14bd65c7aa041369191e}\label{_s_p_i___p_d_d_8h_aff1507433ece14bd65c7aa041369191e}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+64@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+64}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+64@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+64}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+64}{SPI\_PDD\_BAUD\_RATE\_SCALER\_64}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+64~0x6U}

Baud rate scaler value is 64. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a82b2d465ff65e8cf18f44fa84e1fa503}\label{_s_p_i___p_d_d_8h_a82b2d465ff65e8cf18f44fa84e1fa503}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8}{SPI\_PDD\_BAUD\_RATE\_SCALER\_8}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8~0x3U}

Baud rate scaler value is 8. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ab2f4294f6a16e04ac5b7fdaf6e660325}\label{_s_p_i___p_d_d_8h_ab2f4294f6a16e04ac5b7fdaf6e660325}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8192@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8192}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8192@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8192}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8192}{SPI\_PDD\_BAUD\_RATE\_SCALER\_8192}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8192~0x\+DU}

Baud rate scaler value is 8192. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a483b43fb5f67a36826d5b71918a4b7de}\label{_s_p_i___p_d_d_8h_a483b43fb5f67a36826d5b71918a4b7de}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+0@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+0}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+0@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+0}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+0}{SPI\_PDD\_CHIP\_SELECT\_0}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+0~0x1U}

Chip select 0 mask. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a6772a65fe401a0e10d21f8bf9c4c7009}\label{_s_p_i___p_d_d_8h_a6772a65fe401a0e10d21f8bf9c4c7009}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+1@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+1}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+1@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+1}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+1}{SPI\_PDD\_CHIP\_SELECT\_1}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+1~0x2U}

Chip select 1 mask. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_af9f0c256ef50d4fb793466153b84005c}\label{_s_p_i___p_d_d_8h_af9f0c256ef50d4fb793466153b84005c}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+2@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+2}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+2@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+2}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+2}{SPI\_PDD\_CHIP\_SELECT\_2}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+2~0x4U}

Chip select 2 mask. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a4ae885977c4128ab333a22ad65f8f11c}\label{_s_p_i___p_d_d_8h_a4ae885977c4128ab333a22ad65f8f11c}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+3@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+3}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+3@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+3}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+3}{SPI\_PDD\_CHIP\_SELECT\_3}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+3~0x8U}

Chip select 3 mask. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ab1f38843bf3586765c4bce28dc34588f}\label{_s_p_i___p_d_d_8h_ab1f38843bf3586765c4bce28dc34588f}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+4@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+4}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+4@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+4}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+4}{SPI\_PDD\_CHIP\_SELECT\_4}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+H\+I\+P\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+4~0x10U}

Chip select 4 mask. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_abddce4a17cfd30b1d1ac1f33fa0a0cfe}\label{_s_p_i___p_d_d_8h_abddce4a17cfd30b1d1ac1f33fa0a0cfe}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+L\+E\+A\+R\+\_\+\+A\+L\+L\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+A\+GS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+L\+E\+A\+R\+\_\+\+A\+L\+L\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+A\+GS}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+L\+E\+A\+R\+\_\+\+A\+L\+L\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+A\+GS@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+L\+E\+A\+R\+\_\+\+A\+L\+L\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+A\+GS}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+L\+E\+A\+R\+\_\+\+A\+L\+L\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+A\+GS}{SPI\_PDD\_CLEAR\_ALL\_FIFO\_FLAGS}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+C\+L\+E\+A\+R\+\_\+\+A\+L\+L\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+A\+GS~0x\+FU}

All F\+I\+FO flags masks. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a040a34f53752ceec2b974b2fad6f544c}\label{_s_p_i___p_d_d_8h_a040a34f53752ceec2b974b2fad6f544c}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Fifo\+Interrupt\+Flag@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Fifo\+Interrupt\+Flag}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Fifo\+Interrupt\+Flag@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Fifo\+Interrupt\+Flag}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Fifo\+Interrupt\+Flag}{SPI\_PDD\_ClearFifoInterruptFlag}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Fifo\+Interrupt\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_CI\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Clears F\+I\+FO interrupt flags defined by mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of F\+I\+FO interrupt requests. Use constants from group \char`\"{}\+F\+I\+F\+O
       interrupt masks\char`\"{}. This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I1\+\_\+\+CI. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a040a34f53752ceec2b974b2fad6f544c}{SPI\_PDD\_ClearFifoInterruptFlag}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_p_i___p_d_d_8h_a2620f342c66aec89f5222557cb43ec28}{SPI\_PDD\_TX\_FIFO\_NEARLY\_EMPTY\_FLAG});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a0c2913debfe1da85338e913985613497}\label{_s_p_i___p_d_d_8h_a0c2913debfe1da85338e913985613497}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}{SPI\_PDD\_ClearInterruptFlags}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_SR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Clears interrupt flag bits defined by mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of interrupt flags to clear. Use constants from group \char`\"{}\+Interrupt/\+D\+M\+A masks\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+SR, S\+P\+I1\+\_\+\+SR, S\+P\+I2\+\_\+\+SR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a0c2913debfe1da85338e913985613497}{SPI\_PDD\_ClearInterruptFlags}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_p_i___p_d_d_8h_ac6b2e3c73a3c78b9c53cc5f2f18d2d47}{SPI\_PDD\_TRANSFER\_COMPLETE\_INT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_abb093909ff2528d573c210d252e618d7}\label{_s_p_i___p_d_d_8h_abb093909ff2528d573c210d252e618d7}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Rx\+F\+I\+FO@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Rx\+F\+I\+FO}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Rx\+F\+I\+FO@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Rx\+F\+I\+FO}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Rx\+F\+I\+FO}{SPI\_PDD\_ClearRxFIFO}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Rx\+F\+I\+FO(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_MCR\_REG(PeripheralBase) |= \(\backslash\)
     SPI\_MCR\_CLR\_RXF\_MASK \(\backslash\)
  )
\end{DoxyCode}


Clears Rx F\+I\+FO. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+M\+CR, S\+P\+I1\+\_\+\+M\+CR, S\+P\+I2\+\_\+\+M\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_abb093909ff2528d573c210d252e618d7}{SPI\_PDD\_ClearRxFIFO}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_ac29af5760ab9874f35130fd2876aaacd}\label{_s_p_i___p_d_d_8h_ac29af5760ab9874f35130fd2876aaacd}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Tx\+F\+I\+FO@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Tx\+F\+I\+FO}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Tx\+F\+I\+FO@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Tx\+F\+I\+FO}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Tx\+F\+I\+FO}{SPI\_PDD\_ClearTxFIFO}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Tx\+F\+I\+FO(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_MCR\_REG(PeripheralBase) |= \(\backslash\)
     SPI\_MCR\_CLR\_TXF\_MASK \(\backslash\)
  )
\end{DoxyCode}


Clears Tx F\+I\+FO. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+M\+CR, S\+P\+I1\+\_\+\+M\+CR, S\+P\+I2\+\_\+\+M\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_ac29af5760ab9874f35130fd2876aaacd}{SPI\_PDD\_ClearTxFIFO}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a1326b36cc722250fb9e6099a01581dd2}\label{_s_p_i___p_d_d_8h_a1326b36cc722250fb9e6099a01581dd2}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Tx\+Rx\+Active\+Flag@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Tx\+Rx\+Active\+Flag}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Tx\+Rx\+Active\+Flag@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Tx\+Rx\+Active\+Flag}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Tx\+Rx\+Active\+Flag}{SPI\_PDD\_ClearTxRxActiveFlag}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Tx\+Rx\+Active\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_SR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(SPI\_SR\_REG(PeripheralBase) | SPI\_SR\_TXRXS\_MASK)) & (( \(\backslash\)
      (uint32\_t)(~(uint32\_t)SPI\_SR\_RFDF\_MASK)) & (( \(\backslash\)
      (uint32\_t)(~(uint32\_t)SPI\_SR\_RFOF\_MASK)) & (( \(\backslash\)
      (uint32\_t)(~(uint32\_t)SPI\_SR\_TFFF\_MASK)) & (( \(\backslash\)
      (uint32\_t)(~(uint32\_t)SPI\_SR\_TFUF\_MASK)) & (( \(\backslash\)
      (uint32\_t)(~(uint32\_t)SPI\_SR\_EOQF\_MASK)) & ( \(\backslash\)
      (uint32\_t)(~(uint32\_t)SPI\_SR\_TCF\_MASK)))))))) \(\backslash\)
  )
\end{DoxyCode}


Clears Tx/\+Rx active flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+SR, S\+P\+I1\+\_\+\+SR, S\+P\+I2\+\_\+\+SR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a1326b36cc722250fb9e6099a01581dd2}{SPI\_PDD\_ClearTxRxActiveFlag}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_acd41c0f1173f1c2bbcd3428a1e1283d7}\label{_s_p_i___p_d_d_8h_acd41c0f1173f1c2bbcd3428a1e1283d7}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+1@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+1}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+1@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+1}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+1}{SPI\_PDD\_DELAY\_AFTER\_TRANSFER\_PRESCALER\_1}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+1~0U}

Delay after Transfer Prescaler value is 1. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ae0305db9da6cf0da4ece9f873ab49151}\label{_s_p_i___p_d_d_8h_ae0305db9da6cf0da4ece9f873ab49151}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3}{SPI\_PDD\_DELAY\_AFTER\_TRANSFER\_PRESCALER\_3}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3~0x1U}

Delay after Transfer Prescaler value is 3. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_afea40425d9b631bf3783f35295a71456}\label{_s_p_i___p_d_d_8h_afea40425d9b631bf3783f35295a71456}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5}{SPI\_PDD\_DELAY\_AFTER\_TRANSFER\_PRESCALER\_5}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5~0x2U}

Delay after Transfer Prescaler value is 5. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ad932f92c96840157b3590a7cb5294274}\label{_s_p_i___p_d_d_8h_ad932f92c96840157b3590a7cb5294274}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7}{SPI\_PDD\_DELAY\_AFTER\_TRANSFER\_PRESCALER\_7}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+A\+F\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7~0x3U}

Delay after Transfer Prescaler value is 7. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a8b34a70618f53e50b87f0b9f407968c9}\label{_s_p_i___p_d_d_8h_a8b34a70618f53e50b87f0b9f407968c9}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Dmas\+Interrupts@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Dmas\+Interrupts}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Dmas\+Interrupts@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Dmas\+Interrupts}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Dmas\+Interrupts}{SPI\_PDD\_DisableDmasInterrupts}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Dmas\+Interrupts(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_RSER\_REG(PeripheralBase) &= \(\backslash\)
     (uint32\_t)(~(uint32\_t)(Mask)) \(\backslash\)
  )
\end{DoxyCode}


Disables D\+M\+A/interrupt requests defined by mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of D\+M\+A/interrupt requests. Use constants from group \char`\"{}\+Interrupt/\+D\+M\+A masks\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+R\+S\+ER, S\+P\+I1\+\_\+\+R\+S\+ER, S\+P\+I2\+\_\+\+R\+S\+ER (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a8b34a70618f53e50b87f0b9f407968c9}{SPI\_PDD\_DisableDmasInterrupts}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_p_i___p_d_d_8h_ac6b2e3c73a3c78b9c53cc5f2f18d2d47}{SPI\_PDD\_TRANSFER\_COMPLETE\_INT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_ae431ad2a92a72de44bece4f707056b6f}\label{_s_p_i___p_d_d_8h_ae431ad2a92a72de44bece4f707056b6f}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Fifo\+Interrupt\+Mask@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Fifo\+Interrupt\+Mask}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Fifo\+Interrupt\+Mask@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Fifo\+Interrupt\+Mask}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Fifo\+Interrupt\+Mask}{SPI\_PDD\_DisableFifoInterruptMask}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Fifo\+Interrupt\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C3\_REG(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(~(uint8\_t)(Mask)) \(\backslash\)
  )
\end{DoxyCode}


Disables F\+I\+FO interrupt requests defined by mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of F\+I\+FO interrupt requests. Use constants from group \char`\"{}\+F\+I\+F\+O
       interrupt masks\char`\"{}. This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I1\+\_\+\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_ae431ad2a92a72de44bece4f707056b6f}{SPI\_PDD\_DisableFifoInterruptMask}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_p_i___p_d_d_8h_a063703a644b2478d32da258477ca0bd0}{SPI\_PDD\_TRANSMIT\_FIFO\_EMPTY});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_addd63c587539f8cb6bdd8927ab700821}\label{_s_p_i___p_d_d_8h_addd63c587539f8cb6bdd8927ab700821}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt\+Mask@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt\+Mask}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt\+Mask@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt\+Mask}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt\+Mask}{SPI\_PDD\_DisableInterruptMask}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C1\_REG(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(~(uint8\_t)(Mask)) \(\backslash\)
  )
\end{DoxyCode}


Disables interrupt requests defined by mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of interrupt requests. Use constants from group \char`\"{}\+Rx buffer
       full (or fault) and Tx buffer empty interrupt masks constant.\char`\"{}. This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+C1, S\+P\+I1\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_addd63c587539f8cb6bdd8927ab700821}{SPI\_PDD\_DisableInterruptMask}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_p_i___p_d_d_8h_a0ec785b49d7edc8b0aab4af81f483add}{SPI\_PDD\_RX\_BUFFER\_FULL\_OR\_FAULT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a07ddf757be93616fea444de5f156789f}\label{_s_p_i___p_d_d_8h_a07ddf757be93616fea444de5f156789f}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Match\+Interrupt@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Match\+Interrupt}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Match\+Interrupt@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Match\+Interrupt}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Match\+Interrupt}{SPI\_PDD\_DisableMatchInterrupt}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Match\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C2\_REG(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(~(uint8\_t)\hyperlink{group___s_p_i___register___masks_ga734ac5ba36a5402f92dd9ecf15a7a87b}{SPI\_C2\_SPMIE\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Disables receive data buffer hardware match interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+C2, S\+P\+I1\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a07ddf757be93616fea444de5f156789f}{SPI\_PDD\_DisableMatchInterrupt}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_ab42c59074582cf84c0dfcbd4d24baf32}\label{_s_p_i___p_d_d_8h_ab42c59074582cf84c0dfcbd4d24baf32}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bidirectional\+Mode@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bidirectional\+Mode}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bidirectional\+Mode@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bidirectional\+Mode}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bidirectional\+Mode}{SPI\_PDD\_EnableBidirectionalMode}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bidirectional\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___s_p_i___register___accessor___macros_ga74470421e50ddfa892f20557aac775a0}{SPI\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___s_p_i___register___masks_gaaaeac694d1d42228524e96040a9ddf53}{SPI\_C2\_SPC0\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables bidirectional mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of bidirectional mode. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+C2, S\+P\+I1\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_ab42c59074582cf84c0dfcbd4d24baf32}{SPI\_PDD\_EnableBidirectionalMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a9c2f6a9d8bded3041790fc37c34a270c}\label{_s_p_i___p_d_d_8h_a9c2f6a9d8bded3041790fc37c34a270c}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Clock@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Clock}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Clock@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Clock}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Clock}{SPI\_PDD\_EnableContinuousClock}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Clock(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_MCR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(SPI\_MCR\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)SPI\_MCR\_CONT\_SCKE\_MASK))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << SPI\_MCR\_CONT\_SCKE\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables continuous clock. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of continuous clock. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+M\+CR, S\+P\+I1\+\_\+\+M\+CR, S\+P\+I2\+\_\+\+M\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a9c2f6a9d8bded3041790fc37c34a270c}{SPI\_PDD\_EnableContinuousClock}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a573bccc4b522c998ddea4f52221e960e}\label{_s_p_i___p_d_d_8h_a573bccc4b522c998ddea4f52221e960e}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device}{SPI\_PDD\_EnableDevice}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ((\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) == \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE}) ? ( \(\backslash\)
        SPI\_MCR\_REG(PeripheralBase) |= \(\backslash\)
         SPI\_MCR\_MDIS\_MASK) : ( \(\backslash\)
        SPI\_MCR\_REG(PeripheralBase) &= \(\backslash\)
         (uint32\_t)(~(uint32\_t)SPI\_MCR\_MDIS\_MASK)) \(\backslash\)
    )
\end{DoxyCode}


Enables the device. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of device. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+M\+CR, S\+P\+I1\+\_\+\+M\+CR, S\+P\+I2\+\_\+\+M\+CR, S\+P\+I0\+\_\+\+C1, S\+P\+I1\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a573bccc4b522c998ddea4f52221e960e}{SPI\_PDD\_EnableDevice}(<peripheral>\_BASE\_PTR, \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a6bd785d5cdc3534ce69f4aef436cccaf}\label{_s_p_i___p_d_d_8h_a6bd785d5cdc3534ce69f4aef436cccaf}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dmas\+Interrupts@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dmas\+Interrupts}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dmas\+Interrupts@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dmas\+Interrupts}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dmas\+Interrupts}{SPI\_PDD\_EnableDmasInterrupts}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dmas\+Interrupts(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_RSER\_REG(PeripheralBase) |= \(\backslash\)
     (uint32\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Enables D\+M\+A/interrupt requests defined by mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of D\+M\+A/interrupt requests. Use constants from group \char`\"{}\+Interrupt/\+D\+M\+A masks\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+R\+S\+ER, S\+P\+I1\+\_\+\+R\+S\+ER, S\+P\+I2\+\_\+\+R\+S\+ER (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a6bd785d5cdc3534ce69f4aef436cccaf}{SPI\_PDD\_EnableDmasInterrupts}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_p_i___p_d_d_8h_ac6b2e3c73a3c78b9c53cc5f2f18d2d47}{SPI\_PDD\_TRANSFER\_COMPLETE\_INT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a4dcd931dc603980eb1d1cf5d21f7ee5a}\label{_s_p_i___p_d_d_8h_a4dcd931dc603980eb1d1cf5d21f7ee5a}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Double\+Baud\+Rate@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Double\+Baud\+Rate}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Double\+Baud\+Rate@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Double\+Baud\+Rate}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Double\+Baud\+Rate}{SPI\_PDD\_EnableDoubleBaudRate}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Double\+Baud\+Rate(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_CTAR\_REG(PeripheralBase,(Index)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       SPI\_CTAR\_REG(PeripheralBase,(Index))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SPI\_CTAR\_DBR\_MASK)))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << SPI\_CTAR\_DBR\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables S\+CK double baud rate. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Attribute index. This parameter is of index type. \\
\hline
{\em State} & Requested state of S\+CK double baud rate. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+T\+AR\mbox{[}Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a4dcd931dc603980eb1d1cf5d21f7ee5a}{SPI\_PDD\_EnableDoubleBaudRate}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a71666381f6435bca671ca6463d9d59aa}\label{_s_p_i___p_d_d_8h_a71666381f6435bca671ca6463d9d59aa}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Interrupt\+Mask@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Interrupt\+Mask}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Interrupt\+Mask@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Interrupt\+Mask}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Interrupt\+Mask}{SPI\_PDD\_EnableFifoInterruptMask}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Interrupt\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C3\_REG(PeripheralBase) |= \(\backslash\)
     (uint8\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Enables F\+I\+FO interrupt requests defined by mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of F\+I\+FO interrupt requests. Use constants from group \char`\"{}\+F\+I\+F\+O
       interrupt masks\char`\"{}. This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I1\+\_\+\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a71666381f6435bca671ca6463d9d59aa}{SPI\_PDD\_EnableFifoInterruptMask}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_p_i___p_d_d_8h_a063703a644b2478d32da258477ca0bd0}{SPI\_PDD\_TRANSMIT\_FIFO\_EMPTY});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a90f3f675897529ae73fb1136c8a8b1bc}\label{_s_p_i___p_d_d_8h_a90f3f675897529ae73fb1136c8a8b1bc}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Mode@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Mode}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Mode@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Mode}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Mode}{SPI\_PDD\_EnableFifoMode}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C3\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(SPI\_C3\_REG(PeripheralBase) & (uint8\_t)(~(uint8\_t)SPI\_C3\_FIFOMODE\_MASK))) | ( \(\backslash\)
      (uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables F\+I\+FO mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of F\+I\+FO mode. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I1\+\_\+\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a90f3f675897529ae73fb1136c8a8b1bc}{SPI\_PDD\_EnableFifoMode}(<peripheral>\_BASE\_PTR, \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a4306d7f289f5e73c50eda5432ebcc77e}\label{_s_p_i___p_d_d_8h_a4306d7f289f5e73c50eda5432ebcc77e}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Halt\+Mode@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Halt\+Mode}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Halt\+Mode@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Halt\+Mode}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Halt\+Mode}{SPI\_PDD\_EnableHaltMode}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Halt\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_MCR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(SPI\_MCR\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)SPI\_MCR\_HALT\_MASK))) | ( \(\backslash\)
      (uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}))) \(\backslash\)
  )
\end{DoxyCode}


Enables halt mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of halt mode. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+M\+CR, S\+P\+I1\+\_\+\+M\+CR, S\+P\+I2\+\_\+\+M\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a4306d7f289f5e73c50eda5432ebcc77e}{SPI\_PDD\_EnableHaltMode}(<peripheral>\_BASE\_PTR, \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a9efe21f8c5c2448a7b8075562c95bc3c}\label{_s_p_i___p_d_d_8h_a9efe21f8c5c2448a7b8075562c95bc3c}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt\+Mask@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt\+Mask}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt\+Mask@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt\+Mask}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt\+Mask}{SPI\_PDD\_EnableInterruptMask}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C1\_REG(PeripheralBase) |= \(\backslash\)
     (uint8\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Enables interrupt requests defined by mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of interrupt requests. Use constants from group \char`\"{}\+Rx buffer
       full (or fault) and Tx buffer empty interrupt masks constant.\char`\"{}. This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+C1, S\+P\+I1\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a9efe21f8c5c2448a7b8075562c95bc3c}{SPI\_PDD\_EnableInterruptMask}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_p_i___p_d_d_8h_a0ec785b49d7edc8b0aab4af81f483add}{SPI\_PDD\_RX\_BUFFER\_FULL\_OR\_FAULT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a5baa9b883467b30a2bee1396c8c5a0c2}\label{_s_p_i___p_d_d_8h_a5baa9b883467b30a2bee1396c8c5a0c2}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Interrupt@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Interrupt}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Interrupt@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Interrupt}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Interrupt}{SPI\_PDD\_EnableMatchInterrupt}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C2\_REG(PeripheralBase) |= \(\backslash\)
     SPI\_C2\_SPMIE\_MASK \(\backslash\)
  )
\end{DoxyCode}


Enables receive data buffer hardware match interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+C2, S\+P\+I1\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a5baa9b883467b30a2bee1396c8c5a0c2}{SPI\_PDD\_EnableMatchInterrupt}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_ab70521e4b2d7f1b3c2095bb735e1b6e1}\label{_s_p_i___p_d_d_8h_ab70521e4b2d7f1b3c2095bb735e1b6e1}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Modified\+Transfer\+Format@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Modified\+Transfer\+Format}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Modified\+Transfer\+Format@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Modified\+Transfer\+Format}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Modified\+Transfer\+Format}{SPI\_PDD\_EnableModifiedTransferFormat}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Modified\+Transfer\+Format(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_MCR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(SPI\_MCR\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)SPI\_MCR\_MTFE\_MASK))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << SPI\_MCR\_MTFE\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables modified S\+PI transfer format. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & State Requested state of modified S\+PI transfer format. This parameter is of \char`\"{}\+Global enumeration used for specifying general
       enable/disable states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+M\+CR, S\+P\+I1\+\_\+\+M\+CR, S\+P\+I2\+\_\+\+M\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_ab70521e4b2d7f1b3c2095bb735e1b6e1}{SPI\_PDD\_EnableModifiedTransferFormat}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a57c4a2da71b120a2499bd5a6936a3078}\label{_s_p_i___p_d_d_8h_a57c4a2da71b120a2499bd5a6936a3078}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Module\+In\+Doze\+Mode@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Module\+In\+Doze\+Mode}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Module\+In\+Doze\+Mode@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Module\+In\+Doze\+Mode}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Module\+In\+Doze\+Mode}{SPI\_PDD\_EnableModuleInDozeMode}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Module\+In\+Doze\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) == \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE}) ? ( \(\backslash\)
      SPI\_MCR\_REG(PeripheralBase) |= \(\backslash\)
       SPI\_MCR\_DOZE\_MASK) : ( \(\backslash\)
      SPI\_MCR\_REG(PeripheralBase) &= \(\backslash\)
       (uint32\_t)(~(uint32\_t)SPI\_MCR\_DOZE\_MASK)) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables S\+PI device operation in doze mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & State Requested state in doze mode. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+M\+CR, S\+P\+I1\+\_\+\+M\+CR, S\+P\+I2\+\_\+\+M\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a57c4a2da71b120a2499bd5a6936a3078}{SPI\_PDD\_EnableModuleInDozeMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_aa28689666843c7dd5c399295ba6af6bf}\label{_s_p_i___p_d_d_8h_aa28689666843c7dd5c399295ba6af6bf}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode}{SPI\_PDD\_EnableOperateInWaitMode}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) == \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE}) ? ( \(\backslash\)
      SPI\_C2\_REG(PeripheralBase) |= \(\backslash\)
       SPI\_C2\_SPISWAI\_MASK) : ( \(\backslash\)
      \hyperlink{group___s_p_i___register___accessor___macros_ga74470421e50ddfa892f20557aac775a0}{SPI\_C2\_REG}(PeripheralBase) &= \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___s_p_i___register___masks_ga05643847feabba49c1e7e16044278d08}{SPI\_C2\_SPISWAI\_MASK})) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables operate in wait mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of device in wait mode. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+C2, S\+P\+I1\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_aa28689666843c7dd5c399295ba6af6bf}{SPI\_PDD\_EnableOperateInWaitMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a83b4a1bc5d0cd3284ce8254b830a7b49}\label{_s_p_i___p_d_d_8h_a83b4a1bc5d0cd3284ce8254b830a7b49}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Output\+In\+Bidirectional\+Mode@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Output\+In\+Bidirectional\+Mode}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Output\+In\+Bidirectional\+Mode@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Output\+In\+Bidirectional\+Mode}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Output\+In\+Bidirectional\+Mode}{SPI\_PDD\_EnableOutputInBidirectionalMode}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Output\+In\+Bidirectional\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___s_p_i___register___accessor___macros_ga74470421e50ddfa892f20557aac775a0}{SPI\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___s_p_i___register___masks_gab4fb07392c6e708f3950587b02109f2f}{SPI\_C2\_BIDIROE\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___s_p_i___register___masks_ga228238321389e2344fa3c837fe55492e}{SPI\_C2\_BIDIROE\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables pin direction in a bidirectional mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of output pin in bidirectional mode. This parameter is of \char`\"{}\+Global enumeration used for specifying general
       enable/disable states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+C2, S\+P\+I1\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a83b4a1bc5d0cd3284ce8254b830a7b49}{SPI\_PDD\_EnableOutputInBidirectionalMode}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_ac1030d85478f3e37efdf44d3a27de460}\label{_s_p_i___p_d_d_8h_ac1030d85478f3e37efdf44d3a27de460}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma}{SPI\_PDD\_EnableReceiveDma}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___s_p_i___register___accessor___macros_ga74470421e50ddfa892f20557aac775a0}{SPI\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___s_p_i___register___masks_gab50dca40cbee0b9359dd2f27fa0920da}{SPI\_C2\_RXDMAE\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___s_p_i___register___masks_ga5460ff43cfcee3211e76bb6ef2321563}{SPI\_C2\_RXDMAE\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables a receive D\+MA request. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of receive D\+MA request. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+C2, S\+P\+I1\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_ac1030d85478f3e37efdf44d3a27de460}{SPI\_PDD\_EnableReceiveDma}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_af7b6b92d63bc23aa0e1e29d99d5343cf}\label{_s_p_i___p_d_d_8h_af7b6b92d63bc23aa0e1e29d99d5343cf}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rx\+F\+I\+FO@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rx\+F\+I\+FO}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rx\+F\+I\+FO@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rx\+F\+I\+FO}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rx\+F\+I\+FO}{SPI\_PDD\_EnableRxFIFO}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rx\+F\+I\+FO(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) == \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE}) ? ( \(\backslash\)
      SPI\_MCR\_REG(PeripheralBase) |= \(\backslash\)
       SPI\_MCR\_DIS\_RXF\_MASK) : ( \(\backslash\)
      SPI\_MCR\_REG(PeripheralBase) &= \(\backslash\)
       (uint32\_t)(~(uint32\_t)SPI\_MCR\_DIS\_RXF\_MASK)) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables receive F\+I\+FO. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of receive F\+I\+FO. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+M\+CR, S\+P\+I1\+\_\+\+M\+CR, S\+P\+I2\+\_\+\+M\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_af7b6b92d63bc23aa0e1e29d99d5343cf}{SPI\_PDD\_EnableRxFIFO}(<peripheral>\_BASE\_PTR, \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_aa4f121ee94623b2f9b81dc5e6b7e138d}\label{_s_p_i___p_d_d_8h_aa4f121ee94623b2f9b81dc5e6b7e138d}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rx\+Fifo\+Overflow\+Overwrite@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rx\+Fifo\+Overflow\+Overwrite}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rx\+Fifo\+Overflow\+Overwrite@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rx\+Fifo\+Overflow\+Overwrite}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rx\+Fifo\+Overflow\+Overwrite}{SPI\_PDD\_EnableRxFifoOverflowOverwrite}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rx\+Fifo\+Overflow\+Overwrite(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_MCR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(SPI\_MCR\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)SPI\_MCR\_ROOE\_MASK))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << SPI\_MCR\_ROOE\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Configures S\+PI module to ignore the incoming serial data or overwrite existing data if the receive F\+I\+FO is full and new data is received. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & State Requested state of receive F\+I\+FO. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+M\+CR, S\+P\+I1\+\_\+\+M\+CR, S\+P\+I2\+\_\+\+M\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_aa4f121ee94623b2f9b81dc5e6b7e138d}{SPI\_PDD\_EnableRxFifoOverflowOverwrite}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_ab01cf9f325057272a56461d719b77ec1}\label{_s_p_i___p_d_d_8h_ab01cf9f325057272a56461d719b77ec1}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfers\+In\+Debug\+Mode@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfers\+In\+Debug\+Mode}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfers\+In\+Debug\+Mode@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfers\+In\+Debug\+Mode}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfers\+In\+Debug\+Mode}{SPI\_PDD\_EnableTransfersInDebugMode}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfers\+In\+Debug\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) == \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE}) ? ( \(\backslash\)
      SPI\_MCR\_REG(PeripheralBase) |= \(\backslash\)
       SPI\_MCR\_FRZ\_MASK) : ( \(\backslash\)
      SPI\_MCR\_REG(PeripheralBase) &= \(\backslash\)
       (uint32\_t)(~(uint32\_t)SPI\_MCR\_FRZ\_MASK)) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables serial transfers in debug mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & State Requested state in debug mode. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+M\+CR, S\+P\+I1\+\_\+\+M\+CR, S\+P\+I2\+\_\+\+M\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_ab01cf9f325057272a56461d719b77ec1}{SPI\_PDD\_EnableTransfersInDebugMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_adb47985e005bfcf8950308c9e1209fe5}\label{_s_p_i___p_d_d_8h_adb47985e005bfcf8950308c9e1209fe5}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma}{SPI\_PDD\_EnableTransmitDma}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___s_p_i___register___accessor___macros_ga74470421e50ddfa892f20557aac775a0}{SPI\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___s_p_i___register___masks_ga847c4ae3f2f0aed59df609ca39afb483}{SPI\_C2\_TXDMAE\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___s_p_i___register___masks_gaf1162ea05678ca446ca23d5e7ae0bc1f}{SPI\_C2\_TXDMAE\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables a transmit D\+MA request. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of transmit D\+MA request. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+C2, S\+P\+I1\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_adb47985e005bfcf8950308c9e1209fe5}{SPI\_PDD\_EnableTransmitDma}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a9296ea119a2f3d1cf203fac60e5568f1}\label{_s_p_i___p_d_d_8h_a9296ea119a2f3d1cf203fac60e5568f1}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Tx\+F\+I\+FO@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Tx\+F\+I\+FO}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Tx\+F\+I\+FO@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Tx\+F\+I\+FO}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Tx\+F\+I\+FO}{SPI\_PDD\_EnableTxFIFO}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Tx\+F\+I\+FO(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) == \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE}) ? ( \(\backslash\)
      SPI\_MCR\_REG(PeripheralBase) |= \(\backslash\)
       SPI\_MCR\_DIS\_TXF\_MASK) : ( \(\backslash\)
      SPI\_MCR\_REG(PeripheralBase) &= \(\backslash\)
       (uint32\_t)(~(uint32\_t)SPI\_MCR\_DIS\_TXF\_MASK)) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables transmit F\+I\+FO. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of transmit F\+I\+FO. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+M\+CR, S\+P\+I1\+\_\+\+M\+CR, S\+P\+I2\+\_\+\+M\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a9296ea119a2f3d1cf203fac60e5568f1}{SPI\_PDD\_EnableTxFIFO}(<peripheral>\_BASE\_PTR, \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a3f12568a6f54b49f11da272ebf7bba8c}\label{_s_p_i___p_d_d_8h_a3f12568a6f54b49f11da272ebf7bba8c}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+F\+I\+R\+S\+T\+\_\+\+E\+D\+GE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+F\+I\+R\+S\+T\+\_\+\+E\+D\+GE}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+F\+I\+R\+S\+T\+\_\+\+E\+D\+GE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+F\+I\+R\+S\+T\+\_\+\+E\+D\+GE}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+F\+I\+R\+S\+T\+\_\+\+E\+D\+GE}{SPI\_PDD\_FIRST\_EDGE}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+F\+I\+R\+S\+T\+\_\+\+E\+D\+GE~0U}

First edge on S\+CK occurs at the middle of the first cycle of a data transfer \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a37864918c4cb95a006f0f0dc124b3f20}\label{_s_p_i___p_d_d_8h_a37864918c4cb95a006f0f0dc124b3f20}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Command\+F\+I\+F\+O\+Counter@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Command\+F\+I\+F\+O\+Counter}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Command\+F\+I\+F\+O\+Counter@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Command\+F\+I\+F\+O\+Counter}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Command\+F\+I\+F\+O\+Counter}{SPI\_PDD\_GetCommandFIFOCounter}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Command\+F\+I\+F\+O\+Counter(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(( \(\backslash\)
     (uint32\_t)(SPI\_SREX\_REG(PeripheralBase) & SPI\_SREX\_CMDCTR\_MASK)) >> ( \(\backslash\)
     SPI\_SREX\_CMDCTR\_SHIFT)) \(\backslash\)
  )
\end{DoxyCode}


Returns the number of entries in the C\+MD F\+I\+FO. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 5-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+S\+R\+EX. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_p_i___p_d_d_8h_a37864918c4cb95a006f0f0dc124b3f20}{SPI\_PDD\_GetCommandFIFOCounter}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a248f08d646cd1fc1b8942cc322ac9086}\label{_s_p_i___p_d_d_8h_a248f08d646cd1fc1b8942cc322ac9086}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Command\+Next\+Pointer@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Command\+Next\+Pointer}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Command\+Next\+Pointer@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Command\+Next\+Pointer}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Command\+Next\+Pointer}{SPI\_PDD\_GetCommandNextPointer}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Command\+Next\+Pointer(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(SPI\_SREX\_REG(PeripheralBase) & SPI\_SREX\_CMDNXTPTR\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns the command next pointer -\/ indicates which C\+MD F\+I\+FO Entry is used during the next transfer. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 4-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+S\+R\+EX. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_p_i___p_d_d_8h_a248f08d646cd1fc1b8942cc322ac9086}{SPI\_PDD\_GetCommandNextPointer}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a0d24ec4a6692c1f1f9ea2b720e97808f}\label{_s_p_i___p_d_d_8h_a0d24ec4a6692c1f1f9ea2b720e97808f}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}{SPI\_PDD\_GetInterruptFlags}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(( \(\backslash\)
     SPI\_SR\_REG(PeripheralBase)) & ( \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      SPI\_SR\_TCF\_MASK) | (( \(\backslash\)
      SPI\_SR\_EOQF\_MASK) | (( \(\backslash\)
      SPI\_SR\_TFUF\_MASK) | (( \(\backslash\)
      SPI\_SR\_TFFF\_MASK) | (( \(\backslash\)
      SPI\_SR\_RFOF\_MASK) | ( \(\backslash\)
      SPI\_SR\_RFDF\_MASK)))))))) \(\backslash\)
  )
\end{DoxyCode}


Returns interrupt flags. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+Interrupt/\+D\+M\+A masks\char`\"{} for processing return value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+SR, S\+P\+I1\+\_\+\+SR, S\+P\+I2\+\_\+\+SR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_p_i___p_d_d_8h_a0d24ec4a6692c1f1f9ea2b720e97808f}{SPI\_PDD\_GetInterruptFlags}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a8e191674167c3e347853ed3149db350f}\label{_s_p_i___p_d_d_8h_a8e191674167c3e347853ed3149db350f}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+F\+I\+F\+O\+Counter@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+F\+I\+F\+O\+Counter}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+F\+I\+F\+O\+Counter@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+F\+I\+F\+O\+Counter}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+F\+I\+F\+O\+Counter}{SPI\_PDD\_GetRxFIFOCounter}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+F\+I\+F\+O\+Counter(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       (uint32\_t)(SPI\_SR\_REG(PeripheralBase) & SPI\_SR\_RXCTR\_MASK)) >> ( \(\backslash\)
       SPI\_SR\_RXCTR\_SHIFT)) \(\backslash\)
    )
\end{DoxyCode}


Returns receive F\+I\+FO counter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 4-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+SR, S\+P\+I1\+\_\+\+SR, S\+P\+I2\+\_\+\+SR, S\+P\+I0\+\_\+\+S\+R\+EX (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_p_i___p_d_d_8h_a8e191674167c3e347853ed3149db350f}{SPI\_PDD\_GetRxFIFOCounter}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a8ac90deb8f444b661116369cc76b6744}\label{_s_p_i___p_d_d_8h_a8ac90deb8f444b661116369cc76b6744}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+F\+I\+F\+O\+Data@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+F\+I\+F\+O\+Data}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+F\+I\+F\+O\+Data@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+F\+I\+F\+O\+Data}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+F\+I\+F\+O\+Data}{SPI\_PDD\_GetRxFIFOData}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+F\+I\+F\+O\+Data(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(((uint32\_t *)&SPI\_RXFR0\_REG(PeripheralBase))[Index]) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the receive F\+I\+FO register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Receive F\+I\+FO register index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+R\+X\+F\+R0, S\+P\+I1\+\_\+\+R\+X\+F\+R0, S\+P\+I2\+\_\+\+R\+X\+F\+R0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_p_i___p_d_d_8h_a8ac90deb8f444b661116369cc76b6744}{SPI\_PDD\_GetRxFIFOData}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a95db47daa23f48839eda74e8f75243b9}\label{_s_p_i___p_d_d_8h_a95db47daa23f48839eda74e8f75243b9}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Next\+Pointer@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Next\+Pointer}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Next\+Pointer@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Next\+Pointer}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Next\+Pointer}{SPI\_PDD\_GetRxNextPointer}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Next\+Pointer(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(SPI\_SR\_REG(PeripheralBase) & SPI\_SR\_POPNXTPTR\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns pointer to RX F\+I\+FO entry which is transmitted during the next transfer. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 4-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+SR, S\+P\+I1\+\_\+\+SR, S\+P\+I2\+\_\+\+SR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_p_i___p_d_d_8h_a95db47daa23f48839eda74e8f75243b9}{SPI\_PDD\_GetRxNextPointer}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a4a4bfed8c1c3a822a69bb1ef32b218d1}\label{_s_p_i___p_d_d_8h_a4a4bfed8c1c3a822a69bb1ef32b218d1}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Counter@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Counter}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Counter@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Counter}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Counter}{SPI\_PDD\_GetTransferCounter}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Counter(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(( \(\backslash\)
     (uint32\_t)(SPI\_TCR\_REG(PeripheralBase) & SPI\_TCR\_SPI\_TCNT\_MASK)) >> ( \(\backslash\)
     SPI\_TCR\_SPI\_TCNT\_SHIFT)) \(\backslash\)
  )
\end{DoxyCode}


Returns transfer counter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+T\+CR, S\+P\+I1\+\_\+\+T\+CR, S\+P\+I2\+\_\+\+T\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result = \hyperlink{_s_p_i___p_d_d_8h_a4a4bfed8c1c3a822a69bb1ef32b218d1}{SPI\_PDD\_GetTransferCounter}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_abf338b8369689fbeaf3056b32ad63387}\label{_s_p_i___p_d_d_8h_abf338b8369689fbeaf3056b32ad63387}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Command@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Command}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Command@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Command}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Command}{SPI\_PDD\_GetTxFIFOCommand}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Command(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(((uint32\_t *)&SPI\_TXFR0\_REG(PeripheralBase))[Index] >> 16) \(\backslash\)
  )
\end{DoxyCode}


Returns the transfer attributes for the S\+PI data (intended for master mode). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Transmit F\+I\+FO register index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+T\+X\+F\+R0, S\+P\+I1\+\_\+\+T\+X\+F\+R0, S\+P\+I2\+\_\+\+T\+X\+F\+R0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result = \hyperlink{_s_p_i___p_d_d_8h_abf338b8369689fbeaf3056b32ad63387}{SPI\_PDD\_GetTxFIFOCommand}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_aeca6063121e15f38e7d85990e452100f}\label{_s_p_i___p_d_d_8h_aeca6063121e15f38e7d85990e452100f}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Counter@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Counter}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Counter@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Counter}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Counter}{SPI\_PDD\_GetTxFIFOCounter}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Counter(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       (uint32\_t)(SPI\_SR\_REG(PeripheralBase) & SPI\_SR\_TXCTR\_MASK)) >> ( \(\backslash\)
       SPI\_SR\_TXCTR\_SHIFT)) \(\backslash\)
    )
\end{DoxyCode}


Returns transmit F\+I\+FO counter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 4-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+SR, S\+P\+I1\+\_\+\+SR, S\+P\+I2\+\_\+\+SR, S\+P\+I0\+\_\+\+S\+R\+EX (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_p_i___p_d_d_8h_aeca6063121e15f38e7d85990e452100f}{SPI\_PDD\_GetTxFIFOCounter}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a7b6fe9c9190c588271d2adae9910329f}\label{_s_p_i___p_d_d_8h_a7b6fe9c9190c588271d2adae9910329f}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Data@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Data}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Data@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Data}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Data}{SPI\_PDD\_GetTxFIFOData}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+F\+I\+F\+O\+Data(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(((uint32\_t *)&SPI\_TXFR0\_REG(PeripheralBase))[Index]) \(\backslash\)
  )
\end{DoxyCode}


Returns he S\+PI data to be shifted out. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Transmit F\+I\+FO register index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+T\+X\+F\+R0, S\+P\+I1\+\_\+\+T\+X\+F\+R0, S\+P\+I2\+\_\+\+T\+X\+F\+R0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result = \hyperlink{_s_p_i___p_d_d_8h_a7b6fe9c9190c588271d2adae9910329f}{SPI\_PDD\_GetTxFIFOData}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_ae1809281da7f58a9e1a0332c316fa1d6}\label{_s_p_i___p_d_d_8h_ae1809281da7f58a9e1a0332c316fa1d6}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Next\+Pointer@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Next\+Pointer}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Next\+Pointer@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Next\+Pointer}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Next\+Pointer}{SPI\_PDD\_GetTxNextPointer}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Next\+Pointer(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(( \(\backslash\)
     (uint32\_t)(SPI\_SR\_REG(PeripheralBase) & SPI\_SR\_TXNXTPTR\_MASK)) >> ( \(\backslash\)
     SPI\_SR\_TXNXTPTR\_SHIFT)) \(\backslash\)
  )
\end{DoxyCode}


Returns pointer to TX F\+I\+FO entry which is transmitted during the next transfer. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 4-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+SR, S\+P\+I1\+\_\+\+SR, S\+P\+I2\+\_\+\+SR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_p_i___p_d_d_8h_ae1809281da7f58a9e1a0332c316fa1d6}{SPI\_PDD\_GetTxNextPointer}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a7486f42c98431db7a0c4b67f7e17dd56}\label{_s_p_i___p_d_d_8h_a7486f42c98431db7a0c4b67f7e17dd56}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Rx\+Active\+Flag@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Rx\+Active\+Flag}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Rx\+Active\+Flag@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Rx\+Active\+Flag}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Rx\+Active\+Flag}{SPI\_PDD\_GetTxRxActiveFlag}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Rx\+Active\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(SPI\_SR\_REG(PeripheralBase) & SPI\_SR\_TXRXS\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns Tx/\+Rx active flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+SR, S\+P\+I1\+\_\+\+SR, S\+P\+I2\+\_\+\+SR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_p_i___p_d_d_8h_a7486f42c98431db7a0c4b67f7e17dd56}{SPI\_PDD\_GetTxRxActiveFlag}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_ab5059234a56837c9d4cf3a141be81a60}\label{_s_p_i___p_d_d_8h_ab5059234a56837c9d4cf3a141be81a60}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Word\+Length@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Word\+Length}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Word\+Length@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Word\+Length}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Word\+Length}{SPI\_PDD\_GetWordLength}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Word\+Length(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___s_p_i___register___accessor___macros_ga74470421e50ddfa892f20557aac775a0}{SPI\_C2\_REG}(PeripheralBase) & SPI\_C2\_SPIMODE\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns the current data word length. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+S\+P\+I data length constants (for Set\+Word\+Length,
        Get\+Word\+Length macro).\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+C2, S\+P\+I1\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_p_i___p_d_d_8h_ab5059234a56837c9d4cf3a141be81a60}{SPI\_PDD\_GetWordLength}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_ad1f16f0184f2b4b4c199e0a5dfb8773f}\label{_s_p_i___p_d_d_8h_ad1f16f0184f2b4b4c199e0a5dfb8773f}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST}{SPI\_PDD\_LSB\_FIRST}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST~0x1000000U}

Data transfers start with least significant bit \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a72bc92e8a5f9a5ba7254c3dc9bb1c4a4}\label{_s_p_i___p_d_d_8h_a72bc92e8a5f9a5ba7254c3dc9bb1c4a4}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+F\+A\+U\+LT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+F\+A\+U\+LT}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+F\+A\+U\+LT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+F\+A\+U\+LT}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+F\+A\+U\+LT}{SPI\_PDD\_MASTER\_FAULT}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+F\+A\+U\+LT~\hyperlink{group___s_p_i___register___masks_gae3b092b4e35b25cabf209f60637cb1f8}{S\+P\+I\+\_\+\+S\+\_\+\+M\+O\+D\+F\+\_\+\+M\+A\+SK}}

Master mode fault flag. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a5166831518a607b0fa641b09c3cfe85e}\label{_s_p_i___p_d_d_8h_a5166831518a607b0fa641b09c3cfe85e}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE}{SPI\_PDD\_MASTER\_MODE}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE~0x1U}

Master mode. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a81c17103ec7a96d49cf4ce7572db50de}\label{_s_p_i___p_d_d_8h_a81c17103ec7a96d49cf4ce7572db50de}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+T\+CH@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+T\+CH}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+T\+CH@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+T\+CH}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+T\+CH}{SPI\_PDD\_MATCH}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+A\+T\+CH~\hyperlink{group___s_p_i___register___masks_gac6198d0ae23c413b2635a31550272d63}{S\+P\+I\+\_\+\+S\+\_\+\+S\+P\+M\+F\+\_\+\+M\+A\+SK}}

S\+PI match flag. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a1b108b5b5e6e8ffaf51b823321fb168c}\label{_s_p_i___p_d_d_8h_a1b108b5b5e6e8ffaf51b823321fb168c}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST}{SPI\_PDD\_MSB\_FIRST}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST~0U}

Data transfers start with most significant bit \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a223fc06486c578eb0f1782f2a482ac66}\label{_s_p_i___p_d_d_8h_a223fc06486c578eb0f1782f2a482ac66}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+D\+MA@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+D\+MA}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+D\+MA@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+D\+MA}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+D\+MA}{SPI\_PDD\_NO\_DMA}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+D\+MA~0U}

None D\+MA or interrupt request selection. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a9bbea4726c349006c31c56aa4e331c29}\label{_s_p_i___p_d_d_8h_a9bbea4726c349006c31c56aa4e331c29}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+1024@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+1024}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+1024@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+1024}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+1024}{SPI\_PDD\_PCS\_TO\_SCK\_DELAY\_SCALER\_1024}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+1024~0x9U}

P\+CS to S\+CK delay scaler value is 1024. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ab84dc9cb40818e9f29eef87222edf2eb}\label{_s_p_i___p_d_d_8h_ab84dc9cb40818e9f29eef87222edf2eb}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+128@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+128}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+128@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+128}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+128}{SPI\_PDD\_PCS\_TO\_SCK\_DELAY\_SCALER\_128}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+128~0x6U}

P\+CS to S\+CK delay scaler value is 128. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a06b8a7518a4386f24be6d2ab9328f2ee}\label{_s_p_i___p_d_d_8h_a06b8a7518a4386f24be6d2ab9328f2ee}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16}{SPI\_PDD\_PCS\_TO\_SCK\_DELAY\_SCALER\_16}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16~0x3U}

P\+CS to S\+CK delay scaler value is 16. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a1e5b8575a448e9d9be869408776f3844}\label{_s_p_i___p_d_d_8h_a1e5b8575a448e9d9be869408776f3844}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16384@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16384}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16384@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16384}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16384}{SPI\_PDD\_PCS\_TO\_SCK\_DELAY\_SCALER\_16384}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+16384~0x\+DU}

P\+CS to S\+CK delay scaler value is 16384. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a8cc078caf0b59195c3622bf3e4ee3bee}\label{_s_p_i___p_d_d_8h_a8cc078caf0b59195c3622bf3e4ee3bee}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2}{SPI\_PDD\_PCS\_TO\_SCK\_DELAY\_SCALER\_2}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2~0U}

P\+CS to S\+CK delay scaler value is 2. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a782a7ad07717c48bdb05fe118d3c5a88}\label{_s_p_i___p_d_d_8h_a782a7ad07717c48bdb05fe118d3c5a88}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2048@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2048}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2048@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2048}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2048}{SPI\_PDD\_PCS\_TO\_SCK\_DELAY\_SCALER\_2048}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+2048~0x\+AU}

P\+CS to S\+CK delay scaler value is 2048. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ad1cae9d1a8afa5fe10407aecada34405}\label{_s_p_i___p_d_d_8h_ad1cae9d1a8afa5fe10407aecada34405}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+256@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+256}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+256@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+256}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+256}{SPI\_PDD\_PCS\_TO\_SCK\_DELAY\_SCALER\_256}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+256~0x7U}

P\+CS to S\+CK delay scaler value is 256. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a1ecc8be22c48bf0ddf9a20cd3649fbbf}\label{_s_p_i___p_d_d_8h_a1ecc8be22c48bf0ddf9a20cd3649fbbf}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32}{SPI\_PDD\_PCS\_TO\_SCK\_DELAY\_SCALER\_32}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32~0x4U}

P\+CS to S\+CK delay scaler value is 32. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a9733233ef1e99a0fbd4af706352b8237}\label{_s_p_i___p_d_d_8h_a9733233ef1e99a0fbd4af706352b8237}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32768@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32768}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32768@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32768}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32768}{SPI\_PDD\_PCS\_TO\_SCK\_DELAY\_SCALER\_32768}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+32768~0x\+EU}

P\+CS to S\+CK delay scaler value is 32768. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a8ac4a37137477000c601402a5cbfc895}\label{_s_p_i___p_d_d_8h_a8ac4a37137477000c601402a5cbfc895}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4}{SPI\_PDD\_PCS\_TO\_SCK\_DELAY\_SCALER\_4}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4~0x1U}

P\+CS to S\+CK delay scaler value is 4. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a86c5de9bd97d32c3cdbbaa5a1ea756a4}\label{_s_p_i___p_d_d_8h_a86c5de9bd97d32c3cdbbaa5a1ea756a4}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4096@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4096}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4096@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4096}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4096}{SPI\_PDD\_PCS\_TO\_SCK\_DELAY\_SCALER\_4096}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+4096~0x\+BU}

P\+CS to S\+CK delay scaler value is 4096. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a1419c44a35b2bea782e2114609c34786}\label{_s_p_i___p_d_d_8h_a1419c44a35b2bea782e2114609c34786}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+512@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+512}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+512@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+512}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+512}{SPI\_PDD\_PCS\_TO\_SCK\_DELAY\_SCALER\_512}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+512~0x8U}

P\+CS to S\+CK delay scaler value is 512. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ad5375fb5628522507d9b4a376f008f82}\label{_s_p_i___p_d_d_8h_ad5375fb5628522507d9b4a376f008f82}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+64@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+64}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+64@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+64}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+64}{SPI\_PDD\_PCS\_TO\_SCK\_DELAY\_SCALER\_64}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+64~0x5U}

P\+CS to S\+CK delay scaler value is 64. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_aa2cc1dda90fe037c58eaff3a026e442e}\label{_s_p_i___p_d_d_8h_aa2cc1dda90fe037c58eaff3a026e442e}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+65535@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+65535}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+65535@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+65535}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+65535}{SPI\_PDD\_PCS\_TO\_SCK\_DELAY\_SCALER\_65535}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+65535~0x\+FU}

P\+CS to S\+CK delay scaler value is 65535. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a3fef411b94f0b0b1cf29e869e1a01296}\label{_s_p_i___p_d_d_8h_a3fef411b94f0b0b1cf29e869e1a01296}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8}{SPI\_PDD\_PCS\_TO\_SCK\_DELAY\_SCALER\_8}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8~0x2U}

P\+CS to S\+CK delay scaler value is 8. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_aa4cf6824431874a8dfe9149941da65e2}\label{_s_p_i___p_d_d_8h_aa4cf6824431874a8dfe9149941da65e2}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8192@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8192}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8192@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8192}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8192}{SPI\_PDD\_PCS\_TO\_SCK\_DELAY\_SCALER\_8192}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+S\+C\+A\+L\+E\+R\+\_\+8192~0x\+CU}

P\+CS to S\+CK delay scaler value is 8192. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a6dfd4ff80e67c94749ba083c96fcba7d}\label{_s_p_i___p_d_d_8h_a6dfd4ff80e67c94749ba083c96fcba7d}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+1@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+1}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+1@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+1}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+1}{SPI\_PDD\_PCS\_TO\_SCK\_PRESCALER\_1}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+1~0U}

P\+CS to S\+CK Prescaler value is 1. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_aecb00aedb787174d573444df9cd1ee53}\label{_s_p_i___p_d_d_8h_aecb00aedb787174d573444df9cd1ee53}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3}{SPI\_PDD\_PCS\_TO\_SCK\_PRESCALER\_3}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+3~0x1U}

P\+CS to S\+CK Prescaler value is 3. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a2e049b362112cad0f7e1b2e9dc1c63ab}\label{_s_p_i___p_d_d_8h_a2e049b362112cad0f7e1b2e9dc1c63ab}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5}{SPI\_PDD\_PCS\_TO\_SCK\_PRESCALER\_5}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+5~0x2U}

P\+CS to S\+CK Prescaler value is 5. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a43a45d2327ffa2e11089041f2c5a6593}\label{_s_p_i___p_d_d_8h_a43a45d2327ffa2e11089041f2c5a6593}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7}{SPI\_PDD\_PCS\_TO\_SCK\_PRESCALER\_7}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+P\+C\+S\+\_\+\+T\+O\+\_\+\+S\+C\+K\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+7~0x3U}

P\+CS to S\+CK Prescaler value is 7. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a1d394259875dcfc1504bd03aefd85d84}\label{_s_p_i___p_d_d_8h_a1d394259875dcfc1504bd03aefd85d84}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Q\+U\+E\+U\+E\+\_\+\+F\+I\+N\+I\+S\+H\+E\+D\+\_\+\+I\+NT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Q\+U\+E\+U\+E\+\_\+\+F\+I\+N\+I\+S\+H\+E\+D\+\_\+\+I\+NT}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Q\+U\+E\+U\+E\+\_\+\+F\+I\+N\+I\+S\+H\+E\+D\+\_\+\+I\+NT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Q\+U\+E\+U\+E\+\_\+\+F\+I\+N\+I\+S\+H\+E\+D\+\_\+\+I\+NT}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Q\+U\+E\+U\+E\+\_\+\+F\+I\+N\+I\+S\+H\+E\+D\+\_\+\+I\+NT}{SPI\_PDD\_QUEUE\_FINISHED\_INT}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Q\+U\+E\+U\+E\+\_\+\+F\+I\+N\+I\+S\+H\+E\+D\+\_\+\+I\+NT~S\+P\+I\+\_\+\+S\+R\+\_\+\+E\+O\+Q\+F\+\_\+\+M\+A\+SK}

Queue finished interrupt mask. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ad58c09ce6d0fdba7fa3a46750d386ca7}\label{_s_p_i___p_d_d_8h_ad58c09ce6d0fdba7fa3a46750d386ca7}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+A\+D\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+TY@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+A\+D\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+TY}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+A\+D\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+TY@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+A\+D\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+TY}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+A\+D\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+TY}{SPI\_PDD\_READ\_FIFO\_EMPTY}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+A\+D\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+TY~S\+P\+I\+\_\+\+S\+\_\+\+R\+F\+I\+F\+O\+E\+F\+\_\+\+M\+A\+SK}

S\+PI read F\+I\+FO empty flag. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ab1c622e0a2fa5bc30646e167146ba59f}\label{_s_p_i___p_d_d_8h_ab1c622e0a2fa5bc30646e167146ba59f}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Reg}{SPI\_PDD\_ReadBaudRateReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_BR\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads baud rate register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+BR, S\+P\+I1\+\_\+\+BR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_p_i___p_d_d_8h_ab1c622e0a2fa5bc30646e167146ba59f}{SPI\_PDD\_ReadBaudRateReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a660b9cc4173977d9f733672761cd02eb}\label{_s_p_i___p_d_d_8h_a660b9cc4173977d9f733672761cd02eb}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Clear\+Interrupt\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Clear\+Interrupt\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Clear\+Interrupt\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Clear\+Interrupt\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Clear\+Interrupt\+Reg}{SPI\_PDD\_ReadClearInterruptReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Clear\+Interrupt\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_CI\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads clear interrupt register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I1\+\_\+\+CI. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_p_i___p_d_d_8h_a660b9cc4173977d9f733672761cd02eb}{SPI\_PDD\_ReadClearInterruptReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a5d201e4d7c8eae973fd923f9eb8cb871}\label{_s_p_i___p_d_d_8h_a5d201e4d7c8eae973fd923f9eb8cb871}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg}{SPI\_PDD\_ReadControl1Reg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads control 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+C1, S\+P\+I1\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_p_i___p_d_d_8h_a5d201e4d7c8eae973fd923f9eb8cb871}{SPI\_PDD\_ReadControl1Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a8255b5bc968ddc04c359196285c74213}\label{_s_p_i___p_d_d_8h_a8255b5bc968ddc04c359196285c74213}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}{SPI\_PDD\_ReadControl2Reg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads control 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+C2, S\+P\+I1\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_p_i___p_d_d_8h_a8255b5bc968ddc04c359196285c74213}{SPI\_PDD\_ReadControl2Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a949e7a08c1cd7193da1b8c9dc3905f93}\label{_s_p_i___p_d_d_8h_a949e7a08c1cd7193da1b8c9dc3905f93}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg}{SPI\_PDD\_ReadControl3Reg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C3\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads control 3 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I1\+\_\+\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_p_i___p_d_d_8h_a949e7a08c1cd7193da1b8c9dc3905f93}{SPI\_PDD\_ReadControl3Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a9be274e99335327b73401521e3c8ce38}\label{_s_p_i___p_d_d_8h_a9be274e99335327b73401521e3c8ce38}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data16bit@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data16bit}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data16bit@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data16bit}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data16bit}{SPI\_PDD\_ReadData16bit}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data16bit(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(( \(\backslash\)
     SPI\_DL\_REG(PeripheralBase)) | ( \(\backslash\)
     (uint16\_t)((uint16\_t)SPI\_DH\_REG(PeripheralBase) << 8U))) \(\backslash\)
  )
\end{DoxyCode}


Returns the 16 bit value of the data registers. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+DL, S\+P\+I0\+\_\+\+DH, S\+P\+I1\+\_\+\+DL, S\+P\+I1\+\_\+\+DH (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result = \hyperlink{_s_p_i___p_d_d_8h_a9be274e99335327b73401521e3c8ce38}{SPI\_PDD\_ReadData16bit}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a0fe43b9cb1475484988178a03e453cee}\label{_s_p_i___p_d_d_8h_a0fe43b9cb1475484988178a03e453cee}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data16bits@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data16bits}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data16bits@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data16bits}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data16bits}{SPI\_PDD\_ReadData16bits}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data16bits(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)SPI\_POPR\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the 16 bits value of the data registers. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+P\+O\+PR, S\+P\+I1\+\_\+\+P\+O\+PR, S\+P\+I2\+\_\+\+P\+O\+PR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result = \hyperlink{_s_p_i___p_d_d_8h_a0fe43b9cb1475484988178a03e453cee}{SPI\_PDD\_ReadData16bits}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a373fe437bfffb4861b3ea186f8780c4d}\label{_s_p_i___p_d_d_8h_a373fe437bfffb4861b3ea186f8780c4d}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data8bit@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data8bit}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data8bit@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data8bit}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data8bit}{SPI\_PDD\_ReadData8bit}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data8bit(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SPI\_D\_REG(PeripheralBase) \(\backslash\)
    )
\end{DoxyCode}


Returns the content of the 8 bit data register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+D, S\+P\+I1\+\_\+D, S\+P\+I0\+\_\+\+DL, S\+P\+I1\+\_\+\+DL (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_p_i___p_d_d_8h_a373fe437bfffb4861b3ea186f8780c4d}{SPI\_PDD\_ReadData8bit}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a27490320687b42d67bb9c7e4376e4599}\label{_s_p_i___p_d_d_8h_a27490320687b42d67bb9c7e4376e4599}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data8bits@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data8bits}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data8bits@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data8bits}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data8bits}{SPI\_PDD\_ReadData8bits}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data8bits(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)SPI\_POPR\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the 8 bits value of the data registers. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+P\+O\+PR, S\+P\+I1\+\_\+\+P\+O\+PR, S\+P\+I2\+\_\+\+P\+O\+PR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_p_i___p_d_d_8h_a27490320687b42d67bb9c7e4376e4599}{SPI\_PDD\_ReadData8bits}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a95a7752fcf0cd2882d1a276a73e48e59}\label{_s_p_i___p_d_d_8h_a95a7752fcf0cd2882d1a276a73e48e59}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+High\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+High\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+High\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+High\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+High\+Reg}{SPI\_PDD\_ReadDataHighReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_DH\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads data high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+DH, S\+P\+I1\+\_\+\+DH (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_p_i___p_d_d_8h_a95a7752fcf0cd2882d1a276a73e48e59}{SPI\_PDD\_ReadDataHighReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a8438477bad6c310dfdfd88f5faaf5d04}\label{_s_p_i___p_d_d_8h_a8438477bad6c310dfdfd88f5faaf5d04}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Low\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Low\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Low\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Low\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Low\+Reg}{SPI\_PDD\_ReadDataLowReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SPI\_D\_REG(PeripheralBase) \(\backslash\)
    )
\end{DoxyCode}


Reads data low register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+D, S\+P\+I1\+\_\+D, S\+P\+I0\+\_\+\+DL, S\+P\+I1\+\_\+\+DL (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_p_i___p_d_d_8h_a8438477bad6c310dfdfd88f5faaf5d04}{SPI\_PDD\_ReadDataLowReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a412359139fbd956b7149243f3657aa38}\label{_s_p_i___p_d_d_8h_a412359139fbd956b7149243f3657aa38}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Dma\+Interrupt\+Enable\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Dma\+Interrupt\+Enable\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Dma\+Interrupt\+Enable\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Dma\+Interrupt\+Enable\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Dma\+Interrupt\+Enable\+Reg}{SPI\_PDD\_ReadDmaInterruptEnableReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Dma\+Interrupt\+Enable\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_RSER\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the D\+MA interrupt enable register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+R\+S\+ER, S\+P\+I1\+\_\+\+R\+S\+ER, S\+P\+I2\+\_\+\+R\+S\+ER (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_p_i___p_d_d_8h_a412359139fbd956b7149243f3657aa38}{SPI\_PDD\_ReadDmaInterruptEnableReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a6e334cc949fd470ee1154efc9cd3f015}\label{_s_p_i___p_d_d_8h_a6e334cc949fd470ee1154efc9cd3f015}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Extended\+Status\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Extended\+Status\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Extended\+Status\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Extended\+Status\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Extended\+Status\+Reg}{SPI\_PDD\_ReadExtendedStatusReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Extended\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_SREX\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads extended status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+S\+R\+EX. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_p_i___p_d_d_8h_a6e334cc949fd470ee1154efc9cd3f015}{SPI\_PDD\_ReadExtendedStatusReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_ab094d8c4dc681a46d4d7b8c064cc2df5}\label{_s_p_i___p_d_d_8h_ab094d8c4dc681a46d4d7b8c064cc2df5}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Reg}{SPI\_PDD\_ReadFifoStatusReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_CI\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the value of the F\+I\+FO status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+Status flags constants (for Read\+Status\+Reg,
        Get\+Interrupt\+Flags, Clear\+Interrupt\+Flags macros).\char`\"{} for processing return value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I1\+\_\+\+CI. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_p_i___p_d_d_8h_ab094d8c4dc681a46d4d7b8c064cc2df5}{SPI\_PDD\_ReadFifoStatusReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_abc679f5e832391dd45498ee35cdbd987}\label{_s_p_i___p_d_d_8h_abc679f5e832391dd45498ee35cdbd987}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Master\+Clock\+Transfer\+Attribute\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Master\+Clock\+Transfer\+Attribute\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Master\+Clock\+Transfer\+Attribute\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Master\+Clock\+Transfer\+Attribute\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Master\+Clock\+Transfer\+Attribute\+Reg}{SPI\_PDD\_ReadMasterClockTransferAttributeReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Master\+Clock\+Transfer\+Attribute\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_CTAR\_REG(PeripheralBase,(Index)) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Clock transfer attribute register for master mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Attribute index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+T\+AR\mbox{[}Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_p_i___p_d_d_8h_abc679f5e832391dd45498ee35cdbd987}{SPI\_PDD\_ReadMasterClockTransferAttributeReg}(<peripheral>
      \_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_af34d34d858ab29c8327dfaefdf515ebf}\label{_s_p_i___p_d_d_8h_af34d34d858ab29c8327dfaefdf515ebf}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+High\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+High\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+High\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+High\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+High\+Reg}{SPI\_PDD\_ReadMatchHighReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_MH\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads match high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+MH, S\+P\+I1\+\_\+\+MH (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_p_i___p_d_d_8h_af34d34d858ab29c8327dfaefdf515ebf}{SPI\_PDD\_ReadMatchHighReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a0e30e9a460cd416f481577c24a13fc14}\label{_s_p_i___p_d_d_8h_a0e30e9a460cd416f481577c24a13fc14}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Low\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Low\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Low\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Low\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Low\+Reg}{SPI\_PDD\_ReadMatchLowReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SPI\_M\_REG(PeripheralBase) \(\backslash\)
    )
\end{DoxyCode}


Reads match low register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+M, S\+P\+I1\+\_\+M, S\+P\+I0\+\_\+\+ML, S\+P\+I1\+\_\+\+ML (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_p_i___p_d_d_8h_a0e30e9a460cd416f481577c24a13fc14}{SPI\_PDD\_ReadMatchLowReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a989eb103ae7ee3ebf992a6ca46e480c1}\label{_s_p_i___p_d_d_8h_a989eb103ae7ee3ebf992a6ca46e480c1}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Module\+Configuration\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Module\+Configuration\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Module\+Configuration\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Module\+Configuration\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Module\+Configuration\+Reg}{SPI\_PDD\_ReadModuleConfigurationReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Module\+Configuration\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_MCR\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Module configuration register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+M\+CR, S\+P\+I1\+\_\+\+M\+CR, S\+P\+I2\+\_\+\+M\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_p_i___p_d_d_8h_a989eb103ae7ee3ebf992a6ca46e480c1}{SPI\_PDD\_ReadModuleConfigurationReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_ab9726469de41febb70db0c026314f8d6}\label{_s_p_i___p_d_d_8h_ab9726469de41febb70db0c026314f8d6}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Pop\+Rx\+F\+I\+F\+O\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Pop\+Rx\+F\+I\+F\+O\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Pop\+Rx\+F\+I\+F\+O\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Pop\+Rx\+F\+I\+F\+O\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Pop\+Rx\+F\+I\+F\+O\+Reg}{SPI\_PDD\_ReadPopRxFIFOReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Pop\+Rx\+F\+I\+F\+O\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_POPR\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Pop Rx F\+I\+FO register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+P\+O\+PR, S\+P\+I1\+\_\+\+P\+O\+PR, S\+P\+I2\+\_\+\+P\+O\+PR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_p_i___p_d_d_8h_ab9726469de41febb70db0c026314f8d6}{SPI\_PDD\_ReadPopRxFIFOReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_abd217259ea703ee150ef90ca0c964af0}\label{_s_p_i___p_d_d_8h_abd217259ea703ee150ef90ca0c964af0}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+F\+I\+F\+O\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+F\+I\+F\+O\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+F\+I\+F\+O\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+F\+I\+F\+O\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+F\+I\+F\+O\+Reg}{SPI\_PDD\_ReadRxFIFOReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+F\+I\+F\+O\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(((uint32\_t *)&SPI\_RXFR0\_REG(PeripheralBase))[Index]) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the receive F\+I\+FO register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Receive F\+I\+FO register index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+R\+X\+F\+R0, S\+P\+I1\+\_\+\+R\+X\+F\+R0, S\+P\+I2\+\_\+\+R\+X\+F\+R0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_p_i___p_d_d_8h_abd217259ea703ee150ef90ca0c964af0}{SPI\_PDD\_ReadRxFIFOReg}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a0e77f78eaa5f033cc99d0cdd8c464088}\label{_s_p_i___p_d_d_8h_a0e77f78eaa5f033cc99d0cdd8c464088}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Slave\+Clock\+Transfer\+Attribute\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Slave\+Clock\+Transfer\+Attribute\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Slave\+Clock\+Transfer\+Attribute\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Slave\+Clock\+Transfer\+Attribute\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Slave\+Clock\+Transfer\+Attribute\+Reg}{SPI\_PDD\_ReadSlaveClockTransferAttributeReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Slave\+Clock\+Transfer\+Attribute\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_CTAR\_SLAVE\_REG(PeripheralBase,(Index)) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Clock transfer attribute register for slave mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Attribute index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+T\+A\+R\+\_\+\+S\+L\+A\+VE\mbox{[}Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_p_i___p_d_d_8h_a0e77f78eaa5f033cc99d0cdd8c464088}{SPI\_PDD\_ReadSlaveClockTransferAttributeReg}(<peripheral>\_BASE\_PTR,
       periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a97ad9d054481b322a0ab7822db70ef94}\label{_s_p_i___p_d_d_8h_a97ad9d054481b322a0ab7822db70ef94}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg}{SPI\_PDD\_ReadStatusReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SPI\_SR\_REG(PeripheralBase) \(\backslash\)
    )
\end{DoxyCode}


Returns the content of the Status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+SR, S\+P\+I1\+\_\+\+SR, S\+P\+I2\+\_\+\+SR, S\+P\+I0\+\_\+S, S\+P\+I1\+\_\+S (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_p_i___p_d_d_8h_a97ad9d054481b322a0ab7822db70ef94}{SPI\_PDD\_ReadStatusReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_aeb2fb4954a93797b386909764197ae58}\label{_s_p_i___p_d_d_8h_aeb2fb4954a93797b386909764197ae58}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Transfer\+Count\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Transfer\+Count\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Transfer\+Count\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Transfer\+Count\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Transfer\+Count\+Reg}{SPI\_PDD\_ReadTransferCountReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Transfer\+Count\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_TCR\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the Transfer count register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+T\+CR, S\+P\+I1\+\_\+\+T\+CR, S\+P\+I2\+\_\+\+T\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_p_i___p_d_d_8h_aeb2fb4954a93797b386909764197ae58}{SPI\_PDD\_ReadTransferCountReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a9f898ef194abf5543db8879a306fed11}\label{_s_p_i___p_d_d_8h_a9f898ef194abf5543db8879a306fed11}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+F\+I\+F\+O\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+F\+I\+F\+O\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+F\+I\+F\+O\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+F\+I\+F\+O\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+F\+I\+F\+O\+Reg}{SPI\_PDD\_ReadTxFIFOReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+F\+I\+F\+O\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(((uint32\_t *)&SPI\_TXFR0\_REG(PeripheralBase))[Index]) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the transmit F\+I\+FO register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Transmit F\+I\+FO register index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+T\+X\+F\+R0, S\+P\+I1\+\_\+\+T\+X\+F\+R0, S\+P\+I2\+\_\+\+T\+X\+F\+R0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_p_i___p_d_d_8h_a9f898ef194abf5543db8879a306fed11}{SPI\_PDD\_ReadTxFIFOReg}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a22b1fc0125710c14e65bbabe08e7e885}\label{_s_p_i___p_d_d_8h_a22b1fc0125710c14e65bbabe08e7e885}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+I\+F\+O\+\_\+\+F\+U\+LL@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+I\+F\+O\+\_\+\+F\+U\+LL}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+I\+F\+O\+\_\+\+F\+U\+LL@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+I\+F\+O\+\_\+\+F\+U\+LL}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+I\+F\+O\+\_\+\+F\+U\+LL}{SPI\_PDD\_RECEIVE\_FIFO\_FULL}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+I\+F\+O\+\_\+\+F\+U\+LL~S\+P\+I\+\_\+\+C3\+\_\+\+R\+N\+F\+U\+L\+L\+I\+E\+N\+\_\+\+M\+A\+SK}

Receive F\+I\+FO nearly full mask. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a5d3335a680230813f2497a05ac55d028}\label{_s_p_i___p_d_d_8h_a5d3335a680230813f2497a05ac55d028}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+LL@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+LL}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+LL@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+LL}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+LL}{SPI\_PDD\_RX\_BUFFER\_FULL}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+LL~\hyperlink{group___s_p_i___register___masks_ga1cada84cbeaeb0de6e2c496da39da693}{S\+P\+I\+\_\+\+S\+\_\+\+S\+P\+R\+F\+\_\+\+M\+A\+SK}}

Read buffer or F\+I\+FO full flag. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a0ec785b49d7edc8b0aab4af81f483add}\label{_s_p_i___p_d_d_8h_a0ec785b49d7edc8b0aab4af81f483add}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+L\+L\+\_\+\+O\+R\+\_\+\+F\+A\+U\+LT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+L\+L\+\_\+\+O\+R\+\_\+\+F\+A\+U\+LT}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+L\+L\+\_\+\+O\+R\+\_\+\+F\+A\+U\+LT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+L\+L\+\_\+\+O\+R\+\_\+\+F\+A\+U\+LT}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+L\+L\+\_\+\+O\+R\+\_\+\+F\+A\+U\+LT}{SPI\_PDD\_RX\_BUFFER\_FULL\_OR\_FAULT}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+L\+L\+\_\+\+O\+R\+\_\+\+F\+A\+U\+LT~\hyperlink{group___s_p_i___register___masks_gaaa0dbb3306041f89299298e64d7b7a58}{S\+P\+I\+\_\+\+C1\+\_\+\+S\+P\+I\+E\+\_\+\+M\+A\+SK}}

Receiver buffer full and mode fault mask. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_aab48f69314feb0a3942fc696f02afa47}\label{_s_p_i___p_d_d_8h_aab48f69314feb0a3942fc696f02afa47}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+D\+R\+A\+I\+N\+\_\+\+D\+MA@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+D\+R\+A\+I\+N\+\_\+\+D\+MA}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+D\+R\+A\+I\+N\+\_\+\+D\+MA@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+D\+R\+A\+I\+N\+\_\+\+D\+MA}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+D\+R\+A\+I\+N\+\_\+\+D\+MA}{SPI\_PDD\_RX\_FIFO\_DRAIN\_DMA}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+D\+R\+A\+I\+N\+\_\+\+D\+MA~S\+P\+I\+\_\+\+R\+S\+E\+R\+\_\+\+R\+F\+D\+F\+\_\+\+D\+I\+R\+S\+\_\+\+M\+A\+SK}

Receive F\+I\+FO drain D\+MA or interrupt request select. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a9d6c48be0193937b3c85af3b85bfc089}\label{_s_p_i___p_d_d_8h_a9d6c48be0193937b3c85af3b85bfc089}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+D\+R\+A\+I\+N\+\_\+\+I\+N\+T\+\_\+\+D\+MA@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+D\+R\+A\+I\+N\+\_\+\+I\+N\+T\+\_\+\+D\+MA}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+D\+R\+A\+I\+N\+\_\+\+I\+N\+T\+\_\+\+D\+MA@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+D\+R\+A\+I\+N\+\_\+\+I\+N\+T\+\_\+\+D\+MA}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+D\+R\+A\+I\+N\+\_\+\+I\+N\+T\+\_\+\+D\+MA}{SPI\_PDD\_RX\_FIFO\_DRAIN\_INT\_DMA}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+D\+R\+A\+I\+N\+\_\+\+I\+N\+T\+\_\+\+D\+MA~S\+P\+I\+\_\+\+S\+R\+\_\+\+R\+F\+D\+F\+\_\+\+M\+A\+SK}

Receive F\+I\+FO drain interrupt mask. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_aeb7fd91454ff8c7bb01c5c3a339da5a5}\label{_s_p_i___p_d_d_8h_aeb7fd91454ff8c7bb01c5c3a339da5a5}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+R\+R\+OR@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+R\+R\+OR}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+R\+R\+OR@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+R\+R\+OR}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+R\+R\+OR}{SPI\_PDD\_RX\_FIFO\_ERROR}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+R\+R\+OR~S\+P\+I\+\_\+\+C\+I\+\_\+\+R\+X\+F\+E\+R\+R\+\_\+\+M\+A\+SK}

Receive F\+I\+FO error flag. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a0671fcdff27977704a6c4d878f942841}\label{_s_p_i___p_d_d_8h_a0671fcdff27977704a6c4d878f942841}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG}{SPI\_PDD\_RX\_FIFO\_FULL\_FLAG}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG~S\+P\+I\+\_\+\+C\+I\+\_\+\+S\+P\+R\+F\+C\+I\+\_\+\+M\+A\+SK}

Receive F\+I\+FO full flag mask. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a3daf90ffc94f21c2075b3dab2e47dd4d}\label{_s_p_i___p_d_d_8h_a3daf90ffc94f21c2075b3dab2e47dd4d}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+F\+U\+LL@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+F\+U\+LL}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+F\+U\+LL@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+F\+U\+LL}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+F\+U\+LL}{SPI\_PDD\_RX\_FIFO\_NEARLY\_FULL}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+F\+U\+LL~S\+P\+I\+\_\+\+S\+\_\+\+R\+N\+F\+U\+L\+L\+F\+\_\+\+M\+A\+SK}

Receive F\+I\+FO nearly full flag. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a98e6e3291e05e683d4151f5235b50111}\label{_s_p_i___p_d_d_8h_a98e6e3291e05e683d4151f5235b50111}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG}{SPI\_PDD\_RX\_FIFO\_NEARLY\_FULL\_FLAG}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG~S\+P\+I\+\_\+\+C\+I\+\_\+\+R\+N\+F\+U\+L\+L\+F\+C\+I\+\_\+\+M\+A\+SK}

Receive F\+I\+FO nearly full flag mask. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_af95cb25c2789067d4e2a9709d452cc44}\label{_s_p_i___p_d_d_8h_af95cb25c2789067d4e2a9709d452cc44}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+OW@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+OW}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+OW@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+OW}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+OW}{SPI\_PDD\_RX\_FIFO\_OVERFLOW}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+OW~S\+P\+I\+\_\+\+C\+I\+\_\+\+R\+X\+F\+O\+F\+\_\+\+M\+A\+SK}

Receive F\+I\+FO overflow flag. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ab93de670642e71f6bd7edf47c64dc337}\label{_s_p_i___p_d_d_8h_ab93de670642e71f6bd7edf47c64dc337}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}{SPI\_PDD\_RX\_FIFO\_OVERFLOW\_INT}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT~S\+P\+I\+\_\+\+S\+R\+\_\+\+R\+F\+O\+F\+\_\+\+M\+A\+SK}

Receive F\+I\+FO overflow interrupt mask. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a9c88906fe4d8b0d003abdffcd6154761}\label{_s_p_i___p_d_d_8h_a9c88906fe4d8b0d003abdffcd6154761}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+E\+C\+O\+N\+D\+\_\+\+E\+D\+GE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+E\+C\+O\+N\+D\+\_\+\+E\+D\+GE}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+E\+C\+O\+N\+D\+\_\+\+E\+D\+GE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+E\+C\+O\+N\+D\+\_\+\+E\+D\+GE}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+E\+C\+O\+N\+D\+\_\+\+E\+D\+GE}{SPI\_PDD\_SECOND\_EDGE}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+E\+C\+O\+N\+D\+\_\+\+E\+D\+GE~0x2000000U}

First edge on S\+CK occurs at the start of the first cycle of a data transfer \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a74f84f969b72b67a25b06c1fd54726ed}\label{_s_p_i___p_d_d_8h_a74f84f969b72b67a25b06c1fd54726ed}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Dmas\+Interrupts@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Dmas\+Interrupts}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Dmas\+Interrupts@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Dmas\+Interrupts}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Dmas\+Interrupts}{SPI\_PDD\_SelectDmasInterrupts}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Dmas\+Interrupts(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_RSER\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       SPI\_RSER\_REG(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)(SPI\_RSER\_TFFF\_DIRS\_MASK | SPI\_RSER\_RFDF\_DIRS\_MASK))))) | ( \(\backslash\)
      (uint32\_t)(Mask))) \(\backslash\)
  )
\end{DoxyCode}


Selects D\+MA or interrupt for request defined by mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of D\+M\+A/interrupt requests. Use constants from group \char`\"{}\+Request
       mask for D\+M\+A or interrupt selection\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+R\+S\+ER, S\+P\+I1\+\_\+\+R\+S\+ER, S\+P\+I2\+\_\+\+R\+S\+ER (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a74f84f969b72b67a25b06c1fd54726ed}{SPI\_PDD\_SelectDmasInterrupts}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_s_p_i___p_d_d_8h_a223fc06486c578eb0f1782f2a482ac66}{SPI\_PDD\_NO\_DMA});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a72a6456e7a414d8a171fd705fc909610}\label{_s_p_i___p_d_d_8h_a72a6456e7a414d8a171fd705fc909610}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Module\+Configuration@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Module\+Configuration}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Module\+Configuration@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Module\+Configuration}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Module\+Configuration}{SPI\_PDD\_SelectModuleConfiguration}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Module\+Configuration(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Configuration }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_MCR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(SPI\_MCR\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)SPI\_MCR\_DCONF\_MASK))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(Configuration) << SPI\_MCR\_DCONF\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Selects among the different configurations of the module. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Configuration} & S\+PI polarity value. The user should use one from the enumerated values. This parameter is of \char`\"{}\+S\+P\+I clock polarity constants.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+M\+CR, S\+P\+I1\+\_\+\+M\+CR, S\+P\+I2\+\_\+\+M\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a72a6456e7a414d8a171fd705fc909610}{SPI\_PDD\_SelectModuleConfiguration}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_p_i___p_d_d_8h_afbe77c62613cca67d2a0630f0be14534}{SPI\_PDD\_SPI\_MODE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_ac8cb23f828ac0b926b4c3ab483e1362d}\label{_s_p_i___p_d_d_8h_ac8cb23f828ac0b926b4c3ab483e1362d}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Sample\+Point@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Sample\+Point}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Sample\+Point@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Sample\+Point}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Sample\+Point}{SPI\_PDD\_SelectSamplePoint}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Sample\+Point(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Configuration }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_MCR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(SPI\_MCR\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)SPI\_MCR\_SMPL\_PT\_MASK))) | ( \(\backslash\)
      (uint32\_t)(Configuration))) \(\backslash\)
  )
\end{DoxyCode}


Sets the sample point. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Configuration} & S\+PI polarity value. The user should use one from the enumerated values. This parameter is of \char`\"{}\+S\+P\+I clock polarity constants.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+M\+CR, S\+P\+I1\+\_\+\+M\+CR, S\+P\+I2\+\_\+\+M\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_ac8cb23f828ac0b926b4c3ab483e1362d}{SPI\_PDD\_SelectSamplePoint}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_p_i___p_d_d_8h_a187cfd9616665c31691c9a394b7b7630}{SPI\_PDD\_SPI\_PDD\_0\_SYSTEM\_CLK\_BETWEEN\_SCK\_AND\_SIN\_SAMPLE}
      );
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a2c9d84d9f5fa06be8171e1147cd74cfb}\label{_s_p_i___p_d_d_8h_a2c9d84d9f5fa06be8171e1147cd74cfb}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+After\+Sck\+Delay\+Prescaler@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+After\+Sck\+Delay\+Prescaler}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+After\+Sck\+Delay\+Prescaler@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+After\+Sck\+Delay\+Prescaler}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+After\+Sck\+Delay\+Prescaler}{SPI\_PDD\_SetAfterSckDelayPrescaler}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+After\+Sck\+Delay\+Prescaler(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_CTAR\_REG(PeripheralBase,(Index)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       SPI\_CTAR\_REG(PeripheralBase,(Index))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SPI\_CTAR\_PASC\_MASK)))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(Value) << SPI\_CTAR\_PASC\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Sets the prescaler value for the delay between the last edge of S\+CK and the negation of P\+CS. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Attribute index. This parameter is of index type. \\
\hline
{\em Value} & P\+CS to S\+CK Delay prescaler value\mbox{[}0..3\mbox{]}. This parameter is a 2-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+T\+AR\mbox{[}Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a2c9d84d9f5fa06be8171e1147cd74cfb}{SPI\_PDD\_SetAfterSckDelayPrescaler}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a79ea2f7539e9e41c884c2f664bba46f9}\label{_s_p_i___p_d_d_8h_a79ea2f7539e9e41c884c2f664bba46f9}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+After\+Sck\+Delay\+Scaler@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+After\+Sck\+Delay\+Scaler}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+After\+Sck\+Delay\+Scaler@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+After\+Sck\+Delay\+Scaler}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+After\+Sck\+Delay\+Scaler}{SPI\_PDD\_SetAfterSckDelayScaler}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+After\+Sck\+Delay\+Scaler(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_CTAR\_REG(PeripheralBase,(Index)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       SPI\_CTAR\_REG(PeripheralBase,(Index))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SPI\_CTAR\_ASC\_MASK)))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(Value) << SPI\_CTAR\_ASC\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Selects the scaler value for the after S\+CK delay. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Attribute index. This parameter is of index type. \\
\hline
{\em Value} & Scaler value for the after S\+CK delay value\mbox{[}0..15\mbox{]}. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+T\+AR\mbox{[}Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a79ea2f7539e9e41c884c2f664bba46f9}{SPI\_PDD\_SetAfterSckDelayScaler}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a18864cb50e2a55c74fb51bb40fdaad27}\label{_s_p_i___p_d_d_8h_a18864cb50e2a55c74fb51bb40fdaad27}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Divisor@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Divisor}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Divisor@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Divisor}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Divisor}{SPI\_PDD\_SetBaudRateDivisor}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Divisor(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Divisor }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_BR\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___s_p_i___register___accessor___macros_ga6cf6551cb2fa5b60d6dfbe7544ef7ec7}{SPI\_BR\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___s_p_i___register___masks_gaac7263560f1cc81f8f3fb6a7089d5c26}{SPI\_BR\_SPR\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(Divisor))) \(\backslash\)
  )
\end{DoxyCode}


Sets the S\+PI baud rate divisor. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Divisor} & Baud rate divisor value\mbox{[}0..15\mbox{]}. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+BR, S\+P\+I1\+\_\+\+BR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a18864cb50e2a55c74fb51bb40fdaad27}{SPI\_PDD\_SetBaudRateDivisor}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a36e1d6b834d122129e77247514ed5e97}\label{_s_p_i___p_d_d_8h_a36e1d6b834d122129e77247514ed5e97}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Prescaler@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Prescaler}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Prescaler@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Prescaler}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Prescaler}{SPI\_PDD\_SetBaudRatePrescaler}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Prescaler(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SPI\_CTAR\_REG(PeripheralBase,(Index)) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(( \(\backslash\)
         SPI\_CTAR\_REG(PeripheralBase,(Index))) & ( \(\backslash\)
         (uint32\_t)(~(uint32\_t)SPI\_CTAR\_PBR\_MASK)))) | ( \(\backslash\)
        (uint32\_t)((uint32\_t)(Value) << SPI\_CTAR\_PBR\_SHIFT))) \(\backslash\)
    )
\end{DoxyCode}


Sets the prescaler value for the baud rate. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Attribute index. This parameter is of index type. \\
\hline
{\em Value} & Baud rate prescaler value\mbox{[}0..3\mbox{]}. This parameter is a 2-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+T\+AR\mbox{[}Index\mbox{]}, S\+P\+I0\+\_\+\+BR, S\+P\+I1\+\_\+\+BR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a36e1d6b834d122129e77247514ed5e97}{SPI\_PDD\_SetBaudRatePrescaler}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a9a0843007de3caac6cdacc962cc3629a}\label{_s_p_i___p_d_d_8h_a9a0843007de3caac6cdacc962cc3629a}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Scaler@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Scaler}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Scaler@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Scaler}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Scaler}{SPI\_PDD\_SetBaudRateScaler}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Scaler(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_CTAR\_REG(PeripheralBase,(Index)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       SPI\_CTAR\_REG(PeripheralBase,(Index))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SPI\_CTAR\_PBR\_MASK)))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(Value) << SPI\_CTAR\_PBR\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Sets the scaler value for the baud rate. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Attribute index. This parameter is of index type. \\
\hline
{\em Value} & Baud rate prescaler value\mbox{[}0..3\mbox{]}. This parameter is a 2-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+T\+AR\mbox{[}Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a9a0843007de3caac6cdacc962cc3629a}{SPI\_PDD\_SetBaudRateScaler}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a5770fbee3601611d8066387d7238a7b5}\label{_s_p_i___p_d_d_8h_a5770fbee3601611d8066387d7238a7b5}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Chip\+Select\+Inactive\+State\+Mask@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Chip\+Select\+Inactive\+State\+Mask}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Chip\+Select\+Inactive\+State\+Mask@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Chip\+Select\+Inactive\+State\+Mask}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Chip\+Select\+Inactive\+State\+Mask}{SPI\_PDD\_SetChipSelectInactiveStateMask}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Chip\+Select\+Inactive\+State\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{High\+Mask,  }\item[{}]{Low\+Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SPI\_MCR\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(( \(\backslash\)
         SPI\_MCR\_REG(PeripheralBase)) & ( \(\backslash\)
         (uint32\_t)(~(uint32\_t)((uint32\_t)(LowMask) << SPI\_MCR\_PCSIS\_SHIFT))))) | ( \(\backslash\)
        (uint32\_t)((uint32\_t)(HighMask) << SPI\_MCR\_PCSIS\_SHIFT))) \(\backslash\)
    )
\end{DoxyCode}


Determines the inactive state of P\+C\+Sx specified by mask parameters. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em High\+Mask} & Chip selects mask defining which inactive state of P\+C\+Sx is high. Use constants from group \char`\"{}\+Chip select masks.\char`\"{}. This parameter is 6 bits wide. \\
\hline
{\em Low\+Mask} & Chip selects mask defining which inactive state of P\+C\+Sx is low. Use constants from group \char`\"{}\+Chip select masks.\char`\"{}. This parameter is 6 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+M\+CR, S\+P\+I1\+\_\+\+M\+CR, S\+P\+I2\+\_\+\+M\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a5770fbee3601611d8066387d7238a7b5}{SPI\_PDD\_SetChipSelectInactiveStateMask}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_p_i___p_d_d_8h_a483b43fb5f67a36826d5b71918a4b7de}{SPI\_PDD\_CHIP\_SELECT\_0}, \hyperlink{_s_p_i___p_d_d_8h_a483b43fb5f67a36826d5b71918a4b7de}{SPI\_PDD\_CHIP\_SELECT\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a00b5934eaf4cb5efc5818ed1da332243}\label{_s_p_i___p_d_d_8h_a00b5934eaf4cb5efc5818ed1da332243}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Phase@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Phase}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Phase@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Phase}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Phase}{SPI\_PDD\_SetClockPhase}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Phase(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index,  }\item[{}]{Phase }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SPI\_CTAR\_REG(PeripheralBase,(Index)) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(( \(\backslash\)
         SPI\_CTAR\_REG(PeripheralBase,(Index))) & ( \(\backslash\)
         (uint32\_t)(~(uint32\_t)SPI\_CTAR\_CPHA\_MASK)))) | ( \(\backslash\)
        (uint32\_t)(Phase))) \(\backslash\)
    )
\end{DoxyCode}


Sets the S\+PI clock phase (intended for slave mode). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Attribute index. This parameter is of index type. \\
\hline
{\em Phase} & S\+PI phase value. The user should use one from the enumerated values. This parameter is of \char`\"{}\+S\+P\+I clock phase constants.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+T\+AR\mbox{[}Index\mbox{]}, S\+P\+I0\+\_\+\+C1, S\+P\+I1\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a00b5934eaf4cb5efc5818ed1da332243}{SPI\_PDD\_SetClockPhase}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_s_p_i___p_d_d_8h_a3f12568a6f54b49f11da272ebf7bba8c}{SPI\_PDD\_FIRST\_EDGE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a73d4a163496d801095356b60bdecd9a6}\label{_s_p_i___p_d_d_8h_a73d4a163496d801095356b60bdecd9a6}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Polarity@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Polarity}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Polarity@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Polarity}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Polarity}{SPI\_PDD\_SetClockPolarity}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Polarity(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index,  }\item[{}]{Polarity }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SPI\_CTAR\_REG(PeripheralBase,(Index)) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(( \(\backslash\)
         SPI\_CTAR\_REG(PeripheralBase,(Index))) & ( \(\backslash\)
         (uint32\_t)(~(uint32\_t)SPI\_CTAR\_CPOL\_MASK)))) | ( \(\backslash\)
        (uint32\_t)(Polarity))) \(\backslash\)
    )
\end{DoxyCode}


Sets the S\+PI clock polarity (intended for slave mode). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Attribute index. This parameter is of index type. \\
\hline
{\em Polarity} & S\+PI polarity value. The user should use one from the enumerated values. This parameter is of \char`\"{}\+S\+P\+I clock polarity constants.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+T\+AR\mbox{[}Index\mbox{]}, S\+P\+I0\+\_\+\+C1, S\+P\+I1\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a73d4a163496d801095356b60bdecd9a6}{SPI\_PDD\_SetClockPolarity}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_s_p_i___p_d_d_8h_aed56284e9e24ccd66bea9122caeb01ff}{SPI\_PDD\_ACTIVE\_HIGH});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_af09d717e3c3ee23581eb51bf75788a8a}\label{_s_p_i___p_d_d_8h_af09d717e3c3ee23581eb51bf75788a8a}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Features@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Features}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Features@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Features}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Features}{SPI\_PDD\_SetDataFeatures}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Features(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       \hyperlink{group___s_p_i___register___accessor___macros_gaab10c0d68bf4bf1d9906c39b1ed053b1}{SPI\_C1\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint8\_t)(~(uint8\_t)(\hyperlink{group___s_p_i___register___masks_ga45f4cb42020607c9ed927bf57cc0ee31}{SPI\_C1\_LSBFE\_MASK} | (
      \hyperlink{group___s_p_i___register___masks_ga8f4bd038e37f3581231f26aafc33c7b1}{SPI\_C1\_CPOL\_MASK} | \hyperlink{group___s_p_i___register___masks_gaaf85a831465f0f4f302657b32171f2e6}{SPI\_C1\_CPHA\_MASK})))))) | ( \(\backslash\)
      (uint8\_t)(Mask))) \(\backslash\)
  )
\end{DoxyCode}


Sets data transmission features(shift order, clock polarity and phase) defined by mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of data features requests. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+C1, S\+P\+I1\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_af09d717e3c3ee23581eb51bf75788a8a}{SPI\_PDD\_SetDataFeatures}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a0ca1e9b6d1f7de9304920de43f0dba11}\label{_s_p_i___p_d_d_8h_a0ca1e9b6d1f7de9304920de43f0dba11}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order}{SPI\_PDD\_SetDataShiftOrder}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index,  }\item[{}]{Order }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SPI\_CTAR\_REG(PeripheralBase,(Index)) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(( \(\backslash\)
         SPI\_CTAR\_REG(PeripheralBase,(Index))) & ( \(\backslash\)
         (uint32\_t)(~(uint32\_t)SPI\_CTAR\_LSBFE\_MASK)))) | ( \(\backslash\)
        (uint32\_t)(Order))) \(\backslash\)
    )
\end{DoxyCode}


Sets the S\+PI data shift order. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Attribute index. This parameter is of index type. \\
\hline
{\em Order} & S\+PI data shift order value. The user should use one from the enumerated values. This parameter is of \char`\"{}\+S\+P\+I data shift order constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+T\+AR\mbox{[}Index\mbox{]}, S\+P\+I0\+\_\+\+C1, S\+P\+I1\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a0ca1e9b6d1f7de9304920de43f0dba11}{SPI\_PDD\_SetDataShiftOrder}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_s_p_i___p_d_d_8h_ad1f16f0184f2b4b4c199e0a5dfb8773f}{SPI\_PDD\_LSB\_FIRST});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a09ea181746b49dda5c84734c2cd0d9ff}\label{_s_p_i___p_d_d_8h_a09ea181746b49dda5c84734c2cd0d9ff}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delay\+After\+Transfer\+Prescaler@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delay\+After\+Transfer\+Prescaler}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delay\+After\+Transfer\+Prescaler@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delay\+After\+Transfer\+Prescaler}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delay\+After\+Transfer\+Prescaler}{SPI\_PDD\_SetDelayAfterTransferPrescaler}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delay\+After\+Transfer\+Prescaler(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_CTAR\_REG(PeripheralBase,(Index)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       SPI\_CTAR\_REG(PeripheralBase,(Index))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SPI\_CTAR\_PDT\_MASK)))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(Value) << SPI\_CTAR\_PDT\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Sets the prescaler value for the delay between the negation of the P\+CS signal at the end of a frame and the assertion of P\+CS at the beginning of the next frame. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Attribute index. This parameter is of index type. \\
\hline
{\em Value} & Delay after Transfer prescaler value\mbox{[}0..3\mbox{]}. This parameter is a 2-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+T\+AR\mbox{[}Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a09ea181746b49dda5c84734c2cd0d9ff}{SPI\_PDD\_SetDelayAfterTransferPrescaler}(<peripheral>\_BASE\_PTR, 
      periphID,
1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a130e5fac94db2319b3e1a3846079efc6}\label{_s_p_i___p_d_d_8h_a130e5fac94db2319b3e1a3846079efc6}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delay\+After\+Transfer\+Scaler@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delay\+After\+Transfer\+Scaler}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delay\+After\+Transfer\+Scaler@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delay\+After\+Transfer\+Scaler}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delay\+After\+Transfer\+Scaler}{SPI\_PDD\_SetDelayAfterTransferScaler}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delay\+After\+Transfer\+Scaler(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_CTAR\_REG(PeripheralBase,(Index)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(SPI\_CTAR\_REG(PeripheralBase,(Index)) & (uint32\_t)(~(uint32\_t)SPI\_CTAR\_DT\_MASK))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(Value) << SPI\_CTAR\_DT\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Selects the delay after transfer scaler. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Attribute index. This parameter is of index type. \\
\hline
{\em Value} & Delay after transfer scaler value\mbox{[}0..15\mbox{]}. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+T\+AR\mbox{[}Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a130e5fac94db2319b3e1a3846079efc6}{SPI\_PDD\_SetDelayAfterTransferScaler}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_ad1222e26f8dcef9e5f8f311c30e1a428}\label{_s_p_i___p_d_d_8h_ad1222e26f8dcef9e5f8f311c30e1a428}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Master\+Slave\+Mode@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Master\+Slave\+Mode}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Master\+Slave\+Mode@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Master\+Slave\+Mode}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Master\+Slave\+Mode}{SPI\_PDD\_SetMasterSlaveMode}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Master\+Slave\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SPI\_MCR\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(SPI\_MCR\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)SPI\_MCR\_MSTR\_MASK))) | ( \(\backslash\)
        (uint32\_t)((uint32\_t)(Mode) << SPI\_MCR\_MSTR\_SHIFT))) \(\backslash\)
    )
\end{DoxyCode}


Select master or slave mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mode} & Device mode. This parameter is of \char`\"{}\+S\+P\+I mode constants (for
       Set\+Master\+Slave\+Mode).\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+M\+CR, S\+P\+I1\+\_\+\+M\+CR, S\+P\+I2\+\_\+\+M\+CR, S\+P\+I0\+\_\+\+C1, S\+P\+I1\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_ad1222e26f8dcef9e5f8f311c30e1a428}{SPI\_PDD\_SetMasterSlaveMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_s_p_i___p_d_d_8h_a5166831518a607b0fa641b09c3cfe85e}{SPI\_PDD\_MASTER\_MODE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a0a8cf2da2bb08102596407bd4282cf04}\label{_s_p_i___p_d_d_8h_a0a8cf2da2bb08102596407bd4282cf04}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Match16\+Bit\+Value@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Match16\+Bit\+Value}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Match16\+Bit\+Value@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Match16\+Bit\+Value}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Match16\+Bit\+Value}{SPI\_PDD\_SetMatch16BitValue}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Match16\+Bit\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (SPI\_ML\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value)), \(\backslash\)
    (SPI\_MH\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)((uint16\_t)(Value) >> 8U)) \(\backslash\)
  )
\end{DoxyCode}


Writes 16 bit match value to the match registers. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & 16 bit match value. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+ML, S\+P\+I0\+\_\+\+MH, S\+P\+I1\+\_\+\+ML, S\+P\+I1\+\_\+\+MH (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a0a8cf2da2bb08102596407bd4282cf04}{SPI\_PDD\_SetMatch16BitValue}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a92a8ab0d4108373cbaf9ee3f7a0bceb9}\label{_s_p_i___p_d_d_8h_a92a8ab0d4108373cbaf9ee3f7a0bceb9}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Match8\+Bit\+Value@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Match8\+Bit\+Value}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Match8\+Bit\+Value@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Match8\+Bit\+Value}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Match8\+Bit\+Value}{SPI\_PDD\_SetMatch8BitValue}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Match8\+Bit\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SPI\_M\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(Value) \(\backslash\)
    )
\end{DoxyCode}


Writes 8 bit match value to the match register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & 8 bit match value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+M, S\+P\+I1\+\_\+M, S\+P\+I0\+\_\+\+ML, S\+P\+I1\+\_\+\+ML (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a92a8ab0d4108373cbaf9ee3f7a0bceb9}{SPI\_PDD\_SetMatch8BitValue}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a84b6cec39ee5fdec07398a8d4549d90c}\label{_s_p_i___p_d_d_8h_a84b6cec39ee5fdec07398a8d4549d90c}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Pcs\+To\+Sck\+Delay\+Prescaler@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Pcs\+To\+Sck\+Delay\+Prescaler}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Pcs\+To\+Sck\+Delay\+Prescaler@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Pcs\+To\+Sck\+Delay\+Prescaler}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Pcs\+To\+Sck\+Delay\+Prescaler}{SPI\_PDD\_SetPcsToSckDelayPrescaler}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Pcs\+To\+Sck\+Delay\+Prescaler(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_CTAR\_REG(PeripheralBase,(Index)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       SPI\_CTAR\_REG(PeripheralBase,(Index))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SPI\_CTAR\_PCSSCK\_MASK)))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(Value) << SPI\_CTAR\_PCSSCK\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Sets P\+CS to S\+CK delay prescaler value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Attribute index. This parameter is of index type. \\
\hline
{\em Value} & P\+CS to S\+CK Delay Ppescaler value\mbox{[}0..3\mbox{]}. This parameter is a 2-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+T\+AR\mbox{[}Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a84b6cec39ee5fdec07398a8d4549d90c}{SPI\_PDD\_SetPcsToSckDelayPrescaler}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a0d0c1eafbdbaf984cf99743f026052cf}\label{_s_p_i___p_d_d_8h_a0d0c1eafbdbaf984cf99743f026052cf}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Pcs\+To\+Sck\+Delay\+Scaler@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Pcs\+To\+Sck\+Delay\+Scaler}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Pcs\+To\+Sck\+Delay\+Scaler@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Pcs\+To\+Sck\+Delay\+Scaler}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Pcs\+To\+Sck\+Delay\+Scaler}{SPI\_PDD\_SetPcsToSckDelayScaler}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Pcs\+To\+Sck\+Delay\+Scaler(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_CTAR\_REG(PeripheralBase,(Index)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       SPI\_CTAR\_REG(PeripheralBase,(Index))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SPI\_CTAR\_CSSCK\_MASK)))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(Value) << SPI\_CTAR\_CSSCK\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Sets the P\+CS to S\+CK delay scaler value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Attribute index. This parameter is of index type. \\
\hline
{\em Value} & P\+CS to S\+CK delay scaler value\mbox{[}0..15\mbox{]}. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+T\+AR\mbox{[}Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a0d0c1eafbdbaf984cf99743f026052cf}{SPI\_PDD\_SetPcsToSckDelayScaler}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_ad6a6da8d6d4a22c375fe7c5392c4aa7d}\label{_s_p_i___p_d_d_8h_ad6a6da8d6d4a22c375fe7c5392c4aa7d}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Rx\+Fifo\+Full\+Watermark@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Rx\+Fifo\+Full\+Watermark}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Rx\+Fifo\+Full\+Watermark@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Rx\+Fifo\+Full\+Watermark}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Rx\+Fifo\+Full\+Watermark}{SPI\_PDD\_SetRxFifoFullWatermark}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Rx\+Fifo\+Full\+Watermark(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C3\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(SPI\_C3\_REG(PeripheralBase) & (uint8\_t)(~(uint8\_t)SPI\_C3\_RNFULLF\_MARK\_MASK))) | ( \(\backslash\)
      (uint8\_t)(Value))) \(\backslash\)
  )
\end{DoxyCode}


Sets the value of receive F\+I\+FO nearly full watermark. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Receive F\+I\+FO nearly full watermark value. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Receive F\+I\+F\+O nearly
       full watermark constants (for Set\+Rx\+Fifo\+Full\+Watermark macro).\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I1\+\_\+\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_ad6a6da8d6d4a22c375fe7c5392c4aa7d}{SPI\_PDD\_SetRxFifoFullWatermark}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_p_i___p_d_d_8h_a50c98560068ed0290846d33fb6e73652}{SPI\_PDD\_32\_BITS\_OR\_MORE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_aafa5d25125d215439781a956dd61baeb}\label{_s_p_i___p_d_d_8h_aafa5d25125d215439781a956dd61baeb}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Select\+Pin\+Function@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Select\+Pin\+Function}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Select\+Pin\+Function@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Select\+Pin\+Function}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Select\+Pin\+Function}{SPI\_PDD\_SetSlaveSelectPinFunction}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Select\+Pin\+Function(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Function }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((Function) == \hyperlink{_s_p_i___p_d_d_8h_ad2eb74857719236fb689bc14c047847d}{SPI\_PDD\_SS\_AS\_GPIO}) ? ( \(\backslash\)
      (\hyperlink{group___s_p_i___register___accessor___macros_gaab10c0d68bf4bf1d9906c39b1ed053b1}{SPI\_C1\_REG}(PeripheralBase) &= \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___s_p_i___register___masks_ga18d4e12a34e268e98cf29ef47ff46e21}{SPI\_C1\_SSOE\_MASK})), \(\backslash\)
      (\hyperlink{group___s_p_i___register___accessor___macros_ga74470421e50ddfa892f20557aac775a0}{SPI\_C2\_REG}(PeripheralBase) &= \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___s_p_i___register___masks_ga447f4723c0ee7499e14bea6cd0c8d3ac}{SPI\_C2\_MODFEN\_MASK}))) : ( \(\backslash\)
      ((Function) == \hyperlink{_s_p_i___p_d_d_8h_a5c3d3248deb653b942cdb143008105ce}{SPI\_PDD\_SS\_FOR\_FAULT\_DETECT}) ? ( \(\backslash\)
       (\hyperlink{group___s_p_i___register___accessor___macros_gaab10c0d68bf4bf1d9906c39b1ed053b1}{SPI\_C1\_REG}(PeripheralBase) &= \(\backslash\)
        (uint8\_t)(~(uint8\_t)\hyperlink{group___s_p_i___register___masks_ga18d4e12a34e268e98cf29ef47ff46e21}{SPI\_C1\_SSOE\_MASK})), \(\backslash\)
       (\hyperlink{group___s_p_i___register___accessor___macros_ga74470421e50ddfa892f20557aac775a0}{SPI\_C2\_REG}(PeripheralBase) |= \(\backslash\)
        SPI\_C2\_MODFEN\_MASK)) : ( \(\backslash\)
       (\hyperlink{group___s_p_i___register___accessor___macros_gaab10c0d68bf4bf1d9906c39b1ed053b1}{SPI\_C1\_REG}(PeripheralBase) |= \(\backslash\)
        SPI\_C1\_SSOE\_MASK), \(\backslash\)
       (\hyperlink{group___s_p_i___register___accessor___macros_ga74470421e50ddfa892f20557aac775a0}{SPI\_C2\_REG}(PeripheralBase) |= \(\backslash\)
        SPI\_C2\_MODFEN\_MASK)) \(\backslash\)
     ) \(\backslash\)
  )
\end{DoxyCode}


Sets the S\+PI slave select pin function. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Function} & Slave select pin function. The user should use one from the enumerated values. This parameter is of \char`\"{}\+S\+P\+I slave select pin function
       constants (for Set\+Slave\+Select\+Pin\+Function macro).\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+C1, S\+P\+I0\+\_\+\+C2, S\+P\+I1\+\_\+\+C1, S\+P\+I1\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_aafa5d25125d215439781a956dd61baeb}{SPI\_PDD\_SetSlaveSelectPinFunction}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_p_i___p_d_d_8h_ad2eb74857719236fb689bc14c047847d}{SPI\_PDD\_SS\_AS\_GPIO});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_acb59f6da7f3ea5460b33279052c5960d}\label{_s_p_i___p_d_d_8h_acb59f6da7f3ea5460b33279052c5960d}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Transfer\+Counter@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Transfer\+Counter}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Transfer\+Counter@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Transfer\+Counter}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Transfer\+Counter}{SPI\_PDD\_SetTransferCounter}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Transfer\+Counter(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_TCR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(SPI\_TCR\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)SPI\_TCR\_SPI\_TCNT\_MASK))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(Value) << SPI\_TCR\_SPI\_TCNT\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Sets transfer counter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new value. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+T\+CR, S\+P\+I1\+\_\+\+T\+CR, S\+P\+I2\+\_\+\+T\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_acb59f6da7f3ea5460b33279052c5960d}{SPI\_PDD\_SetTransferCounter}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_ada898d0c5454731294eb8995251d6bbd}\label{_s_p_i___p_d_d_8h_ada898d0c5454731294eb8995251d6bbd}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Fifo\+Empty\+Watermark@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Fifo\+Empty\+Watermark}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Fifo\+Empty\+Watermark@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Fifo\+Empty\+Watermark}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Fifo\+Empty\+Watermark}{SPI\_PDD\_SetTxFifoEmptyWatermark}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Fifo\+Empty\+Watermark(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C3\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(SPI\_C3\_REG(PeripheralBase) & (uint8\_t)(~(uint8\_t)SPI\_C3\_TNEAREF\_MARK\_MASK))) | ( \(\backslash\)
      (uint8\_t)(Value))) \(\backslash\)
  )
\end{DoxyCode}


Sets the value of transmit F\+I\+FO nearly empty watermark. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Transmit F\+I\+FO nearly empty watermark value. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Transmit F\+I\+F\+O
       nearly empty watermark constants (for Set\+Tx\+Fifo\+Empty\+Watermark macro).\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I1\+\_\+\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_ada898d0c5454731294eb8995251d6bbd}{SPI\_PDD\_SetTxFifoEmptyWatermark}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_p_i___p_d_d_8h_a6c66713970660523d2b2a24038c6cf4a}{SPI\_PDD\_16\_BITS\_OR\_LESS});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a9b5bfaada5303d67b5be3dfbefbf707f}\label{_s_p_i___p_d_d_8h_a9b5bfaada5303d67b5be3dfbefbf707f}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Word\+Length@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Word\+Length}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Word\+Length@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Word\+Length}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Word\+Length}{SPI\_PDD\_SetWordLength}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Word\+Length(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index,  }\item[{}]{Size }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SPI\_CTAR\_REG(PeripheralBase,(Index)) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(( \(\backslash\)
         SPI\_CTAR\_REG(PeripheralBase,(Index))) & ( \(\backslash\)
         (uint32\_t)(~(uint32\_t)SPI\_CTAR\_FMSZ\_MASK)))) | ( \(\backslash\)
        (uint32\_t)(Size))) \(\backslash\)
    )
\end{DoxyCode}


Sets the number of bits transfered per frame. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Attribute index. This parameter is of index type. \\
\hline
{\em Size} & S\+PI frame size value. The user should use one from the enumerated values. This parameter is of \char`\"{}\+S\+P\+I transaction data size constants.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+T\+AR\mbox{[}Index\mbox{]}, S\+P\+I0\+\_\+\+C2, S\+P\+I1\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a9b5bfaada5303d67b5be3dfbefbf707f}{SPI\_PDD\_SetWordLength}(<peripheral>\_BASE\_PTR, periphID, 
      \hyperlink{_s_p_i___p_d_d_8h_ac960df5ef15e91c4741ad8579c27852b}{SPI\_PDD\_4\_BITS});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a418154492989c7689e228d6e9c7bdc3e}\label{_s_p_i___p_d_d_8h_a418154492989c7689e228d6e9c7bdc3e}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE}{SPI\_PDD\_SLAVE\_MODE}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE~0U}

Slave mode. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_afbe77c62613cca67d2a0630f0be14534}\label{_s_p_i___p_d_d_8h_afbe77c62613cca67d2a0630f0be14534}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+M\+O\+DE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+M\+O\+DE}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+M\+O\+DE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+M\+O\+DE}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+M\+O\+DE}{SPI\_PDD\_SPI\_MODE}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+M\+O\+DE~0U}

S\+PI mode. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a187cfd9616665c31691c9a394b7b7630}\label{_s_p_i___p_d_d_8h_a187cfd9616665c31691c9a394b7b7630}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+0\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+0\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+0\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+0\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+0\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE}{SPI\_PDD\_SPI\_PDD\_0\_SYSTEM\_CLK\_BETWEEN\_SCK\_AND\_SIN\_SAMPLE}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+0\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE~0U}

0 system clock between S\+CK edge and S\+IN sample. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_af75df99431923f5ec4f65d2167abdf71}\label{_s_p_i___p_d_d_8h_af75df99431923f5ec4f65d2167abdf71}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+1\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+1\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+1\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+1\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+1\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE}{SPI\_PDD\_SPI\_PDD\_1\_SYSTEM\_CLK\_BETWEEN\_SCK\_AND\_SIN\_SAMPLE}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+1\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE~0x100U}

1 system clock between S\+CK edge and S\+IN sample. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a97e7860dcaade10a4e242d8df1d11c6d}\label{_s_p_i___p_d_d_8h_a97e7860dcaade10a4e242d8df1d11c6d}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+2\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+2\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+2\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+2\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+2\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE}{SPI\_PDD\_SPI\_PDD\_2\_SYSTEM\_CLK\_BETWEEN\_SCK\_AND\_SIN\_SAMPLE}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+P\+I\+\_\+\+P\+D\+D\+\_\+2\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+K\+\_\+\+B\+E\+T\+W\+E\+E\+N\+\_\+\+S\+C\+K\+\_\+\+A\+N\+D\+\_\+\+S\+I\+N\+\_\+\+S\+A\+M\+P\+LE~0x200U}

2 system clocks between S\+CK edge and S\+IN sample. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ad2eb74857719236fb689bc14c047847d}\label{_s_p_i___p_d_d_8h_ad2eb74857719236fb689bc14c047847d}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+A\+S\+\_\+\+G\+P\+IO@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+A\+S\+\_\+\+G\+P\+IO}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+A\+S\+\_\+\+G\+P\+IO@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+A\+S\+\_\+\+G\+P\+IO}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+A\+S\+\_\+\+G\+P\+IO}{SPI\_PDD\_SS\_AS\_GPIO}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+A\+S\+\_\+\+G\+P\+IO~0U}

Slave select pin configured as G\+P\+IO. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_aa8802a97724cb181d6e3c5a01b212c93}\label{_s_p_i___p_d_d_8h_aa8802a97724cb181d6e3c5a01b212c93}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+\_\+\+O\+U\+T\+P\+UT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+\_\+\+O\+U\+T\+P\+UT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+\_\+\+O\+U\+T\+P\+UT}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+\_\+\+O\+U\+T\+P\+UT}{SPI\_PDD\_SS\_AUTOMATIC\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+\_\+\+O\+U\+T\+P\+UT~0x2U}

Slave select pin configured for automatic S\+PI output. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a5c3d3248deb653b942cdb143008105ce}\label{_s_p_i___p_d_d_8h_a5c3d3248deb653b942cdb143008105ce}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+F\+O\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+D\+E\+T\+E\+CT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+F\+O\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+D\+E\+T\+E\+CT}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+F\+O\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+D\+E\+T\+E\+CT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+F\+O\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+D\+E\+T\+E\+CT}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+F\+O\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+D\+E\+T\+E\+CT}{SPI\_PDD\_SS\_FOR\_FAULT\_DETECT}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+S\+S\+\_\+\+F\+O\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+D\+E\+T\+E\+CT~0x1U}

Slave select pin configured for fault detection. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_ac6b2e3c73a3c78b9c53cc5f2f18d2d47}\label{_s_p_i___p_d_d_8h_ac6b2e3c73a3c78b9c53cc5f2f18d2d47}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+I\+NT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+I\+NT}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+I\+NT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+I\+NT}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+I\+NT}{SPI\_PDD\_TRANSFER\_COMPLETE\_INT}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+I\+NT~S\+P\+I\+\_\+\+S\+R\+\_\+\+T\+C\+F\+\_\+\+M\+A\+SK}

Transfer complete interrupt mask. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a063703a644b2478d32da258477ca0bd0}\label{_s_p_i___p_d_d_8h_a063703a644b2478d32da258477ca0bd0}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+TY@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+TY}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+TY@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+TY}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+TY}{SPI\_PDD\_TRANSMIT\_FIFO\_EMPTY}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+TY~S\+P\+I\+\_\+\+C3\+\_\+\+T\+N\+E\+A\+R\+I\+E\+N\+\_\+\+M\+A\+SK}

Transmit F\+I\+FO nearly empty mask. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a9427156d284f7e286e66e27e5cbc5ced}\label{_s_p_i___p_d_d_8h_a9427156d284f7e286e66e27e5cbc5ced}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+I\+FO@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+I\+FO}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+I\+FO@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+I\+FO}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+I\+FO}{SPI\_PDD\_TRANSMIT\_RECEIVE\_FIFO}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+I\+FO~0x6U}

Receive F\+I\+FO nearly full \textquotesingle{}or\textquotesingle{} transmit F\+I\+FO nearly empty masks. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a2e786dd8e6f92e631cc3db8a6411610f}\label{_s_p_i___p_d_d_8h_a2e786dd8e6f92e631cc3db8a6411610f}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+E\+M\+P\+TY@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+E\+M\+P\+TY}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+E\+M\+P\+TY@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+E\+M\+P\+TY}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+E\+M\+P\+TY}{SPI\_PDD\_TX\_BUFFER\_EMPTY}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+E\+M\+P\+TY~\hyperlink{group___s_p_i___register___masks_ga9a819839ef92c4a16fcbe0403dada66a}{S\+P\+I\+\_\+\+C1\+\_\+\+S\+P\+T\+I\+E\+\_\+\+M\+A\+SK}}

Transmitter buffer empty mask. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_aaaded75bc7609b082cba235bf881db21}\label{_s_p_i___p_d_d_8h_aaaded75bc7609b082cba235bf881db21}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+E\+M\+P\+T\+YG@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+E\+M\+P\+T\+YG}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+E\+M\+P\+T\+YG@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+E\+M\+P\+T\+YG}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+E\+M\+P\+T\+YG}{SPI\_PDD\_TX\_BUFFER\_EMPTYG}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+E\+M\+P\+T\+YG~\hyperlink{group___s_p_i___register___masks_ga3f05ea8ee4b9eda3b55af33b0bbfe829}{S\+P\+I\+\_\+\+S\+\_\+\+S\+P\+T\+E\+F\+\_\+\+M\+A\+SK}}

Transmit buffer or F\+I\+FO empty flag. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a7e29a22d32d5ee512f1ae1e72f2d076e}\label{_s_p_i___p_d_d_8h_a7e29a22d32d5ee512f1ae1e72f2d076e}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+LL@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+LL}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+LL@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+LL}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+LL}{SPI\_PDD\_TX\_BUFFER\_FULL}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+F\+U\+LL~S\+P\+I\+\_\+\+S\+\_\+\+T\+X\+F\+U\+L\+L\+F\+\_\+\+M\+A\+SK}

Transmit F\+I\+FO full flag. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a788174da46b6bc0e6b74b00794c5a2ff}\label{_s_p_i___p_d_d_8h_a788174da46b6bc0e6b74b00794c5a2ff}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}{SPI\_PDD\_TX\_FIFO\_EMPTY\_FLAG}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG~S\+P\+I\+\_\+\+C\+I\+\_\+\+S\+P\+T\+E\+F\+C\+I\+\_\+\+M\+A\+SK}

Transmit F\+I\+FO empty flag mask. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a68702f6a193bb5ae012978c3a1b06354}\label{_s_p_i___p_d_d_8h_a68702f6a193bb5ae012978c3a1b06354}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+R\+R\+OR@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+R\+R\+OR}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+R\+R\+OR@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+R\+R\+OR}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+R\+R\+OR}{SPI\_PDD\_TX\_FIFO\_ERROR}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+R\+R\+OR~S\+P\+I\+\_\+\+C\+I\+\_\+\+T\+X\+F\+E\+R\+R\+\_\+\+M\+A\+SK}

Transmit F\+I\+FO error flag. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a66ee435c99463279b8c5d1df2a2f4000}\label{_s_p_i___p_d_d_8h_a66ee435c99463279b8c5d1df2a2f4000}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+L\+L\+\_\+\+D\+MA@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+L\+L\+\_\+\+D\+MA}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+L\+L\+\_\+\+D\+MA@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+L\+L\+\_\+\+D\+MA}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+L\+L\+\_\+\+D\+MA}{SPI\_PDD\_TX\_FIFO\_FILL\_DMA}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+L\+L\+\_\+\+D\+MA~S\+P\+I\+\_\+\+R\+S\+E\+R\+\_\+\+T\+F\+F\+F\+\_\+\+D\+I\+R\+S\+\_\+\+M\+A\+SK}

Transmit F\+I\+FO fill D\+MA or interrupt request select. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_aa38f0daeaa796fa9a6e8c56fe7de90c6}\label{_s_p_i___p_d_d_8h_aa38f0daeaa796fa9a6e8c56fe7de90c6}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+L\+L\+\_\+\+I\+N\+T\+\_\+\+D\+MA@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+L\+L\+\_\+\+I\+N\+T\+\_\+\+D\+MA}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+L\+L\+\_\+\+I\+N\+T\+\_\+\+D\+MA@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+L\+L\+\_\+\+I\+N\+T\+\_\+\+D\+MA}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+L\+L\+\_\+\+I\+N\+T\+\_\+\+D\+MA}{SPI\_PDD\_TX\_FIFO\_FILL\_INT\_DMA}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+I\+L\+L\+\_\+\+I\+N\+T\+\_\+\+D\+MA~S\+P\+I\+\_\+\+S\+R\+\_\+\+T\+F\+F\+F\+\_\+\+M\+A\+SK}

Transmit F\+I\+FO fill interrupt mask. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_af4858e124053b0c5819e7e1b0a5ccafe}\label{_s_p_i___p_d_d_8h_af4858e124053b0c5819e7e1b0a5ccafe}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+E\+M\+P\+TY@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+E\+M\+P\+TY}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+E\+M\+P\+TY@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+E\+M\+P\+TY}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+E\+M\+P\+TY}{SPI\_PDD\_TX\_FIFO\_NEARLY\_EMPTY}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+E\+M\+P\+TY~S\+P\+I\+\_\+\+S\+\_\+\+T\+N\+E\+A\+R\+E\+F\+\_\+\+M\+A\+SK}

Transmit F\+I\+FO nearly empty flag. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a2620f342c66aec89f5222557cb43ec28}\label{_s_p_i___p_d_d_8h_a2620f342c66aec89f5222557cb43ec28}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}{SPI\_PDD\_TX\_FIFO\_NEARLY\_EMPTY\_FLAG}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+E\+A\+R\+L\+Y\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG~S\+P\+I\+\_\+\+C\+I\+\_\+\+T\+N\+E\+A\+R\+E\+F\+C\+I\+\_\+\+M\+A\+SK}

Transmit F\+I\+FO nearly empty flag mask. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_aaf71b530c392cc308c4882d1ec53194c}\label{_s_p_i___p_d_d_8h_aaf71b530c392cc308c4882d1ec53194c}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+OW@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+OW}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+OW@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+OW}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+OW}{SPI\_PDD\_TX\_FIFO\_OVERFLOW}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+OW~S\+P\+I\+\_\+\+C\+I\+\_\+\+T\+X\+F\+O\+F\+\_\+\+M\+A\+SK}

Transmit F\+I\+FO overflow flag. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a1813d522b30c669c6ee02cbe65549adc}\label{_s_p_i___p_d_d_8h_a1813d522b30c669c6ee02cbe65549adc}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}{SPI\_PDD\_TX\_FIFO\_UNDERFLOW\_INT}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT~S\+P\+I\+\_\+\+S\+R\+\_\+\+T\+F\+U\+F\+\_\+\+M\+A\+SK}

Transmit F\+I\+FO underflow interrupt mask. \mbox{\Hypertarget{_s_p_i___p_d_d_8h_a8d28c43006e49cf47f97aa6a3c52420c}\label{_s_p_i___p_d_d_8h_a8d28c43006e49cf47f97aa6a3c52420c}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Reg}{SPI\_PDD\_WriteBaudRateReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_BR\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the baud rate register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value stored to the baud rate register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+BR, S\+P\+I1\+\_\+\+BR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a8d28c43006e49cf47f97aa6a3c52420c}{SPI\_PDD\_WriteBaudRateReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a359fbc90071f736d6759e4f1181b2bca}\label{_s_p_i___p_d_d_8h_a359fbc90071f736d6759e4f1181b2bca}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Interrupt\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Interrupt\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Interrupt\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Interrupt\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Interrupt\+Reg}{SPI\_PDD\_WriteClearInterruptReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Interrupt\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_CI\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into clear interrupt register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the clear interrupt register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I1\+\_\+\+CI. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a359fbc90071f736d6759e4f1181b2bca}{SPI\_PDD\_WriteClearInterruptReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a26e1c913890f44be4987f34aa8db3e56}\label{_s_p_i___p_d_d_8h_a26e1c913890f44be4987f34aa8db3e56}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg}{SPI\_PDD\_WriteControl1Reg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into control 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the control 1 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+C1, S\+P\+I1\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a26e1c913890f44be4987f34aa8db3e56}{SPI\_PDD\_WriteControl1Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a3568d13bcb0e108bacd5b4a081129b51}\label{_s_p_i___p_d_d_8h_a3568d13bcb0e108bacd5b4a081129b51}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}{SPI\_PDD\_WriteControl2Reg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into control 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the control 2 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+C2, S\+P\+I1\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a3568d13bcb0e108bacd5b4a081129b51}{SPI\_PDD\_WriteControl2Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a6a9e8ea322073fc4f4db2a7b7c93b007}\label{_s_p_i___p_d_d_8h_a6a9e8ea322073fc4f4db2a7b7c93b007}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg}{SPI\_PDD\_WriteControl3Reg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_C3\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into control 3 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the control 3 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I1\+\_\+\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a6a9e8ea322073fc4f4db2a7b7c93b007}{SPI\_PDD\_WriteControl3Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_ad8965cab69e9496c1bbbb9d618f0c8b9}\label{_s_p_i___p_d_d_8h_ad8965cab69e9496c1bbbb9d618f0c8b9}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data16\+Bit@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data16\+Bit}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data16\+Bit@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data16\+Bit}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data16\+Bit}{SPI\_PDD\_WriteData16Bit}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data16\+Bit(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Data }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (SPI\_DL\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Data)), \(\backslash\)
    (SPI\_DH\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)((uint16\_t)(Data) >> 8U)) \(\backslash\)
  )
\end{DoxyCode}


Writes 16 bit data value to the data registers. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Data} & 16 bit data value. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+DL, S\+P\+I0\+\_\+\+DH, S\+P\+I1\+\_\+\+DL, S\+P\+I1\+\_\+\+DH (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_ad8965cab69e9496c1bbbb9d618f0c8b9}{SPI\_PDD\_WriteData16Bit}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_aef27aba8d7621272e66575f34987056a}\label{_s_p_i___p_d_d_8h_aef27aba8d7621272e66575f34987056a}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data16\+Bits@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data16\+Bits}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data16\+Bits@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data16\+Bits}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data16\+Bits}{SPI\_PDD\_WriteData16Bits}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data16\+Bits(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Data }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    *((uint16\_t *)&SPI\_PUSHR\_REG(PeripheralBase)) = (uint16\_t)Data \(\backslash\)
  )
\end{DoxyCode}


Writes 16 bits data value to the data registers (intended for master mode). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Data} & 16 bits data value. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+P\+U\+S\+HR, S\+P\+I1\+\_\+\+P\+U\+S\+HR, S\+P\+I2\+\_\+\+P\+U\+S\+HR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_aef27aba8d7621272e66575f34987056a}{SPI\_PDD\_WriteData16Bits}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_aa5a8258bb59b5ec61c16c8463f7efb13}\label{_s_p_i___p_d_d_8h_aa5a8258bb59b5ec61c16c8463f7efb13}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data8\+Bit@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data8\+Bit}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data8\+Bit@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data8\+Bit}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data8\+Bit}{SPI\_PDD\_WriteData8Bit}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data8\+Bit(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Data }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SPI\_D\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(Data) \(\backslash\)
    )
\end{DoxyCode}


Writes 8 bit data value to the data register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Data} & 8 bit data value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+D, S\+P\+I1\+\_\+D, S\+P\+I0\+\_\+\+DL, S\+P\+I1\+\_\+\+DL (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_aa5a8258bb59b5ec61c16c8463f7efb13}{SPI\_PDD\_WriteData8Bit}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a6092ce244130068d0109d94b7fc3498e}\label{_s_p_i___p_d_d_8h_a6092ce244130068d0109d94b7fc3498e}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data8\+Bits@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data8\+Bits}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data8\+Bits@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data8\+Bits}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data8\+Bits}{SPI\_PDD\_WriteData8Bits}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data8\+Bits(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Data }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    *((uint16\_t *)&SPI\_PUSHR\_REG(PeripheralBase)) = (uint16\_t)Data \(\backslash\)
  )
\end{DoxyCode}


Writes 8 bits data value to the data registers (intended for master mode). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Data} & 8 bits data value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+P\+U\+S\+HR, S\+P\+I1\+\_\+\+P\+U\+S\+HR, S\+P\+I2\+\_\+\+P\+U\+S\+HR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a6092ce244130068d0109d94b7fc3498e}{SPI\_PDD\_WriteData8Bits}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_aefc49e462d02af1db790ccf7eb3aabab}\label{_s_p_i___p_d_d_8h_aefc49e462d02af1db790ccf7eb3aabab}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+High\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+High\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+High\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+High\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+High\+Reg}{SPI\_PDD\_WriteDataHighReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_DH\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into data high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the data high register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+DH, S\+P\+I1\+\_\+\+DH (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_aefc49e462d02af1db790ccf7eb3aabab}{SPI\_PDD\_WriteDataHighReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a81a42cf4671b1327fb2b5d66dca90e42}\label{_s_p_i___p_d_d_8h_a81a42cf4671b1327fb2b5d66dca90e42}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Low\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Low\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Low\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Low\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Low\+Reg}{SPI\_PDD\_WriteDataLowReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SPI\_D\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(Value) \(\backslash\)
    )
\end{DoxyCode}


Writes new value specified by the Value parameter into data low register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the data low register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+D, S\+P\+I1\+\_\+D, S\+P\+I0\+\_\+\+DL, S\+P\+I1\+\_\+\+DL (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a81a42cf4671b1327fb2b5d66dca90e42}{SPI\_PDD\_WriteDataLowReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_ae70e11844bfc342fd7a52141bcf597e9}\label{_s_p_i___p_d_d_8h_ae70e11844bfc342fd7a52141bcf597e9}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Dma\+Interrupt\+Enable\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Dma\+Interrupt\+Enable\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Dma\+Interrupt\+Enable\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Dma\+Interrupt\+Enable\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Dma\+Interrupt\+Enable\+Reg}{SPI\_PDD\_WriteDmaInterruptEnableReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Dma\+Interrupt\+Enable\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_RSER\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the D\+MA interrupt enable register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value stored to the D\+MA interrupt enable register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+R\+S\+ER, S\+P\+I1\+\_\+\+R\+S\+ER, S\+P\+I2\+\_\+\+R\+S\+ER (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_ae70e11844bfc342fd7a52141bcf597e9}{SPI\_PDD\_WriteDmaInterruptEnableReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a6044a03ac0d87840eb4210952700ded9}\label{_s_p_i___p_d_d_8h_a6044a03ac0d87840eb4210952700ded9}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Master\+Clock\+Transfer\+Attribute\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Master\+Clock\+Transfer\+Attribute\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Master\+Clock\+Transfer\+Attribute\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Master\+Clock\+Transfer\+Attribute\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Master\+Clock\+Transfer\+Attribute\+Reg}{SPI\_PDD\_WriteMasterClockTransferAttributeReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Master\+Clock\+Transfer\+Attribute\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_CTAR\_REG(PeripheralBase,(Index)) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value intended for master mode to the Clock transfer attribute register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Attribute index. This parameter is of index type. \\
\hline
{\em Value} & Value stored to the master clock transfer attribute register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+T\+AR\mbox{[}Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a6044a03ac0d87840eb4210952700ded9}{SPI\_PDD\_WriteMasterClockTransferAttributeReg}(<peripheral>
      \_BASE\_PTR,
periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a1333c3f00aae35be387b64aff125fb29}\label{_s_p_i___p_d_d_8h_a1333c3f00aae35be387b64aff125fb29}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Master\+Push\+Tx\+F\+I\+F\+O\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Master\+Push\+Tx\+F\+I\+F\+O\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Master\+Push\+Tx\+F\+I\+F\+O\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Master\+Push\+Tx\+F\+I\+F\+O\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Master\+Push\+Tx\+F\+I\+F\+O\+Reg}{SPI\_PDD\_WriteMasterPushTxFIFOReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Master\+Push\+Tx\+F\+I\+F\+O\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_PUSHR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value intended for master mode to the Push TX F\+I\+FO register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value stored to the master push Tx F\+I\+FO register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+P\+U\+S\+HR, S\+P\+I1\+\_\+\+P\+U\+S\+HR, S\+P\+I2\+\_\+\+P\+U\+S\+HR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a1333c3f00aae35be387b64aff125fb29}{SPI\_PDD\_WriteMasterPushTxFIFOReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_acd490c5603d7c5c4eb1cdcf0543fda29}\label{_s_p_i___p_d_d_8h_acd490c5603d7c5c4eb1cdcf0543fda29}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+High\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+High\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+High\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+High\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+High\+Reg}{SPI\_PDD\_WriteMatchHighReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_MH\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into match high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the match high register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+MH, S\+P\+I1\+\_\+\+MH (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_acd490c5603d7c5c4eb1cdcf0543fda29}{SPI\_PDD\_WriteMatchHighReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a9801a3344c573879eef1825ee9ce0aab}\label{_s_p_i___p_d_d_8h_a9801a3344c573879eef1825ee9ce0aab}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Low\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Low\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Low\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Low\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Low\+Reg}{SPI\_PDD\_WriteMatchLowReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SPI\_M\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(Value) \(\backslash\)
    )
\end{DoxyCode}


Writes new value specified by the Value parameter into match low register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the match low register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+M, S\+P\+I1\+\_\+M, S\+P\+I0\+\_\+\+ML, S\+P\+I1\+\_\+\+ML (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a9801a3344c573879eef1825ee9ce0aab}{SPI\_PDD\_WriteMatchLowReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a2363301198387f3f69ae4f4214f8a7fc}\label{_s_p_i___p_d_d_8h_a2363301198387f3f69ae4f4214f8a7fc}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Module\+Configuration\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Module\+Configuration\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Module\+Configuration\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Module\+Configuration\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Module\+Configuration\+Reg}{SPI\_PDD\_WriteModuleConfigurationReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Module\+Configuration\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_MCR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Module configuration register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value stored to the module configuration register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+M\+CR, S\+P\+I1\+\_\+\+M\+CR, S\+P\+I2\+\_\+\+M\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a2363301198387f3f69ae4f4214f8a7fc}{SPI\_PDD\_WriteModuleConfigurationReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_add7f36f972866b039862887f7d125125}\label{_s_p_i___p_d_d_8h_add7f36f972866b039862887f7d125125}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Clock\+Transfer\+Attribute\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Clock\+Transfer\+Attribute\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Clock\+Transfer\+Attribute\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Clock\+Transfer\+Attribute\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Clock\+Transfer\+Attribute\+Reg}{SPI\_PDD\_WriteSlaveClockTransferAttributeReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Clock\+Transfer\+Attribute\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_CTAR\_SLAVE\_REG(PeripheralBase,(Index)) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value intended for slave mode to the Clock transfer attribute register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Attribute index. This parameter is of index type. \\
\hline
{\em Value} & Value stored to the slave clock transfer attribute register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+T\+A\+R\+\_\+\+S\+L\+A\+VE\mbox{[}Index\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_add7f36f972866b039862887f7d125125}{SPI\_PDD\_WriteSlaveClockTransferAttributeReg}(<peripheral>
      \_BASE\_PTR,
periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a80683e911eb8d390f7ed06e7a7bfbb27}\label{_s_p_i___p_d_d_8h_a80683e911eb8d390f7ed06e7a7bfbb27}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Data16\+Bits@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Data16\+Bits}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Data16\+Bits@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Data16\+Bits}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Data16\+Bits}{SPI\_PDD\_WriteSlaveData16Bits}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Data16\+Bits(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Data }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_PUSHR\_SLAVE\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Data) \(\backslash\)
  )
\end{DoxyCode}


Writes 16 bits data value intended for slave mode to the data registers. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Data} & 16 bits data value. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE, S\+P\+I1\+\_\+\+P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE, S\+P\+I2\+\_\+\+P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a80683e911eb8d390f7ed06e7a7bfbb27}{SPI\_PDD\_WriteSlaveData16Bits}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a60080ccc0436a23bb7a157fa67931555}\label{_s_p_i___p_d_d_8h_a60080ccc0436a23bb7a157fa67931555}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Data8\+Bits@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Data8\+Bits}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Data8\+Bits@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Data8\+Bits}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Data8\+Bits}{SPI\_PDD\_WriteSlaveData8Bits}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Data8\+Bits(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Data }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_PUSHR\_SLAVE\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Data) \(\backslash\)
  )
\end{DoxyCode}


Writes 8 bits data value intended for slave mode to the data registers. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Data} & 8 bits data value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE, S\+P\+I1\+\_\+\+P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE, S\+P\+I2\+\_\+\+P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a60080ccc0436a23bb7a157fa67931555}{SPI\_PDD\_WriteSlaveData8Bits}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_aec57031af08374d9d6143af87f8ffa3f}\label{_s_p_i___p_d_d_8h_aec57031af08374d9d6143af87f8ffa3f}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Push\+Tx\+F\+I\+F\+O\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Push\+Tx\+F\+I\+F\+O\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Push\+Tx\+F\+I\+F\+O\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Push\+Tx\+F\+I\+F\+O\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Push\+Tx\+F\+I\+F\+O\+Reg}{SPI\_PDD\_WriteSlavePushTxFIFOReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Slave\+Push\+Tx\+F\+I\+F\+O\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_PUSHR\_SLAVE\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value intended for slave mode to the Push TX F\+I\+FO register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value stored to the slave push Tx F\+I\+FO register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE, S\+P\+I1\+\_\+\+P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE, S\+P\+I2\+\_\+\+P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_aec57031af08374d9d6143af87f8ffa3f}{SPI\_PDD\_WriteSlavePushTxFIFOReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a7e2dca3736bfbe603032c27c387bec1e}\label{_s_p_i___p_d_d_8h_a7e2dca3736bfbe603032c27c387bec1e}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg}{SPI\_PDD\_WriteStatusReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_SR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value stored to the status register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+SR, S\+P\+I1\+\_\+\+SR, S\+P\+I2\+\_\+\+SR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a7e2dca3736bfbe603032c27c387bec1e}{SPI\_PDD\_WriteStatusReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_p_i___p_d_d_8h_a8d76de28560e1865f31f07d32074fbc8}\label{_s_p_i___p_d_d_8h_a8d76de28560e1865f31f07d32074fbc8}} 
\index{S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}!S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Transfer\+Count\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Transfer\+Count\+Reg}}
\index{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Transfer\+Count\+Reg@{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Transfer\+Count\+Reg}!S\+P\+I\+\_\+\+P\+D\+D.\+h@{S\+P\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Transfer\+Count\+Reg}{SPI\_PDD\_WriteTransferCountReg}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Transfer\+Count\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SPI\_TCR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the Transfer count register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value stored to the transfer count register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+P\+I0\+\_\+\+T\+CR, S\+P\+I1\+\_\+\+T\+CR, S\+P\+I2\+\_\+\+T\+CR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_p_i___p_d_d_8h_a8d76de28560e1865f31f07d32074fbc8}{SPI\_PDD\_WriteTransferCountReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
