Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 12 23:18:49 2020
| Host         : DESKTOP-6R0H53K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vgaSystem_timing_summary_routed.rpt -pb vgaSystem_timing_summary_routed.pb -rpx vgaSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : vgaSystem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.901        0.000                      0                  487        0.169        0.000                      0                  487        4.500        0.000                       0                   264  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.901        0.000                      0                  487        0.169        0.000                      0                  487        4.500        0.000                       0                   264  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 uart_fifo/rx_fifo/read_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            center_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 2.424ns (39.915%)  route 3.649ns (60.085%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.618     5.139    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  uart_fifo/rx_fifo/read_ptr_reg[1]/Q
                         net (fo=20, routed)          1.130     6.725    uart_fifo/rx_fifo/read_ptr[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.124     6.849 r  uart_fifo/rx_fifo/tx_byte[0]_i_3/O
                         net (fo=1, routed)           0.000     6.849    uart_fifo/rx_fifo/tx_byte[0]_i_3_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I0_O)      0.212     7.061 r  uart_fifo/rx_fifo/tx_byte_reg[0]_i_2/O
                         net (fo=7, routed)           1.133     8.194    uart_fifo/rx_fifo/tx_byte_reg[0]_i_2_n_0
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.327     8.521 r  uart_fifo/rx_fifo/transmit_i_4/O
                         net (fo=3, routed)           0.457     8.978    uart_fifo/rx_fifo/transmit_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.332     9.310 r  uart_fifo/rx_fifo/center_y[4]_i_6/O
                         net (fo=1, routed)           0.929    10.239    uart_fifo/rx_fifo/center_y[4]_i_6_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.876 r  uart_fifo/rx_fifo/center_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    uart_fifo/rx_fifo/center_y_reg[4]_i_1_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.993 r  uart_fifo/rx_fifo/center_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    uart_fifo/rx_fifo/center_y_reg[8]_i_1_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.212 r  uart_fifo/rx_fifo/center_y_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.212    center_y__0[9]
    SLICE_X14Y21         FDRE                                         r  center_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  center_y_reg[9]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X14Y21         FDRE (Setup_fdre_C_D)        0.109    15.113    center_y_reg[9]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 uart_fifo/rx_fifo/read_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            center_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 2.411ns (39.786%)  route 3.649ns (60.214%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.618     5.139    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  uart_fifo/rx_fifo/read_ptr_reg[1]/Q
                         net (fo=20, routed)          1.130     6.725    uart_fifo/rx_fifo/read_ptr[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.124     6.849 r  uart_fifo/rx_fifo/tx_byte[0]_i_3/O
                         net (fo=1, routed)           0.000     6.849    uart_fifo/rx_fifo/tx_byte[0]_i_3_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I0_O)      0.212     7.061 r  uart_fifo/rx_fifo/tx_byte_reg[0]_i_2/O
                         net (fo=7, routed)           1.133     8.194    uart_fifo/rx_fifo/tx_byte_reg[0]_i_2_n_0
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.327     8.521 r  uart_fifo/rx_fifo/transmit_i_4/O
                         net (fo=3, routed)           0.457     8.978    uart_fifo/rx_fifo/transmit_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.332     9.310 r  uart_fifo/rx_fifo/center_y[4]_i_6/O
                         net (fo=1, routed)           0.929    10.239    uart_fifo/rx_fifo/center_y[4]_i_6_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.876 r  uart_fifo/rx_fifo/center_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    uart_fifo/rx_fifo/center_y_reg[4]_i_1_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.199 r  uart_fifo/rx_fifo/center_y_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.199    center_y__0[6]
    SLICE_X14Y20         FDRE                                         r  center_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  center_y_reg[6]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X14Y20         FDRE (Setup_fdre_C_D)        0.109    15.114    center_y_reg[6]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 uart_fifo/rx_fifo/read_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            center_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 2.403ns (39.706%)  route 3.649ns (60.294%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.618     5.139    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  uart_fifo/rx_fifo/read_ptr_reg[1]/Q
                         net (fo=20, routed)          1.130     6.725    uart_fifo/rx_fifo/read_ptr[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.124     6.849 r  uart_fifo/rx_fifo/tx_byte[0]_i_3/O
                         net (fo=1, routed)           0.000     6.849    uart_fifo/rx_fifo/tx_byte[0]_i_3_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I0_O)      0.212     7.061 r  uart_fifo/rx_fifo/tx_byte_reg[0]_i_2/O
                         net (fo=7, routed)           1.133     8.194    uart_fifo/rx_fifo/tx_byte_reg[0]_i_2_n_0
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.327     8.521 r  uart_fifo/rx_fifo/transmit_i_4/O
                         net (fo=3, routed)           0.457     8.978    uart_fifo/rx_fifo/transmit_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.332     9.310 r  uart_fifo/rx_fifo/center_y[4]_i_6/O
                         net (fo=1, routed)           0.929    10.239    uart_fifo/rx_fifo/center_y[4]_i_6_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.876 r  uart_fifo/rx_fifo/center_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    uart_fifo/rx_fifo/center_y_reg[4]_i_1_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.191 r  uart_fifo/rx_fifo/center_y_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.191    center_y__0[8]
    SLICE_X14Y20         FDRE                                         r  center_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  center_y_reg[8]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X14Y20         FDRE (Setup_fdre_C_D)        0.109    15.114    center_y_reg[8]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -11.191    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 uart_fifo/rx_fifo/read_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            center_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 2.327ns (38.939%)  route 3.649ns (61.061%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.618     5.139    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  uart_fifo/rx_fifo/read_ptr_reg[1]/Q
                         net (fo=20, routed)          1.130     6.725    uart_fifo/rx_fifo/read_ptr[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.124     6.849 r  uart_fifo/rx_fifo/tx_byte[0]_i_3/O
                         net (fo=1, routed)           0.000     6.849    uart_fifo/rx_fifo/tx_byte[0]_i_3_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I0_O)      0.212     7.061 r  uart_fifo/rx_fifo/tx_byte_reg[0]_i_2/O
                         net (fo=7, routed)           1.133     8.194    uart_fifo/rx_fifo/tx_byte_reg[0]_i_2_n_0
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.327     8.521 r  uart_fifo/rx_fifo/transmit_i_4/O
                         net (fo=3, routed)           0.457     8.978    uart_fifo/rx_fifo/transmit_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.332     9.310 r  uart_fifo/rx_fifo/center_y[4]_i_6/O
                         net (fo=1, routed)           0.929    10.239    uart_fifo/rx_fifo/center_y[4]_i_6_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.876 r  uart_fifo/rx_fifo/center_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    uart_fifo/rx_fifo/center_y_reg[4]_i_1_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.115 r  uart_fifo/rx_fifo/center_y_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.115    center_y__0[7]
    SLICE_X14Y20         FDRE                                         r  center_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  center_y_reg[7]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X14Y20         FDRE (Setup_fdre_C_D)        0.109    15.114    center_y_reg[7]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 uart_fifo/rx_fifo/read_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            center_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 2.307ns (38.734%)  route 3.649ns (61.266%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.618     5.139    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  uart_fifo/rx_fifo/read_ptr_reg[1]/Q
                         net (fo=20, routed)          1.130     6.725    uart_fifo/rx_fifo/read_ptr[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.124     6.849 r  uart_fifo/rx_fifo/tx_byte[0]_i_3/O
                         net (fo=1, routed)           0.000     6.849    uart_fifo/rx_fifo/tx_byte[0]_i_3_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I0_O)      0.212     7.061 r  uart_fifo/rx_fifo/tx_byte_reg[0]_i_2/O
                         net (fo=7, routed)           1.133     8.194    uart_fifo/rx_fifo/tx_byte_reg[0]_i_2_n_0
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.327     8.521 r  uart_fifo/rx_fifo/transmit_i_4/O
                         net (fo=3, routed)           0.457     8.978    uart_fifo/rx_fifo/transmit_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.332     9.310 r  uart_fifo/rx_fifo/center_y[4]_i_6/O
                         net (fo=1, routed)           0.929    10.239    uart_fifo/rx_fifo/center_y[4]_i_6_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.876 r  uart_fifo/rx_fifo/center_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    uart_fifo/rx_fifo/center_y_reg[4]_i_1_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.095 r  uart_fifo/rx_fifo/center_y_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.095    center_y__0[5]
    SLICE_X14Y20         FDRE                                         r  center_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  center_y_reg[5]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X14Y20         FDRE (Setup_fdre_C_D)        0.109    15.114    center_y_reg[5]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 uart_fifo/rx_fifo/read_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            center_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 2.183ns (37.432%)  route 3.649ns (62.568%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.618     5.139    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  uart_fifo/rx_fifo/read_ptr_reg[1]/Q
                         net (fo=20, routed)          1.130     6.725    uart_fifo/rx_fifo/read_ptr[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.124     6.849 r  uart_fifo/rx_fifo/tx_byte[0]_i_3/O
                         net (fo=1, routed)           0.000     6.849    uart_fifo/rx_fifo/tx_byte[0]_i_3_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I0_O)      0.212     7.061 r  uart_fifo/rx_fifo/tx_byte_reg[0]_i_2/O
                         net (fo=7, routed)           1.133     8.194    uart_fifo/rx_fifo/tx_byte_reg[0]_i_2_n_0
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.327     8.521 r  uart_fifo/rx_fifo/transmit_i_4/O
                         net (fo=3, routed)           0.457     8.978    uart_fifo/rx_fifo/transmit_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.332     9.310 r  uart_fifo/rx_fifo/center_y[4]_i_6/O
                         net (fo=1, routed)           0.929    10.239    uart_fifo/rx_fifo/center_y[4]_i_6_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732    10.971 r  uart_fifo/rx_fifo/center_y_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.971    center_y__0[4]
    SLICE_X14Y19         FDRE                                         r  center_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X14Y19         FDRE                                         r  center_y_reg[4]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X14Y19         FDRE (Setup_fdre_C_D)        0.109    15.114    center_y_reg[4]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 uart_fifo/rx_fifo/read_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            center_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 2.119ns (36.737%)  route 3.649ns (63.263%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.618     5.139    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  uart_fifo/rx_fifo/read_ptr_reg[1]/Q
                         net (fo=20, routed)          1.130     6.725    uart_fifo/rx_fifo/read_ptr[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.124     6.849 r  uart_fifo/rx_fifo/tx_byte[0]_i_3/O
                         net (fo=1, routed)           0.000     6.849    uart_fifo/rx_fifo/tx_byte[0]_i_3_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I0_O)      0.212     7.061 r  uart_fifo/rx_fifo/tx_byte_reg[0]_i_2/O
                         net (fo=7, routed)           1.133     8.194    uart_fifo/rx_fifo/tx_byte_reg[0]_i_2_n_0
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.327     8.521 r  uart_fifo/rx_fifo/transmit_i_4/O
                         net (fo=3, routed)           0.457     8.978    uart_fifo/rx_fifo/transmit_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.332     9.310 r  uart_fifo/rx_fifo/center_y[4]_i_6/O
                         net (fo=1, routed)           0.929    10.239    uart_fifo/rx_fifo/center_y[4]_i_6_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    10.907 r  uart_fifo/rx_fifo/center_y_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.907    center_y__0[3]
    SLICE_X14Y19         FDRE                                         r  center_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X14Y19         FDRE                                         r  center_y_reg[3]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X14Y19         FDRE (Setup_fdre_C_D)        0.109    15.114    center_y_reg[3]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.907    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 1.300ns (24.141%)  route 4.085ns (75.859%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.629     5.150    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X0Y32          FDSE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDSE (Prop_fdse_C_Q)         0.456     5.606 f  uart_fifo/uart_inst/tx_clk_divider_reg[0]/Q
                         net (fo=10, routed)          0.830     6.436    uart_fifo/uart_inst/tx_clk_divider[0]
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.124     6.560 r  uart_fifo/uart_inst/tx_clk_divider[9]_i_2/O
                         net (fo=9, routed)           0.590     7.151    uart_fifo/uart_inst/tx_clk_divider[9]_i_2_n_0
    SLICE_X0Y32          LUT4 (Prop_lut4_I2_O)        0.118     7.269 r  uart_fifo/uart_inst/tx_clk_divider[8]_i_2/O
                         net (fo=3, routed)           0.721     7.989    uart_fifo/uart_inst/tx_clk_divider[8]_i_2_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.326     8.315 r  uart_fifo/uart_inst/tx_countdown[0]_i_1/O
                         net (fo=2, routed)           0.607     8.922    uart_fifo/uart_inst/tx_countdown[0]_i_1_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.124     9.046 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_4/O
                         net (fo=6, routed)           0.862     9.908    uart_fifo/uart_inst/tx_bits_remaining[3]_i_4_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I2_O)        0.152    10.060 r  uart_fifo/uart_inst/tx_state[1]_i_1/O
                         net (fo=1, routed)           0.475    10.535    uart_fifo/uart_inst/tx_state[1]
    SLICE_X2Y31          FDRE                                         r  uart_fifo/uart_inst/tx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.509    14.850    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  uart_fifo/uart_inst/tx_state_reg[1]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y31          FDRE (Setup_fdre_C_D)       -0.240    14.849    uart_fifo/uart_inst/tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  4.314    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 uart_fifo/rx_fifo/read_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            center_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 2.002ns (35.428%)  route 3.649ns (64.572%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.618     5.139    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  uart_fifo/rx_fifo/read_ptr_reg[1]/Q
                         net (fo=20, routed)          1.130     6.725    uart_fifo/rx_fifo/read_ptr[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.124     6.849 r  uart_fifo/rx_fifo/tx_byte[0]_i_3/O
                         net (fo=1, routed)           0.000     6.849    uart_fifo/rx_fifo/tx_byte[0]_i_3_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I0_O)      0.212     7.061 r  uart_fifo/rx_fifo/tx_byte_reg[0]_i_2/O
                         net (fo=7, routed)           1.133     8.194    uart_fifo/rx_fifo/tx_byte_reg[0]_i_2_n_0
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.327     8.521 r  uart_fifo/rx_fifo/transmit_i_4/O
                         net (fo=3, routed)           0.457     8.978    uart_fifo/rx_fifo/transmit_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.332     9.310 r  uart_fifo/rx_fifo/center_y[4]_i_6/O
                         net (fo=1, routed)           0.929    10.239    uart_fifo/rx_fifo/center_y[4]_i_6_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    10.790 r  uart_fifo/rx_fifo/center_y_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.790    center_y__0[2]
    SLICE_X14Y19         FDRE                                         r  center_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X14Y19         FDRE                                         r  center_y_reg[2]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X14Y19         FDRE (Setup_fdre_C_D)        0.109    15.114    center_y_reg[2]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 uart_fifo/rx_fifo/read_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            center_y_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 1.451ns (27.110%)  route 3.901ns (72.890%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.618     5.139    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  uart_fifo/rx_fifo/read_ptr_reg[1]/Q
                         net (fo=20, routed)          1.130     6.725    uart_fifo/rx_fifo/read_ptr[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.124     6.849 f  uart_fifo/rx_fifo/tx_byte[0]_i_3/O
                         net (fo=1, routed)           0.000     6.849    uart_fifo/rx_fifo/tx_byte[0]_i_3_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I0_O)      0.212     7.061 f  uart_fifo/rx_fifo/tx_byte_reg[0]_i_2/O
                         net (fo=7, routed)           1.133     8.194    uart_fifo/rx_fifo/tx_byte_reg[0]_i_2_n_0
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.327     8.521 f  uart_fifo/rx_fifo/transmit_i_4/O
                         net (fo=3, routed)           0.454     8.975    uart_fifo/rx_fifo/transmit_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I3_O)        0.332     9.307 r  uart_fifo/rx_fifo/center_y[9]_i_1/O
                         net (fo=10, routed)          1.185    10.491    center_y
    SLICE_X14Y20         FDRE                                         r  center_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  center_y_reg[5]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X14Y20         FDRE (Setup_fdre_C_CE)      -0.169    14.836    center_y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                  4.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tx_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/tx_fifo/memory_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.676%)  route 0.137ns (49.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  tx_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  tx_byte_reg[6]/Q
                         net (fo=8, routed)           0.137     1.746    uart_fifo/tx_fifo/memory_reg[7][7]_0[6]
    SLICE_X5Y28          FDRE                                         r  uart_fifo/tx_fifo/memory_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.852     1.979    uart_fifo/tx_fifo/clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  uart_fifo/tx_fifo/memory_reg[2][6]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.076     1.577    uart_fifo/tx_fifo/memory_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (59.909%)  route 0.126ns (40.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.556     1.439    vga_sync_unit/CLK
    SLICE_X9Y22          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.126     1.707    vga_sync_unit/x[0]
    SLICE_X8Y22          LUT5 (Prop_lut5_I3_O)        0.048     1.755 r  vga_sync_unit/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.755    vga_sync_unit/h_count_reg[2]_i_1_n_0
    SLICE_X8Y22          FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.823     1.950    vga_sync_unit/CLK
    SLICE_X8Y22          FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.131     1.583    vga_sync_unit/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 tx_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/tx_fifo/memory_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.117%)  route 0.140ns (49.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  tx_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  tx_byte_reg[4]/Q
                         net (fo=8, routed)           0.140     1.749    uart_fifo/tx_fifo/memory_reg[7][7]_0[4]
    SLICE_X4Y28          FDRE                                         r  uart_fifo/tx_fifo/memory_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.852     1.979    uart_fifo/tx_fifo/clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  uart_fifo/tx_fifo/memory_reg[1][4]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.075     1.576    uart_fifo/tx_fifo/memory_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_clk_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/rx_clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.585     1.468    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y21          FDSE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDSE (Prop_fdse_C_Q)         0.141     1.609 r  uart_fifo/uart_inst/rx_clk_divider_reg[4]/Q
                         net (fo=5, routed)           0.126     1.735    uart_fifo/uart_inst/rx_clk_divider[4]
    SLICE_X2Y21          LUT6 (Prop_lut6_I0_O)        0.045     1.780 r  uart_fifo/uart_inst/rx_clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000     1.780    uart_fifo/uart_inst/rx_clk_divider[5]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.854     1.981    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[5]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.121     1.602    uart_fifo/uart_inst/rx_clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.556     1.439    vga_sync_unit/CLK
    SLICE_X9Y22          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.126     1.707    vga_sync_unit/x[0]
    SLICE_X8Y22          LUT4 (Prop_lut4_I2_O)        0.045     1.752 r  vga_sync_unit/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.752    vga_sync_unit/h_count_reg[1]_i_1_n_0
    SLICE_X8Y22          FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.823     1.950    vga_sync_unit/CLK
    SLICE_X8Y22          FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.121     1.573    vga_sync_unit/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.369%)  route 0.075ns (33.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.580     1.463    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.148     1.611 r  uart_fifo/uart_inst/rx_data_reg[7]/Q
                         net (fo=9, routed)           0.075     1.686    uart_fifo/rx_fifo/memory_reg[0][7]_0[7]
    SLICE_X7Y25          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.848     1.975    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[1][7]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.013     1.489    uart_fifo/rx_fifo/memory_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.601%)  route 0.143ns (43.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.586     1.469    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uart_fifo/uart_inst/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.143     1.753    uart_fifo/tx_fifo/Q[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.045     1.798 r  uart_fifo/tx_fifo/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.798    uart_fifo/uart_inst/D[5]
    SLICE_X3Y31          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.857     1.984    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[5]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.092     1.598    uart_fifo/uart_inst/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (67.974%)  route 0.098ns (32.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.588     1.471    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  uart_fifo/uart_inst/tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  uart_fifo/uart_inst/tx_state_reg[0]/Q
                         net (fo=22, routed)          0.098     1.734    uart_fifo/tx_fifo/tx_data_reg[0][0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  uart_fifo/tx_fifo/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.779    uart_fifo/uart_inst/D[4]
    SLICE_X3Y31          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.857     1.984    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[4]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.091     1.575    uart_fifo/uart_inst/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 tx_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/tx_fifo/memory_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.711%)  route 0.143ns (50.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  tx_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  tx_byte_reg[1]/Q
                         net (fo=8, routed)           0.143     1.752    uart_fifo/tx_fifo/memory_reg[7][7]_0[1]
    SLICE_X4Y28          FDRE                                         r  uart_fifo/tx_fifo/memory_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.852     1.979    uart_fifo/tx_fifo/clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  uart_fifo/tx_fifo/memory_reg[1][1]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.047     1.548    uart_fifo/tx_fifo/memory_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/EMPTY_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/read_ptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.340%)  route 0.122ns (39.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.580     1.463    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  uart_fifo/rx_fifo/EMPTY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  uart_fifo/rx_fifo/EMPTY_reg/Q
                         net (fo=9, routed)           0.122     1.726    uart_fifo/rx_fifo/rx_fifo_empty
    SLICE_X5Y24          LUT6 (Prop_lut6_I0_O)        0.045     1.771 r  uart_fifo/rx_fifo/read_ptr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    uart_fifo/rx_fifo/read_ptr[0]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.848     1.975    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[0]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.091     1.567    uart_fifo/rx_fifo/read_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y25   center_x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y24    center_x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y24    center_x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y24    center_x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y24    center_x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y25    center_x_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y25    center_x_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y25    center_x_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y25    center_x_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   center_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    center_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    center_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    center_x_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    center_x_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    center_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    center_x_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    center_x_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    center_x_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y21   center_y_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   center_x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    center_x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    center_x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    center_x_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    center_x_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    center_x_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    center_x_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    center_x_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    center_x_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   center_y_reg[0]/C



