Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:54:55 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : system
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.128ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.471ns  (logic 2.338ns (31.294%)  route 5.133ns (68.706%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 10.655 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X22Y133        net (fo=3, unset)            0.222    10.382    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.425    pipereg14/mem_reg_i_121/O
    SLICE_X23Y132        net (fo=5, unset)            0.209    10.634    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.677    pipereg14/mem_reg_0_i_50/O
    SLICE_X22Y133        net (fo=3, unset)            0.220    10.897    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y133        LUT5 (Prop_lut5_I2_O)        0.043    10.940    pipereg14/mem_reg_0_i_17__0/O
    RAMB36_X1Y30         net (fo=16, unset)           0.652    11.592    data_mem/dmem_replace/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y30         net (fo=341, unset)          1.088    10.655    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.214    10.870    
                         clock uncertainty           -0.035    10.834    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.463    data_mem/dmem_replace/mem_reg_3
  -------------------------------------------------------------------
                         required time                         10.463    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                 -1.128    

Slack (VIOLATED) :        -1.112ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.587ns  (logic 2.338ns (30.816%)  route 5.249ns (69.184%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 10.787 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X22Y133        net (fo=3, unset)            0.222    10.382    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.425    pipereg14/mem_reg_i_121/O
    SLICE_X23Y132        net (fo=5, unset)            0.209    10.634    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.677    pipereg14/mem_reg_0_i_50/O
    SLICE_X22Y133        net (fo=3, unset)            0.220    10.897    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y133        LUT5 (Prop_lut5_I2_O)        0.043    10.940    pipereg14/mem_reg_0_i_17__0/O
    RAMB36_X2Y28         net (fo=16, unset)           0.768    11.708    data_mem/dmem_replace/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X2Y28         net (fo=341, unset)          1.220    10.787    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.214    11.002    
                         clock uncertainty           -0.035    10.966    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.595    data_mem/dmem_replace/mem_reg_1
  -------------------------------------------------------------------
                         required time                         10.595    
                         arrival time                         -11.708    
  -------------------------------------------------------------------
                         slack                                 -1.112    

Slack (VIOLATED) :        -1.057ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_6/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 2.338ns (31.086%)  route 5.183ns (68.914%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 10.776 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X22Y133        net (fo=3, unset)            0.222    10.382    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.425    pipereg14/mem_reg_i_121/O
    SLICE_X23Y132        net (fo=5, unset)            0.209    10.634    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.677    pipereg14/mem_reg_0_i_50/O
    SLICE_X22Y132        net (fo=3, unset)            0.224    10.901    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.944    pipereg14/mem_reg_4_i_3/O
    RAMB36_X2Y25         net (fo=48, unset)           0.698    11.642    data_mem/dmem_replace/I1[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X2Y25         net (fo=341, unset)          1.209    10.776    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.214    10.991    
                         clock uncertainty           -0.035    10.955    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.584    data_mem/dmem_replace/mem_reg_6
  -------------------------------------------------------------------
                         required time                         10.584    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 -1.057    

Slack (VIOLATED) :        -1.013ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_4/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 2.338ns (31.177%)  route 5.161ns (68.822%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 10.798 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X22Y133        net (fo=3, unset)            0.222    10.382    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.425    pipereg14/mem_reg_i_121/O
    SLICE_X23Y132        net (fo=5, unset)            0.209    10.634    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.677    pipereg14/mem_reg_0_i_50/O
    SLICE_X22Y132        net (fo=3, unset)            0.224    10.901    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.944    pipereg14/mem_reg_4_i_3/O
    RAMB36_X0Y27         net (fo=48, unset)           0.676    11.620    data_mem/dmem_replace/I1[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y27         net (fo=341, unset)          1.231    10.798    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.214    11.013    
                         clock uncertainty           -0.035    10.977    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.606    data_mem/dmem_replace/mem_reg_4
  -------------------------------------------------------------------
                         required time                         10.606    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                 -1.013    

Slack (VIOLATED) :        -1.006ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 2.338ns (31.265%)  route 5.140ns (68.735%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 10.784 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X22Y133        net (fo=3, unset)            0.222    10.382    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.425    pipereg14/mem_reg_i_121/O
    SLICE_X23Y132        net (fo=5, unset)            0.209    10.634    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.677    pipereg14/mem_reg_0_i_50/O
    SLICE_X22Y133        net (fo=3, unset)            0.220    10.897    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y133        LUT5 (Prop_lut5_I2_O)        0.043    10.940    pipereg14/mem_reg_0_i_17__0/O
    RAMB36_X2Y27         net (fo=16, unset)           0.659    11.599    data_mem/dmem_replace/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X2Y27         net (fo=341, unset)          1.217    10.784    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.214    10.999    
                         clock uncertainty           -0.035    10.963    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.592    data_mem/dmem_replace/mem_reg_2
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 -1.006    

Slack (VIOLATED) :        -0.974ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_11/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 2.338ns (31.412%)  route 5.105ns (68.588%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 10.781 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X22Y133        net (fo=3, unset)            0.222    10.382    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.425    pipereg14/mem_reg_i_121/O
    SLICE_X23Y132        net (fo=5, unset)            0.209    10.634    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.677    pipereg14/mem_reg_0_i_50/O
    SLICE_X22Y132        net (fo=3, unset)            0.224    10.901    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.944    pipereg14/mem_reg_4_i_3/O
    RAMB36_X2Y26         net (fo=48, unset)           0.620    11.564    data_mem/dmem_replace/I1[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X2Y26         net (fo=341, unset)          1.214    10.781    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.214    10.996    
                         clock uncertainty           -0.035    10.960    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.589    data_mem/dmem_replace/mem_reg_11
  -------------------------------------------------------------------
                         required time                         10.589    
                         arrival time                         -11.564    
  -------------------------------------------------------------------
                         slack                                 -0.974    

Slack (VIOLATED) :        -0.966ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_12/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.445ns  (logic 2.338ns (31.404%)  route 5.107ns (68.596%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 10.791 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X22Y133        net (fo=3, unset)            0.222    10.382    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.425    pipereg14/mem_reg_i_121/O
    SLICE_X23Y132        net (fo=5, unset)            0.209    10.634    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.677    pipereg14/mem_reg_0_i_50/O
    SLICE_X22Y132        net (fo=3, unset)            0.224    10.901    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.944    pipereg14/mem_reg_4_i_3/O
    RAMB36_X1Y23         net (fo=48, unset)           0.622    11.566    data_mem/dmem_replace/I1[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y23         net (fo=341, unset)          1.224    10.791    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.214    11.006    
                         clock uncertainty           -0.035    10.970    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.599    data_mem/dmem_replace/mem_reg_12
  -------------------------------------------------------------------
                         required time                         10.599    
                         arrival time                         -11.566    
  -------------------------------------------------------------------
                         slack                                 -0.966    

Slack (VIOLATED) :        -0.965ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.454ns  (logic 2.338ns (31.366%)  route 5.116ns (68.634%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 10.801 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X22Y133        net (fo=3, unset)            0.222    10.382    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.425    pipereg14/mem_reg_i_121/O
    SLICE_X23Y132        net (fo=5, unset)            0.209    10.634    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.677    pipereg14/mem_reg_0_i_50/O
    SLICE_X22Y133        net (fo=3, unset)            0.220    10.897    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y133        LUT5 (Prop_lut5_I2_O)        0.043    10.940    pipereg14/mem_reg_0_i_17__0/O
    RAMB36_X0Y28         net (fo=16, unset)           0.635    11.575    data_mem/dmem_replace/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y28         net (fo=341, unset)          1.234    10.801    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.214    11.016    
                         clock uncertainty           -0.035    10.980    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.609    data_mem/dmem_replace/mem_reg_0
  -------------------------------------------------------------------
                         required time                         10.609    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 -0.965    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_15/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 2.338ns (31.475%)  route 5.090ns (68.524%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 10.800 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X22Y133        net (fo=3, unset)            0.222    10.382    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.425    pipereg14/mem_reg_i_121/O
    SLICE_X23Y132        net (fo=5, unset)            0.209    10.634    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.677    pipereg14/mem_reg_0_i_50/O
    SLICE_X22Y132        net (fo=3, unset)            0.224    10.901    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.944    pipereg14/mem_reg_4_i_3/O
    RAMB36_X1Y29         net (fo=48, unset)           0.605    11.549    data_mem/dmem_replace/I1[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y29         net (fo=341, unset)          1.233    10.800    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.214    11.015    
                         clock uncertainty           -0.035    10.979    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.608    data_mem/dmem_replace/mem_reg_15
  -------------------------------------------------------------------
                         required time                         10.608    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.935ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_7/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 2.338ns (31.505%)  route 5.083ns (68.495%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 10.798 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X22Y133        net (fo=3, unset)            0.222    10.382    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.425    pipereg14/mem_reg_i_121/O
    SLICE_X23Y132        net (fo=5, unset)            0.209    10.634    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.677    pipereg14/mem_reg_0_i_50/O
    SLICE_X22Y132        net (fo=3, unset)            0.224    10.901    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.944    pipereg14/mem_reg_4_i_3/O
    RAMB36_X1Y21         net (fo=48, unset)           0.598    11.542    data_mem/dmem_replace/I1[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y21         net (fo=341, unset)          1.231    10.798    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.214    11.013    
                         clock uncertainty           -0.035    10.977    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.606    data_mem/dmem_replace/mem_reg_7
  -------------------------------------------------------------------
                         required time                         10.606    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                 -0.935    

Slack (VIOLATED) :        -0.932ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_10/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 2.338ns (31.569%)  route 5.068ns (68.431%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 10.786 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X22Y133        net (fo=3, unset)            0.222    10.382    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.425    pipereg14/mem_reg_i_121/O
    SLICE_X23Y132        net (fo=5, unset)            0.209    10.634    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.677    pipereg14/mem_reg_0_i_50/O
    SLICE_X22Y132        net (fo=3, unset)            0.224    10.901    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.944    pipereg14/mem_reg_4_i_3/O
    RAMB36_X1Y24         net (fo=48, unset)           0.583    11.527    data_mem/dmem_replace/I1[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y24         net (fo=341, unset)          1.219    10.786    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.214    11.001    
                         clock uncertainty           -0.035    10.965    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.594    data_mem/dmem_replace/mem_reg_10
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                         -11.527    
  -------------------------------------------------------------------
                         slack                                 -0.932    

Slack (VIOLATED) :        -0.922ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_9/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 2.338ns (31.569%)  route 5.068ns (68.431%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 10.796 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X22Y133        net (fo=3, unset)            0.222    10.382    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.425    pipereg14/mem_reg_i_121/O
    SLICE_X23Y132        net (fo=5, unset)            0.209    10.634    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.677    pipereg14/mem_reg_0_i_50/O
    SLICE_X22Y132        net (fo=3, unset)            0.224    10.901    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.944    pipereg14/mem_reg_4_i_3/O
    RAMB36_X1Y22         net (fo=48, unset)           0.583    11.527    data_mem/dmem_replace/I1[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y22         net (fo=341, unset)          1.229    10.796    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.214    11.011    
                         clock uncertainty           -0.035    10.975    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.604    data_mem/dmem_replace/mem_reg_9
  -------------------------------------------------------------------
                         required time                         10.604    
                         arrival time                         -11.527    
  -------------------------------------------------------------------
                         slack                                 -0.922    

Slack (VIOLATED) :        -0.846ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_13/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.333ns  (logic 2.338ns (31.883%)  route 4.995ns (68.117%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 10.799 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X22Y133        net (fo=3, unset)            0.222    10.382    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.425    pipereg14/mem_reg_i_121/O
    SLICE_X23Y132        net (fo=5, unset)            0.209    10.634    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.677    pipereg14/mem_reg_0_i_50/O
    SLICE_X22Y132        net (fo=3, unset)            0.224    10.901    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.944    pipereg14/mem_reg_4_i_3/O
    RAMB36_X1Y28         net (fo=48, unset)           0.510    11.454    data_mem/dmem_replace/I1[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y28         net (fo=341, unset)          1.232    10.799    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.214    11.014    
                         clock uncertainty           -0.035    10.978    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.607    data_mem/dmem_replace/mem_reg_13
  -------------------------------------------------------------------
                         required time                         10.607    
                         arrival time                         -11.454    
  -------------------------------------------------------------------
                         slack                                 -0.846    

Slack (VIOLATED) :        -0.833ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_8/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 2.338ns (31.957%)  route 4.978ns (68.043%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 10.795 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X22Y133        net (fo=3, unset)            0.222    10.382    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.425    pipereg14/mem_reg_i_121/O
    SLICE_X23Y132        net (fo=5, unset)            0.209    10.634    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.677    pipereg14/mem_reg_0_i_50/O
    SLICE_X22Y132        net (fo=3, unset)            0.224    10.901    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.944    pipereg14/mem_reg_4_i_3/O
    RAMB36_X0Y26         net (fo=48, unset)           0.493    11.437    data_mem/dmem_replace/I1[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y26         net (fo=341, unset)          1.228    10.795    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.214    11.010    
                         clock uncertainty           -0.035    10.974    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.603    data_mem/dmem_replace/mem_reg_8
  -------------------------------------------------------------------
                         required time                         10.603    
                         arrival time                         -11.437    
  -------------------------------------------------------------------
                         slack                                 -0.833    

Slack (VIOLATED) :        -0.813ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_5/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 2.338ns (32.041%)  route 4.959ns (67.959%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 10.796 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X22Y133        net (fo=3, unset)            0.222    10.382    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.425    pipereg14/mem_reg_i_121/O
    SLICE_X23Y132        net (fo=5, unset)            0.209    10.634    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.677    pipereg14/mem_reg_0_i_50/O
    SLICE_X22Y132        net (fo=3, unset)            0.224    10.901    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.944    pipereg14/mem_reg_4_i_3/O
    RAMB36_X1Y27         net (fo=48, unset)           0.474    11.418    data_mem/dmem_replace/I1[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y27         net (fo=341, unset)          1.229    10.796    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.214    11.011    
                         clock uncertainty           -0.035    10.975    
    RAMB36_X1Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.604    data_mem/dmem_replace/mem_reg_5
  -------------------------------------------------------------------
                         required time                         10.604    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                 -0.813    

Slack (VIOLATED) :        -0.801ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.480ns  (logic 2.338ns (31.257%)  route 5.142ns (68.743%))
  Logic Levels:           18  (LUT5=3 LUT6=15)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 10.788 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X23Y132        net (fo=3, unset)            0.309    10.469    pipereg14/n_0_mem_reg_i_207
    SLICE_X23Y132        LUT6 (Prop_lut6_I3_O)        0.043    10.512    pipereg14/mem_reg_i_120/O
    SLICE_X23Y132        net (fo=5, unset)            0.263    10.775    pipereg14/n_0_mem_reg_i_120
    SLICE_X23Y132        LUT6 (Prop_lut6_I3_O)        0.043    10.818    pipereg14/mem_reg_i_115/O
    SLICE_X23Y130        net (fo=1, unset)            0.272    11.090    lo_reg/I6
    SLICE_X23Y130        LUT5 (Prop_lut5_I2_O)        0.043    11.133    lo_reg/mem_reg_i_37/O
    RAMB36_X1Y25         net (fo=2, unset)            0.468    11.601    reg_file/inst1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.221    10.788    reg_file/inst1/clk_IBUF_BUFG
                         clock pessimism              0.214    11.003    
                         clock uncertainty           -0.035    10.967    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.168    10.799    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         10.799    
                         arrival time                         -11.601    
  -------------------------------------------------------------------
                         slack                                 -0.801    

Slack (VIOLATED) :        -0.610ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 2.338ns (32.076%)  route 4.951ns (67.924%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 10.788 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X23Y132        net (fo=3, unset)            0.309    10.469    pipereg14/n_0_mem_reg_i_207
    SLICE_X23Y132        LUT6 (Prop_lut6_I3_O)        0.043    10.512    pipereg14/mem_reg_i_120/O
    SLICE_X23Y131        net (fo=5, unset)            0.308    10.820    pipereg14/n_0_mem_reg_i_120
    SLICE_X23Y131        LUT5 (Prop_lut5_I1_O)        0.043    10.863    pipereg14/mem_reg_i_40/O
    SLICE_X23Y131        net (fo=1, unset)            0.264    11.127    pipereg14/n_0_mem_reg_i_40
    SLICE_X23Y131        LUT5 (Prop_lut5_I1_O)        0.043    11.170    pipereg14/mem_reg_i_6/O
    RAMB36_X1Y25         net (fo=2, unset)            0.240    11.410    reg_file/inst1/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.221    10.788    reg_file/inst1/clk_IBUF_BUFG
                         clock pessimism              0.214    11.003    
                         clock uncertainty           -0.035    10.967    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.168    10.799    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         10.799    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                 -0.610    

Slack (VIOLATED) :        -0.600ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_14/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.081ns  (logic 2.338ns (33.018%)  route 4.743ns (66.982%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 10.793 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X22Y133        net (fo=3, unset)            0.222    10.382    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.425    pipereg14/mem_reg_i_121/O
    SLICE_X23Y132        net (fo=5, unset)            0.209    10.634    pipereg14/n_0_mem_reg_i_121
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.677    pipereg14/mem_reg_0_i_50/O
    SLICE_X22Y132        net (fo=3, unset)            0.224    10.901    pipereg14/n_0_mem_reg_0_i_50
    SLICE_X22Y132        LUT5 (Prop_lut5_I2_O)        0.043    10.944    pipereg14/mem_reg_4_i_3/O
    RAMB36_X1Y26         net (fo=48, unset)           0.258    11.202    data_mem/dmem_replace/I1[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y26         net (fo=341, unset)          1.226    10.793    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.214    11.008    
                         clock uncertainty           -0.035    10.972    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371    10.601    data_mem/dmem_replace/mem_reg_14
  -------------------------------------------------------------------
                         required time                         10.601    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                 -0.600    

Slack (VIOLATED) :        -0.549ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 2.338ns (32.346%)  route 4.890ns (67.654%))
  Logic Levels:           18  (LUT5=3 LUT6=15)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 10.788 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X22Y133        net (fo=3, unset)            0.222    10.382    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.425    pipereg14/mem_reg_i_121/O
    SLICE_X22Y132        net (fo=5, unset)            0.324    10.749    pipereg14/n_0_mem_reg_i_121
    SLICE_X22Y132        LUT6 (Prop_lut6_I1_O)        0.043    10.792    pipereg14/mem_reg_i_43/O
    SLICE_X23Y131        net (fo=1, unset)            0.161    10.953    pipereg14/n_0_mem_reg_i_43
    SLICE_X23Y131        LUT5 (Prop_lut5_I0_O)        0.043    10.996    pipereg14/mem_reg_i_7/O
    RAMB36_X1Y25         net (fo=2, unset)            0.353    11.349    reg_file/inst1/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.221    10.788    reg_file/inst1/clk_IBUF_BUFG
                         clock pessimism              0.214    11.003    
                         clock uncertainty           -0.035    10.967    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.168    10.799    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         10.799    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                 -0.549    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 2.295ns (32.116%)  route 4.851ns (67.884%))
  Logic Levels:           17  (LUT5=3 LUT6=14)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 10.788 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X23Y134        net (fo=6, unset)            0.396     9.681    pipereg14/n_0_mem_reg_i_219
    SLICE_X23Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.724    pipereg14/mem_reg_i_214/O
    SLICE_X23Y134        net (fo=2, unset)            0.264     9.988    pipereg14/n_0_mem_reg_i_214
    SLICE_X23Y134        LUT6 (Prop_lut6_I4_O)        0.043    10.031    pipereg14/mem_reg_i_210/O
    SLICE_X22Y134        net (fo=2, unset)            0.267    10.298    pipereg14/n_0_mem_reg_i_210
    SLICE_X22Y134        LUT6 (Prop_lut6_I1_O)        0.043    10.341    pipereg14/mem_reg_i_130/O
    SLICE_X22Y130        net (fo=1, unset)            0.330    10.671    pipereg14/n_0_mem_reg_i_130
    SLICE_X22Y130        LUT6 (Prop_lut6_I0_O)        0.043    10.714    pipereg14/mem_reg_i_48/O
    SLICE_X23Y130        net (fo=1, unset)            0.183    10.897    pipereg14/n_0_mem_reg_i_48
    SLICE_X23Y130        LUT5 (Prop_lut5_I0_O)        0.043    10.940    pipereg14/mem_reg_i_9/O
    RAMB36_X1Y25         net (fo=2, unset)            0.327    11.267    reg_file/inst1/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.221    10.788    reg_file/inst1/clk_IBUF_BUFG
                         clock pessimism              0.214    11.003    
                         clock uncertainty           -0.035    10.967    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.168    10.799    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         10.799    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.466ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 2.401ns (33.970%)  route 4.667ns (66.030%))
  Logic Levels:           18  (LUT5=3 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 10.788 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X23Y133        net (fo=5, unset)            0.162    10.112    pipereg14/n_0_mem_reg_i_211
    SLICE_X23Y133        LUT6 (Prop_lut6_I4_O)        0.043    10.155    pipereg14/mem_reg_0_i_71/O
    SLICE_X22Y133        net (fo=4, unset)            0.323    10.478    pipereg14/n_0_mem_reg_0_i_71
    SLICE_X22Y133        LUT5 (Prop_lut5_I1_O)        0.043    10.521    pipereg14/mem_reg_i_127/O
    SLICE_X23Y133        net (fo=1, unset)            0.183    10.704    pipereg14/n_0_mem_reg_i_127
    SLICE_X23Y133        LUT6 (Prop_lut6_I0_O)        0.043    10.747    pipereg14/mem_reg_i_47/O
    SLICE_X23Y133        net (fo=1, routed)           0.000    10.747    data_mem/dmem_replace/I15
    SLICE_X23Y133        MUXF7 (Prop_muxf7_I1_O)      0.106    10.853    data_mem/dmem_replace/mem_reg_i_8/O
    RAMB36_X1Y25         net (fo=2, unset)            0.336    11.189    reg_file/inst1/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.221    10.788    reg_file/inst1/clk_IBUF_BUFG
                         clock pessimism              0.214    11.003    
                         clock uncertainty           -0.035    10.967    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.245    10.722    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                 -0.466    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 2.358ns (34.075%)  route 4.562ns (65.925%))
  Logic Levels:           17  (LUT5=3 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 10.788 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y134        net (fo=5, unset)            0.223    10.173    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y134        LUT5 (Prop_lut5_I1_O)        0.043    10.216    pipereg14/mem_reg_i_134/O
    SLICE_X21Y134        net (fo=1, unset)            0.258    10.474    pipereg14/n_0_mem_reg_i_134
    SLICE_X21Y134        LUT6 (Prop_lut6_I0_O)        0.043    10.517    pipereg14/mem_reg_i_52/O
    SLICE_X21Y134        net (fo=1, routed)           0.000    10.517    data_mem/dmem_replace/I14
    SLICE_X21Y134        MUXF7 (Prop_muxf7_I1_O)      0.106    10.623    data_mem/dmem_replace/mem_reg_i_10/O
    RAMB36_X1Y25         net (fo=2, unset)            0.418    11.041    reg_file/inst1/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.221    10.788    reg_file/inst1/clk_IBUF_BUFG
                         clock pessimism              0.214    11.003    
                         clock uncertainty           -0.035    10.967    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[27])
                                                     -0.245    10.722    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                         -11.041    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.203ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pipereg14/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 2.401ns (34.692%)  route 4.520ns (65.308%))
  Logic Levels:           18  (LUT5=3 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 10.767 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X23Y133        net (fo=5, unset)            0.162    10.112    pipereg14/n_0_mem_reg_i_211
    SLICE_X23Y133        LUT6 (Prop_lut6_I4_O)        0.043    10.155    pipereg14/mem_reg_0_i_71/O
    SLICE_X22Y133        net (fo=4, unset)            0.323    10.478    pipereg14/n_0_mem_reg_0_i_71
    SLICE_X22Y133        LUT5 (Prop_lut5_I1_O)        0.043    10.521    pipereg14/mem_reg_i_127/O
    SLICE_X23Y133        net (fo=1, unset)            0.183    10.704    pipereg14/n_0_mem_reg_i_127
    SLICE_X23Y133        LUT6 (Prop_lut6_I0_O)        0.043    10.747    pipereg14/mem_reg_i_47/O
    SLICE_X23Y133        net (fo=1, routed)           0.000    10.747    data_mem/dmem_replace/I15
    SLICE_X23Y133        MUXF7 (Prop_muxf7_I1_O)      0.106    10.853    data_mem/dmem_replace/mem_reg_i_8/O
    SLICE_X23Y133        net (fo=2, unset)            0.189    11.042    pipereg14/I120[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X23Y133        net (fo=341, unset)          1.200    10.767    pipereg14/clk_IBUF_BUFG
                         clock pessimism              0.214    10.982    
                         clock uncertainty           -0.035    10.946    
    SLICE_X23Y133        FDRE (Setup_fdre_C_D)       -0.108    10.838    pipereg14/q_reg[29]
  -------------------------------------------------------------------
                         required time                         10.838    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -0.203    

Slack (VIOLATED) :        -0.193ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pipereg14/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.049ns  (logic 2.338ns (33.168%)  route 4.711ns (66.832%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 10.765 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X23Y132        net (fo=3, unset)            0.309    10.469    pipereg14/n_0_mem_reg_i_207
    SLICE_X23Y132        LUT6 (Prop_lut6_I3_O)        0.043    10.512    pipereg14/mem_reg_i_120/O
    SLICE_X23Y131        net (fo=5, unset)            0.308    10.820    pipereg14/n_0_mem_reg_i_120
    SLICE_X23Y131        LUT5 (Prop_lut5_I1_O)        0.043    10.863    pipereg14/mem_reg_i_40/O
    SLICE_X23Y131        net (fo=1, unset)            0.264    11.127    pipereg14/n_0_mem_reg_i_40
    SLICE_X23Y131        LUT5 (Prop_lut5_I1_O)        0.043    11.170    pipereg14/mem_reg_i_6/O
    SLICE_X23Y131        net (fo=2, routed)           0.000    11.170    pipereg14/temp_a[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X23Y131        net (fo=341, unset)          1.198    10.765    pipereg14/clk_IBUF_BUFG
                         clock pessimism              0.214    10.980    
                         clock uncertainty           -0.035    10.944    
    SLICE_X23Y131        FDRE (Setup_fdre_C_D)        0.032    10.976    pipereg14/q_reg[31]
  -------------------------------------------------------------------
                         required time                         10.976    
                         arrival time                         -11.170    
  -------------------------------------------------------------------
                         slack                                 -0.193    

Slack (VIOLATED) :        -0.175ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.252ns (32.857%)  route 4.602ns (67.143%))
  Logic Levels:           16  (LUT5=3 LUT6=13)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 10.788 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X23Y134        net (fo=6, unset)            0.396     9.681    pipereg14/n_0_mem_reg_i_219
    SLICE_X23Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.724    pipereg14/mem_reg_i_214/O
    SLICE_X21Y134        net (fo=2, unset)            0.246     9.970    pipereg14/n_0_mem_reg_i_214
    SLICE_X21Y134        LUT6 (Prop_lut6_I1_O)        0.043    10.013    pipereg14/mem_reg_i_138/O
    SLICE_X19Y132        net (fo=1, unset)            0.324    10.337    pipereg14/n_0_mem_reg_i_138
    SLICE_X19Y132        LUT6 (Prop_lut6_I0_O)        0.043    10.380    pipereg14/mem_reg_i_53/O
    SLICE_X20Y132        net (fo=1, unset)            0.189    10.569    pipereg14/n_0_mem_reg_i_53
    SLICE_X20Y132        LUT5 (Prop_lut5_I0_O)        0.043    10.612    pipereg14/mem_reg_i_11/O
    RAMB36_X1Y25         net (fo=2, unset)            0.363    10.975    reg_file/inst1/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.221    10.788    reg_file/inst1/clk_IBUF_BUFG
                         clock pessimism              0.214    11.003    
                         clock uncertainty           -0.035    10.967    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[26])
                                                     -0.168    10.799    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         10.799    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                 -0.175    

Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pipereg14/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.012ns  (logic 2.338ns (33.343%)  route 4.674ns (66.657%))
  Logic Levels:           18  (LUT5=3 LUT6=15)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 10.765 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X23Y132        net (fo=3, unset)            0.309    10.469    pipereg14/n_0_mem_reg_i_207
    SLICE_X23Y132        LUT6 (Prop_lut6_I3_O)        0.043    10.512    pipereg14/mem_reg_i_120/O
    SLICE_X23Y132        net (fo=5, unset)            0.263    10.775    pipereg14/n_0_mem_reg_i_120
    SLICE_X23Y132        LUT6 (Prop_lut6_I3_O)        0.043    10.818    pipereg14/mem_reg_i_115/O
    SLICE_X23Y130        net (fo=1, unset)            0.272    11.090    lo_reg/I6
    SLICE_X23Y130        LUT5 (Prop_lut5_I2_O)        0.043    11.133    lo_reg/mem_reg_i_37/O
    SLICE_X23Y130        net (fo=2, routed)           0.000    11.133    pipereg14/I120[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X23Y130        net (fo=341, unset)          1.198    10.765    pipereg14/clk_IBUF_BUFG
                         clock pessimism              0.214    10.980    
                         clock uncertainty           -0.035    10.944    
    SLICE_X23Y130        FDRE (Setup_fdre_C_D)        0.031    10.975    pipereg14/q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.975    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 2.303ns (34.008%)  route 4.469ns (65.992%))
  Logic Levels:           15  (LUT5=4 LUT6=11)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 10.788 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X22Y132        net (fo=6, unset)            0.497     9.782    pipereg14/n_0_mem_reg_i_219
    SLICE_X22Y132        LUT5 (Prop_lut5_I0_O)        0.048     9.830    pipereg14/mem_reg_i_154/O
    SLICE_X22Y131        net (fo=1, unset)            0.250    10.080    pipereg14/n_0_mem_reg_i_154
    SLICE_X22Y131        LUT6 (Prop_lut6_I0_O)        0.132    10.212    pipereg14/mem_reg_i_63/O
    SLICE_X23Y126        net (fo=1, unset)            0.374    10.586    pipereg14/n_0_mem_reg_i_63
    SLICE_X23Y126        LUT5 (Prop_lut5_I0_O)        0.043    10.629    pipereg14/mem_reg_i_15/O
    RAMB36_X1Y25         net (fo=2, unset)            0.264    10.893    reg_file/inst1/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.221    10.788    reg_file/inst1/clk_IBUF_BUFG
                         clock pessimism              0.214    11.003    
                         clock uncertainty           -0.035    10.967    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[22])
                                                     -0.168    10.799    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         10.799    
                         arrival time                         -10.893    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pipereg14/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 2.338ns (34.007%)  route 4.537ns (65.993%))
  Logic Levels:           18  (LUT5=3 LUT6=15)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 10.765 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X20Y134        net (fo=6, unset)            0.276     9.561    pipereg14/n_0_mem_reg_i_219
    SLICE_X20Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.604    pipereg14/mem_reg_i_216/O
    SLICE_X22Y134        net (fo=3, unset)            0.303     9.907    pipereg14/n_0_mem_reg_i_216
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.950    pipereg14/mem_reg_i_211/O
    SLICE_X22Y133        net (fo=5, unset)            0.167    10.117    pipereg14/n_0_mem_reg_i_211
    SLICE_X22Y133        LUT6 (Prop_lut6_I3_O)        0.043    10.160    pipereg14/mem_reg_i_207/O
    SLICE_X22Y133        net (fo=3, unset)            0.222    10.382    pipereg14/n_0_mem_reg_i_207
    SLICE_X22Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.425    pipereg14/mem_reg_i_121/O
    SLICE_X22Y132        net (fo=5, unset)            0.324    10.749    pipereg14/n_0_mem_reg_i_121
    SLICE_X22Y132        LUT6 (Prop_lut6_I1_O)        0.043    10.792    pipereg14/mem_reg_i_43/O
    SLICE_X23Y131        net (fo=1, unset)            0.161    10.953    pipereg14/n_0_mem_reg_i_43
    SLICE_X23Y131        LUT5 (Prop_lut5_I0_O)        0.043    10.996    pipereg14/mem_reg_i_7/O
    SLICE_X23Y131        net (fo=2, routed)           0.000    10.996    pipereg14/temp_a[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X23Y131        net (fo=341, unset)          1.198    10.765    pipereg14/clk_IBUF_BUFG
                         clock pessimism              0.214    10.980    
                         clock uncertainty           -0.035    10.944    
    SLICE_X23Y131        FDRE (Setup_fdre_C_D)        0.031    10.975    pipereg14/q_reg[30]
  -------------------------------------------------------------------
                         required time                         10.975    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 2.252ns (33.748%)  route 4.421ns (66.252%))
  Logic Levels:           16  (LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 10.788 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X22Y131        net (fo=4, unset)            0.143     9.174    pipereg14/n_0_mem_reg_i_221
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.217    pipereg14/mem_reg_i_220/O
    SLICE_X22Y132        net (fo=5, unset)            0.220     9.437    pipereg14/n_0_mem_reg_i_220
    SLICE_X22Y132        LUT4 (Prop_lut4_I3_O)        0.043     9.480    pipereg14/mem_reg_i_218/O
    SLICE_X20Y132        net (fo=2, unset)            0.174     9.654    pipereg14/n_0_mem_reg_i_218
    SLICE_X20Y132        LUT6 (Prop_lut6_I1_O)        0.043     9.697    pipereg14/mem_reg_i_146/O
    SLICE_X19Y132        net (fo=1, unset)            0.282     9.979    pipereg14/n_0_mem_reg_i_146
    SLICE_X19Y132        LUT6 (Prop_lut6_I0_O)        0.043    10.022    pipereg14/mem_reg_i_58/O
    SLICE_X19Y132        net (fo=1, unset)            0.264    10.286    pipereg14/n_0_mem_reg_i_58
    SLICE_X19Y132        LUT5 (Prop_lut5_I0_O)        0.043    10.329    pipereg14/mem_reg_i_13/O
    RAMB36_X1Y25         net (fo=2, unset)            0.465    10.794    reg_file/inst1/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.221    10.788    reg_file/inst1/clk_IBUF_BUFG
                         clock pessimism              0.214    11.003    
                         clock uncertainty           -0.035    10.967    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[24])
                                                     -0.168    10.799    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         10.799    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 2.315ns (35.129%)  route 4.275ns (64.871%))
  Logic Levels:           16  (LUT5=3 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 10.788 - 7.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.339     4.121    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.564     5.685    reg_file/inst1/mem_reg/DOADO[1]
    SLICE_X23Y127        net (fo=2, unset)            0.532     6.217    reg_file/inst1/DOADO[1]
    SLICE_X23Y127        LUT5 (Prop_lut5_I0_O)        0.043     6.260    reg_file/inst1/result_reg_i_43/O
    SLICE_X21Y125        net (fo=8, unset)            0.425     6.685    reg_file/inst1/O1
    SLICE_X21Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.728    reg_file/inst1/mem_reg_0_i_47/O
    SLICE_X21Y125        net (fo=3, unset)            0.083     6.811    ifetch/pc_reg/I1
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     6.854    ifetch/pc_reg/mem_reg_0_i_43/O
    SLICE_X21Y127        net (fo=5, unset)            0.177     7.031    pipereg14/I43
    SLICE_X21Y127        LUT6 (Prop_lut6_I1_O)        0.043     7.074    pipereg14/mem_reg_0_i_35__0/O
    SLICE_X20Y129        net (fo=3, unset)            0.234     7.308    pipereg14/n_0_mem_reg_0_i_35__0
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.043     7.351    pipereg14/mem_reg_0_i_62/O
    SLICE_X21Y128        net (fo=5, unset)            0.209     7.560    pipereg14/n_0_mem_reg_0_i_62
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.043     7.603    pipereg14/mem_reg_0_i_59/O
    SLICE_X21Y129        net (fo=5, unset)            0.307     7.910    pipereg14/n_0_mem_reg_0_i_59
    SLICE_X21Y129        LUT6 (Prop_lut6_I2_O)        0.043     7.953    pipereg14/mem_reg_0_i_56/O
    SLICE_X20Y129        net (fo=5, unset)            0.240     8.193    pipereg14/n_0_mem_reg_0_i_56
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.236    pipereg14/mem_reg_0_i_53/O
    SLICE_X20Y129        net (fo=5, unset)            0.223     8.459    pipereg14/n_0_mem_reg_0_i_53
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     8.502    pipereg14/mem_reg_i_227/O
    SLICE_X21Y130        net (fo=5, unset)            0.209     8.711    pipereg14/n_0_mem_reg_i_227
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.043     8.754    pipereg14/mem_reg_i_224/O
    SLICE_X22Y131        net (fo=5, unset)            0.234     8.988    pipereg14/n_0_mem_reg_i_224
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.043     9.031    pipereg14/mem_reg_i_221/O
    SLICE_X23Y131        net (fo=4, unset)            0.211     9.242    pipereg14/n_0_mem_reg_i_221
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.043     9.285    pipereg14/mem_reg_i_219/O
    SLICE_X23Y134        net (fo=6, unset)            0.253     9.538    pipereg14/n_0_mem_reg_i_219
    SLICE_X23Y134        LUT6 (Prop_lut6_I4_O)        0.043     9.581    pipereg14/mem_reg_i_215/O
    SLICE_X22Y135        net (fo=5, unset)            0.300     9.881    pipereg14/n_0_mem_reg_i_215
    SLICE_X22Y135        LUT5 (Prop_lut5_I1_O)        0.043     9.924    pipereg14/mem_reg_i_142/O
    SLICE_X21Y133        net (fo=1, unset)            0.252    10.176    pipereg14/n_0_mem_reg_i_142
    SLICE_X21Y133        LUT6 (Prop_lut6_I0_O)        0.043    10.219    pipereg14/mem_reg_i_57/O
    SLICE_X21Y133        net (fo=1, routed)           0.000    10.219    data_mem/dmem_replace/I13
    SLICE_X21Y133        MUXF7 (Prop_muxf7_I1_O)      0.106    10.325    data_mem/dmem_replace/mem_reg_i_12/O
    RAMB36_X1Y25         net (fo=2, unset)            0.386    10.711    reg_file/inst1/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AL31                                              0.000     7.000    clk
    AL31                 net (fo=0)                   0.000     7.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     7.490    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     9.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.567    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=341, unset)          1.221    10.788    reg_file/inst1/clk_IBUF_BUFG
                         clock pessimism              0.214    11.003    
                         clock uncertainty           -0.035    10.967    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[25])
                                                     -0.245    10.722    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  0.012    




