<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AmbiqSuite User Guide: am_hal_i2s_io_signal_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="paramAlign.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="am_logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">AmbiqSuite User Guide<span id="projectnumber">&#160;R4.4.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">am_hal_i2s_io_signal_t Struct Reference<div class="ingroups"><a class="el" href="group__hal.html">Hardware Abstraction Layer (HAL)</a> &raquo; <a class="el" href="group__apollo4b__hal.html">apollo4b</a> &raquo; <a class="el" href="group__i2s4__4b.html">I2S - Inter-IC Sound</a> &#124; <a class="el" href="group__hal.html">Hardware Abstraction Layer (HAL)</a> &raquo; <a class="el" href="group__apollo4p__hal.html">apollo4p</a> &raquo; <a class="el" href="group__i2s4__4p.html">I2S - Inter-IC Sound</a> &#124; <a class="el" href="group__hal.html">Hardware Abstraction Layer (HAL)</a> &raquo; <a class="el" href="group__apollo4l__hal.html">apollo4l</a> &raquo; <a class="el" href="group__i2s4__4l.html">I2S - Inter-IC Sound</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Configuration structure for the I2S IPB clocks and IO signals.  
 <a href="structam__hal__i2s__io__signal__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="apollo4b_2hal_2am__hal__i2s_8h_source.html">am_hal_i2s.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a3ae39dece051e6c48a2bcef96e5a4a7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__i2s4__4b.html#gac6267fca054b81245e853dbb984ce231">am_hal_i2s_io_sdata_output_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__i2s__io__signal__t.html#a3ae39dece051e6c48a2bcef96e5a4a7d">eOutput</a></td></tr>
<tr class="memdesc:a3ae39dece051e6c48a2bcef96e5a4a7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSL: Master/Slave configuration. 0: External clock. 1: Internal clock.  <a href="structam__hal__i2s__io__signal__t.html#a3ae39dece051e6c48a2bcef96e5a4a7d">More...</a><br /></td></tr>
<tr class="separator:a3ae39dece051e6c48a2bcef96e5a4a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35acfea8d3c3eaba648701a569233753"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__i2s__io__signal__t.html#a35acfea8d3c3eaba648701a569233753">eFramecPeriod</a></td></tr>
<tr class="memdesc:a35acfea8d3c3eaba648701a569233753"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPER: Frame period in units of sclk. (N+1) in length.  <a href="structam__hal__i2s__io__signal__t.html#a35acfea8d3c3eaba648701a569233753">More...</a><br /></td></tr>
<tr class="separator:a35acfea8d3c3eaba648701a569233753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7895b8de14ffbe26337a45ef4feda29"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__i2s__io__signal__t.html#ae7895b8de14ffbe26337a45ef4feda29">eFsyncPeriod</a></td></tr>
<tr class="memdesc:ae7895b8de14ffbe26337a45ef4feda29"><td class="mdescLeft">&#160;</td><td class="mdescRight">FWID: period of fsync/lr_clk in units of sclks.  <a href="structam__hal__i2s__io__signal__t.html#ae7895b8de14ffbe26337a45ef4feda29">More...</a><br /></td></tr>
<tr class="separator:ae7895b8de14ffbe26337a45ef4feda29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98c89436f20b19b47c242d6345297e94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__i2s4__4b.html#ga29570550ec95620c441486a1147d3d3c">am_hal_i2s_io_fsync_cpol_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__i2s__io__signal__t.html#a98c89436f20b19b47c242d6345297e94">eFyncCpol</a></td></tr>
<tr class="memdesc:a98c89436f20b19b47c242d6345297e94"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSP: Polarity of fsync/lr_clk signal. 0: Active high. 1: Active low.  <a href="structam__hal__i2s__io__signal__t.html#a98c89436f20b19b47c242d6345297e94">More...</a><br /></td></tr>
<tr class="separator:a98c89436f20b19b47c242d6345297e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0f4c5bf4d70135893382c64977b1a00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__i2s4__4b.html#ga14730805533bf0ac1238f32eed65e60d">am_hal_i2s_io_rx_cpol_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__i2s__io__signal__t.html#aa0f4c5bf4d70135893382c64977b1a00">eRxCpol</a></td></tr>
<tr class="memdesc:aa0f4c5bf4d70135893382c64977b1a00"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRx/CLKP: Receive clock edge polarity bit. 0: rising edge. 1: falling edge.  <a href="structam__hal__i2s__io__signal__t.html#aa0f4c5bf4d70135893382c64977b1a00">More...</a><br /></td></tr>
<tr class="separator:aa0f4c5bf4d70135893382c64977b1a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ccbd5ecc62bbe6b33c3706b882792f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__i2s4__4b.html#ga7e3a8aab03530a7ddc53c1edc5efc6d0">am_hal_i2s_io_tx_cpol_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__i2s__io__signal__t.html#a6ccbd5ecc62bbe6b33c3706b882792f7">eTxCpol</a></td></tr>
<tr class="memdesc:a6ccbd5ecc62bbe6b33c3706b882792f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRTX: Transmit clock edge polarity bit. 0: sdata starting from the falling edge. 1: sdata starting from the rising edge.  <a href="structam__hal__i2s__io__signal__t.html#a6ccbd5ecc62bbe6b33c3706b882792f7">More...</a><br /></td></tr>
<tr class="separator:a6ccbd5ecc62bbe6b33c3706b882792f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Configuration structure for the I2S IPB clocks and IO signals. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a35acfea8d3c3eaba648701a569233753" name="a35acfea8d3c3eaba648701a569233753"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35acfea8d3c3eaba648701a569233753">&#9670;&nbsp;</a></span>eFramecPeriod</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t am_hal_i2s_io_signal_t::eFramecPeriod</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPER: Frame period in units of sclk. (N+1) in length. </p>

</div>
</div>
<a id="ae7895b8de14ffbe26337a45ef4feda29" name="ae7895b8de14ffbe26337a45ef4feda29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7895b8de14ffbe26337a45ef4feda29">&#9670;&nbsp;</a></span>eFsyncPeriod</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t am_hal_i2s_io_signal_t::eFsyncPeriod</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FWID: period of fsync/lr_clk in units of sclks. </p>

</div>
</div>
<a id="a98c89436f20b19b47c242d6345297e94" name="a98c89436f20b19b47c242d6345297e94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98c89436f20b19b47c242d6345297e94">&#9670;&nbsp;</a></span>eFyncCpol</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__i2s4__4b.html#ga29570550ec95620c441486a1147d3d3c">am_hal_i2s_io_fsync_cpol_e</a> am_hal_i2s_io_signal_t::eFyncCpol</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSP: Polarity of fsync/lr_clk signal. 0: Active high. 1: Active low. </p>

</div>
</div>
<a id="a3ae39dece051e6c48a2bcef96e5a4a7d" name="a3ae39dece051e6c48a2bcef96e5a4a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ae39dece051e6c48a2bcef96e5a4a7d">&#9670;&nbsp;</a></span>eOutput</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__i2s4__4b.html#gac6267fca054b81245e853dbb984ce231">am_hal_i2s_io_sdata_output_e</a> am_hal_i2s_io_signal_t::eOutput</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MSL: Master/Slave configuration. 0: External clock. 1: Internal clock. </p>
<p >OEN: Output enable for SDATA output </p>

</div>
</div>
<a id="aa0f4c5bf4d70135893382c64977b1a00" name="aa0f4c5bf4d70135893382c64977b1a00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0f4c5bf4d70135893382c64977b1a00">&#9670;&nbsp;</a></span>eRxCpol</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__i2s4__4b.html#ga14730805533bf0ac1238f32eed65e60d">am_hal_i2s_io_rx_cpol_e</a> am_hal_i2s_io_signal_t::eRxCpol</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PRx/CLKP: Receive clock edge polarity bit. 0: rising edge. 1: falling edge. </p>

</div>
</div>
<a id="a6ccbd5ecc62bbe6b33c3706b882792f7" name="a6ccbd5ecc62bbe6b33c3706b882792f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ccbd5ecc62bbe6b33c3706b882792f7">&#9670;&nbsp;</a></span>eTxCpol</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__i2s4__4b.html#ga7e3a8aab03530a7ddc53c1edc5efc6d0">am_hal_i2s_io_tx_cpol_e</a> am_hal_i2s_io_signal_t::eTxCpol</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PRTX: Transmit clock edge polarity bit. 0: sdata starting from the falling edge. 1: sdata starting from the rising edge. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>mcu/apollo4b/hal/<a class="el" href="apollo4b_2hal_2am__hal__i2s_8h_source.html">am_hal_i2s.h</a></li>
<li>mcu/apollo4p/hal/<a class="el" href="apollo4p_2hal_2am__hal__i2s_8h_source.html">am_hal_i2s.h</a></li>
<li>mcu/apollo4l/hal/<a class="el" href="apollo4l_2hal_2am__hal__i2s_8h_source.html">am_hal_i2s.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1">
    <body>
        <div id="footer" align="right">        
            <small>
                Generated on Fri Jul 7 2023 14:52:45 for the AmbiqSuite User Guide by&nbsp;
                <a href="http://www.ambiqmicro.com">
                <img class="footer" src="./ambiq_logo.png" alt="Ambiq"/></a>&nbsp&nbsp Copyright &copy; 2023&nbsp&nbsp<br />
                This documentation is licensed and distributed under the <a rel="license" href="http://opensource.org/licenses/BSD-3-Clause">BSD 3-Clause License</a>.&nbsp&nbsp<br/>
            </small>
        </div>
    </body>
</html>
