/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Feb 20 00:05:24 2015
 *                 Full Compile MD5 Checksum  f4a546a20d0bd1f244e0d6a139e85ce0
 *                     (minus title and desc)
 *                 MD5 Checksum               a9d9eeea3a1c30a122d08de69d07786c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15715
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_AHB_M2M_DMA_H__
#define BCHP_AHB_M2M_DMA_H__

/***************************************************************************
 *AHB_M2M_DMA - AHB_M2M_DMA registers
 ***************************************************************************/
#define BCHP_AHB_M2M_DMA_M2M_DMA_SRC_ADDR        0x00fffc20 /* [RW] Source Address Register */
#define BCHP_AHB_M2M_DMA_M2M_DMA_DEST_ADDR       0x00fffc24 /* [RW] Destination Address Register */
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD             0x00fffc28 /* [RW] "Command Register , Writing to command register will start DMA operation" */
#define BCHP_AHB_M2M_DMA_M2M_DMA_STATUS          0x00fffc2c /* [RO] Status Register */

/***************************************************************************
 *M2M_DMA_SRC_ADDR - Source Address Register
 ***************************************************************************/
/* AHB_M2M_DMA :: M2M_DMA_SRC_ADDR :: src_address [31:00] */
#define BCHP_AHB_M2M_DMA_M2M_DMA_SRC_ADDR_src_address_MASK         0xffffffff
#define BCHP_AHB_M2M_DMA_M2M_DMA_SRC_ADDR_src_address_SHIFT        0
#define BCHP_AHB_M2M_DMA_M2M_DMA_SRC_ADDR_src_address_DEFAULT      0x00000000

/***************************************************************************
 *M2M_DMA_DEST_ADDR - Destination Address Register
 ***************************************************************************/
/* AHB_M2M_DMA :: M2M_DMA_DEST_ADDR :: dest_address [31:00] */
#define BCHP_AHB_M2M_DMA_M2M_DMA_DEST_ADDR_dest_address_MASK       0xffffffff
#define BCHP_AHB_M2M_DMA_M2M_DMA_DEST_ADDR_dest_address_SHIFT      0
#define BCHP_AHB_M2M_DMA_M2M_DMA_DEST_ADDR_dest_address_DEFAULT    0x00000000

/***************************************************************************
 *M2M_DMA_CMD - "Command Register , Writing to command register will start DMA operation"
 ***************************************************************************/
/* AHB_M2M_DMA :: M2M_DMA_CMD :: src [31:30] */
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_src_MASK                      0xc0000000
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_src_SHIFT                     30
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_src_DEFAULT                   0x00000000

/* AHB_M2M_DMA :: M2M_DMA_CMD :: dest [29:28] */
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_dest_MASK                     0x30000000
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_dest_SHIFT                    28
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_dest_DEFAULT                  0x00000000

/* AHB_M2M_DMA :: M2M_DMA_CMD :: update_status [27:27] */
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_update_status_MASK            0x08000000
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_update_status_SHIFT           27
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_update_status_DEFAULT         0x00000000

/* AHB_M2M_DMA :: M2M_DMA_CMD :: burst_size_src [26:25] */
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_burst_size_src_MASK           0x06000000
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_burst_size_src_SHIFT          25
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_burst_size_src_DEFAULT        0x00000000

/* AHB_M2M_DMA :: M2M_DMA_CMD :: burst_size_dest [24:23] */
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_burst_size_dest_MASK          0x01800000
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_burst_size_dest_SHIFT         23
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_burst_size_dest_DEFAULT       0x00000000

/* AHB_M2M_DMA :: M2M_DMA_CMD :: reserved0 [22:19] */
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_reserved0_MASK                0x00780000
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_reserved0_SHIFT               19

/* AHB_M2M_DMA :: M2M_DMA_CMD :: length [18:00] */
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_length_MASK                   0x0007ffff
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_length_SHIFT                  0
#define BCHP_AHB_M2M_DMA_M2M_DMA_CMD_length_DEFAULT                0x00000000

/***************************************************************************
 *M2M_DMA_STATUS - Status Register
 ***************************************************************************/
/* AHB_M2M_DMA :: M2M_DMA_STATUS :: done [31:31] */
#define BCHP_AHB_M2M_DMA_M2M_DMA_STATUS_done_MASK                  0x80000000
#define BCHP_AHB_M2M_DMA_M2M_DMA_STATUS_done_SHIFT                 31
#define BCHP_AHB_M2M_DMA_M2M_DMA_STATUS_done_DEFAULT               0x00000000

/* AHB_M2M_DMA :: M2M_DMA_STATUS :: mismatch [30:30] */
#define BCHP_AHB_M2M_DMA_M2M_DMA_STATUS_mismatch_MASK              0x40000000
#define BCHP_AHB_M2M_DMA_M2M_DMA_STATUS_mismatch_SHIFT             30
#define BCHP_AHB_M2M_DMA_M2M_DMA_STATUS_mismatch_DEFAULT           0x00000000

/* AHB_M2M_DMA :: M2M_DMA_STATUS :: error [29:29] */
#define BCHP_AHB_M2M_DMA_M2M_DMA_STATUS_error_MASK                 0x20000000
#define BCHP_AHB_M2M_DMA_M2M_DMA_STATUS_error_SHIFT                29
#define BCHP_AHB_M2M_DMA_M2M_DMA_STATUS_error_DEFAULT              0x00000000

/* AHB_M2M_DMA :: M2M_DMA_STATUS :: reserved0 [28:19] */
#define BCHP_AHB_M2M_DMA_M2M_DMA_STATUS_reserved0_MASK             0x1ff80000
#define BCHP_AHB_M2M_DMA_M2M_DMA_STATUS_reserved0_SHIFT            19

/* AHB_M2M_DMA :: M2M_DMA_STATUS :: status_length [18:00] */
#define BCHP_AHB_M2M_DMA_M2M_DMA_STATUS_status_length_MASK         0x0007ffff
#define BCHP_AHB_M2M_DMA_M2M_DMA_STATUS_status_length_SHIFT        0
#define BCHP_AHB_M2M_DMA_M2M_DMA_STATUS_status_length_DEFAULT      0x00000000

#endif /* #ifndef BCHP_AHB_M2M_DMA_H__ */

/* End of File */
