{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720901827931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720901827932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 13 13:17:07 2024 " "Processing started: Sat Jul 13 13:17:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720901827932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901827932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P012_I2CHumidityTemperature -c P012_I2CHumidityTemperature " "Command: quartus_map --read_settings_files=on --write_settings_files=off P012_I2CHumidityTemperature -c P012_I2CHumidityTemperature" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901827933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720901828878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720901828878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Core/CLOCKMEM.v 1 1 " "Found 1 design units, including 1 entities, in source file Core/CLOCKMEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "Core/CLOCKMEM.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901847276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901847276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Core/TP.v 1 1 " "Found 1 design units, including 1 entities, in source file Core/TP.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP " "Found entity 1: TP" {  } { { "Core/TP.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/TP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901847279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901847279 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RH_TEMP.v(65) " "Verilog HDL information at RH_TEMP.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "Core/RH_TEMP.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/RH_TEMP.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1720901847282 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "RH_TEMP.v(213) " "Verilog HDL Module Instantiation warning at RH_TEMP.v(213): ignored dangling comma in List of Port Connections" {  } { { "Core/RH_TEMP.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/RH_TEMP.v" 213 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1720901847282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Core/RH_TEMP.v 1 1 " "Found 1 design units, including 1 entities, in source file Core/RH_TEMP.v" { { "Info" "ISGN_ENTITY_NAME" "1 RH_TEMP " "Found entity 1: RH_TEMP" {  } { { "Core/RH_TEMP.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/RH_TEMP.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901847283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901847283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Core/I2C_WRITE_WORD.v 1 1 " "Found 1 design units, including 1 entities, in source file Core/I2C_WRITE_WORD.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WORD " "Found entity 1: I2C_WRITE_WORD" {  } { { "Core/I2C_WRITE_WORD.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/I2C_WRITE_WORD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901847285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901847285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Core/I2C_WRITE_POINTER.v 1 1 " "Found 1 design units, including 1 entities, in source file Core/I2C_WRITE_POINTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_POINTER " "Found entity 1: I2C_WRITE_POINTER" {  } { { "Core/I2C_WRITE_POINTER.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/I2C_WRITE_POINTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901847288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901847288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Core/I2C_READ.v 1 1 " "Found 1 design units, including 1 entities, in source file Core/I2C_READ.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ " "Found entity 1: I2C_READ" {  } { { "Core/I2C_READ.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/I2C_READ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901847290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901847290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Core/COF.v 1 1 " "Found 1 design units, including 1 entities, in source file Core/COF.v" { { "Info" "ISGN_ENTITY_NAME" "1 COF " "Found entity 1: COF" {  } { { "Core/COF.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/COF.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901847293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901847293 ""}
{ "Warning" "WSGN_SEARCH_FILE" "P012_I2CHumidityTemperature.vhd 2 1 " "Using design file P012_I2CHumidityTemperature.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P012_I2CHumidityTemperature-rtl " "Found design unit 1: P012_I2CHumidityTemperature-rtl" {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901848772 ""} { "Info" "ISGN_ENTITY_NAME" "1 P012_I2CHumidityTemperature " "Found entity 1: P012_I2CHumidityTemperature" {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901848772 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1720901848772 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P012_I2CHumidityTemperature " "Elaborating entity \"P012_I2CHumidityTemperature\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720901848782 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CK50_1_1HZ P012_I2CHumidityTemperature.vhd(55) " "VHDL Signal Declaration warning at P012_I2CHumidityTemperature.vhd(55): used implicit default value for signal \"CK50_1_1HZ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720901848787 "|P012_I2CHumidityTemperature"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CK50_2_1HZ P012_I2CHumidityTemperature.vhd(56) " "VHDL Signal Declaration warning at P012_I2CHumidityTemperature.vhd(56): used implicit default value for signal \"CK50_2_1HZ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720901848788 "|P012_I2CHumidityTemperature"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD_1HZ P012_I2CHumidityTemperature.vhd(57) " "VHDL Signal Declaration warning at P012_I2CHumidityTemperature.vhd(57): used implicit default value for signal \"AD_1HZ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720901848788 "|P012_I2CHumidityTemperature"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_1HZ P012_I2CHumidityTemperature.vhd(58) " "VHDL Signal Declaration warning at P012_I2CHumidityTemperature.vhd(58): used implicit default value for signal \"I2C_1HZ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720901848788 "|P012_I2CHumidityTemperature"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RH_TEMP RH_TEMP:ctl " "Elaborating entity \"RH_TEMP\" for hierarchy \"RH_TEMP:ctl\"" {  } { { "P012_I2CHumidityTemperature.vhd" "ctl" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901848822 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RH_TEMP.v(93) " "Verilog HDL assignment warning at RH_TEMP.v(93): truncated value with size 32 to match size of target (8)" {  } { { "Core/RH_TEMP.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/RH_TEMP.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720901848827 "|P012_I2CHumidityTemperature|RH_TEMP:ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RH_TEMP.v(119) " "Verilog HDL assignment warning at RH_TEMP.v(119): truncated value with size 32 to match size of target (8)" {  } { { "Core/RH_TEMP.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/RH_TEMP.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720901848829 "|P012_I2CHumidityTemperature|RH_TEMP:ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RH_TEMP.v(137) " "Verilog HDL assignment warning at RH_TEMP.v(137): truncated value with size 32 to match size of target (8)" {  } { { "Core/RH_TEMP.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/RH_TEMP.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720901848831 "|P012_I2CHumidityTemperature|RH_TEMP:ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RH_TEMP.v(162) " "Verilog HDL assignment warning at RH_TEMP.v(162): truncated value with size 32 to match size of target (8)" {  } { { "Core/RH_TEMP.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/RH_TEMP.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720901848833 "|P012_I2CHumidityTemperature|RH_TEMP:ctl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_ALARM RH_TEMP.v(14) " "Output port \"TEMP_ALARM\" at RH_TEMP.v(14) has no driver" {  } { { "Core/RH_TEMP.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/RH_TEMP.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720901848884 "|P012_I2CHumidityTemperature|RH_TEMP:ctl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RH_ALARM RH_TEMP.v(19) " "Output port \"RH_ALARM\" at RH_TEMP.v(19) has no driver" {  } { { "Core/RH_TEMP.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/RH_TEMP.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720901848884 "|P012_I2CHumidityTemperature|RH_TEMP:ctl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_LO0P RH_TEMP.v(26) " "Output port \"I2C_LO0P\" at RH_TEMP.v(26) has no driver" {  } { { "Core/RH_TEMP.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/RH_TEMP.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720901848884 "|P012_I2CHumidityTemperature|RH_TEMP:ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WORD RH_TEMP:ctl\|I2C_WRITE_WORD:wrd " "Elaborating entity \"I2C_WRITE_WORD\" for hierarchy \"RH_TEMP:ctl\|I2C_WRITE_WORD:wrd\"" {  } { { "Core/RH_TEMP.v" "wrd" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/RH_TEMP.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901848977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WORD.v(54) " "Verilog HDL assignment warning at I2C_WRITE_WORD.v(54): truncated value with size 32 to match size of target (8)" {  } { { "Core/I2C_WRITE_WORD.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/I2C_WRITE_WORD.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720901848981 "|P012_I2CHumidityTemperature|RH_TEMP:ctl|I2C_WRITE_WORD:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_POINTER RH_TEMP:ctl\|I2C_WRITE_POINTER:wpt " "Elaborating entity \"I2C_WRITE_POINTER\" for hierarchy \"RH_TEMP:ctl\|I2C_WRITE_POINTER:wpt\"" {  } { { "Core/RH_TEMP.v" "wpt" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/RH_TEMP.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901849056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_POINTER.v(51) " "Verilog HDL assignment warning at I2C_WRITE_POINTER.v(51): truncated value with size 32 to match size of target (8)" {  } { { "Core/I2C_WRITE_POINTER.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/I2C_WRITE_POINTER.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720901849059 "|P012_I2CHumidityTemperature|RH_TEMP:ctl|I2C_WRITE_POINTER:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ RH_TEMP:ctl\|I2C_READ:rid " "Elaborating entity \"I2C_READ\" for hierarchy \"RH_TEMP:ctl\|I2C_READ:rid\"" {  } { { "Core/RH_TEMP.v" "rid" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/RH_TEMP.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901849134 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ.v(42) " "Verilog HDL assignment warning at I2C_READ.v(42): truncated value with size 33 to match size of target (9)" {  } { { "Core/I2C_READ.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/I2C_READ.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720901849137 "|P012_I2CHumidityTemperature|RH_TEMP:ctl|I2C_READ:rid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ.v(56) " "Verilog HDL assignment warning at I2C_READ.v(56): truncated value with size 32 to match size of target (8)" {  } { { "Core/I2C_READ.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/I2C_READ.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720901849137 "|P012_I2CHumidityTemperature|RH_TEMP:ctl|I2C_READ:rid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ.v(78) " "Verilog HDL assignment warning at I2C_READ.v(78): truncated value with size 32 to match size of target (8)" {  } { { "Core/I2C_READ.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/I2C_READ.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720901849139 "|P012_I2CHumidityTemperature|RH_TEMP:ctl|I2C_READ:rid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ.v(82) " "Verilog HDL assignment warning at I2C_READ.v(82): truncated value with size 32 to match size of target (8)" {  } { { "Core/I2C_READ.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/I2C_READ.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720901849139 "|P012_I2CHumidityTemperature|RH_TEMP:ctl|I2C_READ:rid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ.v(93) " "Verilog HDL assignment warning at I2C_READ.v(93): truncated value with size 32 to match size of target (8)" {  } { { "Core/I2C_READ.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/Core/I2C_READ.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720901849140 "|P012_I2CHumidityTemperature|RH_TEMP:ctl|I2C_READ:rid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP TP:t " "Elaborating entity \"TP\" for hierarchy \"TP:t\"" {  } { { "P012_I2CHumidityTemperature.vhd" "t" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901849242 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "TP " "Entity \"TP\" contains only dangling pins" {  } { { "P012_I2CHumidityTemperature.vhd" "t" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 174 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1720901849246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_go14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_go14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_go14 " "Found entity 1: altsyncram_go14" {  } { { "db/altsyncram_go14.tdf" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/altsyncram_go14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901856646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901856646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_h7c " "Found entity 1: mux_h7c" {  } { { "db/mux_h7c.tdf" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/mux_h7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901857188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901857188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901857354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901857354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lsh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lsh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lsh " "Found entity 1: cntr_lsh" {  } { { "db/cntr_lsh.tdf" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/cntr_lsh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901857649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901857649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jrb " "Found entity 1: cmpr_jrb" {  } { { "db/cmpr_jrb.tdf" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/cmpr_jrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901857814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901857814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6ki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6ki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6ki " "Found entity 1: cntr_6ki" {  } { { "db/cntr_6ki.tdf" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/cntr_6ki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901857989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901857989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4rh " "Found entity 1: cntr_4rh" {  } { { "db/cntr_4rh.tdf" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/cntr_4rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901858208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901858208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901858336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901858336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901858492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901858492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901858622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901858622 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901861284 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1720901862224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.07.13.13:17:51 Progress: Loading sld6676eba0/alt_sld_fab_wrapper_hw.tcl " "2024.07.13.13:17:51 Progress: Loading sld6676eba0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901871355 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901876901 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901877220 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901880908 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901881631 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901882271 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901882938 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901882945 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901882946 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1720901883854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6676eba0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6676eba0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6676eba0/alt_sld_fab.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/ip/sld6676eba0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901885072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901885072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901885541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901885541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901885544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901885544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901885953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901885953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901886399 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901886399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901886399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/ip/sld6676eba0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901886797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901886797 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720901895654 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720901895654 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1720901895654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901895821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720901895821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720901895821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720901895821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720901895821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720901895821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720901895821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720901895821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720901895821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720901895821 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720901895821 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901895891 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901895922 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901895975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/add_sub_arg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901896092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901896092 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901896118 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901896140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erg " "Found entity 1: add_sub_erg" {  } { { "db/add_sub_erg.tdf" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/add_sub_erg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901896257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901896257 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901896286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901896344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720901896344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720901896344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720901896344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720901896344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720901896344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720901896344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720901896344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720901896344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720901896344 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720901896344 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901896396 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901896410 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901896435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_brg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_brg " "Found entity 1: add_sub_brg" {  } { { "db/add_sub_brg.tdf" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/add_sub_brg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901896570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901896570 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901896596 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901896616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frg " "Found entity 1: add_sub_frg" {  } { { "db/add_sub_frg.tdf" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/db/add_sub_frg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720901896718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901896718 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/ah/intelFPGA_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901896732 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1720901897758 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "RH_TEMP_I2C_SCL " "Inserted always-enabled tri-state buffer between \"RH_TEMP_I2C_SCL\" and its non-tri-state driver." {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720901898034 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1720901898034 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "RH_TEMP_I2C_SCL " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"RH_TEMP_I2C_SCL\" is moved to its source" {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720901898038 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1720901898038 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "RH_TEMP_I2C_SCL~synth " "Node \"RH_TEMP_I2C_SCL~synth\"" {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720901898852 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720901898852 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_LED\[0\] GND " "Pin \"out_LED\[0\]\" is stuck at GND" {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720901898853 "|P012_I2CHumidityTemperature|out_LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_LED\[1\] GND " "Pin \"out_LED\[1\]\" is stuck at GND" {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720901898853 "|P012_I2CHumidityTemperature|out_LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_LED\[2\] GND " "Pin \"out_LED\[2\]\" is stuck at GND" {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720901898853 "|P012_I2CHumidityTemperature|out_LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_LED\[3\] GND " "Pin \"out_LED\[3\]\" is stuck at GND" {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720901898853 "|P012_I2CHumidityTemperature|out_LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_LED\[4\] GND " "Pin \"out_LED\[4\]\" is stuck at GND" {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720901898853 "|P012_I2CHumidityTemperature|out_LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_LED\[5\] GND " "Pin \"out_LED\[5\]\" is stuck at GND" {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720901898853 "|P012_I2CHumidityTemperature|out_LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_LED\[6\] GND " "Pin \"out_LED\[6\]\" is stuck at GND" {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720901898853 "|P012_I2CHumidityTemperature|out_LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_LED\[7\] GND " "Pin \"out_LED\[7\]\" is stuck at GND" {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720901898853 "|P012_I2CHumidityTemperature|out_LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720901898853 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901899162 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.t_I2C_SDA RH_TEMP_I2C_SDA " "Output pin \"pre_syn.bp.t_I2C_SDA\" driven by bidirectional pin \"RH_TEMP_I2C_SDA\" cannot be tri-stated" {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 31 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1720901899612 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/output_files/P012_I2CHumidityTemperature.map.smsg " "Generated suppressed messages file /home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/output_files/P012_I2CHumidityTemperature.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901904024 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 226 258 0 0 32 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 226 of its 258 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 32 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1720901909598 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720901909846 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720901909846 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_CLK_ADC_10 " "No output dependent on input pin \"in_CLK_ADC_10\"" {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720901910967 "|P012_I2CHumidityTemperature|in_CLK_ADC_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_CLK2_50 " "No output dependent on input pin \"in_CLK2_50\"" {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720901910967 "|P012_I2CHumidityTemperature|in_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_SlidingSwitch\[0\] " "No output dependent on input pin \"in_SlidingSwitch\[0\]\"" {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720901910967 "|P012_I2CHumidityTemperature|in_SlidingSwitch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_SlidingSwitch\[1\] " "No output dependent on input pin \"in_SlidingSwitch\[1\]\"" {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720901910967 "|P012_I2CHumidityTemperature|in_SlidingSwitch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_PushButton\[1\] " "No output dependent on input pin \"in_PushButton\[1\]\"" {  } { { "P012_I2CHumidityTemperature.vhd" "" { Text "/home/ah/Documents/Workspace/FPGA/012_I2CHumidityTemperature/P012_I2CHumidityTemperature.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720901910967 "|P012_I2CHumidityTemperature|in_PushButton[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1720901910967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4049 " "Implemented 4049 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720901910969 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720901910969 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1720901910969 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3914 " "Implemented 3914 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720901910969 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1720901910969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720901910969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "709 " "Peak virtual memory: 709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720901911040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 13 13:18:31 2024 " "Processing ended: Sat Jul 13 13:18:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720901911040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720901911040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:49 " "Total CPU time (on all processors): 00:02:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720901911040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720901911040 ""}
