Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6c4c184bd66745e1a7b71adee7027e2d --incr --debug typical --relax --mt 2 -L gtwizard_ultrascale_v1_7_6 -L xil_defaultlib -L cmac_usplus_v2_6_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cmac_usplus_0_exdes_tb_behav xil_defaultlib.cmac_usplus_0_exdes_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [E:/prj_2024/3p_100g/cmac_usplus_0_demo/imports/loop_buf.v:209]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [E:/prj_2024/3p_100g/cmac_usplus_0_demo/imports/loop_buf.v:247]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [E:/prj_2024/3p_100g/cmac_usplus_0_demo/imports/loop_buf.v:285]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.cmac_usplus_0_tx_sync
Compiling module xil_defaultlib.cmac_usplus_0_cdc_sync
Compiling module xil_defaultlib.cmac_usplus_0_rx_64bit_sync
Compiling module xil_defaultlib.cmac_usplus_0_rx_32bit_sync
Compiling module xil_defaultlib.cmac_usplus_0_rx_16bit_sync
Compiling module unisims_ver.CMACE4(CTL_RX_OPCODE_PPP=16'b010...
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.cmac_usplus_0_ultrascale_tx_user...
Compiling module xil_defaultlib.cmac_usplus_0_ultrascale_rx_user...
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_6_gtye4...
Compiling module xil_defaultlib.cmac_usplus_0_gt_gtye4_common_wr...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_6_gtye4...
Compiling module xil_defaultlib.cmac_usplus_0_gt_gtye4_channel_w...
Compiling module gtwizard_ultrascale_v1_7_6.gtwizard_ultrascale_v1_7_6_gtye4...
Compiling module gtwizard_ultrascale_v1_7_6.gtwizard_ultrascale_v1_7_6_bit_s...
Compiling module gtwizard_ultrascale_v1_7_6.gtwizard_ultrascale_v1_7_6_reset...
Compiling module gtwizard_ultrascale_v1_7_6.gtwizard_ultrascale_v1_7_6_reset...
Compiling module gtwizard_ultrascale_v1_7_6.gtwizard_ultrascale_v1_7_6_gtwiz...
Compiling module xil_defaultlib.cmac_usplus_0_gt_gtwizard_gtye4(...
Compiling module xil_defaultlib.cmac_usplus_0_gt_gtwizard_top(C_...
Compiling module xil_defaultlib.cmac_usplus_0_gt
Compiling module xil_defaultlib.cmac_usplus_0_wrapper(C_CMAC_CAU...
Compiling module xil_defaultlib.cmac_usplus_0
Compiling module xil_defaultlib.cmac_usplus_0_lbus_pkt_gen
Compiling module xil_defaultlib.cmac_usplus_0_lbus_pkt_mon
Compiling module xil_defaultlib.cmac_usplus_0_pkt_gen_mon
Compiling module xil_defaultlib.cmac_usplus_0_exdes
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.loop_buf
Compiling module xil_defaultlib.cmac_usplus_0_demo
Compiling module xil_defaultlib.cmac_usplus_0_exdes_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cmac_usplus_0_exdes_tb_behav
