Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Fri Jun 29 16:40:46 2018
| Host         : DESKTOP-VFDGOU2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AD1_PV1_timing_summary_routed.rpt -rpx AD1_PV1_timing_summary_routed.rpx
| Design       : AD1_PV1
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.631        0.000                      0                  272        0.142        0.000                      0                  272        4.020        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.631        0.000                      0                  272        0.142        0.000                      0                  272        4.020        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 UART_TX1/dut1/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX1/data_shift_reg[12]_srl7____UART_TX1_data_shift_reg_s_5/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 1.058ns (22.146%)  route 3.719ns (77.854%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.618     5.169    UART_TX1/dut1/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  UART_TX1/dut1/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.625 f  UART_TX1/dut1/cont_reg[17]/Q
                         net (fo=4, routed)           1.085     6.710    UART_TX1/dut1/cont_reg_n_0_[17]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.834 f  UART_TX1/dut1/FSM_sequential_state_send[3]_i_3/O
                         net (fo=2, routed)           0.978     7.812    UART_TX1/dut1/FSM_sequential_state_send[3]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.152     7.964 r  UART_TX1/dut1/data_shift[19]_i_2/O
                         net (fo=27, routed)          1.004     8.968    UART_TX1/dut1/D[9]
    SLICE_X6Y86          LUT5 (Prop_lut5_I4_O)        0.326     9.294 r  UART_TX1/dut1/data_shift[19]_i_1/O
                         net (fo=22, routed)          0.653     9.947    UART_TX1/dut1_n_13
    SLICE_X2Y84          SRL16E                                       r  UART_TX1/data_shift_reg[12]_srl7____UART_TX1_data_shift_reg_s_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.500    14.871    UART_TX1/clk_IBUF_BUFG
    SLICE_X2Y84          SRL16E                                       r  UART_TX1/data_shift_reg[12]_srl7____UART_TX1_data_shift_reg_s_5/CLK
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y84          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    14.578    UART_TX1/data_shift_reg[12]_srl7____UART_TX1_data_shift_reg_s_5
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 UART_TX1/dut1/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX1/data_shift_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 1.058ns (21.997%)  route 3.752ns (78.003%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.618     5.169    UART_TX1/dut1/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  UART_TX1/dut1/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.625 f  UART_TX1/dut1/cont_reg[17]/Q
                         net (fo=4, routed)           1.085     6.710    UART_TX1/dut1/cont_reg_n_0_[17]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.834 f  UART_TX1/dut1/FSM_sequential_state_send[3]_i_3/O
                         net (fo=2, routed)           0.978     7.812    UART_TX1/dut1/FSM_sequential_state_send[3]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.152     7.964 r  UART_TX1/dut1/data_shift[19]_i_2/O
                         net (fo=27, routed)          1.004     8.968    UART_TX1/dut1/D[9]
    SLICE_X6Y86          LUT5 (Prop_lut5_I4_O)        0.326     9.294 r  UART_TX1/dut1/data_shift[19]_i_1/O
                         net (fo=22, routed)          0.685     9.979    UART_TX1/dut1_n_13
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.498    14.869    UART_TX1/clk_IBUF_BUFG
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg[0]/C
                         clock pessimism              0.272    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X5Y84          FDSE (Setup_fdse_C_CE)      -0.205    14.901    UART_TX1/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 UART_TX1/dut1/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX1/data_shift_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 1.058ns (21.997%)  route 3.752ns (78.003%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.618     5.169    UART_TX1/dut1/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  UART_TX1/dut1/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.625 f  UART_TX1/dut1/cont_reg[17]/Q
                         net (fo=4, routed)           1.085     6.710    UART_TX1/dut1/cont_reg_n_0_[17]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.834 f  UART_TX1/dut1/FSM_sequential_state_send[3]_i_3/O
                         net (fo=2, routed)           0.978     7.812    UART_TX1/dut1/FSM_sequential_state_send[3]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.152     7.964 r  UART_TX1/dut1/data_shift[19]_i_2/O
                         net (fo=27, routed)          1.004     8.968    UART_TX1/dut1/D[9]
    SLICE_X6Y86          LUT5 (Prop_lut5_I4_O)        0.326     9.294 r  UART_TX1/dut1/data_shift[19]_i_1/O
                         net (fo=22, routed)          0.685     9.979    UART_TX1/dut1_n_13
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.498    14.869    UART_TX1/clk_IBUF_BUFG
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg[10]/C
                         clock pessimism              0.272    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X5Y84          FDSE (Setup_fdse_C_CE)      -0.205    14.901    UART_TX1/data_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 UART_TX1/dut1/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX1/data_shift_reg_s/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 1.058ns (21.997%)  route 3.752ns (78.003%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.618     5.169    UART_TX1/dut1/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  UART_TX1/dut1/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.625 f  UART_TX1/dut1/cont_reg[17]/Q
                         net (fo=4, routed)           1.085     6.710    UART_TX1/dut1/cont_reg_n_0_[17]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.834 f  UART_TX1/dut1/FSM_sequential_state_send[3]_i_3/O
                         net (fo=2, routed)           0.978     7.812    UART_TX1/dut1/FSM_sequential_state_send[3]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.152     7.964 r  UART_TX1/dut1/data_shift[19]_i_2/O
                         net (fo=27, routed)          1.004     8.968    UART_TX1/dut1/D[9]
    SLICE_X6Y86          LUT5 (Prop_lut5_I4_O)        0.326     9.294 r  UART_TX1/dut1/data_shift[19]_i_1/O
                         net (fo=22, routed)          0.685     9.979    UART_TX1/dut1_n_13
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg_s/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.498    14.869    UART_TX1/clk_IBUF_BUFG
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg_s/C
                         clock pessimism              0.272    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X5Y84          FDSE (Setup_fdse_C_CE)      -0.205    14.901    UART_TX1/data_shift_reg_s
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 UART_TX1/dut1/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX1/data_shift_reg_s_0/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 1.058ns (21.997%)  route 3.752ns (78.003%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.618     5.169    UART_TX1/dut1/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  UART_TX1/dut1/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.625 f  UART_TX1/dut1/cont_reg[17]/Q
                         net (fo=4, routed)           1.085     6.710    UART_TX1/dut1/cont_reg_n_0_[17]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.834 f  UART_TX1/dut1/FSM_sequential_state_send[3]_i_3/O
                         net (fo=2, routed)           0.978     7.812    UART_TX1/dut1/FSM_sequential_state_send[3]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.152     7.964 r  UART_TX1/dut1/data_shift[19]_i_2/O
                         net (fo=27, routed)          1.004     8.968    UART_TX1/dut1/D[9]
    SLICE_X6Y86          LUT5 (Prop_lut5_I4_O)        0.326     9.294 r  UART_TX1/dut1/data_shift[19]_i_1/O
                         net (fo=22, routed)          0.685     9.979    UART_TX1/dut1_n_13
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg_s_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.498    14.869    UART_TX1/clk_IBUF_BUFG
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg_s_0/C
                         clock pessimism              0.272    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X5Y84          FDSE (Setup_fdse_C_CE)      -0.205    14.901    UART_TX1/data_shift_reg_s_0
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 UART_TX1/dut1/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX1/data_shift_reg_s_1/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 1.058ns (21.997%)  route 3.752ns (78.003%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.618     5.169    UART_TX1/dut1/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  UART_TX1/dut1/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.625 f  UART_TX1/dut1/cont_reg[17]/Q
                         net (fo=4, routed)           1.085     6.710    UART_TX1/dut1/cont_reg_n_0_[17]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.834 f  UART_TX1/dut1/FSM_sequential_state_send[3]_i_3/O
                         net (fo=2, routed)           0.978     7.812    UART_TX1/dut1/FSM_sequential_state_send[3]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.152     7.964 r  UART_TX1/dut1/data_shift[19]_i_2/O
                         net (fo=27, routed)          1.004     8.968    UART_TX1/dut1/D[9]
    SLICE_X6Y86          LUT5 (Prop_lut5_I4_O)        0.326     9.294 r  UART_TX1/dut1/data_shift[19]_i_1/O
                         net (fo=22, routed)          0.685     9.979    UART_TX1/dut1_n_13
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg_s_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.498    14.869    UART_TX1/clk_IBUF_BUFG
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg_s_1/C
                         clock pessimism              0.272    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X5Y84          FDSE (Setup_fdse_C_CE)      -0.205    14.901    UART_TX1/data_shift_reg_s_1
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 UART_TX1/dut1/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX1/data_shift_reg_s_2/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 1.058ns (21.997%)  route 3.752ns (78.003%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.618     5.169    UART_TX1/dut1/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  UART_TX1/dut1/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.625 f  UART_TX1/dut1/cont_reg[17]/Q
                         net (fo=4, routed)           1.085     6.710    UART_TX1/dut1/cont_reg_n_0_[17]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.834 f  UART_TX1/dut1/FSM_sequential_state_send[3]_i_3/O
                         net (fo=2, routed)           0.978     7.812    UART_TX1/dut1/FSM_sequential_state_send[3]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.152     7.964 r  UART_TX1/dut1/data_shift[19]_i_2/O
                         net (fo=27, routed)          1.004     8.968    UART_TX1/dut1/D[9]
    SLICE_X6Y86          LUT5 (Prop_lut5_I4_O)        0.326     9.294 r  UART_TX1/dut1/data_shift[19]_i_1/O
                         net (fo=22, routed)          0.685     9.979    UART_TX1/dut1_n_13
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg_s_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.498    14.869    UART_TX1/clk_IBUF_BUFG
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg_s_2/C
                         clock pessimism              0.272    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X5Y84          FDSE (Setup_fdse_C_CE)      -0.205    14.901    UART_TX1/data_shift_reg_s_2
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 UART_TX1/dut1/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX1/data_shift_reg_s_3/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 1.058ns (21.997%)  route 3.752ns (78.003%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.618     5.169    UART_TX1/dut1/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  UART_TX1/dut1/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.625 f  UART_TX1/dut1/cont_reg[17]/Q
                         net (fo=4, routed)           1.085     6.710    UART_TX1/dut1/cont_reg_n_0_[17]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.834 f  UART_TX1/dut1/FSM_sequential_state_send[3]_i_3/O
                         net (fo=2, routed)           0.978     7.812    UART_TX1/dut1/FSM_sequential_state_send[3]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.152     7.964 r  UART_TX1/dut1/data_shift[19]_i_2/O
                         net (fo=27, routed)          1.004     8.968    UART_TX1/dut1/D[9]
    SLICE_X6Y86          LUT5 (Prop_lut5_I4_O)        0.326     9.294 r  UART_TX1/dut1/data_shift[19]_i_1/O
                         net (fo=22, routed)          0.685     9.979    UART_TX1/dut1_n_13
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg_s_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.498    14.869    UART_TX1/clk_IBUF_BUFG
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg_s_3/C
                         clock pessimism              0.272    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X5Y84          FDSE (Setup_fdse_C_CE)      -0.205    14.901    UART_TX1/data_shift_reg_s_3
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 UART_TX1/dut1/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX1/data_shift_reg_s_4/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 1.058ns (21.997%)  route 3.752ns (78.003%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.618     5.169    UART_TX1/dut1/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  UART_TX1/dut1/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.625 f  UART_TX1/dut1/cont_reg[17]/Q
                         net (fo=4, routed)           1.085     6.710    UART_TX1/dut1/cont_reg_n_0_[17]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.834 f  UART_TX1/dut1/FSM_sequential_state_send[3]_i_3/O
                         net (fo=2, routed)           0.978     7.812    UART_TX1/dut1/FSM_sequential_state_send[3]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.152     7.964 r  UART_TX1/dut1/data_shift[19]_i_2/O
                         net (fo=27, routed)          1.004     8.968    UART_TX1/dut1/D[9]
    SLICE_X6Y86          LUT5 (Prop_lut5_I4_O)        0.326     9.294 r  UART_TX1/dut1/data_shift[19]_i_1/O
                         net (fo=22, routed)          0.685     9.979    UART_TX1/dut1_n_13
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg_s_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.498    14.869    UART_TX1/clk_IBUF_BUFG
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg_s_4/C
                         clock pessimism              0.272    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X5Y84          FDSE (Setup_fdse_C_CE)      -0.205    14.901    UART_TX1/data_shift_reg_s_4
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 UART_TX1/dut1/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX1/data_shift_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 1.058ns (22.146%)  route 3.719ns (77.854%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.618     5.169    UART_TX1/dut1/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  UART_TX1/dut1/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.625 f  UART_TX1/dut1/cont_reg[17]/Q
                         net (fo=4, routed)           1.085     6.710    UART_TX1/dut1/cont_reg_n_0_[17]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.834 f  UART_TX1/dut1/FSM_sequential_state_send[3]_i_3/O
                         net (fo=2, routed)           0.978     7.812    UART_TX1/dut1/FSM_sequential_state_send[3]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.152     7.964 r  UART_TX1/dut1/data_shift[19]_i_2/O
                         net (fo=27, routed)          1.004     8.968    UART_TX1/dut1/D[9]
    SLICE_X6Y86          LUT5 (Prop_lut5_I4_O)        0.326     9.294 r  UART_TX1/dut1/data_shift[19]_i_1/O
                         net (fo=22, routed)          0.653     9.947    UART_TX1/dut1_n_13
    SLICE_X3Y84          FDRE                                         r  UART_TX1/data_shift_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.500    14.871    UART_TX1/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  UART_TX1/data_shift_reg[19]/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y84          FDRE (Setup_fdre_C_CE)      -0.205    14.890    UART_TX1/data_shift_reg[19]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  4.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 AD1_1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PV1_C_P1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.193%)  route 0.114ns (44.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.584     1.497    AD1_1/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  AD1_1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  AD1_1/data0_reg[11]/Q
                         net (fo=1, routed)           0.114     1.753    p_0_in[4]
    SLICE_X2Y83          FDRE                                         r  PV1_C_P1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.855     2.013    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  PV1_C_P1_reg[4]/C
                         clock pessimism             -0.478     1.534    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.076     1.610    PV1_C_P1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 AD1_1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PV1_C_P1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.584     1.497    AD1_1/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  AD1_1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  AD1_1/data0_reg[10]/Q
                         net (fo=1, routed)           0.116     1.755    p_0_in[3]
    SLICE_X2Y83          FDRE                                         r  PV1_C_P1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.855     2.013    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  PV1_C_P1_reg[3]/C
                         clock pessimism             -0.478     1.534    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.076     1.610    PV1_C_P1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 AD1_1/data0_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD1_1/data0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.107%)  route 0.110ns (43.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.584     1.497    AD1_1/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  AD1_1/data0_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  AD1_1/data0_shift_reg[4]/Q
                         net (fo=2, routed)           0.110     1.749    AD1_1/data0_shift[4]
    SLICE_X2Y81          FDRE                                         r  AD1_1/data0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.853     2.011    AD1_1/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  AD1_1/data0_reg[5]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.076     1.587    AD1_1/data0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 AD1_1/data0_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD1_1/data0_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.584     1.497    AD1_1/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  AD1_1/data0_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  AD1_1/data0_shift_reg[7]/Q
                         net (fo=2, routed)           0.101     1.739    AD1_1/data0_shift[7]
    SLICE_X3Y81          FDRE                                         r  AD1_1/data0_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.853     2.011    AD1_1/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  AD1_1/data0_shift_reg[8]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.066     1.577    AD1_1/data0_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 AD1_1/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PV1_C_P2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.584     1.497    AD1_1/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  AD1_1/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  AD1_1/data0_reg[0]/Q
                         net (fo=1, routed)           0.120     1.758    AD1_1_n_13
    SLICE_X2Y83          FDRE                                         r  PV1_C_P2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.855     2.013    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  PV1_C_P2_reg[0]/C
                         clock pessimism             -0.478     1.534    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.060     1.594    PV1_C_P2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 PV1_C_P2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.585     1.498    clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  PV1_C_P2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  PV1_C_P2_reg[6]/Q
                         net (fo=1, routed)           0.082     1.745    PV1_C_P2[6]
    SLICE_X3Y82          LUT5 (Prop_lut5_I2_O)        0.045     1.790 r  data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.790    data_out[6]
    SLICE_X3Y82          FDRE                                         r  data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.854     2.012    clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  data_out_reg[6]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.092     1.603    data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART_TX1/data_shift_reg_s_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX1/data_shift_reg_s_2/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.585     1.498    UART_TX1/clk_IBUF_BUFG
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg_s_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDSE (Prop_fdse_C_Q)         0.141     1.639 r  UART_TX1/data_shift_reg_s_1/Q
                         net (fo=1, routed)           0.116     1.756    UART_TX1/data_shift_reg_s_1_n_0
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg_s_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.854     2.012    UART_TX1/clk_IBUF_BUFG
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg_s_2/C
                         clock pessimism             -0.513     1.498    
    SLICE_X5Y84          FDSE (Hold_fdse_C_D)         0.071     1.569    UART_TX1/data_shift_reg_s_2
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 PV1_C_P1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.586     1.499    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  PV1_C_P1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.663 r  PV1_C_P1_reg[1]/Q
                         net (fo=1, routed)           0.082     1.746    PV1_C_P1[1]
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.045     1.791 r  data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.791    data_out[1]
    SLICE_X3Y83          FDRE                                         r  data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.855     2.013    clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  data_out_reg[1]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.091     1.603    data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 AD1_1/data0_shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD1_1/data0_shift_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.584     1.497    AD1_1/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  AD1_1/data0_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  AD1_1/data0_shift_reg[9]/Q
                         net (fo=2, routed)           0.125     1.764    AD1_1/data0_shift[9]
    SLICE_X3Y81          FDRE                                         r  AD1_1/data0_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.853     2.011    AD1_1/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  AD1_1/data0_shift_reg[10]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.070     1.567    AD1_1/data0_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 UART_TX1/data_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX1/data_shift_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.604%)  route 0.168ns (54.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.587     1.500    UART_TX1/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  UART_TX1/data_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  UART_TX1/data_shift_reg[1]/Q
                         net (fo=1, routed)           0.168     1.810    UART_TX1/data_shift[1]
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.854     2.012    UART_TX1/clk_IBUF_BUFG
    SLICE_X5Y84          FDSE                                         r  UART_TX1/data_shift_reg[0]/C
                         clock pessimism             -0.478     1.533    
    SLICE_X5Y84          FDSE (Hold_fdse_C_D)         0.075     1.608    UART_TX1/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X0Y85     AD1_1/CS_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y82     AD1_1/SCLK_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y83     AD1_1/data0_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y83     AD1_1/data0_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y83     AD1_1/data0_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y83     AD1_1/data0_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y81     AD1_1/data0_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y81     AD1_1/data0_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y81     AD1_1/data0_reg[4]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y84     UART_TX1/data_shift_reg[12]_srl7____UART_TX1_data_shift_reg_s_5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y84     UART_TX1/data_shift_reg[12]_srl7____UART_TX1_data_shift_reg_s_5/CLK
Low Pulse Width   Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X0Y85     AD1_1/CS_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y82     AD1_1/SCLK_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y83     AD1_1/data0_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y83     AD1_1/data0_reg[10]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y83     AD1_1/data0_reg[11]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y83     AD1_1/data0_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y81     AD1_1/data0_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y81     AD1_1/data0_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y84     UART_TX1/data_shift_reg[12]_srl7____UART_TX1_data_shift_reg_s_5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y84     UART_TX1/data_shift_reg[12]_srl7____UART_TX1_data_shift_reg_s_5/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y82     AD1_1/SCLK_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y83     AD1_1/data0_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y83     AD1_1/data0_reg[10]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y83     AD1_1/data0_reg[11]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y83     AD1_1/data0_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y84     DIVCLK/cont_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y84     DIVCLK/cont_reg[10]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y84     DIVCLK/cont_reg[11]/C



