

================================================================
== Vitis HLS Report for 'sort_radix_Pipeline_sum_1'
================================================================
* Date:           Sun May 18 06:01:03 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.683 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      129|      129|  0.645 us|  0.645 us|  129|  129|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- sum_1   |      127|      127|         2|          1|          1|   127|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       87|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       51|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       51|      132|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln25_fu_132_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln27_1_fu_150_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln27_fu_111_p2    |         +|   0|  0|  20|          13|           4|
    |icmp_ln25_fu_93_p2    |      icmp|   0|  0|  11|           8|           9|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  87|          62|          48|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_sig_allocacmp_radixID_1  |   9|          2|    8|         16|
    |radixID_fu_46               |   9|          2|    8|         16|
    |store_forwarded164_fu_50    |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  45|         10|   50|        100|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |radixID_1_reg_176         |   8|   0|    8|          0|
    |radixID_fu_46             |   8|   0|    8|          0|
    |store_forwarded164_fu_50  |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  51|   0|   51|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------+-----+-----+------------+---------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  sort_radix_Pipeline_sum_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  sort_radix_Pipeline_sum_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  sort_radix_Pipeline_sum_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  sort_radix_Pipeline_sum_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  sort_radix_Pipeline_sum_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  sort_radix_Pipeline_sum_1|  return value|
|bucket_address0  |  out|   11|   ap_memory|                     bucket|         array|
|bucket_ce0       |  out|    1|   ap_memory|                     bucket|         array|
|bucket_q0        |   in|   32|   ap_memory|                     bucket|         array|
|sum_address0     |  out|    7|   ap_memory|                        sum|         array|
|sum_ce0          |  out|    1|   ap_memory|                        sum|         array|
|sum_we0          |  out|    1|   ap_memory|                        sum|         array|
|sum_d0           |  out|   32|   ap_memory|                        sum|         array|
+-----------------+-----+-----+------------+---------------------------+--------------+

