###############################################################
#  Generated by:      Cadence Encounter 09.12-s159_1
#  OS:                Linux x86_64(Host ID drain8)
#  Generated on:      Thu Jun 11 13:54:54 2015
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: MET Setup Check with Pin \pp1_reg[2] /CK 
Endpoint:   \pp1_reg[2] /SEL (^) checked with  leading edge of 'clk'
Beginpoint: enable           (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.178
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.371
- Arrival Time                  0.668
= Slack Time                   18.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | enable v   |           | 0.000 |       |   0.550 |   19.253 | 
     | g1209       | I v -> O ^ | INVCKX1   | 0.111 | 0.116 |   0.666 |   19.369 | 
     | \pp1_reg[2] | SEL ^      | QDFZCRBX1 | 0.111 | 0.002 |   0.668 |   19.371 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.703 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.691 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.680 | 
     | \pp1_reg[2]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.679 | 
     +----------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin \pp1_reg[1] /CK 
Endpoint:   \pp1_reg[1] /SEL (^) checked with  leading edge of 'clk'
Beginpoint: enable           (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.178
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.371
- Arrival Time                  0.668
= Slack Time                   18.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | enable v   |           | 0.000 |       |   0.550 |   19.253 | 
     | g1209       | I v -> O ^ | INVCKX1   | 0.111 | 0.116 |   0.666 |   19.369 | 
     | \pp1_reg[1] | SEL ^      | QDFZCRBX1 | 0.111 | 0.002 |   0.668 |   19.371 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.703 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.691 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.681 | 
     | \pp1_reg[1]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.679 | 
     +----------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \pp0_reg[0] /CK 
Endpoint:   \pp0_reg[0] /SEL (^) checked with  leading edge of 'clk'
Beginpoint: enable           (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.178
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.371
- Arrival Time                  0.668
= Slack Time                   18.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | enable v   |           | 0.000 |       |   0.550 |   19.253 | 
     | g1209       | I v -> O ^ | INVCKX1   | 0.111 | 0.116 |   0.666 |   19.369 | 
     | \pp0_reg[0] | SEL ^      | QDFZCRBX1 | 0.111 | 0.002 |   0.668 |   19.371 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.703 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.691 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.681 | 
     | \pp0_reg[0]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.679 | 
     +----------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \pp1_reg[3] /CK 
Endpoint:   \pp1_reg[3] /SEL (^) checked with  leading edge of 'clk'
Beginpoint: enable           (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.178
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.372
- Arrival Time                  0.668
= Slack Time                   18.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | enable v   |           | 0.000 |       |   0.550 |   19.254 | 
     | g1209       | I v -> O ^ | INVCKX1   | 0.111 | 0.116 |   0.666 |   19.369 | 
     | \pp1_reg[3] | SEL ^      | QDFZCRBX1 | 0.111 | 0.002 |   0.668 |   19.372 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.704 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.692 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.681 | 
     | \pp1_reg[3]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.679 | 
     +----------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \pp3_reg[6] /CK 
Endpoint:   \pp3_reg[6] /SEL (^) checked with  leading edge of 'clk'
Beginpoint: enable           (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.178
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.372
- Arrival Time                  0.668
= Slack Time                   18.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | enable v   |           | 0.000 |       |   0.550 |   19.254 | 
     | g1209       | I v -> O ^ | INVCKX1   | 0.111 | 0.116 |   0.666 |   19.369 | 
     | \pp3_reg[6] | SEL ^      | QDFZCRBX1 | 0.111 | 0.002 |   0.668 |   19.372 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.703 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.692 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.681 | 
     | \pp3_reg[6]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.679 | 
     +----------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \pp2_reg[3] /CK 
Endpoint:   \pp2_reg[3] /SEL (^) checked with  leading edge of 'clk'
Beginpoint: enable           (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.178
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.372
- Arrival Time                  0.668
= Slack Time                   18.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | enable v   |           | 0.000 |       |   0.550 |   19.254 | 
     | g1209       | I v -> O ^ | INVCKX1   | 0.111 | 0.116 |   0.666 |   19.369 | 
     | \pp2_reg[3] | SEL ^      | QDFZCRBX1 | 0.111 | 0.002 |   0.668 |   19.372 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.704 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.692 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.681 | 
     | \pp2_reg[3]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.679 | 
     +----------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \pp1_reg[4] /CK 
Endpoint:   \pp1_reg[4] /SEL (^) checked with  leading edge of 'clk'
Beginpoint: enable           (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.178
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.372
- Arrival Time                  0.668
= Slack Time                   18.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | enable v   |           | 0.000 |       |   0.550 |   19.254 | 
     | g1209       | I v -> O ^ | INVCKX1   | 0.111 | 0.116 |   0.666 |   19.369 | 
     | \pp1_reg[4] | SEL ^      | QDFZCRBX1 | 0.111 | 0.002 |   0.668 |   19.372 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.703 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.692 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.681 | 
     | \pp1_reg[4]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.679 | 
     +----------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \pp0_reg[1] /CK 
Endpoint:   \pp0_reg[1] /SEL (^) checked with  leading edge of 'clk'
Beginpoint: enable           (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.178
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.371
- Arrival Time                  0.668
= Slack Time                   18.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | enable v   |           | 0.000 |       |   0.550 |   19.254 | 
     | g1209       | I v -> O ^ | INVCKX1   | 0.111 | 0.116 |   0.666 |   19.369 | 
     | \pp0_reg[1] | SEL ^      | QDFZCRBX1 | 0.111 | 0.002 |   0.668 |   19.371 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.703 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.692 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.681 | 
     | \pp0_reg[1]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.679 | 
     +----------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \pp2_reg[5] /CK 
Endpoint:   \pp2_reg[5] /SEL (^) checked with  leading edge of 'clk'
Beginpoint: enable           (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.178
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.372
- Arrival Time                  0.668
= Slack Time                   18.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | enable v   |           | 0.000 |       |   0.550 |   19.254 | 
     | g1209       | I v -> O ^ | INVCKX1   | 0.111 | 0.116 |   0.666 |   19.369 | 
     | \pp2_reg[5] | SEL ^      | QDFZCRBX1 | 0.111 | 0.002 |   0.668 |   19.372 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.703 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.692 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.681 | 
     | \pp2_reg[5]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.679 | 
     +----------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \pp0_reg[3] /CK 
Endpoint:   \pp0_reg[3] /SEL (^) checked with  leading edge of 'clk'
Beginpoint: enable           (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.178
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.371
- Arrival Time                  0.668
= Slack Time                   18.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | enable v   |           | 0.000 |       |   0.550 |   19.254 | 
     | g1209       | I v -> O ^ | INVCKX1   | 0.111 | 0.116 |   0.666 |   19.369 | 
     | \pp0_reg[3] | SEL ^      | QDFZCRBX1 | 0.111 | 0.002 |   0.668 |   19.371 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.703 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.692 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.681 | 
     | \pp0_reg[3]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.679 | 
     +----------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \pp0_reg[2] /CK 
Endpoint:   \pp0_reg[2] /SEL (^) checked with  leading edge of 'clk'
Beginpoint: enable           (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.178
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.371
- Arrival Time                  0.667
= Slack Time                   18.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | enable v   |           | 0.000 |       |   0.550 |   19.254 | 
     | g1209       | I v -> O ^ | INVCKX1   | 0.111 | 0.116 |   0.666 |   19.369 | 
     | \pp0_reg[2] | SEL ^      | QDFZCRBX1 | 0.111 | 0.002 |   0.667 |   19.371 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.704 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.692 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.681 | 
     | \pp0_reg[2]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.680 | 
     +----------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \pp3_reg[4] /CK 
Endpoint:   \pp3_reg[4] /SEL (^) checked with  leading edge of 'clk'
Beginpoint: enable           (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.178
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.372
- Arrival Time                  0.668
= Slack Time                   18.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | enable v   |           | 0.000 |       |   0.550 |   19.254 | 
     | g1209       | I v -> O ^ | INVCKX1   | 0.111 | 0.116 |   0.666 |   19.369 | 
     | \pp3_reg[4] | SEL ^      | QDFZCRBX1 | 0.111 | 0.002 |   0.668 |   19.372 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.704 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.692 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.681 | 
     | \pp3_reg[4]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.679 | 
     +----------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \pp2_reg[2] /CK 
Endpoint:   \pp2_reg[2] /SEL (^) checked with  leading edge of 'clk'
Beginpoint: enable           (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.178
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.371
- Arrival Time                  0.667
= Slack Time                   18.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | enable v   |           | 0.000 |       |   0.550 |   19.254 | 
     | g1209       | I v -> O ^ | INVCKX1   | 0.111 | 0.116 |   0.666 |   19.369 | 
     | \pp2_reg[2] | SEL ^      | QDFZCRBX1 | 0.111 | 0.002 |   0.667 |   19.371 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.704 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.692 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.681 | 
     | \pp2_reg[2]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.680 | 
     +----------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \pp3_reg[3] /CK 
Endpoint:   \pp3_reg[3] /SEL (^) checked with  leading edge of 'clk'
Beginpoint: enable           (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.178
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.371
- Arrival Time                  0.667
= Slack Time                   18.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | enable v   |           | 0.000 |       |   0.550 |   19.254 | 
     | g1209       | I v -> O ^ | INVCKX1   | 0.111 | 0.116 |   0.666 |   19.370 | 
     | \pp3_reg[3] | SEL ^      | QDFZCRBX1 | 0.111 | 0.002 |   0.667 |   19.371 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.704 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.692 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.681 | 
     | \pp3_reg[3]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.680 | 
     +----------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \pp2_reg[4] /CK 
Endpoint:   \pp2_reg[4] /SEL (^) checked with  leading edge of 'clk'
Beginpoint: enable           (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.178
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.371
- Arrival Time                  0.667
= Slack Time                   18.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | enable v   |           | 0.000 |       |   0.550 |   19.254 | 
     | g1209       | I v -> O ^ | INVCKX1   | 0.111 | 0.116 |   0.666 |   19.370 | 
     | \pp2_reg[4] | SEL ^      | QDFZCRBX1 | 0.111 | 0.001 |   0.667 |   19.371 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.704 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.692 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.681 | 
     | \pp2_reg[4]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.680 | 
     +----------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \pp3_reg[5] /CK 
Endpoint:   \pp3_reg[5] /SEL (^) checked with  leading edge of 'clk'
Beginpoint: enable           (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.178
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.371
- Arrival Time                  0.667
= Slack Time                   18.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | enable v   |           | 0.000 |       |   0.550 |   19.254 | 
     | g1209       | I v -> O ^ | INVCKX1   | 0.111 | 0.116 |   0.666 |   19.370 | 
     | \pp3_reg[5] | SEL ^      | QDFZCRBX1 | 0.111 | 0.001 |   0.667 |   19.371 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.704 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.692 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.682 | 
     | \pp3_reg[5]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.680 | 
     +----------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \z_reg[2] /CK 
Endpoint:   \z_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: enable       (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.023
- Setup                         0.033
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.516
- Arrival Time                  0.772
= Slack Time                   18.743
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |           |             |          |       |       |  Time   |   Time   | 
     |-----------+-------------+----------+-------+-------+---------+----------| 
     |           | enable ^    |          | 0.000 |       |   0.550 |   19.293 | 
     | g1209     | I ^ -> O v  | INVCKX1  | 0.126 | 0.144 |   0.694 |   19.437 | 
     | g1164     | B1 v -> O ^ | AOI112X1 | 0.043 | 0.079 |   0.772 |   19.516 | 
     | \z_reg[2] | D ^         | QDFFX1   | 0.043 | 0.000 |   0.772 |   19.516 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |          |       |       |  Time   |   Time   | 
     |--------------+------------+----------+-------+-------+---------+----------| 
     |              | clock ^    |          | 0.000 |       |   0.000 |  -18.743 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20 | 0.005 | 0.012 |   0.012 |  -18.732 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20 | 0.007 | 0.011 |   0.022 |  -18.721 | 
     | \z_reg[2]    | CK ^       | QDFFX1   | 0.007 | 0.001 |   0.023 |  -18.720 | 
     +---------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \z_reg[1] /CK 
Endpoint:   \z_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: enable       (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.032
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.517
- Arrival Time                  0.740
= Slack Time                   18.776
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +------------------------------------------------------------------------+ 
     |  Instance |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |           |             |         |       |       |  Time   |   Time   | 
     |-----------+-------------+---------+-------+-------+---------+----------| 
     |           | enable ^    |         | 0.000 |       |   0.550 |   19.326 | 
     | g1209     | I ^ -> O v  | INVCKX1 | 0.126 | 0.144 |   0.694 |   19.470 | 
     | g1197     | EB v -> O ^ | MUXB2X1 | 0.028 | 0.047 |   0.740 |   19.517 | 
     | \z_reg[1] | D ^         | QDFFX1  | 0.028 | 0.000 |   0.740 |   19.517 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |          |       |       |  Time   |   Time   | 
     |--------------+------------+----------+-------+-------+---------+----------| 
     |              | clock ^    |          | 0.000 |       |   0.000 |  -18.776 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20 | 0.005 | 0.012 |   0.012 |  -18.765 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20 | 0.007 | 0.011 |   0.022 |  -18.754 | 
     | \z_reg[1]    | CK ^       | QDFFX1   | 0.007 | 0.001 |   0.024 |  -18.752 | 
     +---------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \pp1_reg[2] /CK 
Endpoint:   \pp1_reg[2] /RB (^) checked with  leading edge of 'clk'
Beginpoint: y[1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.070
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.479
- Arrival Time                  0.550
= Slack Time                   18.928
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | y[1] ^ |           | 0.000 |       |   0.550 |   19.478 | 
     | \pp1_reg[2] | RB ^   | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.479 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.928 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.916 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.906 | 
     | \pp1_reg[2]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.905 | 
     +----------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \pp1_reg[1] /CK 
Endpoint:   \pp1_reg[1] /RB (^) checked with  leading edge of 'clk'
Beginpoint: y[1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.070
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.479
- Arrival Time                  0.550
= Slack Time                   18.928
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | y[1] ^ |           | 0.000 |       |   0.550 |   19.478 | 
     | \pp1_reg[1] | RB ^   | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.479 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.928 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.917 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.906 | 
     | \pp1_reg[1]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.905 | 
     +----------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \pp0_reg[0] /CK 
Endpoint:   \pp0_reg[0] /RB (^) checked with  leading edge of 'clk'
Beginpoint: y[0]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.070
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.479
- Arrival Time                  0.550
= Slack Time                   18.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | y[0] ^ |           | 0.000 |       |   0.550 |   19.479 | 
     | \pp0_reg[0] | RB ^   | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.479 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.929 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.917 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.906 | 
     | \pp0_reg[0]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.905 | 
     +----------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \pp2_reg[4] /CK 
Endpoint:   \pp2_reg[4] /RB (^) checked with  leading edge of 'clk'
Beginpoint: y[2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.070
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.479
- Arrival Time                  0.550
= Slack Time                   18.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | y[2] ^ |           | 0.000 |       |   0.550 |   19.479 | 
     | \pp2_reg[4] | RB ^   | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.479 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.929 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.917 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.906 | 
     | \pp2_reg[4]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.905 | 
     +----------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \pp3_reg[5] /CK 
Endpoint:   \pp3_reg[5] /RB (^) checked with  leading edge of 'clk'
Beginpoint: y[3]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.070
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.479
- Arrival Time                  0.550
= Slack Time                   18.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | y[3] ^ |           | 0.000 |       |   0.550 |   19.479 | 
     | \pp3_reg[5] | RB ^   | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.479 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.929 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.917 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.906 | 
     | \pp3_reg[5]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.905 | 
     +----------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \pp3_reg[3] /CK 
Endpoint:   \pp3_reg[3] /RB (^) checked with  leading edge of 'clk'
Beginpoint: y[3]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.070
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.479
- Arrival Time                  0.550
= Slack Time                   18.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | y[3] ^ |           | 0.000 |       |   0.550 |   19.479 | 
     | \pp3_reg[3] | RB ^   | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.479 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.929 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.917 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.906 | 
     | \pp3_reg[3]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.905 | 
     +----------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \pp2_reg[2] /CK 
Endpoint:   \pp2_reg[2] /RB (^) checked with  leading edge of 'clk'
Beginpoint: y[2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.070
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.479
- Arrival Time                  0.550
= Slack Time                   18.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | y[2] ^ |           | 0.000 |       |   0.550 |   19.479 | 
     | \pp2_reg[2] | RB ^   | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.479 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.929 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.917 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.906 | 
     | \pp2_reg[2]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.905 | 
     +----------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \pp0_reg[2] /CK 
Endpoint:   \pp0_reg[2] /RB (^) checked with  leading edge of 'clk'
Beginpoint: y[0]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.070
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.479
- Arrival Time                  0.550
= Slack Time                   18.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | y[0] ^ |           | 0.000 |       |   0.550 |   19.479 | 
     | \pp0_reg[2] | RB ^   | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.479 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.929 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.917 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.906 | 
     | \pp0_reg[2]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.905 | 
     +----------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \pp0_reg[1] /CK 
Endpoint:   \pp0_reg[1] /RB (^) checked with  leading edge of 'clk'
Beginpoint: y[0]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.070
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.479
- Arrival Time                  0.550
= Slack Time                   18.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | y[0] ^ |           | 0.000 |       |   0.550 |   19.479 | 
     | \pp0_reg[1] | RB ^   | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.479 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.929 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.917 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.906 | 
     | \pp0_reg[1]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.905 | 
     +----------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \pp0_reg[3] /CK 
Endpoint:   \pp0_reg[3] /RB (^) checked with  leading edge of 'clk'
Beginpoint: y[0]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.070
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.479
- Arrival Time                  0.550
= Slack Time                   18.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | y[0] ^ |           | 0.000 |       |   0.550 |   19.479 | 
     | \pp0_reg[3] | RB ^   | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.479 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.929 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.917 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.906 | 
     | \pp0_reg[3]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.905 | 
     +----------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \pp1_reg[3] /CK 
Endpoint:   \pp1_reg[3] /RB (^) checked with  leading edge of 'clk'
Beginpoint: y[1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.070
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.479
- Arrival Time                  0.550
= Slack Time                   18.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | y[1] ^ |           | 0.000 |       |   0.550 |   19.479 | 
     | \pp1_reg[3] | RB ^   | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.479 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.929 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.917 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.907 | 
     | \pp1_reg[3]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.905 | 
     +----------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \pp2_reg[3] /CK 
Endpoint:   \pp2_reg[3] /RB (^) checked with  leading edge of 'clk'
Beginpoint: y[2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.070
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.479
- Arrival Time                  0.550
= Slack Time                   18.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | y[2] ^ |           | 0.000 |       |   0.550 |   19.479 | 
     | \pp2_reg[3] | RB ^   | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.479 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.929 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.917 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.907 | 
     | \pp2_reg[3]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.905 | 
     +----------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \pp1_reg[4] /CK 
Endpoint:   \pp1_reg[4] /RB (^) checked with  leading edge of 'clk'
Beginpoint: y[1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.070
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.479
- Arrival Time                  0.550
= Slack Time                   18.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | y[1] ^ |           | 0.000 |       |   0.550 |   19.479 | 
     | \pp1_reg[4] | RB ^   | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.479 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.929 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.917 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.907 | 
     | \pp1_reg[4]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.905 | 
     +----------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \pp3_reg[6] /CK 
Endpoint:   \pp3_reg[6] /RB (^) checked with  leading edge of 'clk'
Beginpoint: y[3]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.070
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.479
- Arrival Time                  0.550
= Slack Time                   18.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | y[3] ^ |           | 0.000 |       |   0.550 |   19.479 | 
     | \pp3_reg[6] | RB ^   | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.479 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.929 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.918 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.907 | 
     | \pp3_reg[6]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.905 | 
     +----------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \pp3_reg[4] /CK 
Endpoint:   \pp3_reg[4] /RB (^) checked with  leading edge of 'clk'
Beginpoint: y[3]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.070
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.479
- Arrival Time                  0.550
= Slack Time                   18.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | y[3] ^ |           | 0.000 |       |   0.550 |   19.479 | 
     | \pp3_reg[4] | RB ^   | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.479 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.929 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.918 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.907 | 
     | \pp3_reg[4]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.905 | 
     +----------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \pp2_reg[5] /CK 
Endpoint:   \pp2_reg[5] /RB (^) checked with  leading edge of 'clk'
Beginpoint: y[2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.070
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.479
- Arrival Time                  0.550
= Slack Time                   18.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | y[2] ^ |           | 0.000 |       |   0.550 |   19.479 | 
     | \pp2_reg[5] | RB ^   | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.479 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.929 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.918 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.907 | 
     | \pp2_reg[5]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.905 | 
     +----------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \pp1_reg[2] /CK 
Endpoint:   \pp1_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: x[1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.067
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.481
- Arrival Time                  0.550
= Slack Time                   18.931
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | x[1] ^ |           | 0.000 |       |   0.550 |   19.481 | 
     | \pp1_reg[2] | D ^    | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.481 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.931 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.919 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.909 | 
     | \pp1_reg[2]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.908 | 
     +----------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \pp1_reg[1] /CK 
Endpoint:   \pp1_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: x[0]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.067
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.481
- Arrival Time                  0.550
= Slack Time                   18.931
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | x[0] ^ |           | 0.000 |       |   0.550 |   19.481 | 
     | \pp1_reg[1] | D ^    | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.481 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.931 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.920 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.909 | 
     | \pp1_reg[1]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.908 | 
     +----------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \pp0_reg[0] /CK 
Endpoint:   \pp0_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: x[0]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.067
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.482
- Arrival Time                  0.550
= Slack Time                   18.931
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | x[0] ^ |           | 0.000 |       |   0.550 |   19.482 | 
     | \pp0_reg[0] | D ^    | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.482 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.931 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.920 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.909 | 
     | \pp0_reg[0]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.908 | 
     +----------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \pp3_reg[5] /CK 
Endpoint:   \pp3_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: x[2]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.067
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.482
- Arrival Time                  0.550
= Slack Time                   18.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | x[2] ^ |           | 0.000 |       |   0.550 |   19.482 | 
     | \pp3_reg[5] | D ^    | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.482 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.932 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.920 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.909 | 
     | \pp3_reg[5]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.908 | 
     +----------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \pp3_reg[3] /CK 
Endpoint:   \pp3_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: x[0]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.067
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.482
- Arrival Time                  0.550
= Slack Time                   18.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | x[0] ^ |           | 0.000 |       |   0.550 |   19.482 | 
     | \pp3_reg[3] | D ^    | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.482 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.932 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.920 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.909 | 
     | \pp3_reg[3]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.908 | 
     +----------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \pp2_reg[2] /CK 
Endpoint:   \pp2_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: x[0]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.067
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.482
- Arrival Time                  0.550
= Slack Time                   18.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | x[0] ^ |           | 0.000 |       |   0.550 |   19.482 | 
     | \pp2_reg[2] | D ^    | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.482 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.932 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.920 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.909 | 
     | \pp2_reg[2]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.908 | 
     +----------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \pp2_reg[4] /CK 
Endpoint:   \pp2_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: x[2]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.067
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.482
- Arrival Time                  0.550
= Slack Time                   18.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | x[2] ^ |           | 0.000 |       |   0.550 |   19.482 | 
     | \pp2_reg[4] | D ^    | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.482 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.932 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.920 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.909 | 
     | \pp2_reg[4]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.908 | 
     +----------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \pp0_reg[2] /CK 
Endpoint:   \pp0_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: x[2]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.067
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.482
- Arrival Time                  0.550
= Slack Time                   18.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | x[2] ^ |           | 0.000 |       |   0.550 |   19.482 | 
     | \pp0_reg[2] | D ^    | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.482 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.932 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.920 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.909 | 
     | \pp0_reg[2]  | CK ^       | QDFZCRBX1 | 0.007 | 0.001 |   0.024 |  -18.908 | 
     +----------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \pp0_reg[1] /CK 
Endpoint:   \pp0_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: x[1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.067
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.482
- Arrival Time                  0.550
= Slack Time                   18.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | x[1] ^ |           | 0.000 |       |   0.550 |   19.482 | 
     | \pp0_reg[1] | D ^    | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.482 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.932 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.920 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.909 | 
     | \pp0_reg[1]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.908 | 
     +----------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \pp0_reg[3] /CK 
Endpoint:   \pp0_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: x[3]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.067
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.482
- Arrival Time                  0.550
= Slack Time                   18.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | x[3] ^ |           | 0.000 |       |   0.550 |   19.482 | 
     | \pp0_reg[3] | D ^    | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.482 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.932 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.920 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.909 | 
     | \pp0_reg[3]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.908 | 
     +----------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \pp1_reg[3] /CK 
Endpoint:   \pp1_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: x[2]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.067
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.482
- Arrival Time                  0.550
= Slack Time                   18.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | x[2] ^ |           | 0.000 |       |   0.550 |   19.482 | 
     | \pp1_reg[3] | D ^    | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.482 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.932 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.920 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.910 | 
     | \pp1_reg[3]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.908 | 
     +----------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \pp2_reg[3] /CK 
Endpoint:   \pp2_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: x[1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.067
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.482
- Arrival Time                  0.550
= Slack Time                   18.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | x[1] ^ |           | 0.000 |       |   0.550 |   19.482 | 
     | \pp2_reg[3] | D ^    | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.482 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.932 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.920 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.022 |  -18.910 | 
     | \pp2_reg[3]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.908 | 
     +----------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \pp3_reg[6] /CK 
Endpoint:   \pp3_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: x[3]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.067
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.482
- Arrival Time                  0.550
= Slack Time                   18.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | x[3] ^ |           | 0.000 |       |   0.550 |   19.482 | 
     | \pp3_reg[6] | D ^    | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.482 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.932 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.920 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.910 | 
     | \pp3_reg[6]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.908 | 
     +----------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \pp1_reg[4] /CK 
Endpoint:   \pp1_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: x[3]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.067
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.482
- Arrival Time                  0.550
= Slack Time                   18.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | x[3] ^ |           | 0.000 |       |   0.550 |   19.482 | 
     | \pp1_reg[4] | D ^    | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.482 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.932 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.920 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.910 | 
     | \pp1_reg[4]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.908 | 
     +----------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \pp3_reg[4] /CK 
Endpoint:   \pp3_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: x[1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.067
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.482
- Arrival Time                  0.550
= Slack Time                   18.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | x[1] ^ |           | 0.000 |       |   0.550 |   19.482 | 
     | \pp3_reg[4] | D ^    | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.482 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.932 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.920 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.910 | 
     | \pp3_reg[4]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.908 | 
     +----------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \pp2_reg[5] /CK 
Endpoint:   \pp2_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: x[3]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.024
- Setup                         0.067
+ Phase Shift                  20.000
- Uncertainty                   0.475
= Required Time                19.482
- Arrival Time                  0.550
= Slack Time                   18.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Network Insertion Delay            0.450
     = Beginpoint Arrival Time            0.550
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |  Instance   |  Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |        |           |       |       |  Time   |   Time   | 
     |-------------+--------+-----------+-------+-------+---------+----------| 
     |             | x[3] ^ |           | 0.000 |       |   0.550 |   19.482 | 
     | \pp2_reg[5] | D ^    | QDFZCRBX1 | 0.000 | 0.000 |   0.550 |   19.482 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clock ^    |           | 0.000 |       |   0.000 |  -18.932 | 
     | clock__L1_I0 | I ^ -> O v | INVCKX20  | 0.005 | 0.012 |   0.012 |  -18.920 | 
     | clock__L2_I0 | I v -> O ^ | INVCKX20  | 0.007 | 0.011 |   0.023 |  -18.910 | 
     | \pp2_reg[5]  | CK ^       | QDFZCRBX1 | 0.007 | 0.002 |   0.024 |  -18.908 | 
     +----------------------------------------------------------------------------+ 

