{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651360347795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651360347806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 01:12:27 2022 " "Processing started: Sun May 01 01:12:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651360347806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651360347806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Shift_Rows -c Shift_Rows " "Command: quartus_map --read_settings_files=on --write_settings_files=off Shift_Rows -c Shift_Rows" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651360347806 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651360348460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651360348460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rows.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_rows.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Rows " "Found entity 1: Shift_Rows" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651360358241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651360358241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Shift_Rows " "Elaborating entity \"Shift_Rows\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651360358270 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ar2dout Shift_Rows.v(19) " "Verilog HDL warning at Shift_Rows.v(19): initial value for variable ar2dout should be constant" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 19 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1651360358272 "|Shift_Rows"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ar2dout\[0\] 0 Shift_Rows.v(4) " "Net \"ar2dout\[0\]\" at Shift_Rows.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651360358275 "|Shift_Rows"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ar2din " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ar2din\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651360358277 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ar2dout " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ar2dout\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651360358277 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[24\] GND " "Pin \"arout\[24\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[25\] GND " "Pin \"arout\[25\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[26\] GND " "Pin \"arout\[26\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[27\] GND " "Pin \"arout\[27\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[28\] GND " "Pin \"arout\[28\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[29\] GND " "Pin \"arout\[29\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[30\] GND " "Pin \"arout\[30\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[31\] GND " "Pin \"arout\[31\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[56\] GND " "Pin \"arout\[56\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[57\] GND " "Pin \"arout\[57\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[58\] GND " "Pin \"arout\[58\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[59\] GND " "Pin \"arout\[59\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[60\] GND " "Pin \"arout\[60\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[61\] GND " "Pin \"arout\[61\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[62\] GND " "Pin \"arout\[62\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[63\] GND " "Pin \"arout\[63\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[88\] GND " "Pin \"arout\[88\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[88]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[89\] GND " "Pin \"arout\[89\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[89]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[90\] GND " "Pin \"arout\[90\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[90]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[91\] GND " "Pin \"arout\[91\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[91]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[92\] GND " "Pin \"arout\[92\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[92]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[93\] GND " "Pin \"arout\[93\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[93]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[94\] GND " "Pin \"arout\[94\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[94]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[95\] GND " "Pin \"arout\[95\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[95]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[120\] GND " "Pin \"arout\[120\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[120]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[121\] GND " "Pin \"arout\[121\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[121]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[122\] GND " "Pin \"arout\[122\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[122]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[123\] GND " "Pin \"arout\[123\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[123]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[124\] GND " "Pin \"arout\[124\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[124]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[125\] GND " "Pin \"arout\[125\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[125]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[126\] GND " "Pin \"arout\[126\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[126]"} { "Warning" "WMLS_MLS_STUCK_PIN" "arout\[127\] GND " "Pin \"arout\[127\]\" is stuck at GND" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651360358621 "|Shift_Rows|arout[127]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651360358621 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651360358757 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651360358757 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[24\] " "No output dependent on input pin \"arin\[24\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[25\] " "No output dependent on input pin \"arin\[25\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[26\] " "No output dependent on input pin \"arin\[26\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[27\] " "No output dependent on input pin \"arin\[27\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[28\] " "No output dependent on input pin \"arin\[28\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[29\] " "No output dependent on input pin \"arin\[29\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[30\] " "No output dependent on input pin \"arin\[30\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[31\] " "No output dependent on input pin \"arin\[31\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[56\] " "No output dependent on input pin \"arin\[56\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[57\] " "No output dependent on input pin \"arin\[57\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[57]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[58\] " "No output dependent on input pin \"arin\[58\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[58]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[59\] " "No output dependent on input pin \"arin\[59\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[59]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[60\] " "No output dependent on input pin \"arin\[60\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[60]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[61\] " "No output dependent on input pin \"arin\[61\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[61]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[62\] " "No output dependent on input pin \"arin\[62\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[62]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[63\] " "No output dependent on input pin \"arin\[63\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[63]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[88\] " "No output dependent on input pin \"arin\[88\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[88]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[89\] " "No output dependent on input pin \"arin\[89\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[89]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[90\] " "No output dependent on input pin \"arin\[90\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[90]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[91\] " "No output dependent on input pin \"arin\[91\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[91]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[92\] " "No output dependent on input pin \"arin\[92\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[92]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[93\] " "No output dependent on input pin \"arin\[93\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[93]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[94\] " "No output dependent on input pin \"arin\[94\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[94]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[95\] " "No output dependent on input pin \"arin\[95\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[95]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[120\] " "No output dependent on input pin \"arin\[120\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[120]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[121\] " "No output dependent on input pin \"arin\[121\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[121]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[122\] " "No output dependent on input pin \"arin\[122\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[122]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[123\] " "No output dependent on input pin \"arin\[123\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[123]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[124\] " "No output dependent on input pin \"arin\[124\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[124]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[125\] " "No output dependent on input pin \"arin\[125\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[125]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[126\] " "No output dependent on input pin \"arin\[126\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[126]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arin\[127\] " "No output dependent on input pin \"arin\[127\]\"" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651360358800 "|Shift_Rows|arin[127]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651360358800 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "256 " "Implemented 256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "128 " "Implemented 128 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651360358801 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651360358801 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651360358801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651360358820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 01:12:38 2022 " "Processing ended: Sun May 01 01:12:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651360358820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651360358820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651360358820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651360358820 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651360360041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651360360051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 01:12:39 2022 " "Processing started: Sun May 01 01:12:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651360360051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651360360051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Shift_Rows -c Shift_Rows " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Shift_Rows -c Shift_Rows" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651360360051 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651360360206 ""}
{ "Info" "0" "" "Project  = Shift_Rows" {  } {  } 0 0 "Project  = Shift_Rows" 0 0 "Fitter" 0 0 1651360360206 ""}
{ "Info" "0" "" "Revision = Shift_Rows" {  } {  } 0 0 "Revision = Shift_Rows" 0 0 "Fitter" 0 0 1651360360206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651360360321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651360360322 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Shift_Rows 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Shift_Rows\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651360360329 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651360360377 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651360360377 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651360360753 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651360360781 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651360361094 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "256 256 " "No exact pin location assignment(s) for 256 pins of 256 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1651360361385 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1651360372414 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651360373430 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651360373433 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651360373433 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651360373435 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651360373436 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651360373436 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651360373436 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651360373436 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651360373437 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651360373437 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651360373531 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Shift_Rows.sdc " "Synopsys Design Constraints File file not found: 'Shift_Rows.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651360378303 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651360378303 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1651360378303 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1651360378304 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651360378305 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1651360378305 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1651360378305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651360378309 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1651360378405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651360384008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651360387248 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651360388844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651360388844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651360390550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/AOZ/Desktop/Logic-Project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651360393449 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651360393449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651360393658 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1651360393658 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651360393658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651360393662 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651360395438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651360395477 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651360396210 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651360396210 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651360396829 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651360400701 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/AOZ/Desktop/Logic-Project/output_files/Shift_Rows.fit.smsg " "Generated suppressed messages file C:/Users/AOZ/Desktop/Logic-Project/output_files/Shift_Rows.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651360401270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7796 " "Peak virtual memory: 7796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651360401793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 01:13:21 2022 " "Processing ended: Sun May 01 01:13:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651360401793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651360401793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:28 " "Total CPU time (on all processors): 00:02:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651360401793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651360401793 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651360402933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651360402944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 01:13:22 2022 " "Processing started: Sun May 01 01:13:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651360402944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651360402944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Shift_Rows -c Shift_Rows " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Shift_Rows -c Shift_Rows" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651360402944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651360403765 ""}
