static inline bool F_1 ( int V_1 , int V_2 )\r\n{\r\nreturn F_2 ( V_1 ) == V_2 ;\r\n}\r\nvoid T_1 F_3 ( void )\r\n{\r\nF_4 ( V_3 L_1 ) ;\r\nF_5 ( V_4 ) ;\r\nV_5 -> V_6 -> V_7 =\r\nV_5 -> V_8 -> V_7 ;\r\nV_5 -> V_6 -> V_9 =\r\nV_5 -> V_8 -> V_9 ;\r\nV_5 -> V_6 -> V_10 =\r\nV_5 -> V_8 -> V_10 ;\r\nV_5 -> V_6 -> V_11 =\r\nV_5 -> V_8 -> V_11 ;\r\n}\r\nstatic bool F_6 ( void )\r\n{\r\nif ( V_12 == V_13 ) {\r\nif ( V_5 -> V_14 -> V_15 . V_16 ) {\r\nV_5 -> V_14 -> V_17 . V_16 =\r\nV_18 ;\r\nF_4 ( V_3 L_2\r\nL_3 ) ;\r\n} else {\r\nV_5 -> V_14 -> V_15 . V_16 =\r\nV_18 ;\r\nF_4 ( V_3 L_4\r\nL_5 ) ;\r\n}\r\n} else if ( V_12 == V_19 ) {\r\nV_5 -> V_14 -> V_15 . V_16 =\r\nV_18 ;\r\nV_5 -> V_14 -> V_17 . V_16 =\r\nV_18 ;\r\nF_4 ( V_3 L_6\r\nL_7 ) ;\r\n} else if ( V_12 != V_20 ) {\r\nif ( ! V_5 -> V_14 -> V_15 . V_16 ) {\r\nV_5 -> V_14 -> V_15 . V_16 =\r\nV_18 ;\r\nF_4 ( V_3 L_8 ) ;\r\n}\r\n} else {\r\nV_5 -> V_14 -> V_15 . V_16 =\r\nV_21 ;\r\nF_4 ( V_3 L_9 ) ;\r\nreturn false ;\r\n}\r\nreturn true ;\r\n}\r\nbool T_1 F_7 ( void )\r\n{\r\nif ( F_8 ( V_22 ) ) {\r\nV_5 -> V_14 -> V_15 . V_23 = V_22 ;\r\nF_4 ( V_3\r\nL_10 ) ;\r\n} else {\r\nif ( F_8 ( V_24 ) ) {\r\nV_5 -> V_14 -> V_15 . V_23 =\r\nV_24 ;\r\nF_4 ( V_3\r\nL_11 ) ;\r\n}\r\n}\r\nif ( V_5 -> V_14 -> V_25 == V_26 )\r\nF_6 () ;\r\nif ( V_5 -> V_14 -> V_15 . V_16 )\r\nreturn true ;\r\nV_5 -> V_14 -> V_15 . V_16 = V_27 ;\r\nV_5 -> V_14 -> V_15 . V_28 =\r\nV_29 ;\r\nif ( F_1 ( V_30 , V_31 ) ) {\r\nF_4 ( V_3 L_12 ) ;\r\nF_4 ( V_3 L_13 ,\r\nV_5 -> V_14 -> V_15 . V_16 ) ;\r\nF_4 ( V_3 L_13 ,\r\nV_5 -> V_14 -> V_15 . V_16 ) ;\r\nreturn true ;\r\n}\r\nV_5 -> V_14 -> V_15 . V_16 =\r\nV_21 ;\r\nV_5 -> V_14 -> V_15 . V_28 =\r\nV_29 ;\r\nreturn false ;\r\n}\r\nstatic void T_1 F_5 ( int V_32 )\r\n{\r\nF_4 ( V_3 L_14 ) ;\r\nif ( V_32 > V_33 )\r\nV_4 = V_32 =\r\nF_9 ( V_34 , V_35 ) & 0x0F ;\r\nswitch ( V_32 ) {\r\ncase 0x0 :\r\nV_5 -> V_8 -> V_7 = 640 ;\r\nV_5 -> V_8 -> V_9 = 480 ;\r\nV_5 -> V_8 -> V_10 = 0 ;\r\nV_5 -> V_8 -> V_11 = 1 ;\r\nbreak;\r\ncase 0x1 :\r\nV_5 -> V_8 -> V_7 = 800 ;\r\nV_5 -> V_8 -> V_9 = 600 ;\r\nV_5 -> V_8 -> V_10 = 0 ;\r\nV_5 -> V_8 -> V_11 = 1 ;\r\nbreak;\r\ncase 0x2 :\r\nV_5 -> V_8 -> V_7 = 1024 ;\r\nV_5 -> V_8 -> V_9 = 768 ;\r\nV_5 -> V_8 -> V_10 = 0 ;\r\nV_5 -> V_8 -> V_11 = 1 ;\r\nbreak;\r\ncase 0x3 :\r\nV_5 -> V_8 -> V_7 = 1280 ;\r\nV_5 -> V_8 -> V_9 = 768 ;\r\nV_5 -> V_8 -> V_10 = 0 ;\r\nV_5 -> V_8 -> V_11 = 1 ;\r\nbreak;\r\ncase 0x4 :\r\nV_5 -> V_8 -> V_7 = 1280 ;\r\nV_5 -> V_8 -> V_9 = 1024 ;\r\nV_5 -> V_8 -> V_10 = 1 ;\r\nV_5 -> V_8 -> V_11 = 1 ;\r\nbreak;\r\ncase 0x5 :\r\nV_5 -> V_8 -> V_7 = 1400 ;\r\nV_5 -> V_8 -> V_9 = 1050 ;\r\nV_5 -> V_8 -> V_10 = 1 ;\r\nV_5 -> V_8 -> V_11 = 1 ;\r\nbreak;\r\ncase 0x6 :\r\nV_5 -> V_8 -> V_7 = 1600 ;\r\nV_5 -> V_8 -> V_9 = 1200 ;\r\nV_5 -> V_8 -> V_10 = 1 ;\r\nV_5 -> V_8 -> V_11 = 1 ;\r\nbreak;\r\ncase 0x8 :\r\nV_5 -> V_8 -> V_7 = 800 ;\r\nV_5 -> V_8 -> V_9 = 480 ;\r\nV_5 -> V_8 -> V_10 = 0 ;\r\nV_5 -> V_8 -> V_11 = 1 ;\r\nbreak;\r\ncase 0x9 :\r\nV_5 -> V_8 -> V_7 = 1024 ;\r\nV_5 -> V_8 -> V_9 = 768 ;\r\nV_5 -> V_8 -> V_10 = 1 ;\r\nV_5 -> V_8 -> V_11 = 1 ;\r\nbreak;\r\ncase 0xA :\r\nV_5 -> V_8 -> V_7 = 1024 ;\r\nV_5 -> V_8 -> V_9 = 768 ;\r\nV_5 -> V_8 -> V_10 = 0 ;\r\nV_5 -> V_8 -> V_11 = 0 ;\r\nbreak;\r\ncase 0xB :\r\nV_5 -> V_8 -> V_7 = 1024 ;\r\nV_5 -> V_8 -> V_9 = 768 ;\r\nV_5 -> V_8 -> V_10 = 1 ;\r\nV_5 -> V_8 -> V_11 = 0 ;\r\nbreak;\r\ncase 0xC :\r\nV_5 -> V_8 -> V_7 = 1280 ;\r\nV_5 -> V_8 -> V_9 = 768 ;\r\nV_5 -> V_8 -> V_10 = 0 ;\r\nV_5 -> V_8 -> V_11 = 0 ;\r\nbreak;\r\ncase 0xD :\r\nV_5 -> V_8 -> V_7 = 1280 ;\r\nV_5 -> V_8 -> V_9 = 1024 ;\r\nV_5 -> V_8 -> V_10 = 1 ;\r\nV_5 -> V_8 -> V_11 = 0 ;\r\nbreak;\r\ncase 0xE :\r\nV_5 -> V_8 -> V_7 = 1400 ;\r\nV_5 -> V_8 -> V_9 = 1050 ;\r\nV_5 -> V_8 -> V_10 = 1 ;\r\nV_5 -> V_8 -> V_11 = 0 ;\r\nbreak;\r\ncase 0xF :\r\nV_5 -> V_8 -> V_7 = 1600 ;\r\nV_5 -> V_8 -> V_9 = 1200 ;\r\nV_5 -> V_8 -> V_10 = 1 ;\r\nV_5 -> V_8 -> V_11 = 0 ;\r\nbreak;\r\ncase 0x10 :\r\nV_5 -> V_8 -> V_7 = 1366 ;\r\nV_5 -> V_8 -> V_9 = 768 ;\r\nV_5 -> V_8 -> V_10 = 0 ;\r\nV_5 -> V_8 -> V_11 = 0 ;\r\nbreak;\r\ncase 0x11 :\r\nV_5 -> V_8 -> V_7 = 1024 ;\r\nV_5 -> V_8 -> V_9 = 600 ;\r\nV_5 -> V_8 -> V_10 = 0 ;\r\nV_5 -> V_8 -> V_11 = 1 ;\r\nbreak;\r\ncase 0x12 :\r\nV_5 -> V_8 -> V_7 = 1280 ;\r\nV_5 -> V_8 -> V_9 = 768 ;\r\nV_5 -> V_8 -> V_10 = 1 ;\r\nV_5 -> V_8 -> V_11 = 1 ;\r\nbreak;\r\ncase 0x13 :\r\nV_5 -> V_8 -> V_7 = 1280 ;\r\nV_5 -> V_8 -> V_9 = 800 ;\r\nV_5 -> V_8 -> V_10 = 0 ;\r\nV_5 -> V_8 -> V_11 = 1 ;\r\nbreak;\r\ncase 0x14 :\r\nV_5 -> V_8 -> V_7 = 1360 ;\r\nV_5 -> V_8 -> V_9 = 768 ;\r\nV_5 -> V_8 -> V_10 = 0 ;\r\nV_5 -> V_8 -> V_11 = 0 ;\r\nbreak;\r\ncase 0x15 :\r\nV_5 -> V_8 -> V_7 = 1280 ;\r\nV_5 -> V_8 -> V_9 = 768 ;\r\nV_5 -> V_8 -> V_10 = 1 ;\r\nV_5 -> V_8 -> V_11 = 0 ;\r\nbreak;\r\ncase 0x16 :\r\nV_5 -> V_8 -> V_7 = 480 ;\r\nV_5 -> V_8 -> V_9 = 640 ;\r\nV_5 -> V_8 -> V_10 = 0 ;\r\nV_5 -> V_8 -> V_11 = 1 ;\r\nbreak;\r\ncase 0x17 :\r\nV_5 -> V_8 -> V_7 = 1200 ;\r\nV_5 -> V_8 -> V_9 = 900 ;\r\nV_5 -> V_8 -> V_10 = 0 ;\r\nV_5 -> V_8 -> V_11 = 0 ;\r\nbreak;\r\ndefault:\r\nV_5 -> V_8 -> V_7 = 800 ;\r\nV_5 -> V_8 -> V_9 = 600 ;\r\nV_5 -> V_8 -> V_10 = 0 ;\r\nV_5 -> V_8 -> V_11 = 1 ;\r\n}\r\n}\r\nstatic int F_2 ( int V_36 )\r\n{\r\nT_2 V_37 ;\r\nF_10 ( V_24 ,\r\n( T_2 ) V_5 -> V_14 -> V_15 . V_28 ,\r\n( T_2 ) V_36 , & V_37 ) ;\r\nreturn V_37 ;\r\n}\r\nstatic void F_11 ( int V_38 , int V_39 , int V_40 ,\r\nint V_41 )\r\n{\r\nint V_42 = 0 ;\r\nint V_43 ;\r\nstruct V_44 * V_45 = NULL ;\r\nF_4 ( V_3 L_15 ) ;\r\nF_12 ( V_46 , V_34 , 0x07 , V_47 + V_48 + V_49 ) ;\r\nif ( V_38 < V_40 ) {\r\nswitch ( V_5 -> V_14 -> V_25 ) {\r\ncase V_50 :\r\ncase V_51 :\r\nV_42 =\r\nF_13 ( V_38 , V_40 ) ;\r\nV_43 =\r\nV_52 . V_53 .\r\nV_54 ;\r\nV_45 = V_52 . V_53 . V_45 ;\r\nF_14 ( V_42 ,\r\nV_43 , V_45 , V_34 ) ;\r\nbreak;\r\ncase V_55 :\r\ncase V_56 :\r\ncase V_57 :\r\ncase V_26 :\r\ncase V_58 :\r\ncase V_59 :\r\ncase V_60 :\r\ncase V_61 :\r\ncase V_62 :\r\ncase V_63 :\r\ncase V_64 :\r\nV_42 =\r\nF_15 ( V_38 , V_40 ) ;\r\nF_12 ( V_65 , V_34 , 0xC0 , V_66 + V_67 ) ;\r\nV_43 =\r\nV_68 . V_53 . V_54 ;\r\nV_45 = V_68 . V_53 . V_45 ;\r\nF_14 ( V_42 ,\r\nV_43 , V_45 , V_34 ) ;\r\nbreak;\r\n}\r\nF_4 ( V_3 L_16 , V_42 ) ;\r\n} else {\r\nF_12 ( V_65 , V_34 , 0x00 , V_66 ) ;\r\n}\r\nif ( V_39 < V_41 ) {\r\nswitch ( V_5 -> V_14 -> V_25 ) {\r\ncase V_50 :\r\ncase V_51 :\r\nV_42 =\r\nF_16 ( V_39 , V_41 ) ;\r\nV_43 =\r\nV_52 . V_69 .\r\nV_54 ;\r\nV_45 = V_52 . V_69 . V_45 ;\r\nF_14 ( V_42 ,\r\nV_43 , V_45 , V_34 ) ;\r\nbreak;\r\ncase V_55 :\r\ncase V_56 :\r\ncase V_57 :\r\ncase V_26 :\r\ncase V_58 :\r\ncase V_59 :\r\ncase V_60 :\r\ncase V_61 :\r\ncase V_62 :\r\ncase V_63 :\r\ncase V_64 :\r\nV_42 =\r\nF_17 ( V_39 , V_41 ) ;\r\nF_12 ( V_65 , V_34 , 0x08 , V_70 ) ;\r\nV_43 =\r\nV_68 . V_69 . V_54 ;\r\nV_45 = V_68 . V_69 . V_45 ;\r\nF_14 ( V_42 ,\r\nV_43 , V_45 , V_34 ) ;\r\nbreak;\r\n}\r\nF_4 ( V_3 L_17 , V_42 ) ;\r\n} else {\r\nF_12 ( V_65 , V_34 , 0x00 , V_70 ) ;\r\n}\r\n}\r\nstatic void F_18 (\r\nstruct V_71 * V_72 ,\r\nstruct V_73\r\n* V_74 )\r\n{\r\nunsigned char V_75 , V_76 , V_77 , V_78 , V_79 ;\r\nunsigned long V_80 = 0 ;\r\nunsigned long V_81 ;\r\nV_81 = V_72 -> V_82 * ( V_72 -> V_83 >> 3 ) ;\r\nif ( V_81 & 0x1F ) {\r\nV_80 = ( ( V_81 + 31 ) & ~ 31 ) >> 3 ;\r\nif ( V_72 -> V_84 == V_85 ) {\r\nif ( V_72 -> V_83 > 8 ) {\r\nV_78 = ( unsigned char ) ( V_80 & 0xFF ) ;\r\nF_19 ( V_86 , V_34 , V_78 ) ;\r\nV_79 = F_9 ( V_34 , V_87 ) & 0xFC ;\r\nV_79 |=\r\n( unsigned\r\nchar ) ( ( V_80 & 0x300 ) >> 8 ) ;\r\nF_19 ( V_87 , V_34 , V_79 ) ;\r\n}\r\nV_79 = F_9 ( V_34 , V_87 ) & 0xF3 ;\r\nV_79 |= ( unsigned char ) ( ( V_80 & 0x600 ) >> 7 ) ;\r\nF_19 ( V_87 , V_34 , V_79 ) ;\r\nV_77 = ( unsigned char ) ( ( V_80 >> 1 ) & 0xFF ) ;\r\nV_77 += 2 ;\r\nF_19 ( V_88 , V_34 , V_77 ) ;\r\n} else {\r\nif ( V_72 -> V_83 > 8 ) {\r\nV_75 = ( unsigned char ) ( V_80 & 0xFF ) ;\r\nF_19 ( V_89 , V_34 , V_75 ) ;\r\nV_76 = F_9 ( V_34 , V_90 ) & 0x1F ;\r\nV_76 |=\r\n( unsigned\r\nchar ) ( ( V_80 & 0x700 ) >> 3 ) ;\r\nF_19 ( V_90 , V_34 , V_76 ) ;\r\n}\r\n}\r\n}\r\n}\r\nstatic void F_20 ( struct V_71\r\n* V_72 ,\r\nstruct V_73 * V_74 )\r\n{\r\nif ( V_91 == V_74 -> V_16 ) {\r\nswitch ( V_5 -> V_14 -> V_25 ) {\r\ncase V_60 :\r\nF_21 ( V_72 ,\r\nV_74 ) ;\r\nbreak;\r\ncase V_59 :\r\nF_22 ( V_72 ,\r\nV_74 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nstatic void F_23 ( struct V_71\r\n* V_72 ,\r\nstruct V_73 * V_74 )\r\n{\r\nif ( V_91 == V_74 -> V_16 ) {\r\nswitch ( V_5 -> V_14 -> V_25 ) {\r\ncase V_26 :\r\nF_24 ( V_72 ,\r\nV_74 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nstatic void F_25 ( struct V_71\r\n* V_72 , struct V_73 * V_74 )\r\n{\r\nF_4 ( V_3 L_18 ) ;\r\nswitch ( V_74 -> V_92 ) {\r\ncase V_93 :\r\nF_20 ( V_72 , V_74 ) ;\r\nbreak;\r\ncase V_94 :\r\nF_23 ( V_72 , V_74 ) ;\r\nbreak;\r\ncase V_95 :\r\nif ( V_60 == V_5 -> V_14 -> V_25 ) {\r\nF_12 ( V_96 , V_34 , 0x08 ,\r\nV_47 + V_48 + V_49 + V_70 ) ;\r\n}\r\nbreak;\r\n}\r\n}\r\nvoid F_26 ( struct V_97 * V_98 ,\r\nstruct V_71 * V_72 ,\r\nstruct V_73 * V_74 )\r\n{\r\nint V_99 = V_72 -> V_84 ;\r\nint V_100 = V_72 -> V_83 ;\r\nint V_38 = V_72 -> V_82 ;\r\nint V_39 = V_72 -> V_101 ;\r\nint V_40 = V_72 -> V_7 ;\r\nint V_41 = V_72 -> V_9 ;\r\nT_3 clock ;\r\nstruct V_102 V_103 , V_104 ;\r\nstruct V_97 * V_105 = NULL ;\r\nstruct V_106 * V_107 = F_27 ( V_40 ,\r\nV_41 ) ;\r\nF_4 ( V_3 L_19 ) ;\r\nV_103 = V_98 -> V_108 ;\r\nV_105 = V_107 -> V_108 ;\r\nV_104 = V_105 -> V_108 ;\r\nF_4 ( V_3 L_20 ) ;\r\nif ( V_91 == V_74 -> V_16 )\r\nF_28 ( V_72 , V_74 ) ;\r\nclock = V_104 . V_109 * V_104 . V_110\r\n* V_105 -> V_111 ;\r\nV_72 -> V_112 = clock ;\r\nif ( V_99 == V_113 ) {\r\nF_29 ( F_30\r\n( V_103 , V_104 ) , V_113 ) ;\r\n} else {\r\nif ( V_72 -> V_114 == V_115\r\n&& ( V_38 < V_40 || V_39 < V_41 ) ) {\r\nF_29 ( V_104 , V_85 ) ;\r\nF_4 ( V_3 L_21 ) ;\r\nF_11 ( V_38 , V_39 , V_40 ,\r\nV_41 ) ;\r\nF_4 ( V_3 L_22 ) ;\r\n} else {\r\nF_29 ( F_30\r\n( V_103 , V_104 ) , V_85 ) ;\r\nF_12 ( V_46 , V_34 , 0x00 ,\r\nV_47 + V_48 + V_49 ) ;\r\n}\r\n}\r\nF_31 ( V_38 , V_100 / 8 , V_99 ) ;\r\nif ( ( V_5 -> V_14 -> V_25 != V_50 )\r\n&& ( V_5 -> V_14 -> V_25 != V_51 ) )\r\nF_32 ( V_99 , V_38 , V_39 ) ;\r\nF_33 () ;\r\nF_34 ( clock , V_99 ) ;\r\nF_25 ( V_72 , V_74 ) ;\r\nif ( ( V_5 -> V_14 -> V_25 == V_55 )\r\n|| ( V_58 == V_5 -> V_14 -> V_25 ) )\r\nF_12 ( V_116 , V_34 , 0x01 , V_47 ) ;\r\nF_18 ( V_72 , V_74 ) ;\r\n}\r\nstatic void F_35 ( struct V_71\r\n* V_72 ,\r\nstruct V_73 * V_74 )\r\n{\r\nbool V_117 = false ;\r\nbool V_118 = false ;\r\nif ( V_119 == V_74 -> V_92 )\r\nV_117 = true ;\r\nif ( V_120 == V_74 -> V_92 )\r\nV_117 = true ;\r\nif ( V_121 == V_74 -> V_92 )\r\nV_118 = true ;\r\nif ( V_118 ) {\r\nF_12 ( V_122 , V_34 , 0 , V_48 ) ;\r\nF_12 ( V_123 , V_34 , 0xC0 , V_67 + V_66 ) ;\r\n}\r\nif ( V_117 ) {\r\nF_12 ( V_116 , V_34 , 0 , V_70 ) ;\r\nF_12 ( V_124 , V_34 , 0xC0 , V_67 + V_66 ) ;\r\n}\r\nswitch ( V_74 -> V_92 ) {\r\ncase V_120 :\r\n{\r\nF_12 ( V_125 , V_34 , 0x80 , V_66 ) ;\r\nbreak;\r\n}\r\ncase V_121 :\r\n{\r\nF_12 ( V_125 , V_34 , 0x40 , V_67 ) ;\r\nbreak;\r\n}\r\ncase V_119 :\r\n{\r\nF_12 ( V_125 , V_34 , 0xC0 , V_67 + V_66 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nstatic void F_36 ( struct V_71\r\n* V_72 ,\r\nstruct V_73 * V_74 )\r\n{\r\nF_4 ( V_3 L_23 ,\r\nV_74 -> V_92 ) ;\r\nif ( V_72 -> V_126 == V_127 )\r\nF_12 ( V_125 , V_34 , 0x00 , V_47 + V_48 ) ;\r\nelse\r\nF_12 ( V_125 , V_34 , 0x03 , V_47 + V_48 ) ;\r\nswitch ( V_74 -> V_92 ) {\r\ncase V_119 :\r\ncase V_120 :\r\nF_12 ( V_124 , V_34 , 0 , V_47 ) ;\r\nF_12 ( V_124 , V_34 , 0 , V_67 + V_66 ) ;\r\nF_12 ( V_116 , V_34 , 0x08 , V_70 ) ;\r\nbreak;\r\ncase V_121 :\r\nF_12 ( V_123 , V_34 , 0 , V_47 ) ;\r\nF_12 ( V_123 , V_34 , 0 , V_67 + V_66 ) ;\r\nF_12 ( V_122 , V_34 , 0x02 , V_48 ) ;\r\nbreak;\r\n}\r\nswitch ( V_74 -> V_92 ) {\r\ncase V_120 :\r\n{\r\nF_12 ( V_125 , V_34 , 0 , V_66 ) ;\r\nbreak;\r\n}\r\ncase V_121 :\r\n{\r\nF_12 ( V_125 , V_34 , 0 , V_67 ) ;\r\nbreak;\r\n}\r\ncase V_119 :\r\n{\r\nF_12 ( V_125 , V_34 , 0 , V_67 + V_66 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nvoid F_37 ( void )\r\n{\r\nif ( V_5 -> V_14 -> V_25 == V_50 ) {\r\nF_38 () ;\r\nF_12 ( V_128 , V_129 , 0x00 , 0x30 ) ;\r\n} else if ( V_5 -> V_14 -> V_25 == V_26 ) {\r\nif ( V_130\r\n&& ( V_18 ==\r\nV_5 -> V_14 -> V_17 . V_16 ) )\r\nF_35 ( V_5 -> V_8 ,\r\n& V_5 -> V_14 -> V_17 ) ;\r\nif ( V_18 ==\r\nV_5 -> V_14 -> V_15 . V_16 )\r\nF_35 ( V_5 -> V_8 ,\r\n& V_5 -> V_14 -> V_15 ) ;\r\nif ( V_91 == V_5 -> V_14 ->\r\nV_15 . V_16 )\r\nF_39 ( V_5 -> V_8 ,\r\n& V_5 -> V_14 -> V_15 ) ;\r\n} else if ( V_91 ==\r\nV_5 -> V_14 -> V_15 . V_16 ) {\r\nF_39 ( V_5 -> V_8 ,\r\n& V_5 -> V_14 -> V_15 ) ;\r\n} else {\r\nF_12 ( V_131 , V_129 , 0x00 , 0x20 ) ;\r\nF_12 ( V_124 , V_34 , 0x80 , 0x80 ) ;\r\n}\r\nF_12 ( V_46 , V_34 , 0x00 , 0x01 ) ;\r\nF_12 ( V_132 , V_34 , 0x00 , 0x08 ) ;\r\n}\r\nstatic void F_40 ( int V_99 , int V_92 )\r\n{\r\nswitch ( V_92 ) {\r\ncase V_133 :\r\nif ( ( V_58 == V_5 -> V_14 -> V_25 )\r\n|| ( V_59 ==\r\nV_5 -> V_14 -> V_25 ) )\r\nF_12 ( V_134 , V_34 , 0x84 ,\r\nV_66 + V_49 + V_48 + V_47 ) ;\r\ncase V_93 :\r\ncase V_94 :\r\ncase V_135 :\r\ncase V_95 :\r\nif ( V_99 == V_85 )\r\nF_19 ( V_124 , V_34 , 0x00 ) ;\r\nbreak;\r\n}\r\n}\r\nvoid F_41 ( void )\r\n{\r\nF_12 ( V_132 , V_34 , 0x00 , V_70 ) ;\r\nF_12 ( V_116 , V_34 , 0x08 , V_70 ) ;\r\nF_40 ( V_5 -> V_8 -> V_84 ,\r\nV_5 -> V_14 -> V_15 . V_92 ) ;\r\nif ( V_130 )\r\nF_40 ( V_5 -> V_6 -> V_84 ,\r\nV_5 -> V_14 ->\r\nV_17 . V_92 ) ;\r\nif ( V_5 -> V_14 -> V_25 == V_50 ) {\r\nF_12 ( V_128 , V_129 , 0x30 , 0x30 ) ;\r\nF_42 () ;\r\n} else if ( V_5 -> V_14 -> V_25 == V_26 ) {\r\nif ( V_130 && ( V_18 ==\r\nV_5 -> V_14 -> V_17 . V_16 ) )\r\nF_36 ( V_5 -> V_6 , \\r\n& V_5 -> V_14 -> V_17 ) ;\r\nif ( V_18 ==\r\nV_5 -> V_14 -> V_15 . V_16 )\r\nF_36 ( V_5 -> V_8 ,\r\n& V_5 -> V_14 -> V_15 ) ;\r\nif ( V_91 == V_5 -> V_14 ->\r\nV_15 . V_16 )\r\nF_43 ( V_5 ->\r\nV_8 , & V_5 -> V_14 ->\r\nV_15 ) ;\r\n} else if ( V_91 ==\r\nV_5 -> V_14 -> V_15 . V_16 ) {\r\nF_43 ( V_5 -> V_8 ,\r\n& V_5 -> V_14 -> V_15 ) ;\r\n} else {\r\nF_12 ( V_131 , V_129 , 0x20 , 0x20 ) ;\r\nF_12 ( V_124 , V_34 , 0x00 , 0x80 ) ;\r\nF_12 ( V_116 , V_34 , 0x48 , 0x48 ) ;\r\n}\r\n}\r\nstatic void F_38 ( void )\r\n{\r\nint V_136 , V_137 , V_37 ;\r\nF_12 ( V_124 , V_34 , 0x11 , 0x11 ) ;\r\nfor ( V_136 = 0 ; V_136 < 3 ; V_136 ++ ) {\r\nV_137 = V_138 [ 0 ] [ V_136 ] ;\r\nV_37 = V_138 [ 1 ] [ V_136 ] & V_137 ;\r\nF_12 ( V_124 , V_34 , ( T_2 ) V_37 , ( T_2 ) V_137 ) ;\r\nF_44 ( V_138 [ 2 ] [ V_136 ] ) ;\r\n}\r\nF_12 ( V_116 , V_34 , 0x00 , 0x08 ) ;\r\n}\r\nstatic void F_42 ( void )\r\n{\r\nint V_136 , V_137 , V_37 ;\r\nF_12 ( V_124 , V_34 , 0x11 , 0x11 ) ;\r\nF_12 ( V_116 , V_34 , 0x08 , 0x08 ) ;\r\nfor ( V_136 = 0 ; V_136 < 3 ; V_136 ++ ) {\r\nV_137 = V_139 [ 0 ] [ V_136 ] ;\r\nV_37 = V_139 [ 1 ] [ V_136 ] & V_137 ;\r\nF_12 ( V_124 , V_34 , ( T_2 ) V_37 , ( T_2 ) V_137 ) ;\r\nF_44 ( V_139 [ 2 ] [ V_136 ] ) ;\r\n}\r\nF_44 ( 1 ) ;\r\n}\r\nstatic void F_33 ( void )\r\n{\r\nT_2 V_140 = 0 , V_141 = 0 ;\r\nif ( V_5 -> V_8 -> V_10 )\r\nV_141 = V_142 ;\r\nif ( V_5 -> V_8 -> V_11 )\r\nV_140 = V_47 ;\r\nF_12 ( V_143 , V_34 , ( V_140 | V_141 ) , V_142 + V_47 ) ;\r\n}\r\nstatic void F_45 (\r\nstruct V_73 * V_74 ,\r\nstruct V_71\r\n* V_72 )\r\n{\r\nswitch ( V_12 ) {\r\ncase V_144 :\r\n{\r\nif ( V_72 -> V_10 ) {\r\nV_74 -> V_92 =\r\nV_119 ;\r\n} else {\r\nV_74 -> V_92 =\r\nV_120 ;\r\n}\r\nbreak;\r\n}\r\ncase V_20 :\r\n{\r\nV_74 -> V_92 = V_145 ;\r\nbreak;\r\n}\r\ncase V_19 :\r\ncase V_13 :\r\n{\r\nV_74 -> V_92 =\r\nV_119 ;\r\nbreak;\r\n}\r\ncase V_146 :\r\n{\r\nV_74 -> V_92 = V_121 ;\r\nbreak;\r\n}\r\ndefault:\r\n{\r\nV_74 -> V_92 = V_121 ;\r\nbreak;\r\n}\r\n}\r\nF_4 ( V_3\r\nL_24 ,\r\nV_12 ,\r\nV_74 -> V_92 ) ;\r\n}\r\nvoid T_1 F_46 ( struct V_73\r\n* V_74 ,\r\nstruct V_71\r\n* V_72 )\r\n{\r\nif ( V_145 != V_74 -> V_92 ) {\r\nreturn;\r\n}\r\nswitch ( V_74 -> V_16 ) {\r\ncase V_91 :\r\nswitch ( V_5 -> V_14 -> V_25 ) {\r\ncase V_26 :\r\nV_74 -> V_92 = V_94 ;\r\nbreak;\r\ncase V_57 :\r\nV_74 -> V_92 = V_95 ;\r\nbreak;\r\ndefault:\r\nV_74 -> V_92 = V_93 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase V_18 :\r\nF_45 ( V_74 ,\r\nV_72 ) ;\r\nbreak;\r\ndefault:\r\nswitch ( V_5 -> V_14 -> V_25 ) {\r\ncase V_58 :\r\ncase V_60 :\r\ncase V_59 :\r\nV_74 -> V_92 = V_95 ;\r\nbreak;\r\ndefault:\r\nV_74 -> V_92 = V_133 ;\r\nbreak;\r\n}\r\nbreak;\r\n}\r\n}\r\nstatic struct V_102 F_30 ( struct V_102\r\nV_103 ,\r\nstruct V_102 V_104 )\r\n{\r\nstruct V_102 V_147 ;\r\nV_147 . V_109 = V_104 . V_109 ;\r\nV_147 . V_148 = V_103 . V_148 ;\r\nV_147 . V_149 =\r\n( V_104 . V_148 - V_103 . V_148 ) / 2 +\r\nV_147 . V_148 ;\r\nV_147 . V_150 = V_104 . V_150 ;\r\nV_147 . V_151 =\r\n( V_104 . V_151 -\r\nV_104 . V_149 ) + V_147 . V_149 ;\r\nV_147 . V_152 = V_104 . V_152 ;\r\nV_147 . V_110 = V_104 . V_110 ;\r\nV_147 . V_153 = V_103 . V_153 ;\r\nV_147 . V_154 =\r\n( V_104 . V_153 - V_103 . V_153 ) / 2 +\r\nV_147 . V_153 ;\r\nV_147 . V_155 = V_104 . V_155 ;\r\nV_147 . V_156 =\r\n( V_104 . V_156 -\r\nV_104 . V_154 ) + V_147 . V_154 ;\r\nV_147 . V_157 = V_104 . V_157 ;\r\nreturn V_147 ;\r\n}\r\nbool F_47 ( bool * V_158 )\r\n{\r\nunsigned char T_4 * V_159 , * V_160 , * V_161 ;\r\nT_2 V_162 ;\r\nconst T_3 V_163 = 0x000C0000 ;\r\nT_5 V_164 ;\r\nV_161 = F_48 ( V_163 , 0x10000 ) ;\r\nV_164 = F_49 ( V_161 ) ;\r\nif ( V_164 == 0xAA55 ) {\r\nV_159 = V_161 + 0x1B ;\r\nV_160 = V_161 + F_49 ( V_159 ) ;\r\nV_159 = V_160 + 18 ;\r\nV_159 = V_161 + F_49 ( V_159 ) ;\r\nV_159 += 41 ;\r\nV_162 = F_50 ( V_159 ) ;\r\nif ( V_162 & 0x8 )\r\n* V_158 = false ;\r\nelse\r\n* V_158 = true ;\r\nF_51 ( V_161 ) ;\r\nreturn true ;\r\n} else {\r\nF_51 ( V_161 ) ;\r\nreturn false ;\r\n}\r\n}
