# //  ModelSim SE-64 10.1c Jul 27 2012 Linux 2.6.18-406.el5
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project centerScale
# Compile of hornerLoop.v failed with 1 errors.
# Compile of hornerLoop_tb.v failed with 1 errors.
# 2 compiles, 2 failed with 2 errors. 
# Compile of hornerLoop.v failed with 1 errors.
# Compile of hornerLoop_tb.v failed with 1 errors.
# 2 compiles, 2 failed with 2 errors. 
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error. 
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -novopt work.hornerLoop_tb
# vsim -novopt work.hornerLoop_tb 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop_tb
# Loading work.hornerLoop_tb
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop
# Loading work.hornerLoop
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.smc_float_multiplier
# Loading work.smc_float_multiplier
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.x_i
# Loading work.x_i
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.z_o
# Loading work.z_o
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Multiplier
# Loading work.FP_Multiplier
# Loading work.synBusSatRnd
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synInverter
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.smc_float_adder
# Loading work.smc_float_adder
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder
# Loading work.FP_Adder
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synNegate
# Loading work.synShifter
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1
# Loading work.FP_Adder_getmsbpos1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg2_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg1_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg1_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP1
# Loading work.FP_Adder_getmsbpos1_LZDP1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP2
# Loading work.FP_Adder_getmsbpos1_LZDP2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP3
# Loading work.FP_Adder_getmsbpos1_LZDP3
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP4
# Loading work.FP_Adder_getmsbpos1_LZDP4
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP5
# Loading work.FP_Adder_getmsbpos1_LZDP5
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP6
# Loading work.FP_Adder_getmsbpos1_LZDP6
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg2_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.smc_float_to_fp
# Loading work.FP_to_Fixed
# Loading work.synShifterR
# Loading work.singleDelayWithEnableGeneric
# Loading work.synDelayWithEnableGeneric
# ** Warning: (vsim-3015) /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop.v(80): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'y_i_porty'. The port definition is at: /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/smc_float_multiplier.v(521).
#         Region: /hornerLoop_tb/UUT/theMult
# ** Error: (vsim-3053) /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop.v(99): Illegal output or inout port connection for "port 'y_o'".
#         Region: /hornerLoop_tb/UUT/smc2ieee
# Error loading design
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -novopt work.hornerLoop_tb
# vsim -novopt work.hornerLoop_tb 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop_tb
# Loading work.hornerLoop_tb
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop
# Loading work.hornerLoop
# Loading work.smc_float_multiplier
# Loading work.x_i
# Loading work.z_o
# Loading work.FP_Multiplier
# Loading work.synBusSatRnd
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synInverter
# Loading work.smc_float_adder
# Loading work.FP_Adder
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synNegate
# Loading work.synShifter
# Loading work.FP_Adder_getmsbpos1
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_1
# Loading work.FP_Adder_getmsbpos1_LZDP1
# Loading work.FP_Adder_getmsbpos1_LZDP2
# Loading work.FP_Adder_getmsbpos1_LZDP3
# Loading work.FP_Adder_getmsbpos1_LZDP4
# Loading work.FP_Adder_getmsbpos1_LZDP5
# Loading work.FP_Adder_getmsbpos1_LZDP6
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.smc_float_to_fp
# Loading work.FP_to_Fixed
# Loading work.synShifterR
# Loading work.singleDelayWithEnableGeneric
# Loading work.synDelayWithEnableGeneric
# ** Error: (vsim-3053) /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop.v(99): Illegal output or inout port connection for "port 'y_o'".
#         Region: /hornerLoop_tb/UUT/smc2ieee
# Error loading design
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -novopt work.hornerLoop_tb
# vsim -novopt work.hornerLoop_tb 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop_tb
# Loading work.hornerLoop_tb
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop
# Loading work.hornerLoop
# Loading work.smc_float_multiplier
# Loading work.x_i
# Loading work.z_o
# Loading work.FP_Multiplier
# Loading work.synBusSatRnd
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synInverter
# Loading work.smc_float_adder
# Loading work.FP_Adder
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synNegate
# Loading work.synShifter
# Loading work.FP_Adder_getmsbpos1
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_1
# Loading work.FP_Adder_getmsbpos1_LZDP1
# Loading work.FP_Adder_getmsbpos1_LZDP2
# Loading work.FP_Adder_getmsbpos1_LZDP3
# Loading work.FP_Adder_getmsbpos1_LZDP4
# Loading work.FP_Adder_getmsbpos1_LZDP5
# Loading work.FP_Adder_getmsbpos1_LZDP6
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.smc_float_to_fp
# Loading work.FP_to_Fixed
# Loading work.synShifterR
# Loading work.singleDelayWithEnableGeneric
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# cnt:           1
# x_lin:       0
# *************
# cnt:           2
# x_lin:       0
# *************
# cnt:           3
# x_lin:       0
# *************
# cnt:           4
# x_lin:       0
# *************
# cnt:           5
# x_lin:       0
# *************
# cnt:           6
# x_lin:       0
# *************
# cnt:           7
# x_lin:       0
# *************
# cnt:           8
# x_lin:       0
# *************
# cnt:           9
# x_lin:       0
# *************
# cnt:          10
# x_lin:       0
# *************
# cnt:          11
# x_lin:       0
# *************
# cnt:          12
# x_lin:       0
# *************
# cnt:          13
# x_lin:       0
# *************
# cnt:          14
# x_lin:       0
# *************
# cnt:          15
# x_lin:       0
# *************
# cnt:          16
# x_lin:       0
# *************
# cnt:          17
# x_lin:       0
# *************
# cnt:          18
# x_lin:       0
# *************
# cnt:          19
# x_lin:       0
# *************
# cnt:          20
# x_lin:       0
# Break in Module hornerLoop_tb at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop_tb.v line 101
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -novopt work.hornerLoop_tb
# vsim -novopt work.hornerLoop_tb 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop_tb
# Loading work.hornerLoop_tb
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop
# Loading work.hornerLoop
# Loading work.smc_float_multiplier
# Loading work.x_i
# Loading work.z_o
# Loading work.FP_Multiplier
# Loading work.synBusSatRnd
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synInverter
# Loading work.smc_float_adder
# Loading work.FP_Adder
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synNegate
# Loading work.synShifter
# Loading work.FP_Adder_getmsbpos1
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_1
# Loading work.FP_Adder_getmsbpos1_LZDP1
# Loading work.FP_Adder_getmsbpos1_LZDP2
# Loading work.FP_Adder_getmsbpos1_LZDP3
# Loading work.FP_Adder_getmsbpos1_LZDP4
# Loading work.FP_Adder_getmsbpos1_LZDP5
# Loading work.FP_Adder_getmsbpos1_LZDP6
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.smc_float_to_fp
# Loading work.FP_to_Fixed
# Loading work.synShifterR
# Loading work.singleDelayWithEnableGeneric
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# cnt:           1
# x_lin:       0
# *************
# cnt:           2
# x_lin:       0
# *************
# cnt:           3
# x_lin:       0
# *************
# cnt:           4
# x_lin:       0
# *************
# cnt:           5
# x_lin:       0
# *************
# cnt:           6
# x_lin:       0
# *************
# cnt:           7
# x_lin:       0
# *************
# cnt:           8
# x_lin:       0
# *************
# cnt:           9
# x_lin:       0
# *************
# cnt:          10
# x_lin:       0
# *************
# cnt:          11
# x_lin:       0
# *************
# cnt:          12
# x_lin:       0
# *************
# cnt:          13
# x_lin:       0
# *************
# cnt:          14
# x_lin:       0
# *************
# cnt:          15
# x_lin:       0
# *************
# cnt:          16
# x_lin:       0
# *************
# cnt:          17
# x_lin:       0
# *************
# cnt:          18
# x_lin:       0
# *************
# cnt:          19
# x_lin:       0
# *************
# cnt:          20
# x_lin:       0
# Break in Module hornerLoop_tb at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop_tb.v line 103
# Compile of centerScale.v was successful.
# Compile of fp_to_smc_float.v was successful.
# Compile of smc_float_adder.v was successful.
# Compile of smc_float_multiplier.v was successful.
# Compile of blocksTestbench.v was successful.
# Compile of comparator.v was successful.
# Compile of comparator_tb.v was successful.
# Compile of mux.v was successful.
# Compile of mux_tb.v was successful.
# Compile of centerScale_tb.v was successful.
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 12 compiles, 0 failed with no errors. 
vsim -novopt work.hornerLoop_tb
# vsim -novopt work.hornerLoop_tb 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop_tb
# Loading work.hornerLoop_tb
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop
# Loading work.hornerLoop
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.smc_float_multiplier
# Loading work.smc_float_multiplier
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.x_i
# Loading work.x_i
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.z_o
# Loading work.z_o
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Multiplier
# Loading work.FP_Multiplier
# Loading work.synBusSatRnd
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synInverter
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.smc_float_adder
# Loading work.smc_float_adder
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder
# Loading work.FP_Adder
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synNegate
# Loading work.synShifter
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1
# Loading work.FP_Adder_getmsbpos1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg2_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg1_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg1_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP1
# Loading work.FP_Adder_getmsbpos1_LZDP1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP2
# Loading work.FP_Adder_getmsbpos1_LZDP2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP3
# Loading work.FP_Adder_getmsbpos1_LZDP3
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP4
# Loading work.FP_Adder_getmsbpos1_LZDP4
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP5
# Loading work.FP_Adder_getmsbpos1_LZDP5
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP6
# Loading work.FP_Adder_getmsbpos1_LZDP6
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg2_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.smc_float_to_fp
# Loading work.FP_to_Fixed
# Loading work.synShifterR
# Loading work.singleDelayWithEnableGeneric
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# cnt:           1
# x_lin:       0
# *************
# cnt:           2
# x_lin:       0
# *************
# cnt:           3
# x_lin:       0
# *************
# cnt:           4
# x_lin:       0
# *************
# cnt:           5
# x_lin:       0
# *************
# cnt:           6
# x_lin:       0
# *************
# cnt:           7
# x_lin:       0
# *************
# cnt:           8
# x_lin:       0
# *************
# cnt:           9
# x_lin:       0
# *************
# cnt:          10
# x_lin:       0
# *************
# cnt:          11
# x_lin:       0
# *************
# cnt:          12
# x_lin:       0
# *************
# cnt:          13
# x_lin:       0
# *************
# cnt:          14
# x_lin:       0
# *************
# cnt:          15
# x_lin:       0
# *************
# cnt:          16
# x_lin:       0
# *************
# cnt:          17
# x_lin:       0
# *************
# cnt:          18
# x_lin:       0
# *************
# cnt:          19
# x_lin:       0
# *************
# cnt:          20
# x_lin:       0
# *************
# cnt:          20
# x_lin:       0
# Break in Module hornerLoop_tb at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop_tb.v line 105
# Compile of centerScale.v was successful.
# Compile of fp_to_smc_float.v was successful.
# Compile of smc_float_adder.v was successful.
# Compile of smc_float_multiplier.v was successful.
# Compile of blocksTestbench.v was successful.
# Compile of comparator.v was successful.
# Compile of comparator_tb.v was successful.
# Compile of mux.v was successful.
# Compile of mux_tb.v was successful.
# Compile of centerScale_tb.v was successful.
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 12 compiles, 0 failed with no errors. 
vsim -novopt work.hornerLoop_tb
# vsim -novopt work.hornerLoop_tb 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop_tb
# Loading work.hornerLoop_tb
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop
# Loading work.hornerLoop
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.smc_float_multiplier
# Loading work.smc_float_multiplier
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.x_i
# Loading work.x_i
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.z_o
# Loading work.z_o
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Multiplier
# Loading work.FP_Multiplier
# Loading work.synBusSatRnd
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synInverter
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.smc_float_adder
# Loading work.smc_float_adder
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder
# Loading work.FP_Adder
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synNegate
# Loading work.synShifter
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1
# Loading work.FP_Adder_getmsbpos1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg2_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg1_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg1_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP1
# Loading work.FP_Adder_getmsbpos1_LZDP1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP2
# Loading work.FP_Adder_getmsbpos1_LZDP2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP3
# Loading work.FP_Adder_getmsbpos1_LZDP3
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP4
# Loading work.FP_Adder_getmsbpos1_LZDP4
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP5
# Loading work.FP_Adder_getmsbpos1_LZDP5
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP6
# Loading work.FP_Adder_getmsbpos1_LZDP6
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg2_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.smc_float_to_fp
# Loading work.FP_to_Fixed
# Loading work.synShifterR
# Loading work.singleDelayWithEnableGeneric
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# cnt:           1
# x_lin:       0
# *************
# cnt:           2
# x_lin:       0
# *************
# cnt:           3
# x_lin:       0
# *************
# cnt:           4
# x_lin:       0
# *************
# cnt:           5
# x_lin:       0
# *************
# cnt:           6
# x_lin:       0
# *************
# cnt:           7
# x_lin:       0
# *************
# cnt:           8
# x_lin:       0
# *************
# cnt:           9
# x_lin:       0
# *************
# cnt:          10
# x_lin:       0
# *************
# cnt:          11
# x_lin:       0
# *************
# cnt:          12
# x_lin:       0
# *************
# cnt:          13
# x_lin:       0
# *************
# cnt:          14
# x_lin:       0
# *************
# cnt:          15
# x_lin:       0
# *************
# cnt:          16
# x_lin:       0
# *************
# cnt:          17
# x_lin:       0
# *************
# cnt:          18
# x_lin:       0
# *************
# cnt:          19
# x_lin:       0
# *************
# cnt:          20
# x_lin:       0
# x_lin:       0
# Break in Module hornerLoop_tb at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop_tb.v line 104
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -novopt work.hornerLoop_tb
# vsim -novopt work.hornerLoop_tb 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop_tb
# Loading work.hornerLoop_tb
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop
# Loading work.hornerLoop
# Loading work.smc_float_multiplier
# Loading work.x_i
# Loading work.z_o
# Loading work.FP_Multiplier
# Loading work.synBusSatRnd
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synInverter
# Loading work.smc_float_adder
# Loading work.FP_Adder
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synNegate
# Loading work.synShifter
# Loading work.FP_Adder_getmsbpos1
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_1
# Loading work.FP_Adder_getmsbpos1_LZDP1
# Loading work.FP_Adder_getmsbpos1_LZDP2
# Loading work.FP_Adder_getmsbpos1_LZDP3
# Loading work.FP_Adder_getmsbpos1_LZDP4
# Loading work.FP_Adder_getmsbpos1_LZDP5
# Loading work.FP_Adder_getmsbpos1_LZDP6
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.smc_float_to_fp
# Loading work.FP_to_Fixed
# Loading work.synShifterR
# Loading work.singleDelayWithEnableGeneric
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# cnt:           1
# x_lin:       0
# *************
# cnt:           2
# x_lin:       0
# *************
# cnt:           3
# x_lin:       0
# *************
# cnt:           4
# x_lin:       0
# *************
# cnt:           5
# x_lin:       0
# *************
# cnt:           6
# x_lin:       0
# *************
# cnt:           7
# x_lin:       0
# *************
# cnt:           8
# x_lin:       0
# *************
# cnt:           9
# x_lin:       0
# *************
# cnt:          10
# x_lin:       0
# *************
# cnt:          11
# x_lin:       0
# *************
# cnt:          12
# x_lin:       0
# *************
# cnt:          13
# x_lin:       0
# *************
# cnt:          14
# x_lin:       0
# *************
# cnt:          15
# x_lin:       0
# *************
# cnt:          16
# x_lin:       0
# *************
# cnt:          17
# x_lin:       0
# *************
# cnt:          18
# x_lin:       0
# *************
# cnt:          19
# x_lin:       0
# *************
# cnt:          20
# x_lin:       0
# x_lin:       0
# Break in Module hornerLoop_tb at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop_tb.v line 104
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -novopt work.hornerLoop_tb
# vsim -novopt work.hornerLoop_tb 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop_tb
# Loading work.hornerLoop_tb
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop
# Loading work.hornerLoop
# Loading work.smc_float_multiplier
# Loading work.x_i
# Loading work.z_o
# Loading work.FP_Multiplier
# Loading work.synBusSatRnd
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synInverter
# Loading work.smc_float_adder
# Loading work.FP_Adder
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synNegate
# Loading work.synShifter
# Loading work.FP_Adder_getmsbpos1
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_1
# Loading work.FP_Adder_getmsbpos1_LZDP1
# Loading work.FP_Adder_getmsbpos1_LZDP2
# Loading work.FP_Adder_getmsbpos1_LZDP3
# Loading work.FP_Adder_getmsbpos1_LZDP4
# Loading work.FP_Adder_getmsbpos1_LZDP5
# Loading work.FP_Adder_getmsbpos1_LZDP6
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.smc_float_to_fp
# Loading work.FP_to_Fixed
# Loading work.synShifterR
# Loading work.singleDelayWithEnableGeneric
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# cnt:           1
# x_lin:       0
# *************
# cnt:           2
# x_lin:       0
# *************
# cnt:           3
# x_lin:       0
# *************
# cnt:           4
# x_lin:       0
# *************
# cnt:           5
# x_lin:       0
# *************
# cnt:           6
# x_lin:       0
# *************
# cnt:           7
# x_lin:       0
# *************
# cnt:           8
# x_lin:       0
# *************
# cnt:           9
# x_lin:       0
# *************
# cnt:          10
# x_lin:       0
# *************
# cnt:          11
# x_lin:       0
# *************
# cnt:          12
# x_lin:       0
# *************
# cnt:          13
# x_lin:       0
# *************
# cnt:          14
# x_lin:       0
# *************
# cnt:          15
# x_lin:       0
# *************
# cnt:          16
# x_lin:       0
# *************
# cnt:          17
# x_lin:       0
# *************
# cnt:          18
# x_lin:       0
# *************
# cnt:          19
# x_lin:       0
# *************
# cnt:          20
# x_lin:       0
# x_lin:       0
# Break in Module hornerLoop_tb at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop_tb.v line 104
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -novopt work.hornerLoop_tb
# vsim -novopt work.hornerLoop_tb 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop_tb
# Loading work.hornerLoop_tb
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop
# Loading work.hornerLoop
# Loading work.smc_float_multiplier
# Loading work.x_i
# Loading work.z_o
# Loading work.FP_Multiplier
# Loading work.synBusSatRnd
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synInverter
# Loading work.smc_float_adder
# Loading work.FP_Adder
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synNegate
# Loading work.synShifter
# Loading work.FP_Adder_getmsbpos1
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_1
# Loading work.FP_Adder_getmsbpos1_LZDP1
# Loading work.FP_Adder_getmsbpos1_LZDP2
# Loading work.FP_Adder_getmsbpos1_LZDP3
# Loading work.FP_Adder_getmsbpos1_LZDP4
# Loading work.FP_Adder_getmsbpos1_LZDP5
# Loading work.FP_Adder_getmsbpos1_LZDP6
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.smc_float_to_fp
# Loading work.FP_to_Fixed
# Loading work.synShifterR
# Loading work.singleDelayWithEnableGeneric
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# cnt:           1
# x_lin:       0
# *************
# cnt:           2
# x_lin:       0
# *************
# cnt:           3
# x_lin:       0
# *************
# cnt:           4
# x_lin:       0
# *************
# cnt:           5
# x_lin:       0
# *************
# cnt:           6
# x_lin:       0
# *************
# cnt:           7
# x_lin:       0
# *************
# cnt:           8
# x_lin:       0
# *************
# cnt:           9
# x_lin:       0
# *************
# cnt:          10
# x_lin:       0
# *************
# cnt:          11
# x_lin:       0
# *************
# cnt:          12
# x_lin:       0
# *************
# cnt:          13
# x_lin:       0
# *************
# cnt:          14
# x_lin:       0
# *************
# cnt:          15
# x_lin:       0
# *************
# cnt:          16
# x_lin:       0
# *************
# cnt:          17
# x_lin:       0
# *************
# cnt:          18
# x_lin:       0
# *************
# cnt:          19
# x_lin:       0
# *************
# cnt:          20
# x_lin:       0
# x_lin:       0
# Break in Module hornerLoop_tb at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop_tb.v line 104
# Compile of centerScale.v was successful.
# Compile of fp_to_smc_float.v was successful.
# Compile of smc_float_adder.v was successful.
# Compile of smc_float_multiplier.v was successful.
# Compile of blocksTestbench.v was successful.
# Compile of comparator.v was successful.
# Compile of comparator_tb.v was successful.
# Compile of mux.v was successful.
# Compile of mux_tb.v was successful.
# Compile of centerScale_tb.v was successful.
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 12 compiles, 0 failed with no errors. 
vsim -novopt work.hornerLoop_tb
# vsim -novopt work.hornerLoop_tb 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop_tb
# Loading work.hornerLoop_tb
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop
# Loading work.hornerLoop
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.smc_float_multiplier
# Loading work.smc_float_multiplier
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.x_i
# Loading work.x_i
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.z_o
# Loading work.z_o
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Multiplier
# Loading work.FP_Multiplier
# Loading work.synBusSatRnd
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synInverter
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.smc_float_adder
# Loading work.smc_float_adder
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder
# Loading work.FP_Adder
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synNegate
# Loading work.synShifter
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1
# Loading work.FP_Adder_getmsbpos1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg2_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg1_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg1_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP1
# Loading work.FP_Adder_getmsbpos1_LZDP1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP2
# Loading work.FP_Adder_getmsbpos1_LZDP2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP3
# Loading work.FP_Adder_getmsbpos1_LZDP3
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP4
# Loading work.FP_Adder_getmsbpos1_LZDP4
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP5
# Loading work.FP_Adder_getmsbpos1_LZDP5
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP6
# Loading work.FP_Adder_getmsbpos1_LZDP6
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg2_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.smc_float_to_fp
# Loading work.FP_to_Fixed
# Loading work.synShifterR
# Loading work.singleDelayWithEnableGeneric
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# cnt:           1
# x_lin:       0
# *************
# cnt:           2
# x_lin:       0
# *************
# cnt:           3
# x_lin:       0
# *************
# cnt:           4
# x_lin:       0
# *************
# cnt:           5
# x_lin:       0
# *************
# cnt:           6
# x_lin:       0
# *************
# cnt:           7
# x_lin:       0
# *************
# cnt:           8
# x_lin:       0
# *************
# cnt:           9
# x_lin:       0
# *************
# cnt:          10
# x_lin:       0
# *************
# cnt:          11
# x_lin:       0
# *************
# cnt:          12
# x_lin:       0
# *************
# cnt:          13
# x_lin:       0
# *************
# cnt:          14
# x_lin:       0
# *************
# cnt:          15
# x_lin:       0
# *************
# cnt:          16
# x_lin:       0
# *************
# cnt:          17
# x_lin:       0
# *************
# cnt:          18
# x_lin:       0
# *************
# cnt:          19
# x_lin:       0
# *************
# cnt:          20
# x_lin:       0
# x_lin:       0
# Break in Module hornerLoop_tb at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop_tb.v line 104
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -novopt work.hornerLoop_tb
# vsim -novopt work.hornerLoop_tb 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop_tb
# Loading work.hornerLoop_tb
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop
# Loading work.hornerLoop
# Loading work.smc_float_multiplier
# Loading work.x_i
# Loading work.z_o
# Loading work.FP_Multiplier
# Loading work.synBusSatRnd
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synInverter
# Loading work.smc_float_adder
# Loading work.FP_Adder
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synNegate
# Loading work.synShifter
# Loading work.FP_Adder_getmsbpos1
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_1
# Loading work.FP_Adder_getmsbpos1_LZDP1
# Loading work.FP_Adder_getmsbpos1_LZDP2
# Loading work.FP_Adder_getmsbpos1_LZDP3
# Loading work.FP_Adder_getmsbpos1_LZDP4
# Loading work.FP_Adder_getmsbpos1_LZDP5
# Loading work.FP_Adder_getmsbpos1_LZDP6
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.smc_float_to_fp
# Loading work.FP_to_Fixed
# Loading work.synShifterR
# Loading work.singleDelayWithEnableGeneric
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# cnt:           1
# x_lin:       0
# *************
# cnt:           2
# x_lin:       0
# *************
# cnt:           3
# x_lin:       0
# *************
# cnt:           4
# x_lin:       0
# *************
# cnt:           5
# x_lin:       0
# *************
# cnt:           6
# x_lin:       0
# *************
# cnt:           7
# x_lin:       0
# *************
# cnt:           8
# x_lin:       0
# *************
# cnt:           9
# x_lin:       0
# *************
# cnt:          10
# x_lin:       0
# *************
# cnt:          11
# x_lin:       0
# *************
# cnt:          12
# x_lin:       0
# *************
# cnt:          13
# x_lin:       0
# *************
# cnt:          14
# x_lin:       0
# *************
# cnt:          15
# x_lin:       0
# *************
# cnt:          16
# x_lin:       0
# *************
# cnt:          17
# x_lin:       0
# *************
# cnt:          18
# x_lin:       0
# *************
# cnt:          19
# x_lin:       0
# *************
# cnt:          20
# x_lin:       0
# x_lin:       0
# Break in Module hornerLoop_tb at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop_tb.v line 104
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -novopt work.hornerLoop_tb
# vsim -novopt work.hornerLoop_tb 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop_tb
# Loading work.hornerLoop_tb
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop
# Loading work.hornerLoop
# Loading work.smc_float_multiplier
# Loading work.x_i
# Loading work.z_o
# Loading work.FP_Multiplier
# Loading work.synBusSatRnd
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synInverter
# Loading work.smc_float_adder
# Loading work.FP_Adder
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synNegate
# Loading work.synShifter
# Loading work.FP_Adder_getmsbpos1
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_1
# Loading work.FP_Adder_getmsbpos1_LZDP1
# Loading work.FP_Adder_getmsbpos1_LZDP2
# Loading work.FP_Adder_getmsbpos1_LZDP3
# Loading work.FP_Adder_getmsbpos1_LZDP4
# Loading work.FP_Adder_getmsbpos1_LZDP5
# Loading work.FP_Adder_getmsbpos1_LZDP6
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.smc_float_to_fp
# Loading work.FP_to_Fixed
# Loading work.synShifterR
# Loading work.singleDelayWithEnableGeneric
# Loading work.synDelayWithEnableGeneric

restart; run -all
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# cnt:           1
# x_lin:       0
# *************
# cnt:           2
# x_lin:       0
# *************
# cnt:           3
# x_lin:       0
# *************
# cnt:           4
# x_lin:       0
# *************
# cnt:           5
# x_lin:       0
# *************
# cnt:           6
# x_lin:       0
# *************
# cnt:           7
# x_lin:       0
# *************
# cnt:           8
# x_lin:       0
# *************
# cnt:           9
# x_lin:       0
# *************
# cnt:          10
# x_lin:       0
# *************
# cnt:          11
# x_lin:       0
# *************
# cnt:          12
# x_lin:       0
# *************
# cnt:          13
# x_lin:       0
# *************
# cnt:          14
# x_lin:       0
# *************
# cnt:          15
# x_lin:       0
# *************
# cnt:          16
# x_lin:       0
# *************
# cnt:          17
# x_lin:       0
# *************
# cnt:          18
# x_lin:       0
# *************
# cnt:          19
# x_lin:       0
# *************
# cnt:          20
# x_lin:       0
# x_lin:       0
# Break in Module hornerLoop_tb at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop_tb.v line 104
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -novopt work.hornerLoop_tb
# vsim -novopt work.hornerLoop_tb 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop_tb
# Loading work.hornerLoop_tb
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop
# Loading work.hornerLoop
# Loading work.smc_float_multiplier
# Loading work.x_i
# Loading work.z_o
# Loading work.FP_Multiplier
# Loading work.synBusSatRnd
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synInverter
# Loading work.smc_float_adder
# Loading work.FP_Adder
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synNegate
# Loading work.synShifter
# Loading work.FP_Adder_getmsbpos1
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_1
# Loading work.FP_Adder_getmsbpos1_LZDP1
# Loading work.FP_Adder_getmsbpos1_LZDP2
# Loading work.FP_Adder_getmsbpos1_LZDP3
# Loading work.FP_Adder_getmsbpos1_LZDP4
# Loading work.FP_Adder_getmsbpos1_LZDP5
# Loading work.FP_Adder_getmsbpos1_LZDP6
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.smc_float_to_fp
# Loading work.FP_to_Fixed
# Loading work.synShifterR
# Loading work.singleDelayWithEnableGeneric
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# x_lin:       0
# *************
# x_lin:       0
# **********asdf***
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# cnt:           1
# x_lin:       0
# *************
# cnt:           2
# x_lin:       0
# *************
# cnt:           3
# x_lin:       0
# *************
# cnt:           4
# x_lin:       0
# *************
# cnt:           5
# x_lin:       0
# *************
# cnt:           6
# x_lin:       0
# *************
# cnt:           7
# x_lin:       0
# *************
# cnt:           8
# x_lin:       0
# *************
# cnt:           9
# x_lin:       0
# *************
# cnt:          10
# x_lin:       0
# *************
# cnt:          11
# x_lin:       0
# *************
# cnt:          12
# x_lin:       0
# *************
# cnt:          13
# x_lin:       0
# *************
# cnt:          14
# x_lin:       0
# *************
# cnt:          15
# x_lin:       0
# *************
# cnt:          16
# x_lin:       0
# *************
# cnt:          17
# x_lin:       0
# *************
# cnt:          18
# x_lin:       0
# *************
# cnt:          19
# x_lin:       0
# *************
# cnt:          20
# x_lin:       0
# x_lin:       0
# Break in Module hornerLoop_tb at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop_tb.v line 104
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -novopt work.hornerLoop_tb
# vsim -novopt work.hornerLoop_tb 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop_tb
# Loading work.hornerLoop_tb
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop
# Loading work.hornerLoop
# Loading work.smc_float_multiplier
# Loading work.x_i
# Loading work.z_o
# Loading work.FP_Multiplier
# Loading work.synBusSatRnd
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synInverter
# Loading work.smc_float_adder
# Loading work.FP_Adder
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synNegate
# Loading work.synShifter
# Loading work.FP_Adder_getmsbpos1
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_1
# Loading work.FP_Adder_getmsbpos1_LZDP1
# Loading work.FP_Adder_getmsbpos1_LZDP2
# Loading work.FP_Adder_getmsbpos1_LZDP3
# Loading work.FP_Adder_getmsbpos1_LZDP4
# Loading work.FP_Adder_getmsbpos1_LZDP5
# Loading work.FP_Adder_getmsbpos1_LZDP6
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.smc_float_to_fp
# Loading work.FP_to_Fixed
# Loading work.synShifterR
# Loading work.singleDelayWithEnableGeneric
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# cnt:           1
# x_lin:       0
# *************
# cnt:           2
# x_lin:       0
# *************
# cnt:           3
# x_lin:       0
# *************
# cnt:           4
# x_lin:       0
# *************
# cnt:           5
# x_lin:       0
# *************
# cnt:           6
# x_lin:       0
# *************
# cnt:           7
# x_lin:       0
# *************
# cnt:           8
# x_lin:       0
# *************
# cnt:           9
# x_lin:       0
# *************
# cnt:          10
# x_lin:       0
# *************
# cnt:          11
# x_lin:       0
# *************
# cnt:          12
# x_lin:       0
# *************
# cnt:          13
# x_lin:       0
# *************
# cnt:          14
# x_lin:       0
# *************
# cnt:          15
# x_lin:       0
# *************
# cnt:          16
# x_lin:       0
# *************
# cnt:          17
# x_lin:       0
# *************
# cnt:          18
# x_lin:       0
# *************
# cnt:          19
# x_lin:       0
# *************
# cnt:          20
# x_lin:       0
# x_lin:       0
# Break in Module hornerLoop_tb at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop_tb.v line 104
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -novopt work.hornerLoop_tb
# vsim -novopt work.hornerLoop_tb 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop_tb
# Loading work.hornerLoop_tb
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop
# Loading work.hornerLoop
# Loading work.smc_float_multiplier
# Loading work.x_i
# Loading work.z_o
# Loading work.FP_Multiplier
# Loading work.synBusSatRnd
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synInverter
# Loading work.smc_float_adder
# Loading work.FP_Adder
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synNegate
# Loading work.synShifter
# Loading work.FP_Adder_getmsbpos1
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_1
# Loading work.FP_Adder_getmsbpos1_LZDP1
# Loading work.FP_Adder_getmsbpos1_LZDP2
# Loading work.FP_Adder_getmsbpos1_LZDP3
# Loading work.FP_Adder_getmsbpos1_LZDP4
# Loading work.FP_Adder_getmsbpos1_LZDP5
# Loading work.FP_Adder_getmsbpos1_LZDP6
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.smc_float_to_fp
# Loading work.FP_to_Fixed
# Loading work.synShifterR
# Loading work.singleDelayWithEnableGeneric
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# cnt:           1
# x_lin:       0
# *************
# cnt:           2
# x_lin:       0
# *************
# cnt:           3
# x_lin:       0
# *************
# cnt:           4
# x_lin:       0
# *************
# cnt:           5
# x_lin:       0
# *************
# cnt:           6
# x_lin:       0
# *************
# cnt:           7
# x_lin:       0
# *************
# cnt:           8
# x_lin:       0
# *************
# cnt:           9
# x_lin:       0
# *************
# cnt:          10
# x_lin:       0
# *************
# cnt:          11
# x_lin:       0
# *************
# cnt:          12
# x_lin:       0
# *************
# cnt:          13
# x_lin:       0
# *************
# cnt:          14
# x_lin:       0
# *************
# cnt:          15
# x_lin:       0
# *************
# cnt:          16
# x_lin:       0
# *************
# cnt:          17
# x_lin:       0
# *************
# cnt:          18
# x_lin:       0
# *************
# cnt:          19
# x_lin:       0
# *************
# cnt:          20
# x_lin:       0
# x_lin:       0
# Break in Module hornerLoop_tb at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop_tb.v line 104
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -novopt work.hornerLoop_tb
# vsim -novopt work.hornerLoop_tb 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop_tb
# Loading work.hornerLoop_tb
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop
# Loading work.hornerLoop
# Loading work.smc_float_multiplier
# Loading work.x_i
# Loading work.z_o
# Loading work.FP_Multiplier
# Loading work.synBusSatRnd
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synInverter
# Loading work.smc_float_adder
# Loading work.FP_Adder
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synNegate
# Loading work.synShifter
# Loading work.FP_Adder_getmsbpos1
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_1
# Loading work.FP_Adder_getmsbpos1_LZDP1
# Loading work.FP_Adder_getmsbpos1_LZDP2
# Loading work.FP_Adder_getmsbpos1_LZDP3
# Loading work.FP_Adder_getmsbpos1_LZDP4
# Loading work.FP_Adder_getmsbpos1_LZDP5
# Loading work.FP_Adder_getmsbpos1_LZDP6
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.smc_float_to_fp
# Loading work.FP_to_Fixed
# Loading work.synShifterR
# Loading work.singleDelayWithEnableGeneric
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# cnt:           1
# x_lin:       0
# *************
# cnt:           2
# x_lin:       0
# *************
# cnt:           3
# x_lin:       0
# *************
# cnt:           4
# x_lin:       0
# *************
# cnt:           5
# x_lin:       0
# *************
# cnt:           6
# x_lin:       0
# *************
# cnt:           7
# x_lin:       0
# *************
# cnt:           8
# x_lin:       0
# *************
# cnt:           9
# x_lin:       0
# *************
# cnt:          10
# x_lin:       0
# *************
# cnt:          11
# x_lin:       0
# *************
# cnt:          12
# x_lin:       0
# *************
# cnt:          13
# x_lin:       0
# *************
# cnt:          14
# x_lin:       0
# *************
# cnt:          15
# x_lin:       0
# *************
# cnt:          16
# x_lin:       0
# *************
# cnt:          17
# x_lin:       0
# *************
# cnt:          18
# x_lin:       0
# *************
# cnt:          19
# x_lin:       0
# *************
# cnt:          20
# x_lin:       0
# x_lin:       0
# Break in Module hornerLoop_tb at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop_tb.v line 104
# Compile of centerScale.v was successful.
# Compile of fp_to_smc_float.v was successful.
# Compile of smc_float_adder.v was successful.
# Compile of smc_float_multiplier.v was successful.
# Compile of blocksTestbench.v failed with 1 errors.
# Compile of comparator.v was successful.
# Compile of comparator_tb.v was successful.
# Compile of mux.v was successful.
# Compile of mux_tb.v was successful.
# Compile of centerScale_tb.v was successful.
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 12 compiles, 1 failed with 1 error. 
# Compile of centerScale.v was successful.
# Compile of fp_to_smc_float.v was successful.
# Compile of smc_float_adder.v was successful.
# Compile of smc_float_multiplier.v was successful.
# Compile of blocksTestbench.v was successful.
# Compile of comparator.v was successful.
# Compile of comparator_tb.v was successful.
# Compile of mux.v was successful.
# Compile of mux_tb.v was successful.
# Compile of centerScale_tb.v was successful.
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 12 compiles, 0 failed with no errors. 
work -novopt work.blocksTestbench
# invalid command name "work"
vsim -novopt work.blocksTestbench
# vsim -novopt work.blocksTestbench 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.blocksTestbench
# Loading work.blocksTestbench
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.fp_to_smc_float
# Loading work.fp_to_smc_float
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.y_o
# Loading work.y_o
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP
# Loading work.Fixed_to_FP
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synNegate
# Loading work.synShifter
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter1
# Loading work.Fixed_to_FP_Leading_Zero_Counter1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter1_LZDPstg1_1
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDPstg1_1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter1_LZDP1
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDP1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter1_LZDP2
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDP2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter1_LZDP3
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDP3
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter1_LZDPodd
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDPodd
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter1_LZDPstg1_2
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDPstg1_2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2
# Loading work.Fixed_to_FP_Leading_Zero_Counter2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg2_1
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg2_1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg1_3
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg1_3
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg1_2
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg1_2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDP3
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP3
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDP4
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP4
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDP5
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP5
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDP6
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP6
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDP7
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP7
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDP8
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP8
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDPodd
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPodd
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg3_1
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg3_1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg1_4
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg1_4
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_log2
# Loading work.Fixed_to_FP_log2
# Loading work.synBusSatRnd
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# z_o: 1065353216
# srdyo_o: 0
# *************
#           1 cycles transpired
# z_o: 1065353216
# srdyo_o: 0
# *************
#           2 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#           3 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#           4 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#           5 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#           6 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#           7 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#           8 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#           9 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#          10 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#          11 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#          12 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#          13 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#          14 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#          15 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#          16 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#          17 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#          18 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#          19 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#          20 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#          21 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# Break in Module blocksTestbench at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/blocksTestbench.v line 74
# Compile of centerScale.v was successful.
# Compile of fp_to_smc_float.v was successful.
# Compile of smc_float_adder.v was successful.
# Compile of smc_float_multiplier.v was successful.
# Compile of blocksTestbench.v was successful.
# Compile of comparator.v was successful.
# Compile of comparator_tb.v was successful.
# Compile of mux.v was successful.
# Compile of mux_tb.v was successful.
# Compile of centerScale_tb.v was successful.
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 12 compiles, 0 failed with no errors. 
vsim -novopt work.blocksTestbench
# vsim -novopt work.blocksTestbench 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.blocksTestbench
# Loading work.blocksTestbench
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.fp_to_smc_float
# Loading work.fp_to_smc_float
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.y_o
# Loading work.y_o
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP
# Loading work.Fixed_to_FP
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synNegate
# Loading work.synShifter
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter1
# Loading work.Fixed_to_FP_Leading_Zero_Counter1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter1_LZDPstg1_1
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDPstg1_1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter1_LZDP1
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDP1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter1_LZDP2
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDP2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter1_LZDP3
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDP3
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter1_LZDPodd
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDPodd
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter1_LZDPstg1_2
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDPstg1_2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2
# Loading work.Fixed_to_FP_Leading_Zero_Counter2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg2_1
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg2_1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg1_3
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg1_3
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg1_2
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg1_2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDP3
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP3
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDP4
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP4
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDP5
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP5
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDP6
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP6
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDP7
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP7
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDP8
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP8
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDPodd
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPodd
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg3_1
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg3_1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg1_4
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg1_4
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.Fixed_to_FP_log2
# Loading work.Fixed_to_FP_log2
# Loading work.synBusSatRnd
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# z_o: 1065353216
# srdyo_o: 0
# *************
#           1 cycles transpired
# z_o: 1065353216
# srdyo_o: 0
# *************
#           2 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# *************
#           3 cycles transpired
# z_o: 1233684608
# srdyo_o: 0
# Break in Module blocksTestbench at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/blocksTestbench.v line 74
# Compile of blocksTestbench.v was successful.
vsim -novopt work.blocksTestbench
# vsim -novopt work.blocksTestbench 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.blocksTestbench
# Loading work.blocksTestbench
# Loading work.fp_to_smc_float
# Loading work.y_o
# Loading work.Fixed_to_FP
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synNegate
# Loading work.synShifter
# Loading work.Fixed_to_FP_Leading_Zero_Counter1
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDPstg1_1
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDP1
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDP2
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDP3
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDPodd
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDPstg1_2
# Loading work.Fixed_to_FP_Leading_Zero_Counter2
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg2_1
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg1_3
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg1_2
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP3
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP4
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP5
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP6
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP7
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP8
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPodd
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg3_1
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg1_4
# Loading work.Fixed_to_FP_log2
# Loading work.synBusSatRnd
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# z_o: 1065353216
# srdyo_o: 0
# *************
#           1 cycles transpired
# z_o: 1065353216
# srdyo_o: 0
# *************
#           2 cycles transpired
# z_o: 1233684608
# srdyo_o: 1
# *************
#           3 cycles transpired
# z_o: 1233684608
# srdyo_o: 1
# Break in Module blocksTestbench at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/blocksTestbench.v line 74
# Compile of blocksTestbench.v was successful.
vsim -novopt work.blocksTestbench
# vsim -novopt work.blocksTestbench 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.blocksTestbench
# Loading work.blocksTestbench
# Loading work.fp_to_smc_float
# Loading work.y_o
# Loading work.Fixed_to_FP
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synNegate
# Loading work.synShifter
# Loading work.Fixed_to_FP_Leading_Zero_Counter1
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDPstg1_1
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDP1
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDP2
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDP3
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDPodd
# Loading work.Fixed_to_FP_Leading_Zero_Counter1_LZDPstg1_2
# Loading work.Fixed_to_FP_Leading_Zero_Counter2
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg2_1
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg1_3
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg1_2
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP3
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP4
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP5
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP6
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP7
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDP8
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPodd
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg3_1
# Loading work.Fixed_to_FP_Leading_Zero_Counter2_LZDPstg1_4
# Loading work.Fixed_to_FP_log2
# Loading work.synBusSatRnd
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# z_o: 00111111100000000000000000000000
# srdyo_o: 0
# *************
#           1 cycles transpired
# z_o: 00111111100000000000000000000000
# srdyo_o: 0
# *************
#           2 cycles transpired
# z_o: 01001001100010001000100010000000
# srdyo_o: 1
# *************
#           3 cycles transpired
# z_o: 01001001100010001000100010000000
# srdyo_o: 1
# Break in Module blocksTestbench at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/blocksTestbench.v line 74
# Compile of blocksTestbench.v was successful.
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 3 compiles, 0 failed with no errors. 
vsim -novopt work.hornerLoop_tb
# vsim -novopt work.hornerLoop_tb 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop_tb
# Loading work.hornerLoop_tb
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop
# Loading work.hornerLoop
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.smc_float_multiplier
# Loading work.smc_float_multiplier
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.x_i
# Loading work.x_i
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.z_o
# Loading work.z_o
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Multiplier
# Loading work.FP_Multiplier
# Loading work.synBusSatRnd
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synInverter
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.smc_float_adder
# Loading work.smc_float_adder
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder
# Loading work.FP_Adder
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synNegate
# Loading work.synShifter
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1
# Loading work.FP_Adder_getmsbpos1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg2_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg1_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg1_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP1
# Loading work.FP_Adder_getmsbpos1_LZDP1
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP2
# Loading work.FP_Adder_getmsbpos1_LZDP2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP3
# Loading work.FP_Adder_getmsbpos1_LZDP3
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP4
# Loading work.FP_Adder_getmsbpos1_LZDP4
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP5
# Loading work.FP_Adder_getmsbpos1_LZDP5
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDP6
# Loading work.FP_Adder_getmsbpos1_LZDP6
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg2_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_2
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.smc_float_to_fp
# Loading work.FP_to_Fixed
# Loading work.synShifterR
# Loading work.singleDelayWithEnableGeneric
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# cnt:           1
# x_lin:       0
# *************
# cnt:           2
# x_lin:       0
# *************
# cnt:           3
# x_lin:       0
# *************
# cnt:           4
# x_lin:  559240
# *************
# cnt:           5
# x_lin:  559240
# *************
# cnt:           6
# x_lin:  559240
# *************
# cnt:           7
# x_lin:  559240
# *************
# cnt:           8
# x_lin:  559240
# *************
# cnt:           9
# x_lin:  559240
# *************
# cnt:          10
# x_lin:  559240
# *************
# cnt:          11
# x_lin:  559240
# *************
# cnt:          12
# x_lin:  559240
# *************
# cnt:          13
# x_lin:  559240
# *************
# cnt:          14
# x_lin:  559240
# *************
# cnt:          15
# x_lin:  559240
# *************
# cnt:          16
# x_lin:  559240
# *************
# cnt:          17
# x_lin:  559240
# *************
# cnt:          18
# x_lin:  559240
# *************
# cnt:          19
# x_lin:  559240
# *************
# cnt:          20
# x_lin:  655360
# x_lin:       0
# Break in Module hornerLoop_tb at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop_tb.v line 104
# Compile of blocksTestbench.v was successful.
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 3 compiles, 0 failed with no errors. 
vsim -novopt work.hornerLoop_tb
# vsim -novopt work.hornerLoop_tb 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop_tb
# Loading work.hornerLoop_tb
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop
# Loading work.hornerLoop
# Loading work.smc_float_multiplier
# Loading work.x_i
# Loading work.z_o
# Loading work.FP_Multiplier
# Loading work.synBusSatRnd
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synInverter
# Loading work.smc_float_adder
# Loading work.FP_Adder
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synNegate
# Loading work.synShifter
# Loading work.FP_Adder_getmsbpos1
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_1
# Loading work.FP_Adder_getmsbpos1_LZDP1
# Loading work.FP_Adder_getmsbpos1_LZDP2
# Loading work.FP_Adder_getmsbpos1_LZDP3
# Loading work.FP_Adder_getmsbpos1_LZDP4
# Loading work.FP_Adder_getmsbpos1_LZDP5
# Loading work.FP_Adder_getmsbpos1_LZDP6
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.smc_float_to_fp
# Loading work.FP_to_Fixed
# Loading work.synShifterR
# Loading work.singleDelayWithEnableGeneric
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# cnt:           1
# x_lin:       0
# *************
# cnt:           2
# x_lin:       0
# *************
# cnt:           3
# x_lin:       0
# *************
# cnt:           4
# x_lin:  559240
# *************
# cnt:           5
# x_lin:  559240
# *************
# cnt:           6
# x_lin:  559240
# *************
# cnt:           7
# x_lin:  559240
# *************
# cnt:           8
# x_lin:  559240
# *************
# cnt:           9
# x_lin:  559240
# *************
# cnt:          10
# x_lin:  559240
# *************
# cnt:          11
# x_lin:  559240
# *************
# cnt:          12
# x_lin:  559240
# *************
# cnt:          13
# x_lin:  559240
# *************
# cnt:          14
# x_lin:  559240
# *************
# cnt:          15
# x_lin:  559240
# *************
# cnt:          16
# x_lin:  559240
# *************
# cnt:          17
# x_lin:  559240
# *************
# cnt:          18
# x_lin:  559240
# *************
# cnt:          19
# x_lin:  559240
# *************
# cnt:          20
# x_lin:  655360
# *************
# cnt:          21
# x_lin:  655360
# *************
# cnt:          22
# x_lin:  655360
# x_lin:       0
# Break in Module hornerLoop_tb at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop_tb.v line 104
# Compile of blocksTestbench.v was successful.
# Compile of hornerLoop.v was successful.
# Compile of hornerLoop_tb.v was successful.
# 3 compiles, 0 failed with no errors. 
vsim -novopt work.hornerLoop_tb
# vsim -novopt work.hornerLoop_tb 
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop_tb
# Loading work.hornerLoop_tb
# Refreshing /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/work.hornerLoop
# Loading work.hornerLoop
# Loading work.smc_float_multiplier
# Loading work.x_i
# Loading work.z_o
# Loading work.FP_Multiplier
# Loading work.synBusSatRnd
# Loading work.synBusAdapter
# Loading work.synDelayWithEnable
# Loading work.synInverter
# Loading work.smc_float_adder
# Loading work.FP_Adder
# Loading work.synAbs
# Loading work.synComparator
# Loading work.synNegate
# Loading work.synShifter
# Loading work.FP_Adder_getmsbpos1
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_1
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_1
# Loading work.FP_Adder_getmsbpos1_LZDP1
# Loading work.FP_Adder_getmsbpos1_LZDP2
# Loading work.FP_Adder_getmsbpos1_LZDP3
# Loading work.FP_Adder_getmsbpos1_LZDP4
# Loading work.FP_Adder_getmsbpos1_LZDP5
# Loading work.FP_Adder_getmsbpos1_LZDP6
# Loading work.FP_Adder_getmsbpos1_LZDPstg2_2
# Loading work.FP_Adder_getmsbpos1_LZDPstg1_3
# Loading work.smc_float_to_fp
# Loading work.FP_to_Fixed
# Loading work.synShifterR
# Loading work.singleDelayWithEnableGeneric
# Loading work.synDelayWithEnableGeneric
restart; run -all
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# x_lin:       0
# *************
# cnt:           1
# x_lin:       0
# *************
# cnt:           2
# x_lin:       0
# *************
# cnt:           3
# x_lin:       0
# *************
# cnt:           4
# x_lin:  559240
# *************
# cnt:           5
# x_lin:  559240
# *************
# cnt:           6
# x_lin:  559240
# *************
# cnt:           7
# x_lin:  559240
# *************
# cnt:           8
# x_lin:  559240
# *************
# cnt:           9
# x_lin:  559240
# *************
# cnt:          10
# x_lin:  559240
# *************
# cnt:          11
# x_lin:  559240
# *************
# cnt:          12
# x_lin:  559240
# *************
# cnt:          13
# x_lin:  559240
# *************
# cnt:          14
# x_lin:  559240
# *************
# cnt:          15
# x_lin:  559240
# *************
# cnt:          16
# x_lin:  559240
# *************
# cnt:          17
# x_lin:  559240
# *************
# cnt:          18
# x_lin:  559240
# *************
# cnt:          19
# x_lin:  559240
# *************
# cnt:          20
# x_lin:  655360
# *************
# cnt:          21
# x_lin:  655360
# *************
# cnt:          22
# x_lin:  655360
# x_lin:  655360
# Break in Module hornerLoop_tb at /w/home.02/ee/grad/jordi/ee216a/EEM216A_project/EE216A_F15_FinalProject_v2/verilog/hornerLoop_tb.v line 104
