

================================================================
== Vitis HLS Report for 'pip_kernel'
================================================================
* Date:           Tue May 31 13:30:19 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pip_hls_kernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.396 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min |   max   |   Type  |
    +---------+---------+----------+----------+------+---------+---------+
    |     1042|  1115137|  5.210 us|  5.576 ms|  1043|  1115138|       no|
    +---------+---------+----------+----------+------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- LOOP_STREAM  |     1070|  1114094|        17|         17|        256|  63 ~ 65535|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 17, D = 17, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 20 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 3 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE, i18 %div_table_V"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln154 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [pip_kernel.cpp:154]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln154 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0" [pip_kernel.cpp:154]   --->   Operation 23 'specinterface' 'specinterface_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.00ns)   --->   "%strm_len_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %strm_len"   --->   Operation 24 'read' 'strm_len_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty_10, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %points, void @empty_10, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %points"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %edges, void @empty_3, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i18 %edges"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %strm_len"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_len, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_5, void @empty_1, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_len, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_5, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE, i18 %div_table_V"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (1.10ns)   --->   "%icmp_ln164_1 = icmp_eq  i16 %strm_len_read, i16 0" [pip_kernel.cpp:164]   --->   Operation 36 'icmp' 'icmp_ln164_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %icmp_ln164_1, void %for.inc.preheader, void %for.end" [pip_kernel.cpp:164]   --->   Operation 37 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%br_ln161 = br void %for.inc" [pip_kernel.cpp:161]   --->   Operation 38 'br' 'br_ln161' <Predicate = (!icmp_ln164_1)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.95>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%i_12 = phi i16 %i, void %for.inc, i16 0, void %for.inc.preheader"   --->   Operation 39 'phi' 'i_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%points_read = read i24 @_ssdm_op_Read.axis.volatile.i24P128A, i24 %points" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'read' 'points_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = trunc i24 %points_read" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.85ns)   --->   "%i = add i16 %i_12, i16 1" [pip_kernel.cpp:164]   --->   Operation 42 'add' 'i' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.10ns)   --->   "%icmp_ln164 = icmp_eq  i16 %i, i16 %strm_len_read" [pip_kernel.cpp:164]   --->   Operation 43 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.39>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%points_read_1 = read i24 @_ssdm_op_Read.axis.volatile.i24P128A, i24 %points" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'read' 'points_read_1' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i24 %points_read_1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [15/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 46 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.39>
ST_5 : Operation 47 [14/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 47 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.39>
ST_6 : Operation 48 [13/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 48 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.39>
ST_7 : Operation 49 [12/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 49 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.39>
ST_8 : Operation 50 [11/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 50 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.39>
ST_9 : Operation 51 [10/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 51 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.39>
ST_10 : Operation 52 [9/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 52 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.39>
ST_11 : Operation 53 [8/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 53 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.39>
ST_12 : Operation 54 [7/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 54 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.39>
ST_13 : Operation 55 [6/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 55 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.39>
ST_14 : Operation 56 [5/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 56 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.39>
ST_15 : Operation 57 [4/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 57 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.39>
ST_16 : Operation 58 [3/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 58 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.39>
ST_17 : Operation 59 [2/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 59 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.78>
ST_18 : Operation 60 [1/15] (0.78ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 60 'call' 'wdata_V' <Predicate = true> <Delay = 0.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln0 = zext i6 %wdata_V" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 61 'zext' 'zext_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 62 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_r, i8 %zext_ln0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32 256, i32 0, i32 0, i32 0, void @empty" [pip_kernel.cpp:168]   --->   Operation 63 'specpipeline' 'specpipeline_ln168' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln166 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 63, i64 65535, i64 4095" [pip_kernel.cpp:166]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln166' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 65 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 66 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_r, i8 %zext_ln0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 66 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %icmp_ln164, void %for.inc, void %for.end.loopexit" [pip_kernel.cpp:164]   --->   Operation 67 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end"   --->   Operation 68 'br' 'br_ln0' <Predicate = (!icmp_ln164_1)> <Delay = 0.00>
ST_20 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln175 = ret" [pip_kernel.cpp:175]   --->   Operation 69 'ret' 'ret_ln175' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 2.1ns
The critical path consists of the following:
	wire read operation ('strm_len_read') on port 'strm_len' [8]  (1 ns)
	'icmp' operation ('icmp_ln164_1', pip_kernel.cpp:164) [20]  (1.1 ns)

 <State 3>: 1.96ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', pip_kernel.cpp:164) [25]  (0 ns)
	'add' operation ('i', pip_kernel.cpp:164) [36]  (0.853 ns)
	'icmp' operation ('icmp_ln164', pip_kernel.cpp:164) [37]  (1.1 ns)

 <State 4>: 3.39ns
The critical path consists of the following:
	axis read operation ('points_read_1', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'points' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [31]  (0 ns)
	'call' operation ('wdata_V', pip_kernel.cpp:173) to 'pip_edges' [33]  (3.39 ns)

 <State 5>: 3.4ns
The critical path consists of the following:
	'call' operation ('wdata_V', pip_kernel.cpp:173) to 'pip_edges' [33]  (3.4 ns)

 <State 6>: 3.4ns
The critical path consists of the following:
	'call' operation ('wdata_V', pip_kernel.cpp:173) to 'pip_edges' [33]  (3.4 ns)

 <State 7>: 3.4ns
The critical path consists of the following:
	'call' operation ('wdata_V', pip_kernel.cpp:173) to 'pip_edges' [33]  (3.4 ns)

 <State 8>: 3.4ns
The critical path consists of the following:
	'call' operation ('wdata_V', pip_kernel.cpp:173) to 'pip_edges' [33]  (3.4 ns)

 <State 9>: 3.4ns
The critical path consists of the following:
	'call' operation ('wdata_V', pip_kernel.cpp:173) to 'pip_edges' [33]  (3.4 ns)

 <State 10>: 3.4ns
The critical path consists of the following:
	'call' operation ('wdata_V', pip_kernel.cpp:173) to 'pip_edges' [33]  (3.4 ns)

 <State 11>: 3.4ns
The critical path consists of the following:
	'call' operation ('wdata_V', pip_kernel.cpp:173) to 'pip_edges' [33]  (3.4 ns)

 <State 12>: 3.4ns
The critical path consists of the following:
	'call' operation ('wdata_V', pip_kernel.cpp:173) to 'pip_edges' [33]  (3.4 ns)

 <State 13>: 3.4ns
The critical path consists of the following:
	'call' operation ('wdata_V', pip_kernel.cpp:173) to 'pip_edges' [33]  (3.4 ns)

 <State 14>: 3.4ns
The critical path consists of the following:
	'call' operation ('wdata_V', pip_kernel.cpp:173) to 'pip_edges' [33]  (3.4 ns)

 <State 15>: 3.4ns
The critical path consists of the following:
	'call' operation ('wdata_V', pip_kernel.cpp:173) to 'pip_edges' [33]  (3.4 ns)

 <State 16>: 3.4ns
The critical path consists of the following:
	'call' operation ('wdata_V', pip_kernel.cpp:173) to 'pip_edges' [33]  (3.4 ns)

 <State 17>: 3.4ns
The critical path consists of the following:
	'call' operation ('wdata_V', pip_kernel.cpp:173) to 'pip_edges' [33]  (3.4 ns)

 <State 18>: 0.781ns
The critical path consists of the following:
	'call' operation ('wdata_V', pip_kernel.cpp:173) to 'pip_edges' [33]  (0.781 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
