Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Aug 15 16:54:50 2019
| Host         : LAPTOP-EK0UNFM6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab_8_timing_summary_routed.rpt -pb lab_8_timing_summary_routed.pb -rpx lab_8_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_8
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 142 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.217        0.000                      0                  359        0.075        0.000                      0                  359        3.000        0.000                       0                   148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 6.098}      12.195          82.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 6.098}      12.195          82.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.217        0.000                      0                  359        0.150        0.000                      0                  359        5.598        0.000                       0                   144  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.218        0.000                      0                  359        0.150        0.000                      0                  359        5.598        0.000                       0                   144  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.217        0.000                      0                  359        0.075        0.000                      0                  359  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.217        0.000                      0                  359        0.075        0.000                      0                  359  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 2.055ns (24.664%)  route 6.277ns (75.336%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.714     6.376    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I2_O)        0.332     6.708 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=6, routed)           0.797     7.505    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[0]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X80Y149        FDRE (Setup_fdre_C_R)       -0.524    10.722    nolabel_line42/m_hw/pixel_y_to_show_reg[0]
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 2.055ns (24.664%)  route 6.277ns (75.336%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.714     6.376    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I2_O)        0.332     6.708 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=6, routed)           0.797     7.505    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[1]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X80Y149        FDRE (Setup_fdre_C_R)       -0.524    10.722    nolabel_line42/m_hw/pixel_y_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.234ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/pixel_y_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.420ns  (logic 1.923ns (22.839%)  route 6.497ns (77.161%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 10.766 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.708    -0.832    nolabel_line42/m_driver/clk_out1
    SLICE_X80Y143        FDRE                                         r  nolabel_line42/m_driver/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  nolabel_line42/m_driver/vc_reg[1]/Q
                         net (fo=37, routed)          0.781     0.467    nolabel_line42/m_driver/vc_reg_n_0_[1]
    SLICE_X80Y141        LUT2 (Prop_lut2_I1_O)        0.116     0.583 r  nolabel_line42/m_driver/matrix_y[1]_i_10/O
                         net (fo=7, routed)           0.477     1.060    nolabel_line42/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X79Y142        LUT6 (Prop_lut6_I2_O)        0.328     1.388 r  nolabel_line42/m_driver/matrix_y[1]_i_11/O
                         net (fo=8, routed)           0.727     2.116    nolabel_line42/m_driver/matrix_y[1]_i_11_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I2_O)        0.124     2.240 r  nolabel_line42/m_driver/matrix_y0_carry_i_14/O
                         net (fo=42, routed)          0.698     2.937    nolabel_line42/m_driver/matrix_y0_carry_i_14_n_0
    SLICE_X78Y142        LUT5 (Prop_lut5_I4_O)        0.117     3.054 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_8/O
                         net (fo=2, routed)           1.259     4.314    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_8_n_0
    SLICE_X79Y141        LUT6 (Prop_lut6_I1_O)        0.348     4.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4__0/O
                         net (fo=15, routed)          0.857     5.519    nolabel_line42/m_driver/vc_reg[3]_0
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.124     5.643 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_5/O
                         net (fo=4, routed)           0.538     6.181    nolabel_line42/exe/contador_pixels_verticales_reg[2]_0
    SLICE_X84Y139        LUT5 (Prop_lut5_I4_O)        0.124     6.305 r  nolabel_line42/exe/push_menu_minimat_y[7]_i_2__1/O
                         net (fo=13, routed)          0.517     6.822    nolabel_line42/exe/push_menu_minimat_y[7]_i_2__1_n_0
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.124     6.946 r  nolabel_line42/exe/pixel_y_to_show[2]_i_1/O
                         net (fo=2, routed)           0.642     7.588    nolabel_line42/exe/pixel_y_to_show[2]_i_1_n_0
    SLICE_X82Y139        FDRE                                         r  nolabel_line42/exe/pixel_y_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.592    10.766    nolabel_line42/exe/clk_out1
    SLICE_X82Y139        FDRE                                         r  nolabel_line42/exe/pixel_y_to_show_reg[1]/C
                         clock pessimism              0.560    11.326    
                         clock uncertainty           -0.076    11.250    
    SLICE_X82Y139        FDRE (Setup_fdre_C_R)       -0.429    10.821    nolabel_line42/exe/pixel_y_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  3.234    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 2.055ns (24.856%)  route 6.213ns (75.144%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.714     6.376    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I2_O)        0.332     6.708 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=6, routed)           0.732     7.441    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X80Y148        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y148        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[2]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X80Y148        FDRE (Setup_fdre_C_R)       -0.524    10.722    nolabel_line42/m_hw/pixel_y_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  3.282    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 2.049ns (24.675%)  route 6.255ns (75.325%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.787     6.449    nolabel_line42/m_driver/hc_reg[0]_1
    SLICE_X85Y147        LUT4 (Prop_lut4_I0_O)        0.326     6.775 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_2/O
                         net (fo=11, routed)          0.701     7.477    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]_0
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[0]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X80Y149        FDRE (Setup_fdre_C_CE)      -0.371    10.875    nolabel_line42/m_hw/pixel_y_to_show_reg[0]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 2.049ns (24.675%)  route 6.255ns (75.325%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.787     6.449    nolabel_line42/m_driver/hc_reg[0]_1
    SLICE_X85Y147        LUT4 (Prop_lut4_I0_O)        0.326     6.775 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_2/O
                         net (fo=11, routed)          0.701     7.477    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]_0
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[1]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X80Y149        FDRE (Setup_fdre_C_CE)      -0.371    10.875    nolabel_line42/m_hw/pixel_y_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 2.049ns (24.841%)  route 6.200ns (75.159%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.787     6.449    nolabel_line42/m_driver/hc_reg[0]_1
    SLICE_X85Y147        LUT4 (Prop_lut4_I0_O)        0.326     6.775 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_2/O
                         net (fo=11, routed)          0.646     7.421    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]_0
    SLICE_X80Y148        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y148        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[2]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X80Y148        FDRE (Setup_fdre_C_CE)      -0.371    10.875    nolabel_line42/m_hw/pixel_y_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 2.055ns (25.365%)  route 6.047ns (74.635%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 10.771 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.714     6.376    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I2_O)        0.332     6.708 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=6, routed)           0.566     7.275    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X88Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.597    10.771    nolabel_line42/m_hw/clk_out1
    SLICE_X88Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.576    11.347    
                         clock uncertainty           -0.076    11.271    
    SLICE_X88Y147        FDRE (Setup_fdre_C_R)       -0.524    10.747    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                         10.747    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/pixel_y_to_show_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 1.923ns (23.616%)  route 6.220ns (76.384%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 10.765 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.708    -0.832    nolabel_line42/m_driver/clk_out1
    SLICE_X80Y143        FDRE                                         r  nolabel_line42/m_driver/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  nolabel_line42/m_driver/vc_reg[1]/Q
                         net (fo=37, routed)          0.781     0.467    nolabel_line42/m_driver/vc_reg_n_0_[1]
    SLICE_X80Y141        LUT2 (Prop_lut2_I1_O)        0.116     0.583 r  nolabel_line42/m_driver/matrix_y[1]_i_10/O
                         net (fo=7, routed)           0.477     1.060    nolabel_line42/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X79Y142        LUT6 (Prop_lut6_I2_O)        0.328     1.388 r  nolabel_line42/m_driver/matrix_y[1]_i_11/O
                         net (fo=8, routed)           0.727     2.116    nolabel_line42/m_driver/matrix_y[1]_i_11_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I2_O)        0.124     2.240 r  nolabel_line42/m_driver/matrix_y0_carry_i_14/O
                         net (fo=42, routed)          0.698     2.937    nolabel_line42/m_driver/matrix_y0_carry_i_14_n_0
    SLICE_X78Y142        LUT5 (Prop_lut5_I4_O)        0.117     3.054 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_8/O
                         net (fo=2, routed)           1.259     4.314    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_8_n_0
    SLICE_X79Y141        LUT6 (Prop_lut6_I1_O)        0.348     4.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4__0/O
                         net (fo=15, routed)          0.857     5.519    nolabel_line42/m_driver/vc_reg[3]_0
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.124     5.643 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_5/O
                         net (fo=4, routed)           0.538     6.181    nolabel_line42/exe/contador_pixels_verticales_reg[2]_0
    SLICE_X84Y139        LUT5 (Prop_lut5_I4_O)        0.124     6.305 r  nolabel_line42/exe/push_menu_minimat_y[7]_i_2__1/O
                         net (fo=13, routed)          0.517     6.822    nolabel_line42/exe/push_menu_minimat_y[7]_i_2__1_n_0
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.124     6.946 r  nolabel_line42/exe/pixel_y_to_show[2]_i_1/O
                         net (fo=2, routed)           0.365     7.311    nolabel_line42/exe/pixel_y_to_show[2]_i_1_n_0
    SLICE_X82Y138        FDRE                                         r  nolabel_line42/exe/pixel_y_to_show_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.591    10.765    nolabel_line42/exe/clk_out1
    SLICE_X82Y138        FDRE                                         r  nolabel_line42/exe/pixel_y_to_show_reg[2]/C
                         clock pessimism              0.560    11.325    
                         clock uncertainty           -0.076    11.249    
    SLICE_X82Y138        FDRE (Setup_fdre_C_R)       -0.429    10.820    nolabel_line42/exe/pixel_y_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.820    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_x_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.119ns  (logic 2.049ns (25.238%)  route 6.070ns (74.762%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           1.080     3.855    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT5 (Prop_lut5_I3_O)        0.353     4.208 r  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.591     4.799    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_6_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.326     5.125 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.433     5.558    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_10_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I5_O)        0.124     5.682 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.639     6.322    nolabel_line42/m_hw/push_menu_minimat_x_reg[0]_0
    SLICE_X88Y144        LUT4 (Prop_lut4_I3_O)        0.124     6.446 r  nolabel_line42/m_hw/push_menu_minimat_x[7]_i_1__1/O
                         net (fo=16, routed)          0.846     7.292    nolabel_line42/m_hw/push_menu_minimat_x[7]_i_1__1_n_0
    SLICE_X81Y147        FDRE                                         r  nolabel_line42/m_hw/pixel_x_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X81Y147        FDRE                                         r  nolabel_line42/m_hw/pixel_x_to_show_reg[1]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X81Y147        FDRE (Setup_fdre_C_R)       -0.429    10.817    nolabel_line42/m_hw/pixel_x_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  3.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.591    -0.573    nolabel_line42/exe/clk_out1
    SLICE_X79Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.098    -0.334    nolabel_line42/exe/push_menu_minimat_x[1]
    SLICE_X78Y137        LUT6 (Prop_lut6_I4_O)        0.045    -0.289 r  nolabel_line42/exe/push_menu_minimat_x[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.289    nolabel_line42/exe/push_menu_minimat_x[5]_i_1__1_n_0
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.862    -0.811    nolabel_line42/exe/clk_out1
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.251    -0.560    
    SLICE_X78Y137        FDRE (Hold_fdre_C_D)         0.121    -0.439    nolabel_line42/exe/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.596%)  route 0.143ns (43.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.597    -0.567    nolabel_line42/ch_00/clk_out1
    SLICE_X87Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.143    -0.284    nolabel_line42/ch_00/push_menu_minimat_y[3]
    SLICE_X88Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.239 r  nolabel_line42/ch_00/push_menu_minimat_y[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.239    nolabel_line42/ch_00/push_menu_minimat_y[5]_i_1__0_n_0
    SLICE_X88Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.867    -0.805    nolabel_line42/ch_00/clk_out1
    SLICE_X88Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X88Y136        FDRE (Hold_fdre_C_D)         0.121    -0.431    nolabel_line42/ch_00/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 nolabel_line42/template_1/row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.850%)  route 0.147ns (44.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.594    -0.570    nolabel_line42/template_1/clk_out1
    SLICE_X81Y139        FDRE                                         r  nolabel_line42/template_1/row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  nolabel_line42/template_1/row_reg[5]/Q
                         net (fo=4, routed)           0.147    -0.282    nolabel_line42/template_1/row_reg[6]_0[5]
    SLICE_X79Y139        LUT3 (Prop_lut3_I2_O)        0.045    -0.237 r  nolabel_line42/template_1/row[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    nolabel_line42/template_1/p_0_in__0[6]
    SLICE_X79Y139        FDRE                                         r  nolabel_line42/template_1/row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.864    -0.809    nolabel_line42/template_1/clk_out1
    SLICE_X79Y139        FDRE                                         r  nolabel_line42/template_1/row_reg[6]/C
                         clock pessimism              0.275    -0.534    
    SLICE_X79Y139        FDRE (Hold_fdre_C_D)         0.092    -0.442    nolabel_line42/template_1/row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.203%)  route 0.128ns (40.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.599    -0.565    nolabel_line42/exe/clk_out1
    SLICE_X83Y140        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  nolabel_line42/exe/push_menu_minimat_y_reg[5]/Q
                         net (fo=4, routed)           0.128    -0.296    nolabel_line42/exe/push_menu_minimat_y[5]
    SLICE_X83Y139        LUT6 (Prop_lut6_I2_O)        0.045    -0.251 r  nolabel_line42/exe/push_menu_minimat_y[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.251    nolabel_line42/exe/push_menu_minimat_y[6]_i_1__1_n_0
    SLICE_X83Y139        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.870    -0.803    nolabel_line42/exe/clk_out1
    SLICE_X83Y139        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X83Y139        FDRE (Hold_fdre_C_D)         0.092    -0.458    nolabel_line42/exe/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 nolabel_line42/template_1/col_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.395%)  route 0.162ns (46.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.600    -0.564    nolabel_line42/template_1/clk_out1
    SLICE_X85Y143        FDSE                                         r  nolabel_line42/template_1/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  nolabel_line42/template_1/col_reg[0]/Q
                         net (fo=9, routed)           0.162    -0.261    nolabel_line42/template_1/Q[0]
    SLICE_X87Y142        LUT6 (Prop_lut6_I4_O)        0.045    -0.216 r  nolabel_line42/template_1/col[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    nolabel_line42/template_1/col[5]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  nolabel_line42/template_1/col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.871    -0.801    nolabel_line42/template_1/clk_out1
    SLICE_X87Y142        FDRE                                         r  nolabel_line42/template_1/col_reg[5]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.092    -0.434    nolabel_line42/template_1/col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.317%)  route 0.176ns (48.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.601    -0.563    nolabel_line42/m_hw/clk_out1
    SLICE_X87Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  nolabel_line42/m_hw/push_menu_minimat_x_reg[2]/Q
                         net (fo=6, routed)           0.176    -0.246    nolabel_line42/m_hw/push_menu_minimat_x[2]
    SLICE_X88Y145        LUT6 (Prop_lut6_I2_O)        0.045    -0.201 r  nolabel_line42/m_hw/push_menu_minimat_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    nolabel_line42/m_hw/push_menu_minimat_x[5]_i_1_n_0
    SLICE_X88Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.872    -0.800    nolabel_line42/m_hw/clk_out1
    SLICE_X88Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X88Y145        FDRE (Hold_fdre_C_D)         0.121    -0.426    nolabel_line42/m_hw/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.523%)  route 0.175ns (48.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.597    -0.567    nolabel_line42/ch_00/clk_out1
    SLICE_X87Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.175    -0.251    nolabel_line42/ch_00/push_menu_minimat_y[3]
    SLICE_X88Y135        LUT6 (Prop_lut6_I3_O)        0.045    -0.206 r  nolabel_line42/ch_00/push_menu_minimat_y[7]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.206    nolabel_line42/ch_00/push_menu_minimat_y[7]_i_2__0_n_0
    SLICE_X88Y135        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.867    -0.805    nolabel_line42/ch_00/clk_out1
    SLICE_X88Y135        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X88Y135        FDRE (Hold_fdre_C_D)         0.120    -0.432    nolabel_line42/ch_00/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.188ns (50.631%)  route 0.183ns (49.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.591    -0.573    nolabel_line42/exe/clk_out1
    SLICE_X79Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.183    -0.249    nolabel_line42/exe/push_menu_minimat_x[1]
    SLICE_X78Y137        LUT5 (Prop_lut5_I2_O)        0.047    -0.202 r  nolabel_line42/exe/push_menu_minimat_x[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.202    nolabel_line42/exe/push_menu_minimat_x[4]_i_1__1_n_0
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.862    -0.811    nolabel_line42/exe/clk_out1
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[4]/C
                         clock pessimism              0.251    -0.560    
    SLICE_X78Y137        FDRE (Hold_fdre_C_D)         0.131    -0.429    nolabel_line42/exe/push_menu_minimat_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.364%)  route 0.183ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.591    -0.573    nolabel_line42/exe/clk_out1
    SLICE_X79Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.183    -0.249    nolabel_line42/exe/push_menu_minimat_x[1]
    SLICE_X78Y137        LUT4 (Prop_lut4_I3_O)        0.045    -0.204 r  nolabel_line42/exe/push_menu_minimat_x[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.204    nolabel_line42/exe/push_menu_minimat_x[3]_i_1__1_n_0
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.862    -0.811    nolabel_line42/exe/clk_out1
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[3]/C
                         clock pessimism              0.251    -0.560    
    SLICE_X78Y137        FDRE (Hold_fdre_C_D)         0.121    -0.439    nolabel_line42/exe/push_menu_minimat_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.926%)  route 0.187ns (50.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.597    -0.567    nolabel_line42/ch_00/clk_out1
    SLICE_X89Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/Q
                         net (fo=5, routed)           0.187    -0.240    nolabel_line42/ch_00/push_menu_minimat_y[4]
    SLICE_X88Y135        LUT5 (Prop_lut5_I4_O)        0.045    -0.195 r  nolabel_line42/ch_00/push_menu_minimat_y[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.195    nolabel_line42/ch_00/push_menu_minimat_y[6]_i_1__0_n_0
    SLICE_X88Y135        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.867    -0.805    nolabel_line42/ch_00/clk_out1
    SLICE_X88Y135        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X88Y135        FDRE (Hold_fdre_C_D)         0.121    -0.431    nolabel_line42/ch_00/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.098 }
Period(ns):         12.195
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.195      10.040     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.195      10.946     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X85Y137    nolabel_line42/ch_00/contador_pixels_horizontales_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X85Y137    nolabel_line42/ch_00/contador_pixels_horizontales_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X85Y137    nolabel_line42/ch_00/contador_pixels_horizontales_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X88Y137    nolabel_line42/ch_00/contador_pixels_verticales_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X88Y137    nolabel_line42/ch_00/contador_pixels_verticales_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X88Y137    nolabel_line42/ch_00/contador_pixels_verticales_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X86Y137    nolabel_line42/ch_00/pixel_x_to_show_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X88Y136    nolabel_line42/ch_00/push_menu_minimat_y_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.195      201.165    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y143    nolabel_line42/m_hw/contador_pixels_horizontales_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y143    nolabel_line42/m_hw/contador_pixels_horizontales_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y143    nolabel_line42/m_hw/push_menu_minimat_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y145    nolabel_line42/m_hw/push_menu_minimat_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y145    nolabel_line42/m_hw/push_menu_minimat_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y145    nolabel_line42/m_hw/push_menu_minimat_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y145    nolabel_line42/m_hw/push_menu_minimat_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y145    nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y144    nolabel_line42/m_hw/push_menu_minimat_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y144    nolabel_line42/m_hw/push_menu_minimat_x_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X85Y137    nolabel_line42/ch_00/contador_pixels_horizontales_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X85Y137    nolabel_line42/ch_00/contador_pixels_horizontales_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X85Y137    nolabel_line42/ch_00/contador_pixels_horizontales_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y137    nolabel_line42/ch_00/contador_pixels_verticales_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y137    nolabel_line42/ch_00/contador_pixels_verticales_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y137    nolabel_line42/ch_00/contador_pixels_verticales_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X86Y137    nolabel_line42/ch_00/pixel_x_to_show_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y136    nolabel_line42/ch_00/push_menu_minimat_y_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y136    nolabel_line42/ch_00/push_menu_minimat_y_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y136    nolabel_line42/ch_00/push_menu_minimat_y_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 2.055ns (24.664%)  route 6.277ns (75.336%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.714     6.376    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I2_O)        0.332     6.708 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=6, routed)           0.797     7.505    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[0]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.075    11.247    
    SLICE_X80Y149        FDRE (Setup_fdre_C_R)       -0.524    10.723    nolabel_line42/m_hw/pixel_y_to_show_reg[0]
  -------------------------------------------------------------------
                         required time                         10.723    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 2.055ns (24.664%)  route 6.277ns (75.336%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.714     6.376    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I2_O)        0.332     6.708 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=6, routed)           0.797     7.505    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[1]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.075    11.247    
    SLICE_X80Y149        FDRE (Setup_fdre_C_R)       -0.524    10.723    nolabel_line42/m_hw/pixel_y_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.723    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.235ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/pixel_y_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.420ns  (logic 1.923ns (22.839%)  route 6.497ns (77.161%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 10.766 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.708    -0.832    nolabel_line42/m_driver/clk_out1
    SLICE_X80Y143        FDRE                                         r  nolabel_line42/m_driver/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  nolabel_line42/m_driver/vc_reg[1]/Q
                         net (fo=37, routed)          0.781     0.467    nolabel_line42/m_driver/vc_reg_n_0_[1]
    SLICE_X80Y141        LUT2 (Prop_lut2_I1_O)        0.116     0.583 r  nolabel_line42/m_driver/matrix_y[1]_i_10/O
                         net (fo=7, routed)           0.477     1.060    nolabel_line42/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X79Y142        LUT6 (Prop_lut6_I2_O)        0.328     1.388 r  nolabel_line42/m_driver/matrix_y[1]_i_11/O
                         net (fo=8, routed)           0.727     2.116    nolabel_line42/m_driver/matrix_y[1]_i_11_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I2_O)        0.124     2.240 r  nolabel_line42/m_driver/matrix_y0_carry_i_14/O
                         net (fo=42, routed)          0.698     2.937    nolabel_line42/m_driver/matrix_y0_carry_i_14_n_0
    SLICE_X78Y142        LUT5 (Prop_lut5_I4_O)        0.117     3.054 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_8/O
                         net (fo=2, routed)           1.259     4.314    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_8_n_0
    SLICE_X79Y141        LUT6 (Prop_lut6_I1_O)        0.348     4.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4__0/O
                         net (fo=15, routed)          0.857     5.519    nolabel_line42/m_driver/vc_reg[3]_0
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.124     5.643 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_5/O
                         net (fo=4, routed)           0.538     6.181    nolabel_line42/exe/contador_pixels_verticales_reg[2]_0
    SLICE_X84Y139        LUT5 (Prop_lut5_I4_O)        0.124     6.305 r  nolabel_line42/exe/push_menu_minimat_y[7]_i_2__1/O
                         net (fo=13, routed)          0.517     6.822    nolabel_line42/exe/push_menu_minimat_y[7]_i_2__1_n_0
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.124     6.946 r  nolabel_line42/exe/pixel_y_to_show[2]_i_1/O
                         net (fo=2, routed)           0.642     7.588    nolabel_line42/exe/pixel_y_to_show[2]_i_1_n_0
    SLICE_X82Y139        FDRE                                         r  nolabel_line42/exe/pixel_y_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.592    10.766    nolabel_line42/exe/clk_out1
    SLICE_X82Y139        FDRE                                         r  nolabel_line42/exe/pixel_y_to_show_reg[1]/C
                         clock pessimism              0.560    11.326    
                         clock uncertainty           -0.075    11.251    
    SLICE_X82Y139        FDRE (Setup_fdre_C_R)       -0.429    10.822    nolabel_line42/exe/pixel_y_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 2.055ns (24.856%)  route 6.213ns (75.144%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.714     6.376    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I2_O)        0.332     6.708 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=6, routed)           0.732     7.441    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X80Y148        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y148        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[2]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.075    11.247    
    SLICE_X80Y148        FDRE (Setup_fdre_C_R)       -0.524    10.723    nolabel_line42/m_hw/pixel_y_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.723    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 2.049ns (24.675%)  route 6.255ns (75.325%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.787     6.449    nolabel_line42/m_driver/hc_reg[0]_1
    SLICE_X85Y147        LUT4 (Prop_lut4_I0_O)        0.326     6.775 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_2/O
                         net (fo=11, routed)          0.701     7.477    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]_0
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[0]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.075    11.247    
    SLICE_X80Y149        FDRE (Setup_fdre_C_CE)      -0.371    10.876    nolabel_line42/m_hw/pixel_y_to_show_reg[0]
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 2.049ns (24.675%)  route 6.255ns (75.325%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.787     6.449    nolabel_line42/m_driver/hc_reg[0]_1
    SLICE_X85Y147        LUT4 (Prop_lut4_I0_O)        0.326     6.775 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_2/O
                         net (fo=11, routed)          0.701     7.477    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]_0
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[1]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.075    11.247    
    SLICE_X80Y149        FDRE (Setup_fdre_C_CE)      -0.371    10.876    nolabel_line42/m_hw/pixel_y_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 2.049ns (24.841%)  route 6.200ns (75.159%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.787     6.449    nolabel_line42/m_driver/hc_reg[0]_1
    SLICE_X85Y147        LUT4 (Prop_lut4_I0_O)        0.326     6.775 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_2/O
                         net (fo=11, routed)          0.646     7.421    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]_0
    SLICE_X80Y148        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y148        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[2]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.075    11.247    
    SLICE_X80Y148        FDRE (Setup_fdre_C_CE)      -0.371    10.876    nolabel_line42/m_hw/pixel_y_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 2.055ns (25.365%)  route 6.047ns (74.635%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 10.771 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.714     6.376    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I2_O)        0.332     6.708 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=6, routed)           0.566     7.275    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X88Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.597    10.771    nolabel_line42/m_hw/clk_out1
    SLICE_X88Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.576    11.347    
                         clock uncertainty           -0.075    11.272    
    SLICE_X88Y147        FDRE (Setup_fdre_C_R)       -0.524    10.748    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                         10.748    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/pixel_y_to_show_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 1.923ns (23.616%)  route 6.220ns (76.384%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 10.765 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.708    -0.832    nolabel_line42/m_driver/clk_out1
    SLICE_X80Y143        FDRE                                         r  nolabel_line42/m_driver/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  nolabel_line42/m_driver/vc_reg[1]/Q
                         net (fo=37, routed)          0.781     0.467    nolabel_line42/m_driver/vc_reg_n_0_[1]
    SLICE_X80Y141        LUT2 (Prop_lut2_I1_O)        0.116     0.583 r  nolabel_line42/m_driver/matrix_y[1]_i_10/O
                         net (fo=7, routed)           0.477     1.060    nolabel_line42/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X79Y142        LUT6 (Prop_lut6_I2_O)        0.328     1.388 r  nolabel_line42/m_driver/matrix_y[1]_i_11/O
                         net (fo=8, routed)           0.727     2.116    nolabel_line42/m_driver/matrix_y[1]_i_11_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I2_O)        0.124     2.240 r  nolabel_line42/m_driver/matrix_y0_carry_i_14/O
                         net (fo=42, routed)          0.698     2.937    nolabel_line42/m_driver/matrix_y0_carry_i_14_n_0
    SLICE_X78Y142        LUT5 (Prop_lut5_I4_O)        0.117     3.054 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_8/O
                         net (fo=2, routed)           1.259     4.314    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_8_n_0
    SLICE_X79Y141        LUT6 (Prop_lut6_I1_O)        0.348     4.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4__0/O
                         net (fo=15, routed)          0.857     5.519    nolabel_line42/m_driver/vc_reg[3]_0
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.124     5.643 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_5/O
                         net (fo=4, routed)           0.538     6.181    nolabel_line42/exe/contador_pixels_verticales_reg[2]_0
    SLICE_X84Y139        LUT5 (Prop_lut5_I4_O)        0.124     6.305 r  nolabel_line42/exe/push_menu_minimat_y[7]_i_2__1/O
                         net (fo=13, routed)          0.517     6.822    nolabel_line42/exe/push_menu_minimat_y[7]_i_2__1_n_0
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.124     6.946 r  nolabel_line42/exe/pixel_y_to_show[2]_i_1/O
                         net (fo=2, routed)           0.365     7.311    nolabel_line42/exe/pixel_y_to_show[2]_i_1_n_0
    SLICE_X82Y138        FDRE                                         r  nolabel_line42/exe/pixel_y_to_show_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.591    10.765    nolabel_line42/exe/clk_out1
    SLICE_X82Y138        FDRE                                         r  nolabel_line42/exe/pixel_y_to_show_reg[2]/C
                         clock pessimism              0.560    11.325    
                         clock uncertainty           -0.075    11.250    
    SLICE_X82Y138        FDRE (Setup_fdre_C_R)       -0.429    10.821    nolabel_line42/exe/pixel_y_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_x_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.119ns  (logic 2.049ns (25.238%)  route 6.070ns (74.762%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           1.080     3.855    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT5 (Prop_lut5_I3_O)        0.353     4.208 r  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.591     4.799    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_6_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.326     5.125 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.433     5.558    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_10_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I5_O)        0.124     5.682 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.639     6.322    nolabel_line42/m_hw/push_menu_minimat_x_reg[0]_0
    SLICE_X88Y144        LUT4 (Prop_lut4_I3_O)        0.124     6.446 r  nolabel_line42/m_hw/push_menu_minimat_x[7]_i_1__1/O
                         net (fo=16, routed)          0.846     7.292    nolabel_line42/m_hw/push_menu_minimat_x[7]_i_1__1_n_0
    SLICE_X81Y147        FDRE                                         r  nolabel_line42/m_hw/pixel_x_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X81Y147        FDRE                                         r  nolabel_line42/m_hw/pixel_x_to_show_reg[1]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.075    11.247    
    SLICE_X81Y147        FDRE (Setup_fdre_C_R)       -0.429    10.818    nolabel_line42/m_hw/pixel_x_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.818    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  3.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.591    -0.573    nolabel_line42/exe/clk_out1
    SLICE_X79Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.098    -0.334    nolabel_line42/exe/push_menu_minimat_x[1]
    SLICE_X78Y137        LUT6 (Prop_lut6_I4_O)        0.045    -0.289 r  nolabel_line42/exe/push_menu_minimat_x[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.289    nolabel_line42/exe/push_menu_minimat_x[5]_i_1__1_n_0
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.862    -0.811    nolabel_line42/exe/clk_out1
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.251    -0.560    
    SLICE_X78Y137        FDRE (Hold_fdre_C_D)         0.121    -0.439    nolabel_line42/exe/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.596%)  route 0.143ns (43.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.597    -0.567    nolabel_line42/ch_00/clk_out1
    SLICE_X87Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.143    -0.284    nolabel_line42/ch_00/push_menu_minimat_y[3]
    SLICE_X88Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.239 r  nolabel_line42/ch_00/push_menu_minimat_y[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.239    nolabel_line42/ch_00/push_menu_minimat_y[5]_i_1__0_n_0
    SLICE_X88Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.867    -0.805    nolabel_line42/ch_00/clk_out1
    SLICE_X88Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X88Y136        FDRE (Hold_fdre_C_D)         0.121    -0.431    nolabel_line42/ch_00/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 nolabel_line42/template_1/row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.850%)  route 0.147ns (44.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.594    -0.570    nolabel_line42/template_1/clk_out1
    SLICE_X81Y139        FDRE                                         r  nolabel_line42/template_1/row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  nolabel_line42/template_1/row_reg[5]/Q
                         net (fo=4, routed)           0.147    -0.282    nolabel_line42/template_1/row_reg[6]_0[5]
    SLICE_X79Y139        LUT3 (Prop_lut3_I2_O)        0.045    -0.237 r  nolabel_line42/template_1/row[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    nolabel_line42/template_1/p_0_in__0[6]
    SLICE_X79Y139        FDRE                                         r  nolabel_line42/template_1/row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.864    -0.809    nolabel_line42/template_1/clk_out1
    SLICE_X79Y139        FDRE                                         r  nolabel_line42/template_1/row_reg[6]/C
                         clock pessimism              0.275    -0.534    
    SLICE_X79Y139        FDRE (Hold_fdre_C_D)         0.092    -0.442    nolabel_line42/template_1/row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.203%)  route 0.128ns (40.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.599    -0.565    nolabel_line42/exe/clk_out1
    SLICE_X83Y140        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  nolabel_line42/exe/push_menu_minimat_y_reg[5]/Q
                         net (fo=4, routed)           0.128    -0.296    nolabel_line42/exe/push_menu_minimat_y[5]
    SLICE_X83Y139        LUT6 (Prop_lut6_I2_O)        0.045    -0.251 r  nolabel_line42/exe/push_menu_minimat_y[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.251    nolabel_line42/exe/push_menu_minimat_y[6]_i_1__1_n_0
    SLICE_X83Y139        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.870    -0.803    nolabel_line42/exe/clk_out1
    SLICE_X83Y139        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X83Y139        FDRE (Hold_fdre_C_D)         0.092    -0.458    nolabel_line42/exe/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 nolabel_line42/template_1/col_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.395%)  route 0.162ns (46.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.600    -0.564    nolabel_line42/template_1/clk_out1
    SLICE_X85Y143        FDSE                                         r  nolabel_line42/template_1/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  nolabel_line42/template_1/col_reg[0]/Q
                         net (fo=9, routed)           0.162    -0.261    nolabel_line42/template_1/Q[0]
    SLICE_X87Y142        LUT6 (Prop_lut6_I4_O)        0.045    -0.216 r  nolabel_line42/template_1/col[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    nolabel_line42/template_1/col[5]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  nolabel_line42/template_1/col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.871    -0.801    nolabel_line42/template_1/clk_out1
    SLICE_X87Y142        FDRE                                         r  nolabel_line42/template_1/col_reg[5]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.092    -0.434    nolabel_line42/template_1/col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.317%)  route 0.176ns (48.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.601    -0.563    nolabel_line42/m_hw/clk_out1
    SLICE_X87Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  nolabel_line42/m_hw/push_menu_minimat_x_reg[2]/Q
                         net (fo=6, routed)           0.176    -0.246    nolabel_line42/m_hw/push_menu_minimat_x[2]
    SLICE_X88Y145        LUT6 (Prop_lut6_I2_O)        0.045    -0.201 r  nolabel_line42/m_hw/push_menu_minimat_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    nolabel_line42/m_hw/push_menu_minimat_x[5]_i_1_n_0
    SLICE_X88Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.872    -0.800    nolabel_line42/m_hw/clk_out1
    SLICE_X88Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X88Y145        FDRE (Hold_fdre_C_D)         0.121    -0.426    nolabel_line42/m_hw/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.523%)  route 0.175ns (48.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.597    -0.567    nolabel_line42/ch_00/clk_out1
    SLICE_X87Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.175    -0.251    nolabel_line42/ch_00/push_menu_minimat_y[3]
    SLICE_X88Y135        LUT6 (Prop_lut6_I3_O)        0.045    -0.206 r  nolabel_line42/ch_00/push_menu_minimat_y[7]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.206    nolabel_line42/ch_00/push_menu_minimat_y[7]_i_2__0_n_0
    SLICE_X88Y135        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.867    -0.805    nolabel_line42/ch_00/clk_out1
    SLICE_X88Y135        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X88Y135        FDRE (Hold_fdre_C_D)         0.120    -0.432    nolabel_line42/ch_00/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.188ns (50.631%)  route 0.183ns (49.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.591    -0.573    nolabel_line42/exe/clk_out1
    SLICE_X79Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.183    -0.249    nolabel_line42/exe/push_menu_minimat_x[1]
    SLICE_X78Y137        LUT5 (Prop_lut5_I2_O)        0.047    -0.202 r  nolabel_line42/exe/push_menu_minimat_x[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.202    nolabel_line42/exe/push_menu_minimat_x[4]_i_1__1_n_0
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.862    -0.811    nolabel_line42/exe/clk_out1
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[4]/C
                         clock pessimism              0.251    -0.560    
    SLICE_X78Y137        FDRE (Hold_fdre_C_D)         0.131    -0.429    nolabel_line42/exe/push_menu_minimat_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.364%)  route 0.183ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.591    -0.573    nolabel_line42/exe/clk_out1
    SLICE_X79Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.183    -0.249    nolabel_line42/exe/push_menu_minimat_x[1]
    SLICE_X78Y137        LUT4 (Prop_lut4_I3_O)        0.045    -0.204 r  nolabel_line42/exe/push_menu_minimat_x[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.204    nolabel_line42/exe/push_menu_minimat_x[3]_i_1__1_n_0
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.862    -0.811    nolabel_line42/exe/clk_out1
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[3]/C
                         clock pessimism              0.251    -0.560    
    SLICE_X78Y137        FDRE (Hold_fdre_C_D)         0.121    -0.439    nolabel_line42/exe/push_menu_minimat_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.926%)  route 0.187ns (50.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.597    -0.567    nolabel_line42/ch_00/clk_out1
    SLICE_X89Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/Q
                         net (fo=5, routed)           0.187    -0.240    nolabel_line42/ch_00/push_menu_minimat_y[4]
    SLICE_X88Y135        LUT5 (Prop_lut5_I4_O)        0.045    -0.195 r  nolabel_line42/ch_00/push_menu_minimat_y[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.195    nolabel_line42/ch_00/push_menu_minimat_y[6]_i_1__0_n_0
    SLICE_X88Y135        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.867    -0.805    nolabel_line42/ch_00/clk_out1
    SLICE_X88Y135        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X88Y135        FDRE (Hold_fdre_C_D)         0.121    -0.431    nolabel_line42/ch_00/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.098 }
Period(ns):         12.195
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.195      10.040     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.195      10.946     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X85Y137    nolabel_line42/ch_00/contador_pixels_horizontales_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X85Y137    nolabel_line42/ch_00/contador_pixels_horizontales_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X85Y137    nolabel_line42/ch_00/contador_pixels_horizontales_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X88Y137    nolabel_line42/ch_00/contador_pixels_verticales_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X88Y137    nolabel_line42/ch_00/contador_pixels_verticales_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X88Y137    nolabel_line42/ch_00/contador_pixels_verticales_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X86Y137    nolabel_line42/ch_00/pixel_x_to_show_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X88Y136    nolabel_line42/ch_00/push_menu_minimat_y_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.195      201.165    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y143    nolabel_line42/m_hw/contador_pixels_horizontales_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y143    nolabel_line42/m_hw/contador_pixels_horizontales_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y143    nolabel_line42/m_hw/push_menu_minimat_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y145    nolabel_line42/m_hw/push_menu_minimat_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y145    nolabel_line42/m_hw/push_menu_minimat_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y145    nolabel_line42/m_hw/push_menu_minimat_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y145    nolabel_line42/m_hw/push_menu_minimat_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y145    nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y144    nolabel_line42/m_hw/push_menu_minimat_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y144    nolabel_line42/m_hw/push_menu_minimat_x_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X85Y137    nolabel_line42/ch_00/contador_pixels_horizontales_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X85Y137    nolabel_line42/ch_00/contador_pixels_horizontales_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X85Y137    nolabel_line42/ch_00/contador_pixels_horizontales_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y137    nolabel_line42/ch_00/contador_pixels_verticales_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y137    nolabel_line42/ch_00/contador_pixels_verticales_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y137    nolabel_line42/ch_00/contador_pixels_verticales_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X86Y137    nolabel_line42/ch_00/pixel_x_to_show_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y136    nolabel_line42/ch_00/push_menu_minimat_y_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y136    nolabel_line42/ch_00/push_menu_minimat_y_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y136    nolabel_line42/ch_00/push_menu_minimat_y_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 2.055ns (24.664%)  route 6.277ns (75.336%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.714     6.376    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I2_O)        0.332     6.708 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=6, routed)           0.797     7.505    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[0]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X80Y149        FDRE (Setup_fdre_C_R)       -0.524    10.722    nolabel_line42/m_hw/pixel_y_to_show_reg[0]
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 2.055ns (24.664%)  route 6.277ns (75.336%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.714     6.376    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I2_O)        0.332     6.708 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=6, routed)           0.797     7.505    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[1]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X80Y149        FDRE (Setup_fdre_C_R)       -0.524    10.722    nolabel_line42/m_hw/pixel_y_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.234ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/pixel_y_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.420ns  (logic 1.923ns (22.839%)  route 6.497ns (77.161%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 10.766 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.708    -0.832    nolabel_line42/m_driver/clk_out1
    SLICE_X80Y143        FDRE                                         r  nolabel_line42/m_driver/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  nolabel_line42/m_driver/vc_reg[1]/Q
                         net (fo=37, routed)          0.781     0.467    nolabel_line42/m_driver/vc_reg_n_0_[1]
    SLICE_X80Y141        LUT2 (Prop_lut2_I1_O)        0.116     0.583 r  nolabel_line42/m_driver/matrix_y[1]_i_10/O
                         net (fo=7, routed)           0.477     1.060    nolabel_line42/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X79Y142        LUT6 (Prop_lut6_I2_O)        0.328     1.388 r  nolabel_line42/m_driver/matrix_y[1]_i_11/O
                         net (fo=8, routed)           0.727     2.116    nolabel_line42/m_driver/matrix_y[1]_i_11_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I2_O)        0.124     2.240 r  nolabel_line42/m_driver/matrix_y0_carry_i_14/O
                         net (fo=42, routed)          0.698     2.937    nolabel_line42/m_driver/matrix_y0_carry_i_14_n_0
    SLICE_X78Y142        LUT5 (Prop_lut5_I4_O)        0.117     3.054 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_8/O
                         net (fo=2, routed)           1.259     4.314    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_8_n_0
    SLICE_X79Y141        LUT6 (Prop_lut6_I1_O)        0.348     4.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4__0/O
                         net (fo=15, routed)          0.857     5.519    nolabel_line42/m_driver/vc_reg[3]_0
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.124     5.643 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_5/O
                         net (fo=4, routed)           0.538     6.181    nolabel_line42/exe/contador_pixels_verticales_reg[2]_0
    SLICE_X84Y139        LUT5 (Prop_lut5_I4_O)        0.124     6.305 r  nolabel_line42/exe/push_menu_minimat_y[7]_i_2__1/O
                         net (fo=13, routed)          0.517     6.822    nolabel_line42/exe/push_menu_minimat_y[7]_i_2__1_n_0
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.124     6.946 r  nolabel_line42/exe/pixel_y_to_show[2]_i_1/O
                         net (fo=2, routed)           0.642     7.588    nolabel_line42/exe/pixel_y_to_show[2]_i_1_n_0
    SLICE_X82Y139        FDRE                                         r  nolabel_line42/exe/pixel_y_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.592    10.766    nolabel_line42/exe/clk_out1
    SLICE_X82Y139        FDRE                                         r  nolabel_line42/exe/pixel_y_to_show_reg[1]/C
                         clock pessimism              0.560    11.326    
                         clock uncertainty           -0.076    11.250    
    SLICE_X82Y139        FDRE (Setup_fdre_C_R)       -0.429    10.821    nolabel_line42/exe/pixel_y_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  3.234    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 2.055ns (24.856%)  route 6.213ns (75.144%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.714     6.376    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I2_O)        0.332     6.708 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=6, routed)           0.732     7.441    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X80Y148        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y148        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[2]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X80Y148        FDRE (Setup_fdre_C_R)       -0.524    10.722    nolabel_line42/m_hw/pixel_y_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  3.282    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 2.049ns (24.675%)  route 6.255ns (75.325%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.787     6.449    nolabel_line42/m_driver/hc_reg[0]_1
    SLICE_X85Y147        LUT4 (Prop_lut4_I0_O)        0.326     6.775 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_2/O
                         net (fo=11, routed)          0.701     7.477    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]_0
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[0]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X80Y149        FDRE (Setup_fdre_C_CE)      -0.371    10.875    nolabel_line42/m_hw/pixel_y_to_show_reg[0]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 2.049ns (24.675%)  route 6.255ns (75.325%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.787     6.449    nolabel_line42/m_driver/hc_reg[0]_1
    SLICE_X85Y147        LUT4 (Prop_lut4_I0_O)        0.326     6.775 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_2/O
                         net (fo=11, routed)          0.701     7.477    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]_0
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[1]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X80Y149        FDRE (Setup_fdre_C_CE)      -0.371    10.875    nolabel_line42/m_hw/pixel_y_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 2.049ns (24.841%)  route 6.200ns (75.159%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.787     6.449    nolabel_line42/m_driver/hc_reg[0]_1
    SLICE_X85Y147        LUT4 (Prop_lut4_I0_O)        0.326     6.775 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_2/O
                         net (fo=11, routed)          0.646     7.421    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]_0
    SLICE_X80Y148        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y148        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[2]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X80Y148        FDRE (Setup_fdre_C_CE)      -0.371    10.875    nolabel_line42/m_hw/pixel_y_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 2.055ns (25.365%)  route 6.047ns (74.635%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 10.771 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.714     6.376    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I2_O)        0.332     6.708 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=6, routed)           0.566     7.275    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X88Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.597    10.771    nolabel_line42/m_hw/clk_out1
    SLICE_X88Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.576    11.347    
                         clock uncertainty           -0.076    11.271    
    SLICE_X88Y147        FDRE (Setup_fdre_C_R)       -0.524    10.747    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                         10.747    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/pixel_y_to_show_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 1.923ns (23.616%)  route 6.220ns (76.384%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 10.765 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.708    -0.832    nolabel_line42/m_driver/clk_out1
    SLICE_X80Y143        FDRE                                         r  nolabel_line42/m_driver/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  nolabel_line42/m_driver/vc_reg[1]/Q
                         net (fo=37, routed)          0.781     0.467    nolabel_line42/m_driver/vc_reg_n_0_[1]
    SLICE_X80Y141        LUT2 (Prop_lut2_I1_O)        0.116     0.583 r  nolabel_line42/m_driver/matrix_y[1]_i_10/O
                         net (fo=7, routed)           0.477     1.060    nolabel_line42/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X79Y142        LUT6 (Prop_lut6_I2_O)        0.328     1.388 r  nolabel_line42/m_driver/matrix_y[1]_i_11/O
                         net (fo=8, routed)           0.727     2.116    nolabel_line42/m_driver/matrix_y[1]_i_11_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I2_O)        0.124     2.240 r  nolabel_line42/m_driver/matrix_y0_carry_i_14/O
                         net (fo=42, routed)          0.698     2.937    nolabel_line42/m_driver/matrix_y0_carry_i_14_n_0
    SLICE_X78Y142        LUT5 (Prop_lut5_I4_O)        0.117     3.054 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_8/O
                         net (fo=2, routed)           1.259     4.314    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_8_n_0
    SLICE_X79Y141        LUT6 (Prop_lut6_I1_O)        0.348     4.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4__0/O
                         net (fo=15, routed)          0.857     5.519    nolabel_line42/m_driver/vc_reg[3]_0
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.124     5.643 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_5/O
                         net (fo=4, routed)           0.538     6.181    nolabel_line42/exe/contador_pixels_verticales_reg[2]_0
    SLICE_X84Y139        LUT5 (Prop_lut5_I4_O)        0.124     6.305 r  nolabel_line42/exe/push_menu_minimat_y[7]_i_2__1/O
                         net (fo=13, routed)          0.517     6.822    nolabel_line42/exe/push_menu_minimat_y[7]_i_2__1_n_0
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.124     6.946 r  nolabel_line42/exe/pixel_y_to_show[2]_i_1/O
                         net (fo=2, routed)           0.365     7.311    nolabel_line42/exe/pixel_y_to_show[2]_i_1_n_0
    SLICE_X82Y138        FDRE                                         r  nolabel_line42/exe/pixel_y_to_show_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.591    10.765    nolabel_line42/exe/clk_out1
    SLICE_X82Y138        FDRE                                         r  nolabel_line42/exe/pixel_y_to_show_reg[2]/C
                         clock pessimism              0.560    11.325    
                         clock uncertainty           -0.076    11.249    
    SLICE_X82Y138        FDRE (Setup_fdre_C_R)       -0.429    10.820    nolabel_line42/exe/pixel_y_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.820    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_x_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.119ns  (logic 2.049ns (25.238%)  route 6.070ns (74.762%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           1.080     3.855    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT5 (Prop_lut5_I3_O)        0.353     4.208 r  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.591     4.799    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_6_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.326     5.125 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.433     5.558    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_10_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I5_O)        0.124     5.682 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.639     6.322    nolabel_line42/m_hw/push_menu_minimat_x_reg[0]_0
    SLICE_X88Y144        LUT4 (Prop_lut4_I3_O)        0.124     6.446 r  nolabel_line42/m_hw/push_menu_minimat_x[7]_i_1__1/O
                         net (fo=16, routed)          0.846     7.292    nolabel_line42/m_hw/push_menu_minimat_x[7]_i_1__1_n_0
    SLICE_X81Y147        FDRE                                         r  nolabel_line42/m_hw/pixel_x_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X81Y147        FDRE                                         r  nolabel_line42/m_hw/pixel_x_to_show_reg[1]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X81Y147        FDRE (Setup_fdre_C_R)       -0.429    10.817    nolabel_line42/m_hw/pixel_x_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  3.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.591    -0.573    nolabel_line42/exe/clk_out1
    SLICE_X79Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.098    -0.334    nolabel_line42/exe/push_menu_minimat_x[1]
    SLICE_X78Y137        LUT6 (Prop_lut6_I4_O)        0.045    -0.289 r  nolabel_line42/exe/push_menu_minimat_x[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.289    nolabel_line42/exe/push_menu_minimat_x[5]_i_1__1_n_0
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.862    -0.811    nolabel_line42/exe/clk_out1
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.251    -0.560    
                         clock uncertainty            0.076    -0.484    
    SLICE_X78Y137        FDRE (Hold_fdre_C_D)         0.121    -0.363    nolabel_line42/exe/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.596%)  route 0.143ns (43.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.597    -0.567    nolabel_line42/ch_00/clk_out1
    SLICE_X87Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.143    -0.284    nolabel_line42/ch_00/push_menu_minimat_y[3]
    SLICE_X88Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.239 r  nolabel_line42/ch_00/push_menu_minimat_y[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.239    nolabel_line42/ch_00/push_menu_minimat_y[5]_i_1__0_n_0
    SLICE_X88Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.867    -0.805    nolabel_line42/ch_00/clk_out1
    SLICE_X88Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.076    -0.476    
    SLICE_X88Y136        FDRE (Hold_fdre_C_D)         0.121    -0.355    nolabel_line42/ch_00/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nolabel_line42/template_1/row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.850%)  route 0.147ns (44.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.594    -0.570    nolabel_line42/template_1/clk_out1
    SLICE_X81Y139        FDRE                                         r  nolabel_line42/template_1/row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  nolabel_line42/template_1/row_reg[5]/Q
                         net (fo=4, routed)           0.147    -0.282    nolabel_line42/template_1/row_reg[6]_0[5]
    SLICE_X79Y139        LUT3 (Prop_lut3_I2_O)        0.045    -0.237 r  nolabel_line42/template_1/row[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    nolabel_line42/template_1/p_0_in__0[6]
    SLICE_X79Y139        FDRE                                         r  nolabel_line42/template_1/row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.864    -0.809    nolabel_line42/template_1/clk_out1
    SLICE_X79Y139        FDRE                                         r  nolabel_line42/template_1/row_reg[6]/C
                         clock pessimism              0.275    -0.534    
                         clock uncertainty            0.076    -0.458    
    SLICE_X79Y139        FDRE (Hold_fdre_C_D)         0.092    -0.366    nolabel_line42/template_1/row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.203%)  route 0.128ns (40.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.599    -0.565    nolabel_line42/exe/clk_out1
    SLICE_X83Y140        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  nolabel_line42/exe/push_menu_minimat_y_reg[5]/Q
                         net (fo=4, routed)           0.128    -0.296    nolabel_line42/exe/push_menu_minimat_y[5]
    SLICE_X83Y139        LUT6 (Prop_lut6_I2_O)        0.045    -0.251 r  nolabel_line42/exe/push_menu_minimat_y[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.251    nolabel_line42/exe/push_menu_minimat_y[6]_i_1__1_n_0
    SLICE_X83Y139        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.870    -0.803    nolabel_line42/exe/clk_out1
    SLICE_X83Y139        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.550    
                         clock uncertainty            0.076    -0.474    
    SLICE_X83Y139        FDRE (Hold_fdre_C_D)         0.092    -0.382    nolabel_line42/exe/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 nolabel_line42/template_1/col_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.395%)  route 0.162ns (46.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.600    -0.564    nolabel_line42/template_1/clk_out1
    SLICE_X85Y143        FDSE                                         r  nolabel_line42/template_1/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  nolabel_line42/template_1/col_reg[0]/Q
                         net (fo=9, routed)           0.162    -0.261    nolabel_line42/template_1/Q[0]
    SLICE_X87Y142        LUT6 (Prop_lut6_I4_O)        0.045    -0.216 r  nolabel_line42/template_1/col[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    nolabel_line42/template_1/col[5]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  nolabel_line42/template_1/col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.871    -0.801    nolabel_line42/template_1/clk_out1
    SLICE_X87Y142        FDRE                                         r  nolabel_line42/template_1/col_reg[5]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.076    -0.450    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.092    -0.358    nolabel_line42/template_1/col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.317%)  route 0.176ns (48.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.601    -0.563    nolabel_line42/m_hw/clk_out1
    SLICE_X87Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  nolabel_line42/m_hw/push_menu_minimat_x_reg[2]/Q
                         net (fo=6, routed)           0.176    -0.246    nolabel_line42/m_hw/push_menu_minimat_x[2]
    SLICE_X88Y145        LUT6 (Prop_lut6_I2_O)        0.045    -0.201 r  nolabel_line42/m_hw/push_menu_minimat_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    nolabel_line42/m_hw/push_menu_minimat_x[5]_i_1_n_0
    SLICE_X88Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.872    -0.800    nolabel_line42/m_hw/clk_out1
    SLICE_X88Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.253    -0.547    
                         clock uncertainty            0.076    -0.471    
    SLICE_X88Y145        FDRE (Hold_fdre_C_D)         0.121    -0.350    nolabel_line42/m_hw/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.523%)  route 0.175ns (48.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.597    -0.567    nolabel_line42/ch_00/clk_out1
    SLICE_X87Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.175    -0.251    nolabel_line42/ch_00/push_menu_minimat_y[3]
    SLICE_X88Y135        LUT6 (Prop_lut6_I3_O)        0.045    -0.206 r  nolabel_line42/ch_00/push_menu_minimat_y[7]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.206    nolabel_line42/ch_00/push_menu_minimat_y[7]_i_2__0_n_0
    SLICE_X88Y135        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.867    -0.805    nolabel_line42/ch_00/clk_out1
    SLICE_X88Y135        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.076    -0.476    
    SLICE_X88Y135        FDRE (Hold_fdre_C_D)         0.120    -0.356    nolabel_line42/ch_00/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.188ns (50.631%)  route 0.183ns (49.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.591    -0.573    nolabel_line42/exe/clk_out1
    SLICE_X79Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.183    -0.249    nolabel_line42/exe/push_menu_minimat_x[1]
    SLICE_X78Y137        LUT5 (Prop_lut5_I2_O)        0.047    -0.202 r  nolabel_line42/exe/push_menu_minimat_x[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.202    nolabel_line42/exe/push_menu_minimat_x[4]_i_1__1_n_0
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.862    -0.811    nolabel_line42/exe/clk_out1
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[4]/C
                         clock pessimism              0.251    -0.560    
                         clock uncertainty            0.076    -0.484    
    SLICE_X78Y137        FDRE (Hold_fdre_C_D)         0.131    -0.353    nolabel_line42/exe/push_menu_minimat_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.364%)  route 0.183ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.591    -0.573    nolabel_line42/exe/clk_out1
    SLICE_X79Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.183    -0.249    nolabel_line42/exe/push_menu_minimat_x[1]
    SLICE_X78Y137        LUT4 (Prop_lut4_I3_O)        0.045    -0.204 r  nolabel_line42/exe/push_menu_minimat_x[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.204    nolabel_line42/exe/push_menu_minimat_x[3]_i_1__1_n_0
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.862    -0.811    nolabel_line42/exe/clk_out1
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[3]/C
                         clock pessimism              0.251    -0.560    
                         clock uncertainty            0.076    -0.484    
    SLICE_X78Y137        FDRE (Hold_fdre_C_D)         0.121    -0.363    nolabel_line42/exe/push_menu_minimat_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.926%)  route 0.187ns (50.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.597    -0.567    nolabel_line42/ch_00/clk_out1
    SLICE_X89Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/Q
                         net (fo=5, routed)           0.187    -0.240    nolabel_line42/ch_00/push_menu_minimat_y[4]
    SLICE_X88Y135        LUT5 (Prop_lut5_I4_O)        0.045    -0.195 r  nolabel_line42/ch_00/push_menu_minimat_y[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.195    nolabel_line42/ch_00/push_menu_minimat_y[6]_i_1__0_n_0
    SLICE_X88Y135        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.867    -0.805    nolabel_line42/ch_00/clk_out1
    SLICE_X88Y135        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.076    -0.476    
    SLICE_X88Y135        FDRE (Hold_fdre_C_D)         0.121    -0.355    nolabel_line42/ch_00/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 2.055ns (24.664%)  route 6.277ns (75.336%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.714     6.376    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I2_O)        0.332     6.708 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=6, routed)           0.797     7.505    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[0]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X80Y149        FDRE (Setup_fdre_C_R)       -0.524    10.722    nolabel_line42/m_hw/pixel_y_to_show_reg[0]
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 2.055ns (24.664%)  route 6.277ns (75.336%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.714     6.376    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I2_O)        0.332     6.708 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=6, routed)           0.797     7.505    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[1]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X80Y149        FDRE (Setup_fdre_C_R)       -0.524    10.722    nolabel_line42/m_hw/pixel_y_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.234ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/pixel_y_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.420ns  (logic 1.923ns (22.839%)  route 6.497ns (77.161%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 10.766 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.708    -0.832    nolabel_line42/m_driver/clk_out1
    SLICE_X80Y143        FDRE                                         r  nolabel_line42/m_driver/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  nolabel_line42/m_driver/vc_reg[1]/Q
                         net (fo=37, routed)          0.781     0.467    nolabel_line42/m_driver/vc_reg_n_0_[1]
    SLICE_X80Y141        LUT2 (Prop_lut2_I1_O)        0.116     0.583 r  nolabel_line42/m_driver/matrix_y[1]_i_10/O
                         net (fo=7, routed)           0.477     1.060    nolabel_line42/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X79Y142        LUT6 (Prop_lut6_I2_O)        0.328     1.388 r  nolabel_line42/m_driver/matrix_y[1]_i_11/O
                         net (fo=8, routed)           0.727     2.116    nolabel_line42/m_driver/matrix_y[1]_i_11_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I2_O)        0.124     2.240 r  nolabel_line42/m_driver/matrix_y0_carry_i_14/O
                         net (fo=42, routed)          0.698     2.937    nolabel_line42/m_driver/matrix_y0_carry_i_14_n_0
    SLICE_X78Y142        LUT5 (Prop_lut5_I4_O)        0.117     3.054 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_8/O
                         net (fo=2, routed)           1.259     4.314    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_8_n_0
    SLICE_X79Y141        LUT6 (Prop_lut6_I1_O)        0.348     4.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4__0/O
                         net (fo=15, routed)          0.857     5.519    nolabel_line42/m_driver/vc_reg[3]_0
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.124     5.643 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_5/O
                         net (fo=4, routed)           0.538     6.181    nolabel_line42/exe/contador_pixels_verticales_reg[2]_0
    SLICE_X84Y139        LUT5 (Prop_lut5_I4_O)        0.124     6.305 r  nolabel_line42/exe/push_menu_minimat_y[7]_i_2__1/O
                         net (fo=13, routed)          0.517     6.822    nolabel_line42/exe/push_menu_minimat_y[7]_i_2__1_n_0
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.124     6.946 r  nolabel_line42/exe/pixel_y_to_show[2]_i_1/O
                         net (fo=2, routed)           0.642     7.588    nolabel_line42/exe/pixel_y_to_show[2]_i_1_n_0
    SLICE_X82Y139        FDRE                                         r  nolabel_line42/exe/pixel_y_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.592    10.766    nolabel_line42/exe/clk_out1
    SLICE_X82Y139        FDRE                                         r  nolabel_line42/exe/pixel_y_to_show_reg[1]/C
                         clock pessimism              0.560    11.326    
                         clock uncertainty           -0.076    11.250    
    SLICE_X82Y139        FDRE (Setup_fdre_C_R)       -0.429    10.821    nolabel_line42/exe/pixel_y_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  3.234    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 2.055ns (24.856%)  route 6.213ns (75.144%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.714     6.376    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I2_O)        0.332     6.708 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=6, routed)           0.732     7.441    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X80Y148        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y148        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[2]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X80Y148        FDRE (Setup_fdre_C_R)       -0.524    10.722    nolabel_line42/m_hw/pixel_y_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  3.282    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 2.049ns (24.675%)  route 6.255ns (75.325%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.787     6.449    nolabel_line42/m_driver/hc_reg[0]_1
    SLICE_X85Y147        LUT4 (Prop_lut4_I0_O)        0.326     6.775 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_2/O
                         net (fo=11, routed)          0.701     7.477    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]_0
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[0]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X80Y149        FDRE (Setup_fdre_C_CE)      -0.371    10.875    nolabel_line42/m_hw/pixel_y_to_show_reg[0]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 2.049ns (24.675%)  route 6.255ns (75.325%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.787     6.449    nolabel_line42/m_driver/hc_reg[0]_1
    SLICE_X85Y147        LUT4 (Prop_lut4_I0_O)        0.326     6.775 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_2/O
                         net (fo=11, routed)          0.701     7.477    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]_0
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y149        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[1]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X80Y149        FDRE (Setup_fdre_C_CE)      -0.371    10.875    nolabel_line42/m_hw/pixel_y_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_y_to_show_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 2.049ns (24.841%)  route 6.200ns (75.159%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.787     6.449    nolabel_line42/m_driver/hc_reg[0]_1
    SLICE_X85Y147        LUT4 (Prop_lut4_I0_O)        0.326     6.775 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_2/O
                         net (fo=11, routed)          0.646     7.421    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]_0
    SLICE_X80Y148        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X80Y148        FDRE                                         r  nolabel_line42/m_hw/pixel_y_to_show_reg[2]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X80Y148        FDRE (Setup_fdre_C_CE)      -0.371    10.875    nolabel_line42/m_hw/pixel_y_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 2.055ns (25.365%)  route 6.047ns (74.635%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 10.771 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           0.879     3.654    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I2_O)        0.327     3.981 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.679     4.660    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.784 f  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.728     5.512    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.150     5.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=4, routed)           0.714     6.376    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I2_O)        0.332     6.708 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=6, routed)           0.566     7.275    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X88Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.597    10.771    nolabel_line42/m_hw/clk_out1
    SLICE_X88Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.576    11.347    
                         clock uncertainty           -0.076    11.271    
    SLICE_X88Y147        FDRE (Setup_fdre_C_R)       -0.524    10.747    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                         10.747    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/pixel_y_to_show_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 1.923ns (23.616%)  route 6.220ns (76.384%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 10.765 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.708    -0.832    nolabel_line42/m_driver/clk_out1
    SLICE_X80Y143        FDRE                                         r  nolabel_line42/m_driver/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  nolabel_line42/m_driver/vc_reg[1]/Q
                         net (fo=37, routed)          0.781     0.467    nolabel_line42/m_driver/vc_reg_n_0_[1]
    SLICE_X80Y141        LUT2 (Prop_lut2_I1_O)        0.116     0.583 r  nolabel_line42/m_driver/matrix_y[1]_i_10/O
                         net (fo=7, routed)           0.477     1.060    nolabel_line42/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X79Y142        LUT6 (Prop_lut6_I2_O)        0.328     1.388 r  nolabel_line42/m_driver/matrix_y[1]_i_11/O
                         net (fo=8, routed)           0.727     2.116    nolabel_line42/m_driver/matrix_y[1]_i_11_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I2_O)        0.124     2.240 r  nolabel_line42/m_driver/matrix_y0_carry_i_14/O
                         net (fo=42, routed)          0.698     2.937    nolabel_line42/m_driver/matrix_y0_carry_i_14_n_0
    SLICE_X78Y142        LUT5 (Prop_lut5_I4_O)        0.117     3.054 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_8/O
                         net (fo=2, routed)           1.259     4.314    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_8_n_0
    SLICE_X79Y141        LUT6 (Prop_lut6_I1_O)        0.348     4.662 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_4__0/O
                         net (fo=15, routed)          0.857     5.519    nolabel_line42/m_driver/vc_reg[3]_0
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.124     5.643 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_5/O
                         net (fo=4, routed)           0.538     6.181    nolabel_line42/exe/contador_pixels_verticales_reg[2]_0
    SLICE_X84Y139        LUT5 (Prop_lut5_I4_O)        0.124     6.305 r  nolabel_line42/exe/push_menu_minimat_y[7]_i_2__1/O
                         net (fo=13, routed)          0.517     6.822    nolabel_line42/exe/push_menu_minimat_y[7]_i_2__1_n_0
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.124     6.946 r  nolabel_line42/exe/pixel_y_to_show[2]_i_1/O
                         net (fo=2, routed)           0.365     7.311    nolabel_line42/exe/pixel_y_to_show[2]_i_1_n_0
    SLICE_X82Y138        FDRE                                         r  nolabel_line42/exe/pixel_y_to_show_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.591    10.765    nolabel_line42/exe/clk_out1
    SLICE_X82Y138        FDRE                                         r  nolabel_line42/exe/pixel_y_to_show_reg[2]/C
                         clock pessimism              0.560    11.325    
                         clock uncertainty           -0.076    11.249    
    SLICE_X82Y138        FDRE (Setup_fdre_C_R)       -0.429    10.820    nolabel_line42/exe/pixel_y_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.820    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/pixel_x_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.119ns  (logic 2.049ns (25.238%)  route 6.070ns (74.762%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 10.762 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X88Y138        FDRE                                         r  nolabel_line42/m_driver/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  nolabel_line42/m_driver/hc_reg[1]/Q
                         net (fo=19, routed)          1.319     1.010    nolabel_line42/m_driver/hc[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.152     1.162 r  nolabel_line42/m_driver/hc[11]_i_4/O
                         net (fo=3, routed)           0.453     1.615    nolabel_line42/m_driver/hc[11]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.332     1.947 f  nolabel_line42/m_driver/matrix_x[2]_i_4/O
                         net (fo=52, routed)          0.708     2.655    nolabel_line42/m_driver/matrix_x[2]_i_4_n_0
    SLICE_X86Y139        LUT4 (Prop_lut4_I1_O)        0.120     2.775 f  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6/O
                         net (fo=3, routed)           1.080     3.855    nolabel_line42/m_driver/push_menu_minimat_y[7]_i_6_n_0
    SLICE_X82Y141        LUT5 (Prop_lut5_I3_O)        0.353     4.208 r  nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.591     4.799    nolabel_line42/m_driver/VGA_B_OBUF[3]_inst_i_6_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.326     5.125 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.433     5.558    nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_10_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I5_O)        0.124     5.682 r  nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.639     6.322    nolabel_line42/m_hw/push_menu_minimat_x_reg[0]_0
    SLICE_X88Y144        LUT4 (Prop_lut4_I3_O)        0.124     6.446 r  nolabel_line42/m_hw/push_menu_minimat_x[7]_i_1__1/O
                         net (fo=16, routed)          0.846     7.292    nolabel_line42/m_hw/push_menu_minimat_x[7]_i_1__1_n_0
    SLICE_X81Y147        FDRE                                         r  nolabel_line42/m_hw/pixel_x_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    10.762    nolabel_line42/m_hw/clk_out1
    SLICE_X81Y147        FDRE                                         r  nolabel_line42/m_hw/pixel_x_to_show_reg[1]/C
                         clock pessimism              0.560    11.322    
                         clock uncertainty           -0.076    11.246    
    SLICE_X81Y147        FDRE (Setup_fdre_C_R)       -0.429    10.817    nolabel_line42/m_hw/pixel_x_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  3.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.591    -0.573    nolabel_line42/exe/clk_out1
    SLICE_X79Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.098    -0.334    nolabel_line42/exe/push_menu_minimat_x[1]
    SLICE_X78Y137        LUT6 (Prop_lut6_I4_O)        0.045    -0.289 r  nolabel_line42/exe/push_menu_minimat_x[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.289    nolabel_line42/exe/push_menu_minimat_x[5]_i_1__1_n_0
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.862    -0.811    nolabel_line42/exe/clk_out1
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.251    -0.560    
                         clock uncertainty            0.076    -0.484    
    SLICE_X78Y137        FDRE (Hold_fdre_C_D)         0.121    -0.363    nolabel_line42/exe/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.596%)  route 0.143ns (43.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.597    -0.567    nolabel_line42/ch_00/clk_out1
    SLICE_X87Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.143    -0.284    nolabel_line42/ch_00/push_menu_minimat_y[3]
    SLICE_X88Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.239 r  nolabel_line42/ch_00/push_menu_minimat_y[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.239    nolabel_line42/ch_00/push_menu_minimat_y[5]_i_1__0_n_0
    SLICE_X88Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.867    -0.805    nolabel_line42/ch_00/clk_out1
    SLICE_X88Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.076    -0.476    
    SLICE_X88Y136        FDRE (Hold_fdre_C_D)         0.121    -0.355    nolabel_line42/ch_00/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nolabel_line42/template_1/row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.850%)  route 0.147ns (44.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.594    -0.570    nolabel_line42/template_1/clk_out1
    SLICE_X81Y139        FDRE                                         r  nolabel_line42/template_1/row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  nolabel_line42/template_1/row_reg[5]/Q
                         net (fo=4, routed)           0.147    -0.282    nolabel_line42/template_1/row_reg[6]_0[5]
    SLICE_X79Y139        LUT3 (Prop_lut3_I2_O)        0.045    -0.237 r  nolabel_line42/template_1/row[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    nolabel_line42/template_1/p_0_in__0[6]
    SLICE_X79Y139        FDRE                                         r  nolabel_line42/template_1/row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.864    -0.809    nolabel_line42/template_1/clk_out1
    SLICE_X79Y139        FDRE                                         r  nolabel_line42/template_1/row_reg[6]/C
                         clock pessimism              0.275    -0.534    
                         clock uncertainty            0.076    -0.458    
    SLICE_X79Y139        FDRE (Hold_fdre_C_D)         0.092    -0.366    nolabel_line42/template_1/row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.203%)  route 0.128ns (40.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.599    -0.565    nolabel_line42/exe/clk_out1
    SLICE_X83Y140        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  nolabel_line42/exe/push_menu_minimat_y_reg[5]/Q
                         net (fo=4, routed)           0.128    -0.296    nolabel_line42/exe/push_menu_minimat_y[5]
    SLICE_X83Y139        LUT6 (Prop_lut6_I2_O)        0.045    -0.251 r  nolabel_line42/exe/push_menu_minimat_y[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.251    nolabel_line42/exe/push_menu_minimat_y[6]_i_1__1_n_0
    SLICE_X83Y139        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.870    -0.803    nolabel_line42/exe/clk_out1
    SLICE_X83Y139        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.550    
                         clock uncertainty            0.076    -0.474    
    SLICE_X83Y139        FDRE (Hold_fdre_C_D)         0.092    -0.382    nolabel_line42/exe/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 nolabel_line42/template_1/col_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.395%)  route 0.162ns (46.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.600    -0.564    nolabel_line42/template_1/clk_out1
    SLICE_X85Y143        FDSE                                         r  nolabel_line42/template_1/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  nolabel_line42/template_1/col_reg[0]/Q
                         net (fo=9, routed)           0.162    -0.261    nolabel_line42/template_1/Q[0]
    SLICE_X87Y142        LUT6 (Prop_lut6_I4_O)        0.045    -0.216 r  nolabel_line42/template_1/col[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    nolabel_line42/template_1/col[5]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  nolabel_line42/template_1/col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.871    -0.801    nolabel_line42/template_1/clk_out1
    SLICE_X87Y142        FDRE                                         r  nolabel_line42/template_1/col_reg[5]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.076    -0.450    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.092    -0.358    nolabel_line42/template_1/col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.317%)  route 0.176ns (48.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.601    -0.563    nolabel_line42/m_hw/clk_out1
    SLICE_X87Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  nolabel_line42/m_hw/push_menu_minimat_x_reg[2]/Q
                         net (fo=6, routed)           0.176    -0.246    nolabel_line42/m_hw/push_menu_minimat_x[2]
    SLICE_X88Y145        LUT6 (Prop_lut6_I2_O)        0.045    -0.201 r  nolabel_line42/m_hw/push_menu_minimat_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    nolabel_line42/m_hw/push_menu_minimat_x[5]_i_1_n_0
    SLICE_X88Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.872    -0.800    nolabel_line42/m_hw/clk_out1
    SLICE_X88Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.253    -0.547    
                         clock uncertainty            0.076    -0.471    
    SLICE_X88Y145        FDRE (Hold_fdre_C_D)         0.121    -0.350    nolabel_line42/m_hw/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.523%)  route 0.175ns (48.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.597    -0.567    nolabel_line42/ch_00/clk_out1
    SLICE_X87Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.175    -0.251    nolabel_line42/ch_00/push_menu_minimat_y[3]
    SLICE_X88Y135        LUT6 (Prop_lut6_I3_O)        0.045    -0.206 r  nolabel_line42/ch_00/push_menu_minimat_y[7]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.206    nolabel_line42/ch_00/push_menu_minimat_y[7]_i_2__0_n_0
    SLICE_X88Y135        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.867    -0.805    nolabel_line42/ch_00/clk_out1
    SLICE_X88Y135        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.076    -0.476    
    SLICE_X88Y135        FDRE (Hold_fdre_C_D)         0.120    -0.356    nolabel_line42/ch_00/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.188ns (50.631%)  route 0.183ns (49.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.591    -0.573    nolabel_line42/exe/clk_out1
    SLICE_X79Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.183    -0.249    nolabel_line42/exe/push_menu_minimat_x[1]
    SLICE_X78Y137        LUT5 (Prop_lut5_I2_O)        0.047    -0.202 r  nolabel_line42/exe/push_menu_minimat_x[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.202    nolabel_line42/exe/push_menu_minimat_x[4]_i_1__1_n_0
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.862    -0.811    nolabel_line42/exe/clk_out1
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[4]/C
                         clock pessimism              0.251    -0.560    
                         clock uncertainty            0.076    -0.484    
    SLICE_X78Y137        FDRE (Hold_fdre_C_D)         0.131    -0.353    nolabel_line42/exe/push_menu_minimat_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.364%)  route 0.183ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.591    -0.573    nolabel_line42/exe/clk_out1
    SLICE_X79Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.183    -0.249    nolabel_line42/exe/push_menu_minimat_x[1]
    SLICE_X78Y137        LUT4 (Prop_lut4_I3_O)        0.045    -0.204 r  nolabel_line42/exe/push_menu_minimat_x[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.204    nolabel_line42/exe/push_menu_minimat_x[3]_i_1__1_n_0
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.862    -0.811    nolabel_line42/exe/clk_out1
    SLICE_X78Y137        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[3]/C
                         clock pessimism              0.251    -0.560    
                         clock uncertainty            0.076    -0.484    
    SLICE_X78Y137        FDRE (Hold_fdre_C_D)         0.121    -0.363    nolabel_line42/exe/push_menu_minimat_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.926%)  route 0.187ns (50.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.597    -0.567    nolabel_line42/ch_00/clk_out1
    SLICE_X89Y136        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/Q
                         net (fo=5, routed)           0.187    -0.240    nolabel_line42/ch_00/push_menu_minimat_y[4]
    SLICE_X88Y135        LUT5 (Prop_lut5_I4_O)        0.045    -0.195 r  nolabel_line42/ch_00/push_menu_minimat_y[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.195    nolabel_line42/ch_00/push_menu_minimat_y[6]_i_1__0_n_0
    SLICE_X88Y135        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=142, routed)         0.867    -0.805    nolabel_line42/ch_00/clk_out1
    SLICE_X88Y135        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.076    -0.476    
    SLICE_X88Y135        FDRE (Hold_fdre_C_D)         0.121    -0.355    nolabel_line42/ch_00/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.161    





