set_property IOSTANDARD LVCMOS18 [get_ports clk_100m]
set_property IOSTANDARD LVCMOS18 [get_ports IR_Write]
set_property IOSTANDARD LVCMOS18 [get_ports PC_Write]
set_property IOSTANDARD LVCMOS18 [get_ports {Led[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Led[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Led[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Led[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Led[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Led[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Led[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Led[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Led[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Led[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Led[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Led[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Led[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Led[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Led[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Led[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Led[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {switch[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {switch[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {switch[0]}]


set_property IOSTANDARD LVCMOS18 [get_ports clk_100M]
set_property IOSTANDARD LVCMOS18 [get_ports rst_]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[0]}]

set_property PACKAGE_PIN C9 [get_ports {AN[7]}]
set_property PACKAGE_PIN C10 [get_ports {AN[6]}]
set_property PACKAGE_PIN D10 [get_ports {AN[5]}]
set_property PACKAGE_PIN C11 [get_ports {AN[4]}]
set_property PACKAGE_PIN M17 [get_ports {AN[3]}]
set_property PACKAGE_PIN J14 [get_ports {AN[2]}]
set_property PACKAGE_PIN K13 [get_ports {AN[1]}]
set_property PACKAGE_PIN P14 [get_ports {AN[0]}]
set_property PACKAGE_PIN F14 [get_ports {Seg[7]}]
set_property PACKAGE_PIN N14 [get_ports {Seg[6]}]
set_property PACKAGE_PIN J13 [get_ports {Seg[5]}]
set_property PACKAGE_PIN G13 [get_ports {Seg[4]}]
set_property PACKAGE_PIN F13 [get_ports {Seg[3]}]
set_property PACKAGE_PIN G14 [get_ports {Seg[2]}]
set_property PACKAGE_PIN M13 [get_ports {Seg[1]}]
set_property PACKAGE_PIN H14 [get_ports {Seg[0]}]

set_property PACKAGE_PIN E3 [get_ports clk_100m]
set_property PACKAGE_PIN N17 [get_ports rst_]

set_property PACKAGE_PIN V5 [get_ports IR_Write]
set_property PACKAGE_PIN T4 [get_ports PC_Write]

set_property IOSTANDARD LVCMOS18 [get_ports clk_im]
set_property PACKAGE_PIN U17 [get_ports clk_im]
set_property PACKAGE_PIN V15 [get_ports {switch[2]}]
set_property PACKAGE_PIN R15 [get_ports {switch[1]}]
set_property PACKAGE_PIN U16 [get_ports {switch[0]}]
set_property PACKAGE_PIN U6 [get_ports {Led[16]}]
set_property PACKAGE_PIN R5 [get_ports {Led[15]}]
set_property PACKAGE_PIN U7 [get_ports {Led[14]}]
set_property PACKAGE_PIN R6 [get_ports {Led[13]}]
set_property PACKAGE_PIN R7 [get_ports {Led[12]}]
set_property PACKAGE_PIN U8 [get_ports {Led[11]}]
set_property PACKAGE_PIN T8 [get_ports {Led[10]}]
set_property PACKAGE_PIN V9 [get_ports {Led[9]}]
set_property PACKAGE_PIN T10 [get_ports {Led[8]}]
set_property PACKAGE_PIN V11 [get_ports {Led[7]}]
set_property PACKAGE_PIN T11 [get_ports {Led[6]}]
set_property PACKAGE_PIN V12 [get_ports {Led[5]}]
set_property PACKAGE_PIN R12 [get_ports {Led[4]}]
set_property PACKAGE_PIN U13 [get_ports {Led[3]}]
set_property PACKAGE_PIN R13 [get_ports {Led[2]}]
set_property PACKAGE_PIN U14 [get_ports {Led[1]}]
set_property PACKAGE_PIN T15 [get_ports {Led[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_im_IBUF]
