<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='446' type='369'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='445'>// These cvt_f32_ubyte* nodes need to remain consecutive and in order.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4346' c='_ZNK4llvm20AMDGPUTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4667' c='_ZNK4llvm20AMDGPUTargetLowering28isKnownNeverNaNForTargetNodeENS_7SDValueERKNS_12SelectionDAGEbj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7388' u='r' c='_ZNK4llvm16SITargetLowering26performUCharToFloatCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8126' c='_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9235' u='r' c='_ZNK4llvm16SITargetLowering26performCvtF32UByteNCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9255' u='r' c='_ZNK4llvm16SITargetLowering26performCvtF32UByteNCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9392' c='_ZNK4llvm16SITargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
