#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x15be6cec0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15be6c0d0 .scope module, "addu_tb" "addu_tb" 3 1;
 .timescale 0 0;
v0x15bebe8e0_0 .net "active", 0 0, L_0x15bec7c60;  1 drivers
v0x15bebe990_0 .var "clk", 0 0;
v0x15bebeaa0_0 .var "clk_enable", 0 0;
v0x15bebeb30_0 .net "data_address", 31 0, v0x15bebc6c0_0;  1 drivers
v0x15bebebc0_0 .net "data_read", 0 0, L_0x15bec73c0;  1 drivers
v0x15bebec50_0 .var "data_readdata", 31 0;
v0x15bebece0_0 .net "data_write", 0 0, L_0x15bec6d70;  1 drivers
v0x15bebed70_0 .net "data_writedata", 31 0, v0x15beb5310_0;  1 drivers
v0x15bebee40_0 .net "instr_address", 31 0, L_0x15bec7d90;  1 drivers
v0x15bebef50_0 .var "instr_readdata", 31 0;
v0x15bebefe0_0 .net "register_v0", 31 0, L_0x15bec57e0;  1 drivers
v0x15bebf0b0_0 .var "reset", 0 0;
S_0x15be6edd0 .scope module, "dut" "mips_cpu_harvard" 3 78, 4 1 0, S_0x15be6c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x15bec0750 .functor OR 1, L_0x15bec0400, L_0x15bec0610, C4<0>, C4<0>;
L_0x15bec0840 .functor BUFZ 1, L_0x15bebfef0, C4<0>, C4<0>, C4<0>;
L_0x15bec0bd0 .functor BUFZ 1, L_0x15bec0010, C4<0>, C4<0>, C4<0>;
L_0x15bec0d20 .functor AND 1, L_0x15bebfef0, L_0x15bec0e70, C4<1>, C4<1>;
L_0x15bec1010 .functor OR 1, L_0x15bec0d20, L_0x15bec0d90, C4<0>, C4<0>;
L_0x15bec1150 .functor OR 1, L_0x15bec1010, L_0x15bec0af0, C4<0>, C4<0>;
L_0x15bec1240 .functor OR 1, L_0x15bec1150, L_0x15bec24e0, C4<0>, C4<0>;
L_0x15bec1330 .functor OR 1, L_0x15bec1240, L_0x15bec1fc0, C4<0>, C4<0>;
L_0x15bec1e80 .functor AND 1, L_0x15bec1990, L_0x15bec1ab0, C4<1>, C4<1>;
L_0x15bec1fc0 .functor OR 1, L_0x15bec1730, L_0x15bec1e80, C4<0>, C4<0>;
L_0x15bec24e0 .functor AND 1, L_0x15bec1c60, L_0x15bec2150, C4<1>, C4<1>;
L_0x15bec2a60 .functor OR 1, L_0x15bec2380, L_0x15bec2710, C4<0>, C4<0>;
L_0x15bebfca0 .functor OR 1, L_0x15bec2df0, L_0x15bec30a0, C4<0>, C4<0>;
L_0x15bec3480 .functor AND 1, L_0x15bec09f0, L_0x15bebfca0, C4<1>, C4<1>;
L_0x15bec3610 .functor OR 1, L_0x15bec3260, L_0x15bec3750, C4<0>, C4<0>;
L_0x15bec3410 .functor OR 1, L_0x15bec3610, L_0x15bec3a00, C4<0>, C4<0>;
L_0x15bec3b60 .functor AND 1, L_0x15bebfef0, L_0x15bec3410, C4<1>, C4<1>;
L_0x15bec3830 .functor AND 1, L_0x15bebfef0, L_0x15bec3d20, C4<1>, C4<1>;
L_0x15bec1da0 .functor AND 1, L_0x15bebfef0, L_0x15bec38a0, C4<1>, C4<1>;
L_0x15bec4770 .functor AND 1, v0x15bebc5a0_0, v0x15bebe5e0_0, C4<1>, C4<1>;
L_0x15bec47e0 .functor AND 1, L_0x15bec4770, L_0x15bec1330, C4<1>, C4<1>;
L_0x15bec4ae0 .functor OR 1, L_0x15bec1fc0, L_0x15bec24e0, C4<0>, C4<0>;
L_0x15bec5850 .functor BUFZ 32, L_0x15bec5480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15bec5a00 .functor BUFZ 32, L_0x15bec5730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15bec66a0 .functor AND 1, v0x15bebeaa0_0, L_0x15bec3b60, C4<1>, C4<1>;
L_0x15bec67e0 .functor AND 1, L_0x15bec66a0, v0x15bebc5a0_0, C4<1>, C4<1>;
L_0x15bec51a0 .functor AND 1, L_0x15bec67e0, L_0x15bec6930, C4<1>, C4<1>;
L_0x15bec6d00 .functor AND 1, v0x15bebc5a0_0, v0x15bebe5e0_0, C4<1>, C4<1>;
L_0x15bec6d70 .functor AND 1, L_0x15bec6d00, L_0x15bec14c0, C4<1>, C4<1>;
L_0x15bec6a50 .functor OR 1, L_0x15bec6c20, L_0x15bec6f10, C4<0>, C4<0>;
L_0x15bec7250 .functor AND 1, L_0x15bec6a50, L_0x15bec6b40, C4<1>, C4<1>;
L_0x15bec73c0 .functor OR 1, L_0x15bec0af0, L_0x15bec7250, C4<0>, C4<0>;
L_0x15bec7c60 .functor BUFZ 1, v0x15bebc5a0_0, C4<0>, C4<0>, C4<0>;
L_0x15bec7d90 .functor BUFZ 32, v0x15bebc630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15beb7710_0 .net *"_ivl_102", 31 0, L_0x15bec20b0;  1 drivers
L_0x1600884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15beb77a0_0 .net *"_ivl_105", 25 0, L_0x1600884d8;  1 drivers
L_0x160088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15beb7830_0 .net/2u *"_ivl_106", 31 0, L_0x160088520;  1 drivers
v0x15beb78c0_0 .net *"_ivl_108", 0 0, L_0x15bec1c60;  1 drivers
v0x15beb7950_0 .net *"_ivl_111", 5 0, L_0x15bec22e0;  1 drivers
L_0x160088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x15beb79f0_0 .net/2u *"_ivl_112", 5 0, L_0x160088568;  1 drivers
v0x15beb7aa0_0 .net *"_ivl_114", 0 0, L_0x15bec2150;  1 drivers
v0x15beb7b40_0 .net *"_ivl_118", 31 0, L_0x15bec2670;  1 drivers
L_0x1600880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x15beb7bf0_0 .net/2u *"_ivl_12", 5 0, L_0x1600880a0;  1 drivers
L_0x1600885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15beb7d00_0 .net *"_ivl_121", 25 0, L_0x1600885b0;  1 drivers
L_0x1600885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x15beb7db0_0 .net/2u *"_ivl_122", 31 0, L_0x1600885f8;  1 drivers
v0x15beb7e60_0 .net *"_ivl_124", 0 0, L_0x15bec2380;  1 drivers
v0x15beb7f00_0 .net *"_ivl_126", 31 0, L_0x15bec2840;  1 drivers
L_0x160088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15beb7fb0_0 .net *"_ivl_129", 25 0, L_0x160088640;  1 drivers
L_0x160088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15beb8060_0 .net/2u *"_ivl_130", 31 0, L_0x160088688;  1 drivers
v0x15beb8110_0 .net *"_ivl_132", 0 0, L_0x15bec2710;  1 drivers
v0x15beb81b0_0 .net *"_ivl_136", 31 0, L_0x15bec2b50;  1 drivers
L_0x1600886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15beb8340_0 .net *"_ivl_139", 25 0, L_0x1600886d0;  1 drivers
L_0x160088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15beb83d0_0 .net/2u *"_ivl_140", 31 0, L_0x160088718;  1 drivers
v0x15beb8480_0 .net *"_ivl_142", 0 0, L_0x15bec09f0;  1 drivers
v0x15beb8520_0 .net *"_ivl_145", 5 0, L_0x15bec2f00;  1 drivers
L_0x160088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x15beb85d0_0 .net/2u *"_ivl_146", 5 0, L_0x160088760;  1 drivers
v0x15beb8680_0 .net *"_ivl_148", 0 0, L_0x15bec2df0;  1 drivers
v0x15beb8720_0 .net *"_ivl_151", 5 0, L_0x15bec31c0;  1 drivers
L_0x1600887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x15beb87d0_0 .net/2u *"_ivl_152", 5 0, L_0x1600887a8;  1 drivers
v0x15beb8880_0 .net *"_ivl_154", 0 0, L_0x15bec30a0;  1 drivers
v0x15beb8920_0 .net *"_ivl_157", 0 0, L_0x15bebfca0;  1 drivers
L_0x1600880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x15beb89c0_0 .net/2u *"_ivl_16", 5 0, L_0x1600880e8;  1 drivers
v0x15beb8a70_0 .net *"_ivl_161", 1 0, L_0x15bec3530;  1 drivers
L_0x1600887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x15beb8b20_0 .net/2u *"_ivl_162", 1 0, L_0x1600887f0;  1 drivers
v0x15beb8bd0_0 .net *"_ivl_164", 0 0, L_0x15bec3260;  1 drivers
L_0x160088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x15beb8c70_0 .net/2u *"_ivl_166", 5 0, L_0x160088838;  1 drivers
v0x15beb8d20_0 .net *"_ivl_168", 0 0, L_0x15bec3750;  1 drivers
v0x15beb8250_0 .net *"_ivl_171", 0 0, L_0x15bec3610;  1 drivers
L_0x160088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x15beb8fb0_0 .net/2u *"_ivl_172", 5 0, L_0x160088880;  1 drivers
v0x15beb9040_0 .net *"_ivl_174", 0 0, L_0x15bec3a00;  1 drivers
v0x15beb90d0_0 .net *"_ivl_177", 0 0, L_0x15bec3410;  1 drivers
L_0x1600888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x15beb9160_0 .net/2u *"_ivl_180", 5 0, L_0x1600888c8;  1 drivers
v0x15beb9200_0 .net *"_ivl_182", 0 0, L_0x15bec3d20;  1 drivers
L_0x160088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x15beb92a0_0 .net/2u *"_ivl_186", 5 0, L_0x160088910;  1 drivers
v0x15beb9350_0 .net *"_ivl_188", 0 0, L_0x15bec38a0;  1 drivers
L_0x160088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x15beb93f0_0 .net/2u *"_ivl_196", 4 0, L_0x160088958;  1 drivers
v0x15beb94a0_0 .net *"_ivl_199", 4 0, L_0x15bec3e60;  1 drivers
v0x15beb9550_0 .net *"_ivl_20", 31 0, L_0x15bec0260;  1 drivers
v0x15beb9600_0 .net *"_ivl_201", 4 0, L_0x15bec4420;  1 drivers
v0x15beb96b0_0 .net *"_ivl_202", 4 0, L_0x15bec44c0;  1 drivers
v0x15beb9760_0 .net *"_ivl_207", 0 0, L_0x15bec4770;  1 drivers
v0x15beb9800_0 .net *"_ivl_211", 0 0, L_0x15bec4ae0;  1 drivers
L_0x1600889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x15beb98a0_0 .net/2u *"_ivl_212", 31 0, L_0x1600889a0;  1 drivers
v0x15beb9950_0 .net *"_ivl_214", 31 0, L_0x15bec4bd0;  1 drivers
v0x15beb9a00_0 .net *"_ivl_216", 31 0, L_0x15bec4560;  1 drivers
v0x15beb9ab0_0 .net *"_ivl_218", 31 0, L_0x15bec4e70;  1 drivers
v0x15beb9b60_0 .net *"_ivl_220", 31 0, L_0x15bec4d30;  1 drivers
v0x15beb9c10_0 .net *"_ivl_229", 0 0, L_0x15bec66a0;  1 drivers
L_0x160088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15beb9cb0_0 .net *"_ivl_23", 25 0, L_0x160088130;  1 drivers
v0x15beb9d60_0 .net *"_ivl_231", 0 0, L_0x15bec67e0;  1 drivers
v0x15beb9e00_0 .net *"_ivl_232", 31 0, L_0x15bec6850;  1 drivers
L_0x160088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15beb9eb0_0 .net *"_ivl_235", 30 0, L_0x160088ac0;  1 drivers
L_0x160088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x15beb9f60_0 .net/2u *"_ivl_236", 31 0, L_0x160088b08;  1 drivers
v0x15beba010_0 .net *"_ivl_238", 0 0, L_0x15bec6930;  1 drivers
L_0x160088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x15beba0b0_0 .net/2u *"_ivl_24", 31 0, L_0x160088178;  1 drivers
v0x15beba160_0 .net *"_ivl_243", 0 0, L_0x15bec6d00;  1 drivers
L_0x160088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x15beba200_0 .net/2u *"_ivl_246", 5 0, L_0x160088b50;  1 drivers
L_0x160088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x15beba2b0_0 .net/2u *"_ivl_250", 5 0, L_0x160088b98;  1 drivers
v0x15beba360_0 .net *"_ivl_257", 0 0, L_0x15bec6b40;  1 drivers
v0x15beb8dc0_0 .net *"_ivl_259", 0 0, L_0x15bec7250;  1 drivers
v0x15beb8e60_0 .net *"_ivl_26", 0 0, L_0x15bec0400;  1 drivers
L_0x160088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x15beb8f00_0 .net/2u *"_ivl_262", 5 0, L_0x160088be0;  1 drivers
L_0x160088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x15beba3f0_0 .net/2u *"_ivl_266", 5 0, L_0x160088c28;  1 drivers
v0x15beba4a0_0 .net *"_ivl_271", 15 0, L_0x15bec7900;  1 drivers
v0x15beba550_0 .net *"_ivl_272", 17 0, L_0x15bec74b0;  1 drivers
L_0x160088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15beba600_0 .net *"_ivl_275", 1 0, L_0x160088cb8;  1 drivers
v0x15beba6b0_0 .net *"_ivl_278", 15 0, L_0x15bec7bc0;  1 drivers
v0x15beba760_0 .net *"_ivl_28", 31 0, L_0x15bec0520;  1 drivers
L_0x160088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15beba810_0 .net *"_ivl_280", 1 0, L_0x160088d00;  1 drivers
v0x15beba8c0_0 .net *"_ivl_283", 0 0, L_0x15bec7ae0;  1 drivers
L_0x160088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x15beba970_0 .net/2u *"_ivl_284", 13 0, L_0x160088d48;  1 drivers
L_0x160088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x15bebaa20_0 .net/2u *"_ivl_286", 13 0, L_0x160088d90;  1 drivers
v0x15bebaad0_0 .net *"_ivl_288", 13 0, L_0x15bec7e80;  1 drivers
L_0x1600881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15bebab80_0 .net *"_ivl_31", 25 0, L_0x1600881c0;  1 drivers
L_0x160088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15bebac30_0 .net/2u *"_ivl_32", 31 0, L_0x160088208;  1 drivers
v0x15bebace0_0 .net *"_ivl_34", 0 0, L_0x15bec0610;  1 drivers
v0x15bebad80_0 .net *"_ivl_4", 31 0, L_0x15bebfdc0;  1 drivers
v0x15bebae30_0 .net *"_ivl_41", 2 0, L_0x15bec08f0;  1 drivers
L_0x160088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x15bebaee0_0 .net/2u *"_ivl_42", 2 0, L_0x160088250;  1 drivers
v0x15bebaf90_0 .net *"_ivl_49", 2 0, L_0x15bec0c80;  1 drivers
L_0x160088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x15bebb040_0 .net/2u *"_ivl_50", 2 0, L_0x160088298;  1 drivers
v0x15bebb0f0_0 .net *"_ivl_55", 0 0, L_0x15bec0e70;  1 drivers
v0x15bebb190_0 .net *"_ivl_57", 0 0, L_0x15bec0d20;  1 drivers
v0x15bebb230_0 .net *"_ivl_59", 0 0, L_0x15bec1010;  1 drivers
v0x15bebb2d0_0 .net *"_ivl_61", 0 0, L_0x15bec1150;  1 drivers
v0x15bebb370_0 .net *"_ivl_63", 0 0, L_0x15bec1240;  1 drivers
v0x15bebb410_0 .net *"_ivl_67", 2 0, L_0x15bec1400;  1 drivers
L_0x1600882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x15bebb4c0_0 .net/2u *"_ivl_68", 2 0, L_0x1600882e0;  1 drivers
L_0x160088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15bebb570_0 .net *"_ivl_7", 25 0, L_0x160088010;  1 drivers
v0x15bebb620_0 .net *"_ivl_72", 31 0, L_0x15bec1690;  1 drivers
L_0x160088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15bebb6d0_0 .net *"_ivl_75", 25 0, L_0x160088328;  1 drivers
L_0x160088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15bebb780_0 .net/2u *"_ivl_76", 31 0, L_0x160088370;  1 drivers
v0x15bebb830_0 .net *"_ivl_78", 0 0, L_0x15bec1730;  1 drivers
L_0x160088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15bebb8d0_0 .net/2u *"_ivl_8", 31 0, L_0x160088058;  1 drivers
v0x15bebb980_0 .net *"_ivl_80", 31 0, L_0x15bec18f0;  1 drivers
L_0x1600883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15bebba30_0 .net *"_ivl_83", 25 0, L_0x1600883b8;  1 drivers
L_0x160088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x15bebbae0_0 .net/2u *"_ivl_84", 31 0, L_0x160088400;  1 drivers
v0x15bebbb90_0 .net *"_ivl_86", 0 0, L_0x15bec1990;  1 drivers
v0x15bebbc30_0 .net *"_ivl_89", 0 0, L_0x15bec1850;  1 drivers
v0x15bebbce0_0 .net *"_ivl_90", 31 0, L_0x15bec1b60;  1 drivers
L_0x160088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15bebbd90_0 .net *"_ivl_93", 30 0, L_0x160088448;  1 drivers
L_0x160088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x15bebbe40_0 .net/2u *"_ivl_94", 31 0, L_0x160088490;  1 drivers
v0x15bebbef0_0 .net *"_ivl_96", 0 0, L_0x15bec1ab0;  1 drivers
v0x15bebbf90_0 .net *"_ivl_99", 0 0, L_0x15bec1e80;  1 drivers
v0x15bebc030_0 .net "active", 0 0, L_0x15bec7c60;  alias, 1 drivers
v0x15bebc0d0_0 .net "alu_op1", 31 0, L_0x15bec5850;  1 drivers
v0x15bebc170_0 .net "alu_op2", 31 0, L_0x15bec5a00;  1 drivers
v0x15bebc210_0 .net "alui_instr", 0 0, L_0x15bec0d90;  1 drivers
v0x15bebc2b0_0 .net "b_flag", 0 0, v0x15beb32f0_0;  1 drivers
v0x15bebc360_0 .net "b_imm", 17 0, L_0x15bec79c0;  1 drivers
v0x15bebc3f0_0 .net "b_offset", 31 0, L_0x15bec8000;  1 drivers
v0x15bebc480_0 .net "clk", 0 0, v0x15bebe990_0;  1 drivers
v0x15bebc510_0 .net "clk_enable", 0 0, v0x15bebeaa0_0;  1 drivers
v0x15bebc5a0_0 .var "cpu_active", 0 0;
v0x15bebc630_0 .var "curr_addr", 31 0;
v0x15bebc6c0_0 .var "data_address", 31 0;
v0x15bebc760_0 .net "data_read", 0 0, L_0x15bec73c0;  alias, 1 drivers
v0x15bebc800_0 .net "data_readdata", 31 0, v0x15bebec50_0;  1 drivers
v0x15bebc8e0_0 .net "data_write", 0 0, L_0x15bec6d70;  alias, 1 drivers
v0x15bebc980_0 .net "data_writedata", 31 0, v0x15beb5310_0;  alias, 1 drivers
v0x15bebca20_0 .var "delay_slot", 31 0;
v0x15bebcac0_0 .net "effective_addr", 31 0, v0x15beb36b0_0;  1 drivers
v0x15bebcb60_0 .net "funct_code", 5 0, L_0x15bebfd20;  1 drivers
v0x15bebcc10_0 .net "hi_out", 31 0, v0x15beb5740_0;  1 drivers
v0x15bebccd0_0 .net "hl_reg_enable", 0 0, L_0x15bec51a0;  1 drivers
v0x15bebcda0_0 .net "instr_address", 31 0, L_0x15bec7d90;  alias, 1 drivers
v0x15bebce40_0 .net "instr_opcode", 5 0, L_0x15bebfbc0;  1 drivers
v0x15bebcee0_0 .net "instr_readdata", 31 0, v0x15bebef50_0;  1 drivers
v0x15bebcfb0_0 .net "j_imm", 0 0, L_0x15bec2a60;  1 drivers
v0x15bebd050_0 .net "j_reg", 0 0, L_0x15bec3480;  1 drivers
v0x15bebd0f0_0 .net "link_const", 0 0, L_0x15bec1fc0;  1 drivers
v0x15bebd190_0 .net "link_reg", 0 0, L_0x15bec24e0;  1 drivers
v0x15bebd230_0 .net "lo_out", 31 0, v0x15beb5e70_0;  1 drivers
v0x15bebd2d0_0 .net "load_data", 31 0, v0x15beb4760_0;  1 drivers
v0x15bebd380_0 .net "load_instr", 0 0, L_0x15bec0af0;  1 drivers
v0x15bebd410_0 .net "lw", 0 0, L_0x15bec0010;  1 drivers
v0x15bebd4b0_0 .net "lwl", 0 0, L_0x15bec6e60;  1 drivers
v0x15bebd550_0 .net "lwr", 0 0, L_0x15bec6ff0;  1 drivers
v0x15bebd5f0_0 .net "mem_to_reg", 0 0, L_0x15bec0bd0;  1 drivers
v0x15bebd690_0 .net "mfhi", 0 0, L_0x15bec3830;  1 drivers
v0x15bebd730_0 .net "mflo", 0 0, L_0x15bec1da0;  1 drivers
v0x15bebd7d0_0 .net "movefrom", 0 0, L_0x15bec0750;  1 drivers
v0x15bebd870_0 .net "muldiv", 0 0, L_0x15bec3b60;  1 drivers
v0x15bebd910_0 .var "next_delay_slot", 31 0;
v0x15bebd9c0_0 .net "partial_store", 0 0, L_0x15bec6a50;  1 drivers
v0x15bebda60_0 .net "r_format", 0 0, L_0x15bebfef0;  1 drivers
v0x15bebdb00_0 .net "reg_a_read_data", 31 0, L_0x15bec5480;  1 drivers
v0x15bebdbc0_0 .net "reg_a_read_index", 4 0, L_0x15bec41c0;  1 drivers
v0x15bebdc70_0 .net "reg_b_read_data", 31 0, L_0x15bec5730;  1 drivers
v0x15bebdd40_0 .net "reg_b_read_index", 4 0, L_0x15bec3dc0;  1 drivers
v0x15bebdde0_0 .net "reg_dst", 0 0, L_0x15bec0840;  1 drivers
v0x15bebde70_0 .net "reg_write", 0 0, L_0x15bec1330;  1 drivers
v0x15bebdf10_0 .net "reg_write_data", 31 0, L_0x15bec5100;  1 drivers
v0x15bebdfd0_0 .net "reg_write_enable", 0 0, L_0x15bec47e0;  1 drivers
v0x15bebe080_0 .net "reg_write_index", 4 0, L_0x15bec4320;  1 drivers
v0x15bebe130_0 .net "register_v0", 31 0, L_0x15bec57e0;  alias, 1 drivers
v0x15bebe1e0_0 .net "reset", 0 0, v0x15bebf0b0_0;  1 drivers
v0x15bebe270_0 .net "result", 31 0, v0x15beb3b00_0;  1 drivers
v0x15bebe320_0 .net "result_hi", 31 0, v0x15beb34a0_0;  1 drivers
v0x15bebe3f0_0 .net "result_lo", 31 0, v0x15beb3600_0;  1 drivers
v0x15bebe4c0_0 .net "sb", 0 0, L_0x15bec6c20;  1 drivers
v0x15bebe550_0 .net "sh", 0 0, L_0x15bec6f10;  1 drivers
v0x15bebe5e0_0 .var "state", 0 0;
v0x15bebe680_0 .net "store_instr", 0 0, L_0x15bec14c0;  1 drivers
v0x15bebe720_0 .net "sw", 0 0, L_0x15bec0180;  1 drivers
E_0x15bea9a90/0 .event edge, v0x15beb32f0_0, v0x15bebca20_0, v0x15bebc3f0_0, v0x15bebcfb0_0;
E_0x15bea9a90/1 .event edge, v0x15beb3550_0, v0x15bebd050_0, v0x15beb6b30_0, v0x15bebc630_0;
E_0x15bea9a90 .event/or E_0x15bea9a90/0, E_0x15bea9a90/1;
E_0x15be8c140 .event edge, v0x15bebd4b0_0, v0x15bebd550_0, v0x15beb5010_0, v0x15beb36b0_0;
L_0x15bebfbc0 .part v0x15bebef50_0, 26, 6;
L_0x15bebfd20 .part v0x15bebef50_0, 0, 6;
L_0x15bebfdc0 .concat [ 6 26 0 0], L_0x15bebfbc0, L_0x160088010;
L_0x15bebfef0 .cmp/eq 32, L_0x15bebfdc0, L_0x160088058;
L_0x15bec0010 .cmp/eq 6, L_0x15bebfbc0, L_0x1600880a0;
L_0x15bec0180 .cmp/eq 6, L_0x15bebfbc0, L_0x1600880e8;
L_0x15bec0260 .concat [ 6 26 0 0], L_0x15bebfbc0, L_0x160088130;
L_0x15bec0400 .cmp/eq 32, L_0x15bec0260, L_0x160088178;
L_0x15bec0520 .concat [ 6 26 0 0], L_0x15bebfbc0, L_0x1600881c0;
L_0x15bec0610 .cmp/eq 32, L_0x15bec0520, L_0x160088208;
L_0x15bec08f0 .part L_0x15bebfbc0, 3, 3;
L_0x15bec0af0 .cmp/eq 3, L_0x15bec08f0, L_0x160088250;
L_0x15bec0c80 .part L_0x15bebfbc0, 3, 3;
L_0x15bec0d90 .cmp/eq 3, L_0x15bec0c80, L_0x160088298;
L_0x15bec0e70 .reduce/nor L_0x15bec3b60;
L_0x15bec1400 .part L_0x15bebfbc0, 3, 3;
L_0x15bec14c0 .cmp/eq 3, L_0x15bec1400, L_0x1600882e0;
L_0x15bec1690 .concat [ 6 26 0 0], L_0x15bebfbc0, L_0x160088328;
L_0x15bec1730 .cmp/eq 32, L_0x15bec1690, L_0x160088370;
L_0x15bec18f0 .concat [ 6 26 0 0], L_0x15bebfbc0, L_0x1600883b8;
L_0x15bec1990 .cmp/eq 32, L_0x15bec18f0, L_0x160088400;
L_0x15bec1850 .part v0x15bebef50_0, 20, 1;
L_0x15bec1b60 .concat [ 1 31 0 0], L_0x15bec1850, L_0x160088448;
L_0x15bec1ab0 .cmp/eq 32, L_0x15bec1b60, L_0x160088490;
L_0x15bec20b0 .concat [ 6 26 0 0], L_0x15bebfbc0, L_0x1600884d8;
L_0x15bec1c60 .cmp/eq 32, L_0x15bec20b0, L_0x160088520;
L_0x15bec22e0 .part v0x15bebef50_0, 0, 6;
L_0x15bec2150 .cmp/eq 6, L_0x15bec22e0, L_0x160088568;
L_0x15bec2670 .concat [ 6 26 0 0], L_0x15bebfbc0, L_0x1600885b0;
L_0x15bec2380 .cmp/eq 32, L_0x15bec2670, L_0x1600885f8;
L_0x15bec2840 .concat [ 6 26 0 0], L_0x15bebfbc0, L_0x160088640;
L_0x15bec2710 .cmp/eq 32, L_0x15bec2840, L_0x160088688;
L_0x15bec2b50 .concat [ 6 26 0 0], L_0x15bebfbc0, L_0x1600886d0;
L_0x15bec09f0 .cmp/eq 32, L_0x15bec2b50, L_0x160088718;
L_0x15bec2f00 .part v0x15bebef50_0, 0, 6;
L_0x15bec2df0 .cmp/eq 6, L_0x15bec2f00, L_0x160088760;
L_0x15bec31c0 .part v0x15bebef50_0, 0, 6;
L_0x15bec30a0 .cmp/eq 6, L_0x15bec31c0, L_0x1600887a8;
L_0x15bec3530 .part L_0x15bebfd20, 3, 2;
L_0x15bec3260 .cmp/eq 2, L_0x15bec3530, L_0x1600887f0;
L_0x15bec3750 .cmp/eq 6, L_0x15bebfd20, L_0x160088838;
L_0x15bec3a00 .cmp/eq 6, L_0x15bebfd20, L_0x160088880;
L_0x15bec3d20 .cmp/eq 6, L_0x15bebfd20, L_0x1600888c8;
L_0x15bec38a0 .cmp/eq 6, L_0x15bebfd20, L_0x160088910;
L_0x15bec41c0 .part v0x15bebef50_0, 21, 5;
L_0x15bec3dc0 .part v0x15bebef50_0, 16, 5;
L_0x15bec3e60 .part v0x15bebef50_0, 11, 5;
L_0x15bec4420 .part v0x15bebef50_0, 16, 5;
L_0x15bec44c0 .functor MUXZ 5, L_0x15bec4420, L_0x15bec3e60, L_0x15bec0840, C4<>;
L_0x15bec4320 .functor MUXZ 5, L_0x15bec44c0, L_0x160088958, L_0x15bec1fc0, C4<>;
L_0x15bec4bd0 .arith/sum 32, v0x15bebca20_0, L_0x1600889a0;
L_0x15bec4560 .functor MUXZ 32, v0x15beb3b00_0, v0x15beb4760_0, L_0x15bec0bd0, C4<>;
L_0x15bec4e70 .functor MUXZ 32, L_0x15bec4560, v0x15beb5e70_0, L_0x15bec1da0, C4<>;
L_0x15bec4d30 .functor MUXZ 32, L_0x15bec4e70, v0x15beb5740_0, L_0x15bec3830, C4<>;
L_0x15bec5100 .functor MUXZ 32, L_0x15bec4d30, L_0x15bec4bd0, L_0x15bec4ae0, C4<>;
L_0x15bec6850 .concat [ 1 31 0 0], v0x15bebe5e0_0, L_0x160088ac0;
L_0x15bec6930 .cmp/eq 32, L_0x15bec6850, L_0x160088b08;
L_0x15bec6c20 .cmp/eq 6, L_0x15bebfbc0, L_0x160088b50;
L_0x15bec6f10 .cmp/eq 6, L_0x15bebfbc0, L_0x160088b98;
L_0x15bec6b40 .reduce/nor v0x15bebe5e0_0;
L_0x15bec6e60 .cmp/eq 6, L_0x15bebfbc0, L_0x160088be0;
L_0x15bec6ff0 .cmp/eq 6, L_0x15bebfbc0, L_0x160088c28;
L_0x15bec7900 .part v0x15bebef50_0, 0, 16;
L_0x15bec74b0 .concat [ 16 2 0 0], L_0x15bec7900, L_0x160088cb8;
L_0x15bec7bc0 .part L_0x15bec74b0, 0, 16;
L_0x15bec79c0 .concat [ 2 16 0 0], L_0x160088d00, L_0x15bec7bc0;
L_0x15bec7ae0 .part L_0x15bec79c0, 17, 1;
L_0x15bec7e80 .functor MUXZ 14, L_0x160088d90, L_0x160088d48, L_0x15bec7ae0, C4<>;
L_0x15bec8000 .concat [ 18 14 0 0], L_0x15bec79c0, L_0x15bec7e80;
S_0x15be6bd60 .scope module, "cpu_alu" "alu" 4 149, 5 1 0, S_0x15be6edd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x15beac3f0_0 .net *"_ivl_10", 15 0, L_0x15bec62e0;  1 drivers
L_0x160088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15beb2e80_0 .net/2u *"_ivl_14", 15 0, L_0x160088a78;  1 drivers
v0x15beb2f30_0 .net *"_ivl_17", 15 0, L_0x15bec6420;  1 drivers
v0x15beb2ff0_0 .net *"_ivl_5", 0 0, L_0x15bec2fa0;  1 drivers
v0x15beb30a0_0 .net *"_ivl_6", 15 0, L_0x15bec5e30;  1 drivers
v0x15beb3190_0 .net *"_ivl_9", 15 0, L_0x15bec5fe0;  1 drivers
v0x15beb3240_0 .net "addr_rt", 4 0, L_0x15bec6600;  1 drivers
v0x15beb32f0_0 .var "b_flag", 0 0;
v0x15beb3390_0 .net "funct", 5 0, L_0x15bec5b90;  1 drivers
v0x15beb34a0_0 .var "hi", 31 0;
v0x15beb3550_0 .net "instructionword", 31 0, v0x15bebef50_0;  alias, 1 drivers
v0x15beb3600_0 .var "lo", 31 0;
v0x15beb36b0_0 .var "memaddroffset", 31 0;
v0x15beb3760_0 .var "multresult", 63 0;
v0x15beb3810_0 .net "op1", 31 0, L_0x15bec5850;  alias, 1 drivers
v0x15beb38c0_0 .net "op2", 31 0, L_0x15bec5a00;  alias, 1 drivers
v0x15beb3970_0 .net "opcode", 5 0, L_0x15bec5af0;  1 drivers
v0x15beb3b00_0 .var "result", 31 0;
v0x15beb3b90_0 .net "shamt", 4 0, L_0x15bec6560;  1 drivers
v0x15beb3c40_0 .net/s "sign_op1", 31 0, L_0x15bec5850;  alias, 1 drivers
v0x15beb3d00_0 .net/s "sign_op2", 31 0, L_0x15bec5a00;  alias, 1 drivers
v0x15beb3d90_0 .net "simmediatedata", 31 0, L_0x15bec6380;  1 drivers
v0x15beb3e20_0 .net "simmediatedatas", 31 0, L_0x15bec6380;  alias, 1 drivers
v0x15beb3eb0_0 .net "uimmediatedata", 31 0, L_0x15bec64c0;  1 drivers
v0x15beb3f40_0 .net "unsign_op1", 31 0, L_0x15bec5850;  alias, 1 drivers
v0x15beb4010_0 .net "unsign_op2", 31 0, L_0x15bec5a00;  alias, 1 drivers
v0x15beb40f0_0 .var "unsigned_result", 31 0;
E_0x15be9eaf0/0 .event edge, v0x15beb3970_0, v0x15beb3390_0, v0x15beb38c0_0, v0x15beb3b90_0;
E_0x15be9eaf0/1 .event edge, v0x15beb3810_0, v0x15beb3760_0, v0x15beb3240_0, v0x15beb3d90_0;
E_0x15be9eaf0/2 .event edge, v0x15beb3eb0_0, v0x15beb40f0_0;
E_0x15be9eaf0 .event/or E_0x15be9eaf0/0, E_0x15be9eaf0/1, E_0x15be9eaf0/2;
L_0x15bec5af0 .part v0x15bebef50_0, 26, 6;
L_0x15bec5b90 .part v0x15bebef50_0, 0, 6;
L_0x15bec2fa0 .part v0x15bebef50_0, 15, 1;
LS_0x15bec5e30_0_0 .concat [ 1 1 1 1], L_0x15bec2fa0, L_0x15bec2fa0, L_0x15bec2fa0, L_0x15bec2fa0;
LS_0x15bec5e30_0_4 .concat [ 1 1 1 1], L_0x15bec2fa0, L_0x15bec2fa0, L_0x15bec2fa0, L_0x15bec2fa0;
LS_0x15bec5e30_0_8 .concat [ 1 1 1 1], L_0x15bec2fa0, L_0x15bec2fa0, L_0x15bec2fa0, L_0x15bec2fa0;
LS_0x15bec5e30_0_12 .concat [ 1 1 1 1], L_0x15bec2fa0, L_0x15bec2fa0, L_0x15bec2fa0, L_0x15bec2fa0;
L_0x15bec5e30 .concat [ 4 4 4 4], LS_0x15bec5e30_0_0, LS_0x15bec5e30_0_4, LS_0x15bec5e30_0_8, LS_0x15bec5e30_0_12;
L_0x15bec5fe0 .part v0x15bebef50_0, 0, 16;
L_0x15bec62e0 .concat [ 16 0 0 0], L_0x15bec5fe0;
L_0x15bec6380 .concat [ 16 16 0 0], L_0x15bec62e0, L_0x15bec5e30;
L_0x15bec6420 .part v0x15bebef50_0, 0, 16;
L_0x15bec64c0 .concat [ 16 16 0 0], L_0x15bec6420, L_0x160088a78;
L_0x15bec6560 .part v0x15bebef50_0, 6, 5;
L_0x15bec6600 .part v0x15bebef50_0, 16, 5;
S_0x15beb4240 .scope module, "cpu_load_block" "load_block" 4 107, 6 1 0, S_0x15be6edd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x15beb4490_0 .net "address", 31 0, v0x15beb36b0_0;  alias, 1 drivers
v0x15beb4550_0 .net "datafromMem", 31 0, v0x15bebec50_0;  alias, 1 drivers
v0x15beb45f0_0 .net "instr_word", 31 0, v0x15bebef50_0;  alias, 1 drivers
v0x15beb46c0_0 .net "opcode", 5 0, L_0x15bec4120;  1 drivers
v0x15beb4760_0 .var "out_transformed", 31 0;
v0x15beb4850_0 .net "whichbyte", 1 0, L_0x15bec49c0;  1 drivers
E_0x15beb4460 .event edge, v0x15beb46c0_0, v0x15beb4550_0, v0x15beb4850_0, v0x15beb3550_0;
L_0x15bec4120 .part v0x15bebef50_0, 26, 6;
L_0x15bec49c0 .part v0x15beb36b0_0, 0, 2;
S_0x15beb4940 .scope module, "dut" "store_block" 4 216, 7 1 0, S_0x15be6edd0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x15beb4c10_0 .net *"_ivl_1", 1 0, L_0x15bec70d0;  1 drivers
L_0x160088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15beb4cd0_0 .net *"_ivl_5", 0 0, L_0x160088c70;  1 drivers
v0x15beb4d80_0 .net "bytenum", 2 0, L_0x15bec76a0;  1 drivers
v0x15beb4e40_0 .net "dataword", 31 0, v0x15bebec50_0;  alias, 1 drivers
v0x15beb4f00_0 .net "eff_addr", 31 0, v0x15beb36b0_0;  alias, 1 drivers
v0x15beb5010_0 .net "opcode", 5 0, L_0x15bebfbc0;  alias, 1 drivers
v0x15beb50a0_0 .net "regbyte", 7 0, L_0x15bec7780;  1 drivers
v0x15beb5150_0 .net "reghalfword", 15 0, L_0x15bec7840;  1 drivers
v0x15beb5200_0 .net "regword", 31 0, L_0x15bec5730;  alias, 1 drivers
v0x15beb5310_0 .var "storedata", 31 0;
E_0x15beb4bb0/0 .event edge, v0x15beb5010_0, v0x15beb5200_0, v0x15beb4d80_0, v0x15beb50a0_0;
E_0x15beb4bb0/1 .event edge, v0x15beb4550_0, v0x15beb5150_0;
E_0x15beb4bb0 .event/or E_0x15beb4bb0/0, E_0x15beb4bb0/1;
L_0x15bec70d0 .part v0x15beb36b0_0, 0, 2;
L_0x15bec76a0 .concat [ 2 1 0 0], L_0x15bec70d0, L_0x160088c70;
L_0x15bec7780 .part L_0x15bec5730, 0, 8;
L_0x15bec7840 .part L_0x15bec5730, 0, 16;
S_0x15beb5440 .scope module, "hi" "hl_reg" 4 176, 8 1 0, S_0x15be6edd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x15beb5690_0 .net "clk", 0 0, v0x15bebe990_0;  alias, 1 drivers
v0x15beb5740_0 .var "data", 31 0;
v0x15beb57f0_0 .net "data_in", 31 0, v0x15beb34a0_0;  alias, 1 drivers
v0x15beb58c0_0 .net "data_out", 31 0, v0x15beb5740_0;  alias, 1 drivers
v0x15beb5960_0 .net "enable", 0 0, L_0x15bec51a0;  alias, 1 drivers
v0x15beb5a40_0 .net "reset", 0 0, v0x15bebf0b0_0;  alias, 1 drivers
E_0x15beb4f90 .event posedge, v0x15beb5690_0;
S_0x15beb5b60 .scope module, "lo" "hl_reg" 4 168, 8 1 0, S_0x15be6edd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x15beb5de0_0 .net "clk", 0 0, v0x15bebe990_0;  alias, 1 drivers
v0x15beb5e70_0 .var "data", 31 0;
v0x15beb5f00_0 .net "data_in", 31 0, v0x15beb3600_0;  alias, 1 drivers
v0x15beb5fd0_0 .net "data_out", 31 0, v0x15beb5e70_0;  alias, 1 drivers
v0x15beb6070_0 .net "enable", 0 0, L_0x15bec51a0;  alias, 1 drivers
v0x15beb6140_0 .net "reset", 0 0, v0x15bebf0b0_0;  alias, 1 drivers
S_0x15beb6250 .scope module, "register" "regfile" 4 120, 9 1 0, S_0x15be6edd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x15bec5480 .functor BUFZ 32, L_0x15bec5010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15bec5730 .functor BUFZ 32, L_0x15bec5570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15beb6eb0_2 .array/port v0x15beb6eb0, 2;
L_0x15bec57e0 .functor BUFZ 32, v0x15beb6eb0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15beb6580_0 .net *"_ivl_0", 31 0, L_0x15bec5010;  1 drivers
v0x15beb6640_0 .net *"_ivl_10", 6 0, L_0x15bec5610;  1 drivers
L_0x160088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15beb66e0_0 .net *"_ivl_13", 1 0, L_0x160088a30;  1 drivers
v0x15beb6780_0 .net *"_ivl_2", 6 0, L_0x15bec5360;  1 drivers
L_0x1600889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15beb6830_0 .net *"_ivl_5", 1 0, L_0x1600889e8;  1 drivers
v0x15beb6920_0 .net *"_ivl_8", 31 0, L_0x15bec5570;  1 drivers
v0x15beb69d0_0 .net "r_clk", 0 0, v0x15bebe990_0;  alias, 1 drivers
v0x15beb6aa0_0 .net "r_clk_enable", 0 0, v0x15bebeaa0_0;  alias, 1 drivers
v0x15beb6b30_0 .net "read_data1", 31 0, L_0x15bec5480;  alias, 1 drivers
v0x15beb6c40_0 .net "read_data2", 31 0, L_0x15bec5730;  alias, 1 drivers
v0x15beb6cf0_0 .net "read_reg1", 4 0, L_0x15bec41c0;  alias, 1 drivers
v0x15beb6d80_0 .net "read_reg2", 4 0, L_0x15bec3dc0;  alias, 1 drivers
v0x15beb6e10_0 .net "register_v0", 31 0, L_0x15bec57e0;  alias, 1 drivers
v0x15beb6eb0 .array "registers", 0 31, 31 0;
v0x15beb7250_0 .net "reset", 0 0, v0x15bebf0b0_0;  alias, 1 drivers
v0x15beb7320_0 .net "write_control", 0 0, L_0x15bec47e0;  alias, 1 drivers
v0x15beb73c0_0 .net "write_data", 31 0, L_0x15bec5100;  alias, 1 drivers
v0x15beb7550_0 .net "write_reg", 4 0, L_0x15bec4320;  alias, 1 drivers
L_0x15bec5010 .array/port v0x15beb6eb0, L_0x15bec5360;
L_0x15bec5360 .concat [ 5 2 0 0], L_0x15bec41c0, L_0x1600889e8;
L_0x15bec5570 .array/port v0x15beb6eb0, L_0x15bec5610;
L_0x15bec5610 .concat [ 5 2 0 0], L_0x15bec3dc0, L_0x160088a30;
S_0x15bea1330 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x15bea00c0 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x1600534f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15bebf1c0_0 .net "in", 31 0, o0x1600534f0;  0 drivers
v0x15bebf250_0 .var "out", 31 0;
S_0x15be91c90 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1600535b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15bebf2e0_0 .net "clk", 0 0, o0x1600535b0;  0 drivers
o0x1600535e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15bebf370_0 .net "data_address", 31 0, o0x1600535e0;  0 drivers
o0x160053610 .functor BUFZ 1, C4<z>; HiZ drive
v0x15bebf420_0 .net "data_read", 0 0, o0x160053610;  0 drivers
v0x15bebf4d0_0 .var "data_readdata", 31 0;
o0x160053670 .functor BUFZ 1, C4<z>; HiZ drive
v0x15bebf580_0 .net "data_write", 0 0, o0x160053670;  0 drivers
o0x1600536a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15bebf660_0 .net "data_writedata", 31 0, o0x1600536a0;  0 drivers
S_0x15be9f370 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1600537f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15bebf7a0_0 .net "clk", 0 0, o0x1600537f0;  0 drivers
v0x15bebf850_0 .var "curr_addr", 31 0;
o0x160053850 .functor BUFZ 1, C4<z>; HiZ drive
v0x15bebf900_0 .net "enable", 0 0, o0x160053850;  0 drivers
o0x160053880 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15bebf9b0_0 .net "next_addr", 31 0, o0x160053880;  0 drivers
o0x1600538b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15bebfa60_0 .net "reset", 0 0, o0x1600538b0;  0 drivers
E_0x15beac790 .event posedge, v0x15bebf7a0_0;
    .scope S_0x15beb4240;
T_0 ;
    %wait E_0x15beb4460;
    %load/vec4 v0x15beb46c0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x15beb4550_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x15beb4550_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15beb4550_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15beb4550_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15beb4760_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x15beb4850_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x15beb4550_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x15beb4550_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15beb4760_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x15beb4550_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x15beb4550_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15beb4760_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x15beb4550_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x15beb4550_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15beb4760_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x15beb4550_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x15beb4550_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15beb4760_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x15beb4850_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x15beb4550_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15beb4760_0, 0, 32;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x15beb4550_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15beb4760_0, 0, 32;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x15beb4550_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15beb4760_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x15beb4550_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15beb4760_0, 0, 32;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x15beb4850_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v0x15beb4550_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x15beb4550_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15beb4760_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x15beb4550_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x15beb4550_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15beb4760_0, 0, 32;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x15beb4850_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x15beb4550_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15beb4760_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x15beb4550_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15beb4760_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x15beb45f0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x15beb4760_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x15beb6250;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15beb6eb0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x15beb6250;
T_2 ;
    %wait E_0x15beb4f90;
    %load/vec4 v0x15beb7250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x15beb6aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x15beb7320_0;
    %load/vec4 v0x15beb7550_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x15beb73c0_0;
    %load/vec4 v0x15beb7550_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15beb6eb0, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15be6bd60;
T_3 ;
    %wait E_0x15be9eaf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15beb32f0_0, 0, 1;
    %load/vec4 v0x15beb3970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.0 ;
    %load/vec4 v0x15beb3390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %jmp T_3.44;
T_3.23 ;
    %load/vec4 v0x15beb3d00_0;
    %ix/getv 4, v0x15beb3b90_0;
    %shiftl 4;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.44;
T_3.24 ;
    %load/vec4 v0x15beb3d00_0;
    %ix/getv 4, v0x15beb3b90_0;
    %shiftr 4;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.44;
T_3.25 ;
    %load/vec4 v0x15beb3d00_0;
    %ix/getv 4, v0x15beb3b90_0;
    %shiftr/s 4;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.44;
T_3.26 ;
    %load/vec4 v0x15beb3d00_0;
    %load/vec4 v0x15beb3f40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.44;
T_3.27 ;
    %load/vec4 v0x15beb3d00_0;
    %load/vec4 v0x15beb3f40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.44;
T_3.28 ;
    %load/vec4 v0x15beb3d00_0;
    %load/vec4 v0x15beb3f40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.44;
T_3.29 ;
    %load/vec4 v0x15beb3c40_0;
    %pad/s 64;
    %load/vec4 v0x15beb3d00_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x15beb3760_0, 0, 64;
    %load/vec4 v0x15beb3760_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x15beb34a0_0, 0, 32;
    %load/vec4 v0x15beb3760_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x15beb3600_0, 0, 32;
    %jmp T_3.44;
T_3.30 ;
    %load/vec4 v0x15beb3f40_0;
    %pad/u 64;
    %load/vec4 v0x15beb4010_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x15beb3760_0, 0, 64;
    %load/vec4 v0x15beb3760_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x15beb34a0_0, 0, 32;
    %load/vec4 v0x15beb3760_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x15beb3600_0, 0, 32;
    %jmp T_3.44;
T_3.31 ;
    %load/vec4 v0x15beb3c40_0;
    %load/vec4 v0x15beb3d00_0;
    %mod/s;
    %store/vec4 v0x15beb34a0_0, 0, 32;
    %load/vec4 v0x15beb3c40_0;
    %load/vec4 v0x15beb3d00_0;
    %div/s;
    %store/vec4 v0x15beb3600_0, 0, 32;
    %jmp T_3.44;
T_3.32 ;
    %load/vec4 v0x15beb3f40_0;
    %load/vec4 v0x15beb4010_0;
    %mod;
    %store/vec4 v0x15beb34a0_0, 0, 32;
    %load/vec4 v0x15beb3f40_0;
    %load/vec4 v0x15beb4010_0;
    %div;
    %store/vec4 v0x15beb3600_0, 0, 32;
    %jmp T_3.44;
T_3.33 ;
    %load/vec4 v0x15beb3810_0;
    %store/vec4 v0x15beb34a0_0, 0, 32;
    %jmp T_3.44;
T_3.34 ;
    %load/vec4 v0x15beb3810_0;
    %store/vec4 v0x15beb3600_0, 0, 32;
    %jmp T_3.44;
T_3.35 ;
    %load/vec4 v0x15beb3c40_0;
    %load/vec4 v0x15beb3d00_0;
    %add;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.44;
T_3.36 ;
    %load/vec4 v0x15beb3f40_0;
    %load/vec4 v0x15beb4010_0;
    %add;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.44;
T_3.37 ;
    %load/vec4 v0x15beb3f40_0;
    %load/vec4 v0x15beb4010_0;
    %sub;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.44;
T_3.38 ;
    %load/vec4 v0x15beb3f40_0;
    %load/vec4 v0x15beb4010_0;
    %and;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.44;
T_3.39 ;
    %load/vec4 v0x15beb3f40_0;
    %load/vec4 v0x15beb4010_0;
    %or;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.44;
T_3.40 ;
    %load/vec4 v0x15beb3f40_0;
    %load/vec4 v0x15beb4010_0;
    %xor;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.44;
T_3.41 ;
    %load/vec4 v0x15beb3f40_0;
    %load/vec4 v0x15beb4010_0;
    %or;
    %inv;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.44;
T_3.42 ;
    %load/vec4 v0x15beb3c40_0;
    %load/vec4 v0x15beb3d00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.46, 8;
T_3.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.46, 8;
 ; End of false expr.
    %blend;
T_3.46;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.44;
T_3.43 ;
    %load/vec4 v0x15beb3f40_0;
    %load/vec4 v0x15beb4010_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.44;
T_3.44 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.1 ;
    %load/vec4 v0x15beb3240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %jmp T_3.53;
T_3.49 ;
    %load/vec4 v0x15beb3c40_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15beb32f0_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15beb32f0_0, 0, 1;
T_3.55 ;
    %jmp T_3.53;
T_3.50 ;
    %load/vec4 v0x15beb3c40_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15beb32f0_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15beb32f0_0, 0, 1;
T_3.57 ;
    %jmp T_3.53;
T_3.51 ;
    %load/vec4 v0x15beb3c40_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15beb32f0_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15beb32f0_0, 0, 1;
T_3.59 ;
    %jmp T_3.53;
T_3.52 ;
    %load/vec4 v0x15beb3c40_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15beb32f0_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15beb32f0_0, 0, 1;
T_3.61 ;
    %jmp T_3.53;
T_3.53 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.2 ;
    %load/vec4 v0x15beb3c40_0;
    %load/vec4 v0x15beb3d00_0;
    %cmp/e;
    %jmp/0xz  T_3.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15beb32f0_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15beb32f0_0, 0, 1;
T_3.63 ;
    %jmp T_3.22;
T_3.3 ;
    %load/vec4 v0x15beb3c40_0;
    %load/vec4 v0x15beb38c0_0;
    %cmp/ne;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15beb32f0_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15beb32f0_0, 0, 1;
T_3.65 ;
    %jmp T_3.22;
T_3.4 ;
    %load/vec4 v0x15beb3c40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15beb32f0_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15beb32f0_0, 0, 1;
T_3.67 ;
    %jmp T_3.22;
T_3.5 ;
    %load/vec4 v0x15beb3c40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15beb32f0_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15beb32f0_0, 0, 1;
T_3.69 ;
    %jmp T_3.22;
T_3.6 ;
    %load/vec4 v0x15beb3c40_0;
    %load/vec4 v0x15beb3d90_0;
    %add;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.22;
T_3.7 ;
    %load/vec4 v0x15beb3f40_0;
    %load/vec4 v0x15beb3d90_0;
    %add;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.22;
T_3.8 ;
    %load/vec4 v0x15beb3c40_0;
    %load/vec4 v0x15beb3d90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.71, 8;
T_3.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.71, 8;
 ; End of false expr.
    %blend;
T_3.71;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.22;
T_3.9 ;
    %load/vec4 v0x15beb3f40_0;
    %load/vec4 v0x15beb3e20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.22;
T_3.10 ;
    %load/vec4 v0x15beb3f40_0;
    %load/vec4 v0x15beb3eb0_0;
    %and;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.22;
T_3.11 ;
    %load/vec4 v0x15beb3f40_0;
    %load/vec4 v0x15beb3eb0_0;
    %or;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.22;
T_3.12 ;
    %load/vec4 v0x15beb3f40_0;
    %load/vec4 v0x15beb3eb0_0;
    %xor;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.22;
T_3.13 ;
    %load/vec4 v0x15beb3eb0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x15beb40f0_0, 0, 32;
    %jmp T_3.22;
T_3.14 ;
    %load/vec4 v0x15beb3c40_0;
    %load/vec4 v0x15beb3d90_0;
    %add;
    %store/vec4 v0x15beb36b0_0, 0, 32;
    %jmp T_3.22;
T_3.15 ;
    %load/vec4 v0x15beb3c40_0;
    %load/vec4 v0x15beb3d90_0;
    %add;
    %store/vec4 v0x15beb36b0_0, 0, 32;
    %jmp T_3.22;
T_3.16 ;
    %load/vec4 v0x15beb3c40_0;
    %load/vec4 v0x15beb3d90_0;
    %add;
    %store/vec4 v0x15beb36b0_0, 0, 32;
    %jmp T_3.22;
T_3.17 ;
    %load/vec4 v0x15beb3c40_0;
    %load/vec4 v0x15beb3d90_0;
    %add;
    %store/vec4 v0x15beb36b0_0, 0, 32;
    %jmp T_3.22;
T_3.18 ;
    %load/vec4 v0x15beb3c40_0;
    %load/vec4 v0x15beb3d90_0;
    %add;
    %store/vec4 v0x15beb36b0_0, 0, 32;
    %jmp T_3.22;
T_3.19 ;
    %load/vec4 v0x15beb3c40_0;
    %load/vec4 v0x15beb3d90_0;
    %add;
    %store/vec4 v0x15beb36b0_0, 0, 32;
    %jmp T_3.22;
T_3.20 ;
    %load/vec4 v0x15beb3c40_0;
    %load/vec4 v0x15beb3d90_0;
    %add;
    %store/vec4 v0x15beb36b0_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x15beb3c40_0;
    %load/vec4 v0x15beb3d90_0;
    %add;
    %store/vec4 v0x15beb36b0_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %load/vec4 v0x15beb40f0_0;
    %store/vec4 v0x15beb3b00_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x15beb5b60;
T_4 ;
    %wait E_0x15beb4f90;
    %load/vec4 v0x15beb6140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15beb5e70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x15beb6070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x15beb5f00_0;
    %assign/vec4 v0x15beb5e70_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15beb5440;
T_5 ;
    %wait E_0x15beb4f90;
    %load/vec4 v0x15beb5a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15beb5740_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15beb5960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x15beb57f0_0;
    %assign/vec4 v0x15beb5740_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15beb4940;
T_6 ;
    %wait E_0x15beb4bb0;
    %load/vec4 v0x15beb5010_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x15beb5200_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15beb5310_0, 4, 8;
    %load/vec4 v0x15beb5200_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15beb5310_0, 4, 8;
    %load/vec4 v0x15beb5200_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15beb5310_0, 4, 8;
    %load/vec4 v0x15beb5200_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15beb5310_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x15beb5010_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x15beb4d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x15beb50a0_0;
    %load/vec4 v0x15beb4e40_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15beb5310_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x15beb4e40_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x15beb50a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15beb4e40_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x15beb5310_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x15beb4e40_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x15beb50a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15beb4e40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15beb5310_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x15beb4e40_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x15beb50a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15beb5310_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x15beb5010_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x15beb4d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x15beb5150_0;
    %load/vec4 v0x15beb4e40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15beb5310_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x15beb4e40_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x15beb5150_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15beb5310_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x15be6edd0;
T_7 ;
    %wait E_0x15be8c140;
    %load/vec4 v0x15bebd4b0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x15bebd550_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x15bebce40_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x15bebcac0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x15bebc6c0_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x15be6edd0;
T_8 ;
    %wait E_0x15bea9a90;
    %load/vec4 v0x15bebc2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x15bebca20_0;
    %load/vec4 v0x15bebc3f0_0;
    %add;
    %store/vec4 v0x15bebd910_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x15bebcfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x15bebca20_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x15bebcee0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x15bebd910_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x15bebd050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x15bebdb00_0;
    %store/vec4 v0x15bebd910_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x15bebc630_0;
    %addi 4, 0, 32;
    %store/vec4 v0x15bebd910_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x15be6edd0;
T_9 ;
    %wait E_0x15beb4f90;
    %load/vec4 v0x15bebc510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x15bebe1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x15bebc630_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x15bebca20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15bebc5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bebe5e0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x15bebc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x15bebe5e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15bebe5e0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x15bebe5e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bebe5e0_0, 0;
    %load/vec4 v0x15bebca20_0;
    %assign/vec4 v0x15bebc630_0, 0;
    %load/vec4 v0x15bebd910_0;
    %assign/vec4 v0x15bebca20_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x15bebca20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15bebc5a0_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x15be6c0d0;
T_10 ;
    %vpi_call/w 3 28 "$display", "running" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15bebe990_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15bebe990_0;
    %inv;
    %store/vec4 v0x15bebe990_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x15be6c0d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15bebf0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15bebeaa0_0, 0, 1;
    %wait E_0x15beb4f90;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15bebf0b0_0, 0, 1;
    %wait E_0x15beb4f90;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x15bebef50_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x15bebec50_0, 0, 32;
    %wait E_0x15beb4f90;
    %delay 1, 0;
    %pushi/vec4 2349400064, 0, 32;
    %store/vec4 v0x15bebef50_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x15bebec50_0, 0, 32;
    %wait E_0x15beb4f90;
    %delay 1, 0;
    %pushi/vec4 25761825, 0, 32;
    %store/vec4 v0x15bebef50_0, 0, 32;
    %wait E_0x15beb4f90;
    %delay 1, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x15bebef50_0, 0, 32;
    %wait E_0x15beb4f90;
    %delay 1, 0;
    %load/vec4 v0x15bebed70_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 73 "$fatal", 32'sb00000000000000000000000000000001, "expected output=7, got output=%d", v0x15bebed70_0 {0 0 0};
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x15be9f370;
T_12 ;
    %wait E_0x15beac790;
    %load/vec4 v0x15bebfa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x15bebf850_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x15bebf900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x15bebf9b0_0;
    %assign/vec4 v0x15bebf850_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
