// Seed: 3968192713
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    output tri1 id_2
);
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2,
    output supply0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    output tri1 id_6,
    output supply1 id_7
);
  assign id_3 = 1;
  module_0(
      id_2, id_0, id_5
  );
endmodule
module module_2 (
    input tri1 id_0,
    output tri0 id_1,
    output wor id_2,
    output supply0 id_3,
    output tri id_4,
    input wand id_5,
    output supply1 id_6,
    output tri id_7,
    output wire id_8,
    input tri id_9,
    output wand id_10,
    input wor id_11,
    output supply0 id_12,
    input wand id_13,
    output tri id_14
);
  wire id_16;
  module_0(
      id_9, id_5, id_14
  );
endmodule
