

================================================================
== Vitis HLS Report for 'xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s'
================================================================
* Date:           Sun Feb 25 01:46:23 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        canny_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     1923|  2084163|  19.230 us|  20.842 ms|  1923|  2084163|     none|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Clear_Row_Loop  |     1920|     1920|         2|          1|          1|  1920|       yes|
        |- Row_Loop        |  2082240|  2082240|      1928|          -|          -|  1080|        no|
        | + Col_Loop       |     1924|     1924|         6|          1|          1|  1920|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 6, States = { 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 6 
12 --> 13 
13 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buf_V_0 = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:189->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 14 'alloca' 'buf_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buf_V_1 = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:189->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 15 'alloca' 'buf_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf_V_2 = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:189->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 16 'alloca' 'buf_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_418, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gaussian_mat_41, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%img_height_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %img_height"   --->   Operation 21 'read' 'img_height_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%img_width_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %img_width"   --->   Operation 22 'read' 'img_width_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%write_ln152 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %img_height_out, i11 %img_height_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 24 'write' 'write_ln152' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%write_ln152 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %img_width_out, i11 %img_width_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 26 'write' 'write_ln152' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gaussian_mat_41, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_418, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln189 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_0, i8 %buf_V_1, i8 %buf_V_2, i64 666, i64 25, i64 18446744073709551615" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:189->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 29 'specmemcore' 'specmemcore_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%br_ln197 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:197->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 30 'br' 'br_ln197' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.13>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%col_V = phi i11 0, void %entry, i11 %col_V_10, void %.split6.i"   --->   Operation 31 'phi' 'col_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.63ns)   --->   "%col_V_10 = add i11 %col_V, i11 1"   --->   Operation 32 'add' 'col_V_10' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.88ns)   --->   "%icmp_ln197 = icmp_eq  i11 %col_V, i11 %img_width_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:197->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 33 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %.split6.i, void %._crit_edge54.loopexit.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:197->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 34 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i11 %col_V"   --->   Operation 35 'zext' 'zext_ln534' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%buf_V_0_addr = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:203->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 36 'getelementptr' 'buf_V_0_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.25ns)   --->   "%store_ln203 = store i8 0, i11 %buf_V_0_addr" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:203->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 37 'store' 'store_ln203' <Predicate = (!icmp_ln197)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln169 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:169->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 38 'specpipeline' 'specpipeline_ln169' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln169 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:169->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln169' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:169->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 40 'specloopname' 'specloopname_ln169' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (3.63ns)   --->   "%tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %in_mat_418" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'read' 'tmp_V' <Predicate = (!icmp_ln197)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%buf_V_1_addr = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:204->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 42 'getelementptr' 'buf_V_1_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.25ns)   --->   "%store_ln204 = store i8 %tmp_V, i11 %buf_V_1_addr" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:204->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 43 'store' 'store_ln204' <Predicate = (!icmp_ln197)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!icmp_ln197)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.51>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%img_height_cast8_i = zext i11 %img_height_read"   --->   Operation 45 'zext' 'img_height_cast8_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.63ns)   --->   "%op2_assign = add i12 %img_height_cast8_i, i12 1"   --->   Operation 46 'add' 'op2_assign' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %op2_assign, i32 1, i32 11"   --->   Operation 47 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.88ns)   --->   "%icmp_ln878 = icmp_eq  i11 %tmp, i11 0"   --->   Operation 48 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %icmp_ln878, void %.lr.ph48.i.preheader, void %.exit" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:209->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 49 'br' 'br_ln209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tp = alloca i32 1"   --->   Operation 50 'alloca' 'tp' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%mid = alloca i32 1"   --->   Operation 51 'alloca' 'mid' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%bottom = alloca i32 1"   --->   Operation 52 'alloca' 'bottom' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.58ns)   --->   "%br_ln209 = br void %.lr.ph48.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:209->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 53 'br' 'br_ln209' <Predicate = (!icmp_ln878)> <Delay = 1.58>

State 5 <SV = 3> <Delay = 4.80>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%row_V = phi i12 %row_V_4, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit60.loopexit.i, i12 1, void %.lr.ph48.i.preheader"   --->   Operation 54 'phi' 'row_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%row_ind_V = phi i13 %row_ind_V_4, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit60.loopexit.i, i13 2, void %.lr.ph48.i.preheader"   --->   Operation 55 'phi' 'row_ind_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.99ns)   --->   "%icmp_ln209 = icmp_eq  i12 %row_V, i12 %op2_assign" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:209->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 56 'icmp' 'icmp_ln209' <Predicate = (!icmp_ln878)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %icmp_ln209, void %.split3.i, void %.exit.loopexit" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:209->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 57 'br' 'br_ln209' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln165 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:165->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln165' <Predicate = (!icmp_ln878 & !icmp_ln209)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:165->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 59 'specloopname' 'specloopname_ln165' <Predicate = (!icmp_ln878 & !icmp_ln209)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.13ns)   --->   "%switch_ln213 = switch i13 %row_ind_V, void, i13 2, void %.split3.i..lr.ph31.i_crit_edge, i13 0, void %.fold.split.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:213->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 60 'switch' 'switch_ln213' <Predicate = (!icmp_ln878 & !icmp_ln209)> <Delay = 1.13>
ST_5 : Operation 61 [1/1] (1.70ns)   --->   "%store_ln0 = store i2 0, i2 %bottom"   --->   Operation 61 'store' 'store_ln0' <Predicate = (!icmp_ln878 & !icmp_ln209 & row_ind_V == 0)> <Delay = 1.70>
ST_5 : Operation 62 [1/1] (1.70ns)   --->   "%store_ln0 = store i2 2, i2 %mid"   --->   Operation 62 'store' 'store_ln0' <Predicate = (!icmp_ln878 & !icmp_ln209 & row_ind_V == 0)> <Delay = 1.70>
ST_5 : Operation 63 [1/1] (1.70ns)   --->   "%store_ln0 = store i2 1, i2 %tp"   --->   Operation 63 'store' 'store_ln0' <Predicate = (!icmp_ln878 & !icmp_ln209 & row_ind_V == 0)> <Delay = 1.70>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph31.i"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!icmp_ln878 & !icmp_ln209 & row_ind_V == 0)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.70ns)   --->   "%store_ln213 = store i2 2, i2 %bottom" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:213->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 65 'store' 'store_ln213' <Predicate = (!icmp_ln878 & !icmp_ln209 & row_ind_V == 2)> <Delay = 1.70>
ST_5 : Operation 66 [1/1] (1.70ns)   --->   "%store_ln213 = store i2 1, i2 %mid" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:213->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 66 'store' 'store_ln213' <Predicate = (!icmp_ln878 & !icmp_ln209 & row_ind_V == 2)> <Delay = 1.70>
ST_5 : Operation 67 [1/1] (1.70ns)   --->   "%store_ln213 = store i2 0, i2 %tp" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:213->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 67 'store' 'store_ln213' <Predicate = (!icmp_ln878 & !icmp_ln209 & row_ind_V == 2)> <Delay = 1.70>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln213 = br void %.lr.ph31.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:213->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 68 'br' 'br_ln213' <Predicate = (!icmp_ln878 & !icmp_ln209 & row_ind_V == 2)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tp_load = load i2 %tp" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:221->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 69 'load' 'tp_load' <Predicate = (!icmp_ln878 & !icmp_ln209 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%mid_load = load i2 %mid" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:221->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 70 'load' 'mid_load' <Predicate = (!icmp_ln878 & !icmp_ln209 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%bottom_load = load i2 %bottom" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:221->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 71 'load' 'bottom_load' <Predicate = (!icmp_ln878 & !icmp_ln209 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.09ns)   --->   "%icmp_ln870 = icmp_eq  i13 %row_ind_V, i13 1"   --->   Operation 72 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln878 & !icmp_ln209 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.99ns)   --->   "%tp_1 = select i1 %icmp_ln870, i2 2, i2 %tp_load" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:221->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 73 'select' 'tp_1' <Predicate = (!icmp_ln878 & !icmp_ln209 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.99ns)   --->   "%mid_2 = select i1 %icmp_ln870, i2 0, i2 %mid_load" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:221->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 74 'select' 'mid_2' <Predicate = (!icmp_ln878 & !icmp_ln209 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.99ns)   --->   "%bottom_2 = select i1 %icmp_ln870, i2 1, i2 %bottom_load" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:221->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 75 'select' 'bottom_2' <Predicate = (!icmp_ln878 & !icmp_ln209 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.70ns)   --->   "%store_ln221 = store i2 %bottom_2, i2 %bottom" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:221->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 76 'store' 'store_ln221' <Predicate = (!icmp_ln878 & !icmp_ln209 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 1.70>
ST_5 : Operation 77 [1/1] (1.70ns)   --->   "%store_ln221 = store i2 %mid_2, i2 %mid" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:221->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 77 'store' 'store_ln221' <Predicate = (!icmp_ln878 & !icmp_ln209 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 1.70>
ST_5 : Operation 78 [1/1] (1.70ns)   --->   "%store_ln221 = store i2 %tp_1, i2 %tp" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:221->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 78 'store' 'store_ln221' <Predicate = (!icmp_ln878 & !icmp_ln209 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 1.70>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph31.i"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!icmp_ln878 & !icmp_ln209 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.99ns)   --->   "%cmp_i_i338_i_i = icmp_ult  i12 %row_V, i12 %img_height_cast8_i"   --->   Operation 80 'icmp' 'cmp_i_i338_i_i' <Predicate = (!icmp_ln878 & !icmp_ln209)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (1.58ns)   --->   "%br_ln107 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:107]   --->   Operation 81 'br' 'br_ln107' <Predicate = (!icmp_ln878 & !icmp_ln209)> <Delay = 1.58>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 82 'br' 'br_ln0' <Predicate = (!icmp_ln878 & icmp_ln209)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln152 = ret" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 83 'ret' 'ret_ln152' <Predicate = (icmp_ln209) | (icmp_ln878)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.88>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%col_V_11 = phi i11 0, void %.lr.ph31.i, i11 %col_V_12, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit279.i.i"   --->   Operation 84 'phi' 'col_V_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.63ns)   --->   "%col_V_12 = add i11 %col_V_11, i11 1"   --->   Operation 85 'add' 'col_V_12' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (1.88ns)   --->   "%icmp_ln107 = icmp_eq  i11 %col_V_11, i11 %img_width_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:107]   --->   Operation 86 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %.split.i, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit60.loopexit.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:107]   --->   Operation 87 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln107 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:107]   --->   Operation 88 'specpipeline' 'specpipeline_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:107]   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:107]   --->   Operation 90 'specloopname' 'specloopname_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%bottom_load_2 = load i2 %bottom" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:113]   --->   Operation 91 'load' 'bottom_load_2' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %cmp_i_i338_i_i, void, void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:112]   --->   Operation 92 'br' 'br_ln112' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.13ns)   --->   "%switch_ln115 = switch i2 %bottom_load_2, void %branch2.i, i2 0, void %branch0.i, i2 1, void %branch1.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:115]   --->   Operation 93 'switch' 'switch_ln115' <Predicate = (!icmp_ln107 & !cmp_i_i338_i_i)> <Delay = 1.13>
ST_6 : Operation 94 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z20xFAverageGaussian3x3ILi1ELi0EEvPN9PixelTypeIXT0_EE4nameES3_S3_S3_.exit.i56.i"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!icmp_ln107 & !cmp_i_i338_i_i)> <Delay = 1.58>
ST_6 : Operation 95 [1/1] (1.13ns)   --->   "%switch_ln113 = switch i2 %bottom_load_2, void %branch5.i, i2 0, void %branch3.i, i2 1, void %branch4.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:113]   --->   Operation 95 'switch' 'switch_ln113' <Predicate = (!icmp_ln107 & cmp_i_i338_i_i)> <Delay = 1.13>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!icmp_ln107)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 6.88>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln534_6 = zext i11 %col_V_11"   --->   Operation 97 'zext' 'zext_ln534_6' <Predicate = (!icmp_ln107 & !cmp_i_i338_i_i)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%buf_V_0_addr_6 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534_6" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:115]   --->   Operation 98 'getelementptr' 'buf_V_0_addr_6' <Predicate = (!icmp_ln107 & !cmp_i_i338_i_i)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%buf_V_1_addr_5 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534_6" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:115]   --->   Operation 99 'getelementptr' 'buf_V_1_addr_5' <Predicate = (!icmp_ln107 & !cmp_i_i338_i_i)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%buf_V_2_addr_3 = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln534_6" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:115]   --->   Operation 100 'getelementptr' 'buf_V_2_addr_3' <Predicate = (!icmp_ln107 & !cmp_i_i338_i_i)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln115 = store i8 0, i11 %buf_V_1_addr_5" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:115]   --->   Operation 101 'store' 'store_ln115' <Predicate = (!icmp_ln107 & !cmp_i_i338_i_i & bottom_load_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln115 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:115]   --->   Operation 102 'br' 'br_ln115' <Predicate = (!icmp_ln107 & !cmp_i_i338_i_i & bottom_load_2 == 1)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln115 = store i8 0, i11 %buf_V_0_addr_6" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:115]   --->   Operation 103 'store' 'store_ln115' <Predicate = (!icmp_ln107 & !cmp_i_i338_i_i & bottom_load_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln115 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:115]   --->   Operation 104 'br' 'br_ln115' <Predicate = (!icmp_ln107 & !cmp_i_i338_i_i & bottom_load_2 == 0)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln115 = store i8 0, i11 %buf_V_2_addr_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:115]   --->   Operation 105 'store' 'store_ln115' <Predicate = (!icmp_ln107 & !cmp_i_i338_i_i & bottom_load_2 != 0 & bottom_load_2 != 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln115 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:115]   --->   Operation 106 'br' 'br_ln115' <Predicate = (!icmp_ln107 & !cmp_i_i338_i_i & bottom_load_2 != 0 & bottom_load_2 != 1)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (3.63ns)   --->   "%tmp_V_10 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %in_mat_418" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 107 'read' 'tmp_V_10' <Predicate = (!icmp_ln107 & cmp_i_i338_i_i)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln534_5 = zext i11 %col_V_11"   --->   Operation 108 'zext' 'zext_ln534_5' <Predicate = (!icmp_ln107 & cmp_i_i338_i_i)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%buf_V_0_addr_5 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534_5" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:113]   --->   Operation 109 'getelementptr' 'buf_V_0_addr_5' <Predicate = (!icmp_ln107 & cmp_i_i338_i_i)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%buf_V_1_addr_4 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534_5" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:113]   --->   Operation 110 'getelementptr' 'buf_V_1_addr_4' <Predicate = (!icmp_ln107 & cmp_i_i338_i_i)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%buf_V_2_addr = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln534_5" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:113]   --->   Operation 111 'getelementptr' 'buf_V_2_addr' <Predicate = (!icmp_ln107 & cmp_i_i338_i_i)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln113 = store i8 %tmp_V_10, i11 %buf_V_1_addr_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:113]   --->   Operation 112 'store' 'store_ln113' <Predicate = (!icmp_ln107 & cmp_i_i338_i_i & bottom_load_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln113 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:113]   --->   Operation 113 'br' 'br_ln113' <Predicate = (!icmp_ln107 & cmp_i_i338_i_i & bottom_load_2 == 1)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln113 = store i8 %tmp_V_10, i11 %buf_V_0_addr_5" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:113]   --->   Operation 114 'store' 'store_ln113' <Predicate = (!icmp_ln107 & cmp_i_i338_i_i & bottom_load_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln113 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:113]   --->   Operation 115 'br' 'br_ln113' <Predicate = (!icmp_ln107 & cmp_i_i338_i_i & bottom_load_2 == 0)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln113 = store i8 %tmp_V_10, i11 %buf_V_2_addr" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:113]   --->   Operation 116 'store' 'store_ln113' <Predicate = (!icmp_ln107 & cmp_i_i338_i_i & bottom_load_2 != 0 & bottom_load_2 != 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln113 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:113]   --->   Operation 117 'br' 'br_ln113' <Predicate = (!icmp_ln107 & cmp_i_i338_i_i & bottom_load_2 != 0 & bottom_load_2 != 1)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.58ns)   --->   "%br_ln113 = br void %_Z20xFAverageGaussian3x3ILi1ELi0EEvPN9PixelTypeIXT0_EE4nameES3_S3_S3_.exit.i56.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:113]   --->   Operation 118 'br' 'br_ln113' <Predicate = (!icmp_ln107 & cmp_i_i338_i_i)> <Delay = 1.58>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i11 %col_V_11" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:117]   --->   Operation 119 'zext' 'zext_ln117' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%buf_V_0_addr_7 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln117" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:117]   --->   Operation 120 'getelementptr' 'buf_V_0_addr_7' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_8 : Operation 121 [2/2] (3.25ns)   --->   "%buf_V_0_load = load i11 %buf_V_0_addr_7" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:117]   --->   Operation 121 'load' 'buf_V_0_load' <Predicate = (!icmp_ln107)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%buf_V_1_addr_6 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln117" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:117]   --->   Operation 122 'getelementptr' 'buf_V_1_addr_6' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_8 : Operation 123 [2/2] (3.25ns)   --->   "%buf_V_1_load = load i11 %buf_V_1_addr_6" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:117]   --->   Operation 123 'load' 'buf_V_1_load' <Predicate = (!icmp_ln107)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%buf_V_2_addr_5 = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln117" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:117]   --->   Operation 124 'getelementptr' 'buf_V_2_addr_5' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_8 : Operation 125 [2/2] (3.25ns)   --->   "%buf_V_2_load = load i11 %buf_V_2_addr_5" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:117]   --->   Operation 125 'load' 'buf_V_2_load' <Predicate = (!icmp_ln107)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 126 [1/1] (1.88ns)   --->   "%icmp_ln870_9 = icmp_eq  i11 %col_V_11, i11 0"   --->   Operation 126 'icmp' 'icmp_ln870_9' <Predicate = (!icmp_ln107)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln870_9, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit206.i57.i, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit279.i.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:127]   --->   Operation 127 'br' 'br_ln127' <Predicate = (!icmp_ln107)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 4.96>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%b1_V = phi i8 0, void %.lr.ph31.i, i8 %b2_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit279.i.i"   --->   Operation 128 'phi' 'b1_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%b0_V = phi i8 0, void %.lr.ph31.i, i8 %b1_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit279.i.i"   --->   Operation 129 'phi' 'b0_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%m1_V = phi i8 0, void %.lr.ph31.i, i8 %src_buf2_V_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit279.i.i"   --->   Operation 130 'phi' 'm1_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%m0_V = phi i8 0, void %.lr.ph31.i, i8 %m1_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit279.i.i"   --->   Operation 131 'phi' 'm0_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%t1_V = phi i8 0, void %.lr.ph31.i, i8 %src_buf1_V_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit279.i.i"   --->   Operation 132 'phi' 't1_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%t0_V = phi i8 0, void %.lr.ph31.i, i8 %t1_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit279.i.i"   --->   Operation 133 'phi' 't0_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%buf2_V = phi i8 %tmp_V_10, void, i8 0, void"   --->   Operation 134 'phi' 'buf2_V' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%tp_load_1 = load i2 %tp" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:117]   --->   Operation 135 'load' 'tp_load_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%mid_load_2 = load i2 %mid" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:118]   --->   Operation 136 'load' 'mid_load_2' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_9 : Operation 137 [1/2] (3.25ns)   --->   "%buf_V_0_load = load i11 %buf_V_0_addr_7" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:117]   --->   Operation 137 'load' 'buf_V_0_load' <Predicate = (!icmp_ln107)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 138 [1/2] (3.25ns)   --->   "%buf_V_1_load = load i11 %buf_V_1_addr_6" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:117]   --->   Operation 138 'load' 'buf_V_1_load' <Predicate = (!icmp_ln107)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 139 [1/2] (3.25ns)   --->   "%buf_V_2_load = load i11 %buf_V_2_addr_5" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:117]   --->   Operation 139 'load' 'buf_V_2_load' <Predicate = (!icmp_ln107)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 140 [1/1] (1.70ns)   --->   "%buf0_V = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load, i8 %buf_V_1_load, i8 %buf_V_2_load, i2 %tp_load_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:117]   --->   Operation 140 'mux' 'buf0_V' <Predicate = (!icmp_ln107)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (1.70ns)   --->   "%buf1_V = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load, i8 %buf_V_1_load, i8 %buf_V_2_load, i2 %mid_load_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:118]   --->   Operation 141 'mux' 'buf1_V' <Predicate = (!icmp_ln107)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%src_buf1_V_2 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf0_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:121]   --->   Operation 142 'call' 'src_buf1_V_2' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%src_buf2_V_2 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf1_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:122]   --->   Operation 143 'call' 'src_buf2_V_2' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%b2_V = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf2_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:123]   --->   Operation 144 'call' 'b2_V' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i8 %t0_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:45]   --->   Operation 145 'zext' 'zext_ln45' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %b0_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:46]   --->   Operation 146 'zext' 'zext_ln46' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (1.91ns)   --->   "%add_ln45 = add i9 %zext_ln45, i9 %zext_ln46" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:45]   --->   Operation 147 'add' 'add_ln45' <Predicate = (!icmp_ln107)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i8 %b1_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:47]   --->   Operation 148 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i8 %m0_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:48]   --->   Operation 149 'zext' 'zext_ln48' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (1.91ns)   --->   "%add_ln48 = add i9 %zext_ln48, i9 %zext_ln47_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:48]   --->   Operation 150 'add' 'add_ln48' <Predicate = (!icmp_ln107)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 7.10>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i8 %src_buf1_V_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:46]   --->   Operation 151 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i8 %b2_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:45]   --->   Operation 152 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i9 %add_ln45" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:46]   --->   Operation 153 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (1.91ns)   --->   "%add_ln49 = add i9 %zext_ln46_1, i9 %zext_ln45_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:49]   --->   Operation 154 'add' 'add_ln49' <Predicate = (!icmp_ln107)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i9 %add_ln49" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:49]   --->   Operation 155 'zext' 'zext_ln49' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (1.82ns)   --->   "%A0_1 = add i10 %zext_ln49, i10 %zext_ln46_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:49]   --->   Operation 156 'add' 'A0_1' <Predicate = (!icmp_ln107)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i8 %t1_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:48]   --->   Operation 157 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i9 %add_ln48" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 158 'zext' 'zext_ln50_3' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i8 %src_buf2_V_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 159 'zext' 'zext_ln50_4' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (1.91ns)   --->   "%add_ln50_2 = add i9 %zext_ln48_1, i9 %zext_ln50_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 160 'add' 'add_ln50_2' <Predicate = (!icmp_ln107)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i9 %add_ln50_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 161 'zext' 'zext_ln50_5' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (1.82ns)   --->   "%add_ln50_3 = add i10 %zext_ln50_5, i10 %zext_ln50_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 162 'add' 'add_ln50_3' <Predicate = (!icmp_ln107)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%A1_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln50_3, i1 0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 163 'bitconcatenate' 'A1_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%A2_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %m1_V, i2 0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:51]   --->   Operation 164 'bitconcatenate' 'A2_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln52_4 = zext i10 %A0_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 165 'zext' 'zext_ln52_4' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln52_5 = zext i11 %A1_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 166 'zext' 'zext_ln52_5' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln52_6 = zext i10 %A2_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 167 'zext' 'zext_ln52_6' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (1.73ns)   --->   "%add_ln52_2 = add i11 %zext_ln52_6, i11 %zext_ln52_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 168 'add' 'add_ln52_2' <Predicate = (!icmp_ln107)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln52_7 = zext i11 %add_ln52_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 169 'zext' 'zext_ln52_7' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (1.63ns)   --->   "%add_ln52_3 = add i12 %zext_ln52_7, i12 %zext_ln52_5" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 170 'add' 'add_ln52_3' <Predicate = (!icmp_ln107)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%g_x_V = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln52_3, i32 4, i32 11"   --->   Operation 171 'partselect' 'g_x_V' <Predicate = (!icmp_ln107)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 3.63>
ST_11 : Operation 172 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %gaussian_mat_41, i8 %g_x_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 172 'write' 'write_ln174' <Predicate = (!icmp_ln870_9)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit279.i.i"   --->   Operation 173 'br' 'br_ln0' <Predicate = (!icmp_ln870_9)> <Delay = 0.00>

State 12 <SV = 8> <Delay = 5.37>
ST_12 : Operation 174 [1/1] (1.54ns)   --->   "%row_V_4 = add i12 %row_V, i12 1"   --->   Operation 174 'add' 'row_V_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1460 = zext i8 %t0_V"   --->   Operation 175 'zext' 'zext_ln1460' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1460_1 = zext i8 %b0_V"   --->   Operation 176 'zext' 'zext_ln1460_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (1.91ns)   --->   "%A0 = add i9 %zext_ln1460_1, i9 %zext_ln1460" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:49]   --->   Operation 177 'add' 'A0' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i8 %t1_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:47]   --->   Operation 178 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i8 %m0_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 179 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i8 %b1_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 180 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (1.91ns)   --->   "%add_ln50 = add i9 %zext_ln50, i9 %zext_ln47" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 181 'add' 'add_ln50' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i9 %add_ln50" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 182 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (1.82ns)   --->   "%add_ln50_1 = add i10 %zext_ln50_2, i10 %zext_ln50_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 183 'add' 'add_ln50_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%A1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln50_1, i1 0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:50]   --->   Operation 184 'bitconcatenate' 'A1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%A2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %m1_V, i2 0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:51]   --->   Operation 185 'bitconcatenate' 'A2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i9 %A0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 186 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i11 %A1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 187 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i10 %A2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 188 'zext' 'zext_ln52_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (1.73ns)   --->   "%add_ln52 = add i11 %zext_ln52_2, i11 %zext_ln52" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 189 'add' 'add_ln52' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln52_3 = zext i11 %add_ln52" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 190 'zext' 'zext_ln52_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (1.63ns)   --->   "%add_ln52_1 = add i12 %zext_ln52_3, i12 %zext_ln52_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:52]   --->   Operation 191 'add' 'add_ln52_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%g_x_V_6 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln52_1, i32 4, i32 11"   --->   Operation 192 'partselect' 'g_x_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (1.67ns)   --->   "%row_ind_V_3 = add i13 %row_ind_V, i13 1"   --->   Operation 193 'add' 'row_ind_V_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (2.09ns)   --->   "%icmp_ln870_8 = icmp_eq  i13 %row_ind_V_3, i13 3"   --->   Operation 194 'icmp' 'icmp_ln870_8' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (0.69ns)   --->   "%row_ind_V_4 = select i1 %icmp_ln870_8, i13 0, i13 %row_ind_V_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:255->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152]   --->   Operation 195 'select' 'row_ind_V_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 9> <Delay = 3.63>
ST_13 : Operation 196 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %gaussian_mat_41, i8 %g_x_V_6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 196 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph48.i"   --->   Operation 197 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'img_height' [14]  (3.63 ns)
	fifo write on port 'img_height_out' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152) [17]  (3.63 ns)

 <State 2>: 5.13ns
The critical path consists of the following:
	'phi' operation ('col.V') with incoming values : ('col.V') [25]  (0 ns)
	'getelementptr' operation ('buf_V_0_addr', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:203->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152) [34]  (0 ns)
	'store' operation ('store_ln203', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:203->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152) of constant 0 on array 'buf.V[0]', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:189->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152 [35]  (3.25 ns)
	blocking operation 1.88 ns on control path)

 <State 3>: 6.89ns
The critical path consists of the following:
	fifo read on port 'in_mat_418' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [36]  (3.63 ns)
	'store' operation ('store_ln204', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:204->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152) of variable 'tmp.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'buf.V[1]', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:189->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152 [38]  (3.25 ns)

 <State 4>: 3.52ns
The critical path consists of the following:
	'add' operation ('op2') [42]  (1.64 ns)
	'icmp' operation ('icmp_ln878') [44]  (1.88 ns)

 <State 5>: 4.8ns
The critical path consists of the following:
	'phi' operation ('row_ind.V') with incoming values : ('row_ind.V', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:255->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152) [53]  (0 ns)
	'icmp' operation ('icmp_ln870') [74]  (2.1 ns)
	'select' operation ('bottom', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:221->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152) [77]  (0.993 ns)
	'store' operation ('store_ln221', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:221->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152) of variable 'bottom', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:221->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152 on local variable 'bottom' [78]  (1.71 ns)

 <State 6>: 1.88ns
The critical path consists of the following:
	'phi' operation ('col.V') with incoming values : ('col.V') [92]  (0 ns)
	'icmp' operation ('icmp_ln107', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:107) [94]  (1.88 ns)

 <State 7>: 6.89ns
The critical path consists of the following:
	fifo read on port 'in_mat_418' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [120]  (3.63 ns)
	'store' operation ('store_ln113', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:113) of variable 'tmp.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'buf.V[1]', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:189->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152 [127]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buf_V_0_addr_7', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:117) [142]  (0 ns)
	'load' operation ('buf_V_0_load', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:117) on array 'buf.V[0]', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:189->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152 [143]  (3.25 ns)

 <State 9>: 4.96ns
The critical path consists of the following:
	'load' operation ('buf_V_0_load', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:117) on array 'buf.V[0]', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:189->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152 [143]  (3.25 ns)
	'mux' operation ('buf0.V', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:117) [148]  (1.71 ns)

 <State 10>: 7.11ns
The critical path consists of the following:
	'add' operation ('add_ln49', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:49) [159]  (1.92 ns)
	'add' operation ('A0', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:49) [161]  (1.82 ns)
	'add' operation ('add_ln52_2', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:52) [176]  (1.73 ns)
	'add' operation ('add_ln52_3', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:52) [178]  (1.64 ns)

 <State 11>: 3.63ns
The critical path consists of the following:
	fifo write on port 'gaussian_mat_41' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [183]  (3.63 ns)

 <State 12>: 5.38ns
The critical path consists of the following:
	'add' operation ('add_ln50', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:50) [195]  (1.92 ns)
	'add' operation ('add_ln50_1', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:50) [197]  (1.82 ns)
	'add' operation ('add_ln52_1', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:52) [205]  (1.64 ns)

 <State 13>: 3.63ns
The critical path consists of the following:
	fifo write on port 'gaussian_mat_41' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [207]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
