Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 841e8fe23181428a9a271678f259005e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AEx_behav xil_defaultlib.AEx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FPGA/AEx/AEx.srcs/sources_1/new/AEx.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AAd1
Compiling module xil_defaultlib.Addm
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.AEx
Compiling module xil_defaultlib.glbl
Built simulation snapshot AEx_behav
