

================================================================
== Vitis HLS Report for 'lenet_predict_Pipeline_VITIS_LOOP_21_3'
================================================================
* Date:           Sat Dec  7 11:06:06 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.246 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_3  |       19|       19|        11|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.12>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sum_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_9_reload"   --->   Operation 15 'read' 'sum_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.40ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc26.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [lenet_support.cpp:21->lenet_main.cpp:52]   --->   Operation 18 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%icmp_ln21 = icmp_eq  i4 %i_3, i4 10" [lenet_support.cpp:21->lenet_main.cpp:52]   --->   Operation 20 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.72ns)   --->   "%add_ln21 = add i4 %i_3, i4 1" [lenet_support.cpp:21->lenet_main.cpp:52]   --->   Operation 21 'add' 'add_ln21' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc26.i.split, void %_Z7softmaxPfi.exit.exitStub" [lenet_support.cpp:21->lenet_main.cpp:52]   --->   Operation 22 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_7_cast = zext i4 %i_3" [lenet_support.cpp:21->lenet_main.cpp:52]   --->   Operation 23 'zext' 'i_7_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%fc3_output_addr = getelementptr i32 %fc3_output, i64 0, i64 %i_7_cast" [lenet_support.cpp:22->lenet_main.cpp:52]   --->   Operation 24 'getelementptr' 'fc3_output_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.61ns)   --->   "%fc3_output_load = load i4 %fc3_output_addr" [lenet_support.cpp:22->lenet_main.cpp:52]   --->   Operation 25 'load' 'fc3_output_load' <Predicate = (!icmp_ln21)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 26 [1/1] (0.40ns)   --->   "%store_ln21 = store i4 %add_ln21, i4 %i" [lenet_support.cpp:21->lenet_main.cpp:52]   --->   Operation 26 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 0.61>
ST_2 : Operation 27 [1/2] (0.61ns)   --->   "%fc3_output_load = load i4 %fc3_output_addr" [lenet_support.cpp:22->lenet_main.cpp:52]   --->   Operation 27 'load' 'fc3_output_load' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 7.24>
ST_3 : Operation 28 [8/8] (7.24ns)   --->   "%div_i = fdiv i32 %fc3_output_load, i32 %sum_9_reload_read" [lenet_support.cpp:22->lenet_main.cpp:52]   --->   Operation 28 'fdiv' 'div_i' <Predicate = true> <Delay = 7.24> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 7> <II = 1> <Delay = 7.24> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.24>
ST_4 : Operation 29 [7/8] (7.24ns)   --->   "%div_i = fdiv i32 %fc3_output_load, i32 %sum_9_reload_read" [lenet_support.cpp:22->lenet_main.cpp:52]   --->   Operation 29 'fdiv' 'div_i' <Predicate = true> <Delay = 7.24> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 7> <II = 1> <Delay = 7.24> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.24>
ST_5 : Operation 30 [6/8] (7.24ns)   --->   "%div_i = fdiv i32 %fc3_output_load, i32 %sum_9_reload_read" [lenet_support.cpp:22->lenet_main.cpp:52]   --->   Operation 30 'fdiv' 'div_i' <Predicate = true> <Delay = 7.24> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 7> <II = 1> <Delay = 7.24> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.24>
ST_6 : Operation 31 [5/8] (7.24ns)   --->   "%div_i = fdiv i32 %fc3_output_load, i32 %sum_9_reload_read" [lenet_support.cpp:22->lenet_main.cpp:52]   --->   Operation 31 'fdiv' 'div_i' <Predicate = true> <Delay = 7.24> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 7> <II = 1> <Delay = 7.24> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.24>
ST_7 : Operation 32 [4/8] (7.24ns)   --->   "%div_i = fdiv i32 %fc3_output_load, i32 %sum_9_reload_read" [lenet_support.cpp:22->lenet_main.cpp:52]   --->   Operation 32 'fdiv' 'div_i' <Predicate = true> <Delay = 7.24> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 7> <II = 1> <Delay = 7.24> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.24>
ST_8 : Operation 33 [3/8] (7.24ns)   --->   "%div_i = fdiv i32 %fc3_output_load, i32 %sum_9_reload_read" [lenet_support.cpp:22->lenet_main.cpp:52]   --->   Operation 33 'fdiv' 'div_i' <Predicate = true> <Delay = 7.24> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 7> <II = 1> <Delay = 7.24> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.24>
ST_9 : Operation 34 [2/8] (7.24ns)   --->   "%div_i = fdiv i32 %fc3_output_load, i32 %sum_9_reload_read" [lenet_support.cpp:22->lenet_main.cpp:52]   --->   Operation 34 'fdiv' 'div_i' <Predicate = true> <Delay = 7.24> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 7> <II = 1> <Delay = 7.24> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.24>
ST_10 : Operation 35 [1/8] (7.24ns)   --->   "%div_i = fdiv i32 %fc3_output_load, i32 %sum_9_reload_read" [lenet_support.cpp:22->lenet_main.cpp:52]   --->   Operation 35 'fdiv' 'div_i' <Predicate = true> <Delay = 7.24> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 7> <II = 1> <Delay = 7.24> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.61>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [lenet_support.cpp:21->lenet_main.cpp:52]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [lenet_support.cpp:21->lenet_main.cpp:52]   --->   Operation 37 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (0.61ns)   --->   "%store_ln22 = store i32 %div_i, i4 %fc3_output_addr" [lenet_support.cpp:22->lenet_main.cpp:52]   --->   Operation 38 'store' 'store_ln22' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc26.i" [lenet_support.cpp:21->lenet_main.cpp:52]   --->   Operation 39 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fc3_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ sum_9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010000000000]
sum_9_reload_read      (read             ) [ 011111111110]
store_ln0              (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
i_3                    (load             ) [ 000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000]
icmp_ln21              (icmp             ) [ 011111111110]
add_ln21               (add              ) [ 000000000000]
br_ln21                (br               ) [ 000000000000]
i_7_cast               (zext             ) [ 000000000000]
fc3_output_addr        (getelementptr    ) [ 011111111111]
store_ln21             (store            ) [ 000000000000]
fc3_output_load        (load             ) [ 010111111110]
div_i                  (fdiv             ) [ 010000000001]
speclooptripcount_ln21 (speclooptripcount) [ 000000000000]
specloopname_ln21      (specloopname     ) [ 000000000000]
store_ln22             (store            ) [ 000000000000]
br_ln21                (br               ) [ 000000000000]
ret_ln0                (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fc3_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3_output"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_9_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_9_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="i_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="sum_9_reload_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_9_reload_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="fc3_output_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="4" slack="0"/>
<pin id="46" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc3_output_addr/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="4" slack="10"/>
<pin id="51" dir="0" index="1" bw="32" slack="1"/>
<pin id="52" dir="0" index="2" bw="0" slack="0"/>
<pin id="54" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="55" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="56" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="57" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="fc3_output_load/1 store_ln22/11 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="1"/>
<pin id="61" dir="0" index="1" bw="32" slack="2"/>
<pin id="62" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div_i/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln0_store_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="4" slack="0"/>
<pin id="66" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_3_load_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="icmp_ln21_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="0"/>
<pin id="73" dir="0" index="1" bw="4" slack="0"/>
<pin id="74" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="add_ln21_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_7_cast_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_7_cast/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln21_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="93" class="1005" name="i_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="100" class="1005" name="sum_9_reload_read_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="2"/>
<pin id="102" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_9_reload_read "/>
</bind>
</comp>

<comp id="105" class="1005" name="icmp_ln21_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="9"/>
<pin id="107" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="109" class="1005" name="fc3_output_addr_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="1"/>
<pin id="111" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc3_output_addr "/>
</bind>
</comp>

<comp id="115" class="1005" name="fc3_output_load_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc3_output_load "/>
</bind>
</comp>

<comp id="120" class="1005" name="div_i_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="40"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="22" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="58"><net_src comp="42" pin="3"/><net_sink comp="49" pin=2"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="75"><net_src comp="68" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="68" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="86"><net_src comp="68" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="92"><net_src comp="77" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="32" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="98"><net_src comp="93" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="99"><net_src comp="93" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="103"><net_src comp="36" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="108"><net_src comp="71" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="42" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="114"><net_src comp="109" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="118"><net_src comp="49" pin="7"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="123"><net_src comp="59" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="49" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fc3_output | {11 }
 - Input state : 
	Port: lenet_predict_Pipeline_VITIS_LOOP_21_3 : fc3_output | {1 2 }
	Port: lenet_predict_Pipeline_VITIS_LOOP_21_3 : sum_9_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln21 : 2
		add_ln21 : 2
		br_ln21 : 3
		i_7_cast : 2
		fc3_output_addr : 3
		fc3_output_load : 4
		store_ln21 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |        icmp_ln21_fu_71       |    0    |    12   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln21_fu_77        |    0    |    12   |
|----------|------------------------------|---------|---------|
|   read   | sum_9_reload_read_read_fu_36 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   fdiv   |           grp_fu_59          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |        i_7_cast_fu_83        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    24   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      div_i_reg_120      |   32   |
| fc3_output_addr_reg_109 |    4   |
| fc3_output_load_reg_115 |   32   |
|         i_reg_93        |    4   |
|    icmp_ln21_reg_105    |    1   |
|sum_9_reload_read_reg_100|   32   |
+-------------------------+--------+
|          Total          |   105  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  0.402  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   105  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   105  |   33   |
+-----------+--------+--------+--------+
