#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Feb 13 15:26:59 2023
# Process ID: 14121
# Current directory: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger
# Command line: vivado /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.xpr
# Log file: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/vivado.log
# Journal file: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.xpr
open_bd_design {/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets axi_ethernet_1_rxuserclk_out]
delete_bd_objs [get_bd_nets axi_ethernet_0_rxuserclk2_out]
connect_bd_net [get_bd_pins axi_ethernet_0/rxoutclk] [get_bd_pins axi_ethernet_0/rxuserclk]
connect_bd_net [get_bd_pins axi_ethernet_0/rxuserclk2] [get_bd_pins axi_ethernet_0/rxoutclk]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
connect_bd_net [get_bd_pins axi_ethernet_2/rxuserclk] [get_bd_pins axi_ethernet_2/rxoutclk]
connect_bd_net [get_bd_pins axi_ethernet_2/rxuserclk2] [get_bd_pins axi_ethernet_2/rxoutclk]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_run impl_1
open_bd_design {/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd}
report_utilization -name utilization_1
close_design
open_run synth_1 -name synth_1
report_route_status
open_bd_design {/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
close_design
open_run impl_1
show_objects -name find_1 [get_nets -hierarchical -top_net_of_hierarchical_group -filter { ROUTE_STATUS == "UNROUTED" } ]
show_objects -name find_2 [get_nets -hierarchical -top_net_of_hierarchical_group -filter { ROUTE_STATUS == "UNROUTED" } ]
show_objects -name find_3 [get_nets -hierarchical -top_net_of_hierarchical_group "*axi_ethernet_1*" ]
report_route_status
report_route_status
open_bd_design {/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd}
open_run synth_1 -name synth_1
open_bd_design {/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd}
report_route_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_0
endgroup
set_property -dict [list CONFIG.C_BUF_TYPE {BUFG_GT}] [get_bd_cells util_ds_buf_0]
current_bd_design [get_bd_designs bd_929b]
current_bd_design [get_bd_designs design_1]
delete_bd_objs [get_bd_nets axi_ethernet_0_rxoutclk]
connect_bd_net [get_bd_pins axi_ethernet_0/rxoutclk] [get_bd_pins util_ds_buf_0/BUFG_GT_I]
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_GT_O] [get_bd_pins axi_ethernet_0/rxuserclk]
connect_bd_net [get_bd_pins axi_ethernet_0/rxuserclk2] [get_bd_pins util_ds_buf_0/BUFG_GT_O]
save_bd_design
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_GT_CE] [get_bd_pins sgmii_signal_detect/dout]
copy_bd_objs /  [get_bd_cells {sgmii_signal_detect}]
set_property -dict [list CONFIG.CONST_WIDTH {3} CONFIG.CONST_VAL {0}] [get_bd_cells sgmii_signal_detect1]
set_property location {8 4231 1235} [get_bd_cells sgmii_signal_detect1]
connect_bd_net [get_bd_pins sgmii_signal_detect1/dout] [get_bd_pins util_ds_buf_0/BUFG_GT_DIV]
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_GT_CEMASK] [get_bd_pins sgmii_signal_detect/dout]
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_GT_CLR] [get_bd_pins sgmii_signal_detect/dout]
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_GT_CLRMASK] [get_bd_pins sgmii_signal_detect/dout]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_1
endgroup
current_design impl_1
report_utilization -name utilization_1
open_bd_design {/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_cells util_ds_buf_1]
startgroup
set_property -dict [list CONFIG.CONST_VAL {b000}] [get_bd_cells sgmii_signal_detect1]
endgroup
startgroup
endgroup
copy_bd_objs /  [get_bd_cells {sgmii_signal_detect}]
set_property location {8 4251 1153} [get_bd_cells sgmii_signal_detect2]
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells sgmii_signal_detect2]
disconnect_bd_net /xlconstant_0_dout [get_bd_pins util_ds_buf_0/BUFG_GT_CLR]
startgroup
connect_bd_net [get_bd_pins sgmii_signal_detect2/dout] [get_bd_pins util_ds_buf_0/BUFG_GT_CLR]
endgroup
disconnect_bd_net /xlconstant_0_dout [get_bd_pins util_ds_buf_0/BUFG_GT_CLRMASK]
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_GT_CLRMASK] [get_bd_pins sgmii_signal_detect2/dout]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
