# Homework 3: Synchronizer

## Overview
Created a 2-flip-flop synchronizer in VHDL

## Deliverables
![HW3 Screenshot](https://raw.githubusercontent.com/msu-eele-fpga/labs-and-homework-Krisallick/hw-3/docs/assets/Synchronizer_Works.png?token=GHSAT0AAAAAACWTZ7XKNBICT52WNABICHO2ZWXLBZA)

### Questions 
No questions were required
