Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Nov 26 22:02:40 2021
| Host         : DellvanZander running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calc_core_board_timing_summary_routed.rpt -pb calc_core_board_timing_summary_routed.pb -rpx calc_core_board_timing_summary_routed.rpx -warn_on_violation
| Design       : calc_core_board
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.660        0.000                      0                   40        0.192        0.000                      0                   40        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.660        0.000                      0                   40        0.192        0.000                      0                   40        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 CONTROLLER/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG3/internal_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.146ns (26.700%)  route 3.146ns (73.300%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.155    CONTROLLER/CLK
    SLICE_X2Y12          FDCE                                         r  CONTROLLER/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.478     5.633 r  CONTROLLER/state_reg[3]/Q
                         net (fo=16, routed)          1.172     6.805    CONTROLLER/state[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.296     7.101 r  CONTROLLER/internal_value[5]_i_5/O
                         net (fo=10, routed)          0.913     8.014    DATAPATH/REG2/operation
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.138 r  DATAPATH/REG2/internal_value[5]_i_6/O
                         net (fo=1, routed)           0.658     8.796    DATAPATH/REG2/p_1_in[2]
    SLICE_X4Y13          LUT5 (Prop_lut5_I0_O)        0.124     8.920 r  DATAPATH/REG2/internal_value[5]_i_3/O
                         net (fo=2, routed)           0.403     9.323    DATAPATH/REG2/internal_value[5]_i_3_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.124     9.447 r  DATAPATH/REG2/internal_value[4]_i_1/O
                         net (fo=1, routed)           0.000     9.447    DATAPATH/REG3/D[4]
    SLICE_X5Y13          FDCE                                         r  DATAPATH/REG3/internal_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512    14.853    DATAPATH/REG3/CLK
    SLICE_X5Y13          FDCE                                         r  DATAPATH/REG3/internal_value_reg[4]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y13          FDCE (Setup_fdce_C_D)        0.029    15.107    DATAPATH/REG3/internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 CONTROLLER/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG3/internal_value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.140ns (26.598%)  route 3.146ns (73.402%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.155    CONTROLLER/CLK
    SLICE_X2Y12          FDCE                                         r  CONTROLLER/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.478     5.633 r  CONTROLLER/state_reg[3]/Q
                         net (fo=16, routed)          1.172     6.805    CONTROLLER/state[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.296     7.101 r  CONTROLLER/internal_value[5]_i_5/O
                         net (fo=10, routed)          0.913     8.014    DATAPATH/REG2/operation
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.138 r  DATAPATH/REG2/internal_value[5]_i_6/O
                         net (fo=1, routed)           0.658     8.796    DATAPATH/REG2/p_1_in[2]
    SLICE_X4Y13          LUT5 (Prop_lut5_I0_O)        0.124     8.920 r  DATAPATH/REG2/internal_value[5]_i_3/O
                         net (fo=2, routed)           0.403     9.323    DATAPATH/REG2/internal_value[5]_i_3_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I0_O)        0.118     9.441 r  DATAPATH/REG2/internal_value[5]_i_2/O
                         net (fo=1, routed)           0.000     9.441    DATAPATH/REG3/D[5]
    SLICE_X5Y13          FDCE                                         r  DATAPATH/REG3/internal_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512    14.853    DATAPATH/REG3/CLK
    SLICE_X5Y13          FDCE                                         r  DATAPATH/REG3/internal_value_reg[5]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y13          FDCE (Setup_fdce_C_D)        0.075    15.153    DATAPATH/REG3/internal_value_reg[5]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 DATAPATH/REG1/internal_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG3/internal_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.952ns (29.857%)  route 2.237ns (70.143%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.630     5.151    DATAPATH/REG1/CLK
    SLICE_X4Y14          FDCE                                         r  DATAPATH/REG1/internal_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  DATAPATH/REG1/internal_value_reg[1]/Q
                         net (fo=5, routed)           0.992     6.599    DATAPATH/REG2/Q[1]
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.124     6.723 r  DATAPATH/REG2/internal_value[5]_i_11/O
                         net (fo=6, routed)           0.469     7.192    DATAPATH/REG2/internal_value[5]_i_11_n_0
    SLICE_X6Y13          LUT3 (Prop_lut3_I0_O)        0.124     7.316 r  DATAPATH/REG2/internal_value[5]_i_4/O
                         net (fo=4, routed)           0.513     7.829    DATAPATH/REG2/internal_value[5]_i_4_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I1_O)        0.124     7.953 r  DATAPATH/REG2/internal_value[3]_i_2/O
                         net (fo=1, routed)           0.263     8.216    DATAPATH/REG2/internal_value[3]_i_2_n_0
    SLICE_X5Y14          LUT4 (Prop_lut4_I0_O)        0.124     8.340 r  DATAPATH/REG2/internal_value[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.340    DATAPATH/REG3/D[3]
    SLICE_X5Y14          FDCE                                         r  DATAPATH/REG3/internal_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512    14.853    DATAPATH/REG3/CLK
    SLICE_X5Y14          FDCE                                         r  DATAPATH/REG3/internal_value_reg[3]/C
                         clock pessimism              0.276    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y14          FDCE (Setup_fdce_C_D)        0.031    15.125    DATAPATH/REG3/internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  6.785    

Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 DATAPATH/REG1/internal_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG3/internal_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.828ns (28.009%)  route 2.128ns (71.991%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.630     5.151    DATAPATH/REG1/CLK
    SLICE_X4Y14          FDCE                                         r  DATAPATH/REG1/internal_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  DATAPATH/REG1/internal_value_reg[1]/Q
                         net (fo=5, routed)           0.992     6.599    DATAPATH/REG2/Q[1]
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.124     6.723 r  DATAPATH/REG2/internal_value[5]_i_11/O
                         net (fo=6, routed)           0.469     7.192    DATAPATH/REG2/internal_value[5]_i_11_n_0
    SLICE_X6Y13          LUT3 (Prop_lut3_I0_O)        0.124     7.316 r  DATAPATH/REG2/internal_value[5]_i_4/O
                         net (fo=4, routed)           0.667     7.983    DATAPATH/REG2/internal_value[5]_i_4_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124     8.107 r  DATAPATH/REG2/internal_value[2]_i_1/O
                         net (fo=1, routed)           0.000     8.107    DATAPATH/REG3/D[2]
    SLICE_X5Y14          FDCE                                         r  DATAPATH/REG3/internal_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512    14.853    DATAPATH/REG3/CLK
    SLICE_X5Y14          FDCE                                         r  DATAPATH/REG3/internal_value_reg[2]/C
                         clock pessimism              0.276    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y14          FDCE (Setup_fdce_C_D)        0.031    15.125    DATAPATH/REG3/internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                  7.018    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 DATAPATH/REG1/internal_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG3/internal_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.828ns (28.790%)  route 2.048ns (71.210%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.630     5.151    DATAPATH/REG1/CLK
    SLICE_X4Y14          FDCE                                         r  DATAPATH/REG1/internal_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  DATAPATH/REG1/internal_value_reg[1]/Q
                         net (fo=5, routed)           0.992     6.599    DATAPATH/REG2/Q[1]
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.124     6.723 r  DATAPATH/REG2/internal_value[5]_i_11/O
                         net (fo=6, routed)           0.469     7.192    DATAPATH/REG2/internal_value[5]_i_11_n_0
    SLICE_X6Y13          LUT3 (Prop_lut3_I0_O)        0.124     7.316 r  DATAPATH/REG2/internal_value[5]_i_4/O
                         net (fo=4, routed)           0.587     7.903    DATAPATH/REG2/internal_value[5]_i_4_n_0
    SLICE_X5Y13          LUT2 (Prop_lut2_I0_O)        0.124     8.027 r  DATAPATH/REG2/internal_value[0]_i_1/O
                         net (fo=1, routed)           0.000     8.027    DATAPATH/REG3/D[0]
    SLICE_X5Y13          FDCE                                         r  DATAPATH/REG3/internal_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512    14.853    DATAPATH/REG3/CLK
    SLICE_X5Y13          FDCE                                         r  DATAPATH/REG3/internal_value_reg[0]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y13          FDCE (Setup_fdce_C_D)        0.031    15.122    DATAPATH/REG3/internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 CONTROLLER/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG3/internal_value_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.774ns (30.520%)  route 1.762ns (69.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.155    CONTROLLER/CLK
    SLICE_X2Y12          FDCE                                         r  CONTROLLER/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.478     5.633 r  CONTROLLER/state_reg[3]/Q
                         net (fo=16, routed)          1.002     6.635    CONTROLLER/state[3]
    SLICE_X5Y12          LUT4 (Prop_lut4_I0_O)        0.296     6.931 r  CONTROLLER/internal_value[5]_i_1/O
                         net (fo=6, routed)           0.760     7.691    DATAPATH/REG3/internal_value_reg[0]_0[0]
    SLICE_X5Y13          FDCE                                         r  DATAPATH/REG3/internal_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512    14.853    DATAPATH/REG3/CLK
    SLICE_X5Y13          FDCE                                         r  DATAPATH/REG3/internal_value_reg[0]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y13          FDCE (Setup_fdce_C_CE)      -0.205    14.873    DATAPATH/REG3/internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  7.182    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 CONTROLLER/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG3/internal_value_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.774ns (30.520%)  route 1.762ns (69.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.155    CONTROLLER/CLK
    SLICE_X2Y12          FDCE                                         r  CONTROLLER/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.478     5.633 r  CONTROLLER/state_reg[3]/Q
                         net (fo=16, routed)          1.002     6.635    CONTROLLER/state[3]
    SLICE_X5Y12          LUT4 (Prop_lut4_I0_O)        0.296     6.931 r  CONTROLLER/internal_value[5]_i_1/O
                         net (fo=6, routed)           0.760     7.691    DATAPATH/REG3/internal_value_reg[0]_0[0]
    SLICE_X5Y13          FDCE                                         r  DATAPATH/REG3/internal_value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512    14.853    DATAPATH/REG3/CLK
    SLICE_X5Y13          FDCE                                         r  DATAPATH/REG3/internal_value_reg[4]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y13          FDCE (Setup_fdce_C_CE)      -0.205    14.873    DATAPATH/REG3/internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  7.182    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 CONTROLLER/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG3/internal_value_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.774ns (30.520%)  route 1.762ns (69.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.155    CONTROLLER/CLK
    SLICE_X2Y12          FDCE                                         r  CONTROLLER/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.478     5.633 r  CONTROLLER/state_reg[3]/Q
                         net (fo=16, routed)          1.002     6.635    CONTROLLER/state[3]
    SLICE_X5Y12          LUT4 (Prop_lut4_I0_O)        0.296     6.931 r  CONTROLLER/internal_value[5]_i_1/O
                         net (fo=6, routed)           0.760     7.691    DATAPATH/REG3/internal_value_reg[0]_0[0]
    SLICE_X5Y13          FDCE                                         r  DATAPATH/REG3/internal_value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512    14.853    DATAPATH/REG3/CLK
    SLICE_X5Y13          FDCE                                         r  DATAPATH/REG3/internal_value_reg[5]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y13          FDCE (Setup_fdce_C_CE)      -0.205    14.873    DATAPATH/REG3/internal_value_reg[5]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  7.182    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 CONTROLLER/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG2/internal_value_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.802ns (36.643%)  route 1.387ns (63.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.155    CONTROLLER/CLK
    SLICE_X2Y12          FDCE                                         r  CONTROLLER/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.478     5.633 r  CONTROLLER/state_reg[3]/Q
                         net (fo=16, routed)          1.004     6.637    CONTROLLER/state[3]
    SLICE_X5Y12          LUT4 (Prop_lut4_I0_O)        0.324     6.961 r  CONTROLLER/internal_value[3]_i_1/O
                         net (fo=4, routed)           0.383     7.344    DATAPATH/REG2/internal_value_reg[0]_2[0]
    SLICE_X5Y12          FDCE                                         r  DATAPATH/REG2/internal_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.513    14.854    DATAPATH/REG2/CLK
    SLICE_X5Y12          FDCE                                         r  DATAPATH/REG2/internal_value_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y12          FDCE (Setup_fdce_C_CE)      -0.413    14.666    DATAPATH/REG2/internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 CONTROLLER/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG2/internal_value_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.802ns (36.643%)  route 1.387ns (63.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.155    CONTROLLER/CLK
    SLICE_X2Y12          FDCE                                         r  CONTROLLER/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.478     5.633 r  CONTROLLER/state_reg[3]/Q
                         net (fo=16, routed)          1.004     6.637    CONTROLLER/state[3]
    SLICE_X5Y12          LUT4 (Prop_lut4_I0_O)        0.324     6.961 r  CONTROLLER/internal_value[3]_i_1/O
                         net (fo=4, routed)           0.383     7.344    DATAPATH/REG2/internal_value_reg[0]_2[0]
    SLICE_X5Y12          FDCE                                         r  DATAPATH/REG2/internal_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.513    14.854    DATAPATH/REG2/CLK
    SLICE_X5Y12          FDCE                                         r  DATAPATH/REG2/internal_value_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y12          FDCE (Setup_fdce_C_CE)      -0.413    14.666    DATAPATH/REG2/internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  7.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 DATAPATH/REG1/internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG3/internal_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.472    DATAPATH/REG1/CLK
    SLICE_X4Y14          FDCE                                         r  DATAPATH/REG1/internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  DATAPATH/REG1/internal_value_reg[0]/Q
                         net (fo=5, routed)           0.110     1.723    DATAPATH/REG1/Q[0]
    SLICE_X5Y14          LUT2 (Prop_lut2_I0_O)        0.045     1.768 r  DATAPATH/REG1/internal_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.768    DATAPATH/REG3/D[1]
    SLICE_X5Y14          FDCE                                         r  DATAPATH/REG3/internal_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     1.986    DATAPATH/REG3/CLK
    SLICE_X5Y14          FDCE                                         r  DATAPATH/REG3/internal_value_reg[1]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X5Y14          FDCE (Hold_fdce_C_D)         0.091     1.576    DATAPATH/REG3/internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 DATAPATH/BCD_COUNTER/internal_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG2/internal_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.948%)  route 0.141ns (50.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.473    DATAPATH/BCD_COUNTER/CLK
    SLICE_X4Y12          FDCE                                         r  DATAPATH/BCD_COUNTER/internal_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  DATAPATH/BCD_COUNTER/internal_counter_reg[0]/Q
                         net (fo=7, routed)           0.141     1.755    DATAPATH/REG2/internal_value_reg[3]_0[0]
    SLICE_X5Y12          FDCE                                         r  DATAPATH/REG2/internal_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     1.987    DATAPATH/REG2/CLK
    SLICE_X5Y12          FDCE                                         r  DATAPATH/REG2/internal_value_reg[0]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X5Y12          FDCE (Hold_fdce_C_D)         0.070     1.556    DATAPATH/REG2/internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 DATAPATH/REG1/internal_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG3/internal_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.178%)  route 0.151ns (44.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.472    DATAPATH/REG1/CLK
    SLICE_X4Y14          FDCE                                         r  DATAPATH/REG1/internal_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  DATAPATH/REG1/internal_value_reg[2]/Q
                         net (fo=4, routed)           0.151     1.764    DATAPATH/REG2/Q[2]
    SLICE_X5Y14          LUT4 (Prop_lut4_I2_O)        0.045     1.809 r  DATAPATH/REG2/internal_value[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.809    DATAPATH/REG3/D[3]
    SLICE_X5Y14          FDCE                                         r  DATAPATH/REG3/internal_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     1.986    DATAPATH/REG3/CLK
    SLICE_X5Y14          FDCE                                         r  DATAPATH/REG3/internal_value_reg[3]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X5Y14          FDCE (Hold_fdce_C_D)         0.092     1.577    DATAPATH/REG3/internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 DATAPATH/BCD_COUNTER/internal_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG1/internal_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.637%)  route 0.182ns (56.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.473    DATAPATH/BCD_COUNTER/CLK
    SLICE_X4Y12          FDCE                                         r  DATAPATH/BCD_COUNTER/internal_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  DATAPATH/BCD_COUNTER/internal_counter_reg[0]/Q
                         net (fo=7, routed)           0.182     1.796    DATAPATH/REG1/internal_value_reg[3]_1[0]
    SLICE_X4Y14          FDCE                                         r  DATAPATH/REG1/internal_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     1.986    DATAPATH/REG1/CLK
    SLICE_X4Y14          FDCE                                         r  DATAPATH/REG1/internal_value_reg[0]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X4Y14          FDCE (Hold_fdce_C_D)         0.070     1.557    DATAPATH/REG1/internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 DATAPATH/REG1/internal_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG3/internal_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.572%)  route 0.161ns (46.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.472    DATAPATH/REG1/CLK
    SLICE_X4Y14          FDCE                                         r  DATAPATH/REG1/internal_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  DATAPATH/REG1/internal_value_reg[1]/Q
                         net (fo=5, routed)           0.161     1.774    DATAPATH/REG2/Q[1]
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.045     1.819 r  DATAPATH/REG2/internal_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.819    DATAPATH/REG3/D[2]
    SLICE_X5Y14          FDCE                                         r  DATAPATH/REG3/internal_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     1.986    DATAPATH/REG3/CLK
    SLICE_X5Y14          FDCE                                         r  DATAPATH/REG3/internal_value_reg[2]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X5Y14          FDCE (Hold_fdce_C_D)         0.092     1.577    DATAPATH/REG3/internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 CONTROLLER/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROLLER/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.286ns (76.017%)  route 0.090ns (23.983%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.592     1.475    CONTROLLER/CLK
    SLICE_X2Y12          FDCE                                         r  CONTROLLER/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.148     1.623 r  CONTROLLER/state_reg[3]/Q
                         net (fo=16, routed)          0.090     1.713    CONTROLLER/state[3]
    SLICE_X3Y12          MUXF7 (Prop_muxf7_S_O)       0.138     1.851 r  CONTROLLER/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    CONTROLLER/new_state[0]
    SLICE_X3Y12          FDCE                                         r  CONTROLLER/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     1.989    CONTROLLER/CLK
    SLICE_X3Y12          FDCE                                         r  CONTROLLER/state_reg[0]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.105     1.593    CONTROLLER/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 DATAPATH/BCD_COUNTER/internal_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/BCD_COUNTER/internal_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.232ns (62.884%)  route 0.137ns (37.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.473    DATAPATH/BCD_COUNTER/CLK
    SLICE_X4Y12          FDCE                                         r  DATAPATH/BCD_COUNTER/internal_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.128     1.601 r  DATAPATH/BCD_COUNTER/internal_counter_reg[1]/Q
                         net (fo=6, routed)           0.137     1.738    DATAPATH/BCD_COUNTER/Q[1]
    SLICE_X4Y12          LUT5 (Prop_lut5_I2_O)        0.104     1.842 r  DATAPATH/BCD_COUNTER/internal_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.842    DATAPATH/BCD_COUNTER/internal_counter[3]_i_2_n_0
    SLICE_X4Y12          FDCE                                         r  DATAPATH/BCD_COUNTER/internal_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     1.987    DATAPATH/BCD_COUNTER/CLK
    SLICE_X4Y12          FDCE                                         r  DATAPATH/BCD_COUNTER/internal_counter_reg[3]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.107     1.580    DATAPATH/BCD_COUNTER/internal_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DATAPATH/BCD_COUNTER/internal_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG2/internal_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.526%)  route 0.166ns (56.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.473    DATAPATH/BCD_COUNTER/CLK
    SLICE_X4Y12          FDCE                                         r  DATAPATH/BCD_COUNTER/internal_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.128     1.601 r  DATAPATH/BCD_COUNTER/internal_counter_reg[1]/Q
                         net (fo=6, routed)           0.166     1.767    DATAPATH/REG2/internal_value_reg[3]_0[1]
    SLICE_X5Y12          FDCE                                         r  DATAPATH/REG2/internal_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     1.987    DATAPATH/REG2/CLK
    SLICE_X5Y12          FDCE                                         r  DATAPATH/REG2/internal_value_reg[1]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X5Y12          FDCE (Hold_fdce_C_D)         0.013     1.499    DATAPATH/REG2/internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 DATAPATH/BCD_COUNTER/internal_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG1/internal_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.848%)  route 0.213ns (60.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.473    DATAPATH/BCD_COUNTER/CLK
    SLICE_X4Y12          FDCE                                         r  DATAPATH/BCD_COUNTER/internal_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  DATAPATH/BCD_COUNTER/internal_counter_reg[2]/Q
                         net (fo=6, routed)           0.213     1.827    DATAPATH/REG1/internal_value_reg[3]_1[2]
    SLICE_X4Y14          FDCE                                         r  DATAPATH/REG1/internal_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     1.986    DATAPATH/REG1/CLK
    SLICE_X4Y14          FDCE                                         r  DATAPATH/REG1/internal_value_reg[2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X4Y14          FDCE (Hold_fdce_C_D)         0.070     1.557    DATAPATH/REG1/internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 DATAPATH/BCD_COUNTER/internal_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/BCD_COUNTER/internal_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.226ns (62.270%)  route 0.137ns (37.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.473    DATAPATH/BCD_COUNTER/CLK
    SLICE_X4Y12          FDCE                                         r  DATAPATH/BCD_COUNTER/internal_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.128     1.601 r  DATAPATH/BCD_COUNTER/internal_counter_reg[1]/Q
                         net (fo=6, routed)           0.137     1.738    DATAPATH/BCD_COUNTER/Q[1]
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.098     1.836 r  DATAPATH/BCD_COUNTER/internal_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.836    DATAPATH/BCD_COUNTER/internal_counter[2]_i_1_n_0
    SLICE_X4Y12          FDCE                                         r  DATAPATH/BCD_COUNTER/internal_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     1.987    DATAPATH/BCD_COUNTER/CLK
    SLICE_X4Y12          FDCE                                         r  DATAPATH/BCD_COUNTER/internal_counter_reg[2]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.092     1.565    DATAPATH/BCD_COUNTER/internal_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    CONTROLLER/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    CONTROLLER/state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    CONTROLLER/state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    CONTROLLER/state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    DATAPATH/BCD_COUNTER/internal_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    DATAPATH/BCD_COUNTER/internal_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    DATAPATH/BCD_COUNTER/internal_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    DATAPATH/BCD_COUNTER/internal_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y14    DATAPATH/REG1/internal_value_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    CONTROLLER/state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    CONTROLLER/state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    CONTROLLER/state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    CONTROLLER/state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    DATAPATH/BCD_COUNTER/internal_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    DATAPATH/BCD_COUNTER/internal_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    DATAPATH/BCD_COUNTER/internal_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    DATAPATH/BCD_COUNTER/internal_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    DATAPATH/REG2/internal_value_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    DATAPATH/REG2/internal_value_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    DATAPATH/REG1/internal_value_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    DATAPATH/REG1/internal_value_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    DATAPATH/REG1/internal_value_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    DATAPATH/REG1/internal_value_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    DATAPATH/REG3/internal_value_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    DATAPATH/REG3/internal_value_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    DATAPATH/REG3/internal_value_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    DATAPATH/REG3/internal_value_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    DATAPATH/REG3/internal_value_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    DATAPATH/REG3/internal_value_reg[5]/C



