$date
	Fri May 30 14:36:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 32 ! data_out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # input1 [31:0] $end
$var reg 32 $ input2 [31:0] $end
$var reg 1 % rst $end
$scope module adder_inst $end
$var wire 1 " clk $end
$var wire 32 & input1 [31:0] $end
$var wire 32 ' input2 [31:0] $end
$var wire 1 % rst $end
$var reg 32 ( out [31:0] $end
$var reg 32 ) stage1_sum [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
1%
b0 $
b0 #
0"
b0 !
$end
#1
1"
#2
0"
b1010 $
b1010 '
0%
#3
b1010 )
1"
#4
0"
b1111101000 #
b1111101000 &
#5
b1010 !
b1010 (
b1111110010 )
1"
#6
0"
b1101010000110001 $
b1101010000110001 '
b11000000111001 #
b11000000111001 &
#7
b1111110010 !
b1111110010 (
b10000010001101010 )
1"
#8
0"
