// Seed: 3388516281
module module_0 (
    output uwire id_0,
    input wor id_1,
    output tri0 id_2,
    output tri0 id_3,
    output wire id_4,
    output tri1 id_5,
    input uwire id_6,
    input supply1 id_7,
    input tri id_8,
    input tri id_9,
    input tri0 id_10,
    input wand id_11,
    output uwire id_12,
    input wand module_0,
    output supply0 id_14,
    input wire id_15,
    input tri1 id_16,
    input wand id_17,
    input supply0 id_18,
    input supply1 id_19,
    output wor id_20,
    input supply0 id_21,
    input wire id_22,
    output supply0 id_23
);
  wand id_25 = id_7;
  wire id_26;
  supply0 id_27;
  id_28(
      id_18, id_7, id_27
  );
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output wire id_2,
    input uwire id_3,
    output uwire id_4,
    input supply1 id_5,
    input wand id_6,
    input uwire id_7,
    input tri id_8,
    output supply1 id_9,
    input tri id_10,
    output tri id_11
);
  assign id_1 = id_8;
  wire id_13, id_14, id_15;
  wire id_16;
  module_0(
      id_9,
      id_10,
      id_2,
      id_1,
      id_1,
      id_1,
      id_8,
      id_5,
      id_0,
      id_3,
      id_3,
      id_8,
      id_9,
      id_10,
      id_1,
      id_8,
      id_0,
      id_3,
      id_8,
      id_7,
      id_11,
      id_7,
      id_8,
      id_4
  );
  wire id_17;
  wire id_18;
endmodule
