MCQ: What is the effective address for a computation type instruction?
A) Address of Target Instruction
B) Address of Instruction Operand
C) Address of PC
D) Address of SP
Answer: B

MCQ: What is the effective address for a branch type instruction?
A) Address of Target Instruction
B) Address of Instruction Operand
C) Address of PC
D) Address of SP
Answer: A

MCQ: What is the PC value when the branch is not taken?
A) Current instruction address
B) Next instruction address
C) Target instruction address
D) Last instruction address
Answer: B

MCQ: What is the PC value when the branch is taken?
A) Current instruction address
B) Next instruction address
C) Target instruction address
D) Last instruction address
Answer: C
Explanation: PC is explicitely set to Target instruction address

MSQ: Identify the correct steps in an instruction cycle:
A) Instruction fetch, Write back result
B) Take branch, finish execution
C) Execution, Operand Fetch
D) Halt, Resume
Answer: A,C
Explanation: [image: instruction_cycle.jpeg]

MCQ: What happens in Instruction fetch phase for computation type instruction?
A) Identify Address of operand
B) Fetch value at PC into IR and Increment PC
C) Write Result from AC to given Address
D) Identify the type of operation 
Answer: B

MCQ: What happens in Instruction fetch phase for branch type instruction?
A) Identify Address of operand
B) Fetch value at PC into IR and Increment PC
C) Write Result from AC to given Address
D) Identify the type of operation 
Answer: B
Explanation: [image: instruction_cycle_branch.jpg]

MCQ: What happens in Instruction decode phase for computation type instruction?
A) Identify Address of operand
B) Fetch value at PC and Increment PC
C) Write Result from AC to given Address
D) Identify the type of operation 
Answer: D
Explanation: [image: Instruction_cycle_computation.jpg]

MCQ: What happens in Instruction decode phase for branch type instruction?
A) Identify Address of operand
B) Fetch value at PC and Increment PC
C) Write Result from AC to given Address
D) Identify the type of operation 
Answer: D
Explanation: [image: instruction_cycle_branch.jpg]

MCQ: What happens in Effective Address Calculation phase for computation type instruction?
A) Identify Address of operand
B) Fetch value at PC and Increment PC
C) Write Result from AC to given Address
D) Identify the type of operation 
Answer: A
Explanation: [image: Instruction_cycle_computation.jpg]

MCQ: What happens in Effective Address Calculation phase for branch type instruction?
A) Identify Address of operand
B) Fetch value at PC and Increment PC
C) Calculates the target address and stores it
D) Identify the type of operation 
Answer: A
Explanation: [image: instruction_cycle_branch.jpg]

MCQ: What happens in Operand Fetch phase for computation type instruction?
A) Identify Address of operand
B) Bring operand into ALU for operation
C) Write Result from AC to given Address
D) Identify the type of operation 
Answer: B
Explanation: [image: Instruction_cycle_computation.jpg]

MCQ: What happens in Operand Fetch phase for branch type instruction?
A) Identify Address of operand
B) Bring operand into ALU for operation
C) Write Result from AC to given Address
D) None
Answer: D
Explanation: [image: instruction_cycle_branch.jpg] 

MCQ: What happens in Execution phase for computation type instruction?
A) Identify Address of operand
B) Fetch value at PC and Increment PC
C) Write Result from AC to given Address
D) Perform operation and store result in AC 
Answer: D
Explanation: [image: Instruction_cycle_computation.jpg]

MSQ: What happens in Execution phase for branch type instruction?
A) Branch is takes
B) check PSW for condition and updates PC if branch taken
C) check PSW for condition and don't update PC if branch not taken
D) Perform operation and store result in AC 
Answer: B,C
Explanation: [image: instruction_cycle_branch.jpg]

MCQ: What happens in Write Back phase for computation type instruction?
A) Identify Address of operand
B) Bring operand into ALU for operation
C) Write Result from AC to given Address
D) Identify the type of operation 
Answer: C
Explanation: [image: Instruction_cycle_computation.jpg]

MCQ: What happens in Write Back phase for branch type instruction?
A) Identify Address of operand
B) Bring operand into ALU for operation
C) Write Result from AC to given Address
D) None
Answer: D
Explanation: [image: instruction_cycle_branch.jpg]

MSQ: Which phases is/are parts of Fetch Cycle?
A) Instruction Fetch
B) Instruction Decode
C) Effective Address Calculation
D) Operand Fetch
Answer: A
Explanation: [image: fetch_and_exection_cycle.jpg]

MSQ: Which phases is/are parts of Execution Cycle?
A) Instruction Fetch, Write Back 
B) Instruction Decode, Execution
C) Effective Address Calculation, Write Back
D) Operand Fetch
Answer: B,C,D
Explanation: [image: fetch_and_exection_cycle.jpg]

MSQ: What does Addressing Mode Specify for an instruction ?
A) from where to obtain the operand
B) how to obtain the operand
C) where to store the operand
D) None
Answer: A,B
Explanation: [image: Addresing_Mode.jpeg]

NAT: If a digital computer support 7 addressing modes then mode bit in instruction format is ______ bit.
Answer: 3
Explanation: [image: Addresing_format.jpeg]

MCQ: Which of the following addressing modes lets you define Operand and operation in the opcode ?
A) Auto INC/DEC
B) PC-Relative 
C) Implied Mode
D) Indexed Mode
Answer: C
Explanation: [image: Implied, Immediate Direct or Absolute.jpg]

MSQ: Which addressing mode(s) can be used for random access ?
A) Auto INC/DEC
B) PC-Relative 
C) Scaled Addressing 
D) Indexed Mode
Answer: C,D
Explanation: [image: Indexed or Index Register and Scaled Mode.jpg]

NAT: How many memory accesses are required to obtain the operand from Immediate mode ?
Answer: 0
Explanation: [image: Implied, Immediate Direct or Absolute.jpg]

NAT: How many memory accesses are required to obtain the operand from Direct mode ?
Answer: 1
Explanation: [image: Implied, Immediate Direct or Absolute.jpg]

NAT: How many memory accesses are required to obtain the operand from Indirect mode ?
Answer: 2
Explanation: [image: Indirect and Register Direct.jpeg]

NAT: How many memory accesses are required to obtain the operand from Register mode ?
Answer: 0
Explanation: [image: Indirect and Register Direct.jpeg]

NAT: How many memory accesses are required to obtain the operand from Register Indirect mode ?
Answer: 1
Explanation: [image: Indirect and Register Direct.jpeg]

MCQ: Why is Register Indirect Mode used sometimes ?
A) To obtain operand quickly
B) Used to shorted instn length
C) To optimise memory access
D) None
Answer: B
Explanation: [image: Indirect and Register Direct.jpeg]

MCQ: Which adddressing mode can be used to represent constant values ?
A) Register 
B) Direct
C) Indirect
D) Immediate
Answer: D
Explanation: [image: Implied, Immediate Direct or Absolute.jpg]

MCQ: Arrange the correct steps for a function call ?
1. Update PC to first instruction of function
2. Load return address from Stack using SP to PC
4. Execute instruction in the function
3. Push current PC value on Stack using SP
A) 4,3,2,1
B) 1,2,3,4
C) 2,1,4,3
D) 3,1,4,2
Answer: D
Explanation: [image: Function Call.jpeg]

MCQ: Which of the following addressing mode is used for implementing pointers ?
A) Direct
B) Indirect
C) Implied
D) Indexed
Answer: B
Explanation: [image: Indirect and Register Direct.jpeg]

MCQ: Which of the following addressing mode is used to perform same type of operation on a sequence of data?
A) Auto INC/DEC
B) Index 
C) Scaled Addressing
D) Indirect
Answer: A
Explanation: [image: Register Indirect, Auto Increment and Decrement.jpg]

MCQ: In Auto INC/DEC mode, after performing the given operation the address stored in the register is incremented by ?
A) Instruction Size
B) A Byte
C) Operand Size
D) A Word
Answer: C
Explanation: [image: Register Indirect, Auto Increment and Decrement.jpg]

MCQ: Auto INC/DEC is a variant of _________ mode
A) Direct
B) Indirect
C) Indexed
D) Register Indirect
Answer: D
Explanation: [image: Register Indirect, Auto Increment and Decrement.jpg]

MCQ: What is the default updation method in Auto INC mode?
A) pre increment
B) post increment
C) pre decrement
D) post decrement
Answer: B
Explanation: [image: Register Indirect, Auto Increment and Decrement.jpg]

MCQ: What is the default updation method in Auto DEC mode?
A) pre increment
B) post increment
C) pre decrement
D) post decrement
Answer: C
Explanation: [image: Register Indirect, Auto Increment and Decrement.jpg]

NAT: No. of instruction(s) performed to obtain the operand in Indexed mode is/are _______.
Answer: 2
Explanation: [image: Indexed or Index Register and Scaled Mode.jpg]



