

================================================================
== Vitis HLS Report for 'dedup_Pipeline_write_to_sha1_buff'
================================================================
* Date:           Tue Oct  3 13:43:50 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Dedup
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.887 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_to_sha1_buff  |       32|       32|         2|          1|          1|    32|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2229|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      42|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      42|    2274|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+------+------------+------------+
    |j_2_fu_95_p2                      |         +|   0|  0|    13|           6|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|     2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|     2|           1|           1|
    |icmp_ln1027_fu_119_p2             |      icmp|   0|  0|    29|          64|          64|
    |icmp_ln46_fu_89_p2                |      icmp|   0|  0|    10|           6|           7|
    |lshr_ln628_fu_137_p2              |      lshr|   0|  0|  2171|        1024|        1024|
    |ap_enable_pp0                     |       xor|   0|  0|     2|           1|           2|
    +----------------------------------+----------+----+---+------+------------+------------+
    |Total                             |          |   0|  0|  2229|        1103|        1100|
    +----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    6|         12|
    |j_fu_52                  |   9|          2|    6|         12|
    |sha1_msg_blk_n           |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   15|         30|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln1027_reg_162      |   1|   0|    1|          0|
    |j_fu_52                  |   6|   0|    6|          0|
    |trunc_ln628_reg_166      |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  42|   0|   42|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+------+------------+-----------------------------------+--------------+
|    RTL Ports    | Dir | Bits |  Protocol  |           Source Object           |    C Type    |
+-----------------+-----+------+------------+-----------------------------------+--------------+
|ap_clk           |   in|     1|  ap_ctrl_hs|  dedup_Pipeline_write_to_sha1_buff|  return value|
|ap_rst           |   in|     1|  ap_ctrl_hs|  dedup_Pipeline_write_to_sha1_buff|  return value|
|ap_start         |   in|     1|  ap_ctrl_hs|  dedup_Pipeline_write_to_sha1_buff|  return value|
|ap_done          |  out|     1|  ap_ctrl_hs|  dedup_Pipeline_write_to_sha1_buff|  return value|
|ap_idle          |  out|     1|  ap_ctrl_hs|  dedup_Pipeline_write_to_sha1_buff|  return value|
|ap_ready         |  out|     1|  ap_ctrl_hs|  dedup_Pipeline_write_to_sha1_buff|  return value|
|sha1_msg_din     |  out|    32|     ap_fifo|                           sha1_msg|       pointer|
|sha1_msg_full_n  |   in|     1|     ap_fifo|                           sha1_msg|       pointer|
|sha1_msg_write   |  out|     1|     ap_fifo|                           sha1_msg|       pointer|
|i_V              |   in|     7|     ap_none|                                i_V|        scalar|
|meta_size_V      |   in|    64|     ap_none|                        meta_size_V|        scalar|
|current_V        |   in|  1024|     ap_none|                          current_V|        scalar|
+-----------------+-----+------+------------+-----------------------------------+--------------+

