
Projet_V-NOM_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f15c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000790  0800f340  0800f340  00010340  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fad0  0800fad0  000111dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800fad0  0800fad0  00010ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fad8  0800fad8  000111dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fad8  0800fad8  00010ad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fadc  0800fadc  00010adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800fae0  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001314  200001dc  0800fcbc  000111dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200014f0  0800fcbc  000114f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024231  00000000  00000000  0001120c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fe0  00000000  00000000  0003543d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e00  00000000  00000000  0003a420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001723  00000000  00000000  0003c220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000257ec  00000000  00000000  0003d943  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002376f  00000000  00000000  0006312f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e95dc  00000000  00000000  0008689e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016fe7a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009344  00000000  00000000  0016fec0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00179204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f324 	.word	0x0800f324

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	0800f324 	.word	0x0800f324

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b08c      	sub	sp, #48	@ 0x30
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800103a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]
 8001044:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	2220      	movs	r2, #32
 800104a:	2100      	movs	r1, #0
 800104c:	4618      	mov	r0, r3
 800104e:	f00a fdcf 	bl	800bbf0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001052:	4b32      	ldr	r3, [pc, #200]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001054:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001058:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800105a:	4b30      	ldr	r3, [pc, #192]	@ (800111c <MX_ADC1_Init+0xe8>)
 800105c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001060:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001062:	4b2e      	ldr	r3, [pc, #184]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001064:	2200      	movs	r2, #0
 8001066:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001068:	4b2c      	ldr	r3, [pc, #176]	@ (800111c <MX_ADC1_Init+0xe8>)
 800106a:	2200      	movs	r2, #0
 800106c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800106e:	4b2b      	ldr	r3, [pc, #172]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001070:	2200      	movs	r2, #0
 8001072:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001074:	4b29      	ldr	r3, [pc, #164]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001076:	2200      	movs	r2, #0
 8001078:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800107a:	4b28      	ldr	r3, [pc, #160]	@ (800111c <MX_ADC1_Init+0xe8>)
 800107c:	2204      	movs	r2, #4
 800107e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001080:	4b26      	ldr	r3, [pc, #152]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001082:	2200      	movs	r2, #0
 8001084:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001086:	4b25      	ldr	r3, [pc, #148]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001088:	2201      	movs	r2, #1
 800108a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800108c:	4b23      	ldr	r3, [pc, #140]	@ (800111c <MX_ADC1_Init+0xe8>)
 800108e:	2201      	movs	r2, #1
 8001090:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001092:	4b22      	ldr	r3, [pc, #136]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001094:	2200      	movs	r2, #0
 8001096:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800109a:	4b20      	ldr	r3, [pc, #128]	@ (800111c <MX_ADC1_Init+0xe8>)
 800109c:	2200      	movs	r2, #0
 800109e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010a0:	4b1e      	ldr	r3, [pc, #120]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010a6:	4b1d      	ldr	r3, [pc, #116]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010ae:	4b1b      	ldr	r3, [pc, #108]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010b4:	4b19      	ldr	r3, [pc, #100]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010bc:	4817      	ldr	r0, [pc, #92]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010be:	f001 ff63 	bl	8002f88 <HAL_ADC_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80010c8:	f000 fbf7 	bl	80018ba <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010cc:	2300      	movs	r3, #0
 80010ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010d4:	4619      	mov	r1, r3
 80010d6:	4811      	ldr	r0, [pc, #68]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010d8:	f002 fcf0 	bl	8003abc <HAL_ADCEx_MultiModeConfigChannel>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80010e2:	f000 fbea 	bl	80018ba <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80010e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001120 <MX_ADC1_Init+0xec>)
 80010e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010ea:	2306      	movs	r3, #6
 80010ec:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010ee:	2300      	movs	r3, #0
 80010f0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010f2:	237f      	movs	r3, #127	@ 0x7f
 80010f4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010f6:	2304      	movs	r3, #4
 80010f8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	4619      	mov	r1, r3
 8001102:	4806      	ldr	r0, [pc, #24]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001104:	f002 f8c4 	bl	8003290 <HAL_ADC_ConfigChannel>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800110e:	f000 fbd4 	bl	80018ba <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001112:	bf00      	nop
 8001114:	3730      	adds	r7, #48	@ 0x30
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	200001f8 	.word	0x200001f8
 8001120:	0c900008 	.word	0x0c900008

08001124 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b088      	sub	sp, #32
 8001128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800112a:	463b      	mov	r3, r7
 800112c:	2220      	movs	r2, #32
 800112e:	2100      	movs	r1, #0
 8001130:	4618      	mov	r0, r3
 8001132:	f00a fd5d 	bl	800bbf0 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001136:	4b2b      	ldr	r3, [pc, #172]	@ (80011e4 <MX_ADC2_Init+0xc0>)
 8001138:	4a2b      	ldr	r2, [pc, #172]	@ (80011e8 <MX_ADC2_Init+0xc4>)
 800113a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800113c:	4b29      	ldr	r3, [pc, #164]	@ (80011e4 <MX_ADC2_Init+0xc0>)
 800113e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001142:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001144:	4b27      	ldr	r3, [pc, #156]	@ (80011e4 <MX_ADC2_Init+0xc0>)
 8001146:	2200      	movs	r2, #0
 8001148:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800114a:	4b26      	ldr	r3, [pc, #152]	@ (80011e4 <MX_ADC2_Init+0xc0>)
 800114c:	2200      	movs	r2, #0
 800114e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001150:	4b24      	ldr	r3, [pc, #144]	@ (80011e4 <MX_ADC2_Init+0xc0>)
 8001152:	2200      	movs	r2, #0
 8001154:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001156:	4b23      	ldr	r3, [pc, #140]	@ (80011e4 <MX_ADC2_Init+0xc0>)
 8001158:	2200      	movs	r2, #0
 800115a:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800115c:	4b21      	ldr	r3, [pc, #132]	@ (80011e4 <MX_ADC2_Init+0xc0>)
 800115e:	2204      	movs	r2, #4
 8001160:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001162:	4b20      	ldr	r3, [pc, #128]	@ (80011e4 <MX_ADC2_Init+0xc0>)
 8001164:	2200      	movs	r2, #0
 8001166:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001168:	4b1e      	ldr	r3, [pc, #120]	@ (80011e4 <MX_ADC2_Init+0xc0>)
 800116a:	2201      	movs	r2, #1
 800116c:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800116e:	4b1d      	ldr	r3, [pc, #116]	@ (80011e4 <MX_ADC2_Init+0xc0>)
 8001170:	2201      	movs	r2, #1
 8001172:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001174:	4b1b      	ldr	r3, [pc, #108]	@ (80011e4 <MX_ADC2_Init+0xc0>)
 8001176:	2200      	movs	r2, #0
 8001178:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800117c:	4b19      	ldr	r3, [pc, #100]	@ (80011e4 <MX_ADC2_Init+0xc0>)
 800117e:	2200      	movs	r2, #0
 8001180:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001182:	4b18      	ldr	r3, [pc, #96]	@ (80011e4 <MX_ADC2_Init+0xc0>)
 8001184:	2200      	movs	r2, #0
 8001186:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001188:	4b16      	ldr	r3, [pc, #88]	@ (80011e4 <MX_ADC2_Init+0xc0>)
 800118a:	2200      	movs	r2, #0
 800118c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001190:	4b14      	ldr	r3, [pc, #80]	@ (80011e4 <MX_ADC2_Init+0xc0>)
 8001192:	2200      	movs	r2, #0
 8001194:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001196:	4b13      	ldr	r3, [pc, #76]	@ (80011e4 <MX_ADC2_Init+0xc0>)
 8001198:	2200      	movs	r2, #0
 800119a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800119e:	4811      	ldr	r0, [pc, #68]	@ (80011e4 <MX_ADC2_Init+0xc0>)
 80011a0:	f001 fef2 	bl	8002f88 <HAL_ADC_Init>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80011aa:	f000 fb86 	bl	80018ba <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80011ae:	4b0f      	ldr	r3, [pc, #60]	@ (80011ec <MX_ADC2_Init+0xc8>)
 80011b0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011b2:	2306      	movs	r3, #6
 80011b4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80011b6:	2300      	movs	r3, #0
 80011b8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011ba:	237f      	movs	r3, #127	@ 0x7f
 80011bc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011be:	2304      	movs	r3, #4
 80011c0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80011c6:	463b      	mov	r3, r7
 80011c8:	4619      	mov	r1, r3
 80011ca:	4806      	ldr	r0, [pc, #24]	@ (80011e4 <MX_ADC2_Init+0xc0>)
 80011cc:	f002 f860 	bl	8003290 <HAL_ADC_ConfigChannel>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80011d6:	f000 fb70 	bl	80018ba <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80011da:	bf00      	nop
 80011dc:	3720      	adds	r7, #32
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	20000264 	.word	0x20000264
 80011e8:	50000100 	.word	0x50000100
 80011ec:	04300002 	.word	0x04300002

080011f0 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b09c      	sub	sp, #112	@ 0x70
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
 8001202:	609a      	str	r2, [r3, #8]
 8001204:	60da      	str	r2, [r3, #12]
 8001206:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001208:	f107 0318 	add.w	r3, r7, #24
 800120c:	2244      	movs	r2, #68	@ 0x44
 800120e:	2100      	movs	r1, #0
 8001210:	4618      	mov	r0, r3
 8001212:	f00a fced 	bl	800bbf0 <memset>
  if(adcHandle->Instance==ADC1)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800121e:	d13e      	bne.n	800129e <HAL_ADC_MspInit+0xae>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001220:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001224:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001226:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800122a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800122c:	f107 0318 	add.w	r3, r7, #24
 8001230:	4618      	mov	r0, r3
 8001232:	f003 ffeb 	bl	800520c <HAL_RCCEx_PeriphCLKConfig>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800123c:	f000 fb3d 	bl	80018ba <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001240:	4b3a      	ldr	r3, [pc, #232]	@ (800132c <HAL_ADC_MspInit+0x13c>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	3301      	adds	r3, #1
 8001246:	4a39      	ldr	r2, [pc, #228]	@ (800132c <HAL_ADC_MspInit+0x13c>)
 8001248:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800124a:	4b38      	ldr	r3, [pc, #224]	@ (800132c <HAL_ADC_MspInit+0x13c>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2b01      	cmp	r3, #1
 8001250:	d10b      	bne.n	800126a <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001252:	4b37      	ldr	r3, [pc, #220]	@ (8001330 <HAL_ADC_MspInit+0x140>)
 8001254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001256:	4a36      	ldr	r2, [pc, #216]	@ (8001330 <HAL_ADC_MspInit+0x140>)
 8001258:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800125c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800125e:	4b34      	ldr	r3, [pc, #208]	@ (8001330 <HAL_ADC_MspInit+0x140>)
 8001260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001262:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001266:	617b      	str	r3, [r7, #20]
 8001268:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800126a:	4b31      	ldr	r3, [pc, #196]	@ (8001330 <HAL_ADC_MspInit+0x140>)
 800126c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800126e:	4a30      	ldr	r2, [pc, #192]	@ (8001330 <HAL_ADC_MspInit+0x140>)
 8001270:	f043 0301 	orr.w	r3, r3, #1
 8001274:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001276:	4b2e      	ldr	r3, [pc, #184]	@ (8001330 <HAL_ADC_MspInit+0x140>)
 8001278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	613b      	str	r3, [r7, #16]
 8001280:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = ToF2_Pin|GPIO_PIN_2;
 8001282:	2305      	movs	r3, #5
 8001284:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001286:	2303      	movs	r3, #3
 8001288:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128a:	2300      	movs	r3, #0
 800128c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800128e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001292:	4619      	mov	r1, r3
 8001294:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001298:	f003 f80e 	bl	80042b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800129c:	e042      	b.n	8001324 <HAL_ADC_MspInit+0x134>
  else if(adcHandle->Instance==ADC2)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4a24      	ldr	r2, [pc, #144]	@ (8001334 <HAL_ADC_MspInit+0x144>)
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d13d      	bne.n	8001324 <HAL_ADC_MspInit+0x134>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80012a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012ac:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80012ae:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80012b2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012b4:	f107 0318 	add.w	r3, r7, #24
 80012b8:	4618      	mov	r0, r3
 80012ba:	f003 ffa7 	bl	800520c <HAL_RCCEx_PeriphCLKConfig>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <HAL_ADC_MspInit+0xd8>
      Error_Handler();
 80012c4:	f000 faf9 	bl	80018ba <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80012c8:	4b18      	ldr	r3, [pc, #96]	@ (800132c <HAL_ADC_MspInit+0x13c>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	3301      	adds	r3, #1
 80012ce:	4a17      	ldr	r2, [pc, #92]	@ (800132c <HAL_ADC_MspInit+0x13c>)
 80012d0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80012d2:	4b16      	ldr	r3, [pc, #88]	@ (800132c <HAL_ADC_MspInit+0x13c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d10b      	bne.n	80012f2 <HAL_ADC_MspInit+0x102>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80012da:	4b15      	ldr	r3, [pc, #84]	@ (8001330 <HAL_ADC_MspInit+0x140>)
 80012dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012de:	4a14      	ldr	r2, [pc, #80]	@ (8001330 <HAL_ADC_MspInit+0x140>)
 80012e0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80012e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012e6:	4b12      	ldr	r3, [pc, #72]	@ (8001330 <HAL_ADC_MspInit+0x140>)
 80012e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80012ee:	60fb      	str	r3, [r7, #12]
 80012f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001330 <HAL_ADC_MspInit+0x140>)
 80012f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f6:	4a0e      	ldr	r2, [pc, #56]	@ (8001330 <HAL_ADC_MspInit+0x140>)
 80012f8:	f043 0301 	orr.w	r3, r3, #1
 80012fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001330 <HAL_ADC_MspInit+0x140>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001302:	f003 0301 	and.w	r3, r3, #1
 8001306:	60bb      	str	r3, [r7, #8]
 8001308:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ToF2_Pin;
 800130a:	2301      	movs	r3, #1
 800130c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800130e:	2303      	movs	r3, #3
 8001310:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001312:	2300      	movs	r3, #0
 8001314:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ToF2_GPIO_Port, &GPIO_InitStruct);
 8001316:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800131a:	4619      	mov	r1, r3
 800131c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001320:	f002 ffca 	bl	80042b8 <HAL_GPIO_Init>
}
 8001324:	bf00      	nop
 8001326:	3770      	adds	r7, #112	@ 0x70
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	200002d0 	.word	0x200002d0
 8001330:	40021000 	.word	0x40021000
 8001334:	50000100 	.word	0x50000100

08001338 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001338:	b5b0      	push	{r4, r5, r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800133e:	4b09      	ldr	r3, [pc, #36]	@ (8001364 <MX_FREERTOS_Init+0x2c>)
 8001340:	1d3c      	adds	r4, r7, #4
 8001342:	461d      	mov	r5, r3
 8001344:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001346:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001348:	682b      	ldr	r3, [r5, #0]
 800134a:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800134c:	1d3b      	adds	r3, r7, #4
 800134e:	2100      	movs	r1, #0
 8001350:	4618      	mov	r0, r3
 8001352:	f008 fa0c 	bl	800976e <osThreadCreate>
 8001356:	4603      	mov	r3, r0
 8001358:	4a03      	ldr	r2, [pc, #12]	@ (8001368 <MX_FREERTOS_Init+0x30>)
 800135a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800135c:	bf00      	nop
 800135e:	3718      	adds	r7, #24
 8001360:	46bd      	mov	sp, r7
 8001362:	bdb0      	pop	{r4, r5, r7, pc}
 8001364:	0800f34c 	.word	0x0800f34c
 8001368:	200002d4 	.word	0x200002d4

0800136c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001374:	2001      	movs	r0, #1
 8001376:	f008 fa21 	bl	80097bc <osDelay>
 800137a:	e7fb      	b.n	8001374 <StartDefaultTask+0x8>

0800137c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001382:	4b12      	ldr	r3, [pc, #72]	@ (80013cc <MX_DMA_Init+0x50>)
 8001384:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001386:	4a11      	ldr	r2, [pc, #68]	@ (80013cc <MX_DMA_Init+0x50>)
 8001388:	f043 0304 	orr.w	r3, r3, #4
 800138c:	6493      	str	r3, [r2, #72]	@ 0x48
 800138e:	4b0f      	ldr	r3, [pc, #60]	@ (80013cc <MX_DMA_Init+0x50>)
 8001390:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001392:	f003 0304 	and.w	r3, r3, #4
 8001396:	607b      	str	r3, [r7, #4]
 8001398:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800139a:	4b0c      	ldr	r3, [pc, #48]	@ (80013cc <MX_DMA_Init+0x50>)
 800139c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800139e:	4a0b      	ldr	r2, [pc, #44]	@ (80013cc <MX_DMA_Init+0x50>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	6493      	str	r3, [r2, #72]	@ 0x48
 80013a6:	4b09      	ldr	r3, [pc, #36]	@ (80013cc <MX_DMA_Init+0x50>)
 80013a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	603b      	str	r3, [r7, #0]
 80013b0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80013b2:	2200      	movs	r2, #0
 80013b4:	2105      	movs	r1, #5
 80013b6:	200b      	movs	r0, #11
 80013b8:	f002 fcdc 	bl	8003d74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80013bc:	200b      	movs	r0, #11
 80013be:	f002 fcf3 	bl	8003da8 <HAL_NVIC_EnableIRQ>

}
 80013c2:	bf00      	nop
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40021000 	.word	0x40021000

080013d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b08a      	sub	sp, #40	@ 0x28
 80013d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d6:	f107 0314 	add.w	r3, r7, #20
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	605a      	str	r2, [r3, #4]
 80013e0:	609a      	str	r2, [r3, #8]
 80013e2:	60da      	str	r2, [r3, #12]
 80013e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013e6:	4b42      	ldr	r3, [pc, #264]	@ (80014f0 <MX_GPIO_Init+0x120>)
 80013e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ea:	4a41      	ldr	r2, [pc, #260]	@ (80014f0 <MX_GPIO_Init+0x120>)
 80013ec:	f043 0304 	orr.w	r3, r3, #4
 80013f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013f2:	4b3f      	ldr	r3, [pc, #252]	@ (80014f0 <MX_GPIO_Init+0x120>)
 80013f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013f6:	f003 0304 	and.w	r3, r3, #4
 80013fa:	613b      	str	r3, [r7, #16]
 80013fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013fe:	4b3c      	ldr	r3, [pc, #240]	@ (80014f0 <MX_GPIO_Init+0x120>)
 8001400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001402:	4a3b      	ldr	r2, [pc, #236]	@ (80014f0 <MX_GPIO_Init+0x120>)
 8001404:	f043 0320 	orr.w	r3, r3, #32
 8001408:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800140a:	4b39      	ldr	r3, [pc, #228]	@ (80014f0 <MX_GPIO_Init+0x120>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800140e:	f003 0320 	and.w	r3, r3, #32
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001416:	4b36      	ldr	r3, [pc, #216]	@ (80014f0 <MX_GPIO_Init+0x120>)
 8001418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800141a:	4a35      	ldr	r2, [pc, #212]	@ (80014f0 <MX_GPIO_Init+0x120>)
 800141c:	f043 0301 	orr.w	r3, r3, #1
 8001420:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001422:	4b33      	ldr	r3, [pc, #204]	@ (80014f0 <MX_GPIO_Init+0x120>)
 8001424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001426:	f003 0301 	and.w	r3, r3, #1
 800142a:	60bb      	str	r3, [r7, #8]
 800142c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800142e:	4b30      	ldr	r3, [pc, #192]	@ (80014f0 <MX_GPIO_Init+0x120>)
 8001430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001432:	4a2f      	ldr	r2, [pc, #188]	@ (80014f0 <MX_GPIO_Init+0x120>)
 8001434:	f043 0302 	orr.w	r3, r3, #2
 8001438:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800143a:	4b2d      	ldr	r3, [pc, #180]	@ (80014f0 <MX_GPIO_Init+0x120>)
 800143c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800143e:	f003 0302 	and.w	r3, r3, #2
 8001442:	607b      	str	r3, [r7, #4]
 8001444:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI1_CSN_Pin|EN_LIDAR_Pin|EN_MOT_Pin, GPIO_PIN_RESET);
 8001446:	2200      	movs	r2, #0
 8001448:	f44f 6141 	mov.w	r1, #3088	@ 0xc10
 800144c:	4829      	ldr	r0, [pc, #164]	@ (80014f4 <MX_GPIO_Init+0x124>)
 800144e:	f003 f8b5 	bl	80045bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_RED_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 8001452:	2200      	movs	r2, #0
 8001454:	2103      	movs	r1, #3
 8001456:	4828      	ldr	r0, [pc, #160]	@ (80014f8 <MX_GPIO_Init+0x128>)
 8001458:	f003 f8b0 	bl	80045bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_START_Pin;
 800145c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001460:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001462:	2300      	movs	r3, #0
 8001464:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_START_GPIO_Port, &GPIO_InitStruct);
 800146a:	f107 0314 	add.w	r3, r7, #20
 800146e:	4619      	mov	r1, r3
 8001470:	4820      	ldr	r0, [pc, #128]	@ (80014f4 <MX_GPIO_Init+0x124>)
 8001472:	f002 ff21 	bl	80042b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = AG_INT1_Pin|AG_INT2_Pin;
 8001476:	2318      	movs	r3, #24
 8001478:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800147a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800147e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001480:	2300      	movs	r3, #0
 8001482:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001484:	f107 0314 	add.w	r3, r7, #20
 8001488:	4619      	mov	r1, r3
 800148a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800148e:	f002 ff13 	bl	80042b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = SPI1_CSN_Pin|EN_LIDAR_Pin|EN_MOT_Pin;
 8001492:	f44f 6341 	mov.w	r3, #3088	@ 0xc10
 8001496:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001498:	2301      	movs	r3, #1
 800149a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	2300      	movs	r3, #0
 800149e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a0:	2300      	movs	r3, #0
 80014a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014a4:	f107 0314 	add.w	r3, r7, #20
 80014a8:	4619      	mov	r1, r3
 80014aa:	4812      	ldr	r0, [pc, #72]	@ (80014f4 <MX_GPIO_Init+0x124>)
 80014ac:	f002 ff04 	bl	80042b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin;
 80014b0:	2303      	movs	r3, #3
 80014b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b4:	2301      	movs	r3, #1
 80014b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b8:	2300      	movs	r3, #0
 80014ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014bc:	2300      	movs	r3, #0
 80014be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014c0:	f107 0314 	add.w	r3, r7, #20
 80014c4:	4619      	mov	r1, r3
 80014c6:	480c      	ldr	r0, [pc, #48]	@ (80014f8 <MX_GPIO_Init+0x128>)
 80014c8:	f002 fef6 	bl	80042b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_MODE_Pin;
 80014cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80014d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014d2:	2300      	movs	r3, #0
 80014d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d6:	2300      	movs	r3, #0
 80014d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_MODE_GPIO_Port, &GPIO_InitStruct);
 80014da:	f107 0314 	add.w	r3, r7, #20
 80014de:	4619      	mov	r1, r3
 80014e0:	4805      	ldr	r0, [pc, #20]	@ (80014f8 <MX_GPIO_Init+0x128>)
 80014e2:	f002 fee9 	bl	80042b8 <HAL_GPIO_Init>

}
 80014e6:	bf00      	nop
 80014e8:	3728      	adds	r7, #40	@ 0x28
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40021000 	.word	0x40021000
 80014f4:	48000800 	.word	0x48000800
 80014f8:	48000400 	.word	0x48000400

080014fc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001500:	f3bf 8f4f 	dsb	sy
}
 8001504:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001506:	4b06      	ldr	r3, [pc, #24]	@ (8001520 <__NVIC_SystemReset+0x24>)
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800150e:	4904      	ldr	r1, [pc, #16]	@ (8001520 <__NVIC_SystemReset+0x24>)
 8001510:	4b04      	ldr	r3, [pc, #16]	@ (8001524 <__NVIC_SystemReset+0x28>)
 8001512:	4313      	orrs	r3, r2
 8001514:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001516:	f3bf 8f4f 	dsb	sy
}
 800151a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800151c:	bf00      	nop
 800151e:	e7fd      	b.n	800151c <__NVIC_SystemReset+0x20>
 8001520:	e000ed00 	.word	0xe000ed00
 8001524:	05fa0004 	.word	0x05fa0004

08001528 <__io_putchar>:
 * @brief Transmit a character over UART.
 * @param ch: Character to transmit.
 * @retval int: The transmitted character.
 */
int __io_putchar(int ch)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001530:	1d39      	adds	r1, r7, #4
 8001532:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001536:	2201      	movs	r2, #1
 8001538:	4803      	ldr	r0, [pc, #12]	@ (8001548 <__io_putchar+0x20>)
 800153a:	f006 feb6 	bl	80082aa <HAL_UART_Transmit>

	return ch;
 800153e:	687b      	ldr	r3, [r7, #4]
}
 8001540:	4618      	mov	r0, r3
 8001542:	3708      	adds	r7, #8
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	200004c4 	.word	0x200004c4

0800154c <task_Motors>:
 * @param unsused: Unused parameter.
 * @retval None
 * @details This FreeRTOS task continuously updates the motor speed based on current settings.
 */
void task_Motors(void * unsused)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
	while (1)
	{
		Motor_UpdateSpeed(&hMotors);
 8001554:	4803      	ldr	r0, [pc, #12]	@ (8001564 <task_Motors+0x18>)
 8001556:	f001 fac1 	bl	8002adc <Motor_UpdateSpeed>
		vTaskDelay(1);
 800155a:	2001      	movs	r0, #1
 800155c:	f008 fb42 	bl	8009be4 <vTaskDelay>
		Motor_UpdateSpeed(&hMotors);
 8001560:	bf00      	nop
 8001562:	e7f7      	b.n	8001554 <task_Motors+0x8>
 8001564:	200002d8 	.word	0x200002d8

08001568 <task_Control>:
 * @retval None
 * @details This FreeRTOS task controls motor behavior based on ToF sensor readings.
 * It evaluates distances from ToF sensors and adjusts motor directions accordingly.
 */
void task_Control(void * unsused)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
	while (1)
	{
		if(buttonStartPressed)
 8001570:	4b37      	ldr	r3, [pc, #220]	@ (8001650 <task_Control+0xe8>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2b00      	cmp	r3, #0
 8001578:	d05e      	beq.n	8001638 <task_Control+0xd0>
		{
			DEBUG_PRINT("ToF1 distance: %d mm, ToF2 distance: %d mm\r\n", hTof.distance_tof1, hTof.distance_tof2);
 800157a:	4b36      	ldr	r3, [pc, #216]	@ (8001654 <task_Control+0xec>)
 800157c:	691b      	ldr	r3, [r3, #16]
 800157e:	4a35      	ldr	r2, [pc, #212]	@ (8001654 <task_Control+0xec>)
 8001580:	6952      	ldr	r2, [r2, #20]
 8001582:	4619      	mov	r1, r3
 8001584:	4834      	ldr	r0, [pc, #208]	@ (8001658 <task_Control+0xf0>)
 8001586:	f00a f9cb 	bl	800b920 <iprintf>

			/* Motors test */
			if (hTof.distance_tof2 > TOF_TRESHHOLD && hTof.distance_tof1 > TOF_TRESHHOLD)
 800158a:	4b32      	ldr	r3, [pc, #200]	@ (8001654 <task_Control+0xec>)
 800158c:	695b      	ldr	r3, [r3, #20]
 800158e:	2b28      	cmp	r3, #40	@ 0x28
 8001590:	dd18      	ble.n	80015c4 <task_Control+0x5c>
 8001592:	4b30      	ldr	r3, [pc, #192]	@ (8001654 <task_Control+0xec>)
 8001594:	691b      	ldr	r3, [r3, #16]
 8001596:	2b28      	cmp	r3, #40	@ 0x28
 8001598:	dd14      	ble.n	80015c4 <task_Control+0x5c>
			{
				hMotors.mode_mot1 = FORWARD_MODE;
 800159a:	4b30      	ldr	r3, [pc, #192]	@ (800165c <task_Control+0xf4>)
 800159c:	2201      	movs	r2, #1
 800159e:	701a      	strb	r2, [r3, #0]
				hMotors.mode_mot2 = FORWARD_MODE;
 80015a0:	4b2e      	ldr	r3, [pc, #184]	@ (800165c <task_Control+0xf4>)
 80015a2:	2201      	movs	r2, #1
 80015a4:	705a      	strb	r2, [r3, #1]

				Motor_SetMode(&hMotors);
 80015a6:	482d      	ldr	r0, [pc, #180]	@ (800165c <task_Control+0xf4>)
 80015a8:	f001 f9ce 	bl	8002948 <Motor_SetMode>
				Motor_SetSpeed_percent(&hMotors, 40, 40);
 80015ac:	eddf 0a2c 	vldr	s1, [pc, #176]	@ 8001660 <task_Control+0xf8>
 80015b0:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8001660 <task_Control+0xf8>
 80015b4:	4829      	ldr	r0, [pc, #164]	@ (800165c <task_Control+0xf4>)
 80015b6:	f001 fa37 	bl	8002a28 <Motor_SetSpeed_percent>
				vTaskDelay(1000 / portTICK_PERIOD_MS);
 80015ba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015be:	f008 fb11 	bl	8009be4 <vTaskDelay>
 80015c2:	e023      	b.n	800160c <task_Control+0xa4>
			}
			else if (hTof.distance_tof2 > TOF_TRESHHOLD && hTof.distance_tof1 <= TOF_TRESHHOLD)
 80015c4:	4b23      	ldr	r3, [pc, #140]	@ (8001654 <task_Control+0xec>)
 80015c6:	695b      	ldr	r3, [r3, #20]
 80015c8:	2b28      	cmp	r3, #40	@ 0x28
 80015ca:	dd0a      	ble.n	80015e2 <task_Control+0x7a>
 80015cc:	4b21      	ldr	r3, [pc, #132]	@ (8001654 <task_Control+0xec>)
 80015ce:	691b      	ldr	r3, [r3, #16]
 80015d0:	2b28      	cmp	r3, #40	@ 0x28
 80015d2:	dc06      	bgt.n	80015e2 <task_Control+0x7a>
			{
				hMotors.mode_mot1 = FORWARD_MODE;
 80015d4:	4b21      	ldr	r3, [pc, #132]	@ (800165c <task_Control+0xf4>)
 80015d6:	2201      	movs	r2, #1
 80015d8:	701a      	strb	r2, [r3, #0]
				hMotors.mode_mot2 = REVERSE_MODE;
 80015da:	4b20      	ldr	r3, [pc, #128]	@ (800165c <task_Control+0xf4>)
 80015dc:	2202      	movs	r2, #2
 80015de:	705a      	strb	r2, [r3, #1]
 80015e0:	e014      	b.n	800160c <task_Control+0xa4>
			}
			else if (hTof.distance_tof2 <= TOF_TRESHHOLD && hTof.distance_tof1 > TOF_TRESHHOLD)
 80015e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001654 <task_Control+0xec>)
 80015e4:	695b      	ldr	r3, [r3, #20]
 80015e6:	2b28      	cmp	r3, #40	@ 0x28
 80015e8:	dc0a      	bgt.n	8001600 <task_Control+0x98>
 80015ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001654 <task_Control+0xec>)
 80015ec:	691b      	ldr	r3, [r3, #16]
 80015ee:	2b28      	cmp	r3, #40	@ 0x28
 80015f0:	dd06      	ble.n	8001600 <task_Control+0x98>
			{
				hMotors.mode_mot1 = REVERSE_MODE;
 80015f2:	4b1a      	ldr	r3, [pc, #104]	@ (800165c <task_Control+0xf4>)
 80015f4:	2202      	movs	r2, #2
 80015f6:	701a      	strb	r2, [r3, #0]
				hMotors.mode_mot2 = FORWARD_MODE;
 80015f8:	4b18      	ldr	r3, [pc, #96]	@ (800165c <task_Control+0xf4>)
 80015fa:	2201      	movs	r2, #1
 80015fc:	705a      	strb	r2, [r3, #1]
 80015fe:	e005      	b.n	800160c <task_Control+0xa4>
			}
			else //if (hTof.distance_tof2 <= TOF_TRESHHOLD && hTof.distance_tof1 <= TOF_TRESHHOLD)
			{
				hMotors.mode_mot1 = REVERSE_MODE;
 8001600:	4b16      	ldr	r3, [pc, #88]	@ (800165c <task_Control+0xf4>)
 8001602:	2202      	movs	r2, #2
 8001604:	701a      	strb	r2, [r3, #0]
				hMotors.mode_mot2 = REVERSE_MODE;
 8001606:	4b15      	ldr	r3, [pc, #84]	@ (800165c <task_Control+0xf4>)
 8001608:	2202      	movs	r2, #2
 800160a:	705a      	strb	r2, [r3, #1]
			}

			Motor_SetMode(&hMotors);
 800160c:	4813      	ldr	r0, [pc, #76]	@ (800165c <task_Control+0xf4>)
 800160e:	f001 f99b 	bl	8002948 <Motor_SetMode>
			Motor_SetSpeed_percent(&hMotors, 40, 40);
 8001612:	eddf 0a13 	vldr	s1, [pc, #76]	@ 8001660 <task_Control+0xf8>
 8001616:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 8001660 <task_Control+0xf8>
 800161a:	4810      	ldr	r0, [pc, #64]	@ (800165c <task_Control+0xf4>)
 800161c:	f001 fa04 	bl	8002a28 <Motor_SetSpeed_percent>
			DEBUG_PRINT("Mot1 speed: %d, Mot2 speed: %d\r\n", hMotors.current_speed1, hMotors.current_speed2);
 8001620:	4b0e      	ldr	r3, [pc, #56]	@ (800165c <task_Control+0xf4>)
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	4a0d      	ldr	r2, [pc, #52]	@ (800165c <task_Control+0xf4>)
 8001626:	6912      	ldr	r2, [r2, #16]
 8001628:	4619      	mov	r1, r3
 800162a:	480e      	ldr	r0, [pc, #56]	@ (8001664 <task_Control+0xfc>)
 800162c:	f00a f978 	bl	800b920 <iprintf>

			vTaskDelay(1);
 8001630:	2001      	movs	r0, #1
 8001632:	f008 fad7 	bl	8009be4 <vTaskDelay>
 8001636:	e79b      	b.n	8001570 <task_Control+0x8>
		}
		else
		{
			Motor_SetSpeed_percent(&hMotors, 0, 0);
 8001638:	eddf 0a0b 	vldr	s1, [pc, #44]	@ 8001668 <task_Control+0x100>
 800163c:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8001668 <task_Control+0x100>
 8001640:	4806      	ldr	r0, [pc, #24]	@ (800165c <task_Control+0xf4>)
 8001642:	f001 f9f1 	bl	8002a28 <Motor_SetSpeed_percent>
			vTaskDelay(1000 / portTICK_PERIOD_MS);
 8001646:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800164a:	f008 facb 	bl	8009be4 <vTaskDelay>
		if(buttonStartPressed)
 800164e:	e78f      	b.n	8001570 <task_Control+0x8>
 8001650:	20000000 	.word	0x20000000
 8001654:	200002f8 	.word	0x200002f8
 8001658:	0800f394 	.word	0x0800f394
 800165c:	200002d8 	.word	0x200002d8
 8001660:	42200000 	.word	0x42200000
 8001664:	0800f3c4 	.word	0x0800f3c4
 8001668:	00000000 	.word	0x00000000

0800166c <errHandler_xTaskCreate>:
 * @retval None
 * @details This function checks the return value of `xTaskCreate` to determine
 * if a task was created successfully. In case of failure, it performs error handling.
 */
void errHandler_xTaskCreate(BaseType_t r)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
	/* Vérification si la tâche a été créée avec succès */
	if (pdPASS == r) {
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2b01      	cmp	r3, #1
 8001678:	d103      	bne.n	8001682 <errHandler_xTaskCreate+0x16>
		/* Si la tâche est créée avec succès, démarrer le scheduler */
		DEBUG_PRINT("Tâche crée avec succès\r\n");
 800167a:	480c      	ldr	r0, [pc, #48]	@ (80016ac <errHandler_xTaskCreate+0x40>)
 800167c:	f00a f9b8 	bl	800b9f0 <puts>
		/* Cas improbable : code d'erreur non prévu pour xTaskCreate */
		DEBUG_PRINT("Erreur inconnue lors de la création de la tâche\r\n");
		Error_Handler();  	// Gestion d'erreur générique
		NVIC_SystemReset(); // Réinitialiser le microcontrôleur
	}
}
 8001680:	e010      	b.n	80016a4 <errHandler_xTaskCreate+0x38>
	} else if (errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY == r) {
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001688:	d105      	bne.n	8001696 <errHandler_xTaskCreate+0x2a>
		DEBUG_PRINT("Erreur: Mémoire insuffisante\r\n");
 800168a:	4809      	ldr	r0, [pc, #36]	@ (80016b0 <errHandler_xTaskCreate+0x44>)
 800168c:	f00a f9b0 	bl	800b9f0 <puts>
		Error_Handler();
 8001690:	f000 f913 	bl	80018ba <Error_Handler>
}
 8001694:	e006      	b.n	80016a4 <errHandler_xTaskCreate+0x38>
		DEBUG_PRINT("Erreur inconnue lors de la création de la tâche\r\n");
 8001696:	4807      	ldr	r0, [pc, #28]	@ (80016b4 <errHandler_xTaskCreate+0x48>)
 8001698:	f00a f9aa 	bl	800b9f0 <puts>
		Error_Handler();  	// Gestion d'erreur générique
 800169c:	f000 f90d 	bl	80018ba <Error_Handler>
		NVIC_SystemReset(); // Réinitialiser le microcontrôleur
 80016a0:	f7ff ff2c 	bl	80014fc <__NVIC_SystemReset>
}
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	0800f3e8 	.word	0x0800f3e8
 80016b0:	0800f404 	.word	0x0800f404
 80016b4:	0800f424 	.word	0x0800f424

080016b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016be:	f001 fa57 	bl	8002b70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016c2:	f000 f85b 	bl	800177c <SystemClock_Config>
	 * @details Contains initialization code for GPIO, ADC, SPI, TIM, etc.
	 */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016c6:	f7ff fe83 	bl	80013d0 <MX_GPIO_Init>
  MX_DMA_Init();
 80016ca:	f7ff fe57 	bl	800137c <MX_DMA_Init>
  MX_SPI1_Init();
 80016ce:	f000 f8fb 	bl	80018c8 <MX_SPI1_Init>
  MX_TIM1_Init();
 80016d2:	f000 fb33 	bl	8001d3c <MX_TIM1_Init>
  MX_TIM3_Init();
 80016d6:	f000 fbf9 	bl	8001ecc <MX_TIM3_Init>
  MX_TIM4_Init();
 80016da:	f000 fc4d 	bl	8001f78 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 80016de:	f000 fdd9 	bl	8002294 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80016e2:	f000 fd8b 	bl	80021fc <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80016e6:	f7ff fca5 	bl	8001034 <MX_ADC1_Init>
  MX_ADC2_Init();
 80016ea:	f7ff fd1b 	bl	8001124 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
	DEBUG_PRINT("\r\n*** Waking up V-NOM ***\r\n");
 80016ee:	4818      	ldr	r0, [pc, #96]	@ (8001750 <main+0x98>)
 80016f0:	f00a f97e 	bl	800b9f0 <puts>
	//DEBUG_PRINT("%s", jumbo_logo_msg);

	/* ToF sensors Initialization */
	GP2Y0A41SK0F_Init(&hTof);
 80016f4:	4817      	ldr	r0, [pc, #92]	@ (8001754 <main+0x9c>)
 80016f6:	f001 f8b1 	bl	800285c <GP2Y0A41SK0F_Init>

	/* ADXL343 Initialization */
	ADXL343_Init(&hADXL);
 80016fa:	4817      	ldr	r0, [pc, #92]	@ (8001758 <main+0xa0>)
 80016fc:	f000 fff6 	bl	80026ec <ADXL343_Init>

	/* Motors Initialization */
	Motor_Init(&hMotors, &htim1);
 8001700:	4916      	ldr	r1, [pc, #88]	@ (800175c <main+0xa4>)
 8001702:	4817      	ldr	r0, [pc, #92]	@ (8001760 <main+0xa8>)
 8001704:	f001 f8d0 	bl	80028a8 <Motor_Init>
	/* YLIDAR X2 Initialization with DMA *
	LIDAR_RX_GPIO_Port->PUPDR = GPIO_PULLUP;
	YLIDARX2_InitDMA(&hlidar, &huart2);*/

	/* Motors task */
	xReturned = xTaskCreate(
 8001708:	4b16      	ldr	r3, [pc, #88]	@ (8001764 <main+0xac>)
 800170a:	9301      	str	r3, [sp, #4]
 800170c:	2301      	movs	r3, #1
 800170e:	9300      	str	r3, [sp, #0]
 8001710:	2300      	movs	r3, #0
 8001712:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001716:	4914      	ldr	r1, [pc, #80]	@ (8001768 <main+0xb0>)
 8001718:	4814      	ldr	r0, [pc, #80]	@ (800176c <main+0xb4>)
 800171a:	f008 f917 	bl	800994c <xTaskCreate>
 800171e:	6078      	str	r0, [r7, #4]
			STACK_SIZE, // Stack size in words, not bytes.
			(void *) 0, // Parameter passed into the task.
			TASK_PRIORITY_MOTOR,// Priority at which the task is created.
			&xMotors); // Used to pass out the created task's handle.

	errHandler_xTaskCreate(xReturned);
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7ff ffa3 	bl	800166c <errHandler_xTaskCreate>

	/* Control task */
	xReturned = xTaskCreate(
 8001726:	4b12      	ldr	r3, [pc, #72]	@ (8001770 <main+0xb8>)
 8001728:	9301      	str	r3, [sp, #4]
 800172a:	2301      	movs	r3, #1
 800172c:	9300      	str	r3, [sp, #0]
 800172e:	2300      	movs	r3, #0
 8001730:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001734:	490f      	ldr	r1, [pc, #60]	@ (8001774 <main+0xbc>)
 8001736:	4810      	ldr	r0, [pc, #64]	@ (8001778 <main+0xc0>)
 8001738:	f008 f908 	bl	800994c <xTaskCreate>
 800173c:	6078      	str	r0, [r7, #4]
			STACK_SIZE, // Stack size in words, not bytes.
			(void *) 0, // Parameter passed into the task.
			TASK_PRIORITY_MOTOR,// Priority at which the task is created.
			&xControl); // Used to pass out the created task's handle.

	errHandler_xTaskCreate(xReturned);
 800173e:	6878      	ldr	r0, [r7, #4]
 8001740:	f7ff ff94 	bl	800166c <errHandler_xTaskCreate>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001744:	f7ff fdf8 	bl	8001338 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001748:	f008 f80a 	bl	8009760 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 800174c:	bf00      	nop
 800174e:	e7fd      	b.n	800174c <main+0x94>
 8001750:	0800f458 	.word	0x0800f458
 8001754:	200002f8 	.word	0x200002f8
 8001758:	20000310 	.word	0x20000310
 800175c:	200003e0 	.word	0x200003e0
 8001760:	200002d8 	.word	0x200002d8
 8001764:	20000324 	.word	0x20000324
 8001768:	0800f474 	.word	0x0800f474
 800176c:	0800154d 	.word	0x0800154d
 8001770:	20000328 	.word	0x20000328
 8001774:	0800f480 	.word	0x0800f480
 8001778:	08001569 	.word	0x08001569

0800177c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b094      	sub	sp, #80	@ 0x50
 8001780:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001782:	f107 0318 	add.w	r3, r7, #24
 8001786:	2238      	movs	r2, #56	@ 0x38
 8001788:	2100      	movs	r1, #0
 800178a:	4618      	mov	r0, r3
 800178c:	f00a fa30 	bl	800bbf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001790:	1d3b      	adds	r3, r7, #4
 8001792:	2200      	movs	r2, #0
 8001794:	601a      	str	r2, [r3, #0]
 8001796:	605a      	str	r2, [r3, #4]
 8001798:	609a      	str	r2, [r3, #8]
 800179a:	60da      	str	r2, [r3, #12]
 800179c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800179e:	2000      	movs	r0, #0
 80017a0:	f002 ff24 	bl	80045ec <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017a4:	2302      	movs	r3, #2
 80017a6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017ac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017ae:	2340      	movs	r3, #64	@ 0x40
 80017b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017b2:	2302      	movs	r3, #2
 80017b4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017b6:	2302      	movs	r3, #2
 80017b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80017ba:	2304      	movs	r3, #4
 80017bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80017be:	2355      	movs	r3, #85	@ 0x55
 80017c0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017c2:	2302      	movs	r3, #2
 80017c4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017c6:	2302      	movs	r3, #2
 80017c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017ca:	2302      	movs	r3, #2
 80017cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017ce:	f107 0318 	add.w	r3, r7, #24
 80017d2:	4618      	mov	r0, r3
 80017d4:	f002 ffbe 	bl	8004754 <HAL_RCC_OscConfig>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80017de:	f000 f86c 	bl	80018ba <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017e2:	230f      	movs	r3, #15
 80017e4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017e6:	2303      	movs	r3, #3
 80017e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017ea:	2300      	movs	r3, #0
 80017ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017ee:	2300      	movs	r3, #0
 80017f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017f2:	2300      	movs	r3, #0
 80017f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80017f6:	1d3b      	adds	r3, r7, #4
 80017f8:	2104      	movs	r1, #4
 80017fa:	4618      	mov	r0, r3
 80017fc:	f003 fabc 	bl	8004d78 <HAL_RCC_ClockConfig>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001806:	f000 f858 	bl	80018ba <Error_Handler>
  }
}
 800180a:	bf00      	nop
 800180c:	3750      	adds	r7, #80	@ 0x50
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
	...

08001814 <HAL_UART_ErrorCallback>:
 * @retval None
 * @details This function handles UART errors such as parity, noise, framing,
 * or overrun errors. It restarts the LIDAR's DMA in case of errors.
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a19      	ldr	r2, [pc, #100]	@ (8001888 <HAL_UART_ErrorCallback+0x74>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d12b      	bne.n	800187e <HAL_UART_ErrorCallback+0x6a>
	{
		if (HAL_UART_GetError(huart) & HAL_UART_ERROR_PE)
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f007 f926 	bl	8008a78 <HAL_UART_GetError>
 800182c:	4603      	mov	r3, r0
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	2b00      	cmp	r3, #0
 8001834:	d002      	beq.n	800183c <HAL_UART_ErrorCallback+0x28>
			DEBUG_PRINT("Parity Error!\r\n");
 8001836:	4815      	ldr	r0, [pc, #84]	@ (800188c <HAL_UART_ErrorCallback+0x78>)
 8001838:	f00a f8da 	bl	800b9f0 <puts>
		if (HAL_UART_GetError(huart) & HAL_UART_ERROR_NE)
 800183c:	6878      	ldr	r0, [r7, #4]
 800183e:	f007 f91b 	bl	8008a78 <HAL_UART_GetError>
 8001842:	4603      	mov	r3, r0
 8001844:	f003 0302 	and.w	r3, r3, #2
 8001848:	2b00      	cmp	r3, #0
 800184a:	d002      	beq.n	8001852 <HAL_UART_ErrorCallback+0x3e>
			DEBUG_PRINT("Noise Error!\r\n");
 800184c:	4810      	ldr	r0, [pc, #64]	@ (8001890 <HAL_UART_ErrorCallback+0x7c>)
 800184e:	f00a f8cf 	bl	800b9f0 <puts>
		if (HAL_UART_GetError(huart) & HAL_UART_ERROR_FE)
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	f007 f910 	bl	8008a78 <HAL_UART_GetError>
 8001858:	4603      	mov	r3, r0
 800185a:	f003 0304 	and.w	r3, r3, #4
 800185e:	2b00      	cmp	r3, #0
 8001860:	d002      	beq.n	8001868 <HAL_UART_ErrorCallback+0x54>
			DEBUG_PRINT("Framing Error!\r\n");
 8001862:	480c      	ldr	r0, [pc, #48]	@ (8001894 <HAL_UART_ErrorCallback+0x80>)
 8001864:	f00a f8c4 	bl	800b9f0 <puts>
		if (HAL_UART_GetError(huart) & HAL_UART_ERROR_ORE)
 8001868:	6878      	ldr	r0, [r7, #4]
 800186a:	f007 f905 	bl	8008a78 <HAL_UART_GetError>
 800186e:	4603      	mov	r3, r0
 8001870:	f003 0308 	and.w	r3, r3, #8
 8001874:	2b00      	cmp	r3, #0
 8001876:	d002      	beq.n	800187e <HAL_UART_ErrorCallback+0x6a>
			DEBUG_PRINT("Overrun Error!\r\n");
 8001878:	4807      	ldr	r0, [pc, #28]	@ (8001898 <HAL_UART_ErrorCallback+0x84>)
 800187a:	f00a f8b9 	bl	800b9f0 <puts>

		//YLIDARX2_RestartDMA(&hlidar);
	}
}
 800187e:	bf00      	nop
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40004400 	.word	0x40004400
 800188c:	0800f4a8 	.word	0x0800f4a8
 8001890:	0800f4b8 	.word	0x0800f4b8
 8001894:	0800f4c8 	.word	0x0800f4c8
 8001898:	0800f4d8 	.word	0x0800f4d8

0800189c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018ac:	d101      	bne.n	80018b2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80018ae:	f001 f977 	bl	8002ba0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80018b2:	bf00      	nop
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}

080018ba <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018ba:	b480      	push	{r7}
 80018bc:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80018be:	b672      	cpsid	i
}
 80018c0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80018c2:	bf00      	nop
 80018c4:	e7fd      	b.n	80018c2 <Error_Handler+0x8>
	...

080018c8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80018cc:	4b1b      	ldr	r3, [pc, #108]	@ (800193c <MX_SPI1_Init+0x74>)
 80018ce:	4a1c      	ldr	r2, [pc, #112]	@ (8001940 <MX_SPI1_Init+0x78>)
 80018d0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018d2:	4b1a      	ldr	r3, [pc, #104]	@ (800193c <MX_SPI1_Init+0x74>)
 80018d4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80018d8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018da:	4b18      	ldr	r3, [pc, #96]	@ (800193c <MX_SPI1_Init+0x74>)
 80018dc:	2200      	movs	r2, #0
 80018de:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018e0:	4b16      	ldr	r3, [pc, #88]	@ (800193c <MX_SPI1_Init+0x74>)
 80018e2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80018e6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018e8:	4b14      	ldr	r3, [pc, #80]	@ (800193c <MX_SPI1_Init+0x74>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018ee:	4b13      	ldr	r3, [pc, #76]	@ (800193c <MX_SPI1_Init+0x74>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018f4:	4b11      	ldr	r3, [pc, #68]	@ (800193c <MX_SPI1_Init+0x74>)
 80018f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018fa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80018fc:	4b0f      	ldr	r3, [pc, #60]	@ (800193c <MX_SPI1_Init+0x74>)
 80018fe:	2228      	movs	r2, #40	@ 0x28
 8001900:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001902:	4b0e      	ldr	r3, [pc, #56]	@ (800193c <MX_SPI1_Init+0x74>)
 8001904:	2200      	movs	r2, #0
 8001906:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001908:	4b0c      	ldr	r3, [pc, #48]	@ (800193c <MX_SPI1_Init+0x74>)
 800190a:	2200      	movs	r2, #0
 800190c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800190e:	4b0b      	ldr	r3, [pc, #44]	@ (800193c <MX_SPI1_Init+0x74>)
 8001910:	2200      	movs	r2, #0
 8001912:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001914:	4b09      	ldr	r3, [pc, #36]	@ (800193c <MX_SPI1_Init+0x74>)
 8001916:	2207      	movs	r2, #7
 8001918:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800191a:	4b08      	ldr	r3, [pc, #32]	@ (800193c <MX_SPI1_Init+0x74>)
 800191c:	2200      	movs	r2, #0
 800191e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001920:	4b06      	ldr	r3, [pc, #24]	@ (800193c <MX_SPI1_Init+0x74>)
 8001922:	2208      	movs	r2, #8
 8001924:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001926:	4805      	ldr	r0, [pc, #20]	@ (800193c <MX_SPI1_Init+0x74>)
 8001928:	f003 fe60 	bl	80055ec <HAL_SPI_Init>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001932:	f7ff ffc2 	bl	80018ba <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001936:	bf00      	nop
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	2000032c 	.word	0x2000032c
 8001940:	40013000 	.word	0x40013000

08001944 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b08a      	sub	sp, #40	@ 0x28
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800194c:	f107 0314 	add.w	r3, r7, #20
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]
 8001954:	605a      	str	r2, [r3, #4]
 8001956:	609a      	str	r2, [r3, #8]
 8001958:	60da      	str	r2, [r3, #12]
 800195a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a1b      	ldr	r2, [pc, #108]	@ (80019d0 <HAL_SPI_MspInit+0x8c>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d130      	bne.n	80019c8 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001966:	4b1b      	ldr	r3, [pc, #108]	@ (80019d4 <HAL_SPI_MspInit+0x90>)
 8001968:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800196a:	4a1a      	ldr	r2, [pc, #104]	@ (80019d4 <HAL_SPI_MspInit+0x90>)
 800196c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001970:	6613      	str	r3, [r2, #96]	@ 0x60
 8001972:	4b18      	ldr	r3, [pc, #96]	@ (80019d4 <HAL_SPI_MspInit+0x90>)
 8001974:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001976:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800197a:	613b      	str	r3, [r7, #16]
 800197c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800197e:	4b15      	ldr	r3, [pc, #84]	@ (80019d4 <HAL_SPI_MspInit+0x90>)
 8001980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001982:	4a14      	ldr	r2, [pc, #80]	@ (80019d4 <HAL_SPI_MspInit+0x90>)
 8001984:	f043 0301 	orr.w	r3, r3, #1
 8001988:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800198a:	4b12      	ldr	r3, [pc, #72]	@ (80019d4 <HAL_SPI_MspInit+0x90>)
 800198c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001996:	23e0      	movs	r3, #224	@ 0xe0
 8001998:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199a:	2302      	movs	r3, #2
 800199c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199e:	2300      	movs	r3, #0
 80019a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a2:	2300      	movs	r3, #0
 80019a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019a6:	2305      	movs	r3, #5
 80019a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019aa:	f107 0314 	add.w	r3, r7, #20
 80019ae:	4619      	mov	r1, r3
 80019b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019b4:	f002 fc80 	bl	80042b8 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 80019b8:	2200      	movs	r2, #0
 80019ba:	2105      	movs	r1, #5
 80019bc:	2023      	movs	r0, #35	@ 0x23
 80019be:	f002 f9d9 	bl	8003d74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80019c2:	2023      	movs	r0, #35	@ 0x23
 80019c4:	f002 f9f0 	bl	8003da8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80019c8:	bf00      	nop
 80019ca:	3728      	adds	r7, #40	@ 0x28
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40013000 	.word	0x40013000
 80019d4:	40021000 	.word	0x40021000

080019d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019de:	4b12      	ldr	r3, [pc, #72]	@ (8001a28 <HAL_MspInit+0x50>)
 80019e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019e2:	4a11      	ldr	r2, [pc, #68]	@ (8001a28 <HAL_MspInit+0x50>)
 80019e4:	f043 0301 	orr.w	r3, r3, #1
 80019e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80019ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001a28 <HAL_MspInit+0x50>)
 80019ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	607b      	str	r3, [r7, #4]
 80019f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001a28 <HAL_MspInit+0x50>)
 80019f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019fa:	4a0b      	ldr	r2, [pc, #44]	@ (8001a28 <HAL_MspInit+0x50>)
 80019fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a00:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a02:	4b09      	ldr	r3, [pc, #36]	@ (8001a28 <HAL_MspInit+0x50>)
 8001a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a0a:	603b      	str	r3, [r7, #0]
 8001a0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a0e:	2200      	movs	r2, #0
 8001a10:	210f      	movs	r1, #15
 8001a12:	f06f 0001 	mvn.w	r0, #1
 8001a16:	f002 f9ad 	bl	8003d74 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001a1a:	f002 fe8b 	bl	8004734 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a1e:	bf00      	nop
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	40021000 	.word	0x40021000

08001a2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b08c      	sub	sp, #48	@ 0x30
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001a34:	2300      	movs	r3, #0
 8001a36:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001a3c:	4b2d      	ldr	r3, [pc, #180]	@ (8001af4 <HAL_InitTick+0xc8>)
 8001a3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a40:	4a2c      	ldr	r2, [pc, #176]	@ (8001af4 <HAL_InitTick+0xc8>)
 8001a42:	f043 0301 	orr.w	r3, r3, #1
 8001a46:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a48:	4b2a      	ldr	r3, [pc, #168]	@ (8001af4 <HAL_InitTick+0xc8>)
 8001a4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a4c:	f003 0301 	and.w	r3, r3, #1
 8001a50:	60bb      	str	r3, [r7, #8]
 8001a52:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a54:	f107 020c 	add.w	r2, r7, #12
 8001a58:	f107 0310 	add.w	r3, r7, #16
 8001a5c:	4611      	mov	r1, r2
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f003 fb5e 	bl	8005120 <HAL_RCC_GetClockConfig>
  /* Compute TIM2 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001a64:	f003 fb30 	bl	80050c8 <HAL_RCC_GetPCLK1Freq>
 8001a68:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a6c:	4a22      	ldr	r2, [pc, #136]	@ (8001af8 <HAL_InitTick+0xcc>)
 8001a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a72:	0c9b      	lsrs	r3, r3, #18
 8001a74:	3b01      	subs	r3, #1
 8001a76:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001a78:	4b20      	ldr	r3, [pc, #128]	@ (8001afc <HAL_InitTick+0xd0>)
 8001a7a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a7e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001a80:	4b1e      	ldr	r3, [pc, #120]	@ (8001afc <HAL_InitTick+0xd0>)
 8001a82:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a86:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001a88:	4a1c      	ldr	r2, [pc, #112]	@ (8001afc <HAL_InitTick+0xd0>)
 8001a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a8c:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001a8e:	4b1b      	ldr	r3, [pc, #108]	@ (8001afc <HAL_InitTick+0xd0>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a94:	4b19      	ldr	r3, [pc, #100]	@ (8001afc <HAL_InitTick+0xd0>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim2);
 8001a9a:	4818      	ldr	r0, [pc, #96]	@ (8001afc <HAL_InitTick+0xd0>)
 8001a9c:	f004 fdf0 	bl	8006680 <HAL_TIM_Base_Init>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001aa6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d11b      	bne.n	8001ae6 <HAL_InitTick+0xba>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8001aae:	4813      	ldr	r0, [pc, #76]	@ (8001afc <HAL_InitTick+0xd0>)
 8001ab0:	f004 fe3e 	bl	8006730 <HAL_TIM_Base_Start_IT>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001aba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d111      	bne.n	8001ae6 <HAL_InitTick+0xba>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ac2:	201c      	movs	r0, #28
 8001ac4:	f002 f970 	bl	8003da8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2b0f      	cmp	r3, #15
 8001acc:	d808      	bhi.n	8001ae0 <HAL_InitTick+0xb4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8001ace:	2200      	movs	r2, #0
 8001ad0:	6879      	ldr	r1, [r7, #4]
 8001ad2:	201c      	movs	r0, #28
 8001ad4:	f002 f94e 	bl	8003d74 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ad8:	4a09      	ldr	r2, [pc, #36]	@ (8001b00 <HAL_InitTick+0xd4>)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6013      	str	r3, [r2, #0]
 8001ade:	e002      	b.n	8001ae6 <HAL_InitTick+0xba>
      }
      else
      {
        status = HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001ae6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3730      	adds	r7, #48	@ 0x30
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40021000 	.word	0x40021000
 8001af8:	431bde83 	.word	0x431bde83
 8001afc:	20000390 	.word	0x20000390
 8001b00:	20000008 	.word	0x20000008

08001b04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b08:	bf00      	nop
 8001b0a:	e7fd      	b.n	8001b08 <NMI_Handler+0x4>

08001b0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b10:	bf00      	nop
 8001b12:	e7fd      	b.n	8001b10 <HardFault_Handler+0x4>

08001b14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b18:	bf00      	nop
 8001b1a:	e7fd      	b.n	8001b18 <MemManage_Handler+0x4>

08001b1c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b20:	bf00      	nop
 8001b22:	e7fd      	b.n	8001b20 <BusFault_Handler+0x4>

08001b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b28:	bf00      	nop
 8001b2a:	e7fd      	b.n	8001b28 <UsageFault_Handler+0x4>

08001b2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b30:	bf00      	nop
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
	...

08001b3c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001b40:	4802      	ldr	r0, [pc, #8]	@ (8001b4c <DMA1_Channel1_IRQHandler+0x10>)
 8001b42:	f002 faa7 	bl	8004094 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	200005ec 	.word	0x200005ec

08001b50 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b54:	4802      	ldr	r0, [pc, #8]	@ (8001b60 <TIM2_IRQHandler+0x10>)
 8001b56:	f005 f8f3 	bl	8006d40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	20000390 	.word	0x20000390

08001b64 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001b68:	4802      	ldr	r0, [pc, #8]	@ (8001b74 <SPI1_IRQHandler+0x10>)
 8001b6a:	f004 fab9 	bl	80060e0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	2000032c 	.word	0x2000032c

08001b78 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001b7c:	4802      	ldr	r0, [pc, #8]	@ (8001b88 <USART2_IRQHandler+0x10>)
 8001b7e:	f006 fc23 	bl	80083c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	20000558 	.word	0x20000558

08001b8c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  return 1;
 8001b90:	2301      	movs	r3, #1
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr

08001b9c <_kill>:

int _kill(int pid, int sig)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ba6:	f00a f8cb 	bl	800bd40 <__errno>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2216      	movs	r2, #22
 8001bae:	601a      	str	r2, [r3, #0]
  return -1;
 8001bb0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3708      	adds	r7, #8
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <_exit>:

void _exit (int status)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001bc4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	f7ff ffe7 	bl	8001b9c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bce:	bf00      	nop
 8001bd0:	e7fd      	b.n	8001bce <_exit+0x12>

08001bd2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b086      	sub	sp, #24
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	60f8      	str	r0, [r7, #12]
 8001bda:	60b9      	str	r1, [r7, #8]
 8001bdc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bde:	2300      	movs	r3, #0
 8001be0:	617b      	str	r3, [r7, #20]
 8001be2:	e00a      	b.n	8001bfa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001be4:	f3af 8000 	nop.w
 8001be8:	4601      	mov	r1, r0
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	1c5a      	adds	r2, r3, #1
 8001bee:	60ba      	str	r2, [r7, #8]
 8001bf0:	b2ca      	uxtb	r2, r1
 8001bf2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	617b      	str	r3, [r7, #20]
 8001bfa:	697a      	ldr	r2, [r7, #20]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	dbf0      	blt.n	8001be4 <_read+0x12>
  }

  return len;
 8001c02:	687b      	ldr	r3, [r7, #4]
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3718      	adds	r7, #24
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b086      	sub	sp, #24
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	60f8      	str	r0, [r7, #12]
 8001c14:	60b9      	str	r1, [r7, #8]
 8001c16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c18:	2300      	movs	r3, #0
 8001c1a:	617b      	str	r3, [r7, #20]
 8001c1c:	e009      	b.n	8001c32 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	1c5a      	adds	r2, r3, #1
 8001c22:	60ba      	str	r2, [r7, #8]
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff fc7e 	bl	8001528 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	3301      	adds	r3, #1
 8001c30:	617b      	str	r3, [r7, #20]
 8001c32:	697a      	ldr	r2, [r7, #20]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	dbf1      	blt.n	8001c1e <_write+0x12>
  }
  return len;
 8001c3a:	687b      	ldr	r3, [r7, #4]
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3718      	adds	r7, #24
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <_close>:

int _close(int file)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c4c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c6c:	605a      	str	r2, [r3, #4]
  return 0;
 8001c6e:	2300      	movs	r3, #0
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr

08001c7c <_isatty>:

int _isatty(int file)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c84:	2301      	movs	r3, #1
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	370c      	adds	r7, #12
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr

08001c92 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c92:	b480      	push	{r7}
 8001c94:	b085      	sub	sp, #20
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	60f8      	str	r0, [r7, #12]
 8001c9a:	60b9      	str	r1, [r7, #8]
 8001c9c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c9e:	2300      	movs	r3, #0
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3714      	adds	r7, #20
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr

08001cac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cb4:	4a14      	ldr	r2, [pc, #80]	@ (8001d08 <_sbrk+0x5c>)
 8001cb6:	4b15      	ldr	r3, [pc, #84]	@ (8001d0c <_sbrk+0x60>)
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cc0:	4b13      	ldr	r3, [pc, #76]	@ (8001d10 <_sbrk+0x64>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d102      	bne.n	8001cce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cc8:	4b11      	ldr	r3, [pc, #68]	@ (8001d10 <_sbrk+0x64>)
 8001cca:	4a12      	ldr	r2, [pc, #72]	@ (8001d14 <_sbrk+0x68>)
 8001ccc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cce:	4b10      	ldr	r3, [pc, #64]	@ (8001d10 <_sbrk+0x64>)
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4413      	add	r3, r2
 8001cd6:	693a      	ldr	r2, [r7, #16]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d207      	bcs.n	8001cec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cdc:	f00a f830 	bl	800bd40 <__errno>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	220c      	movs	r2, #12
 8001ce4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ce6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cea:	e009      	b.n	8001d00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cec:	4b08      	ldr	r3, [pc, #32]	@ (8001d10 <_sbrk+0x64>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cf2:	4b07      	ldr	r3, [pc, #28]	@ (8001d10 <_sbrk+0x64>)
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	4a05      	ldr	r2, [pc, #20]	@ (8001d10 <_sbrk+0x64>)
 8001cfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	3718      	adds	r7, #24
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	20008000 	.word	0x20008000
 8001d0c:	00000400 	.word	0x00000400
 8001d10:	200003dc 	.word	0x200003dc
 8001d14:	200014f0 	.word	0x200014f0

08001d18 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001d1c:	4b06      	ldr	r3, [pc, #24]	@ (8001d38 <SystemInit+0x20>)
 8001d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d22:	4a05      	ldr	r2, [pc, #20]	@ (8001d38 <SystemInit+0x20>)
 8001d24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d2c:	bf00      	nop
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	e000ed00 	.word	0xe000ed00

08001d3c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b09c      	sub	sp, #112	@ 0x70
 8001d40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d42:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001d46:	2200      	movs	r2, #0
 8001d48:	601a      	str	r2, [r3, #0]
 8001d4a:	605a      	str	r2, [r3, #4]
 8001d4c:	609a      	str	r2, [r3, #8]
 8001d4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d50:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	605a      	str	r2, [r3, #4]
 8001d5a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d5c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	609a      	str	r2, [r3, #8]
 8001d68:	60da      	str	r2, [r3, #12]
 8001d6a:	611a      	str	r2, [r3, #16]
 8001d6c:	615a      	str	r2, [r3, #20]
 8001d6e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d70:	1d3b      	adds	r3, r7, #4
 8001d72:	2234      	movs	r2, #52	@ 0x34
 8001d74:	2100      	movs	r1, #0
 8001d76:	4618      	mov	r0, r3
 8001d78:	f009 ff3a 	bl	800bbf0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d7c:	4b51      	ldr	r3, [pc, #324]	@ (8001ec4 <MX_TIM1_Init+0x188>)
 8001d7e:	4a52      	ldr	r2, [pc, #328]	@ (8001ec8 <MX_TIM1_Init+0x18c>)
 8001d80:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001d82:	4b50      	ldr	r3, [pc, #320]	@ (8001ec4 <MX_TIM1_Init+0x188>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d88:	4b4e      	ldr	r3, [pc, #312]	@ (8001ec4 <MX_TIM1_Init+0x188>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001d8e:	4b4d      	ldr	r3, [pc, #308]	@ (8001ec4 <MX_TIM1_Init+0x188>)
 8001d90:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d94:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d96:	4b4b      	ldr	r3, [pc, #300]	@ (8001ec4 <MX_TIM1_Init+0x188>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d9c:	4b49      	ldr	r3, [pc, #292]	@ (8001ec4 <MX_TIM1_Init+0x188>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001da2:	4b48      	ldr	r3, [pc, #288]	@ (8001ec4 <MX_TIM1_Init+0x188>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001da8:	4846      	ldr	r0, [pc, #280]	@ (8001ec4 <MX_TIM1_Init+0x188>)
 8001daa:	f004 fc69 	bl	8006680 <HAL_TIM_Base_Init>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001db4:	f7ff fd81 	bl	80018ba <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001db8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dbc:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001dbe:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	483f      	ldr	r0, [pc, #252]	@ (8001ec4 <MX_TIM1_Init+0x188>)
 8001dc6:	f005 fa1f 	bl	8007208 <HAL_TIM_ConfigClockSource>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001dd0:	f7ff fd73 	bl	80018ba <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001dd4:	483b      	ldr	r0, [pc, #236]	@ (8001ec4 <MX_TIM1_Init+0x188>)
 8001dd6:	f004 fd15 	bl	8006804 <HAL_TIM_PWM_Init>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001de0:	f7ff fd6b 	bl	80018ba <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001de4:	2300      	movs	r3, #0
 8001de6:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001de8:	2300      	movs	r3, #0
 8001dea:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dec:	2300      	movs	r3, #0
 8001dee:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001df0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001df4:	4619      	mov	r1, r3
 8001df6:	4833      	ldr	r0, [pc, #204]	@ (8001ec4 <MX_TIM1_Init+0x188>)
 8001df8:	f006 f88e 	bl	8007f18 <HAL_TIMEx_MasterConfigSynchronization>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001e02:	f7ff fd5a 	bl	80018ba <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e06:	2360      	movs	r3, #96	@ 0x60
 8001e08:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e12:	2300      	movs	r3, #0
 8001e14:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e16:	2300      	movs	r3, #0
 8001e18:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e22:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e26:	2200      	movs	r2, #0
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4826      	ldr	r0, [pc, #152]	@ (8001ec4 <MX_TIM1_Init+0x188>)
 8001e2c:	f005 f8d8 	bl	8006fe0 <HAL_TIM_PWM_ConfigChannel>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001e36:	f7ff fd40 	bl	80018ba <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e3a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e3e:	2204      	movs	r2, #4
 8001e40:	4619      	mov	r1, r3
 8001e42:	4820      	ldr	r0, [pc, #128]	@ (8001ec4 <MX_TIM1_Init+0x188>)
 8001e44:	f005 f8cc 	bl	8006fe0 <HAL_TIM_PWM_ConfigChannel>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001e4e:	f7ff fd34 	bl	80018ba <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e52:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e56:	2208      	movs	r2, #8
 8001e58:	4619      	mov	r1, r3
 8001e5a:	481a      	ldr	r0, [pc, #104]	@ (8001ec4 <MX_TIM1_Init+0x188>)
 8001e5c:	f005 f8c0 	bl	8006fe0 <HAL_TIM_PWM_ConfigChannel>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8001e66:	f7ff fd28 	bl	80018ba <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e72:	2300      	movs	r3, #0
 8001e74:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e76:	2300      	movs	r3, #0
 8001e78:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e7e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e82:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001e84:	2300      	movs	r3, #0
 8001e86:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001e90:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e94:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001e96:	2300      	movs	r3, #0
 8001e98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ea2:	1d3b      	adds	r3, r7, #4
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	4807      	ldr	r0, [pc, #28]	@ (8001ec4 <MX_TIM1_Init+0x188>)
 8001ea8:	f006 f8b8 	bl	800801c <HAL_TIMEx_ConfigBreakDeadTime>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8001eb2:	f7ff fd02 	bl	80018ba <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001eb6:	4803      	ldr	r0, [pc, #12]	@ (8001ec4 <MX_TIM1_Init+0x188>)
 8001eb8:	f000 f94a 	bl	8002150 <HAL_TIM_MspPostInit>

}
 8001ebc:	bf00      	nop
 8001ebe:	3770      	adds	r7, #112	@ 0x70
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	200003e0 	.word	0x200003e0
 8001ec8:	40012c00 	.word	0x40012c00

08001ecc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b08c      	sub	sp, #48	@ 0x30
 8001ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ed2:	f107 030c 	add.w	r3, r7, #12
 8001ed6:	2224      	movs	r2, #36	@ 0x24
 8001ed8:	2100      	movs	r1, #0
 8001eda:	4618      	mov	r0, r3
 8001edc:	f009 fe88 	bl	800bbf0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ee0:	463b      	mov	r3, r7
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	601a      	str	r2, [r3, #0]
 8001ee6:	605a      	str	r2, [r3, #4]
 8001ee8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001eea:	4b21      	ldr	r3, [pc, #132]	@ (8001f70 <MX_TIM3_Init+0xa4>)
 8001eec:	4a21      	ldr	r2, [pc, #132]	@ (8001f74 <MX_TIM3_Init+0xa8>)
 8001eee:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001ef0:	4b1f      	ldr	r3, [pc, #124]	@ (8001f70 <MX_TIM3_Init+0xa4>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ef6:	4b1e      	ldr	r3, [pc, #120]	@ (8001f70 <MX_TIM3_Init+0xa4>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001efc:	4b1c      	ldr	r3, [pc, #112]	@ (8001f70 <MX_TIM3_Init+0xa4>)
 8001efe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f02:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f04:	4b1a      	ldr	r3, [pc, #104]	@ (8001f70 <MX_TIM3_Init+0xa4>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f0a:	4b19      	ldr	r3, [pc, #100]	@ (8001f70 <MX_TIM3_Init+0xa4>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001f10:	2301      	movs	r3, #1
 8001f12:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001f14:	2300      	movs	r3, #0
 8001f16:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001f20:	2300      	movs	r3, #0
 8001f22:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001f24:	2300      	movs	r3, #0
 8001f26:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001f30:	2300      	movs	r3, #0
 8001f32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001f34:	f107 030c 	add.w	r3, r7, #12
 8001f38:	4619      	mov	r1, r3
 8001f3a:	480d      	ldr	r0, [pc, #52]	@ (8001f70 <MX_TIM3_Init+0xa4>)
 8001f3c:	f004 fe5a 	bl	8006bf4 <HAL_TIM_Encoder_Init>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001f46:	f7ff fcb8 	bl	80018ba <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f52:	463b      	mov	r3, r7
 8001f54:	4619      	mov	r1, r3
 8001f56:	4806      	ldr	r0, [pc, #24]	@ (8001f70 <MX_TIM3_Init+0xa4>)
 8001f58:	f005 ffde 	bl	8007f18 <HAL_TIMEx_MasterConfigSynchronization>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001f62:	f7ff fcaa 	bl	80018ba <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f66:	bf00      	nop
 8001f68:	3730      	adds	r7, #48	@ 0x30
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	2000042c 	.word	0x2000042c
 8001f74:	40000400 	.word	0x40000400

08001f78 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b08c      	sub	sp, #48	@ 0x30
 8001f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001f7e:	f107 030c 	add.w	r3, r7, #12
 8001f82:	2224      	movs	r2, #36	@ 0x24
 8001f84:	2100      	movs	r1, #0
 8001f86:	4618      	mov	r0, r3
 8001f88:	f009 fe32 	bl	800bbf0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f8c:	463b      	mov	r3, r7
 8001f8e:	2200      	movs	r2, #0
 8001f90:	601a      	str	r2, [r3, #0]
 8001f92:	605a      	str	r2, [r3, #4]
 8001f94:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f96:	4b21      	ldr	r3, [pc, #132]	@ (800201c <MX_TIM4_Init+0xa4>)
 8001f98:	4a21      	ldr	r2, [pc, #132]	@ (8002020 <MX_TIM4_Init+0xa8>)
 8001f9a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001f9c:	4b1f      	ldr	r3, [pc, #124]	@ (800201c <MX_TIM4_Init+0xa4>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fa2:	4b1e      	ldr	r3, [pc, #120]	@ (800201c <MX_TIM4_Init+0xa4>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001fa8:	4b1c      	ldr	r3, [pc, #112]	@ (800201c <MX_TIM4_Init+0xa4>)
 8001faa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fae:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fb0:	4b1a      	ldr	r3, [pc, #104]	@ (800201c <MX_TIM4_Init+0xa4>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fb6:	4b19      	ldr	r3, [pc, #100]	@ (800201c <MX_TIM4_Init+0xa4>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001fe0:	f107 030c 	add.w	r3, r7, #12
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	480d      	ldr	r0, [pc, #52]	@ (800201c <MX_TIM4_Init+0xa4>)
 8001fe8:	f004 fe04 	bl	8006bf4 <HAL_TIM_Encoder_Init>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001ff2:	f7ff fc62 	bl	80018ba <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001ffe:	463b      	mov	r3, r7
 8002000:	4619      	mov	r1, r3
 8002002:	4806      	ldr	r0, [pc, #24]	@ (800201c <MX_TIM4_Init+0xa4>)
 8002004:	f005 ff88 	bl	8007f18 <HAL_TIMEx_MasterConfigSynchronization>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800200e:	f7ff fc54 	bl	80018ba <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002012:	bf00      	nop
 8002014:	3730      	adds	r7, #48	@ 0x30
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	20000478 	.word	0x20000478
 8002020:	40000800 	.word	0x40000800

08002024 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002024:	b480      	push	{r7}
 8002026:	b085      	sub	sp, #20
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a0a      	ldr	r2, [pc, #40]	@ (800205c <HAL_TIM_Base_MspInit+0x38>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d10b      	bne.n	800204e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002036:	4b0a      	ldr	r3, [pc, #40]	@ (8002060 <HAL_TIM_Base_MspInit+0x3c>)
 8002038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800203a:	4a09      	ldr	r2, [pc, #36]	@ (8002060 <HAL_TIM_Base_MspInit+0x3c>)
 800203c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002040:	6613      	str	r3, [r2, #96]	@ 0x60
 8002042:	4b07      	ldr	r3, [pc, #28]	@ (8002060 <HAL_TIM_Base_MspInit+0x3c>)
 8002044:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002046:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800204a:	60fb      	str	r3, [r7, #12]
 800204c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800204e:	bf00      	nop
 8002050:	3714      	adds	r7, #20
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop
 800205c:	40012c00 	.word	0x40012c00
 8002060:	40021000 	.word	0x40021000

08002064 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08c      	sub	sp, #48	@ 0x30
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800206c:	f107 031c 	add.w	r3, r7, #28
 8002070:	2200      	movs	r2, #0
 8002072:	601a      	str	r2, [r3, #0]
 8002074:	605a      	str	r2, [r3, #4]
 8002076:	609a      	str	r2, [r3, #8]
 8002078:	60da      	str	r2, [r3, #12]
 800207a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a2f      	ldr	r2, [pc, #188]	@ (8002140 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d128      	bne.n	80020d8 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002086:	4b2f      	ldr	r3, [pc, #188]	@ (8002144 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800208a:	4a2e      	ldr	r2, [pc, #184]	@ (8002144 <HAL_TIM_Encoder_MspInit+0xe0>)
 800208c:	f043 0302 	orr.w	r3, r3, #2
 8002090:	6593      	str	r3, [r2, #88]	@ 0x58
 8002092:	4b2c      	ldr	r3, [pc, #176]	@ (8002144 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002094:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002096:	f003 0302 	and.w	r3, r3, #2
 800209a:	61bb      	str	r3, [r7, #24]
 800209c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800209e:	4b29      	ldr	r3, [pc, #164]	@ (8002144 <HAL_TIM_Encoder_MspInit+0xe0>)
 80020a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a2:	4a28      	ldr	r2, [pc, #160]	@ (8002144 <HAL_TIM_Encoder_MspInit+0xe0>)
 80020a4:	f043 0302 	orr.w	r3, r3, #2
 80020a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020aa:	4b26      	ldr	r3, [pc, #152]	@ (8002144 <HAL_TIM_Encoder_MspInit+0xe0>)
 80020ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	617b      	str	r3, [r7, #20]
 80020b4:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80020b6:	2330      	movs	r3, #48	@ 0x30
 80020b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ba:	2302      	movs	r3, #2
 80020bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c2:	2300      	movs	r3, #0
 80020c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80020c6:	2302      	movs	r3, #2
 80020c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ca:	f107 031c 	add.w	r3, r7, #28
 80020ce:	4619      	mov	r1, r3
 80020d0:	481d      	ldr	r0, [pc, #116]	@ (8002148 <HAL_TIM_Encoder_MspInit+0xe4>)
 80020d2:	f002 f8f1 	bl	80042b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80020d6:	e02e      	b.n	8002136 <HAL_TIM_Encoder_MspInit+0xd2>
  else if(tim_encoderHandle->Instance==TIM4)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a1b      	ldr	r2, [pc, #108]	@ (800214c <HAL_TIM_Encoder_MspInit+0xe8>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d129      	bne.n	8002136 <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80020e2:	4b18      	ldr	r3, [pc, #96]	@ (8002144 <HAL_TIM_Encoder_MspInit+0xe0>)
 80020e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020e6:	4a17      	ldr	r2, [pc, #92]	@ (8002144 <HAL_TIM_Encoder_MspInit+0xe0>)
 80020e8:	f043 0304 	orr.w	r3, r3, #4
 80020ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80020ee:	4b15      	ldr	r3, [pc, #84]	@ (8002144 <HAL_TIM_Encoder_MspInit+0xe0>)
 80020f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020f2:	f003 0304 	and.w	r3, r3, #4
 80020f6:	613b      	str	r3, [r7, #16]
 80020f8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020fa:	4b12      	ldr	r3, [pc, #72]	@ (8002144 <HAL_TIM_Encoder_MspInit+0xe0>)
 80020fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020fe:	4a11      	ldr	r2, [pc, #68]	@ (8002144 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002100:	f043 0301 	orr.w	r3, r3, #1
 8002104:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002106:	4b0f      	ldr	r3, [pc, #60]	@ (8002144 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800210a:	f003 0301 	and.w	r3, r3, #1
 800210e:	60fb      	str	r3, [r7, #12]
 8002110:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002112:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002116:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002118:	2302      	movs	r3, #2
 800211a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211c:	2300      	movs	r3, #0
 800211e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002120:	2300      	movs	r3, #0
 8002122:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8002124:	230a      	movs	r3, #10
 8002126:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002128:	f107 031c 	add.w	r3, r7, #28
 800212c:	4619      	mov	r1, r3
 800212e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002132:	f002 f8c1 	bl	80042b8 <HAL_GPIO_Init>
}
 8002136:	bf00      	nop
 8002138:	3730      	adds	r7, #48	@ 0x30
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	40000400 	.word	0x40000400
 8002144:	40021000 	.word	0x40021000
 8002148:	48000400 	.word	0x48000400
 800214c:	40000800 	.word	0x40000800

08002150 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b08a      	sub	sp, #40	@ 0x28
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002158:	f107 0314 	add.w	r3, r7, #20
 800215c:	2200      	movs	r2, #0
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	605a      	str	r2, [r3, #4]
 8002162:	609a      	str	r2, [r3, #8]
 8002164:	60da      	str	r2, [r3, #12]
 8002166:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a20      	ldr	r2, [pc, #128]	@ (80021f0 <HAL_TIM_MspPostInit+0xa0>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d13a      	bne.n	80021e8 <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002172:	4b20      	ldr	r3, [pc, #128]	@ (80021f4 <HAL_TIM_MspPostInit+0xa4>)
 8002174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002176:	4a1f      	ldr	r2, [pc, #124]	@ (80021f4 <HAL_TIM_MspPostInit+0xa4>)
 8002178:	f043 0302 	orr.w	r3, r3, #2
 800217c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800217e:	4b1d      	ldr	r3, [pc, #116]	@ (80021f4 <HAL_TIM_MspPostInit+0xa4>)
 8002180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	613b      	str	r3, [r7, #16]
 8002188:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800218a:	4b1a      	ldr	r3, [pc, #104]	@ (80021f4 <HAL_TIM_MspPostInit+0xa4>)
 800218c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800218e:	4a19      	ldr	r2, [pc, #100]	@ (80021f4 <HAL_TIM_MspPostInit+0xa4>)
 8002190:	f043 0301 	orr.w	r3, r3, #1
 8002194:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002196:	4b17      	ldr	r3, [pc, #92]	@ (80021f4 <HAL_TIM_MspPostInit+0xa4>)
 8002198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800219a:	f003 0301 	and.w	r3, r3, #1
 800219e:	60fb      	str	r3, [r7, #12]
 80021a0:	68fb      	ldr	r3, [r7, #12]
    PB14     ------> TIM1_CH2N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80021a2:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80021a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a8:	2302      	movs	r3, #2
 80021aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ac:	2300      	movs	r3, #0
 80021ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b0:	2300      	movs	r3, #0
 80021b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80021b4:	2306      	movs	r3, #6
 80021b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021b8:	f107 0314 	add.w	r3, r7, #20
 80021bc:	4619      	mov	r1, r3
 80021be:	480e      	ldr	r0, [pc, #56]	@ (80021f8 <HAL_TIM_MspPostInit+0xa8>)
 80021c0:	f002 f87a 	bl	80042b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80021c4:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80021c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ca:	2302      	movs	r3, #2
 80021cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ce:	2300      	movs	r3, #0
 80021d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d2:	2300      	movs	r3, #0
 80021d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80021d6:	2306      	movs	r3, #6
 80021d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021da:	f107 0314 	add.w	r3, r7, #20
 80021de:	4619      	mov	r1, r3
 80021e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021e4:	f002 f868 	bl	80042b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80021e8:	bf00      	nop
 80021ea:	3728      	adds	r7, #40	@ 0x28
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	40012c00 	.word	0x40012c00
 80021f4:	40021000 	.word	0x40021000
 80021f8:	48000400 	.word	0x48000400

080021fc <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002200:	4b22      	ldr	r3, [pc, #136]	@ (800228c <MX_USART1_UART_Init+0x90>)
 8002202:	4a23      	ldr	r2, [pc, #140]	@ (8002290 <MX_USART1_UART_Init+0x94>)
 8002204:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002206:	4b21      	ldr	r3, [pc, #132]	@ (800228c <MX_USART1_UART_Init+0x90>)
 8002208:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800220c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800220e:	4b1f      	ldr	r3, [pc, #124]	@ (800228c <MX_USART1_UART_Init+0x90>)
 8002210:	2200      	movs	r2, #0
 8002212:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002214:	4b1d      	ldr	r3, [pc, #116]	@ (800228c <MX_USART1_UART_Init+0x90>)
 8002216:	2200      	movs	r2, #0
 8002218:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800221a:	4b1c      	ldr	r3, [pc, #112]	@ (800228c <MX_USART1_UART_Init+0x90>)
 800221c:	2200      	movs	r2, #0
 800221e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002220:	4b1a      	ldr	r3, [pc, #104]	@ (800228c <MX_USART1_UART_Init+0x90>)
 8002222:	220c      	movs	r2, #12
 8002224:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002226:	4b19      	ldr	r3, [pc, #100]	@ (800228c <MX_USART1_UART_Init+0x90>)
 8002228:	2200      	movs	r2, #0
 800222a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800222c:	4b17      	ldr	r3, [pc, #92]	@ (800228c <MX_USART1_UART_Init+0x90>)
 800222e:	2200      	movs	r2, #0
 8002230:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002232:	4b16      	ldr	r3, [pc, #88]	@ (800228c <MX_USART1_UART_Init+0x90>)
 8002234:	2200      	movs	r2, #0
 8002236:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002238:	4b14      	ldr	r3, [pc, #80]	@ (800228c <MX_USART1_UART_Init+0x90>)
 800223a:	2200      	movs	r2, #0
 800223c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800223e:	4b13      	ldr	r3, [pc, #76]	@ (800228c <MX_USART1_UART_Init+0x90>)
 8002240:	2200      	movs	r2, #0
 8002242:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002244:	4811      	ldr	r0, [pc, #68]	@ (800228c <MX_USART1_UART_Init+0x90>)
 8002246:	f005 ffe0 	bl	800820a <HAL_UART_Init>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002250:	f7ff fb33 	bl	80018ba <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002254:	2100      	movs	r1, #0
 8002256:	480d      	ldr	r0, [pc, #52]	@ (800228c <MX_USART1_UART_Init+0x90>)
 8002258:	f007 f99f 	bl	800959a <HAL_UARTEx_SetTxFifoThreshold>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002262:	f7ff fb2a 	bl	80018ba <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002266:	2100      	movs	r1, #0
 8002268:	4808      	ldr	r0, [pc, #32]	@ (800228c <MX_USART1_UART_Init+0x90>)
 800226a:	f007 f9d4 	bl	8009616 <HAL_UARTEx_SetRxFifoThreshold>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002274:	f7ff fb21 	bl	80018ba <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002278:	4804      	ldr	r0, [pc, #16]	@ (800228c <MX_USART1_UART_Init+0x90>)
 800227a:	f007 f955 	bl	8009528 <HAL_UARTEx_DisableFifoMode>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002284:	f7ff fb19 	bl	80018ba <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002288:	bf00      	nop
 800228a:	bd80      	pop	{r7, pc}
 800228c:	200004c4 	.word	0x200004c4
 8002290:	40013800 	.word	0x40013800

08002294 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002298:	4b22      	ldr	r3, [pc, #136]	@ (8002324 <MX_USART2_UART_Init+0x90>)
 800229a:	4a23      	ldr	r2, [pc, #140]	@ (8002328 <MX_USART2_UART_Init+0x94>)
 800229c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800229e:	4b21      	ldr	r3, [pc, #132]	@ (8002324 <MX_USART2_UART_Init+0x90>)
 80022a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002324 <MX_USART2_UART_Init+0x90>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002324 <MX_USART2_UART_Init+0x90>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022b2:	4b1c      	ldr	r3, [pc, #112]	@ (8002324 <MX_USART2_UART_Init+0x90>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_RX;
 80022b8:	4b1a      	ldr	r3, [pc, #104]	@ (8002324 <MX_USART2_UART_Init+0x90>)
 80022ba:	2204      	movs	r2, #4
 80022bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022be:	4b19      	ldr	r3, [pc, #100]	@ (8002324 <MX_USART2_UART_Init+0x90>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022c4:	4b17      	ldr	r3, [pc, #92]	@ (8002324 <MX_USART2_UART_Init+0x90>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022ca:	4b16      	ldr	r3, [pc, #88]	@ (8002324 <MX_USART2_UART_Init+0x90>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80022d0:	4b14      	ldr	r3, [pc, #80]	@ (8002324 <MX_USART2_UART_Init+0x90>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022d6:	4b13      	ldr	r3, [pc, #76]	@ (8002324 <MX_USART2_UART_Init+0x90>)
 80022d8:	2200      	movs	r2, #0
 80022da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022dc:	4811      	ldr	r0, [pc, #68]	@ (8002324 <MX_USART2_UART_Init+0x90>)
 80022de:	f005 ff94 	bl	800820a <HAL_UART_Init>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80022e8:	f7ff fae7 	bl	80018ba <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022ec:	2100      	movs	r1, #0
 80022ee:	480d      	ldr	r0, [pc, #52]	@ (8002324 <MX_USART2_UART_Init+0x90>)
 80022f0:	f007 f953 	bl	800959a <HAL_UARTEx_SetTxFifoThreshold>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80022fa:	f7ff fade 	bl	80018ba <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022fe:	2100      	movs	r1, #0
 8002300:	4808      	ldr	r0, [pc, #32]	@ (8002324 <MX_USART2_UART_Init+0x90>)
 8002302:	f007 f988 	bl	8009616 <HAL_UARTEx_SetRxFifoThreshold>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800230c:	f7ff fad5 	bl	80018ba <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002310:	4804      	ldr	r0, [pc, #16]	@ (8002324 <MX_USART2_UART_Init+0x90>)
 8002312:	f007 f909 	bl	8009528 <HAL_UARTEx_DisableFifoMode>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800231c:	f7ff facd 	bl	80018ba <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002320:	bf00      	nop
 8002322:	bd80      	pop	{r7, pc}
 8002324:	20000558 	.word	0x20000558
 8002328:	40004400 	.word	0x40004400

0800232c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b09e      	sub	sp, #120	@ 0x78
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002334:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
 800233c:	605a      	str	r2, [r3, #4]
 800233e:	609a      	str	r2, [r3, #8]
 8002340:	60da      	str	r2, [r3, #12]
 8002342:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002344:	f107 0320 	add.w	r3, r7, #32
 8002348:	2244      	movs	r2, #68	@ 0x44
 800234a:	2100      	movs	r1, #0
 800234c:	4618      	mov	r0, r3
 800234e:	f009 fc4f 	bl	800bbf0 <memset>
  if(uartHandle->Instance==USART1)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a65      	ldr	r2, [pc, #404]	@ (80024ec <HAL_UART_MspInit+0x1c0>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d136      	bne.n	80023ca <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800235c:	2301      	movs	r3, #1
 800235e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002360:	2300      	movs	r3, #0
 8002362:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002364:	f107 0320 	add.w	r3, r7, #32
 8002368:	4618      	mov	r0, r3
 800236a:	f002 ff4f 	bl	800520c <HAL_RCCEx_PeriphCLKConfig>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002374:	f7ff faa1 	bl	80018ba <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002378:	4b5d      	ldr	r3, [pc, #372]	@ (80024f0 <HAL_UART_MspInit+0x1c4>)
 800237a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800237c:	4a5c      	ldr	r2, [pc, #368]	@ (80024f0 <HAL_UART_MspInit+0x1c4>)
 800237e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002382:	6613      	str	r3, [r2, #96]	@ 0x60
 8002384:	4b5a      	ldr	r3, [pc, #360]	@ (80024f0 <HAL_UART_MspInit+0x1c4>)
 8002386:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002388:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800238c:	61fb      	str	r3, [r7, #28]
 800238e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002390:	4b57      	ldr	r3, [pc, #348]	@ (80024f0 <HAL_UART_MspInit+0x1c4>)
 8002392:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002394:	4a56      	ldr	r2, [pc, #344]	@ (80024f0 <HAL_UART_MspInit+0x1c4>)
 8002396:	f043 0302 	orr.w	r3, r3, #2
 800239a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800239c:	4b54      	ldr	r3, [pc, #336]	@ (80024f0 <HAL_UART_MspInit+0x1c4>)
 800239e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a0:	f003 0302 	and.w	r3, r3, #2
 80023a4:	61bb      	str	r3, [r7, #24]
 80023a6:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80023a8:	23c0      	movs	r3, #192	@ 0xc0
 80023aa:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ac:	2302      	movs	r3, #2
 80023ae:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b0:	2300      	movs	r3, #0
 80023b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b4:	2300      	movs	r3, #0
 80023b6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80023b8:	2307      	movs	r3, #7
 80023ba:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023bc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80023c0:	4619      	mov	r1, r3
 80023c2:	484c      	ldr	r0, [pc, #304]	@ (80024f4 <HAL_UART_MspInit+0x1c8>)
 80023c4:	f001 ff78 	bl	80042b8 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80023c8:	e08c      	b.n	80024e4 <HAL_UART_MspInit+0x1b8>
  else if(uartHandle->Instance==USART2)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a4a      	ldr	r2, [pc, #296]	@ (80024f8 <HAL_UART_MspInit+0x1cc>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	f040 8087 	bne.w	80024e4 <HAL_UART_MspInit+0x1b8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80023d6:	2302      	movs	r3, #2
 80023d8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80023da:	2300      	movs	r3, #0
 80023dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023de:	f107 0320 	add.w	r3, r7, #32
 80023e2:	4618      	mov	r0, r3
 80023e4:	f002 ff12 	bl	800520c <HAL_RCCEx_PeriphCLKConfig>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <HAL_UART_MspInit+0xc6>
      Error_Handler();
 80023ee:	f7ff fa64 	bl	80018ba <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80023f2:	4b3f      	ldr	r3, [pc, #252]	@ (80024f0 <HAL_UART_MspInit+0x1c4>)
 80023f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023f6:	4a3e      	ldr	r2, [pc, #248]	@ (80024f0 <HAL_UART_MspInit+0x1c4>)
 80023f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80023fe:	4b3c      	ldr	r3, [pc, #240]	@ (80024f0 <HAL_UART_MspInit+0x1c4>)
 8002400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002406:	617b      	str	r3, [r7, #20]
 8002408:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800240a:	4b39      	ldr	r3, [pc, #228]	@ (80024f0 <HAL_UART_MspInit+0x1c4>)
 800240c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800240e:	4a38      	ldr	r2, [pc, #224]	@ (80024f0 <HAL_UART_MspInit+0x1c4>)
 8002410:	f043 0301 	orr.w	r3, r3, #1
 8002414:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002416:	4b36      	ldr	r3, [pc, #216]	@ (80024f0 <HAL_UART_MspInit+0x1c4>)
 8002418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	613b      	str	r3, [r7, #16]
 8002420:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002422:	4b33      	ldr	r3, [pc, #204]	@ (80024f0 <HAL_UART_MspInit+0x1c4>)
 8002424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002426:	4a32      	ldr	r2, [pc, #200]	@ (80024f0 <HAL_UART_MspInit+0x1c4>)
 8002428:	f043 0302 	orr.w	r3, r3, #2
 800242c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800242e:	4b30      	ldr	r3, [pc, #192]	@ (80024f0 <HAL_UART_MspInit+0x1c4>)
 8002430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002432:	f003 0302 	and.w	r3, r3, #2
 8002436:	60fb      	str	r3, [r7, #12]
 8002438:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LIDAR_RX_Pin;
 800243a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800243e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002440:	2302      	movs	r3, #2
 8002442:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002444:	2300      	movs	r3, #0
 8002446:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002448:	2300      	movs	r3, #0
 800244a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800244c:	2307      	movs	r3, #7
 800244e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(LIDAR_RX_GPIO_Port, &GPIO_InitStruct);
 8002450:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002454:	4619      	mov	r1, r3
 8002456:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800245a:	f001 ff2d 	bl	80042b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LIDAR_TX_Pin;
 800245e:	2308      	movs	r3, #8
 8002460:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002462:	2302      	movs	r3, #2
 8002464:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002466:	2300      	movs	r3, #0
 8002468:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800246a:	2300      	movs	r3, #0
 800246c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800246e:	2307      	movs	r3, #7
 8002470:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(LIDAR_TX_GPIO_Port, &GPIO_InitStruct);
 8002472:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002476:	4619      	mov	r1, r3
 8002478:	481e      	ldr	r0, [pc, #120]	@ (80024f4 <HAL_UART_MspInit+0x1c8>)
 800247a:	f001 ff1d 	bl	80042b8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel1;
 800247e:	4b1f      	ldr	r3, [pc, #124]	@ (80024fc <HAL_UART_MspInit+0x1d0>)
 8002480:	4a1f      	ldr	r2, [pc, #124]	@ (8002500 <HAL_UART_MspInit+0x1d4>)
 8002482:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8002484:	4b1d      	ldr	r3, [pc, #116]	@ (80024fc <HAL_UART_MspInit+0x1d0>)
 8002486:	221a      	movs	r2, #26
 8002488:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800248a:	4b1c      	ldr	r3, [pc, #112]	@ (80024fc <HAL_UART_MspInit+0x1d0>)
 800248c:	2200      	movs	r2, #0
 800248e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002490:	4b1a      	ldr	r3, [pc, #104]	@ (80024fc <HAL_UART_MspInit+0x1d0>)
 8002492:	2200      	movs	r2, #0
 8002494:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002496:	4b19      	ldr	r3, [pc, #100]	@ (80024fc <HAL_UART_MspInit+0x1d0>)
 8002498:	2280      	movs	r2, #128	@ 0x80
 800249a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800249c:	4b17      	ldr	r3, [pc, #92]	@ (80024fc <HAL_UART_MspInit+0x1d0>)
 800249e:	2200      	movs	r2, #0
 80024a0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024a2:	4b16      	ldr	r3, [pc, #88]	@ (80024fc <HAL_UART_MspInit+0x1d0>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80024a8:	4b14      	ldr	r3, [pc, #80]	@ (80024fc <HAL_UART_MspInit+0x1d0>)
 80024aa:	2220      	movs	r2, #32
 80024ac:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80024ae:	4b13      	ldr	r3, [pc, #76]	@ (80024fc <HAL_UART_MspInit+0x1d0>)
 80024b0:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 80024b4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80024b6:	4811      	ldr	r0, [pc, #68]	@ (80024fc <HAL_UART_MspInit+0x1d0>)
 80024b8:	f001 fc84 	bl	8003dc4 <HAL_DMA_Init>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d001      	beq.n	80024c6 <HAL_UART_MspInit+0x19a>
      Error_Handler();
 80024c2:	f7ff f9fa 	bl	80018ba <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4a0c      	ldr	r2, [pc, #48]	@ (80024fc <HAL_UART_MspInit+0x1d0>)
 80024ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80024ce:	4a0b      	ldr	r2, [pc, #44]	@ (80024fc <HAL_UART_MspInit+0x1d0>)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80024d4:	2200      	movs	r2, #0
 80024d6:	2105      	movs	r1, #5
 80024d8:	2026      	movs	r0, #38	@ 0x26
 80024da:	f001 fc4b 	bl	8003d74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80024de:	2026      	movs	r0, #38	@ 0x26
 80024e0:	f001 fc62 	bl	8003da8 <HAL_NVIC_EnableIRQ>
}
 80024e4:	bf00      	nop
 80024e6:	3778      	adds	r7, #120	@ 0x78
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	40013800 	.word	0x40013800
 80024f0:	40021000 	.word	0x40021000
 80024f4:	48000400 	.word	0x48000400
 80024f8:	40004400 	.word	0x40004400
 80024fc:	200005ec 	.word	0x200005ec
 8002500:	40020008 	.word	0x40020008

08002504 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002504:	480d      	ldr	r0, [pc, #52]	@ (800253c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002506:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002508:	f7ff fc06 	bl	8001d18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800250c:	480c      	ldr	r0, [pc, #48]	@ (8002540 <LoopForever+0x6>)
  ldr r1, =_edata
 800250e:	490d      	ldr	r1, [pc, #52]	@ (8002544 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002510:	4a0d      	ldr	r2, [pc, #52]	@ (8002548 <LoopForever+0xe>)
  movs r3, #0
 8002512:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002514:	e002      	b.n	800251c <LoopCopyDataInit>

08002516 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002516:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002518:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800251a:	3304      	adds	r3, #4

0800251c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800251c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800251e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002520:	d3f9      	bcc.n	8002516 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002522:	4a0a      	ldr	r2, [pc, #40]	@ (800254c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002524:	4c0a      	ldr	r4, [pc, #40]	@ (8002550 <LoopForever+0x16>)
  movs r3, #0
 8002526:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002528:	e001      	b.n	800252e <LoopFillZerobss>

0800252a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800252a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800252c:	3204      	adds	r2, #4

0800252e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800252e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002530:	d3fb      	bcc.n	800252a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002532:	f009 fc0b 	bl	800bd4c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002536:	f7ff f8bf 	bl	80016b8 <main>

0800253a <LoopForever>:

LoopForever:
    b LoopForever
 800253a:	e7fe      	b.n	800253a <LoopForever>
  ldr   r0, =_estack
 800253c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002540:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002544:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002548:	0800fae0 	.word	0x0800fae0
  ldr r2, =_sbss
 800254c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002550:	200014f0 	.word	0x200014f0

08002554 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002554:	e7fe      	b.n	8002554 <ADC1_2_IRQHandler>
	...

08002558 <spiWrite>:
 * @param address The address of the register to write to.
 * @param data Pointer to the data to send.
 * @param length Number of bytes to send.
 */
void spiWrite(uint8_t address, uint8_t *data, uint16_t length)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b084      	sub	sp, #16
 800255c:	af00      	add	r7, sp, #0
 800255e:	4603      	mov	r3, r0
 8002560:	6039      	str	r1, [r7, #0]
 8002562:	71fb      	strb	r3, [r7, #7]
 8002564:	4613      	mov	r3, r2
 8002566:	80bb      	strh	r3, [r7, #4]
    HAL_StatusTypeDef status;

    // Set the write command (clear MSB of the register address)
    uint8_t writeAddress = address & 0x7F;
 8002568:	79fb      	ldrb	r3, [r7, #7]
 800256a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800256e:	b2db      	uxtb	r3, r3
 8002570:	73bb      	strb	r3, [r7, #14]

    // Pull CS low to start the SPI transaction
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8002572:	2200      	movs	r2, #0
 8002574:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002578:	481a      	ldr	r0, [pc, #104]	@ (80025e4 <spiWrite+0x8c>)
 800257a:	f002 f81f 	bl	80045bc <HAL_GPIO_WritePin>

    // Transmit the address
    status = HAL_SPI_Transmit(&hspi1, &writeAddress, 1, HAL_MAX_DELAY);
 800257e:	f107 010e 	add.w	r1, r7, #14
 8002582:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002586:	2201      	movs	r2, #1
 8002588:	4817      	ldr	r0, [pc, #92]	@ (80025e8 <spiWrite+0x90>)
 800258a:	f003 f8da 	bl	8005742 <HAL_SPI_Transmit>
 800258e:	4603      	mov	r3, r0
 8002590:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 8002592:	7bfb      	ldrb	r3, [r7, #15]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d00a      	beq.n	80025ae <spiWrite+0x56>
    {
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET); // Set CS high on error
 8002598:	2201      	movs	r2, #1
 800259a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800259e:	4811      	ldr	r0, [pc, #68]	@ (80025e4 <spiWrite+0x8c>)
 80025a0:	f002 f80c 	bl	80045bc <HAL_GPIO_WritePin>
        DEBUG_PRINT("SPI Write Error during address transmission!\n");
 80025a4:	4811      	ldr	r0, [pc, #68]	@ (80025ec <spiWrite+0x94>)
 80025a6:	f009 fa23 	bl	800b9f0 <puts>
        Error_Handler();
 80025aa:	f7ff f986 	bl	80018ba <Error_Handler>
    }

    // Transmit the data
    status = HAL_SPI_Transmit(&hspi1, data, length, HAL_MAX_DELAY);
 80025ae:	88ba      	ldrh	r2, [r7, #4]
 80025b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80025b4:	6839      	ldr	r1, [r7, #0]
 80025b6:	480c      	ldr	r0, [pc, #48]	@ (80025e8 <spiWrite+0x90>)
 80025b8:	f003 f8c3 	bl	8005742 <HAL_SPI_Transmit>
 80025bc:	4603      	mov	r3, r0
 80025be:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET); // Set CS high after transaction
 80025c0:	2201      	movs	r2, #1
 80025c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80025c6:	4807      	ldr	r0, [pc, #28]	@ (80025e4 <spiWrite+0x8c>)
 80025c8:	f001 fff8 	bl	80045bc <HAL_GPIO_WritePin>

    if (status != HAL_OK)
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d004      	beq.n	80025dc <spiWrite+0x84>
    {
        DEBUG_PRINT("SPI Write Error during data transmission!\n");
 80025d2:	4807      	ldr	r0, [pc, #28]	@ (80025f0 <spiWrite+0x98>)
 80025d4:	f009 fa0c 	bl	800b9f0 <puts>
        Error_Handler();
 80025d8:	f7ff f96f 	bl	80018ba <Error_Handler>
    }
}
 80025dc:	bf00      	nop
 80025de:	3710      	adds	r7, #16
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	48000400 	.word	0x48000400
 80025e8:	2000032c 	.word	0x2000032c
 80025ec:	0800f4e8 	.word	0x0800f4e8
 80025f0:	0800f518 	.word	0x0800f518

080025f4 <spiRead>:
 * @param address The address of the register to read from.
 * @param data Pointer to the buffer to store the received data.
 * @param length Number of bytes to read.
 */
void spiRead(uint8_t address, uint8_t *data, uint16_t length)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4603      	mov	r3, r0
 80025fc:	6039      	str	r1, [r7, #0]
 80025fe:	71fb      	strb	r3, [r7, #7]
 8002600:	4613      	mov	r3, r2
 8002602:	80bb      	strh	r3, [r7, #4]
    HAL_StatusTypeDef status;

    // Pull CS low to start the SPI transaction
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8002604:	2200      	movs	r2, #0
 8002606:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800260a:	481a      	ldr	r0, [pc, #104]	@ (8002674 <spiRead+0x80>)
 800260c:	f001 ffd6 	bl	80045bc <HAL_GPIO_WritePin>

    // Transmit the address
    status = HAL_SPI_Transmit(&hspi1, &address, 1, HAL_MAX_DELAY);
 8002610:	1df9      	adds	r1, r7, #7
 8002612:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002616:	2201      	movs	r2, #1
 8002618:	4817      	ldr	r0, [pc, #92]	@ (8002678 <spiRead+0x84>)
 800261a:	f003 f892 	bl	8005742 <HAL_SPI_Transmit>
 800261e:	4603      	mov	r3, r0
 8002620:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 8002622:	7bfb      	ldrb	r3, [r7, #15]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d00a      	beq.n	800263e <spiRead+0x4a>
    {
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET); // Set CS high on error
 8002628:	2201      	movs	r2, #1
 800262a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800262e:	4811      	ldr	r0, [pc, #68]	@ (8002674 <spiRead+0x80>)
 8002630:	f001 ffc4 	bl	80045bc <HAL_GPIO_WritePin>
        DEBUG_PRINT("SPI Read Error during address transmission!\n");
 8002634:	4811      	ldr	r0, [pc, #68]	@ (800267c <spiRead+0x88>)
 8002636:	f009 f9db 	bl	800b9f0 <puts>
        Error_Handler();
 800263a:	f7ff f93e 	bl	80018ba <Error_Handler>
    }

    // Receive the data
    status = HAL_SPI_Receive(&hspi1, data, length, HAL_MAX_DELAY);
 800263e:	88ba      	ldrh	r2, [r7, #4]
 8002640:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002644:	6839      	ldr	r1, [r7, #0]
 8002646:	480c      	ldr	r0, [pc, #48]	@ (8002678 <spiRead+0x84>)
 8002648:	f003 f9f0 	bl	8005a2c <HAL_SPI_Receive>
 800264c:	4603      	mov	r3, r0
 800264e:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET); // Set CS high after transaction
 8002650:	2201      	movs	r2, #1
 8002652:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002656:	4807      	ldr	r0, [pc, #28]	@ (8002674 <spiRead+0x80>)
 8002658:	f001 ffb0 	bl	80045bc <HAL_GPIO_WritePin>

    if (status != HAL_OK)
 800265c:	7bfb      	ldrb	r3, [r7, #15]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d004      	beq.n	800266c <spiRead+0x78>
    {
        DEBUG_PRINT("SPI Read Error during data reception!\n");
 8002662:	4807      	ldr	r0, [pc, #28]	@ (8002680 <spiRead+0x8c>)
 8002664:	f009 f9c4 	bl	800b9f0 <puts>
        Error_Handler();
 8002668:	f7ff f927 	bl	80018ba <Error_Handler>
    }
}
 800266c:	bf00      	nop
 800266e:	3710      	adds	r7, #16
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	48000400 	.word	0x48000400
 8002678:	2000032c 	.word	0x2000032c
 800267c:	0800f544 	.word	0x0800f544
 8002680:	0800f570 	.word	0x0800f570

08002684 <ADXL343_writeRegister>:
 * @param reg The register address to write to.
 * @param values Pointer to the data to write.
 * @param length Number of bytes to write.
 */
void ADXL343_writeRegister(uint8_t reg, uint8_t *values, uint16_t length)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	4603      	mov	r3, r0
 800268c:	6039      	str	r1, [r7, #0]
 800268e:	71fb      	strb	r3, [r7, #7]
 8002690:	4613      	mov	r3, r2
 8002692:	80bb      	strh	r3, [r7, #4]
    uint8_t writeAddress = reg & ~(0x80); // Write mode
 8002694:	79fb      	ldrb	r3, [r7, #7]
 8002696:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800269a:	73fb      	strb	r3, [r7, #15]
    spiWrite(writeAddress, values, length);
 800269c:	88ba      	ldrh	r2, [r7, #4]
 800269e:	7bfb      	ldrb	r3, [r7, #15]
 80026a0:	6839      	ldr	r1, [r7, #0]
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7ff ff58 	bl	8002558 <spiWrite>
}
 80026a8:	bf00      	nop
 80026aa:	3710      	adds	r7, #16
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}

080026b0 <ADXL343_readRegister>:
 * @param reg The register address to read from.
 * @param data Pointer to the buffer to store the read data.
 * @param num Number of bytes to read.
 */
void ADXL343_readRegister(uint8_t reg, uint8_t *data, uint16_t num)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	4603      	mov	r3, r0
 80026b8:	6039      	str	r1, [r7, #0]
 80026ba:	71fb      	strb	r3, [r7, #7]
 80026bc:	4613      	mov	r3, r2
 80026be:	80bb      	strh	r3, [r7, #4]
    if (num > 1)
 80026c0:	88bb      	ldrh	r3, [r7, #4]
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d903      	bls.n	80026ce <ADXL343_readRegister+0x1e>
        reg |= 0x40; // Enable multiple-byte read
 80026c6:	79fb      	ldrb	r3, [r7, #7]
 80026c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80026cc:	71fb      	strb	r3, [r7, #7]
    reg |= 0x80;    // Set read mode
 80026ce:	79fb      	ldrb	r3, [r7, #7]
 80026d0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80026d4:	71fb      	strb	r3, [r7, #7]

    spiRead(reg, data, num);
 80026d6:	88ba      	ldrh	r2, [r7, #4]
 80026d8:	79fb      	ldrb	r3, [r7, #7]
 80026da:	6839      	ldr	r1, [r7, #0]
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff ff89 	bl	80025f4 <spiRead>
}
 80026e2:	bf00      	nop
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
	...

080026ec <ADXL343_Init>:
 * @param hadxl Pointer to the ADXL343 handle structure.
 * @note
 * - Verifies device ID and configures for single-tap detection.
 */
void ADXL343_Init(h_ADXL343_t *hadxl)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
    DEBUG_PRINT("Setting CSn\n");
 80026f4:	481f      	ldr	r0, [pc, #124]	@ (8002774 <ADXL343_Init+0x88>)
 80026f6:	f009 f97b 	bl	800b9f0 <puts>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET); // Set CS high
 80026fa:	2201      	movs	r2, #1
 80026fc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002700:	481d      	ldr	r0, [pc, #116]	@ (8002778 <ADXL343_Init+0x8c>)
 8002702:	f001 ff5b 	bl	80045bc <HAL_GPIO_WritePin>

    uint8_t deviceID;
    ADXL343_readRegister(ADXL343_DEVID, &deviceID, 1);
 8002706:	f107 030f 	add.w	r3, r7, #15
 800270a:	2201      	movs	r2, #1
 800270c:	4619      	mov	r1, r3
 800270e:	2000      	movs	r0, #0
 8002710:	f7ff ffce 	bl	80026b0 <ADXL343_readRegister>

    if (deviceID == 0xE5)
 8002714:	7bfb      	ldrb	r3, [r7, #15]
 8002716:	2be5      	cmp	r3, #229	@ 0xe5
 8002718:	d105      	bne.n	8002726 <ADXL343_Init+0x3a>
    {
        DEBUG_PRINT("ADXL343 detected successfully! Device ID: 0x%02X\n", deviceID);
 800271a:	7bfb      	ldrb	r3, [r7, #15]
 800271c:	4619      	mov	r1, r3
 800271e:	4817      	ldr	r0, [pc, #92]	@ (800277c <ADXL343_Init+0x90>)
 8002720:	f009 f8fe 	bl	800b920 <iprintf>
 8002724:	e004      	b.n	8002730 <ADXL343_Init+0x44>
    }
    else
    {
        DEBUG_PRINT("Failed to detect ADXL343. Read Device ID: 0x%02X\n", deviceID);
 8002726:	7bfb      	ldrb	r3, [r7, #15]
 8002728:	4619      	mov	r1, r3
 800272a:	4815      	ldr	r0, [pc, #84]	@ (8002780 <ADXL343_Init+0x94>)
 800272c:	f009 f8f8 	bl	800b920 <iprintf>
    }

    uint8_t val = 0x00;
 8002730:	2300      	movs	r3, #0
 8002732:	73bb      	strb	r3, [r7, #14]
    ADXL343_writeRegister(ADXL343_POWER_CTL, &val, 1); // Standby mode
 8002734:	f107 030e 	add.w	r3, r7, #14
 8002738:	2201      	movs	r2, #1
 800273a:	4619      	mov	r1, r3
 800273c:	202d      	movs	r0, #45	@ 0x2d
 800273e:	f7ff ffa1 	bl	8002684 <ADXL343_writeRegister>

    val = 0x08;
 8002742:	2308      	movs	r3, #8
 8002744:	73bb      	strb	r3, [r7, #14]
    ADXL343_writeRegister(ADXL343_POWER_CTL, &val, 1); // Measure mode
 8002746:	f107 030e 	add.w	r3, r7, #14
 800274a:	2201      	movs	r2, #1
 800274c:	4619      	mov	r1, r3
 800274e:	202d      	movs	r0, #45	@ 0x2d
 8002750:	f7ff ff98 	bl	8002684 <ADXL343_writeRegister>

    val = 0x01;
 8002754:	2301      	movs	r3, #1
 8002756:	73bb      	strb	r3, [r7, #14]
    ADXL343_writeRegister(ADXL343_DATA_FORMAT, &val, 1); // ±4g range
 8002758:	f107 030e 	add.w	r3, r7, #14
 800275c:	2201      	movs	r2, #1
 800275e:	4619      	mov	r1, r3
 8002760:	2031      	movs	r0, #49	@ 0x31
 8002762:	f7ff ff8f 	bl	8002684 <ADXL343_writeRegister>

    ADXL343_ConfigureTap(hadxl);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f000 f80c 	bl	8002784 <ADXL343_ConfigureTap>
}
 800276c:	bf00      	nop
 800276e:	3710      	adds	r7, #16
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	0800f598 	.word	0x0800f598
 8002778:	48000400 	.word	0x48000400
 800277c:	0800f5a4 	.word	0x0800f5a4
 8002780:	0800f5d8 	.word	0x0800f5d8

08002784 <ADXL343_ConfigureTap>:
 * @param hadxl Pointer to the ADXL343 handle structure.
 * @note
 * - Configures tap threshold, duration, and interrupt mapping.
 */
void ADXL343_ConfigureTap(h_ADXL343_t *hadxl)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b08a      	sub	sp, #40	@ 0x28
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
    uint8_t val;

    // Set tap threshold
    val = 50; // 50 * 0.0625g per LSB
 800278c:	2332      	movs	r3, #50	@ 0x32
 800278e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    ADXL343_writeRegister(ADXL343_THRESH_TAP, &val, 1);
 8002792:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 8002796:	2201      	movs	r2, #1
 8002798:	4619      	mov	r1, r3
 800279a:	201d      	movs	r0, #29
 800279c:	f7ff ff72 	bl	8002684 <ADXL343_writeRegister>

    // Set tap duration
    val = 30; // 30 ms
 80027a0:	231e      	movs	r3, #30
 80027a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    ADXL343_writeRegister(ADXL343_DUR, &val, 1);
 80027a6:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 80027aa:	2201      	movs	r2, #1
 80027ac:	4619      	mov	r1, r3
 80027ae:	2021      	movs	r0, #33	@ 0x21
 80027b0:	f7ff ff68 	bl	8002684 <ADXL343_writeRegister>

    // Enable tap detection on all axes
    val = 0x07; // X, Y, Z enabled
 80027b4:	2307      	movs	r3, #7
 80027b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    ADXL343_writeRegister(ADXL343_TAP_AXES, &val, 1);
 80027ba:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 80027be:	2201      	movs	r2, #1
 80027c0:	4619      	mov	r1, r3
 80027c2:	202a      	movs	r0, #42	@ 0x2a
 80027c4:	f7ff ff5e 	bl	8002684 <ADXL343_writeRegister>

    // Enable single-tap interrupt
    val = 0x40; // SINGLE_TAP bit
 80027c8:	2340      	movs	r3, #64	@ 0x40
 80027ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    ADXL343_writeRegister(ADXL343_INT_ENABLE, &val, 1);
 80027ce:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 80027d2:	2201      	movs	r2, #1
 80027d4:	4619      	mov	r1, r3
 80027d6:	202e      	movs	r0, #46	@ 0x2e
 80027d8:	f7ff ff54 	bl	8002684 <ADXL343_writeRegister>

    // Map single-tap interrupt to INT1
    val = 0x00; // Map to INT1
 80027dc:	2300      	movs	r3, #0
 80027de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    ADXL343_writeRegister(ADXL343_INT_MAP, &val, 1);
 80027e2:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 80027e6:	2201      	movs	r2, #1
 80027e8:	4619      	mov	r1, r3
 80027ea:	202f      	movs	r0, #47	@ 0x2f
 80027ec:	f7ff ff4a 	bl	8002684 <ADXL343_writeRegister>

    // Configure GPIO for INT1
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f0:	f107 0310 	add.w	r3, r7, #16
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]
 80027f8:	605a      	str	r2, [r3, #4]
 80027fa:	609a      	str	r2, [r3, #8]
 80027fc:	60da      	str	r2, [r3, #12]
 80027fe:	611a      	str	r2, [r3, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002800:	4b14      	ldr	r3, [pc, #80]	@ (8002854 <ADXL343_ConfigureTap+0xd0>)
 8002802:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002804:	4a13      	ldr	r2, [pc, #76]	@ (8002854 <ADXL343_ConfigureTap+0xd0>)
 8002806:	f043 0301 	orr.w	r3, r3, #1
 800280a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800280c:	4b11      	ldr	r3, [pc, #68]	@ (8002854 <ADXL343_ConfigureTap+0xd0>)
 800280e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002810:	f003 0301 	and.w	r3, r3, #1
 8002814:	60fb      	str	r3, [r7, #12]
 8002816:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = AG_INT1_Pin;
 8002818:	2308      	movs	r3, #8
 800281a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800281c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002820:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002822:	2300      	movs	r3, #0
 8002824:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002826:	f107 0310 	add.w	r3, r7, #16
 800282a:	4619      	mov	r1, r3
 800282c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002830:	f001 fd42 	bl	80042b8 <HAL_GPIO_Init>

    // Enable EXTI interrupt
    HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8002834:	2200      	movs	r2, #0
 8002836:	2105      	movs	r1, #5
 8002838:	2009      	movs	r0, #9
 800283a:	f001 fa9b 	bl	8003d74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800283e:	2009      	movs	r0, #9
 8002840:	f001 fab2 	bl	8003da8 <HAL_NVIC_EnableIRQ>

    DEBUG_PRINT("ADXL343 configured for single-tap detection.\n");
 8002844:	4804      	ldr	r0, [pc, #16]	@ (8002858 <ADXL343_ConfigureTap+0xd4>)
 8002846:	f009 f8d3 	bl	800b9f0 <puts>
}
 800284a:	bf00      	nop
 800284c:	3728      	adds	r7, #40	@ 0x28
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	40021000 	.word	0x40021000
 8002858:	0800f60c 	.word	0x0800f60c

0800285c <GP2Y0A41SK0F_Init>:

/**
 * @brief Initialize the GP2Y0A41SK0F sensors.
 * @param htof Pointer to the GP2Y0A41SK0F handle structure.
 */
void GP2Y0A41SK0F_Init(h_GP2Y0A41SK0F_t *htof) {
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
    // Assign ADC handles
    htof->hadc1 = &hadc1; // For ToF1
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	4a0e      	ldr	r2, [pc, #56]	@ (80028a0 <GP2Y0A41SK0F_Init+0x44>)
 8002868:	601a      	str	r2, [r3, #0]
    htof->hadc2 = &hadc2; // For ToF2
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a0d      	ldr	r2, [pc, #52]	@ (80028a4 <GP2Y0A41SK0F_Init+0x48>)
 800286e:	605a      	str	r2, [r3, #4]

    // Initialize ADC1
    if (HAL_ADC_Init(htof->hadc1) != HAL_OK) {
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4618      	mov	r0, r3
 8002876:	f000 fb87 	bl	8002f88 <HAL_ADC_Init>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d001      	beq.n	8002884 <GP2Y0A41SK0F_Init+0x28>
        Error_Handler();
 8002880:	f7ff f81b 	bl	80018ba <Error_Handler>
    }

    // Initialize ADC2
    if (HAL_ADC_Init(htof->hadc2) != HAL_OK) {
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	4618      	mov	r0, r3
 800288a:	f000 fb7d 	bl	8002f88 <HAL_ADC_Init>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d001      	beq.n	8002898 <GP2Y0A41SK0F_Init+0x3c>
        Error_Handler();
 8002894:	f7ff f811 	bl	80018ba <Error_Handler>
    }

    //GP2Y0A41SK0F_Start_Interrupt(htof);
}
 8002898:	bf00      	nop
 800289a:	3708      	adds	r7, #8
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	200001f8 	.word	0x200001f8
 80028a4:	20000264 	.word	0x20000264

080028a8 <Motor_Init>:
/**
 * @brief Initialize the motors.
 * @param hMotors Pointer to the motor handle structure.
 * @param htim Pointer to the timer handle used for PWM control.
 */
void Motor_Init(h_Motor_t * hMotors, TIM_HandleTypeDef * htim) {
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
	// Allows to get direct parameters from the timer used
	hMotors->htim = htim;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	683a      	ldr	r2, [r7, #0]
 80028b6:	61da      	str	r2, [r3, #28]
	hMotors->speed_increase_rate1 = 10;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	220a      	movs	r2, #10
 80028bc:	615a      	str	r2, [r3, #20]
	hMotors->speed_increase_rate2 = 10;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	220a      	movs	r2, #10
 80028c2:	619a      	str	r2, [r3, #24]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 80028c4:	4b1f      	ldr	r3, [pc, #124]	@ (8002944 <Motor_Init+0x9c>)
 80028c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028c8:	4a1e      	ldr	r2, [pc, #120]	@ (8002944 <Motor_Init+0x9c>)
 80028ca:	f043 0301 	orr.w	r3, r3, #1
 80028ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028d0:	4b1c      	ldr	r3, [pc, #112]	@ (8002944 <Motor_Init+0x9c>)
 80028d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028d4:	f003 0301 	and.w	r3, r3, #1
 80028d8:	60fb      	str	r3, [r7, #12]
 80028da:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80028dc:	4b19      	ldr	r3, [pc, #100]	@ (8002944 <Motor_Init+0x9c>)
 80028de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028e0:	4a18      	ldr	r2, [pc, #96]	@ (8002944 <Motor_Init+0x9c>)
 80028e2:	f043 0302 	orr.w	r3, r3, #2
 80028e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028e8:	4b16      	ldr	r3, [pc, #88]	@ (8002944 <Motor_Init+0x9c>)
 80028ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028ec:	f003 0302 	and.w	r3, r3, #2
 80028f0:	60bb      	str	r3, [r7, #8]
 80028f2:	68bb      	ldr	r3, [r7, #8]

	MX_TIM1_Init();
 80028f4:	f7ff fa22 	bl	8001d3c <MX_TIM1_Init>
	//MX_TIM2_Init();

	HAL_TIM_PWM_Start(hMotors->htim, TIM_CHANNEL_1);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	69db      	ldr	r3, [r3, #28]
 80028fc:	2100      	movs	r1, #0
 80028fe:	4618      	mov	r0, r3
 8002900:	f003 ffe2 	bl	80068c8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(hMotors->htim, TIM_CHANNEL_2);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	69db      	ldr	r3, [r3, #28]
 8002908:	2104      	movs	r1, #4
 800290a:	4618      	mov	r0, r3
 800290c:	f003 ffdc 	bl	80068c8 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(hMotors->htim, TIM_CHANNEL_1);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	69db      	ldr	r3, [r3, #28]
 8002914:	2100      	movs	r1, #0
 8002916:	4618      	mov	r0, r3
 8002918:	f005 f9ec 	bl	8007cf4 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(hMotors->htim, TIM_CHANNEL_2);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	69db      	ldr	r3, [r3, #28]
 8002920:	2104      	movs	r1, #4
 8002922:	4618      	mov	r0, r3
 8002924:	f005 f9e6 	bl	8007cf4 <HAL_TIMEx_PWMN_Start>

	hMotors->mode_mot1 = STANDBY_MODE;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2200      	movs	r2, #0
 800292c:	701a      	strb	r2, [r3, #0]
	hMotors->mode_mot2 = STANDBY_MODE;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2200      	movs	r2, #0
 8002932:	705a      	strb	r2, [r3, #1]
	Motor_SetMode(hMotors);
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f000 f807 	bl	8002948 <Motor_SetMode>
}
 800293a:	bf00      	nop
 800293c:	3710      	adds	r7, #16
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	40021000 	.word	0x40021000

08002948 <Motor_SetMode>:
/**
 * @brief Set the operating mode of the motors.
 * @param hMotors Pointer to the motor handle structure.
 */
void Motor_SetMode(h_Motor_t * hMotors)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
	switch (hMotors->mode_mot1) {
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	2b01      	cmp	r3, #1
 8002956:	d002      	beq.n	800295e <Motor_SetMode+0x16>
 8002958:	2b02      	cmp	r3, #2
 800295a:	d00d      	beq.n	8002978 <Motor_SetMode+0x30>
 800295c:	e019      	b.n	8002992 <Motor_SetMode+0x4a>
	case FORWARD_MODE:
		DEBUG_PRINT("Mot1: FORWARD_MODE\r\n");
		HAL_TIM_PWM_Start(hMotors->htim, TIM_CHANNEL_1);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	69db      	ldr	r3, [r3, #28]
 8002962:	2100      	movs	r1, #0
 8002964:	4618      	mov	r0, r3
 8002966:	f003 ffaf 	bl	80068c8 <HAL_TIM_PWM_Start>
		HAL_TIMEx_PWMN_Stop(hMotors->htim, TIM_CHANNEL_1);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	69db      	ldr	r3, [r3, #28]
 800296e:	2100      	movs	r1, #0
 8002970:	4618      	mov	r0, r3
 8002972:	f005 fa73 	bl	8007e5c <HAL_TIMEx_PWMN_Stop>
		break;
 8002976:	e01e      	b.n	80029b6 <Motor_SetMode+0x6e>

	case REVERSE_MODE:
		DEBUG_PRINT("Mot1: REVERSE_MODE\r\n");
		HAL_TIMEx_PWMN_Start(hMotors->htim, TIM_CHANNEL_1);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	69db      	ldr	r3, [r3, #28]
 800297c:	2100      	movs	r1, #0
 800297e:	4618      	mov	r0, r3
 8002980:	f005 f9b8 	bl	8007cf4 <HAL_TIMEx_PWMN_Start>
		HAL_TIM_PWM_Stop(hMotors->htim, TIM_CHANNEL_1);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	69db      	ldr	r3, [r3, #28]
 8002988:	2100      	movs	r1, #0
 800298a:	4618      	mov	r0, r3
 800298c:	f004 f89c 	bl	8006ac8 <HAL_TIM_PWM_Stop>
		break;
 8002990:	e011      	b.n	80029b6 <Motor_SetMode+0x6e>

	case STANDBY_MODE:
	default:
		HAL_TIMEx_PWMN_Stop(hMotors->htim, TIM_CHANNEL_1);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	69db      	ldr	r3, [r3, #28]
 8002996:	2100      	movs	r1, #0
 8002998:	4618      	mov	r0, r3
 800299a:	f005 fa5f 	bl	8007e5c <HAL_TIMEx_PWMN_Stop>
		HAL_TIM_PWM_Stop(hMotors->htim, TIM_CHANNEL_1);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	69db      	ldr	r3, [r3, #28]
 80029a2:	2100      	movs	r1, #0
 80029a4:	4618      	mov	r0, r3
 80029a6:	f004 f88f 	bl	8006ac8 <HAL_TIM_PWM_Stop>
		__HAL_TIM_SET_COMPARE(hMotors->htim, TIM_CHANNEL_1, 0);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	69db      	ldr	r3, [r3, #28]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2200      	movs	r2, #0
 80029b2:	635a      	str	r2, [r3, #52]	@ 0x34
		break;
 80029b4:	bf00      	nop
	}

	switch (hMotors->mode_mot2) {
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	785b      	ldrb	r3, [r3, #1]
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d002      	beq.n	80029c4 <Motor_SetMode+0x7c>
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d00d      	beq.n	80029de <Motor_SetMode+0x96>
 80029c2:	e019      	b.n	80029f8 <Motor_SetMode+0xb0>
	case FORWARD_MODE:
		DEBUG_PRINT("Mot2: FORWARD_MODE\r\n");
		HAL_TIM_PWM_Start(hMotors->htim, TIM_CHANNEL_2);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	69db      	ldr	r3, [r3, #28]
 80029c8:	2104      	movs	r1, #4
 80029ca:	4618      	mov	r0, r3
 80029cc:	f003 ff7c 	bl	80068c8 <HAL_TIM_PWM_Start>
		HAL_TIMEx_PWMN_Stop(hMotors->htim, TIM_CHANNEL_2);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	69db      	ldr	r3, [r3, #28]
 80029d4:	2104      	movs	r1, #4
 80029d6:	4618      	mov	r0, r3
 80029d8:	f005 fa40 	bl	8007e5c <HAL_TIMEx_PWMN_Stop>
		break;
 80029dc:	e01e      	b.n	8002a1c <Motor_SetMode+0xd4>

	case REVERSE_MODE:
		DEBUG_PRINT("Mot2: REVERSE_MODE\r\n");
		HAL_TIMEx_PWMN_Start(hMotors->htim, TIM_CHANNEL_2);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	69db      	ldr	r3, [r3, #28]
 80029e2:	2104      	movs	r1, #4
 80029e4:	4618      	mov	r0, r3
 80029e6:	f005 f985 	bl	8007cf4 <HAL_TIMEx_PWMN_Start>
		HAL_TIM_PWM_Stop(hMotors->htim, TIM_CHANNEL_2);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	69db      	ldr	r3, [r3, #28]
 80029ee:	2104      	movs	r1, #4
 80029f0:	4618      	mov	r0, r3
 80029f2:	f004 f869 	bl	8006ac8 <HAL_TIM_PWM_Stop>
		break;
 80029f6:	e011      	b.n	8002a1c <Motor_SetMode+0xd4>

	case STANDBY_MODE:
	default:
		HAL_TIMEx_PWMN_Stop(hMotors->htim, TIM_CHANNEL_2);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	69db      	ldr	r3, [r3, #28]
 80029fc:	2104      	movs	r1, #4
 80029fe:	4618      	mov	r0, r3
 8002a00:	f005 fa2c 	bl	8007e5c <HAL_TIMEx_PWMN_Stop>
		HAL_TIM_PWM_Stop(hMotors->htim, TIM_CHANNEL_2);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	69db      	ldr	r3, [r3, #28]
 8002a08:	2104      	movs	r1, #4
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f004 f85c 	bl	8006ac8 <HAL_TIM_PWM_Stop>
		__HAL_TIM_SET_COMPARE(hMotors->htim, TIM_CHANNEL_2, 0);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	69db      	ldr	r3, [r3, #28]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2200      	movs	r2, #0
 8002a18:	639a      	str	r2, [r3, #56]	@ 0x38
		break;
 8002a1a:	bf00      	nop
	}
}
 8002a1c:	bf00      	nop
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	0000      	movs	r0, r0
	...

08002a28 <Motor_SetSpeed_percent>:
 * @brief Set the speed of the motors as a percentage of maximum speed.
 * @param hMotor Pointer to the motor handle structure.
 * @param percent1 Speed percentage for motor 1 (0.0 to 100.0).
 * @param percent2 Speed percentage for motor 2 (0.0 to 100.0).
 */
void Motor_SetSpeed_percent(h_Motor_t * hMotor, float percent1, float percent2) {
 8002a28:	b5b0      	push	{r4, r5, r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	ed87 0a02 	vstr	s0, [r7, #8]
 8002a34:	edc7 0a01 	vstr	s1, [r7, #4]
	hMotor->speed1 = (int)(MOTOR1_REV_DIFF * hMotor->htim->Init.Period * percent1/100.0);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	69db      	ldr	r3, [r3, #28]
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7fd fd88 	bl	8000554 <__aeabi_ui2d>
 8002a44:	a323      	add	r3, pc, #140	@ (adr r3, 8002ad4 <Motor_SetSpeed_percent+0xac>)
 8002a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a4a:	f7fd fdfd 	bl	8000648 <__aeabi_dmul>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	460b      	mov	r3, r1
 8002a52:	4614      	mov	r4, r2
 8002a54:	461d      	mov	r5, r3
 8002a56:	68b8      	ldr	r0, [r7, #8]
 8002a58:	f7fd fd9e 	bl	8000598 <__aeabi_f2d>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	460b      	mov	r3, r1
 8002a60:	4620      	mov	r0, r4
 8002a62:	4629      	mov	r1, r5
 8002a64:	f7fd fdf0 	bl	8000648 <__aeabi_dmul>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	460b      	mov	r3, r1
 8002a6c:	4610      	mov	r0, r2
 8002a6e:	4619      	mov	r1, r3
 8002a70:	f04f 0200 	mov.w	r2, #0
 8002a74:	4b16      	ldr	r3, [pc, #88]	@ (8002ad0 <Motor_SetSpeed_percent+0xa8>)
 8002a76:	f7fd ff11 	bl	800089c <__aeabi_ddiv>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	4610      	mov	r0, r2
 8002a80:	4619      	mov	r1, r3
 8002a82:	f7fe f891 	bl	8000ba8 <__aeabi_d2iz>
 8002a86:	4602      	mov	r2, r0
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	605a      	str	r2, [r3, #4]
	hMotor->speed2 = (int)(hMotor->htim->Init.Period * percent2/100.0);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	69db      	ldr	r3, [r3, #28]
 8002a90:	68db      	ldr	r3, [r3, #12]
 8002a92:	ee07 3a90 	vmov	s15, r3
 8002a96:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a9a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aa2:	ee17 0a90 	vmov	r0, s15
 8002aa6:	f7fd fd77 	bl	8000598 <__aeabi_f2d>
 8002aaa:	f04f 0200 	mov.w	r2, #0
 8002aae:	4b08      	ldr	r3, [pc, #32]	@ (8002ad0 <Motor_SetSpeed_percent+0xa8>)
 8002ab0:	f7fd fef4 	bl	800089c <__aeabi_ddiv>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	460b      	mov	r3, r1
 8002ab8:	4610      	mov	r0, r2
 8002aba:	4619      	mov	r1, r3
 8002abc:	f7fe f874 	bl	8000ba8 <__aeabi_d2iz>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	609a      	str	r2, [r3, #8]
}
 8002ac6:	bf00      	nop
 8002ac8:	3710      	adds	r7, #16
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bdb0      	pop	{r4, r5, r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	40590000 	.word	0x40590000
 8002ad4:	33333333 	.word	0x33333333
 8002ad8:	3feb3333 	.word	0x3feb3333

08002adc <Motor_UpdateSpeed>:

/**
 * @brief Update motor speeds gradually to achieve smoother transitions.
 * @param hMotor Pointer to the motor handle structure.
 */
void Motor_UpdateSpeed(h_Motor_t * hMotors) {
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
	// Increase speed progressively
	if (hMotors->speed1 > hMotors->current_speed1)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685a      	ldr	r2, [r3, #4]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	dd06      	ble.n	8002afe <Motor_UpdateSpeed+0x22>
		hMotors->current_speed1 += hMotors->speed_increase_rate1;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	68da      	ldr	r2, [r3, #12]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	695b      	ldr	r3, [r3, #20]
 8002af8:	441a      	add	r2, r3
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	60da      	str	r2, [r3, #12]
	if (hMotors->speed2 > hMotors->current_speed2)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	689a      	ldr	r2, [r3, #8]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	691b      	ldr	r3, [r3, #16]
 8002b06:	429a      	cmp	r2, r3
 8002b08:	dd06      	ble.n	8002b18 <Motor_UpdateSpeed+0x3c>
		hMotors->current_speed2 += hMotors->speed_increase_rate2;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	691a      	ldr	r2, [r3, #16]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	441a      	add	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	611a      	str	r2, [r3, #16]

	// Decrease speed progressively
	if (hMotors->speed1 < hMotors->current_speed1)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685a      	ldr	r2, [r3, #4]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	429a      	cmp	r2, r3
 8002b22:	da06      	bge.n	8002b32 <Motor_UpdateSpeed+0x56>
		hMotors->current_speed1 -= hMotors->speed_increase_rate1;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	68da      	ldr	r2, [r3, #12]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	695b      	ldr	r3, [r3, #20]
 8002b2c:	1ad2      	subs	r2, r2, r3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	60da      	str	r2, [r3, #12]
	if (hMotors->speed2 < hMotors->current_speed2)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	689a      	ldr	r2, [r3, #8]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	691b      	ldr	r3, [r3, #16]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	da06      	bge.n	8002b4c <Motor_UpdateSpeed+0x70>
		hMotors->current_speed2 -= hMotors->speed_increase_rate2;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	691a      	ldr	r2, [r3, #16]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	699b      	ldr	r3, [r3, #24]
 8002b46:	1ad2      	subs	r2, r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	611a      	str	r2, [r3, #16]

	__HAL_TIM_SET_COMPARE(hMotors->htim, TIM_CHANNEL_1, hMotors->current_speed1);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	68da      	ldr	r2, [r3, #12]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	69db      	ldr	r3, [r3, #28]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(hMotors->htim, TIM_CHANNEL_2, hMotors->current_speed2);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	691a      	ldr	r2, [r3, #16]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	69db      	ldr	r3, [r3, #28]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002b64:	bf00      	nop
 8002b66:	370c      	adds	r7, #12
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002b76:	2300      	movs	r3, #0
 8002b78:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b7a:	2003      	movs	r0, #3
 8002b7c:	f001 f8ef 	bl	8003d5e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002b80:	200f      	movs	r0, #15
 8002b82:	f7fe ff53 	bl	8001a2c <HAL_InitTick>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d002      	beq.n	8002b92 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	71fb      	strb	r3, [r7, #7]
 8002b90:	e001      	b.n	8002b96 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002b92:	f7fe ff21 	bl	80019d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002b96:	79fb      	ldrb	r3, [r7, #7]

}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3708      	adds	r7, #8
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}

08002ba0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ba4:	4b05      	ldr	r3, [pc, #20]	@ (8002bbc <HAL_IncTick+0x1c>)
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	4b05      	ldr	r3, [pc, #20]	@ (8002bc0 <HAL_IncTick+0x20>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4413      	add	r3, r2
 8002bae:	4a03      	ldr	r2, [pc, #12]	@ (8002bbc <HAL_IncTick+0x1c>)
 8002bb0:	6013      	str	r3, [r2, #0]
}
 8002bb2:	bf00      	nop
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr
 8002bbc:	2000064c 	.word	0x2000064c
 8002bc0:	2000000c 	.word	0x2000000c

08002bc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  return uwTick;
 8002bc8:	4b03      	ldr	r3, [pc, #12]	@ (8002bd8 <HAL_GetTick+0x14>)
 8002bca:	681b      	ldr	r3, [r3, #0]
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	2000064c 	.word	0x2000064c

08002bdc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	431a      	orrs	r2, r3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	609a      	str	r2, [r3, #8]
}
 8002bf6:	bf00      	nop
 8002bf8:	370c      	adds	r7, #12
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr

08002c02 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002c02:	b480      	push	{r7}
 8002c04:	b083      	sub	sp, #12
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
 8002c0a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	431a      	orrs	r2, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	609a      	str	r2, [r3, #8]
}
 8002c1c:	bf00      	nop
 8002c1e:	370c      	adds	r7, #12
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr

08002c28 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	370c      	adds	r7, #12
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b087      	sub	sp, #28
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	60f8      	str	r0, [r7, #12]
 8002c4c:	60b9      	str	r1, [r7, #8]
 8002c4e:	607a      	str	r2, [r7, #4]
 8002c50:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	3360      	adds	r3, #96	@ 0x60
 8002c56:	461a      	mov	r2, r3
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	4413      	add	r3, r2
 8002c5e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	4b08      	ldr	r3, [pc, #32]	@ (8002c88 <LL_ADC_SetOffset+0x44>)
 8002c66:	4013      	ands	r3, r2
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002c6e:	683a      	ldr	r2, [r7, #0]
 8002c70:	430a      	orrs	r2, r1
 8002c72:	4313      	orrs	r3, r2
 8002c74:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002c7c:	bf00      	nop
 8002c7e:	371c      	adds	r7, #28
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr
 8002c88:	03fff000 	.word	0x03fff000

08002c8c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	3360      	adds	r3, #96	@ 0x60
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	4413      	add	r3, r2
 8002ca2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3714      	adds	r7, #20
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr

08002cb8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b087      	sub	sp, #28
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	60f8      	str	r0, [r7, #12]
 8002cc0:	60b9      	str	r1, [r7, #8]
 8002cc2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	3360      	adds	r3, #96	@ 0x60
 8002cc8:	461a      	mov	r2, r3
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	4413      	add	r3, r2
 8002cd0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	431a      	orrs	r2, r3
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002ce2:	bf00      	nop
 8002ce4:	371c      	adds	r7, #28
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr

08002cee <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002cee:	b480      	push	{r7}
 8002cf0:	b087      	sub	sp, #28
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	60f8      	str	r0, [r7, #12]
 8002cf6:	60b9      	str	r1, [r7, #8]
 8002cf8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	3360      	adds	r3, #96	@ 0x60
 8002cfe:	461a      	mov	r2, r3
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	4413      	add	r3, r2
 8002d06:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	431a      	orrs	r2, r3
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002d18:	bf00      	nop
 8002d1a:	371c      	adds	r7, #28
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b087      	sub	sp, #28
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	60b9      	str	r1, [r7, #8]
 8002d2e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	3360      	adds	r3, #96	@ 0x60
 8002d34:	461a      	mov	r2, r3
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	4413      	add	r3, r2
 8002d3c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	431a      	orrs	r2, r3
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002d4e:	bf00      	nop
 8002d50:	371c      	adds	r7, #28
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr

08002d5a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b083      	sub	sp, #12
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
 8002d62:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	695b      	ldr	r3, [r3, #20]
 8002d68:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	615a      	str	r2, [r3, #20]
}
 8002d74:	bf00      	nop
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b087      	sub	sp, #28
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	60b9      	str	r1, [r7, #8]
 8002d8a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	3330      	adds	r3, #48	@ 0x30
 8002d90:	461a      	mov	r2, r3
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	0a1b      	lsrs	r3, r3, #8
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	f003 030c 	and.w	r3, r3, #12
 8002d9c:	4413      	add	r3, r2
 8002d9e:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	f003 031f 	and.w	r3, r3, #31
 8002daa:	211f      	movs	r1, #31
 8002dac:	fa01 f303 	lsl.w	r3, r1, r3
 8002db0:	43db      	mvns	r3, r3
 8002db2:	401a      	ands	r2, r3
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	0e9b      	lsrs	r3, r3, #26
 8002db8:	f003 011f 	and.w	r1, r3, #31
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	f003 031f 	and.w	r3, r3, #31
 8002dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8002dc6:	431a      	orrs	r2, r3
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002dcc:	bf00      	nop
 8002dce:	371c      	adds	r7, #28
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr

08002dd8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b087      	sub	sp, #28
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	60b9      	str	r1, [r7, #8]
 8002de2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	3314      	adds	r3, #20
 8002de8:	461a      	mov	r2, r3
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	0e5b      	lsrs	r3, r3, #25
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	f003 0304 	and.w	r3, r3, #4
 8002df4:	4413      	add	r3, r2
 8002df6:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	0d1b      	lsrs	r3, r3, #20
 8002e00:	f003 031f 	and.w	r3, r3, #31
 8002e04:	2107      	movs	r1, #7
 8002e06:	fa01 f303 	lsl.w	r3, r1, r3
 8002e0a:	43db      	mvns	r3, r3
 8002e0c:	401a      	ands	r2, r3
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	0d1b      	lsrs	r3, r3, #20
 8002e12:	f003 031f 	and.w	r3, r3, #31
 8002e16:	6879      	ldr	r1, [r7, #4]
 8002e18:	fa01 f303 	lsl.w	r3, r1, r3
 8002e1c:	431a      	orrs	r2, r3
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002e22:	bf00      	nop
 8002e24:	371c      	adds	r7, #28
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
	...

08002e30 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b085      	sub	sp, #20
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	60b9      	str	r1, [r7, #8]
 8002e3a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e48:	43db      	mvns	r3, r3
 8002e4a:	401a      	ands	r2, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	f003 0318 	and.w	r3, r3, #24
 8002e52:	4908      	ldr	r1, [pc, #32]	@ (8002e74 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002e54:	40d9      	lsrs	r1, r3
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	400b      	ands	r3, r1
 8002e5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e5e:	431a      	orrs	r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002e66:	bf00      	nop
 8002e68:	3714      	adds	r7, #20
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	0007ffff 	.word	0x0007ffff

08002e78 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002e88:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	6093      	str	r3, [r2, #8]
}
 8002e90:	bf00      	nop
 8002e92:	370c      	adds	r7, #12
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr

08002e9c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b083      	sub	sp, #12
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002eac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002eb0:	d101      	bne.n	8002eb6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e000      	b.n	8002eb8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002eb6:	2300      	movs	r3, #0
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	370c      	adds	r7, #12
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec2:	4770      	bx	lr

08002ec4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002ed4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ed8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002ee0:	bf00      	nop
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002efc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002f00:	d101      	bne.n	8002f06 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002f02:	2301      	movs	r3, #1
 8002f04:	e000      	b.n	8002f08 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002f06:	2300      	movs	r3, #0
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	370c      	adds	r7, #12
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr

08002f14 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	f003 0301 	and.w	r3, r3, #1
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d101      	bne.n	8002f2c <LL_ADC_IsEnabled+0x18>
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e000      	b.n	8002f2e <LL_ADC_IsEnabled+0x1a>
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	370c      	adds	r7, #12
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr

08002f3a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	b083      	sub	sp, #12
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	f003 0304 	and.w	r3, r3, #4
 8002f4a:	2b04      	cmp	r3, #4
 8002f4c:	d101      	bne.n	8002f52 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e000      	b.n	8002f54 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f52:	2300      	movs	r3, #0
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f003 0308 	and.w	r3, r3, #8
 8002f70:	2b08      	cmp	r3, #8
 8002f72:	d101      	bne.n	8002f78 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002f74:	2301      	movs	r3, #1
 8002f76:	e000      	b.n	8002f7a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	370c      	adds	r7, #12
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
	...

08002f88 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f88:	b590      	push	{r4, r7, lr}
 8002f8a:	b089      	sub	sp, #36	@ 0x24
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f90:	2300      	movs	r3, #0
 8002f92:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002f94:	2300      	movs	r3, #0
 8002f96:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d101      	bne.n	8002fa2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e167      	b.n	8003272 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	695b      	ldr	r3, [r3, #20]
 8002fa6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d109      	bne.n	8002fc4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f7fe f91d 	bl	80011f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff ff67 	bl	8002e9c <LL_ADC_IsDeepPowerDownEnabled>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d004      	beq.n	8002fde <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7ff ff4d 	bl	8002e78 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f7ff ff82 	bl	8002eec <LL_ADC_IsInternalRegulatorEnabled>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d115      	bne.n	800301a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7ff ff66 	bl	8002ec4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ff8:	4ba0      	ldr	r3, [pc, #640]	@ (800327c <HAL_ADC_Init+0x2f4>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	099b      	lsrs	r3, r3, #6
 8002ffe:	4aa0      	ldr	r2, [pc, #640]	@ (8003280 <HAL_ADC_Init+0x2f8>)
 8003000:	fba2 2303 	umull	r2, r3, r2, r3
 8003004:	099b      	lsrs	r3, r3, #6
 8003006:	3301      	adds	r3, #1
 8003008:	005b      	lsls	r3, r3, #1
 800300a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800300c:	e002      	b.n	8003014 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	3b01      	subs	r3, #1
 8003012:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d1f9      	bne.n	800300e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4618      	mov	r0, r3
 8003020:	f7ff ff64 	bl	8002eec <LL_ADC_IsInternalRegulatorEnabled>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d10d      	bne.n	8003046 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800302e:	f043 0210 	orr.w	r2, r3, #16
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800303a:	f043 0201 	orr.w	r2, r3, #1
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4618      	mov	r0, r3
 800304c:	f7ff ff75 	bl	8002f3a <LL_ADC_REG_IsConversionOngoing>
 8003050:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003056:	f003 0310 	and.w	r3, r3, #16
 800305a:	2b00      	cmp	r3, #0
 800305c:	f040 8100 	bne.w	8003260 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	2b00      	cmp	r3, #0
 8003064:	f040 80fc 	bne.w	8003260 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800306c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003070:	f043 0202 	orr.w	r2, r3, #2
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4618      	mov	r0, r3
 800307e:	f7ff ff49 	bl	8002f14 <LL_ADC_IsEnabled>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d111      	bne.n	80030ac <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003088:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800308c:	f7ff ff42 	bl	8002f14 <LL_ADC_IsEnabled>
 8003090:	4604      	mov	r4, r0
 8003092:	487c      	ldr	r0, [pc, #496]	@ (8003284 <HAL_ADC_Init+0x2fc>)
 8003094:	f7ff ff3e 	bl	8002f14 <LL_ADC_IsEnabled>
 8003098:	4603      	mov	r3, r0
 800309a:	4323      	orrs	r3, r4
 800309c:	2b00      	cmp	r3, #0
 800309e:	d105      	bne.n	80030ac <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	4619      	mov	r1, r3
 80030a6:	4878      	ldr	r0, [pc, #480]	@ (8003288 <HAL_ADC_Init+0x300>)
 80030a8:	f7ff fd98 	bl	8002bdc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	7f5b      	ldrb	r3, [r3, #29]
 80030b0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80030b6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80030bc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80030c2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80030ca:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80030cc:	4313      	orrs	r3, r2
 80030ce:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d106      	bne.n	80030e8 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030de:	3b01      	subs	r3, #1
 80030e0:	045b      	lsls	r3, r3, #17
 80030e2:	69ba      	ldr	r2, [r7, #24]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d009      	beq.n	8003104 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030f4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030fc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80030fe:	69ba      	ldr	r2, [r7, #24]
 8003100:	4313      	orrs	r3, r2
 8003102:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	68da      	ldr	r2, [r3, #12]
 800310a:	4b60      	ldr	r3, [pc, #384]	@ (800328c <HAL_ADC_Init+0x304>)
 800310c:	4013      	ands	r3, r2
 800310e:	687a      	ldr	r2, [r7, #4]
 8003110:	6812      	ldr	r2, [r2, #0]
 8003112:	69b9      	ldr	r1, [r7, #24]
 8003114:	430b      	orrs	r3, r1
 8003116:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	691b      	ldr	r3, [r3, #16]
 800311e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	430a      	orrs	r2, r1
 800312c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4618      	mov	r0, r3
 8003134:	f7ff ff14 	bl	8002f60 <LL_ADC_INJ_IsConversionOngoing>
 8003138:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d16d      	bne.n	800321c <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d16a      	bne.n	800321c <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800314a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003152:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003154:	4313      	orrs	r3, r2
 8003156:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003162:	f023 0302 	bic.w	r3, r3, #2
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	6812      	ldr	r2, [r2, #0]
 800316a:	69b9      	ldr	r1, [r7, #24]
 800316c:	430b      	orrs	r3, r1
 800316e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	691b      	ldr	r3, [r3, #16]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d017      	beq.n	80031a8 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	691a      	ldr	r2, [r3, #16]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003186:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003190:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003194:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	6911      	ldr	r1, [r2, #16]
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	6812      	ldr	r2, [r2, #0]
 80031a0:	430b      	orrs	r3, r1
 80031a2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80031a6:	e013      	b.n	80031d0 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	691a      	ldr	r2, [r3, #16]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80031b6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	6812      	ldr	r2, [r2, #0]
 80031c4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80031c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031cc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d118      	bne.n	800320c <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	691b      	ldr	r3, [r3, #16]
 80031e0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80031e4:	f023 0304 	bic.w	r3, r3, #4
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80031f0:	4311      	orrs	r1, r2
 80031f2:	687a      	ldr	r2, [r7, #4]
 80031f4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80031f6:	4311      	orrs	r1, r2
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80031fc:	430a      	orrs	r2, r1
 80031fe:	431a      	orrs	r2, r3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f042 0201 	orr.w	r2, r2, #1
 8003208:	611a      	str	r2, [r3, #16]
 800320a:	e007      	b.n	800321c <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	691a      	ldr	r2, [r3, #16]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f022 0201 	bic.w	r2, r2, #1
 800321a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	695b      	ldr	r3, [r3, #20]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d10c      	bne.n	800323e <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800322a:	f023 010f 	bic.w	r1, r3, #15
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a1b      	ldr	r3, [r3, #32]
 8003232:	1e5a      	subs	r2, r3, #1
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	430a      	orrs	r2, r1
 800323a:	631a      	str	r2, [r3, #48]	@ 0x30
 800323c:	e007      	b.n	800324e <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f022 020f 	bic.w	r2, r2, #15
 800324c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003252:	f023 0303 	bic.w	r3, r3, #3
 8003256:	f043 0201 	orr.w	r2, r3, #1
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800325e:	e007      	b.n	8003270 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003264:	f043 0210 	orr.w	r2, r3, #16
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003270:	7ffb      	ldrb	r3, [r7, #31]
}
 8003272:	4618      	mov	r0, r3
 8003274:	3724      	adds	r7, #36	@ 0x24
 8003276:	46bd      	mov	sp, r7
 8003278:	bd90      	pop	{r4, r7, pc}
 800327a:	bf00      	nop
 800327c:	20000004 	.word	0x20000004
 8003280:	053e2d63 	.word	0x053e2d63
 8003284:	50000100 	.word	0x50000100
 8003288:	50000300 	.word	0x50000300
 800328c:	fff04007 	.word	0xfff04007

08003290 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b0b6      	sub	sp, #216	@ 0xd8
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800329a:	2300      	movs	r3, #0
 800329c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80032a0:	2300      	movs	r3, #0
 80032a2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d101      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x22>
 80032ae:	2302      	movs	r3, #2
 80032b0:	e3c8      	b.n	8003a44 <HAL_ADC_ConfigChannel+0x7b4>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2201      	movs	r2, #1
 80032b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4618      	mov	r0, r3
 80032c0:	f7ff fe3b 	bl	8002f3a <LL_ADC_REG_IsConversionOngoing>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	f040 83ad 	bne.w	8003a26 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6818      	ldr	r0, [r3, #0]
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	6859      	ldr	r1, [r3, #4]
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	461a      	mov	r2, r3
 80032da:	f7ff fd51 	bl	8002d80 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4618      	mov	r0, r3
 80032e4:	f7ff fe29 	bl	8002f3a <LL_ADC_REG_IsConversionOngoing>
 80032e8:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4618      	mov	r0, r3
 80032f2:	f7ff fe35 	bl	8002f60 <LL_ADC_INJ_IsConversionOngoing>
 80032f6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80032fa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	f040 81d9 	bne.w	80036b6 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003304:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003308:	2b00      	cmp	r3, #0
 800330a:	f040 81d4 	bne.w	80036b6 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003316:	d10f      	bne.n	8003338 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6818      	ldr	r0, [r3, #0]
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2200      	movs	r2, #0
 8003322:	4619      	mov	r1, r3
 8003324:	f7ff fd58 	bl	8002dd8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003330:	4618      	mov	r0, r3
 8003332:	f7ff fd12 	bl	8002d5a <LL_ADC_SetSamplingTimeCommonConfig>
 8003336:	e00e      	b.n	8003356 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6818      	ldr	r0, [r3, #0]
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	6819      	ldr	r1, [r3, #0]
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	461a      	mov	r2, r3
 8003346:	f7ff fd47 	bl	8002dd8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	2100      	movs	r1, #0
 8003350:	4618      	mov	r0, r3
 8003352:	f7ff fd02 	bl	8002d5a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	695a      	ldr	r2, [r3, #20]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	08db      	lsrs	r3, r3, #3
 8003362:	f003 0303 	and.w	r3, r3, #3
 8003366:	005b      	lsls	r3, r3, #1
 8003368:	fa02 f303 	lsl.w	r3, r2, r3
 800336c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	691b      	ldr	r3, [r3, #16]
 8003374:	2b04      	cmp	r3, #4
 8003376:	d022      	beq.n	80033be <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6818      	ldr	r0, [r3, #0]
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	6919      	ldr	r1, [r3, #16]
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003388:	f7ff fc5c 	bl	8002c44 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6818      	ldr	r0, [r3, #0]
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	6919      	ldr	r1, [r3, #16]
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	461a      	mov	r2, r3
 800339a:	f7ff fca8 	bl	8002cee <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6818      	ldr	r0, [r3, #0]
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d102      	bne.n	80033b4 <HAL_ADC_ConfigChannel+0x124>
 80033ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033b2:	e000      	b.n	80033b6 <HAL_ADC_ConfigChannel+0x126>
 80033b4:	2300      	movs	r3, #0
 80033b6:	461a      	mov	r2, r3
 80033b8:	f7ff fcb4 	bl	8002d24 <LL_ADC_SetOffsetSaturation>
 80033bc:	e17b      	b.n	80036b6 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2100      	movs	r1, #0
 80033c4:	4618      	mov	r0, r3
 80033c6:	f7ff fc61 	bl	8002c8c <LL_ADC_GetOffsetChannel>
 80033ca:	4603      	mov	r3, r0
 80033cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d10a      	bne.n	80033ea <HAL_ADC_ConfigChannel+0x15a>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	2100      	movs	r1, #0
 80033da:	4618      	mov	r0, r3
 80033dc:	f7ff fc56 	bl	8002c8c <LL_ADC_GetOffsetChannel>
 80033e0:	4603      	mov	r3, r0
 80033e2:	0e9b      	lsrs	r3, r3, #26
 80033e4:	f003 021f 	and.w	r2, r3, #31
 80033e8:	e01e      	b.n	8003428 <HAL_ADC_ConfigChannel+0x198>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2100      	movs	r1, #0
 80033f0:	4618      	mov	r0, r3
 80033f2:	f7ff fc4b 	bl	8002c8c <LL_ADC_GetOffsetChannel>
 80033f6:	4603      	mov	r3, r0
 80033f8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003400:	fa93 f3a3 	rbit	r3, r3
 8003404:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003408:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800340c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003410:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d101      	bne.n	800341c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003418:	2320      	movs	r3, #32
 800341a:	e004      	b.n	8003426 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 800341c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003420:	fab3 f383 	clz	r3, r3
 8003424:	b2db      	uxtb	r3, r3
 8003426:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003430:	2b00      	cmp	r3, #0
 8003432:	d105      	bne.n	8003440 <HAL_ADC_ConfigChannel+0x1b0>
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	0e9b      	lsrs	r3, r3, #26
 800343a:	f003 031f 	and.w	r3, r3, #31
 800343e:	e018      	b.n	8003472 <HAL_ADC_ConfigChannel+0x1e2>
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003448:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800344c:	fa93 f3a3 	rbit	r3, r3
 8003450:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003454:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003458:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800345c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003460:	2b00      	cmp	r3, #0
 8003462:	d101      	bne.n	8003468 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8003464:	2320      	movs	r3, #32
 8003466:	e004      	b.n	8003472 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003468:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800346c:	fab3 f383 	clz	r3, r3
 8003470:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003472:	429a      	cmp	r2, r3
 8003474:	d106      	bne.n	8003484 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	2200      	movs	r2, #0
 800347c:	2100      	movs	r1, #0
 800347e:	4618      	mov	r0, r3
 8003480:	f7ff fc1a 	bl	8002cb8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2101      	movs	r1, #1
 800348a:	4618      	mov	r0, r3
 800348c:	f7ff fbfe 	bl	8002c8c <LL_ADC_GetOffsetChannel>
 8003490:	4603      	mov	r3, r0
 8003492:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003496:	2b00      	cmp	r3, #0
 8003498:	d10a      	bne.n	80034b0 <HAL_ADC_ConfigChannel+0x220>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2101      	movs	r1, #1
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7ff fbf3 	bl	8002c8c <LL_ADC_GetOffsetChannel>
 80034a6:	4603      	mov	r3, r0
 80034a8:	0e9b      	lsrs	r3, r3, #26
 80034aa:	f003 021f 	and.w	r2, r3, #31
 80034ae:	e01e      	b.n	80034ee <HAL_ADC_ConfigChannel+0x25e>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2101      	movs	r1, #1
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7ff fbe8 	bl	8002c8c <LL_ADC_GetOffsetChannel>
 80034bc:	4603      	mov	r3, r0
 80034be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80034c6:	fa93 f3a3 	rbit	r3, r3
 80034ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80034ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80034d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80034d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d101      	bne.n	80034e2 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80034de:	2320      	movs	r3, #32
 80034e0:	e004      	b.n	80034ec <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80034e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80034e6:	fab3 f383 	clz	r3, r3
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d105      	bne.n	8003506 <HAL_ADC_ConfigChannel+0x276>
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	0e9b      	lsrs	r3, r3, #26
 8003500:	f003 031f 	and.w	r3, r3, #31
 8003504:	e018      	b.n	8003538 <HAL_ADC_ConfigChannel+0x2a8>
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800350e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003512:	fa93 f3a3 	rbit	r3, r3
 8003516:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800351a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800351e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003522:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003526:	2b00      	cmp	r3, #0
 8003528:	d101      	bne.n	800352e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800352a:	2320      	movs	r3, #32
 800352c:	e004      	b.n	8003538 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800352e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003532:	fab3 f383 	clz	r3, r3
 8003536:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003538:	429a      	cmp	r2, r3
 800353a:	d106      	bne.n	800354a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	2200      	movs	r2, #0
 8003542:	2101      	movs	r1, #1
 8003544:	4618      	mov	r0, r3
 8003546:	f7ff fbb7 	bl	8002cb8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2102      	movs	r1, #2
 8003550:	4618      	mov	r0, r3
 8003552:	f7ff fb9b 	bl	8002c8c <LL_ADC_GetOffsetChannel>
 8003556:	4603      	mov	r3, r0
 8003558:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800355c:	2b00      	cmp	r3, #0
 800355e:	d10a      	bne.n	8003576 <HAL_ADC_ConfigChannel+0x2e6>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2102      	movs	r1, #2
 8003566:	4618      	mov	r0, r3
 8003568:	f7ff fb90 	bl	8002c8c <LL_ADC_GetOffsetChannel>
 800356c:	4603      	mov	r3, r0
 800356e:	0e9b      	lsrs	r3, r3, #26
 8003570:	f003 021f 	and.w	r2, r3, #31
 8003574:	e01e      	b.n	80035b4 <HAL_ADC_ConfigChannel+0x324>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	2102      	movs	r1, #2
 800357c:	4618      	mov	r0, r3
 800357e:	f7ff fb85 	bl	8002c8c <LL_ADC_GetOffsetChannel>
 8003582:	4603      	mov	r3, r0
 8003584:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003588:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800358c:	fa93 f3a3 	rbit	r3, r3
 8003590:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003594:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003598:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800359c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d101      	bne.n	80035a8 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80035a4:	2320      	movs	r3, #32
 80035a6:	e004      	b.n	80035b2 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80035a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80035ac:	fab3 f383 	clz	r3, r3
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d105      	bne.n	80035cc <HAL_ADC_ConfigChannel+0x33c>
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	0e9b      	lsrs	r3, r3, #26
 80035c6:	f003 031f 	and.w	r3, r3, #31
 80035ca:	e016      	b.n	80035fa <HAL_ADC_ConfigChannel+0x36a>
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80035d8:	fa93 f3a3 	rbit	r3, r3
 80035dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80035de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80035e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80035e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d101      	bne.n	80035f0 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80035ec:	2320      	movs	r3, #32
 80035ee:	e004      	b.n	80035fa <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80035f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80035f4:	fab3 f383 	clz	r3, r3
 80035f8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d106      	bne.n	800360c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2200      	movs	r2, #0
 8003604:	2102      	movs	r1, #2
 8003606:	4618      	mov	r0, r3
 8003608:	f7ff fb56 	bl	8002cb8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	2103      	movs	r1, #3
 8003612:	4618      	mov	r0, r3
 8003614:	f7ff fb3a 	bl	8002c8c <LL_ADC_GetOffsetChannel>
 8003618:	4603      	mov	r3, r0
 800361a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800361e:	2b00      	cmp	r3, #0
 8003620:	d10a      	bne.n	8003638 <HAL_ADC_ConfigChannel+0x3a8>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	2103      	movs	r1, #3
 8003628:	4618      	mov	r0, r3
 800362a:	f7ff fb2f 	bl	8002c8c <LL_ADC_GetOffsetChannel>
 800362e:	4603      	mov	r3, r0
 8003630:	0e9b      	lsrs	r3, r3, #26
 8003632:	f003 021f 	and.w	r2, r3, #31
 8003636:	e017      	b.n	8003668 <HAL_ADC_ConfigChannel+0x3d8>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2103      	movs	r1, #3
 800363e:	4618      	mov	r0, r3
 8003640:	f7ff fb24 	bl	8002c8c <LL_ADC_GetOffsetChannel>
 8003644:	4603      	mov	r3, r0
 8003646:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003648:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800364a:	fa93 f3a3 	rbit	r3, r3
 800364e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003650:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003652:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003654:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003656:	2b00      	cmp	r3, #0
 8003658:	d101      	bne.n	800365e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800365a:	2320      	movs	r3, #32
 800365c:	e003      	b.n	8003666 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800365e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003660:	fab3 f383 	clz	r3, r3
 8003664:	b2db      	uxtb	r3, r3
 8003666:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003670:	2b00      	cmp	r3, #0
 8003672:	d105      	bne.n	8003680 <HAL_ADC_ConfigChannel+0x3f0>
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	0e9b      	lsrs	r3, r3, #26
 800367a:	f003 031f 	and.w	r3, r3, #31
 800367e:	e011      	b.n	80036a4 <HAL_ADC_ConfigChannel+0x414>
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003686:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003688:	fa93 f3a3 	rbit	r3, r3
 800368c:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800368e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003690:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003692:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003694:	2b00      	cmp	r3, #0
 8003696:	d101      	bne.n	800369c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003698:	2320      	movs	r3, #32
 800369a:	e003      	b.n	80036a4 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 800369c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800369e:	fab3 f383 	clz	r3, r3
 80036a2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d106      	bne.n	80036b6 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2200      	movs	r2, #0
 80036ae:	2103      	movs	r1, #3
 80036b0:	4618      	mov	r0, r3
 80036b2:	f7ff fb01 	bl	8002cb8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7ff fc2a 	bl	8002f14 <LL_ADC_IsEnabled>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f040 8140 	bne.w	8003948 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6818      	ldr	r0, [r3, #0]
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	6819      	ldr	r1, [r3, #0]
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	461a      	mov	r2, r3
 80036d6:	f7ff fbab 	bl	8002e30 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	4a8f      	ldr	r2, [pc, #572]	@ (800391c <HAL_ADC_ConfigChannel+0x68c>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	f040 8131 	bne.w	8003948 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d10b      	bne.n	800370e <HAL_ADC_ConfigChannel+0x47e>
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	0e9b      	lsrs	r3, r3, #26
 80036fc:	3301      	adds	r3, #1
 80036fe:	f003 031f 	and.w	r3, r3, #31
 8003702:	2b09      	cmp	r3, #9
 8003704:	bf94      	ite	ls
 8003706:	2301      	movls	r3, #1
 8003708:	2300      	movhi	r3, #0
 800370a:	b2db      	uxtb	r3, r3
 800370c:	e019      	b.n	8003742 <HAL_ADC_ConfigChannel+0x4b2>
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003714:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003716:	fa93 f3a3 	rbit	r3, r3
 800371a:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800371c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800371e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003720:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003722:	2b00      	cmp	r3, #0
 8003724:	d101      	bne.n	800372a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003726:	2320      	movs	r3, #32
 8003728:	e003      	b.n	8003732 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800372a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800372c:	fab3 f383 	clz	r3, r3
 8003730:	b2db      	uxtb	r3, r3
 8003732:	3301      	adds	r3, #1
 8003734:	f003 031f 	and.w	r3, r3, #31
 8003738:	2b09      	cmp	r3, #9
 800373a:	bf94      	ite	ls
 800373c:	2301      	movls	r3, #1
 800373e:	2300      	movhi	r3, #0
 8003740:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003742:	2b00      	cmp	r3, #0
 8003744:	d079      	beq.n	800383a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800374e:	2b00      	cmp	r3, #0
 8003750:	d107      	bne.n	8003762 <HAL_ADC_ConfigChannel+0x4d2>
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	0e9b      	lsrs	r3, r3, #26
 8003758:	3301      	adds	r3, #1
 800375a:	069b      	lsls	r3, r3, #26
 800375c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003760:	e015      	b.n	800378e <HAL_ADC_ConfigChannel+0x4fe>
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003768:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800376a:	fa93 f3a3 	rbit	r3, r3
 800376e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003770:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003772:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003774:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003776:	2b00      	cmp	r3, #0
 8003778:	d101      	bne.n	800377e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800377a:	2320      	movs	r3, #32
 800377c:	e003      	b.n	8003786 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800377e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003780:	fab3 f383 	clz	r3, r3
 8003784:	b2db      	uxtb	r3, r3
 8003786:	3301      	adds	r3, #1
 8003788:	069b      	lsls	r3, r3, #26
 800378a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003796:	2b00      	cmp	r3, #0
 8003798:	d109      	bne.n	80037ae <HAL_ADC_ConfigChannel+0x51e>
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	0e9b      	lsrs	r3, r3, #26
 80037a0:	3301      	adds	r3, #1
 80037a2:	f003 031f 	and.w	r3, r3, #31
 80037a6:	2101      	movs	r1, #1
 80037a8:	fa01 f303 	lsl.w	r3, r1, r3
 80037ac:	e017      	b.n	80037de <HAL_ADC_ConfigChannel+0x54e>
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037b6:	fa93 f3a3 	rbit	r3, r3
 80037ba:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80037bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037be:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80037c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80037c6:	2320      	movs	r3, #32
 80037c8:	e003      	b.n	80037d2 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80037ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037cc:	fab3 f383 	clz	r3, r3
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	3301      	adds	r3, #1
 80037d4:	f003 031f 	and.w	r3, r3, #31
 80037d8:	2101      	movs	r1, #1
 80037da:	fa01 f303 	lsl.w	r3, r1, r3
 80037de:	ea42 0103 	orr.w	r1, r2, r3
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d10a      	bne.n	8003804 <HAL_ADC_ConfigChannel+0x574>
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	0e9b      	lsrs	r3, r3, #26
 80037f4:	3301      	adds	r3, #1
 80037f6:	f003 021f 	and.w	r2, r3, #31
 80037fa:	4613      	mov	r3, r2
 80037fc:	005b      	lsls	r3, r3, #1
 80037fe:	4413      	add	r3, r2
 8003800:	051b      	lsls	r3, r3, #20
 8003802:	e018      	b.n	8003836 <HAL_ADC_ConfigChannel+0x5a6>
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800380a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800380c:	fa93 f3a3 	rbit	r3, r3
 8003810:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003814:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003816:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003818:	2b00      	cmp	r3, #0
 800381a:	d101      	bne.n	8003820 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 800381c:	2320      	movs	r3, #32
 800381e:	e003      	b.n	8003828 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003820:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003822:	fab3 f383 	clz	r3, r3
 8003826:	b2db      	uxtb	r3, r3
 8003828:	3301      	adds	r3, #1
 800382a:	f003 021f 	and.w	r2, r3, #31
 800382e:	4613      	mov	r3, r2
 8003830:	005b      	lsls	r3, r3, #1
 8003832:	4413      	add	r3, r2
 8003834:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003836:	430b      	orrs	r3, r1
 8003838:	e081      	b.n	800393e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003842:	2b00      	cmp	r3, #0
 8003844:	d107      	bne.n	8003856 <HAL_ADC_ConfigChannel+0x5c6>
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	0e9b      	lsrs	r3, r3, #26
 800384c:	3301      	adds	r3, #1
 800384e:	069b      	lsls	r3, r3, #26
 8003850:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003854:	e015      	b.n	8003882 <HAL_ADC_ConfigChannel+0x5f2>
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800385c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800385e:	fa93 f3a3 	rbit	r3, r3
 8003862:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003866:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800386a:	2b00      	cmp	r3, #0
 800386c:	d101      	bne.n	8003872 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800386e:	2320      	movs	r3, #32
 8003870:	e003      	b.n	800387a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003874:	fab3 f383 	clz	r3, r3
 8003878:	b2db      	uxtb	r3, r3
 800387a:	3301      	adds	r3, #1
 800387c:	069b      	lsls	r3, r3, #26
 800387e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800388a:	2b00      	cmp	r3, #0
 800388c:	d109      	bne.n	80038a2 <HAL_ADC_ConfigChannel+0x612>
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	0e9b      	lsrs	r3, r3, #26
 8003894:	3301      	adds	r3, #1
 8003896:	f003 031f 	and.w	r3, r3, #31
 800389a:	2101      	movs	r1, #1
 800389c:	fa01 f303 	lsl.w	r3, r1, r3
 80038a0:	e017      	b.n	80038d2 <HAL_ADC_ConfigChannel+0x642>
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038a8:	6a3b      	ldr	r3, [r7, #32]
 80038aa:	fa93 f3a3 	rbit	r3, r3
 80038ae:	61fb      	str	r3, [r7, #28]
  return result;
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80038b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d101      	bne.n	80038be <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80038ba:	2320      	movs	r3, #32
 80038bc:	e003      	b.n	80038c6 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80038be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c0:	fab3 f383 	clz	r3, r3
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	3301      	adds	r3, #1
 80038c8:	f003 031f 	and.w	r3, r3, #31
 80038cc:	2101      	movs	r1, #1
 80038ce:	fa01 f303 	lsl.w	r3, r1, r3
 80038d2:	ea42 0103 	orr.w	r1, r2, r3
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d10d      	bne.n	80038fe <HAL_ADC_ConfigChannel+0x66e>
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	0e9b      	lsrs	r3, r3, #26
 80038e8:	3301      	adds	r3, #1
 80038ea:	f003 021f 	and.w	r2, r3, #31
 80038ee:	4613      	mov	r3, r2
 80038f0:	005b      	lsls	r3, r3, #1
 80038f2:	4413      	add	r3, r2
 80038f4:	3b1e      	subs	r3, #30
 80038f6:	051b      	lsls	r3, r3, #20
 80038f8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80038fc:	e01e      	b.n	800393c <HAL_ADC_ConfigChannel+0x6ac>
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	fa93 f3a3 	rbit	r3, r3
 800390a:	613b      	str	r3, [r7, #16]
  return result;
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003910:	69bb      	ldr	r3, [r7, #24]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d104      	bne.n	8003920 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003916:	2320      	movs	r3, #32
 8003918:	e006      	b.n	8003928 <HAL_ADC_ConfigChannel+0x698>
 800391a:	bf00      	nop
 800391c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003920:	69bb      	ldr	r3, [r7, #24]
 8003922:	fab3 f383 	clz	r3, r3
 8003926:	b2db      	uxtb	r3, r3
 8003928:	3301      	adds	r3, #1
 800392a:	f003 021f 	and.w	r2, r3, #31
 800392e:	4613      	mov	r3, r2
 8003930:	005b      	lsls	r3, r3, #1
 8003932:	4413      	add	r3, r2
 8003934:	3b1e      	subs	r3, #30
 8003936:	051b      	lsls	r3, r3, #20
 8003938:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800393c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800393e:	683a      	ldr	r2, [r7, #0]
 8003940:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003942:	4619      	mov	r1, r3
 8003944:	f7ff fa48 	bl	8002dd8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	4b3f      	ldr	r3, [pc, #252]	@ (8003a4c <HAL_ADC_ConfigChannel+0x7bc>)
 800394e:	4013      	ands	r3, r2
 8003950:	2b00      	cmp	r3, #0
 8003952:	d071      	beq.n	8003a38 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003954:	483e      	ldr	r0, [pc, #248]	@ (8003a50 <HAL_ADC_ConfigChannel+0x7c0>)
 8003956:	f7ff f967 	bl	8002c28 <LL_ADC_GetCommonPathInternalCh>
 800395a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a3c      	ldr	r2, [pc, #240]	@ (8003a54 <HAL_ADC_ConfigChannel+0x7c4>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d004      	beq.n	8003972 <HAL_ADC_ConfigChannel+0x6e2>
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a3a      	ldr	r2, [pc, #232]	@ (8003a58 <HAL_ADC_ConfigChannel+0x7c8>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d127      	bne.n	80039c2 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003972:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003976:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d121      	bne.n	80039c2 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003986:	d157      	bne.n	8003a38 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003988:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800398c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003990:	4619      	mov	r1, r3
 8003992:	482f      	ldr	r0, [pc, #188]	@ (8003a50 <HAL_ADC_ConfigChannel+0x7c0>)
 8003994:	f7ff f935 	bl	8002c02 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003998:	4b30      	ldr	r3, [pc, #192]	@ (8003a5c <HAL_ADC_ConfigChannel+0x7cc>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	099b      	lsrs	r3, r3, #6
 800399e:	4a30      	ldr	r2, [pc, #192]	@ (8003a60 <HAL_ADC_ConfigChannel+0x7d0>)
 80039a0:	fba2 2303 	umull	r2, r3, r2, r3
 80039a4:	099b      	lsrs	r3, r3, #6
 80039a6:	1c5a      	adds	r2, r3, #1
 80039a8:	4613      	mov	r3, r2
 80039aa:	005b      	lsls	r3, r3, #1
 80039ac:	4413      	add	r3, r2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80039b2:	e002      	b.n	80039ba <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	3b01      	subs	r3, #1
 80039b8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d1f9      	bne.n	80039b4 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80039c0:	e03a      	b.n	8003a38 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a27      	ldr	r2, [pc, #156]	@ (8003a64 <HAL_ADC_ConfigChannel+0x7d4>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d113      	bne.n	80039f4 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80039cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80039d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d10d      	bne.n	80039f4 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a22      	ldr	r2, [pc, #136]	@ (8003a68 <HAL_ADC_ConfigChannel+0x7d8>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d02a      	beq.n	8003a38 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80039e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80039e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039ea:	4619      	mov	r1, r3
 80039ec:	4818      	ldr	r0, [pc, #96]	@ (8003a50 <HAL_ADC_ConfigChannel+0x7c0>)
 80039ee:	f7ff f908 	bl	8002c02 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80039f2:	e021      	b.n	8003a38 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a1c      	ldr	r2, [pc, #112]	@ (8003a6c <HAL_ADC_ConfigChannel+0x7dc>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d11c      	bne.n	8003a38 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80039fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003a02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d116      	bne.n	8003a38 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a16      	ldr	r2, [pc, #88]	@ (8003a68 <HAL_ADC_ConfigChannel+0x7d8>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d011      	beq.n	8003a38 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a14:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003a18:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003a1c:	4619      	mov	r1, r3
 8003a1e:	480c      	ldr	r0, [pc, #48]	@ (8003a50 <HAL_ADC_ConfigChannel+0x7c0>)
 8003a20:	f7ff f8ef 	bl	8002c02 <LL_ADC_SetCommonPathInternalCh>
 8003a24:	e008      	b.n	8003a38 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a2a:	f043 0220 	orr.w	r2, r3, #32
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003a40:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	37d8      	adds	r7, #216	@ 0xd8
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	80080000 	.word	0x80080000
 8003a50:	50000300 	.word	0x50000300
 8003a54:	c3210000 	.word	0xc3210000
 8003a58:	90c00010 	.word	0x90c00010
 8003a5c:	20000004 	.word	0x20000004
 8003a60:	053e2d63 	.word	0x053e2d63
 8003a64:	c7520000 	.word	0xc7520000
 8003a68:	50000100 	.word	0x50000100
 8003a6c:	cb840000 	.word	0xcb840000

08003a70 <LL_ADC_IsEnabled>:
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f003 0301 	and.w	r3, r3, #1
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d101      	bne.n	8003a88 <LL_ADC_IsEnabled+0x18>
 8003a84:	2301      	movs	r3, #1
 8003a86:	e000      	b.n	8003a8a <LL_ADC_IsEnabled+0x1a>
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	370c      	adds	r7, #12
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr

08003a96 <LL_ADC_REG_IsConversionOngoing>:
{
 8003a96:	b480      	push	{r7}
 8003a98:	b083      	sub	sp, #12
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f003 0304 	and.w	r3, r3, #4
 8003aa6:	2b04      	cmp	r3, #4
 8003aa8:	d101      	bne.n	8003aae <LL_ADC_REG_IsConversionOngoing+0x18>
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e000      	b.n	8003ab0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003aae:	2300      	movs	r3, #0
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	370c      	adds	r7, #12
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr

08003abc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003abc:	b590      	push	{r4, r7, lr}
 8003abe:	b0a1      	sub	sp, #132	@ 0x84
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d101      	bne.n	8003ada <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003ad6:	2302      	movs	r3, #2
 8003ad8:	e08b      	b.n	8003bf2 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2201      	movs	r2, #1
 8003ade:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003af2:	d102      	bne.n	8003afa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003af4:	4b41      	ldr	r3, [pc, #260]	@ (8003bfc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003af6:	60bb      	str	r3, [r7, #8]
 8003af8:	e001      	b.n	8003afe <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003afa:	2300      	movs	r3, #0
 8003afc:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d10b      	bne.n	8003b1c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b08:	f043 0220 	orr.w	r2, r3, #32
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e06a      	b.n	8003bf2 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f7ff ffb9 	bl	8003a96 <LL_ADC_REG_IsConversionOngoing>
 8003b24:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f7ff ffb3 	bl	8003a96 <LL_ADC_REG_IsConversionOngoing>
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d14c      	bne.n	8003bd0 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003b36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d149      	bne.n	8003bd0 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003b3c:	4b30      	ldr	r3, [pc, #192]	@ (8003c00 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003b3e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d028      	beq.n	8003b9a <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003b48:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	6859      	ldr	r1, [r3, #4]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003b5a:	035b      	lsls	r3, r3, #13
 8003b5c:	430b      	orrs	r3, r1
 8003b5e:	431a      	orrs	r2, r3
 8003b60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b62:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003b64:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003b68:	f7ff ff82 	bl	8003a70 <LL_ADC_IsEnabled>
 8003b6c:	4604      	mov	r4, r0
 8003b6e:	4823      	ldr	r0, [pc, #140]	@ (8003bfc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003b70:	f7ff ff7e 	bl	8003a70 <LL_ADC_IsEnabled>
 8003b74:	4603      	mov	r3, r0
 8003b76:	4323      	orrs	r3, r4
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d133      	bne.n	8003be4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003b7c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003b84:	f023 030f 	bic.w	r3, r3, #15
 8003b88:	683a      	ldr	r2, [r7, #0]
 8003b8a:	6811      	ldr	r1, [r2, #0]
 8003b8c:	683a      	ldr	r2, [r7, #0]
 8003b8e:	6892      	ldr	r2, [r2, #8]
 8003b90:	430a      	orrs	r2, r1
 8003b92:	431a      	orrs	r2, r3
 8003b94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b96:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003b98:	e024      	b.n	8003be4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003b9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003ba2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ba4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003ba6:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003baa:	f7ff ff61 	bl	8003a70 <LL_ADC_IsEnabled>
 8003bae:	4604      	mov	r4, r0
 8003bb0:	4812      	ldr	r0, [pc, #72]	@ (8003bfc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003bb2:	f7ff ff5d 	bl	8003a70 <LL_ADC_IsEnabled>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	4323      	orrs	r3, r4
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d112      	bne.n	8003be4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003bbe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003bc6:	f023 030f 	bic.w	r3, r3, #15
 8003bca:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003bcc:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003bce:	e009      	b.n	8003be4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd4:	f043 0220 	orr.w	r2, r3, #32
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003be2:	e000      	b.n	8003be6 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003be4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003bee:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3784      	adds	r7, #132	@ 0x84
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd90      	pop	{r4, r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	50000100 	.word	0x50000100
 8003c00:	50000300 	.word	0x50000300

08003c04 <__NVIC_SetPriorityGrouping>:
{
 8003c04:	b480      	push	{r7}
 8003c06:	b085      	sub	sp, #20
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	f003 0307 	and.w	r3, r3, #7
 8003c12:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c14:	4b0c      	ldr	r3, [pc, #48]	@ (8003c48 <__NVIC_SetPriorityGrouping+0x44>)
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c1a:	68ba      	ldr	r2, [r7, #8]
 8003c1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003c20:	4013      	ands	r3, r2
 8003c22:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c36:	4a04      	ldr	r2, [pc, #16]	@ (8003c48 <__NVIC_SetPriorityGrouping+0x44>)
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	60d3      	str	r3, [r2, #12]
}
 8003c3c:	bf00      	nop
 8003c3e:	3714      	adds	r7, #20
 8003c40:	46bd      	mov	sp, r7
 8003c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c46:	4770      	bx	lr
 8003c48:	e000ed00 	.word	0xe000ed00

08003c4c <__NVIC_GetPriorityGrouping>:
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c50:	4b04      	ldr	r3, [pc, #16]	@ (8003c64 <__NVIC_GetPriorityGrouping+0x18>)
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	0a1b      	lsrs	r3, r3, #8
 8003c56:	f003 0307 	and.w	r3, r3, #7
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr
 8003c64:	e000ed00 	.word	0xe000ed00

08003c68 <__NVIC_EnableIRQ>:
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b083      	sub	sp, #12
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	4603      	mov	r3, r0
 8003c70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	db0b      	blt.n	8003c92 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c7a:	79fb      	ldrb	r3, [r7, #7]
 8003c7c:	f003 021f 	and.w	r2, r3, #31
 8003c80:	4907      	ldr	r1, [pc, #28]	@ (8003ca0 <__NVIC_EnableIRQ+0x38>)
 8003c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c86:	095b      	lsrs	r3, r3, #5
 8003c88:	2001      	movs	r0, #1
 8003c8a:	fa00 f202 	lsl.w	r2, r0, r2
 8003c8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003c92:	bf00      	nop
 8003c94:	370c      	adds	r7, #12
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	e000e100 	.word	0xe000e100

08003ca4 <__NVIC_SetPriority>:
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	4603      	mov	r3, r0
 8003cac:	6039      	str	r1, [r7, #0]
 8003cae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	db0a      	blt.n	8003cce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	b2da      	uxtb	r2, r3
 8003cbc:	490c      	ldr	r1, [pc, #48]	@ (8003cf0 <__NVIC_SetPriority+0x4c>)
 8003cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cc2:	0112      	lsls	r2, r2, #4
 8003cc4:	b2d2      	uxtb	r2, r2
 8003cc6:	440b      	add	r3, r1
 8003cc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003ccc:	e00a      	b.n	8003ce4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	b2da      	uxtb	r2, r3
 8003cd2:	4908      	ldr	r1, [pc, #32]	@ (8003cf4 <__NVIC_SetPriority+0x50>)
 8003cd4:	79fb      	ldrb	r3, [r7, #7]
 8003cd6:	f003 030f 	and.w	r3, r3, #15
 8003cda:	3b04      	subs	r3, #4
 8003cdc:	0112      	lsls	r2, r2, #4
 8003cde:	b2d2      	uxtb	r2, r2
 8003ce0:	440b      	add	r3, r1
 8003ce2:	761a      	strb	r2, [r3, #24]
}
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr
 8003cf0:	e000e100 	.word	0xe000e100
 8003cf4:	e000ed00 	.word	0xe000ed00

08003cf8 <NVIC_EncodePriority>:
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b089      	sub	sp, #36	@ 0x24
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	60f8      	str	r0, [r7, #12]
 8003d00:	60b9      	str	r1, [r7, #8]
 8003d02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f003 0307 	and.w	r3, r3, #7
 8003d0a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	f1c3 0307 	rsb	r3, r3, #7
 8003d12:	2b04      	cmp	r3, #4
 8003d14:	bf28      	it	cs
 8003d16:	2304      	movcs	r3, #4
 8003d18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	3304      	adds	r3, #4
 8003d1e:	2b06      	cmp	r3, #6
 8003d20:	d902      	bls.n	8003d28 <NVIC_EncodePriority+0x30>
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	3b03      	subs	r3, #3
 8003d26:	e000      	b.n	8003d2a <NVIC_EncodePriority+0x32>
 8003d28:	2300      	movs	r3, #0
 8003d2a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003d30:	69bb      	ldr	r3, [r7, #24]
 8003d32:	fa02 f303 	lsl.w	r3, r2, r3
 8003d36:	43da      	mvns	r2, r3
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	401a      	ands	r2, r3
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d40:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	fa01 f303 	lsl.w	r3, r1, r3
 8003d4a:	43d9      	mvns	r1, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d50:	4313      	orrs	r3, r2
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3724      	adds	r7, #36	@ 0x24
 8003d56:	46bd      	mov	sp, r7
 8003d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5c:	4770      	bx	lr

08003d5e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d5e:	b580      	push	{r7, lr}
 8003d60:	b082      	sub	sp, #8
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f7ff ff4c 	bl	8003c04 <__NVIC_SetPriorityGrouping>
}
 8003d6c:	bf00      	nop
 8003d6e:	3708      	adds	r7, #8
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b086      	sub	sp, #24
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
 8003d80:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003d82:	f7ff ff63 	bl	8003c4c <__NVIC_GetPriorityGrouping>
 8003d86:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	68b9      	ldr	r1, [r7, #8]
 8003d8c:	6978      	ldr	r0, [r7, #20]
 8003d8e:	f7ff ffb3 	bl	8003cf8 <NVIC_EncodePriority>
 8003d92:	4602      	mov	r2, r0
 8003d94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d98:	4611      	mov	r1, r2
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7ff ff82 	bl	8003ca4 <__NVIC_SetPriority>
}
 8003da0:	bf00      	nop
 8003da2:	3718      	adds	r7, #24
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	4603      	mov	r3, r0
 8003db0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db6:	4618      	mov	r0, r3
 8003db8:	f7ff ff56 	bl	8003c68 <__NVIC_EnableIRQ>
}
 8003dbc:	bf00      	nop
 8003dbe:	3708      	adds	r7, #8
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}

08003dc4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b084      	sub	sp, #16
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d101      	bne.n	8003dd6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e08d      	b.n	8003ef2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	461a      	mov	r2, r3
 8003ddc:	4b47      	ldr	r3, [pc, #284]	@ (8003efc <HAL_DMA_Init+0x138>)
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d80f      	bhi.n	8003e02 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	461a      	mov	r2, r3
 8003de8:	4b45      	ldr	r3, [pc, #276]	@ (8003f00 <HAL_DMA_Init+0x13c>)
 8003dea:	4413      	add	r3, r2
 8003dec:	4a45      	ldr	r2, [pc, #276]	@ (8003f04 <HAL_DMA_Init+0x140>)
 8003dee:	fba2 2303 	umull	r2, r3, r2, r3
 8003df2:	091b      	lsrs	r3, r3, #4
 8003df4:	009a      	lsls	r2, r3, #2
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	4a42      	ldr	r2, [pc, #264]	@ (8003f08 <HAL_DMA_Init+0x144>)
 8003dfe:	641a      	str	r2, [r3, #64]	@ 0x40
 8003e00:	e00e      	b.n	8003e20 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	461a      	mov	r2, r3
 8003e08:	4b40      	ldr	r3, [pc, #256]	@ (8003f0c <HAL_DMA_Init+0x148>)
 8003e0a:	4413      	add	r3, r2
 8003e0c:	4a3d      	ldr	r2, [pc, #244]	@ (8003f04 <HAL_DMA_Init+0x140>)
 8003e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e12:	091b      	lsrs	r3, r3, #4
 8003e14:	009a      	lsls	r2, r3, #2
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a3c      	ldr	r2, [pc, #240]	@ (8003f10 <HAL_DMA_Init+0x14c>)
 8003e1e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2202      	movs	r2, #2
 8003e24:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003e36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e3a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003e44:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	691b      	ldr	r3, [r3, #16]
 8003e4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	699b      	ldr	r3, [r3, #24]
 8003e56:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6a1b      	ldr	r3, [r3, #32]
 8003e62:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003e64:	68fa      	ldr	r2, [r7, #12]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	68fa      	ldr	r2, [r7, #12]
 8003e70:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	f000 f9be 	bl	80041f4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e80:	d102      	bne.n	8003e88 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	685a      	ldr	r2, [r3, #4]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e90:	b2d2      	uxtb	r2, r2
 8003e92:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003e9c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d010      	beq.n	8003ec8 <HAL_DMA_Init+0x104>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	2b04      	cmp	r3, #4
 8003eac:	d80c      	bhi.n	8003ec8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f000 f9de 	bl	8004270 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eb8:	2200      	movs	r2, #0
 8003eba:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ec0:	687a      	ldr	r2, [r7, #4]
 8003ec2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003ec4:	605a      	str	r2, [r3, #4]
 8003ec6:	e008      	b.n	8003eda <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3710      	adds	r7, #16
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	40020407 	.word	0x40020407
 8003f00:	bffdfff8 	.word	0xbffdfff8
 8003f04:	cccccccd 	.word	0xcccccccd
 8003f08:	40020000 	.word	0x40020000
 8003f0c:	bffdfbf8 	.word	0xbffdfbf8
 8003f10:	40020400 	.word	0x40020400

08003f14 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b085      	sub	sp, #20
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	2b02      	cmp	r3, #2
 8003f2a:	d005      	beq.n	8003f38 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2204      	movs	r2, #4
 8003f30:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	73fb      	strb	r3, [r7, #15]
 8003f36:	e037      	b.n	8003fa8 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f022 020e 	bic.w	r2, r2, #14
 8003f46:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f52:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003f56:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f022 0201 	bic.w	r2, r2, #1
 8003f66:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f6c:	f003 021f 	and.w	r2, r3, #31
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f74:	2101      	movs	r1, #1
 8003f76:	fa01 f202 	lsl.w	r2, r1, r2
 8003f7a:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003f84:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d00c      	beq.n	8003fa8 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f98:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003f9c:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003fa6:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3714      	adds	r7, #20
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc4:	4770      	bx	lr

08003fc6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003fc6:	b580      	push	{r7, lr}
 8003fc8:	b084      	sub	sp, #16
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d00d      	beq.n	8003ffa <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2204      	movs	r2, #4
 8003fe2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	73fb      	strb	r3, [r7, #15]
 8003ff8:	e047      	b.n	800408a <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f022 020e 	bic.w	r2, r2, #14
 8004008:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f022 0201 	bic.w	r2, r2, #1
 8004018:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004024:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004028:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800402e:	f003 021f 	and.w	r2, r3, #31
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004036:	2101      	movs	r1, #1
 8004038:	fa01 f202 	lsl.w	r2, r1, r2
 800403c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004046:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800404c:	2b00      	cmp	r3, #0
 800404e:	d00c      	beq.n	800406a <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800405a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800405e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004068:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2201      	movs	r2, #1
 800406e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800407e:	2b00      	cmp	r3, #0
 8004080:	d003      	beq.n	800408a <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	4798      	blx	r3
    }
  }
  return status;
 800408a:	7bfb      	ldrb	r3, [r7, #15]
}
 800408c:	4618      	mov	r0, r3
 800408e:	3710      	adds	r7, #16
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040b0:	f003 031f 	and.w	r3, r3, #31
 80040b4:	2204      	movs	r2, #4
 80040b6:	409a      	lsls	r2, r3
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	4013      	ands	r3, r2
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d026      	beq.n	800410e <HAL_DMA_IRQHandler+0x7a>
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	f003 0304 	and.w	r3, r3, #4
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d021      	beq.n	800410e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0320 	and.w	r3, r3, #32
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d107      	bne.n	80040e8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f022 0204 	bic.w	r2, r2, #4
 80040e6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ec:	f003 021f 	and.w	r2, r3, #31
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f4:	2104      	movs	r1, #4
 80040f6:	fa01 f202 	lsl.w	r2, r1, r2
 80040fa:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004100:	2b00      	cmp	r3, #0
 8004102:	d071      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800410c:	e06c      	b.n	80041e8 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004112:	f003 031f 	and.w	r3, r3, #31
 8004116:	2202      	movs	r2, #2
 8004118:	409a      	lsls	r2, r3
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	4013      	ands	r3, r2
 800411e:	2b00      	cmp	r3, #0
 8004120:	d02e      	beq.n	8004180 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	f003 0302 	and.w	r3, r3, #2
 8004128:	2b00      	cmp	r3, #0
 800412a:	d029      	beq.n	8004180 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0320 	and.w	r3, r3, #32
 8004136:	2b00      	cmp	r3, #0
 8004138:	d10b      	bne.n	8004152 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f022 020a 	bic.w	r2, r2, #10
 8004148:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2201      	movs	r2, #1
 800414e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004156:	f003 021f 	and.w	r2, r3, #31
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800415e:	2102      	movs	r1, #2
 8004160:	fa01 f202 	lsl.w	r2, r1, r2
 8004164:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004172:	2b00      	cmp	r3, #0
 8004174:	d038      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800417e:	e033      	b.n	80041e8 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004184:	f003 031f 	and.w	r3, r3, #31
 8004188:	2208      	movs	r2, #8
 800418a:	409a      	lsls	r2, r3
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	4013      	ands	r3, r2
 8004190:	2b00      	cmp	r3, #0
 8004192:	d02a      	beq.n	80041ea <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	f003 0308 	and.w	r3, r3, #8
 800419a:	2b00      	cmp	r3, #0
 800419c:	d025      	beq.n	80041ea <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f022 020e 	bic.w	r2, r2, #14
 80041ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041b2:	f003 021f 	and.w	r2, r3, #31
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ba:	2101      	movs	r1, #1
 80041bc:	fa01 f202 	lsl.w	r2, r1, r2
 80041c0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2201      	movs	r2, #1
 80041c6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2200      	movs	r2, #0
 80041d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d004      	beq.n	80041ea <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80041e8:	bf00      	nop
 80041ea:	bf00      	nop
}
 80041ec:	3710      	adds	r7, #16
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
	...

080041f4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b087      	sub	sp, #28
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	461a      	mov	r2, r3
 8004202:	4b16      	ldr	r3, [pc, #88]	@ (800425c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004204:	429a      	cmp	r2, r3
 8004206:	d802      	bhi.n	800420e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004208:	4b15      	ldr	r3, [pc, #84]	@ (8004260 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800420a:	617b      	str	r3, [r7, #20]
 800420c:	e001      	b.n	8004212 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800420e:	4b15      	ldr	r3, [pc, #84]	@ (8004264 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004210:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	b2db      	uxtb	r3, r3
 800421c:	3b08      	subs	r3, #8
 800421e:	4a12      	ldr	r2, [pc, #72]	@ (8004268 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004220:	fba2 2303 	umull	r2, r3, r2, r3
 8004224:	091b      	lsrs	r3, r3, #4
 8004226:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800422c:	089b      	lsrs	r3, r3, #2
 800422e:	009a      	lsls	r2, r3, #2
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	4413      	add	r3, r2
 8004234:	461a      	mov	r2, r3
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a0b      	ldr	r2, [pc, #44]	@ (800426c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800423e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f003 031f 	and.w	r3, r3, #31
 8004246:	2201      	movs	r2, #1
 8004248:	409a      	lsls	r2, r3
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800424e:	bf00      	nop
 8004250:	371c      	adds	r7, #28
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	40020407 	.word	0x40020407
 8004260:	40020800 	.word	0x40020800
 8004264:	40020820 	.word	0x40020820
 8004268:	cccccccd 	.word	0xcccccccd
 800426c:	40020880 	.word	0x40020880

08004270 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004270:	b480      	push	{r7}
 8004272:	b085      	sub	sp, #20
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	b2db      	uxtb	r3, r3
 800427e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004280:	68fa      	ldr	r2, [r7, #12]
 8004282:	4b0b      	ldr	r3, [pc, #44]	@ (80042b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004284:	4413      	add	r3, r2
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	461a      	mov	r2, r3
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a08      	ldr	r2, [pc, #32]	@ (80042b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004292:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	3b01      	subs	r3, #1
 8004298:	f003 031f 	and.w	r3, r3, #31
 800429c:	2201      	movs	r2, #1
 800429e:	409a      	lsls	r2, r3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80042a4:	bf00      	nop
 80042a6:	3714      	adds	r7, #20
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr
 80042b0:	1000823f 	.word	0x1000823f
 80042b4:	40020940 	.word	0x40020940

080042b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b087      	sub	sp, #28
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80042c2:	2300      	movs	r3, #0
 80042c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80042c6:	e15a      	b.n	800457e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	2101      	movs	r1, #1
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	fa01 f303 	lsl.w	r3, r1, r3
 80042d4:	4013      	ands	r3, r2
 80042d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	f000 814c 	beq.w	8004578 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f003 0303 	and.w	r3, r3, #3
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d005      	beq.n	80042f8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d130      	bne.n	800435a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	005b      	lsls	r3, r3, #1
 8004302:	2203      	movs	r2, #3
 8004304:	fa02 f303 	lsl.w	r3, r2, r3
 8004308:	43db      	mvns	r3, r3
 800430a:	693a      	ldr	r2, [r7, #16]
 800430c:	4013      	ands	r3, r2
 800430e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	68da      	ldr	r2, [r3, #12]
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	005b      	lsls	r3, r3, #1
 8004318:	fa02 f303 	lsl.w	r3, r2, r3
 800431c:	693a      	ldr	r2, [r7, #16]
 800431e:	4313      	orrs	r3, r2
 8004320:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	693a      	ldr	r2, [r7, #16]
 8004326:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800432e:	2201      	movs	r2, #1
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	fa02 f303 	lsl.w	r3, r2, r3
 8004336:	43db      	mvns	r3, r3
 8004338:	693a      	ldr	r2, [r7, #16]
 800433a:	4013      	ands	r3, r2
 800433c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	091b      	lsrs	r3, r3, #4
 8004344:	f003 0201 	and.w	r2, r3, #1
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	fa02 f303 	lsl.w	r3, r2, r3
 800434e:	693a      	ldr	r2, [r7, #16]
 8004350:	4313      	orrs	r3, r2
 8004352:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	693a      	ldr	r2, [r7, #16]
 8004358:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	f003 0303 	and.w	r3, r3, #3
 8004362:	2b03      	cmp	r3, #3
 8004364:	d017      	beq.n	8004396 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	005b      	lsls	r3, r3, #1
 8004370:	2203      	movs	r2, #3
 8004372:	fa02 f303 	lsl.w	r3, r2, r3
 8004376:	43db      	mvns	r3, r3
 8004378:	693a      	ldr	r2, [r7, #16]
 800437a:	4013      	ands	r3, r2
 800437c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	689a      	ldr	r2, [r3, #8]
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	005b      	lsls	r3, r3, #1
 8004386:	fa02 f303 	lsl.w	r3, r2, r3
 800438a:	693a      	ldr	r2, [r7, #16]
 800438c:	4313      	orrs	r3, r2
 800438e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	f003 0303 	and.w	r3, r3, #3
 800439e:	2b02      	cmp	r3, #2
 80043a0:	d123      	bne.n	80043ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	08da      	lsrs	r2, r3, #3
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	3208      	adds	r2, #8
 80043aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	f003 0307 	and.w	r3, r3, #7
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	220f      	movs	r2, #15
 80043ba:	fa02 f303 	lsl.w	r3, r2, r3
 80043be:	43db      	mvns	r3, r3
 80043c0:	693a      	ldr	r2, [r7, #16]
 80043c2:	4013      	ands	r3, r2
 80043c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	691a      	ldr	r2, [r3, #16]
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	f003 0307 	and.w	r3, r3, #7
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	fa02 f303 	lsl.w	r3, r2, r3
 80043d6:	693a      	ldr	r2, [r7, #16]
 80043d8:	4313      	orrs	r3, r2
 80043da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	08da      	lsrs	r2, r3, #3
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	3208      	adds	r2, #8
 80043e4:	6939      	ldr	r1, [r7, #16]
 80043e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	005b      	lsls	r3, r3, #1
 80043f4:	2203      	movs	r2, #3
 80043f6:	fa02 f303 	lsl.w	r3, r2, r3
 80043fa:	43db      	mvns	r3, r3
 80043fc:	693a      	ldr	r2, [r7, #16]
 80043fe:	4013      	ands	r3, r2
 8004400:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f003 0203 	and.w	r2, r3, #3
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	005b      	lsls	r3, r3, #1
 800440e:	fa02 f303 	lsl.w	r3, r2, r3
 8004412:	693a      	ldr	r2, [r7, #16]
 8004414:	4313      	orrs	r3, r2
 8004416:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	693a      	ldr	r2, [r7, #16]
 800441c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004426:	2b00      	cmp	r3, #0
 8004428:	f000 80a6 	beq.w	8004578 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800442c:	4b5b      	ldr	r3, [pc, #364]	@ (800459c <HAL_GPIO_Init+0x2e4>)
 800442e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004430:	4a5a      	ldr	r2, [pc, #360]	@ (800459c <HAL_GPIO_Init+0x2e4>)
 8004432:	f043 0301 	orr.w	r3, r3, #1
 8004436:	6613      	str	r3, [r2, #96]	@ 0x60
 8004438:	4b58      	ldr	r3, [pc, #352]	@ (800459c <HAL_GPIO_Init+0x2e4>)
 800443a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800443c:	f003 0301 	and.w	r3, r3, #1
 8004440:	60bb      	str	r3, [r7, #8]
 8004442:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004444:	4a56      	ldr	r2, [pc, #344]	@ (80045a0 <HAL_GPIO_Init+0x2e8>)
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	089b      	lsrs	r3, r3, #2
 800444a:	3302      	adds	r3, #2
 800444c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004450:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	f003 0303 	and.w	r3, r3, #3
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	220f      	movs	r2, #15
 800445c:	fa02 f303 	lsl.w	r3, r2, r3
 8004460:	43db      	mvns	r3, r3
 8004462:	693a      	ldr	r2, [r7, #16]
 8004464:	4013      	ands	r3, r2
 8004466:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800446e:	d01f      	beq.n	80044b0 <HAL_GPIO_Init+0x1f8>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a4c      	ldr	r2, [pc, #304]	@ (80045a4 <HAL_GPIO_Init+0x2ec>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d019      	beq.n	80044ac <HAL_GPIO_Init+0x1f4>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4a4b      	ldr	r2, [pc, #300]	@ (80045a8 <HAL_GPIO_Init+0x2f0>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d013      	beq.n	80044a8 <HAL_GPIO_Init+0x1f0>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	4a4a      	ldr	r2, [pc, #296]	@ (80045ac <HAL_GPIO_Init+0x2f4>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d00d      	beq.n	80044a4 <HAL_GPIO_Init+0x1ec>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	4a49      	ldr	r2, [pc, #292]	@ (80045b0 <HAL_GPIO_Init+0x2f8>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d007      	beq.n	80044a0 <HAL_GPIO_Init+0x1e8>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	4a48      	ldr	r2, [pc, #288]	@ (80045b4 <HAL_GPIO_Init+0x2fc>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d101      	bne.n	800449c <HAL_GPIO_Init+0x1e4>
 8004498:	2305      	movs	r3, #5
 800449a:	e00a      	b.n	80044b2 <HAL_GPIO_Init+0x1fa>
 800449c:	2306      	movs	r3, #6
 800449e:	e008      	b.n	80044b2 <HAL_GPIO_Init+0x1fa>
 80044a0:	2304      	movs	r3, #4
 80044a2:	e006      	b.n	80044b2 <HAL_GPIO_Init+0x1fa>
 80044a4:	2303      	movs	r3, #3
 80044a6:	e004      	b.n	80044b2 <HAL_GPIO_Init+0x1fa>
 80044a8:	2302      	movs	r3, #2
 80044aa:	e002      	b.n	80044b2 <HAL_GPIO_Init+0x1fa>
 80044ac:	2301      	movs	r3, #1
 80044ae:	e000      	b.n	80044b2 <HAL_GPIO_Init+0x1fa>
 80044b0:	2300      	movs	r3, #0
 80044b2:	697a      	ldr	r2, [r7, #20]
 80044b4:	f002 0203 	and.w	r2, r2, #3
 80044b8:	0092      	lsls	r2, r2, #2
 80044ba:	4093      	lsls	r3, r2
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	4313      	orrs	r3, r2
 80044c0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80044c2:	4937      	ldr	r1, [pc, #220]	@ (80045a0 <HAL_GPIO_Init+0x2e8>)
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	089b      	lsrs	r3, r3, #2
 80044c8:	3302      	adds	r3, #2
 80044ca:	693a      	ldr	r2, [r7, #16]
 80044cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80044d0:	4b39      	ldr	r3, [pc, #228]	@ (80045b8 <HAL_GPIO_Init+0x300>)
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	43db      	mvns	r3, r3
 80044da:	693a      	ldr	r2, [r7, #16]
 80044dc:	4013      	ands	r3, r2
 80044de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d003      	beq.n	80044f4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80044ec:	693a      	ldr	r2, [r7, #16]
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80044f4:	4a30      	ldr	r2, [pc, #192]	@ (80045b8 <HAL_GPIO_Init+0x300>)
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80044fa:	4b2f      	ldr	r3, [pc, #188]	@ (80045b8 <HAL_GPIO_Init+0x300>)
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	43db      	mvns	r3, r3
 8004504:	693a      	ldr	r2, [r7, #16]
 8004506:	4013      	ands	r3, r2
 8004508:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d003      	beq.n	800451e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004516:	693a      	ldr	r2, [r7, #16]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	4313      	orrs	r3, r2
 800451c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800451e:	4a26      	ldr	r2, [pc, #152]	@ (80045b8 <HAL_GPIO_Init+0x300>)
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004524:	4b24      	ldr	r3, [pc, #144]	@ (80045b8 <HAL_GPIO_Init+0x300>)
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	43db      	mvns	r3, r3
 800452e:	693a      	ldr	r2, [r7, #16]
 8004530:	4013      	ands	r3, r2
 8004532:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800453c:	2b00      	cmp	r3, #0
 800453e:	d003      	beq.n	8004548 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004540:	693a      	ldr	r2, [r7, #16]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	4313      	orrs	r3, r2
 8004546:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004548:	4a1b      	ldr	r2, [pc, #108]	@ (80045b8 <HAL_GPIO_Init+0x300>)
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800454e:	4b1a      	ldr	r3, [pc, #104]	@ (80045b8 <HAL_GPIO_Init+0x300>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	43db      	mvns	r3, r3
 8004558:	693a      	ldr	r2, [r7, #16]
 800455a:	4013      	ands	r3, r2
 800455c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d003      	beq.n	8004572 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800456a:	693a      	ldr	r2, [r7, #16]
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	4313      	orrs	r3, r2
 8004570:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004572:	4a11      	ldr	r2, [pc, #68]	@ (80045b8 <HAL_GPIO_Init+0x300>)
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	3301      	adds	r3, #1
 800457c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	fa22 f303 	lsr.w	r3, r2, r3
 8004588:	2b00      	cmp	r3, #0
 800458a:	f47f ae9d 	bne.w	80042c8 <HAL_GPIO_Init+0x10>
  }
}
 800458e:	bf00      	nop
 8004590:	bf00      	nop
 8004592:	371c      	adds	r7, #28
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr
 800459c:	40021000 	.word	0x40021000
 80045a0:	40010000 	.word	0x40010000
 80045a4:	48000400 	.word	0x48000400
 80045a8:	48000800 	.word	0x48000800
 80045ac:	48000c00 	.word	0x48000c00
 80045b0:	48001000 	.word	0x48001000
 80045b4:	48001400 	.word	0x48001400
 80045b8:	40010400 	.word	0x40010400

080045bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	460b      	mov	r3, r1
 80045c6:	807b      	strh	r3, [r7, #2]
 80045c8:	4613      	mov	r3, r2
 80045ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80045cc:	787b      	ldrb	r3, [r7, #1]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d003      	beq.n	80045da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80045d2:	887a      	ldrh	r2, [r7, #2]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80045d8:	e002      	b.n	80045e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80045da:	887a      	ldrh	r2, [r7, #2]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80045e0:	bf00      	nop
 80045e2:	370c      	adds	r7, #12
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b085      	sub	sp, #20
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d141      	bne.n	800467e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80045fa:	4b4b      	ldr	r3, [pc, #300]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004602:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004606:	d131      	bne.n	800466c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004608:	4b47      	ldr	r3, [pc, #284]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800460a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800460e:	4a46      	ldr	r2, [pc, #280]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004610:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004614:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004618:	4b43      	ldr	r3, [pc, #268]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004620:	4a41      	ldr	r2, [pc, #260]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004622:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004626:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004628:	4b40      	ldr	r3, [pc, #256]	@ (800472c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2232      	movs	r2, #50	@ 0x32
 800462e:	fb02 f303 	mul.w	r3, r2, r3
 8004632:	4a3f      	ldr	r2, [pc, #252]	@ (8004730 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004634:	fba2 2303 	umull	r2, r3, r2, r3
 8004638:	0c9b      	lsrs	r3, r3, #18
 800463a:	3301      	adds	r3, #1
 800463c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800463e:	e002      	b.n	8004646 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	3b01      	subs	r3, #1
 8004644:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004646:	4b38      	ldr	r3, [pc, #224]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800464e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004652:	d102      	bne.n	800465a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1f2      	bne.n	8004640 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800465a:	4b33      	ldr	r3, [pc, #204]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800465c:	695b      	ldr	r3, [r3, #20]
 800465e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004662:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004666:	d158      	bne.n	800471a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004668:	2303      	movs	r3, #3
 800466a:	e057      	b.n	800471c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800466c:	4b2e      	ldr	r3, [pc, #184]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800466e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004672:	4a2d      	ldr	r2, [pc, #180]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004674:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004678:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800467c:	e04d      	b.n	800471a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004684:	d141      	bne.n	800470a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004686:	4b28      	ldr	r3, [pc, #160]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800468e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004692:	d131      	bne.n	80046f8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004694:	4b24      	ldr	r3, [pc, #144]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004696:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800469a:	4a23      	ldr	r2, [pc, #140]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800469c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80046a4:	4b20      	ldr	r3, [pc, #128]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80046ac:	4a1e      	ldr	r2, [pc, #120]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80046b2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80046b4:	4b1d      	ldr	r3, [pc, #116]	@ (800472c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	2232      	movs	r2, #50	@ 0x32
 80046ba:	fb02 f303 	mul.w	r3, r2, r3
 80046be:	4a1c      	ldr	r2, [pc, #112]	@ (8004730 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80046c0:	fba2 2303 	umull	r2, r3, r2, r3
 80046c4:	0c9b      	lsrs	r3, r3, #18
 80046c6:	3301      	adds	r3, #1
 80046c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046ca:	e002      	b.n	80046d2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	3b01      	subs	r3, #1
 80046d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046d2:	4b15      	ldr	r3, [pc, #84]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046d4:	695b      	ldr	r3, [r3, #20]
 80046d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046de:	d102      	bne.n	80046e6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d1f2      	bne.n	80046cc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80046e6:	4b10      	ldr	r3, [pc, #64]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046e8:	695b      	ldr	r3, [r3, #20]
 80046ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046f2:	d112      	bne.n	800471a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80046f4:	2303      	movs	r3, #3
 80046f6:	e011      	b.n	800471c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80046f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046fe:	4a0a      	ldr	r2, [pc, #40]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004700:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004704:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004708:	e007      	b.n	800471a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800470a:	4b07      	ldr	r3, [pc, #28]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004712:	4a05      	ldr	r2, [pc, #20]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004714:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004718:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800471a:	2300      	movs	r3, #0
}
 800471c:	4618      	mov	r0, r3
 800471e:	3714      	adds	r7, #20
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr
 8004728:	40007000 	.word	0x40007000
 800472c:	20000004 	.word	0x20000004
 8004730:	431bde83 	.word	0x431bde83

08004734 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004734:	b480      	push	{r7}
 8004736:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004738:	4b05      	ldr	r3, [pc, #20]	@ (8004750 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	4a04      	ldr	r2, [pc, #16]	@ (8004750 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800473e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004742:	6093      	str	r3, [r2, #8]
}
 8004744:	bf00      	nop
 8004746:	46bd      	mov	sp, r7
 8004748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474c:	4770      	bx	lr
 800474e:	bf00      	nop
 8004750:	40007000 	.word	0x40007000

08004754 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b088      	sub	sp, #32
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d101      	bne.n	8004766 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e2fe      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 0301 	and.w	r3, r3, #1
 800476e:	2b00      	cmp	r3, #0
 8004770:	d075      	beq.n	800485e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004772:	4b97      	ldr	r3, [pc, #604]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	f003 030c 	and.w	r3, r3, #12
 800477a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800477c:	4b94      	ldr	r3, [pc, #592]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 800477e:	68db      	ldr	r3, [r3, #12]
 8004780:	f003 0303 	and.w	r3, r3, #3
 8004784:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	2b0c      	cmp	r3, #12
 800478a:	d102      	bne.n	8004792 <HAL_RCC_OscConfig+0x3e>
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	2b03      	cmp	r3, #3
 8004790:	d002      	beq.n	8004798 <HAL_RCC_OscConfig+0x44>
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	2b08      	cmp	r3, #8
 8004796:	d10b      	bne.n	80047b0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004798:	4b8d      	ldr	r3, [pc, #564]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d05b      	beq.n	800485c <HAL_RCC_OscConfig+0x108>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d157      	bne.n	800485c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	e2d9      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047b8:	d106      	bne.n	80047c8 <HAL_RCC_OscConfig+0x74>
 80047ba:	4b85      	ldr	r3, [pc, #532]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a84      	ldr	r2, [pc, #528]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 80047c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047c4:	6013      	str	r3, [r2, #0]
 80047c6:	e01d      	b.n	8004804 <HAL_RCC_OscConfig+0xb0>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80047d0:	d10c      	bne.n	80047ec <HAL_RCC_OscConfig+0x98>
 80047d2:	4b7f      	ldr	r3, [pc, #508]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a7e      	ldr	r2, [pc, #504]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 80047d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80047dc:	6013      	str	r3, [r2, #0]
 80047de:	4b7c      	ldr	r3, [pc, #496]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a7b      	ldr	r2, [pc, #492]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 80047e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047e8:	6013      	str	r3, [r2, #0]
 80047ea:	e00b      	b.n	8004804 <HAL_RCC_OscConfig+0xb0>
 80047ec:	4b78      	ldr	r3, [pc, #480]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a77      	ldr	r2, [pc, #476]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 80047f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047f6:	6013      	str	r3, [r2, #0]
 80047f8:	4b75      	ldr	r3, [pc, #468]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a74      	ldr	r2, [pc, #464]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 80047fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004802:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d013      	beq.n	8004834 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800480c:	f7fe f9da 	bl	8002bc4 <HAL_GetTick>
 8004810:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004812:	e008      	b.n	8004826 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004814:	f7fe f9d6 	bl	8002bc4 <HAL_GetTick>
 8004818:	4602      	mov	r2, r0
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b64      	cmp	r3, #100	@ 0x64
 8004820:	d901      	bls.n	8004826 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e29e      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004826:	4b6a      	ldr	r3, [pc, #424]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d0f0      	beq.n	8004814 <HAL_RCC_OscConfig+0xc0>
 8004832:	e014      	b.n	800485e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004834:	f7fe f9c6 	bl	8002bc4 <HAL_GetTick>
 8004838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800483a:	e008      	b.n	800484e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800483c:	f7fe f9c2 	bl	8002bc4 <HAL_GetTick>
 8004840:	4602      	mov	r2, r0
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	2b64      	cmp	r3, #100	@ 0x64
 8004848:	d901      	bls.n	800484e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800484a:	2303      	movs	r3, #3
 800484c:	e28a      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800484e:	4b60      	ldr	r3, [pc, #384]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1f0      	bne.n	800483c <HAL_RCC_OscConfig+0xe8>
 800485a:	e000      	b.n	800485e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800485c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f003 0302 	and.w	r3, r3, #2
 8004866:	2b00      	cmp	r3, #0
 8004868:	d075      	beq.n	8004956 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800486a:	4b59      	ldr	r3, [pc, #356]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	f003 030c 	and.w	r3, r3, #12
 8004872:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004874:	4b56      	ldr	r3, [pc, #344]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 8004876:	68db      	ldr	r3, [r3, #12]
 8004878:	f003 0303 	and.w	r3, r3, #3
 800487c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	2b0c      	cmp	r3, #12
 8004882:	d102      	bne.n	800488a <HAL_RCC_OscConfig+0x136>
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	2b02      	cmp	r3, #2
 8004888:	d002      	beq.n	8004890 <HAL_RCC_OscConfig+0x13c>
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	2b04      	cmp	r3, #4
 800488e:	d11f      	bne.n	80048d0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004890:	4b4f      	ldr	r3, [pc, #316]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004898:	2b00      	cmp	r3, #0
 800489a:	d005      	beq.n	80048a8 <HAL_RCC_OscConfig+0x154>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d101      	bne.n	80048a8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e25d      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048a8:	4b49      	ldr	r3, [pc, #292]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	691b      	ldr	r3, [r3, #16]
 80048b4:	061b      	lsls	r3, r3, #24
 80048b6:	4946      	ldr	r1, [pc, #280]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 80048b8:	4313      	orrs	r3, r2
 80048ba:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80048bc:	4b45      	ldr	r3, [pc, #276]	@ (80049d4 <HAL_RCC_OscConfig+0x280>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4618      	mov	r0, r3
 80048c2:	f7fd f8b3 	bl	8001a2c <HAL_InitTick>
 80048c6:	4603      	mov	r3, r0
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d043      	beq.n	8004954 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	e249      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d023      	beq.n	8004920 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048d8:	4b3d      	ldr	r3, [pc, #244]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a3c      	ldr	r2, [pc, #240]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 80048de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048e4:	f7fe f96e 	bl	8002bc4 <HAL_GetTick>
 80048e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048ea:	e008      	b.n	80048fe <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048ec:	f7fe f96a 	bl	8002bc4 <HAL_GetTick>
 80048f0:	4602      	mov	r2, r0
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d901      	bls.n	80048fe <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80048fa:	2303      	movs	r3, #3
 80048fc:	e232      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048fe:	4b34      	ldr	r3, [pc, #208]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004906:	2b00      	cmp	r3, #0
 8004908:	d0f0      	beq.n	80048ec <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800490a:	4b31      	ldr	r3, [pc, #196]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	691b      	ldr	r3, [r3, #16]
 8004916:	061b      	lsls	r3, r3, #24
 8004918:	492d      	ldr	r1, [pc, #180]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 800491a:	4313      	orrs	r3, r2
 800491c:	604b      	str	r3, [r1, #4]
 800491e:	e01a      	b.n	8004956 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004920:	4b2b      	ldr	r3, [pc, #172]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a2a      	ldr	r2, [pc, #168]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 8004926:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800492a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800492c:	f7fe f94a 	bl	8002bc4 <HAL_GetTick>
 8004930:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004932:	e008      	b.n	8004946 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004934:	f7fe f946 	bl	8002bc4 <HAL_GetTick>
 8004938:	4602      	mov	r2, r0
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	2b02      	cmp	r3, #2
 8004940:	d901      	bls.n	8004946 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e20e      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004946:	4b22      	ldr	r3, [pc, #136]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800494e:	2b00      	cmp	r3, #0
 8004950:	d1f0      	bne.n	8004934 <HAL_RCC_OscConfig+0x1e0>
 8004952:	e000      	b.n	8004956 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004954:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0308 	and.w	r3, r3, #8
 800495e:	2b00      	cmp	r3, #0
 8004960:	d041      	beq.n	80049e6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	695b      	ldr	r3, [r3, #20]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d01c      	beq.n	80049a4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800496a:	4b19      	ldr	r3, [pc, #100]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 800496c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004970:	4a17      	ldr	r2, [pc, #92]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 8004972:	f043 0301 	orr.w	r3, r3, #1
 8004976:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800497a:	f7fe f923 	bl	8002bc4 <HAL_GetTick>
 800497e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004980:	e008      	b.n	8004994 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004982:	f7fe f91f 	bl	8002bc4 <HAL_GetTick>
 8004986:	4602      	mov	r2, r0
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	1ad3      	subs	r3, r2, r3
 800498c:	2b02      	cmp	r3, #2
 800498e:	d901      	bls.n	8004994 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004990:	2303      	movs	r3, #3
 8004992:	e1e7      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004994:	4b0e      	ldr	r3, [pc, #56]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 8004996:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800499a:	f003 0302 	and.w	r3, r3, #2
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d0ef      	beq.n	8004982 <HAL_RCC_OscConfig+0x22e>
 80049a2:	e020      	b.n	80049e6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049a4:	4b0a      	ldr	r3, [pc, #40]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 80049a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049aa:	4a09      	ldr	r2, [pc, #36]	@ (80049d0 <HAL_RCC_OscConfig+0x27c>)
 80049ac:	f023 0301 	bic.w	r3, r3, #1
 80049b0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049b4:	f7fe f906 	bl	8002bc4 <HAL_GetTick>
 80049b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049ba:	e00d      	b.n	80049d8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049bc:	f7fe f902 	bl	8002bc4 <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	2b02      	cmp	r3, #2
 80049c8:	d906      	bls.n	80049d8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e1ca      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>
 80049ce:	bf00      	nop
 80049d0:	40021000 	.word	0x40021000
 80049d4:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049d8:	4b8c      	ldr	r3, [pc, #560]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 80049da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049de:	f003 0302 	and.w	r3, r3, #2
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d1ea      	bne.n	80049bc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 0304 	and.w	r3, r3, #4
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	f000 80a6 	beq.w	8004b40 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049f4:	2300      	movs	r3, #0
 80049f6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80049f8:	4b84      	ldr	r3, [pc, #528]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 80049fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d101      	bne.n	8004a08 <HAL_RCC_OscConfig+0x2b4>
 8004a04:	2301      	movs	r3, #1
 8004a06:	e000      	b.n	8004a0a <HAL_RCC_OscConfig+0x2b6>
 8004a08:	2300      	movs	r3, #0
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d00d      	beq.n	8004a2a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a0e:	4b7f      	ldr	r3, [pc, #508]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a12:	4a7e      	ldr	r2, [pc, #504]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004a14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a18:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a1a:	4b7c      	ldr	r3, [pc, #496]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a22:	60fb      	str	r3, [r7, #12]
 8004a24:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004a26:	2301      	movs	r3, #1
 8004a28:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a2a:	4b79      	ldr	r3, [pc, #484]	@ (8004c10 <HAL_RCC_OscConfig+0x4bc>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d118      	bne.n	8004a68 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a36:	4b76      	ldr	r3, [pc, #472]	@ (8004c10 <HAL_RCC_OscConfig+0x4bc>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a75      	ldr	r2, [pc, #468]	@ (8004c10 <HAL_RCC_OscConfig+0x4bc>)
 8004a3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a42:	f7fe f8bf 	bl	8002bc4 <HAL_GetTick>
 8004a46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a48:	e008      	b.n	8004a5c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a4a:	f7fe f8bb 	bl	8002bc4 <HAL_GetTick>
 8004a4e:	4602      	mov	r2, r0
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	1ad3      	subs	r3, r2, r3
 8004a54:	2b02      	cmp	r3, #2
 8004a56:	d901      	bls.n	8004a5c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004a58:	2303      	movs	r3, #3
 8004a5a:	e183      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a5c:	4b6c      	ldr	r3, [pc, #432]	@ (8004c10 <HAL_RCC_OscConfig+0x4bc>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d0f0      	beq.n	8004a4a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d108      	bne.n	8004a82 <HAL_RCC_OscConfig+0x32e>
 8004a70:	4b66      	ldr	r3, [pc, #408]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004a72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a76:	4a65      	ldr	r2, [pc, #404]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004a78:	f043 0301 	orr.w	r3, r3, #1
 8004a7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a80:	e024      	b.n	8004acc <HAL_RCC_OscConfig+0x378>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	2b05      	cmp	r3, #5
 8004a88:	d110      	bne.n	8004aac <HAL_RCC_OscConfig+0x358>
 8004a8a:	4b60      	ldr	r3, [pc, #384]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004a8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a90:	4a5e      	ldr	r2, [pc, #376]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004a92:	f043 0304 	orr.w	r3, r3, #4
 8004a96:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a9a:	4b5c      	ldr	r3, [pc, #368]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aa0:	4a5a      	ldr	r2, [pc, #360]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004aa2:	f043 0301 	orr.w	r3, r3, #1
 8004aa6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004aaa:	e00f      	b.n	8004acc <HAL_RCC_OscConfig+0x378>
 8004aac:	4b57      	ldr	r3, [pc, #348]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ab2:	4a56      	ldr	r2, [pc, #344]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004ab4:	f023 0301 	bic.w	r3, r3, #1
 8004ab8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004abc:	4b53      	ldr	r3, [pc, #332]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ac2:	4a52      	ldr	r2, [pc, #328]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004ac4:	f023 0304 	bic.w	r3, r3, #4
 8004ac8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d016      	beq.n	8004b02 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ad4:	f7fe f876 	bl	8002bc4 <HAL_GetTick>
 8004ad8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ada:	e00a      	b.n	8004af2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004adc:	f7fe f872 	bl	8002bc4 <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d901      	bls.n	8004af2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e138      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004af2:	4b46      	ldr	r3, [pc, #280]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004af8:	f003 0302 	and.w	r3, r3, #2
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d0ed      	beq.n	8004adc <HAL_RCC_OscConfig+0x388>
 8004b00:	e015      	b.n	8004b2e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b02:	f7fe f85f 	bl	8002bc4 <HAL_GetTick>
 8004b06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b08:	e00a      	b.n	8004b20 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b0a:	f7fe f85b 	bl	8002bc4 <HAL_GetTick>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	1ad3      	subs	r3, r2, r3
 8004b14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d901      	bls.n	8004b20 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	e121      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b20:	4b3a      	ldr	r3, [pc, #232]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b26:	f003 0302 	and.w	r3, r3, #2
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d1ed      	bne.n	8004b0a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b2e:	7ffb      	ldrb	r3, [r7, #31]
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d105      	bne.n	8004b40 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b34:	4b35      	ldr	r3, [pc, #212]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b38:	4a34      	ldr	r2, [pc, #208]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004b3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b3e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 0320 	and.w	r3, r3, #32
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d03c      	beq.n	8004bc6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d01c      	beq.n	8004b8e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004b54:	4b2d      	ldr	r3, [pc, #180]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004b56:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b5a:	4a2c      	ldr	r2, [pc, #176]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004b5c:	f043 0301 	orr.w	r3, r3, #1
 8004b60:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b64:	f7fe f82e 	bl	8002bc4 <HAL_GetTick>
 8004b68:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004b6a:	e008      	b.n	8004b7e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b6c:	f7fe f82a 	bl	8002bc4 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	2b02      	cmp	r3, #2
 8004b78:	d901      	bls.n	8004b7e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	e0f2      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004b7e:	4b23      	ldr	r3, [pc, #140]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004b80:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b84:	f003 0302 	and.w	r3, r3, #2
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d0ef      	beq.n	8004b6c <HAL_RCC_OscConfig+0x418>
 8004b8c:	e01b      	b.n	8004bc6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004b8e:	4b1f      	ldr	r3, [pc, #124]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004b90:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b94:	4a1d      	ldr	r2, [pc, #116]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004b96:	f023 0301 	bic.w	r3, r3, #1
 8004b9a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b9e:	f7fe f811 	bl	8002bc4 <HAL_GetTick>
 8004ba2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004ba4:	e008      	b.n	8004bb8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ba6:	f7fe f80d 	bl	8002bc4 <HAL_GetTick>
 8004baa:	4602      	mov	r2, r0
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	2b02      	cmp	r3, #2
 8004bb2:	d901      	bls.n	8004bb8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004bb4:	2303      	movs	r3, #3
 8004bb6:	e0d5      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004bb8:	4b14      	ldr	r3, [pc, #80]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004bba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004bbe:	f003 0302 	and.w	r3, r3, #2
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d1ef      	bne.n	8004ba6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	69db      	ldr	r3, [r3, #28]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	f000 80c9 	beq.w	8004d62 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004bd0:	4b0e      	ldr	r3, [pc, #56]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004bd2:	689b      	ldr	r3, [r3, #8]
 8004bd4:	f003 030c 	and.w	r3, r3, #12
 8004bd8:	2b0c      	cmp	r3, #12
 8004bda:	f000 8083 	beq.w	8004ce4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	69db      	ldr	r3, [r3, #28]
 8004be2:	2b02      	cmp	r3, #2
 8004be4:	d15e      	bne.n	8004ca4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004be6:	4b09      	ldr	r3, [pc, #36]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a08      	ldr	r2, [pc, #32]	@ (8004c0c <HAL_RCC_OscConfig+0x4b8>)
 8004bec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004bf0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bf2:	f7fd ffe7 	bl	8002bc4 <HAL_GetTick>
 8004bf6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bf8:	e00c      	b.n	8004c14 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bfa:	f7fd ffe3 	bl	8002bc4 <HAL_GetTick>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	1ad3      	subs	r3, r2, r3
 8004c04:	2b02      	cmp	r3, #2
 8004c06:	d905      	bls.n	8004c14 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004c08:	2303      	movs	r3, #3
 8004c0a:	e0ab      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>
 8004c0c:	40021000 	.word	0x40021000
 8004c10:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c14:	4b55      	ldr	r3, [pc, #340]	@ (8004d6c <HAL_RCC_OscConfig+0x618>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d1ec      	bne.n	8004bfa <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c20:	4b52      	ldr	r3, [pc, #328]	@ (8004d6c <HAL_RCC_OscConfig+0x618>)
 8004c22:	68da      	ldr	r2, [r3, #12]
 8004c24:	4b52      	ldr	r3, [pc, #328]	@ (8004d70 <HAL_RCC_OscConfig+0x61c>)
 8004c26:	4013      	ands	r3, r2
 8004c28:	687a      	ldr	r2, [r7, #4]
 8004c2a:	6a11      	ldr	r1, [r2, #32]
 8004c2c:	687a      	ldr	r2, [r7, #4]
 8004c2e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004c30:	3a01      	subs	r2, #1
 8004c32:	0112      	lsls	r2, r2, #4
 8004c34:	4311      	orrs	r1, r2
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004c3a:	0212      	lsls	r2, r2, #8
 8004c3c:	4311      	orrs	r1, r2
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004c42:	0852      	lsrs	r2, r2, #1
 8004c44:	3a01      	subs	r2, #1
 8004c46:	0552      	lsls	r2, r2, #21
 8004c48:	4311      	orrs	r1, r2
 8004c4a:	687a      	ldr	r2, [r7, #4]
 8004c4c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004c4e:	0852      	lsrs	r2, r2, #1
 8004c50:	3a01      	subs	r2, #1
 8004c52:	0652      	lsls	r2, r2, #25
 8004c54:	4311      	orrs	r1, r2
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004c5a:	06d2      	lsls	r2, r2, #27
 8004c5c:	430a      	orrs	r2, r1
 8004c5e:	4943      	ldr	r1, [pc, #268]	@ (8004d6c <HAL_RCC_OscConfig+0x618>)
 8004c60:	4313      	orrs	r3, r2
 8004c62:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c64:	4b41      	ldr	r3, [pc, #260]	@ (8004d6c <HAL_RCC_OscConfig+0x618>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a40      	ldr	r2, [pc, #256]	@ (8004d6c <HAL_RCC_OscConfig+0x618>)
 8004c6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c6e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c70:	4b3e      	ldr	r3, [pc, #248]	@ (8004d6c <HAL_RCC_OscConfig+0x618>)
 8004c72:	68db      	ldr	r3, [r3, #12]
 8004c74:	4a3d      	ldr	r2, [pc, #244]	@ (8004d6c <HAL_RCC_OscConfig+0x618>)
 8004c76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c7a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c7c:	f7fd ffa2 	bl	8002bc4 <HAL_GetTick>
 8004c80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c82:	e008      	b.n	8004c96 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c84:	f7fd ff9e 	bl	8002bc4 <HAL_GetTick>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	1ad3      	subs	r3, r2, r3
 8004c8e:	2b02      	cmp	r3, #2
 8004c90:	d901      	bls.n	8004c96 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e066      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c96:	4b35      	ldr	r3, [pc, #212]	@ (8004d6c <HAL_RCC_OscConfig+0x618>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d0f0      	beq.n	8004c84 <HAL_RCC_OscConfig+0x530>
 8004ca2:	e05e      	b.n	8004d62 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ca4:	4b31      	ldr	r3, [pc, #196]	@ (8004d6c <HAL_RCC_OscConfig+0x618>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a30      	ldr	r2, [pc, #192]	@ (8004d6c <HAL_RCC_OscConfig+0x618>)
 8004caa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004cae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb0:	f7fd ff88 	bl	8002bc4 <HAL_GetTick>
 8004cb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cb6:	e008      	b.n	8004cca <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cb8:	f7fd ff84 	bl	8002bc4 <HAL_GetTick>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	2b02      	cmp	r3, #2
 8004cc4:	d901      	bls.n	8004cca <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	e04c      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cca:	4b28      	ldr	r3, [pc, #160]	@ (8004d6c <HAL_RCC_OscConfig+0x618>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d1f0      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004cd6:	4b25      	ldr	r3, [pc, #148]	@ (8004d6c <HAL_RCC_OscConfig+0x618>)
 8004cd8:	68da      	ldr	r2, [r3, #12]
 8004cda:	4924      	ldr	r1, [pc, #144]	@ (8004d6c <HAL_RCC_OscConfig+0x618>)
 8004cdc:	4b25      	ldr	r3, [pc, #148]	@ (8004d74 <HAL_RCC_OscConfig+0x620>)
 8004cde:	4013      	ands	r3, r2
 8004ce0:	60cb      	str	r3, [r1, #12]
 8004ce2:	e03e      	b.n	8004d62 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	69db      	ldr	r3, [r3, #28]
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d101      	bne.n	8004cf0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004cec:	2301      	movs	r3, #1
 8004cee:	e039      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004cf0:	4b1e      	ldr	r3, [pc, #120]	@ (8004d6c <HAL_RCC_OscConfig+0x618>)
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	f003 0203 	and.w	r2, r3, #3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6a1b      	ldr	r3, [r3, #32]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d12c      	bne.n	8004d5e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d0e:	3b01      	subs	r3, #1
 8004d10:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d123      	bne.n	8004d5e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d20:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d11b      	bne.n	8004d5e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d30:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d113      	bne.n	8004d5e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d40:	085b      	lsrs	r3, r3, #1
 8004d42:	3b01      	subs	r3, #1
 8004d44:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d109      	bne.n	8004d5e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d54:	085b      	lsrs	r3, r3, #1
 8004d56:	3b01      	subs	r3, #1
 8004d58:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d001      	beq.n	8004d62 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e000      	b.n	8004d64 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004d62:	2300      	movs	r3, #0
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3720      	adds	r7, #32
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	40021000 	.word	0x40021000
 8004d70:	019f800c 	.word	0x019f800c
 8004d74:	feeefffc 	.word	0xfeeefffc

08004d78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b086      	sub	sp, #24
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004d82:	2300      	movs	r3, #0
 8004d84:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d101      	bne.n	8004d90 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e11e      	b.n	8004fce <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d90:	4b91      	ldr	r3, [pc, #580]	@ (8004fd8 <HAL_RCC_ClockConfig+0x260>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f003 030f 	and.w	r3, r3, #15
 8004d98:	683a      	ldr	r2, [r7, #0]
 8004d9a:	429a      	cmp	r2, r3
 8004d9c:	d910      	bls.n	8004dc0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d9e:	4b8e      	ldr	r3, [pc, #568]	@ (8004fd8 <HAL_RCC_ClockConfig+0x260>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f023 020f 	bic.w	r2, r3, #15
 8004da6:	498c      	ldr	r1, [pc, #560]	@ (8004fd8 <HAL_RCC_ClockConfig+0x260>)
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dae:	4b8a      	ldr	r3, [pc, #552]	@ (8004fd8 <HAL_RCC_ClockConfig+0x260>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 030f 	and.w	r3, r3, #15
 8004db6:	683a      	ldr	r2, [r7, #0]
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d001      	beq.n	8004dc0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e106      	b.n	8004fce <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 0301 	and.w	r3, r3, #1
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d073      	beq.n	8004eb4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	2b03      	cmp	r3, #3
 8004dd2:	d129      	bne.n	8004e28 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dd4:	4b81      	ldr	r3, [pc, #516]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d101      	bne.n	8004de4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	e0f4      	b.n	8004fce <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004de4:	f000 f9ce 	bl	8005184 <RCC_GetSysClockFreqFromPLLSource>
 8004de8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	4a7c      	ldr	r2, [pc, #496]	@ (8004fe0 <HAL_RCC_ClockConfig+0x268>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d93f      	bls.n	8004e72 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004df2:	4b7a      	ldr	r3, [pc, #488]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d009      	beq.n	8004e12 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d033      	beq.n	8004e72 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d12f      	bne.n	8004e72 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004e12:	4b72      	ldr	r3, [pc, #456]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e1a:	4a70      	ldr	r2, [pc, #448]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004e1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e20:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004e22:	2380      	movs	r3, #128	@ 0x80
 8004e24:	617b      	str	r3, [r7, #20]
 8004e26:	e024      	b.n	8004e72 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	2b02      	cmp	r3, #2
 8004e2e:	d107      	bne.n	8004e40 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e30:	4b6a      	ldr	r3, [pc, #424]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d109      	bne.n	8004e50 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e0c6      	b.n	8004fce <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e40:	4b66      	ldr	r3, [pc, #408]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d101      	bne.n	8004e50 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e0be      	b.n	8004fce <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004e50:	f000 f8ce 	bl	8004ff0 <HAL_RCC_GetSysClockFreq>
 8004e54:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	4a61      	ldr	r2, [pc, #388]	@ (8004fe0 <HAL_RCC_ClockConfig+0x268>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d909      	bls.n	8004e72 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004e5e:	4b5f      	ldr	r3, [pc, #380]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e66:	4a5d      	ldr	r2, [pc, #372]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004e68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e6c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004e6e:	2380      	movs	r3, #128	@ 0x80
 8004e70:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004e72:	4b5a      	ldr	r3, [pc, #360]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	f023 0203 	bic.w	r2, r3, #3
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	4957      	ldr	r1, [pc, #348]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004e80:	4313      	orrs	r3, r2
 8004e82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e84:	f7fd fe9e 	bl	8002bc4 <HAL_GetTick>
 8004e88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e8a:	e00a      	b.n	8004ea2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e8c:	f7fd fe9a 	bl	8002bc4 <HAL_GetTick>
 8004e90:	4602      	mov	r2, r0
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d901      	bls.n	8004ea2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e095      	b.n	8004fce <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ea2:	4b4e      	ldr	r3, [pc, #312]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	f003 020c 	and.w	r2, r3, #12
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	009b      	lsls	r3, r3, #2
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d1eb      	bne.n	8004e8c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 0302 	and.w	r3, r3, #2
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d023      	beq.n	8004f08 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 0304 	and.w	r3, r3, #4
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d005      	beq.n	8004ed8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ecc:	4b43      	ldr	r3, [pc, #268]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	4a42      	ldr	r2, [pc, #264]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004ed2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004ed6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 0308 	and.w	r3, r3, #8
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d007      	beq.n	8004ef4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004ee4:	4b3d      	ldr	r3, [pc, #244]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004eec:	4a3b      	ldr	r2, [pc, #236]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004eee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004ef2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ef4:	4b39      	ldr	r3, [pc, #228]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	4936      	ldr	r1, [pc, #216]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	608b      	str	r3, [r1, #8]
 8004f06:	e008      	b.n	8004f1a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	2b80      	cmp	r3, #128	@ 0x80
 8004f0c:	d105      	bne.n	8004f1a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004f0e:	4b33      	ldr	r3, [pc, #204]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	4a32      	ldr	r2, [pc, #200]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004f14:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f18:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f1a:	4b2f      	ldr	r3, [pc, #188]	@ (8004fd8 <HAL_RCC_ClockConfig+0x260>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 030f 	and.w	r3, r3, #15
 8004f22:	683a      	ldr	r2, [r7, #0]
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d21d      	bcs.n	8004f64 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f28:	4b2b      	ldr	r3, [pc, #172]	@ (8004fd8 <HAL_RCC_ClockConfig+0x260>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f023 020f 	bic.w	r2, r3, #15
 8004f30:	4929      	ldr	r1, [pc, #164]	@ (8004fd8 <HAL_RCC_ClockConfig+0x260>)
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004f38:	f7fd fe44 	bl	8002bc4 <HAL_GetTick>
 8004f3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f3e:	e00a      	b.n	8004f56 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f40:	f7fd fe40 	bl	8002bc4 <HAL_GetTick>
 8004f44:	4602      	mov	r2, r0
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	1ad3      	subs	r3, r2, r3
 8004f4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d901      	bls.n	8004f56 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004f52:	2303      	movs	r3, #3
 8004f54:	e03b      	b.n	8004fce <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f56:	4b20      	ldr	r3, [pc, #128]	@ (8004fd8 <HAL_RCC_ClockConfig+0x260>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 030f 	and.w	r3, r3, #15
 8004f5e:	683a      	ldr	r2, [r7, #0]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d1ed      	bne.n	8004f40 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 0304 	and.w	r3, r3, #4
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d008      	beq.n	8004f82 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f70:	4b1a      	ldr	r3, [pc, #104]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	68db      	ldr	r3, [r3, #12]
 8004f7c:	4917      	ldr	r1, [pc, #92]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0308 	and.w	r3, r3, #8
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d009      	beq.n	8004fa2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f8e:	4b13      	ldr	r3, [pc, #76]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	691b      	ldr	r3, [r3, #16]
 8004f9a:	00db      	lsls	r3, r3, #3
 8004f9c:	490f      	ldr	r1, [pc, #60]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004fa2:	f000 f825 	bl	8004ff0 <HAL_RCC_GetSysClockFreq>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	4b0c      	ldr	r3, [pc, #48]	@ (8004fdc <HAL_RCC_ClockConfig+0x264>)
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	091b      	lsrs	r3, r3, #4
 8004fae:	f003 030f 	and.w	r3, r3, #15
 8004fb2:	490c      	ldr	r1, [pc, #48]	@ (8004fe4 <HAL_RCC_ClockConfig+0x26c>)
 8004fb4:	5ccb      	ldrb	r3, [r1, r3]
 8004fb6:	f003 031f 	and.w	r3, r3, #31
 8004fba:	fa22 f303 	lsr.w	r3, r2, r3
 8004fbe:	4a0a      	ldr	r2, [pc, #40]	@ (8004fe8 <HAL_RCC_ClockConfig+0x270>)
 8004fc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8004fec <HAL_RCC_ClockConfig+0x274>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7fc fd30 	bl	8001a2c <HAL_InitTick>
 8004fcc:	4603      	mov	r3, r0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3718      	adds	r7, #24
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	40022000 	.word	0x40022000
 8004fdc:	40021000 	.word	0x40021000
 8004fe0:	04c4b400 	.word	0x04c4b400
 8004fe4:	0800f660 	.word	0x0800f660
 8004fe8:	20000004 	.word	0x20000004
 8004fec:	20000008 	.word	0x20000008

08004ff0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b087      	sub	sp, #28
 8004ff4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004ff6:	4b2c      	ldr	r3, [pc, #176]	@ (80050a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	f003 030c 	and.w	r3, r3, #12
 8004ffe:	2b04      	cmp	r3, #4
 8005000:	d102      	bne.n	8005008 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005002:	4b2a      	ldr	r3, [pc, #168]	@ (80050ac <HAL_RCC_GetSysClockFreq+0xbc>)
 8005004:	613b      	str	r3, [r7, #16]
 8005006:	e047      	b.n	8005098 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005008:	4b27      	ldr	r3, [pc, #156]	@ (80050a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	f003 030c 	and.w	r3, r3, #12
 8005010:	2b08      	cmp	r3, #8
 8005012:	d102      	bne.n	800501a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005014:	4b25      	ldr	r3, [pc, #148]	@ (80050ac <HAL_RCC_GetSysClockFreq+0xbc>)
 8005016:	613b      	str	r3, [r7, #16]
 8005018:	e03e      	b.n	8005098 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800501a:	4b23      	ldr	r3, [pc, #140]	@ (80050a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	f003 030c 	and.w	r3, r3, #12
 8005022:	2b0c      	cmp	r3, #12
 8005024:	d136      	bne.n	8005094 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005026:	4b20      	ldr	r3, [pc, #128]	@ (80050a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005028:	68db      	ldr	r3, [r3, #12]
 800502a:	f003 0303 	and.w	r3, r3, #3
 800502e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005030:	4b1d      	ldr	r3, [pc, #116]	@ (80050a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005032:	68db      	ldr	r3, [r3, #12]
 8005034:	091b      	lsrs	r3, r3, #4
 8005036:	f003 030f 	and.w	r3, r3, #15
 800503a:	3301      	adds	r3, #1
 800503c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2b03      	cmp	r3, #3
 8005042:	d10c      	bne.n	800505e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005044:	4a19      	ldr	r2, [pc, #100]	@ (80050ac <HAL_RCC_GetSysClockFreq+0xbc>)
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	fbb2 f3f3 	udiv	r3, r2, r3
 800504c:	4a16      	ldr	r2, [pc, #88]	@ (80050a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800504e:	68d2      	ldr	r2, [r2, #12]
 8005050:	0a12      	lsrs	r2, r2, #8
 8005052:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005056:	fb02 f303 	mul.w	r3, r2, r3
 800505a:	617b      	str	r3, [r7, #20]
      break;
 800505c:	e00c      	b.n	8005078 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800505e:	4a13      	ldr	r2, [pc, #76]	@ (80050ac <HAL_RCC_GetSysClockFreq+0xbc>)
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	fbb2 f3f3 	udiv	r3, r2, r3
 8005066:	4a10      	ldr	r2, [pc, #64]	@ (80050a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005068:	68d2      	ldr	r2, [r2, #12]
 800506a:	0a12      	lsrs	r2, r2, #8
 800506c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005070:	fb02 f303 	mul.w	r3, r2, r3
 8005074:	617b      	str	r3, [r7, #20]
      break;
 8005076:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005078:	4b0b      	ldr	r3, [pc, #44]	@ (80050a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	0e5b      	lsrs	r3, r3, #25
 800507e:	f003 0303 	and.w	r3, r3, #3
 8005082:	3301      	adds	r3, #1
 8005084:	005b      	lsls	r3, r3, #1
 8005086:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005088:	697a      	ldr	r2, [r7, #20]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005090:	613b      	str	r3, [r7, #16]
 8005092:	e001      	b.n	8005098 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005094:	2300      	movs	r3, #0
 8005096:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005098:	693b      	ldr	r3, [r7, #16]
}
 800509a:	4618      	mov	r0, r3
 800509c:	371c      	adds	r7, #28
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop
 80050a8:	40021000 	.word	0x40021000
 80050ac:	00f42400 	.word	0x00f42400

080050b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050b0:	b480      	push	{r7}
 80050b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050b4:	4b03      	ldr	r3, [pc, #12]	@ (80050c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80050b6:	681b      	ldr	r3, [r3, #0]
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	46bd      	mov	sp, r7
 80050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c0:	4770      	bx	lr
 80050c2:	bf00      	nop
 80050c4:	20000004 	.word	0x20000004

080050c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80050cc:	f7ff fff0 	bl	80050b0 <HAL_RCC_GetHCLKFreq>
 80050d0:	4602      	mov	r2, r0
 80050d2:	4b06      	ldr	r3, [pc, #24]	@ (80050ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	0a1b      	lsrs	r3, r3, #8
 80050d8:	f003 0307 	and.w	r3, r3, #7
 80050dc:	4904      	ldr	r1, [pc, #16]	@ (80050f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80050de:	5ccb      	ldrb	r3, [r1, r3]
 80050e0:	f003 031f 	and.w	r3, r3, #31
 80050e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	bd80      	pop	{r7, pc}
 80050ec:	40021000 	.word	0x40021000
 80050f0:	0800f670 	.word	0x0800f670

080050f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80050f8:	f7ff ffda 	bl	80050b0 <HAL_RCC_GetHCLKFreq>
 80050fc:	4602      	mov	r2, r0
 80050fe:	4b06      	ldr	r3, [pc, #24]	@ (8005118 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	0adb      	lsrs	r3, r3, #11
 8005104:	f003 0307 	and.w	r3, r3, #7
 8005108:	4904      	ldr	r1, [pc, #16]	@ (800511c <HAL_RCC_GetPCLK2Freq+0x28>)
 800510a:	5ccb      	ldrb	r3, [r1, r3]
 800510c:	f003 031f 	and.w	r3, r3, #31
 8005110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005114:	4618      	mov	r0, r3
 8005116:	bd80      	pop	{r7, pc}
 8005118:	40021000 	.word	0x40021000
 800511c:	0800f670 	.word	0x0800f670

08005120 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005120:	b480      	push	{r7}
 8005122:	b083      	sub	sp, #12
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	220f      	movs	r2, #15
 800512e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005130:	4b12      	ldr	r3, [pc, #72]	@ (800517c <HAL_RCC_GetClockConfig+0x5c>)
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	f003 0203 	and.w	r2, r3, #3
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800513c:	4b0f      	ldr	r3, [pc, #60]	@ (800517c <HAL_RCC_GetClockConfig+0x5c>)
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005148:	4b0c      	ldr	r3, [pc, #48]	@ (800517c <HAL_RCC_GetClockConfig+0x5c>)
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005154:	4b09      	ldr	r3, [pc, #36]	@ (800517c <HAL_RCC_GetClockConfig+0x5c>)
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	08db      	lsrs	r3, r3, #3
 800515a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005162:	4b07      	ldr	r3, [pc, #28]	@ (8005180 <HAL_RCC_GetClockConfig+0x60>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f003 020f 	and.w	r2, r3, #15
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	601a      	str	r2, [r3, #0]
}
 800516e:	bf00      	nop
 8005170:	370c      	adds	r7, #12
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr
 800517a:	bf00      	nop
 800517c:	40021000 	.word	0x40021000
 8005180:	40022000 	.word	0x40022000

08005184 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005184:	b480      	push	{r7}
 8005186:	b087      	sub	sp, #28
 8005188:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800518a:	4b1e      	ldr	r3, [pc, #120]	@ (8005204 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	f003 0303 	and.w	r3, r3, #3
 8005192:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005194:	4b1b      	ldr	r3, [pc, #108]	@ (8005204 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005196:	68db      	ldr	r3, [r3, #12]
 8005198:	091b      	lsrs	r3, r3, #4
 800519a:	f003 030f 	and.w	r3, r3, #15
 800519e:	3301      	adds	r3, #1
 80051a0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	2b03      	cmp	r3, #3
 80051a6:	d10c      	bne.n	80051c2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80051a8:	4a17      	ldr	r2, [pc, #92]	@ (8005208 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80051b0:	4a14      	ldr	r2, [pc, #80]	@ (8005204 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051b2:	68d2      	ldr	r2, [r2, #12]
 80051b4:	0a12      	lsrs	r2, r2, #8
 80051b6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80051ba:	fb02 f303 	mul.w	r3, r2, r3
 80051be:	617b      	str	r3, [r7, #20]
    break;
 80051c0:	e00c      	b.n	80051dc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80051c2:	4a11      	ldr	r2, [pc, #68]	@ (8005208 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ca:	4a0e      	ldr	r2, [pc, #56]	@ (8005204 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051cc:	68d2      	ldr	r2, [r2, #12]
 80051ce:	0a12      	lsrs	r2, r2, #8
 80051d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80051d4:	fb02 f303 	mul.w	r3, r2, r3
 80051d8:	617b      	str	r3, [r7, #20]
    break;
 80051da:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051dc:	4b09      	ldr	r3, [pc, #36]	@ (8005204 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	0e5b      	lsrs	r3, r3, #25
 80051e2:	f003 0303 	and.w	r3, r3, #3
 80051e6:	3301      	adds	r3, #1
 80051e8:	005b      	lsls	r3, r3, #1
 80051ea:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80051ec:	697a      	ldr	r2, [r7, #20]
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051f4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80051f6:	687b      	ldr	r3, [r7, #4]
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	371c      	adds	r7, #28
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr
 8005204:	40021000 	.word	0x40021000
 8005208:	00f42400 	.word	0x00f42400

0800520c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b086      	sub	sp, #24
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005214:	2300      	movs	r3, #0
 8005216:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005218:	2300      	movs	r3, #0
 800521a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005224:	2b00      	cmp	r3, #0
 8005226:	f000 8098 	beq.w	800535a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800522a:	2300      	movs	r3, #0
 800522c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800522e:	4b43      	ldr	r3, [pc, #268]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005232:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005236:	2b00      	cmp	r3, #0
 8005238:	d10d      	bne.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800523a:	4b40      	ldr	r3, [pc, #256]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800523c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800523e:	4a3f      	ldr	r2, [pc, #252]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005240:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005244:	6593      	str	r3, [r2, #88]	@ 0x58
 8005246:	4b3d      	ldr	r3, [pc, #244]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005248:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800524a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800524e:	60bb      	str	r3, [r7, #8]
 8005250:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005252:	2301      	movs	r3, #1
 8005254:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005256:	4b3a      	ldr	r3, [pc, #232]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a39      	ldr	r2, [pc, #228]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800525c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005260:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005262:	f7fd fcaf 	bl	8002bc4 <HAL_GetTick>
 8005266:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005268:	e009      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800526a:	f7fd fcab 	bl	8002bc4 <HAL_GetTick>
 800526e:	4602      	mov	r2, r0
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	1ad3      	subs	r3, r2, r3
 8005274:	2b02      	cmp	r3, #2
 8005276:	d902      	bls.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005278:	2303      	movs	r3, #3
 800527a:	74fb      	strb	r3, [r7, #19]
        break;
 800527c:	e005      	b.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800527e:	4b30      	ldr	r3, [pc, #192]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005286:	2b00      	cmp	r3, #0
 8005288:	d0ef      	beq.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800528a:	7cfb      	ldrb	r3, [r7, #19]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d159      	bne.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005290:	4b2a      	ldr	r3, [pc, #168]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005292:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005296:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800529a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d01e      	beq.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052a6:	697a      	ldr	r2, [r7, #20]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d019      	beq.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80052ac:	4b23      	ldr	r3, [pc, #140]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052b6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052b8:	4b20      	ldr	r3, [pc, #128]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052be:	4a1f      	ldr	r2, [pc, #124]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80052c8:	4b1c      	ldr	r3, [pc, #112]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ce:	4a1b      	ldr	r2, [pc, #108]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80052d8:	4a18      	ldr	r2, [pc, #96]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	f003 0301 	and.w	r3, r3, #1
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d016      	beq.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ea:	f7fd fc6b 	bl	8002bc4 <HAL_GetTick>
 80052ee:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052f0:	e00b      	b.n	800530a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052f2:	f7fd fc67 	bl	8002bc4 <HAL_GetTick>
 80052f6:	4602      	mov	r2, r0
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005300:	4293      	cmp	r3, r2
 8005302:	d902      	bls.n	800530a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005304:	2303      	movs	r3, #3
 8005306:	74fb      	strb	r3, [r7, #19]
            break;
 8005308:	e006      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800530a:	4b0c      	ldr	r3, [pc, #48]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800530c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005310:	f003 0302 	and.w	r3, r3, #2
 8005314:	2b00      	cmp	r3, #0
 8005316:	d0ec      	beq.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005318:	7cfb      	ldrb	r3, [r7, #19]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d10b      	bne.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800531e:	4b07      	ldr	r3, [pc, #28]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005324:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800532c:	4903      	ldr	r1, [pc, #12]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800532e:	4313      	orrs	r3, r2
 8005330:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005334:	e008      	b.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005336:	7cfb      	ldrb	r3, [r7, #19]
 8005338:	74bb      	strb	r3, [r7, #18]
 800533a:	e005      	b.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800533c:	40021000 	.word	0x40021000
 8005340:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005344:	7cfb      	ldrb	r3, [r7, #19]
 8005346:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005348:	7c7b      	ldrb	r3, [r7, #17]
 800534a:	2b01      	cmp	r3, #1
 800534c:	d105      	bne.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800534e:	4ba6      	ldr	r3, [pc, #664]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005352:	4aa5      	ldr	r2, [pc, #660]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005354:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005358:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 0301 	and.w	r3, r3, #1
 8005362:	2b00      	cmp	r3, #0
 8005364:	d00a      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005366:	4ba0      	ldr	r3, [pc, #640]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005368:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800536c:	f023 0203 	bic.w	r2, r3, #3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	499c      	ldr	r1, [pc, #624]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005376:	4313      	orrs	r3, r2
 8005378:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0302 	and.w	r3, r3, #2
 8005384:	2b00      	cmp	r3, #0
 8005386:	d00a      	beq.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005388:	4b97      	ldr	r3, [pc, #604]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800538a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800538e:	f023 020c 	bic.w	r2, r3, #12
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	4994      	ldr	r1, [pc, #592]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005398:	4313      	orrs	r3, r2
 800539a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 0304 	and.w	r3, r3, #4
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d00a      	beq.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80053aa:	4b8f      	ldr	r3, [pc, #572]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053b0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	498b      	ldr	r1, [pc, #556]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053ba:	4313      	orrs	r3, r2
 80053bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f003 0308 	and.w	r3, r3, #8
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d00a      	beq.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80053cc:	4b86      	ldr	r3, [pc, #536]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053d2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	4983      	ldr	r1, [pc, #524]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053dc:	4313      	orrs	r3, r2
 80053de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 0320 	and.w	r3, r3, #32
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d00a      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80053ee:	4b7e      	ldr	r3, [pc, #504]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053f4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	695b      	ldr	r3, [r3, #20]
 80053fc:	497a      	ldr	r1, [pc, #488]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053fe:	4313      	orrs	r3, r2
 8005400:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800540c:	2b00      	cmp	r3, #0
 800540e:	d00a      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005410:	4b75      	ldr	r3, [pc, #468]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005412:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005416:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	699b      	ldr	r3, [r3, #24]
 800541e:	4972      	ldr	r1, [pc, #456]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005420:	4313      	orrs	r3, r2
 8005422:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800542e:	2b00      	cmp	r3, #0
 8005430:	d00a      	beq.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005432:	4b6d      	ldr	r3, [pc, #436]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005434:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005438:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	69db      	ldr	r3, [r3, #28]
 8005440:	4969      	ldr	r1, [pc, #420]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005442:	4313      	orrs	r3, r2
 8005444:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005450:	2b00      	cmp	r3, #0
 8005452:	d00a      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005454:	4b64      	ldr	r3, [pc, #400]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005456:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800545a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a1b      	ldr	r3, [r3, #32]
 8005462:	4961      	ldr	r1, [pc, #388]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005464:	4313      	orrs	r3, r2
 8005466:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005472:	2b00      	cmp	r3, #0
 8005474:	d00a      	beq.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005476:	4b5c      	ldr	r3, [pc, #368]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005478:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800547c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005484:	4958      	ldr	r1, [pc, #352]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005486:	4313      	orrs	r3, r2
 8005488:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005494:	2b00      	cmp	r3, #0
 8005496:	d015      	beq.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005498:	4b53      	ldr	r3, [pc, #332]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800549a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800549e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054a6:	4950      	ldr	r1, [pc, #320]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054a8:	4313      	orrs	r3, r2
 80054aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054b6:	d105      	bne.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054b8:	4b4b      	ldr	r3, [pc, #300]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	4a4a      	ldr	r2, [pc, #296]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054c2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d015      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80054d0:	4b45      	ldr	r3, [pc, #276]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054d6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054de:	4942      	ldr	r1, [pc, #264]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054e0:	4313      	orrs	r3, r2
 80054e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80054ee:	d105      	bne.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054f0:	4b3d      	ldr	r3, [pc, #244]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	4a3c      	ldr	r2, [pc, #240]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054fa:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005504:	2b00      	cmp	r3, #0
 8005506:	d015      	beq.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005508:	4b37      	ldr	r3, [pc, #220]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800550a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800550e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005516:	4934      	ldr	r1, [pc, #208]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005518:	4313      	orrs	r3, r2
 800551a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005522:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005526:	d105      	bne.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005528:	4b2f      	ldr	r3, [pc, #188]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	4a2e      	ldr	r2, [pc, #184]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800552e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005532:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800553c:	2b00      	cmp	r3, #0
 800553e:	d015      	beq.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005540:	4b29      	ldr	r3, [pc, #164]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005542:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005546:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800554e:	4926      	ldr	r1, [pc, #152]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005550:	4313      	orrs	r3, r2
 8005552:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800555a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800555e:	d105      	bne.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005560:	4b21      	ldr	r3, [pc, #132]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005562:	68db      	ldr	r3, [r3, #12]
 8005564:	4a20      	ldr	r2, [pc, #128]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005566:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800556a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005574:	2b00      	cmp	r3, #0
 8005576:	d015      	beq.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005578:	4b1b      	ldr	r3, [pc, #108]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800557a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800557e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005586:	4918      	ldr	r1, [pc, #96]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005588:	4313      	orrs	r3, r2
 800558a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005592:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005596:	d105      	bne.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005598:	4b13      	ldr	r3, [pc, #76]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	4a12      	ldr	r2, [pc, #72]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800559e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055a2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d015      	beq.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80055b0:	4b0d      	ldr	r3, [pc, #52]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055b6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055be:	490a      	ldr	r1, [pc, #40]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80055ce:	d105      	bne.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80055d0:	4b05      	ldr	r3, [pc, #20]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	4a04      	ldr	r2, [pc, #16]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055da:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80055dc:	7cbb      	ldrb	r3, [r7, #18]
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3718      	adds	r7, #24
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}
 80055e6:	bf00      	nop
 80055e8:	40021000 	.word	0x40021000

080055ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b084      	sub	sp, #16
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d101      	bne.n	80055fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	e09d      	b.n	800573a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005602:	2b00      	cmp	r3, #0
 8005604:	d108      	bne.n	8005618 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800560e:	d009      	beq.n	8005624 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	61da      	str	r2, [r3, #28]
 8005616:	e005      	b.n	8005624 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2200      	movs	r2, #0
 8005622:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005630:	b2db      	uxtb	r3, r3
 8005632:	2b00      	cmp	r3, #0
 8005634:	d106      	bne.n	8005644 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2200      	movs	r2, #0
 800563a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f7fc f980 	bl	8001944 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2202      	movs	r2, #2
 8005648:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800565a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	68db      	ldr	r3, [r3, #12]
 8005660:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005664:	d902      	bls.n	800566c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005666:	2300      	movs	r3, #0
 8005668:	60fb      	str	r3, [r7, #12]
 800566a:	e002      	b.n	8005672 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800566c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005670:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	68db      	ldr	r3, [r3, #12]
 8005676:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800567a:	d007      	beq.n	800568c <HAL_SPI_Init+0xa0>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	68db      	ldr	r3, [r3, #12]
 8005680:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005684:	d002      	beq.n	800568c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800569c:	431a      	orrs	r2, r3
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	691b      	ldr	r3, [r3, #16]
 80056a2:	f003 0302 	and.w	r3, r3, #2
 80056a6:	431a      	orrs	r2, r3
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	695b      	ldr	r3, [r3, #20]
 80056ac:	f003 0301 	and.w	r3, r3, #1
 80056b0:	431a      	orrs	r2, r3
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	699b      	ldr	r3, [r3, #24]
 80056b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056ba:	431a      	orrs	r2, r3
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	69db      	ldr	r3, [r3, #28]
 80056c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80056c4:	431a      	orrs	r2, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a1b      	ldr	r3, [r3, #32]
 80056ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056ce:	ea42 0103 	orr.w	r1, r2, r3
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056d6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	430a      	orrs	r2, r1
 80056e0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	0c1b      	lsrs	r3, r3, #16
 80056e8:	f003 0204 	and.w	r2, r3, #4
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f0:	f003 0310 	and.w	r3, r3, #16
 80056f4:	431a      	orrs	r2, r3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056fa:	f003 0308 	and.w	r3, r3, #8
 80056fe:	431a      	orrs	r2, r3
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	68db      	ldr	r3, [r3, #12]
 8005704:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005708:	ea42 0103 	orr.w	r1, r2, r3
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	430a      	orrs	r2, r1
 8005718:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	69da      	ldr	r2, [r3, #28]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005728:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2201      	movs	r2, #1
 8005734:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005738:	2300      	movs	r3, #0
}
 800573a:	4618      	mov	r0, r3
 800573c:	3710      	adds	r7, #16
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}

08005742 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005742:	b580      	push	{r7, lr}
 8005744:	b088      	sub	sp, #32
 8005746:	af00      	add	r7, sp, #0
 8005748:	60f8      	str	r0, [r7, #12]
 800574a:	60b9      	str	r1, [r7, #8]
 800574c:	603b      	str	r3, [r7, #0]
 800574e:	4613      	mov	r3, r2
 8005750:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005752:	2300      	movs	r3, #0
 8005754:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800575c:	2b01      	cmp	r3, #1
 800575e:	d101      	bne.n	8005764 <HAL_SPI_Transmit+0x22>
 8005760:	2302      	movs	r3, #2
 8005762:	e15f      	b.n	8005a24 <HAL_SPI_Transmit+0x2e2>
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800576c:	f7fd fa2a 	bl	8002bc4 <HAL_GetTick>
 8005770:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005772:	88fb      	ldrh	r3, [r7, #6]
 8005774:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800577c:	b2db      	uxtb	r3, r3
 800577e:	2b01      	cmp	r3, #1
 8005780:	d002      	beq.n	8005788 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005782:	2302      	movs	r3, #2
 8005784:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005786:	e148      	b.n	8005a1a <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d002      	beq.n	8005794 <HAL_SPI_Transmit+0x52>
 800578e:	88fb      	ldrh	r3, [r7, #6]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d102      	bne.n	800579a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005798:	e13f      	b.n	8005a1a <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2203      	movs	r2, #3
 800579e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2200      	movs	r2, #0
 80057a6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	68ba      	ldr	r2, [r7, #8]
 80057ac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	88fa      	ldrh	r2, [r7, #6]
 80057b2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	88fa      	ldrh	r2, [r7, #6]
 80057b8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2200      	movs	r2, #0
 80057c4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2200      	movs	r2, #0
 80057cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2200      	movs	r2, #0
 80057d4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2200      	movs	r2, #0
 80057da:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057e4:	d10f      	bne.n	8005806 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057f4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005804:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005810:	2b40      	cmp	r3, #64	@ 0x40
 8005812:	d007      	beq.n	8005824 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005822:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	68db      	ldr	r3, [r3, #12]
 8005828:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800582c:	d94f      	bls.n	80058ce <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d002      	beq.n	800583c <HAL_SPI_Transmit+0xfa>
 8005836:	8afb      	ldrh	r3, [r7, #22]
 8005838:	2b01      	cmp	r3, #1
 800583a:	d142      	bne.n	80058c2 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005840:	881a      	ldrh	r2, [r3, #0]
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800584c:	1c9a      	adds	r2, r3, #2
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005856:	b29b      	uxth	r3, r3
 8005858:	3b01      	subs	r3, #1
 800585a:	b29a      	uxth	r2, r3
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005860:	e02f      	b.n	80058c2 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	f003 0302 	and.w	r3, r3, #2
 800586c:	2b02      	cmp	r3, #2
 800586e:	d112      	bne.n	8005896 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005874:	881a      	ldrh	r2, [r3, #0]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005880:	1c9a      	adds	r2, r3, #2
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800588a:	b29b      	uxth	r3, r3
 800588c:	3b01      	subs	r3, #1
 800588e:	b29a      	uxth	r2, r3
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005894:	e015      	b.n	80058c2 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005896:	f7fd f995 	bl	8002bc4 <HAL_GetTick>
 800589a:	4602      	mov	r2, r0
 800589c:	69bb      	ldr	r3, [r7, #24]
 800589e:	1ad3      	subs	r3, r2, r3
 80058a0:	683a      	ldr	r2, [r7, #0]
 80058a2:	429a      	cmp	r2, r3
 80058a4:	d803      	bhi.n	80058ae <HAL_SPI_Transmit+0x16c>
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058ac:	d102      	bne.n	80058b4 <HAL_SPI_Transmit+0x172>
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d106      	bne.n	80058c2 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80058b4:	2303      	movs	r3, #3
 80058b6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2201      	movs	r2, #1
 80058bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80058c0:	e0ab      	b.n	8005a1a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058c6:	b29b      	uxth	r3, r3
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d1ca      	bne.n	8005862 <HAL_SPI_Transmit+0x120>
 80058cc:	e080      	b.n	80059d0 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d002      	beq.n	80058dc <HAL_SPI_Transmit+0x19a>
 80058d6:	8afb      	ldrh	r3, [r7, #22]
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d174      	bne.n	80059c6 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d912      	bls.n	800590c <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058ea:	881a      	ldrh	r2, [r3, #0]
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058f6:	1c9a      	adds	r2, r3, #2
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005900:	b29b      	uxth	r3, r3
 8005902:	3b02      	subs	r3, #2
 8005904:	b29a      	uxth	r2, r3
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800590a:	e05c      	b.n	80059c6 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	330c      	adds	r3, #12
 8005916:	7812      	ldrb	r2, [r2, #0]
 8005918:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800591e:	1c5a      	adds	r2, r3, #1
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005928:	b29b      	uxth	r3, r3
 800592a:	3b01      	subs	r3, #1
 800592c:	b29a      	uxth	r2, r3
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005932:	e048      	b.n	80059c6 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	f003 0302 	and.w	r3, r3, #2
 800593e:	2b02      	cmp	r3, #2
 8005940:	d12b      	bne.n	800599a <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005946:	b29b      	uxth	r3, r3
 8005948:	2b01      	cmp	r3, #1
 800594a:	d912      	bls.n	8005972 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005950:	881a      	ldrh	r2, [r3, #0]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800595c:	1c9a      	adds	r2, r3, #2
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005966:	b29b      	uxth	r3, r3
 8005968:	3b02      	subs	r3, #2
 800596a:	b29a      	uxth	r2, r3
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005970:	e029      	b.n	80059c6 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	330c      	adds	r3, #12
 800597c:	7812      	ldrb	r2, [r2, #0]
 800597e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005984:	1c5a      	adds	r2, r3, #1
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800598e:	b29b      	uxth	r3, r3
 8005990:	3b01      	subs	r3, #1
 8005992:	b29a      	uxth	r2, r3
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005998:	e015      	b.n	80059c6 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800599a:	f7fd f913 	bl	8002bc4 <HAL_GetTick>
 800599e:	4602      	mov	r2, r0
 80059a0:	69bb      	ldr	r3, [r7, #24]
 80059a2:	1ad3      	subs	r3, r2, r3
 80059a4:	683a      	ldr	r2, [r7, #0]
 80059a6:	429a      	cmp	r2, r3
 80059a8:	d803      	bhi.n	80059b2 <HAL_SPI_Transmit+0x270>
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80059b0:	d102      	bne.n	80059b8 <HAL_SPI_Transmit+0x276>
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d106      	bne.n	80059c6 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80059b8:	2303      	movs	r3, #3
 80059ba:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2201      	movs	r2, #1
 80059c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80059c4:	e029      	b.n	8005a1a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d1b1      	bne.n	8005934 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80059d0:	69ba      	ldr	r2, [r7, #24]
 80059d2:	6839      	ldr	r1, [r7, #0]
 80059d4:	68f8      	ldr	r0, [r7, #12]
 80059d6:	f000 fe0d 	bl	80065f4 <SPI_EndRxTxTransaction>
 80059da:	4603      	mov	r3, r0
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d002      	beq.n	80059e6 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2220      	movs	r2, #32
 80059e4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d10a      	bne.n	8005a04 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80059ee:	2300      	movs	r3, #0
 80059f0:	613b      	str	r3, [r7, #16]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	613b      	str	r3, [r7, #16]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	689b      	ldr	r3, [r3, #8]
 8005a00:	613b      	str	r3, [r7, #16]
 8005a02:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d002      	beq.n	8005a12 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	77fb      	strb	r3, [r7, #31]
 8005a10:	e003      	b.n	8005a1a <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2201      	movs	r2, #1
 8005a16:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005a22:	7ffb      	ldrb	r3, [r7, #31]
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3720      	adds	r7, #32
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b088      	sub	sp, #32
 8005a30:	af02      	add	r7, sp, #8
 8005a32:	60f8      	str	r0, [r7, #12]
 8005a34:	60b9      	str	r1, [r7, #8]
 8005a36:	603b      	str	r3, [r7, #0]
 8005a38:	4613      	mov	r3, r2
 8005a3a:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d002      	beq.n	8005a52 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8005a4c:	2302      	movs	r3, #2
 8005a4e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005a50:	e11a      	b.n	8005c88 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a5a:	d112      	bne.n	8005a82 <HAL_SPI_Receive+0x56>
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d10e      	bne.n	8005a82 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2204      	movs	r2, #4
 8005a68:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005a6c:	88fa      	ldrh	r2, [r7, #6]
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	9300      	str	r3, [sp, #0]
 8005a72:	4613      	mov	r3, r2
 8005a74:	68ba      	ldr	r2, [r7, #8]
 8005a76:	68b9      	ldr	r1, [r7, #8]
 8005a78:	68f8      	ldr	r0, [r7, #12]
 8005a7a:	f000 f90e 	bl	8005c9a <HAL_SPI_TransmitReceive>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	e107      	b.n	8005c92 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d101      	bne.n	8005a90 <HAL_SPI_Receive+0x64>
 8005a8c:	2302      	movs	r3, #2
 8005a8e:	e100      	b.n	8005c92 <HAL_SPI_Receive+0x266>
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2201      	movs	r2, #1
 8005a94:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a98:	f7fd f894 	bl	8002bc4 <HAL_GetTick>
 8005a9c:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d002      	beq.n	8005aaa <HAL_SPI_Receive+0x7e>
 8005aa4:	88fb      	ldrh	r3, [r7, #6]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d102      	bne.n	8005ab0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005aae:	e0eb      	b.n	8005c88 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2204      	movs	r2, #4
 8005ab4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2200      	movs	r2, #0
 8005abc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	68ba      	ldr	r2, [r7, #8]
 8005ac2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	88fa      	ldrh	r2, [r7, #6]
 8005ac8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	88fa      	ldrh	r2, [r7, #6]
 8005ad0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2200      	movs	r2, #0
 8005ade:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2200      	movs	r2, #0
 8005af0:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	68db      	ldr	r3, [r3, #12]
 8005af6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005afa:	d908      	bls.n	8005b0e <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	685a      	ldr	r2, [r3, #4]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005b0a:	605a      	str	r2, [r3, #4]
 8005b0c:	e007      	b.n	8005b1e <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	685a      	ldr	r2, [r3, #4]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005b1c:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b26:	d10f      	bne.n	8005b48 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	681a      	ldr	r2, [r3, #0]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b36:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005b46:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b52:	2b40      	cmp	r3, #64	@ 0x40
 8005b54:	d007      	beq.n	8005b66 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b64:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	68db      	ldr	r3, [r3, #12]
 8005b6a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005b6e:	d86f      	bhi.n	8005c50 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005b70:	e034      	b.n	8005bdc <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	f003 0301 	and.w	r3, r3, #1
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d117      	bne.n	8005bb0 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f103 020c 	add.w	r2, r3, #12
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b8c:	7812      	ldrb	r2, [r2, #0]
 8005b8e:	b2d2      	uxtb	r2, r2
 8005b90:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b96:	1c5a      	adds	r2, r3, #1
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	3b01      	subs	r3, #1
 8005ba6:	b29a      	uxth	r2, r3
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005bae:	e015      	b.n	8005bdc <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005bb0:	f7fd f808 	bl	8002bc4 <HAL_GetTick>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	683a      	ldr	r2, [r7, #0]
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d803      	bhi.n	8005bc8 <HAL_SPI_Receive+0x19c>
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005bc6:	d102      	bne.n	8005bce <HAL_SPI_Receive+0x1a2>
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d106      	bne.n	8005bdc <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8005bce:	2303      	movs	r3, #3
 8005bd0:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005bda:	e055      	b.n	8005c88 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d1c4      	bne.n	8005b72 <HAL_SPI_Receive+0x146>
 8005be8:	e038      	b.n	8005c5c <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	f003 0301 	and.w	r3, r3, #1
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d115      	bne.n	8005c24 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	68da      	ldr	r2, [r3, #12]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c02:	b292      	uxth	r2, r2
 8005c04:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c0a:	1c9a      	adds	r2, r3, #2
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	3b01      	subs	r3, #1
 8005c1a:	b29a      	uxth	r2, r3
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005c22:	e015      	b.n	8005c50 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c24:	f7fc ffce 	bl	8002bc4 <HAL_GetTick>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	683a      	ldr	r2, [r7, #0]
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d803      	bhi.n	8005c3c <HAL_SPI_Receive+0x210>
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c3a:	d102      	bne.n	8005c42 <HAL_SPI_Receive+0x216>
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d106      	bne.n	8005c50 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8005c42:	2303      	movs	r3, #3
 8005c44:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2201      	movs	r2, #1
 8005c4a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005c4e:	e01b      	b.n	8005c88 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d1c6      	bne.n	8005bea <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c5c:	693a      	ldr	r2, [r7, #16]
 8005c5e:	6839      	ldr	r1, [r7, #0]
 8005c60:	68f8      	ldr	r0, [r7, #12]
 8005c62:	f000 fc6f 	bl	8006544 <SPI_EndRxTransaction>
 8005c66:	4603      	mov	r3, r0
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d002      	beq.n	8005c72 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2220      	movs	r2, #32
 8005c70:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d002      	beq.n	8005c80 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	75fb      	strb	r3, [r7, #23]
 8005c7e:	e003      	b.n	8005c88 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005c90:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3718      	adds	r7, #24
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}

08005c9a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005c9a:	b580      	push	{r7, lr}
 8005c9c:	b08a      	sub	sp, #40	@ 0x28
 8005c9e:	af00      	add	r7, sp, #0
 8005ca0:	60f8      	str	r0, [r7, #12]
 8005ca2:	60b9      	str	r1, [r7, #8]
 8005ca4:	607a      	str	r2, [r7, #4]
 8005ca6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005cac:	2300      	movs	r3, #0
 8005cae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005cb8:	2b01      	cmp	r3, #1
 8005cba:	d101      	bne.n	8005cc0 <HAL_SPI_TransmitReceive+0x26>
 8005cbc:	2302      	movs	r3, #2
 8005cbe:	e20a      	b.n	80060d6 <HAL_SPI_TransmitReceive+0x43c>
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005cc8:	f7fc ff7c 	bl	8002bc4 <HAL_GetTick>
 8005ccc:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005cd4:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005cdc:	887b      	ldrh	r3, [r7, #2]
 8005cde:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005ce0:	887b      	ldrh	r3, [r7, #2]
 8005ce2:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005ce4:	7efb      	ldrb	r3, [r7, #27]
 8005ce6:	2b01      	cmp	r3, #1
 8005ce8:	d00e      	beq.n	8005d08 <HAL_SPI_TransmitReceive+0x6e>
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cf0:	d106      	bne.n	8005d00 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d102      	bne.n	8005d00 <HAL_SPI_TransmitReceive+0x66>
 8005cfa:	7efb      	ldrb	r3, [r7, #27]
 8005cfc:	2b04      	cmp	r3, #4
 8005cfe:	d003      	beq.n	8005d08 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005d00:	2302      	movs	r3, #2
 8005d02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8005d06:	e1e0      	b.n	80060ca <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d005      	beq.n	8005d1a <HAL_SPI_TransmitReceive+0x80>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d002      	beq.n	8005d1a <HAL_SPI_TransmitReceive+0x80>
 8005d14:	887b      	ldrh	r3, [r7, #2]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d103      	bne.n	8005d22 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8005d20:	e1d3      	b.n	80060ca <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005d28:	b2db      	uxtb	r3, r3
 8005d2a:	2b04      	cmp	r3, #4
 8005d2c:	d003      	beq.n	8005d36 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2205      	movs	r2, #5
 8005d32:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	687a      	ldr	r2, [r7, #4]
 8005d40:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	887a      	ldrh	r2, [r7, #2]
 8005d46:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	887a      	ldrh	r2, [r7, #2]
 8005d4e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	68ba      	ldr	r2, [r7, #8]
 8005d56:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	887a      	ldrh	r2, [r7, #2]
 8005d5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	887a      	ldrh	r2, [r7, #2]
 8005d62:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2200      	movs	r2, #0
 8005d68:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	68db      	ldr	r3, [r3, #12]
 8005d74:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d78:	d802      	bhi.n	8005d80 <HAL_SPI_TransmitReceive+0xe6>
 8005d7a:	8a3b      	ldrh	r3, [r7, #16]
 8005d7c:	2b01      	cmp	r3, #1
 8005d7e:	d908      	bls.n	8005d92 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	685a      	ldr	r2, [r3, #4]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005d8e:	605a      	str	r2, [r3, #4]
 8005d90:	e007      	b.n	8005da2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	685a      	ldr	r2, [r3, #4]
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005da0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dac:	2b40      	cmp	r3, #64	@ 0x40
 8005dae:	d007      	beq.n	8005dc0 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	681a      	ldr	r2, [r3, #0]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005dbe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	68db      	ldr	r3, [r3, #12]
 8005dc4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005dc8:	f240 8081 	bls.w	8005ece <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d002      	beq.n	8005dda <HAL_SPI_TransmitReceive+0x140>
 8005dd4:	8a7b      	ldrh	r3, [r7, #18]
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d16d      	bne.n	8005eb6 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dde:	881a      	ldrh	r2, [r3, #0]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dea:	1c9a      	adds	r2, r3, #2
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	3b01      	subs	r3, #1
 8005df8:	b29a      	uxth	r2, r3
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dfe:	e05a      	b.n	8005eb6 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	689b      	ldr	r3, [r3, #8]
 8005e06:	f003 0302 	and.w	r3, r3, #2
 8005e0a:	2b02      	cmp	r3, #2
 8005e0c:	d11b      	bne.n	8005e46 <HAL_SPI_TransmitReceive+0x1ac>
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e12:	b29b      	uxth	r3, r3
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d016      	beq.n	8005e46 <HAL_SPI_TransmitReceive+0x1ac>
 8005e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e1a:	2b01      	cmp	r3, #1
 8005e1c:	d113      	bne.n	8005e46 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e22:	881a      	ldrh	r2, [r3, #0]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e2e:	1c9a      	adds	r2, r3, #2
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e38:	b29b      	uxth	r3, r3
 8005e3a:	3b01      	subs	r3, #1
 8005e3c:	b29a      	uxth	r2, r3
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005e42:	2300      	movs	r3, #0
 8005e44:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	f003 0301 	and.w	r3, r3, #1
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d11c      	bne.n	8005e8e <HAL_SPI_TransmitReceive+0x1f4>
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e5a:	b29b      	uxth	r3, r3
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d016      	beq.n	8005e8e <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	68da      	ldr	r2, [r3, #12]
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e6a:	b292      	uxth	r2, r2
 8005e6c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e72:	1c9a      	adds	r2, r3, #2
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	3b01      	subs	r3, #1
 8005e82:	b29a      	uxth	r2, r3
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005e8e:	f7fc fe99 	bl	8002bc4 <HAL_GetTick>
 8005e92:	4602      	mov	r2, r0
 8005e94:	69fb      	ldr	r3, [r7, #28]
 8005e96:	1ad3      	subs	r3, r2, r3
 8005e98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d80b      	bhi.n	8005eb6 <HAL_SPI_TransmitReceive+0x21c>
 8005e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ea4:	d007      	beq.n	8005eb6 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8005ea6:	2303      	movs	r3, #3
 8005ea8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005eb4:	e109      	b.n	80060ca <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d19f      	bne.n	8005e00 <HAL_SPI_TransmitReceive+0x166>
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d199      	bne.n	8005e00 <HAL_SPI_TransmitReceive+0x166>
 8005ecc:	e0e3      	b.n	8006096 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d003      	beq.n	8005ede <HAL_SPI_TransmitReceive+0x244>
 8005ed6:	8a7b      	ldrh	r3, [r7, #18]
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	f040 80cf 	bne.w	800607c <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	d912      	bls.n	8005f0e <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eec:	881a      	ldrh	r2, [r3, #0]
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ef8:	1c9a      	adds	r2, r3, #2
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f02:	b29b      	uxth	r3, r3
 8005f04:	3b02      	subs	r3, #2
 8005f06:	b29a      	uxth	r2, r3
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005f0c:	e0b6      	b.n	800607c <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	330c      	adds	r3, #12
 8005f18:	7812      	ldrb	r2, [r2, #0]
 8005f1a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f20:	1c5a      	adds	r2, r3, #1
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	b29a      	uxth	r2, r3
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f34:	e0a2      	b.n	800607c <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	f003 0302 	and.w	r3, r3, #2
 8005f40:	2b02      	cmp	r3, #2
 8005f42:	d134      	bne.n	8005fae <HAL_SPI_TransmitReceive+0x314>
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d02f      	beq.n	8005fae <HAL_SPI_TransmitReceive+0x314>
 8005f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d12c      	bne.n	8005fae <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	d912      	bls.n	8005f84 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f62:	881a      	ldrh	r2, [r3, #0]
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f6e:	1c9a      	adds	r2, r3, #2
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f78:	b29b      	uxth	r3, r3
 8005f7a:	3b02      	subs	r3, #2
 8005f7c:	b29a      	uxth	r2, r3
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005f82:	e012      	b.n	8005faa <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	330c      	adds	r3, #12
 8005f8e:	7812      	ldrb	r2, [r2, #0]
 8005f90:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f96:	1c5a      	adds	r2, r3, #1
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	3b01      	subs	r3, #1
 8005fa4:	b29a      	uxth	r2, r3
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005faa:	2300      	movs	r3, #0
 8005fac:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	689b      	ldr	r3, [r3, #8]
 8005fb4:	f003 0301 	and.w	r3, r3, #1
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	d148      	bne.n	800604e <HAL_SPI_TransmitReceive+0x3b4>
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005fc2:	b29b      	uxth	r3, r3
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d042      	beq.n	800604e <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	d923      	bls.n	800601c <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	68da      	ldr	r2, [r3, #12]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fde:	b292      	uxth	r2, r2
 8005fe0:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fe6:	1c9a      	adds	r2, r3, #2
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	3b02      	subs	r3, #2
 8005ff6:	b29a      	uxth	r2, r3
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006004:	b29b      	uxth	r3, r3
 8006006:	2b01      	cmp	r3, #1
 8006008:	d81f      	bhi.n	800604a <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	685a      	ldr	r2, [r3, #4]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006018:	605a      	str	r2, [r3, #4]
 800601a:	e016      	b.n	800604a <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f103 020c 	add.w	r2, r3, #12
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006028:	7812      	ldrb	r2, [r2, #0]
 800602a:	b2d2      	uxtb	r2, r2
 800602c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006032:	1c5a      	adds	r2, r3, #1
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800603e:	b29b      	uxth	r3, r3
 8006040:	3b01      	subs	r3, #1
 8006042:	b29a      	uxth	r2, r3
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800604a:	2301      	movs	r3, #1
 800604c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800604e:	f7fc fdb9 	bl	8002bc4 <HAL_GetTick>
 8006052:	4602      	mov	r2, r0
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	1ad3      	subs	r3, r2, r3
 8006058:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800605a:	429a      	cmp	r2, r3
 800605c:	d803      	bhi.n	8006066 <HAL_SPI_TransmitReceive+0x3cc>
 800605e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006060:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006064:	d102      	bne.n	800606c <HAL_SPI_TransmitReceive+0x3d2>
 8006066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006068:	2b00      	cmp	r3, #0
 800606a:	d107      	bne.n	800607c <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800606c:	2303      	movs	r3, #3
 800606e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2201      	movs	r2, #1
 8006076:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800607a:	e026      	b.n	80060ca <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006080:	b29b      	uxth	r3, r3
 8006082:	2b00      	cmp	r3, #0
 8006084:	f47f af57 	bne.w	8005f36 <HAL_SPI_TransmitReceive+0x29c>
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800608e:	b29b      	uxth	r3, r3
 8006090:	2b00      	cmp	r3, #0
 8006092:	f47f af50 	bne.w	8005f36 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006096:	69fa      	ldr	r2, [r7, #28]
 8006098:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800609a:	68f8      	ldr	r0, [r7, #12]
 800609c:	f000 faaa 	bl	80065f4 <SPI_EndRxTxTransaction>
 80060a0:	4603      	mov	r3, r0
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d005      	beq.n	80060b2 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2220      	movs	r2, #32
 80060b0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d003      	beq.n	80060c2 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060c0:	e003      	b.n	80060ca <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2201      	movs	r2, #1
 80060c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80060d2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3728      	adds	r7, #40	@ 0x28
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
	...

080060e0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b088      	sub	sp, #32
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	689b      	ldr	r3, [r3, #8]
 80060f6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d10e      	bne.n	8006120 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006102:	69bb      	ldr	r3, [r7, #24]
 8006104:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006108:	2b00      	cmp	r3, #0
 800610a:	d009      	beq.n	8006120 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800610c:	69fb      	ldr	r3, [r7, #28]
 800610e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006112:	2b00      	cmp	r3, #0
 8006114:	d004      	beq.n	8006120 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	4798      	blx	r3
    return;
 800611e:	e0ce      	b.n	80062be <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006120:	69bb      	ldr	r3, [r7, #24]
 8006122:	f003 0302 	and.w	r3, r3, #2
 8006126:	2b00      	cmp	r3, #0
 8006128:	d009      	beq.n	800613e <HAL_SPI_IRQHandler+0x5e>
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006130:	2b00      	cmp	r3, #0
 8006132:	d004      	beq.n	800613e <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	4798      	blx	r3
    return;
 800613c:	e0bf      	b.n	80062be <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800613e:	69bb      	ldr	r3, [r7, #24]
 8006140:	f003 0320 	and.w	r3, r3, #32
 8006144:	2b00      	cmp	r3, #0
 8006146:	d10a      	bne.n	800615e <HAL_SPI_IRQHandler+0x7e>
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800614e:	2b00      	cmp	r3, #0
 8006150:	d105      	bne.n	800615e <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006152:	69bb      	ldr	r3, [r7, #24]
 8006154:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006158:	2b00      	cmp	r3, #0
 800615a:	f000 80b0 	beq.w	80062be <HAL_SPI_IRQHandler+0x1de>
 800615e:	69fb      	ldr	r3, [r7, #28]
 8006160:	f003 0320 	and.w	r3, r3, #32
 8006164:	2b00      	cmp	r3, #0
 8006166:	f000 80aa 	beq.w	80062be <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800616a:	69bb      	ldr	r3, [r7, #24]
 800616c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006170:	2b00      	cmp	r3, #0
 8006172:	d023      	beq.n	80061bc <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800617a:	b2db      	uxtb	r3, r3
 800617c:	2b03      	cmp	r3, #3
 800617e:	d011      	beq.n	80061a4 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006184:	f043 0204 	orr.w	r2, r3, #4
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800618c:	2300      	movs	r3, #0
 800618e:	617b      	str	r3, [r7, #20]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	617b      	str	r3, [r7, #20]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	689b      	ldr	r3, [r3, #8]
 800619e:	617b      	str	r3, [r7, #20]
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	e00b      	b.n	80061bc <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80061a4:	2300      	movs	r3, #0
 80061a6:	613b      	str	r3, [r7, #16]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	68db      	ldr	r3, [r3, #12]
 80061ae:	613b      	str	r3, [r7, #16]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	613b      	str	r3, [r7, #16]
 80061b8:	693b      	ldr	r3, [r7, #16]
        return;
 80061ba:	e080      	b.n	80062be <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80061bc:	69bb      	ldr	r3, [r7, #24]
 80061be:	f003 0320 	and.w	r3, r3, #32
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d014      	beq.n	80061f0 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061ca:	f043 0201 	orr.w	r2, r3, #1
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80061d2:	2300      	movs	r3, #0
 80061d4:	60fb      	str	r3, [r7, #12]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	60fb      	str	r3, [r7, #12]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061ec:	601a      	str	r2, [r3, #0]
 80061ee:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80061f0:	69bb      	ldr	r3, [r7, #24]
 80061f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d00c      	beq.n	8006214 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061fe:	f043 0208 	orr.w	r2, r3, #8
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006206:	2300      	movs	r3, #0
 8006208:	60bb      	str	r3, [r7, #8]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	60bb      	str	r3, [r7, #8]
 8006212:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006218:	2b00      	cmp	r3, #0
 800621a:	d04f      	beq.n	80062bc <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	685a      	ldr	r2, [r3, #4]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800622a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006234:	69fb      	ldr	r3, [r7, #28]
 8006236:	f003 0302 	and.w	r3, r3, #2
 800623a:	2b00      	cmp	r3, #0
 800623c:	d104      	bne.n	8006248 <HAL_SPI_IRQHandler+0x168>
 800623e:	69fb      	ldr	r3, [r7, #28]
 8006240:	f003 0301 	and.w	r3, r3, #1
 8006244:	2b00      	cmp	r3, #0
 8006246:	d034      	beq.n	80062b2 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	685a      	ldr	r2, [r3, #4]
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f022 0203 	bic.w	r2, r2, #3
 8006256:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800625c:	2b00      	cmp	r3, #0
 800625e:	d011      	beq.n	8006284 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006264:	4a17      	ldr	r2, [pc, #92]	@ (80062c4 <HAL_SPI_IRQHandler+0x1e4>)
 8006266:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800626c:	4618      	mov	r0, r3
 800626e:	f7fd feaa 	bl	8003fc6 <HAL_DMA_Abort_IT>
 8006272:	4603      	mov	r3, r0
 8006274:	2b00      	cmp	r3, #0
 8006276:	d005      	beq.n	8006284 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800627c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006288:	2b00      	cmp	r3, #0
 800628a:	d016      	beq.n	80062ba <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006290:	4a0c      	ldr	r2, [pc, #48]	@ (80062c4 <HAL_SPI_IRQHandler+0x1e4>)
 8006292:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006298:	4618      	mov	r0, r3
 800629a:	f7fd fe94 	bl	8003fc6 <HAL_DMA_Abort_IT>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d00a      	beq.n	80062ba <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062a8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 80062b0:	e003      	b.n	80062ba <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f000 f808 	bl	80062c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80062b8:	e000      	b.n	80062bc <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 80062ba:	bf00      	nop
    return;
 80062bc:	bf00      	nop
  }
}
 80062be:	3720      	adds	r7, #32
 80062c0:	46bd      	mov	sp, r7
 80062c2:	bd80      	pop	{r7, pc}
 80062c4:	080062dd 	.word	0x080062dd

080062c8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80062d0:	bf00      	nop
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr

080062dc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b084      	sub	sp, #16
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2200      	movs	r2, #0
 80062ee:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2200      	movs	r2, #0
 80062f6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80062f8:	68f8      	ldr	r0, [r7, #12]
 80062fa:	f7ff ffe5 	bl	80062c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80062fe:	bf00      	nop
 8006300:	3710      	adds	r7, #16
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
	...

08006308 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b088      	sub	sp, #32
 800630c:	af00      	add	r7, sp, #0
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	603b      	str	r3, [r7, #0]
 8006314:	4613      	mov	r3, r2
 8006316:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006318:	f7fc fc54 	bl	8002bc4 <HAL_GetTick>
 800631c:	4602      	mov	r2, r0
 800631e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006320:	1a9b      	subs	r3, r3, r2
 8006322:	683a      	ldr	r2, [r7, #0]
 8006324:	4413      	add	r3, r2
 8006326:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006328:	f7fc fc4c 	bl	8002bc4 <HAL_GetTick>
 800632c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800632e:	4b39      	ldr	r3, [pc, #228]	@ (8006414 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	015b      	lsls	r3, r3, #5
 8006334:	0d1b      	lsrs	r3, r3, #20
 8006336:	69fa      	ldr	r2, [r7, #28]
 8006338:	fb02 f303 	mul.w	r3, r2, r3
 800633c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800633e:	e054      	b.n	80063ea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006346:	d050      	beq.n	80063ea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006348:	f7fc fc3c 	bl	8002bc4 <HAL_GetTick>
 800634c:	4602      	mov	r2, r0
 800634e:	69bb      	ldr	r3, [r7, #24]
 8006350:	1ad3      	subs	r3, r2, r3
 8006352:	69fa      	ldr	r2, [r7, #28]
 8006354:	429a      	cmp	r2, r3
 8006356:	d902      	bls.n	800635e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006358:	69fb      	ldr	r3, [r7, #28]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d13d      	bne.n	80063da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	685a      	ldr	r2, [r3, #4]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800636c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006376:	d111      	bne.n	800639c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006380:	d004      	beq.n	800638c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800638a:	d107      	bne.n	800639c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800639a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063a4:	d10f      	bne.n	80063c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063b4:	601a      	str	r2, [r3, #0]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80063c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2201      	movs	r2, #1
 80063ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2200      	movs	r2, #0
 80063d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80063d6:	2303      	movs	r3, #3
 80063d8:	e017      	b.n	800640a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d101      	bne.n	80063e4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80063e0:	2300      	movs	r3, #0
 80063e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	3b01      	subs	r3, #1
 80063e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	689a      	ldr	r2, [r3, #8]
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	4013      	ands	r3, r2
 80063f4:	68ba      	ldr	r2, [r7, #8]
 80063f6:	429a      	cmp	r2, r3
 80063f8:	bf0c      	ite	eq
 80063fa:	2301      	moveq	r3, #1
 80063fc:	2300      	movne	r3, #0
 80063fe:	b2db      	uxtb	r3, r3
 8006400:	461a      	mov	r2, r3
 8006402:	79fb      	ldrb	r3, [r7, #7]
 8006404:	429a      	cmp	r2, r3
 8006406:	d19b      	bne.n	8006340 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006408:	2300      	movs	r3, #0
}
 800640a:	4618      	mov	r0, r3
 800640c:	3720      	adds	r7, #32
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
 8006412:	bf00      	nop
 8006414:	20000004 	.word	0x20000004

08006418 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b08a      	sub	sp, #40	@ 0x28
 800641c:	af00      	add	r7, sp, #0
 800641e:	60f8      	str	r0, [r7, #12]
 8006420:	60b9      	str	r1, [r7, #8]
 8006422:	607a      	str	r2, [r7, #4]
 8006424:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006426:	2300      	movs	r3, #0
 8006428:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800642a:	f7fc fbcb 	bl	8002bc4 <HAL_GetTick>
 800642e:	4602      	mov	r2, r0
 8006430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006432:	1a9b      	subs	r3, r3, r2
 8006434:	683a      	ldr	r2, [r7, #0]
 8006436:	4413      	add	r3, r2
 8006438:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800643a:	f7fc fbc3 	bl	8002bc4 <HAL_GetTick>
 800643e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	330c      	adds	r3, #12
 8006446:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006448:	4b3d      	ldr	r3, [pc, #244]	@ (8006540 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	4613      	mov	r3, r2
 800644e:	009b      	lsls	r3, r3, #2
 8006450:	4413      	add	r3, r2
 8006452:	00da      	lsls	r2, r3, #3
 8006454:	1ad3      	subs	r3, r2, r3
 8006456:	0d1b      	lsrs	r3, r3, #20
 8006458:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800645a:	fb02 f303 	mul.w	r3, r2, r3
 800645e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006460:	e060      	b.n	8006524 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006468:	d107      	bne.n	800647a <SPI_WaitFifoStateUntilTimeout+0x62>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d104      	bne.n	800647a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	781b      	ldrb	r3, [r3, #0]
 8006474:	b2db      	uxtb	r3, r3
 8006476:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006478:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006480:	d050      	beq.n	8006524 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006482:	f7fc fb9f 	bl	8002bc4 <HAL_GetTick>
 8006486:	4602      	mov	r2, r0
 8006488:	6a3b      	ldr	r3, [r7, #32]
 800648a:	1ad3      	subs	r3, r2, r3
 800648c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800648e:	429a      	cmp	r2, r3
 8006490:	d902      	bls.n	8006498 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006494:	2b00      	cmp	r3, #0
 8006496:	d13d      	bne.n	8006514 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	685a      	ldr	r2, [r3, #4]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80064a6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	685b      	ldr	r3, [r3, #4]
 80064ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80064b0:	d111      	bne.n	80064d6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064ba:	d004      	beq.n	80064c6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064c4:	d107      	bne.n	80064d6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80064d4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064de:	d10f      	bne.n	8006500 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80064ee:	601a      	str	r2, [r3, #0]
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	681a      	ldr	r2, [r3, #0]
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80064fe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2200      	movs	r2, #0
 800650c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006510:	2303      	movs	r3, #3
 8006512:	e010      	b.n	8006536 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006514:	69bb      	ldr	r3, [r7, #24]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d101      	bne.n	800651e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800651a:	2300      	movs	r3, #0
 800651c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800651e:	69bb      	ldr	r3, [r7, #24]
 8006520:	3b01      	subs	r3, #1
 8006522:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	689a      	ldr	r2, [r3, #8]
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	4013      	ands	r3, r2
 800652e:	687a      	ldr	r2, [r7, #4]
 8006530:	429a      	cmp	r2, r3
 8006532:	d196      	bne.n	8006462 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006534:	2300      	movs	r3, #0
}
 8006536:	4618      	mov	r0, r3
 8006538:	3728      	adds	r7, #40	@ 0x28
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}
 800653e:	bf00      	nop
 8006540:	20000004 	.word	0x20000004

08006544 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b086      	sub	sp, #24
 8006548:	af02      	add	r7, sp, #8
 800654a:	60f8      	str	r0, [r7, #12]
 800654c:	60b9      	str	r1, [r7, #8]
 800654e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006558:	d111      	bne.n	800657e <SPI_EndRxTransaction+0x3a>
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006562:	d004      	beq.n	800656e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800656c:	d107      	bne.n	800657e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800657c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	9300      	str	r3, [sp, #0]
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	2200      	movs	r2, #0
 8006586:	2180      	movs	r1, #128	@ 0x80
 8006588:	68f8      	ldr	r0, [r7, #12]
 800658a:	f7ff febd 	bl	8006308 <SPI_WaitFlagStateUntilTimeout>
 800658e:	4603      	mov	r3, r0
 8006590:	2b00      	cmp	r3, #0
 8006592:	d007      	beq.n	80065a4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006598:	f043 0220 	orr.w	r2, r3, #32
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80065a0:	2303      	movs	r3, #3
 80065a2:	e023      	b.n	80065ec <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065ac:	d11d      	bne.n	80065ea <SPI_EndRxTransaction+0xa6>
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065b6:	d004      	beq.n	80065c2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065c0:	d113      	bne.n	80065ea <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	9300      	str	r3, [sp, #0]
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	2200      	movs	r2, #0
 80065ca:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80065ce:	68f8      	ldr	r0, [r7, #12]
 80065d0:	f7ff ff22 	bl	8006418 <SPI_WaitFifoStateUntilTimeout>
 80065d4:	4603      	mov	r3, r0
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d007      	beq.n	80065ea <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065de:	f043 0220 	orr.w	r2, r3, #32
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80065e6:	2303      	movs	r3, #3
 80065e8:	e000      	b.n	80065ec <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3710      	adds	r7, #16
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}

080065f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b086      	sub	sp, #24
 80065f8:	af02      	add	r7, sp, #8
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	60b9      	str	r1, [r7, #8]
 80065fe:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	9300      	str	r3, [sp, #0]
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	2200      	movs	r2, #0
 8006608:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800660c:	68f8      	ldr	r0, [r7, #12]
 800660e:	f7ff ff03 	bl	8006418 <SPI_WaitFifoStateUntilTimeout>
 8006612:	4603      	mov	r3, r0
 8006614:	2b00      	cmp	r3, #0
 8006616:	d007      	beq.n	8006628 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800661c:	f043 0220 	orr.w	r2, r3, #32
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006624:	2303      	movs	r3, #3
 8006626:	e027      	b.n	8006678 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	9300      	str	r3, [sp, #0]
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	2200      	movs	r2, #0
 8006630:	2180      	movs	r1, #128	@ 0x80
 8006632:	68f8      	ldr	r0, [r7, #12]
 8006634:	f7ff fe68 	bl	8006308 <SPI_WaitFlagStateUntilTimeout>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d007      	beq.n	800664e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006642:	f043 0220 	orr.w	r2, r3, #32
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800664a:	2303      	movs	r3, #3
 800664c:	e014      	b.n	8006678 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	9300      	str	r3, [sp, #0]
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	2200      	movs	r2, #0
 8006656:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800665a:	68f8      	ldr	r0, [r7, #12]
 800665c:	f7ff fedc 	bl	8006418 <SPI_WaitFifoStateUntilTimeout>
 8006660:	4603      	mov	r3, r0
 8006662:	2b00      	cmp	r3, #0
 8006664:	d007      	beq.n	8006676 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800666a:	f043 0220 	orr.w	r2, r3, #32
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006672:	2303      	movs	r3, #3
 8006674:	e000      	b.n	8006678 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006676:	2300      	movs	r3, #0
}
 8006678:	4618      	mov	r0, r3
 800667a:	3710      	adds	r7, #16
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}

08006680 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b082      	sub	sp, #8
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d101      	bne.n	8006692 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800668e:	2301      	movs	r3, #1
 8006690:	e049      	b.n	8006726 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006698:	b2db      	uxtb	r3, r3
 800669a:	2b00      	cmp	r3, #0
 800669c:	d106      	bne.n	80066ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2200      	movs	r2, #0
 80066a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f7fb fcbc 	bl	8002024 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2202      	movs	r2, #2
 80066b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	3304      	adds	r3, #4
 80066bc:	4619      	mov	r1, r3
 80066be:	4610      	mov	r0, r2
 80066c0:	f000 fec4 	bl	800744c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2201      	movs	r2, #1
 80066c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2201      	movs	r2, #1
 80066e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2201      	movs	r2, #1
 80066e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2201      	movs	r2, #1
 8006708:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2201      	movs	r2, #1
 8006718:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2201      	movs	r2, #1
 8006720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006724:	2300      	movs	r3, #0
}
 8006726:	4618      	mov	r0, r3
 8006728:	3708      	adds	r7, #8
 800672a:	46bd      	mov	sp, r7
 800672c:	bd80      	pop	{r7, pc}
	...

08006730 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006730:	b480      	push	{r7}
 8006732:	b085      	sub	sp, #20
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800673e:	b2db      	uxtb	r3, r3
 8006740:	2b01      	cmp	r3, #1
 8006742:	d001      	beq.n	8006748 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	e04a      	b.n	80067de <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2202      	movs	r2, #2
 800674c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	68da      	ldr	r2, [r3, #12]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f042 0201 	orr.w	r2, r2, #1
 800675e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a21      	ldr	r2, [pc, #132]	@ (80067ec <HAL_TIM_Base_Start_IT+0xbc>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d018      	beq.n	800679c <HAL_TIM_Base_Start_IT+0x6c>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006772:	d013      	beq.n	800679c <HAL_TIM_Base_Start_IT+0x6c>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a1d      	ldr	r2, [pc, #116]	@ (80067f0 <HAL_TIM_Base_Start_IT+0xc0>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d00e      	beq.n	800679c <HAL_TIM_Base_Start_IT+0x6c>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a1c      	ldr	r2, [pc, #112]	@ (80067f4 <HAL_TIM_Base_Start_IT+0xc4>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d009      	beq.n	800679c <HAL_TIM_Base_Start_IT+0x6c>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a1a      	ldr	r2, [pc, #104]	@ (80067f8 <HAL_TIM_Base_Start_IT+0xc8>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d004      	beq.n	800679c <HAL_TIM_Base_Start_IT+0x6c>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a19      	ldr	r2, [pc, #100]	@ (80067fc <HAL_TIM_Base_Start_IT+0xcc>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d115      	bne.n	80067c8 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	689a      	ldr	r2, [r3, #8]
 80067a2:	4b17      	ldr	r3, [pc, #92]	@ (8006800 <HAL_TIM_Base_Start_IT+0xd0>)
 80067a4:	4013      	ands	r3, r2
 80067a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2b06      	cmp	r3, #6
 80067ac:	d015      	beq.n	80067da <HAL_TIM_Base_Start_IT+0xaa>
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067b4:	d011      	beq.n	80067da <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f042 0201 	orr.w	r2, r2, #1
 80067c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067c6:	e008      	b.n	80067da <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f042 0201 	orr.w	r2, r2, #1
 80067d6:	601a      	str	r2, [r3, #0]
 80067d8:	e000      	b.n	80067dc <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80067dc:	2300      	movs	r3, #0
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3714      	adds	r7, #20
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr
 80067ea:	bf00      	nop
 80067ec:	40012c00 	.word	0x40012c00
 80067f0:	40000400 	.word	0x40000400
 80067f4:	40000800 	.word	0x40000800
 80067f8:	40013400 	.word	0x40013400
 80067fc:	40014000 	.word	0x40014000
 8006800:	00010007 	.word	0x00010007

08006804 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b082      	sub	sp, #8
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d101      	bne.n	8006816 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	e049      	b.n	80068aa <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800681c:	b2db      	uxtb	r3, r3
 800681e:	2b00      	cmp	r3, #0
 8006820:	d106      	bne.n	8006830 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2200      	movs	r2, #0
 8006826:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f000 f841 	bl	80068b2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2202      	movs	r2, #2
 8006834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681a      	ldr	r2, [r3, #0]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	3304      	adds	r3, #4
 8006840:	4619      	mov	r1, r3
 8006842:	4610      	mov	r0, r2
 8006844:	f000 fe02 	bl	800744c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2201      	movs	r2, #1
 800684c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2201      	movs	r2, #1
 8006854:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2201      	movs	r2, #1
 800685c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2201      	movs	r2, #1
 800686c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2201      	movs	r2, #1
 8006874:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2201      	movs	r2, #1
 800687c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2201      	movs	r2, #1
 800688c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2201      	movs	r2, #1
 8006894:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2201      	movs	r2, #1
 800689c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2201      	movs	r2, #1
 80068a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80068a8:	2300      	movs	r3, #0
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3708      	adds	r7, #8
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}

080068b2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80068b2:	b480      	push	{r7}
 80068b4:	b083      	sub	sp, #12
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80068ba:	bf00      	nop
 80068bc:	370c      	adds	r7, #12
 80068be:	46bd      	mov	sp, r7
 80068c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c4:	4770      	bx	lr
	...

080068c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b084      	sub	sp, #16
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
 80068d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d109      	bne.n	80068ec <HAL_TIM_PWM_Start+0x24>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80068de:	b2db      	uxtb	r3, r3
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	bf14      	ite	ne
 80068e4:	2301      	movne	r3, #1
 80068e6:	2300      	moveq	r3, #0
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	e03c      	b.n	8006966 <HAL_TIM_PWM_Start+0x9e>
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	2b04      	cmp	r3, #4
 80068f0:	d109      	bne.n	8006906 <HAL_TIM_PWM_Start+0x3e>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	bf14      	ite	ne
 80068fe:	2301      	movne	r3, #1
 8006900:	2300      	moveq	r3, #0
 8006902:	b2db      	uxtb	r3, r3
 8006904:	e02f      	b.n	8006966 <HAL_TIM_PWM_Start+0x9e>
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	2b08      	cmp	r3, #8
 800690a:	d109      	bne.n	8006920 <HAL_TIM_PWM_Start+0x58>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006912:	b2db      	uxtb	r3, r3
 8006914:	2b01      	cmp	r3, #1
 8006916:	bf14      	ite	ne
 8006918:	2301      	movne	r3, #1
 800691a:	2300      	moveq	r3, #0
 800691c:	b2db      	uxtb	r3, r3
 800691e:	e022      	b.n	8006966 <HAL_TIM_PWM_Start+0x9e>
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	2b0c      	cmp	r3, #12
 8006924:	d109      	bne.n	800693a <HAL_TIM_PWM_Start+0x72>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800692c:	b2db      	uxtb	r3, r3
 800692e:	2b01      	cmp	r3, #1
 8006930:	bf14      	ite	ne
 8006932:	2301      	movne	r3, #1
 8006934:	2300      	moveq	r3, #0
 8006936:	b2db      	uxtb	r3, r3
 8006938:	e015      	b.n	8006966 <HAL_TIM_PWM_Start+0x9e>
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	2b10      	cmp	r3, #16
 800693e:	d109      	bne.n	8006954 <HAL_TIM_PWM_Start+0x8c>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006946:	b2db      	uxtb	r3, r3
 8006948:	2b01      	cmp	r3, #1
 800694a:	bf14      	ite	ne
 800694c:	2301      	movne	r3, #1
 800694e:	2300      	moveq	r3, #0
 8006950:	b2db      	uxtb	r3, r3
 8006952:	e008      	b.n	8006966 <HAL_TIM_PWM_Start+0x9e>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800695a:	b2db      	uxtb	r3, r3
 800695c:	2b01      	cmp	r3, #1
 800695e:	bf14      	ite	ne
 8006960:	2301      	movne	r3, #1
 8006962:	2300      	moveq	r3, #0
 8006964:	b2db      	uxtb	r3, r3
 8006966:	2b00      	cmp	r3, #0
 8006968:	d001      	beq.n	800696e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800696a:	2301      	movs	r3, #1
 800696c:	e097      	b.n	8006a9e <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d104      	bne.n	800697e <HAL_TIM_PWM_Start+0xb6>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2202      	movs	r2, #2
 8006978:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800697c:	e023      	b.n	80069c6 <HAL_TIM_PWM_Start+0xfe>
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	2b04      	cmp	r3, #4
 8006982:	d104      	bne.n	800698e <HAL_TIM_PWM_Start+0xc6>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2202      	movs	r2, #2
 8006988:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800698c:	e01b      	b.n	80069c6 <HAL_TIM_PWM_Start+0xfe>
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	2b08      	cmp	r3, #8
 8006992:	d104      	bne.n	800699e <HAL_TIM_PWM_Start+0xd6>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2202      	movs	r2, #2
 8006998:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800699c:	e013      	b.n	80069c6 <HAL_TIM_PWM_Start+0xfe>
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	2b0c      	cmp	r3, #12
 80069a2:	d104      	bne.n	80069ae <HAL_TIM_PWM_Start+0xe6>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2202      	movs	r2, #2
 80069a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80069ac:	e00b      	b.n	80069c6 <HAL_TIM_PWM_Start+0xfe>
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	2b10      	cmp	r3, #16
 80069b2:	d104      	bne.n	80069be <HAL_TIM_PWM_Start+0xf6>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2202      	movs	r2, #2
 80069b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80069bc:	e003      	b.n	80069c6 <HAL_TIM_PWM_Start+0xfe>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2202      	movs	r2, #2
 80069c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	2201      	movs	r2, #1
 80069cc:	6839      	ldr	r1, [r7, #0]
 80069ce:	4618      	mov	r0, r3
 80069d0:	f001 f96a 	bl	8007ca8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a33      	ldr	r2, [pc, #204]	@ (8006aa8 <HAL_TIM_PWM_Start+0x1e0>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d013      	beq.n	8006a06 <HAL_TIM_PWM_Start+0x13e>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a32      	ldr	r2, [pc, #200]	@ (8006aac <HAL_TIM_PWM_Start+0x1e4>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d00e      	beq.n	8006a06 <HAL_TIM_PWM_Start+0x13e>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a30      	ldr	r2, [pc, #192]	@ (8006ab0 <HAL_TIM_PWM_Start+0x1e8>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d009      	beq.n	8006a06 <HAL_TIM_PWM_Start+0x13e>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a2f      	ldr	r2, [pc, #188]	@ (8006ab4 <HAL_TIM_PWM_Start+0x1ec>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d004      	beq.n	8006a06 <HAL_TIM_PWM_Start+0x13e>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a2d      	ldr	r2, [pc, #180]	@ (8006ab8 <HAL_TIM_PWM_Start+0x1f0>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d101      	bne.n	8006a0a <HAL_TIM_PWM_Start+0x142>
 8006a06:	2301      	movs	r3, #1
 8006a08:	e000      	b.n	8006a0c <HAL_TIM_PWM_Start+0x144>
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d007      	beq.n	8006a20 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006a1e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4a20      	ldr	r2, [pc, #128]	@ (8006aa8 <HAL_TIM_PWM_Start+0x1e0>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d018      	beq.n	8006a5c <HAL_TIM_PWM_Start+0x194>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a32:	d013      	beq.n	8006a5c <HAL_TIM_PWM_Start+0x194>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4a20      	ldr	r2, [pc, #128]	@ (8006abc <HAL_TIM_PWM_Start+0x1f4>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d00e      	beq.n	8006a5c <HAL_TIM_PWM_Start+0x194>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	4a1f      	ldr	r2, [pc, #124]	@ (8006ac0 <HAL_TIM_PWM_Start+0x1f8>)
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d009      	beq.n	8006a5c <HAL_TIM_PWM_Start+0x194>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	4a17      	ldr	r2, [pc, #92]	@ (8006aac <HAL_TIM_PWM_Start+0x1e4>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d004      	beq.n	8006a5c <HAL_TIM_PWM_Start+0x194>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	4a16      	ldr	r2, [pc, #88]	@ (8006ab0 <HAL_TIM_PWM_Start+0x1e8>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d115      	bne.n	8006a88 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	689a      	ldr	r2, [r3, #8]
 8006a62:	4b18      	ldr	r3, [pc, #96]	@ (8006ac4 <HAL_TIM_PWM_Start+0x1fc>)
 8006a64:	4013      	ands	r3, r2
 8006a66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2b06      	cmp	r3, #6
 8006a6c:	d015      	beq.n	8006a9a <HAL_TIM_PWM_Start+0x1d2>
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a74:	d011      	beq.n	8006a9a <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f042 0201 	orr.w	r2, r2, #1
 8006a84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a86:	e008      	b.n	8006a9a <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681a      	ldr	r2, [r3, #0]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f042 0201 	orr.w	r2, r2, #1
 8006a96:	601a      	str	r2, [r3, #0]
 8006a98:	e000      	b.n	8006a9c <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a9a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006a9c:	2300      	movs	r3, #0
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3710      	adds	r7, #16
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}
 8006aa6:	bf00      	nop
 8006aa8:	40012c00 	.word	0x40012c00
 8006aac:	40013400 	.word	0x40013400
 8006ab0:	40014000 	.word	0x40014000
 8006ab4:	40014400 	.word	0x40014400
 8006ab8:	40014800 	.word	0x40014800
 8006abc:	40000400 	.word	0x40000400
 8006ac0:	40000800 	.word	0x40000800
 8006ac4:	00010007 	.word	0x00010007

08006ac8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b082      	sub	sp, #8
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
 8006ad0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	6839      	ldr	r1, [r7, #0]
 8006ada:	4618      	mov	r0, r3
 8006adc:	f001 f8e4 	bl	8007ca8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a3e      	ldr	r2, [pc, #248]	@ (8006be0 <HAL_TIM_PWM_Stop+0x118>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d013      	beq.n	8006b12 <HAL_TIM_PWM_Stop+0x4a>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a3d      	ldr	r2, [pc, #244]	@ (8006be4 <HAL_TIM_PWM_Stop+0x11c>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d00e      	beq.n	8006b12 <HAL_TIM_PWM_Stop+0x4a>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a3b      	ldr	r2, [pc, #236]	@ (8006be8 <HAL_TIM_PWM_Stop+0x120>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d009      	beq.n	8006b12 <HAL_TIM_PWM_Stop+0x4a>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a3a      	ldr	r2, [pc, #232]	@ (8006bec <HAL_TIM_PWM_Stop+0x124>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d004      	beq.n	8006b12 <HAL_TIM_PWM_Stop+0x4a>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a38      	ldr	r2, [pc, #224]	@ (8006bf0 <HAL_TIM_PWM_Stop+0x128>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d101      	bne.n	8006b16 <HAL_TIM_PWM_Stop+0x4e>
 8006b12:	2301      	movs	r3, #1
 8006b14:	e000      	b.n	8006b18 <HAL_TIM_PWM_Stop+0x50>
 8006b16:	2300      	movs	r3, #0
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d017      	beq.n	8006b4c <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	6a1a      	ldr	r2, [r3, #32]
 8006b22:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006b26:	4013      	ands	r3, r2
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d10f      	bne.n	8006b4c <HAL_TIM_PWM_Stop+0x84>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	6a1a      	ldr	r2, [r3, #32]
 8006b32:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006b36:	4013      	ands	r3, r2
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d107      	bne.n	8006b4c <HAL_TIM_PWM_Stop+0x84>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006b4a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	6a1a      	ldr	r2, [r3, #32]
 8006b52:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006b56:	4013      	ands	r3, r2
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d10f      	bne.n	8006b7c <HAL_TIM_PWM_Stop+0xb4>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	6a1a      	ldr	r2, [r3, #32]
 8006b62:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006b66:	4013      	ands	r3, r2
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d107      	bne.n	8006b7c <HAL_TIM_PWM_Stop+0xb4>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	681a      	ldr	r2, [r3, #0]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f022 0201 	bic.w	r2, r2, #1
 8006b7a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d104      	bne.n	8006b8c <HAL_TIM_PWM_Stop+0xc4>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2201      	movs	r2, #1
 8006b86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006b8a:	e023      	b.n	8006bd4 <HAL_TIM_PWM_Stop+0x10c>
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	2b04      	cmp	r3, #4
 8006b90:	d104      	bne.n	8006b9c <HAL_TIM_PWM_Stop+0xd4>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2201      	movs	r2, #1
 8006b96:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006b9a:	e01b      	b.n	8006bd4 <HAL_TIM_PWM_Stop+0x10c>
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	2b08      	cmp	r3, #8
 8006ba0:	d104      	bne.n	8006bac <HAL_TIM_PWM_Stop+0xe4>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006baa:	e013      	b.n	8006bd4 <HAL_TIM_PWM_Stop+0x10c>
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	2b0c      	cmp	r3, #12
 8006bb0:	d104      	bne.n	8006bbc <HAL_TIM_PWM_Stop+0xf4>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006bba:	e00b      	b.n	8006bd4 <HAL_TIM_PWM_Stop+0x10c>
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	2b10      	cmp	r3, #16
 8006bc0:	d104      	bne.n	8006bcc <HAL_TIM_PWM_Stop+0x104>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006bca:	e003      	b.n	8006bd4 <HAL_TIM_PWM_Stop+0x10c>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8006bd4:	2300      	movs	r3, #0
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3708      	adds	r7, #8
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
 8006bde:	bf00      	nop
 8006be0:	40012c00 	.word	0x40012c00
 8006be4:	40013400 	.word	0x40013400
 8006be8:	40014000 	.word	0x40014000
 8006bec:	40014400 	.word	0x40014400
 8006bf0:	40014800 	.word	0x40014800

08006bf4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b086      	sub	sp, #24
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d101      	bne.n	8006c08 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006c04:	2301      	movs	r3, #1
 8006c06:	e097      	b.n	8006d38 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c0e:	b2db      	uxtb	r3, r3
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d106      	bne.n	8006c22 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2200      	movs	r2, #0
 8006c18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f7fb fa21 	bl	8002064 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2202      	movs	r2, #2
 8006c26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	687a      	ldr	r2, [r7, #4]
 8006c32:	6812      	ldr	r2, [r2, #0]
 8006c34:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8006c38:	f023 0307 	bic.w	r3, r3, #7
 8006c3c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681a      	ldr	r2, [r3, #0]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	3304      	adds	r3, #4
 8006c46:	4619      	mov	r1, r3
 8006c48:	4610      	mov	r0, r2
 8006c4a:	f000 fbff 	bl	800744c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	699b      	ldr	r3, [r3, #24]
 8006c5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	6a1b      	ldr	r3, [r3, #32]
 8006c64:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	697a      	ldr	r2, [r7, #20]
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c76:	f023 0303 	bic.w	r3, r3, #3
 8006c7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	689a      	ldr	r2, [r3, #8]
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	699b      	ldr	r3, [r3, #24]
 8006c84:	021b      	lsls	r3, r3, #8
 8006c86:	4313      	orrs	r3, r2
 8006c88:	693a      	ldr	r2, [r7, #16]
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006c94:	f023 030c 	bic.w	r3, r3, #12
 8006c98:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006c9a:	693b      	ldr	r3, [r7, #16]
 8006c9c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006ca0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ca4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	68da      	ldr	r2, [r3, #12]
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	69db      	ldr	r3, [r3, #28]
 8006cae:	021b      	lsls	r3, r3, #8
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	693a      	ldr	r2, [r7, #16]
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	691b      	ldr	r3, [r3, #16]
 8006cbc:	011a      	lsls	r2, r3, #4
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	6a1b      	ldr	r3, [r3, #32]
 8006cc2:	031b      	lsls	r3, r3, #12
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	693a      	ldr	r2, [r7, #16]
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006cd2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006cda:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	685a      	ldr	r2, [r3, #4]
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	695b      	ldr	r3, [r3, #20]
 8006ce4:	011b      	lsls	r3, r3, #4
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	68fa      	ldr	r2, [r7, #12]
 8006cea:	4313      	orrs	r3, r2
 8006cec:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	697a      	ldr	r2, [r7, #20]
 8006cf4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	693a      	ldr	r2, [r7, #16]
 8006cfc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	68fa      	ldr	r2, [r7, #12]
 8006d04:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2201      	movs	r2, #1
 8006d0a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2201      	movs	r2, #1
 8006d12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2201      	movs	r2, #1
 8006d1a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2201      	movs	r2, #1
 8006d22:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2201      	movs	r2, #1
 8006d2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2201      	movs	r2, #1
 8006d32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006d36:	2300      	movs	r3, #0
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	3718      	adds	r7, #24
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}

08006d40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b084      	sub	sp, #16
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	68db      	ldr	r3, [r3, #12]
 8006d4e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	691b      	ldr	r3, [r3, #16]
 8006d56:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	f003 0302 	and.w	r3, r3, #2
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d020      	beq.n	8006da4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	f003 0302 	and.w	r3, r3, #2
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d01b      	beq.n	8006da4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f06f 0202 	mvn.w	r2, #2
 8006d74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2201      	movs	r2, #1
 8006d7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	699b      	ldr	r3, [r3, #24]
 8006d82:	f003 0303 	and.w	r3, r3, #3
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d003      	beq.n	8006d92 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f000 fb40 	bl	8007410 <HAL_TIM_IC_CaptureCallback>
 8006d90:	e005      	b.n	8006d9e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f000 fb32 	bl	80073fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d98:	6878      	ldr	r0, [r7, #4]
 8006d9a:	f000 fb43 	bl	8007424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2200      	movs	r2, #0
 8006da2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	f003 0304 	and.w	r3, r3, #4
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d020      	beq.n	8006df0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	f003 0304 	and.w	r3, r3, #4
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d01b      	beq.n	8006df0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f06f 0204 	mvn.w	r2, #4
 8006dc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2202      	movs	r2, #2
 8006dc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	699b      	ldr	r3, [r3, #24]
 8006dce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d003      	beq.n	8006dde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f000 fb1a 	bl	8007410 <HAL_TIM_IC_CaptureCallback>
 8006ddc:	e005      	b.n	8006dea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f000 fb0c 	bl	80073fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f000 fb1d 	bl	8007424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2200      	movs	r2, #0
 8006dee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	f003 0308 	and.w	r3, r3, #8
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d020      	beq.n	8006e3c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f003 0308 	and.w	r3, r3, #8
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d01b      	beq.n	8006e3c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f06f 0208 	mvn.w	r2, #8
 8006e0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2204      	movs	r2, #4
 8006e12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	69db      	ldr	r3, [r3, #28]
 8006e1a:	f003 0303 	and.w	r3, r3, #3
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d003      	beq.n	8006e2a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f000 faf4 	bl	8007410 <HAL_TIM_IC_CaptureCallback>
 8006e28:	e005      	b.n	8006e36 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	f000 fae6 	bl	80073fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f000 faf7 	bl	8007424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	f003 0310 	and.w	r3, r3, #16
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d020      	beq.n	8006e88 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	f003 0310 	and.w	r3, r3, #16
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d01b      	beq.n	8006e88 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f06f 0210 	mvn.w	r2, #16
 8006e58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2208      	movs	r2, #8
 8006e5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	69db      	ldr	r3, [r3, #28]
 8006e66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d003      	beq.n	8006e76 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f000 face 	bl	8007410 <HAL_TIM_IC_CaptureCallback>
 8006e74:	e005      	b.n	8006e82 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f000 fac0 	bl	80073fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f000 fad1 	bl	8007424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2200      	movs	r2, #0
 8006e86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	f003 0301 	and.w	r3, r3, #1
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d00c      	beq.n	8006eac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	f003 0301 	and.w	r3, r3, #1
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d007      	beq.n	8006eac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f06f 0201 	mvn.w	r2, #1
 8006ea4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ea6:	6878      	ldr	r0, [r7, #4]
 8006ea8:	f7fa fcf8 	bl	800189c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d104      	bne.n	8006ec0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d00c      	beq.n	8006eda <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d007      	beq.n	8006eda <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006ed2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006ed4:	6878      	ldr	r0, [r7, #4]
 8006ed6:	f001 f937 	bl	8008148 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d00c      	beq.n	8006efe <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d007      	beq.n	8006efe <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006ef6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f001 f92f 	bl	800815c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d00c      	beq.n	8006f22 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d007      	beq.n	8006f22 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006f1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f000 fa8b 	bl	8007438 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	f003 0320 	and.w	r3, r3, #32
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d00c      	beq.n	8006f46 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f003 0320 	and.w	r3, r3, #32
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d007      	beq.n	8006f46 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f06f 0220 	mvn.w	r2, #32
 8006f3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	f001 f8f7 	bl	8008134 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d00c      	beq.n	8006f6a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d007      	beq.n	8006f6a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8006f62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f001 f903 	bl	8008170 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d00c      	beq.n	8006f8e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d007      	beq.n	8006f8e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8006f86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f001 f8fb 	bl	8008184 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d00c      	beq.n	8006fb2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d007      	beq.n	8006fb2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006faa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f001 f8f3 	bl	8008198 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d00c      	beq.n	8006fd6 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d007      	beq.n	8006fd6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006fce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f001 f8eb 	bl	80081ac <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006fd6:	bf00      	nop
 8006fd8:	3710      	adds	r7, #16
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}
	...

08006fe0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b086      	sub	sp, #24
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	60f8      	str	r0, [r7, #12]
 8006fe8:	60b9      	str	r1, [r7, #8]
 8006fea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006fec:	2300      	movs	r3, #0
 8006fee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ff6:	2b01      	cmp	r3, #1
 8006ff8:	d101      	bne.n	8006ffe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006ffa:	2302      	movs	r3, #2
 8006ffc:	e0ff      	b.n	80071fe <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2201      	movs	r2, #1
 8007002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2b14      	cmp	r3, #20
 800700a:	f200 80f0 	bhi.w	80071ee <HAL_TIM_PWM_ConfigChannel+0x20e>
 800700e:	a201      	add	r2, pc, #4	@ (adr r2, 8007014 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007014:	08007069 	.word	0x08007069
 8007018:	080071ef 	.word	0x080071ef
 800701c:	080071ef 	.word	0x080071ef
 8007020:	080071ef 	.word	0x080071ef
 8007024:	080070a9 	.word	0x080070a9
 8007028:	080071ef 	.word	0x080071ef
 800702c:	080071ef 	.word	0x080071ef
 8007030:	080071ef 	.word	0x080071ef
 8007034:	080070eb 	.word	0x080070eb
 8007038:	080071ef 	.word	0x080071ef
 800703c:	080071ef 	.word	0x080071ef
 8007040:	080071ef 	.word	0x080071ef
 8007044:	0800712b 	.word	0x0800712b
 8007048:	080071ef 	.word	0x080071ef
 800704c:	080071ef 	.word	0x080071ef
 8007050:	080071ef 	.word	0x080071ef
 8007054:	0800716d 	.word	0x0800716d
 8007058:	080071ef 	.word	0x080071ef
 800705c:	080071ef 	.word	0x080071ef
 8007060:	080071ef 	.word	0x080071ef
 8007064:	080071ad 	.word	0x080071ad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	68b9      	ldr	r1, [r7, #8]
 800706e:	4618      	mov	r0, r3
 8007070:	f000 fa88 	bl	8007584 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	699a      	ldr	r2, [r3, #24]
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f042 0208 	orr.w	r2, r2, #8
 8007082:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	699a      	ldr	r2, [r3, #24]
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f022 0204 	bic.w	r2, r2, #4
 8007092:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	6999      	ldr	r1, [r3, #24]
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	691a      	ldr	r2, [r3, #16]
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	430a      	orrs	r2, r1
 80070a4:	619a      	str	r2, [r3, #24]
      break;
 80070a6:	e0a5      	b.n	80071f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	68b9      	ldr	r1, [r7, #8]
 80070ae:	4618      	mov	r0, r3
 80070b0:	f000 faf8 	bl	80076a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	699a      	ldr	r2, [r3, #24]
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80070c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	699a      	ldr	r2, [r3, #24]
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80070d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	6999      	ldr	r1, [r3, #24]
 80070da:	68bb      	ldr	r3, [r7, #8]
 80070dc:	691b      	ldr	r3, [r3, #16]
 80070de:	021a      	lsls	r2, r3, #8
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	430a      	orrs	r2, r1
 80070e6:	619a      	str	r2, [r3, #24]
      break;
 80070e8:	e084      	b.n	80071f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	68b9      	ldr	r1, [r7, #8]
 80070f0:	4618      	mov	r0, r3
 80070f2:	f000 fb61 	bl	80077b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	69da      	ldr	r2, [r3, #28]
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f042 0208 	orr.w	r2, r2, #8
 8007104:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	69da      	ldr	r2, [r3, #28]
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f022 0204 	bic.w	r2, r2, #4
 8007114:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	69d9      	ldr	r1, [r3, #28]
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	691a      	ldr	r2, [r3, #16]
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	430a      	orrs	r2, r1
 8007126:	61da      	str	r2, [r3, #28]
      break;
 8007128:	e064      	b.n	80071f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	68b9      	ldr	r1, [r7, #8]
 8007130:	4618      	mov	r0, r3
 8007132:	f000 fbc9 	bl	80078c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	69da      	ldr	r2, [r3, #28]
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007144:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	69da      	ldr	r2, [r3, #28]
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007154:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	69d9      	ldr	r1, [r3, #28]
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	691b      	ldr	r3, [r3, #16]
 8007160:	021a      	lsls	r2, r3, #8
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	430a      	orrs	r2, r1
 8007168:	61da      	str	r2, [r3, #28]
      break;
 800716a:	e043      	b.n	80071f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	68b9      	ldr	r1, [r7, #8]
 8007172:	4618      	mov	r0, r3
 8007174:	f000 fc32 	bl	80079dc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f042 0208 	orr.w	r2, r2, #8
 8007186:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f022 0204 	bic.w	r2, r2, #4
 8007196:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	691a      	ldr	r2, [r3, #16]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	430a      	orrs	r2, r1
 80071a8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80071aa:	e023      	b.n	80071f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	68b9      	ldr	r1, [r7, #8]
 80071b2:	4618      	mov	r0, r3
 80071b4:	f000 fc76 	bl	8007aa4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80071c6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80071d6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	691b      	ldr	r3, [r3, #16]
 80071e2:	021a      	lsls	r2, r3, #8
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	430a      	orrs	r2, r1
 80071ea:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80071ec:	e002      	b.n	80071f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	75fb      	strb	r3, [r7, #23]
      break;
 80071f2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	2200      	movs	r2, #0
 80071f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80071fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80071fe:	4618      	mov	r0, r3
 8007200:	3718      	adds	r7, #24
 8007202:	46bd      	mov	sp, r7
 8007204:	bd80      	pop	{r7, pc}
 8007206:	bf00      	nop

08007208 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b084      	sub	sp, #16
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
 8007210:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007212:	2300      	movs	r3, #0
 8007214:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800721c:	2b01      	cmp	r3, #1
 800721e:	d101      	bne.n	8007224 <HAL_TIM_ConfigClockSource+0x1c>
 8007220:	2302      	movs	r3, #2
 8007222:	e0de      	b.n	80073e2 <HAL_TIM_ConfigClockSource+0x1da>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2201      	movs	r2, #1
 8007228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2202      	movs	r2, #2
 8007230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	689b      	ldr	r3, [r3, #8]
 800723a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8007242:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007246:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800724e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	68ba      	ldr	r2, [r7, #8]
 8007256:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4a63      	ldr	r2, [pc, #396]	@ (80073ec <HAL_TIM_ConfigClockSource+0x1e4>)
 800725e:	4293      	cmp	r3, r2
 8007260:	f000 80a9 	beq.w	80073b6 <HAL_TIM_ConfigClockSource+0x1ae>
 8007264:	4a61      	ldr	r2, [pc, #388]	@ (80073ec <HAL_TIM_ConfigClockSource+0x1e4>)
 8007266:	4293      	cmp	r3, r2
 8007268:	f200 80ae 	bhi.w	80073c8 <HAL_TIM_ConfigClockSource+0x1c0>
 800726c:	4a60      	ldr	r2, [pc, #384]	@ (80073f0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800726e:	4293      	cmp	r3, r2
 8007270:	f000 80a1 	beq.w	80073b6 <HAL_TIM_ConfigClockSource+0x1ae>
 8007274:	4a5e      	ldr	r2, [pc, #376]	@ (80073f0 <HAL_TIM_ConfigClockSource+0x1e8>)
 8007276:	4293      	cmp	r3, r2
 8007278:	f200 80a6 	bhi.w	80073c8 <HAL_TIM_ConfigClockSource+0x1c0>
 800727c:	4a5d      	ldr	r2, [pc, #372]	@ (80073f4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800727e:	4293      	cmp	r3, r2
 8007280:	f000 8099 	beq.w	80073b6 <HAL_TIM_ConfigClockSource+0x1ae>
 8007284:	4a5b      	ldr	r2, [pc, #364]	@ (80073f4 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007286:	4293      	cmp	r3, r2
 8007288:	f200 809e 	bhi.w	80073c8 <HAL_TIM_ConfigClockSource+0x1c0>
 800728c:	4a5a      	ldr	r2, [pc, #360]	@ (80073f8 <HAL_TIM_ConfigClockSource+0x1f0>)
 800728e:	4293      	cmp	r3, r2
 8007290:	f000 8091 	beq.w	80073b6 <HAL_TIM_ConfigClockSource+0x1ae>
 8007294:	4a58      	ldr	r2, [pc, #352]	@ (80073f8 <HAL_TIM_ConfigClockSource+0x1f0>)
 8007296:	4293      	cmp	r3, r2
 8007298:	f200 8096 	bhi.w	80073c8 <HAL_TIM_ConfigClockSource+0x1c0>
 800729c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80072a0:	f000 8089 	beq.w	80073b6 <HAL_TIM_ConfigClockSource+0x1ae>
 80072a4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80072a8:	f200 808e 	bhi.w	80073c8 <HAL_TIM_ConfigClockSource+0x1c0>
 80072ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072b0:	d03e      	beq.n	8007330 <HAL_TIM_ConfigClockSource+0x128>
 80072b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072b6:	f200 8087 	bhi.w	80073c8 <HAL_TIM_ConfigClockSource+0x1c0>
 80072ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072be:	f000 8086 	beq.w	80073ce <HAL_TIM_ConfigClockSource+0x1c6>
 80072c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072c6:	d87f      	bhi.n	80073c8 <HAL_TIM_ConfigClockSource+0x1c0>
 80072c8:	2b70      	cmp	r3, #112	@ 0x70
 80072ca:	d01a      	beq.n	8007302 <HAL_TIM_ConfigClockSource+0xfa>
 80072cc:	2b70      	cmp	r3, #112	@ 0x70
 80072ce:	d87b      	bhi.n	80073c8 <HAL_TIM_ConfigClockSource+0x1c0>
 80072d0:	2b60      	cmp	r3, #96	@ 0x60
 80072d2:	d050      	beq.n	8007376 <HAL_TIM_ConfigClockSource+0x16e>
 80072d4:	2b60      	cmp	r3, #96	@ 0x60
 80072d6:	d877      	bhi.n	80073c8 <HAL_TIM_ConfigClockSource+0x1c0>
 80072d8:	2b50      	cmp	r3, #80	@ 0x50
 80072da:	d03c      	beq.n	8007356 <HAL_TIM_ConfigClockSource+0x14e>
 80072dc:	2b50      	cmp	r3, #80	@ 0x50
 80072de:	d873      	bhi.n	80073c8 <HAL_TIM_ConfigClockSource+0x1c0>
 80072e0:	2b40      	cmp	r3, #64	@ 0x40
 80072e2:	d058      	beq.n	8007396 <HAL_TIM_ConfigClockSource+0x18e>
 80072e4:	2b40      	cmp	r3, #64	@ 0x40
 80072e6:	d86f      	bhi.n	80073c8 <HAL_TIM_ConfigClockSource+0x1c0>
 80072e8:	2b30      	cmp	r3, #48	@ 0x30
 80072ea:	d064      	beq.n	80073b6 <HAL_TIM_ConfigClockSource+0x1ae>
 80072ec:	2b30      	cmp	r3, #48	@ 0x30
 80072ee:	d86b      	bhi.n	80073c8 <HAL_TIM_ConfigClockSource+0x1c0>
 80072f0:	2b20      	cmp	r3, #32
 80072f2:	d060      	beq.n	80073b6 <HAL_TIM_ConfigClockSource+0x1ae>
 80072f4:	2b20      	cmp	r3, #32
 80072f6:	d867      	bhi.n	80073c8 <HAL_TIM_ConfigClockSource+0x1c0>
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d05c      	beq.n	80073b6 <HAL_TIM_ConfigClockSource+0x1ae>
 80072fc:	2b10      	cmp	r3, #16
 80072fe:	d05a      	beq.n	80073b6 <HAL_TIM_ConfigClockSource+0x1ae>
 8007300:	e062      	b.n	80073c8 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007312:	f000 fca9 	bl	8007c68 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007324:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	68ba      	ldr	r2, [r7, #8]
 800732c:	609a      	str	r2, [r3, #8]
      break;
 800732e:	e04f      	b.n	80073d0 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007340:	f000 fc92 	bl	8007c68 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	689a      	ldr	r2, [r3, #8]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007352:	609a      	str	r2, [r3, #8]
      break;
 8007354:	e03c      	b.n	80073d0 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007362:	461a      	mov	r2, r3
 8007364:	f000 fc04 	bl	8007b70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	2150      	movs	r1, #80	@ 0x50
 800736e:	4618      	mov	r0, r3
 8007370:	f000 fc5d 	bl	8007c2e <TIM_ITRx_SetConfig>
      break;
 8007374:	e02c      	b.n	80073d0 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007382:	461a      	mov	r2, r3
 8007384:	f000 fc23 	bl	8007bce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	2160      	movs	r1, #96	@ 0x60
 800738e:	4618      	mov	r0, r3
 8007390:	f000 fc4d 	bl	8007c2e <TIM_ITRx_SetConfig>
      break;
 8007394:	e01c      	b.n	80073d0 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073a2:	461a      	mov	r2, r3
 80073a4:	f000 fbe4 	bl	8007b70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	2140      	movs	r1, #64	@ 0x40
 80073ae:	4618      	mov	r0, r3
 80073b0:	f000 fc3d 	bl	8007c2e <TIM_ITRx_SetConfig>
      break;
 80073b4:	e00c      	b.n	80073d0 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681a      	ldr	r2, [r3, #0]
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4619      	mov	r1, r3
 80073c0:	4610      	mov	r0, r2
 80073c2:	f000 fc34 	bl	8007c2e <TIM_ITRx_SetConfig>
      break;
 80073c6:	e003      	b.n	80073d0 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 80073c8:	2301      	movs	r3, #1
 80073ca:	73fb      	strb	r3, [r7, #15]
      break;
 80073cc:	e000      	b.n	80073d0 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 80073ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2201      	movs	r2, #1
 80073d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2200      	movs	r2, #0
 80073dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80073e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	3710      	adds	r7, #16
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}
 80073ea:	bf00      	nop
 80073ec:	00100070 	.word	0x00100070
 80073f0:	00100040 	.word	0x00100040
 80073f4:	00100030 	.word	0x00100030
 80073f8:	00100020 	.word	0x00100020

080073fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b083      	sub	sp, #12
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007404:	bf00      	nop
 8007406:	370c      	adds	r7, #12
 8007408:	46bd      	mov	sp, r7
 800740a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740e:	4770      	bx	lr

08007410 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007410:	b480      	push	{r7}
 8007412:	b083      	sub	sp, #12
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007418:	bf00      	nop
 800741a:	370c      	adds	r7, #12
 800741c:	46bd      	mov	sp, r7
 800741e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007422:	4770      	bx	lr

08007424 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007424:	b480      	push	{r7}
 8007426:	b083      	sub	sp, #12
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800742c:	bf00      	nop
 800742e:	370c      	adds	r7, #12
 8007430:	46bd      	mov	sp, r7
 8007432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007436:	4770      	bx	lr

08007438 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007438:	b480      	push	{r7}
 800743a:	b083      	sub	sp, #12
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007440:	bf00      	nop
 8007442:	370c      	adds	r7, #12
 8007444:	46bd      	mov	sp, r7
 8007446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744a:	4770      	bx	lr

0800744c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800744c:	b480      	push	{r7}
 800744e:	b085      	sub	sp, #20
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
 8007454:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	4a42      	ldr	r2, [pc, #264]	@ (8007568 <TIM_Base_SetConfig+0x11c>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d00f      	beq.n	8007484 <TIM_Base_SetConfig+0x38>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800746a:	d00b      	beq.n	8007484 <TIM_Base_SetConfig+0x38>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	4a3f      	ldr	r2, [pc, #252]	@ (800756c <TIM_Base_SetConfig+0x120>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d007      	beq.n	8007484 <TIM_Base_SetConfig+0x38>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	4a3e      	ldr	r2, [pc, #248]	@ (8007570 <TIM_Base_SetConfig+0x124>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d003      	beq.n	8007484 <TIM_Base_SetConfig+0x38>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	4a3d      	ldr	r2, [pc, #244]	@ (8007574 <TIM_Base_SetConfig+0x128>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d108      	bne.n	8007496 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800748a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	68fa      	ldr	r2, [r7, #12]
 8007492:	4313      	orrs	r3, r2
 8007494:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	4a33      	ldr	r2, [pc, #204]	@ (8007568 <TIM_Base_SetConfig+0x11c>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d01b      	beq.n	80074d6 <TIM_Base_SetConfig+0x8a>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074a4:	d017      	beq.n	80074d6 <TIM_Base_SetConfig+0x8a>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	4a30      	ldr	r2, [pc, #192]	@ (800756c <TIM_Base_SetConfig+0x120>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d013      	beq.n	80074d6 <TIM_Base_SetConfig+0x8a>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	4a2f      	ldr	r2, [pc, #188]	@ (8007570 <TIM_Base_SetConfig+0x124>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d00f      	beq.n	80074d6 <TIM_Base_SetConfig+0x8a>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	4a2e      	ldr	r2, [pc, #184]	@ (8007574 <TIM_Base_SetConfig+0x128>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d00b      	beq.n	80074d6 <TIM_Base_SetConfig+0x8a>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	4a2d      	ldr	r2, [pc, #180]	@ (8007578 <TIM_Base_SetConfig+0x12c>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d007      	beq.n	80074d6 <TIM_Base_SetConfig+0x8a>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	4a2c      	ldr	r2, [pc, #176]	@ (800757c <TIM_Base_SetConfig+0x130>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d003      	beq.n	80074d6 <TIM_Base_SetConfig+0x8a>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	4a2b      	ldr	r2, [pc, #172]	@ (8007580 <TIM_Base_SetConfig+0x134>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d108      	bne.n	80074e8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80074dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	68db      	ldr	r3, [r3, #12]
 80074e2:	68fa      	ldr	r2, [r7, #12]
 80074e4:	4313      	orrs	r3, r2
 80074e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	695b      	ldr	r3, [r3, #20]
 80074f2:	4313      	orrs	r3, r2
 80074f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	68fa      	ldr	r2, [r7, #12]
 80074fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	689a      	ldr	r2, [r3, #8]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	681a      	ldr	r2, [r3, #0]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	4a16      	ldr	r2, [pc, #88]	@ (8007568 <TIM_Base_SetConfig+0x11c>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d00f      	beq.n	8007534 <TIM_Base_SetConfig+0xe8>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	4a17      	ldr	r2, [pc, #92]	@ (8007574 <TIM_Base_SetConfig+0x128>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d00b      	beq.n	8007534 <TIM_Base_SetConfig+0xe8>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	4a16      	ldr	r2, [pc, #88]	@ (8007578 <TIM_Base_SetConfig+0x12c>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d007      	beq.n	8007534 <TIM_Base_SetConfig+0xe8>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	4a15      	ldr	r2, [pc, #84]	@ (800757c <TIM_Base_SetConfig+0x130>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d003      	beq.n	8007534 <TIM_Base_SetConfig+0xe8>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	4a14      	ldr	r2, [pc, #80]	@ (8007580 <TIM_Base_SetConfig+0x134>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d103      	bne.n	800753c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	691a      	ldr	r2, [r3, #16]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2201      	movs	r2, #1
 8007540:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	691b      	ldr	r3, [r3, #16]
 8007546:	f003 0301 	and.w	r3, r3, #1
 800754a:	2b01      	cmp	r3, #1
 800754c:	d105      	bne.n	800755a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	691b      	ldr	r3, [r3, #16]
 8007552:	f023 0201 	bic.w	r2, r3, #1
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	611a      	str	r2, [r3, #16]
  }
}
 800755a:	bf00      	nop
 800755c:	3714      	adds	r7, #20
 800755e:	46bd      	mov	sp, r7
 8007560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007564:	4770      	bx	lr
 8007566:	bf00      	nop
 8007568:	40012c00 	.word	0x40012c00
 800756c:	40000400 	.word	0x40000400
 8007570:	40000800 	.word	0x40000800
 8007574:	40013400 	.word	0x40013400
 8007578:	40014000 	.word	0x40014000
 800757c:	40014400 	.word	0x40014400
 8007580:	40014800 	.word	0x40014800

08007584 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007584:	b480      	push	{r7}
 8007586:	b087      	sub	sp, #28
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
 800758c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6a1b      	ldr	r3, [r3, #32]
 8007592:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6a1b      	ldr	r3, [r3, #32]
 8007598:	f023 0201 	bic.w	r2, r3, #1
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	699b      	ldr	r3, [r3, #24]
 80075aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80075b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	f023 0303 	bic.w	r3, r3, #3
 80075be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	68fa      	ldr	r2, [r7, #12]
 80075c6:	4313      	orrs	r3, r2
 80075c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	f023 0302 	bic.w	r3, r3, #2
 80075d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	697a      	ldr	r2, [r7, #20]
 80075d8:	4313      	orrs	r3, r2
 80075da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	4a2c      	ldr	r2, [pc, #176]	@ (8007690 <TIM_OC1_SetConfig+0x10c>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d00f      	beq.n	8007604 <TIM_OC1_SetConfig+0x80>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	4a2b      	ldr	r2, [pc, #172]	@ (8007694 <TIM_OC1_SetConfig+0x110>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d00b      	beq.n	8007604 <TIM_OC1_SetConfig+0x80>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	4a2a      	ldr	r2, [pc, #168]	@ (8007698 <TIM_OC1_SetConfig+0x114>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d007      	beq.n	8007604 <TIM_OC1_SetConfig+0x80>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	4a29      	ldr	r2, [pc, #164]	@ (800769c <TIM_OC1_SetConfig+0x118>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d003      	beq.n	8007604 <TIM_OC1_SetConfig+0x80>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	4a28      	ldr	r2, [pc, #160]	@ (80076a0 <TIM_OC1_SetConfig+0x11c>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d10c      	bne.n	800761e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	f023 0308 	bic.w	r3, r3, #8
 800760a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	68db      	ldr	r3, [r3, #12]
 8007610:	697a      	ldr	r2, [r7, #20]
 8007612:	4313      	orrs	r3, r2
 8007614:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	f023 0304 	bic.w	r3, r3, #4
 800761c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	4a1b      	ldr	r2, [pc, #108]	@ (8007690 <TIM_OC1_SetConfig+0x10c>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d00f      	beq.n	8007646 <TIM_OC1_SetConfig+0xc2>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	4a1a      	ldr	r2, [pc, #104]	@ (8007694 <TIM_OC1_SetConfig+0x110>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d00b      	beq.n	8007646 <TIM_OC1_SetConfig+0xc2>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4a19      	ldr	r2, [pc, #100]	@ (8007698 <TIM_OC1_SetConfig+0x114>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d007      	beq.n	8007646 <TIM_OC1_SetConfig+0xc2>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a18      	ldr	r2, [pc, #96]	@ (800769c <TIM_OC1_SetConfig+0x118>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d003      	beq.n	8007646 <TIM_OC1_SetConfig+0xc2>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	4a17      	ldr	r2, [pc, #92]	@ (80076a0 <TIM_OC1_SetConfig+0x11c>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d111      	bne.n	800766a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800764c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007654:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	695b      	ldr	r3, [r3, #20]
 800765a:	693a      	ldr	r2, [r7, #16]
 800765c:	4313      	orrs	r3, r2
 800765e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	699b      	ldr	r3, [r3, #24]
 8007664:	693a      	ldr	r2, [r7, #16]
 8007666:	4313      	orrs	r3, r2
 8007668:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	693a      	ldr	r2, [r7, #16]
 800766e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	68fa      	ldr	r2, [r7, #12]
 8007674:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	685a      	ldr	r2, [r3, #4]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	697a      	ldr	r2, [r7, #20]
 8007682:	621a      	str	r2, [r3, #32]
}
 8007684:	bf00      	nop
 8007686:	371c      	adds	r7, #28
 8007688:	46bd      	mov	sp, r7
 800768a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768e:	4770      	bx	lr
 8007690:	40012c00 	.word	0x40012c00
 8007694:	40013400 	.word	0x40013400
 8007698:	40014000 	.word	0x40014000
 800769c:	40014400 	.word	0x40014400
 80076a0:	40014800 	.word	0x40014800

080076a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b087      	sub	sp, #28
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
 80076ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6a1b      	ldr	r3, [r3, #32]
 80076b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6a1b      	ldr	r3, [r3, #32]
 80076b8:	f023 0210 	bic.w	r2, r3, #16
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	685b      	ldr	r3, [r3, #4]
 80076c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	699b      	ldr	r3, [r3, #24]
 80076ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80076d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	021b      	lsls	r3, r3, #8
 80076e6:	68fa      	ldr	r2, [r7, #12]
 80076e8:	4313      	orrs	r3, r2
 80076ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	f023 0320 	bic.w	r3, r3, #32
 80076f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	689b      	ldr	r3, [r3, #8]
 80076f8:	011b      	lsls	r3, r3, #4
 80076fa:	697a      	ldr	r2, [r7, #20]
 80076fc:	4313      	orrs	r3, r2
 80076fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	4a28      	ldr	r2, [pc, #160]	@ (80077a4 <TIM_OC2_SetConfig+0x100>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d003      	beq.n	8007710 <TIM_OC2_SetConfig+0x6c>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	4a27      	ldr	r2, [pc, #156]	@ (80077a8 <TIM_OC2_SetConfig+0x104>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d10d      	bne.n	800772c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007716:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	68db      	ldr	r3, [r3, #12]
 800771c:	011b      	lsls	r3, r3, #4
 800771e:	697a      	ldr	r2, [r7, #20]
 8007720:	4313      	orrs	r3, r2
 8007722:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800772a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	4a1d      	ldr	r2, [pc, #116]	@ (80077a4 <TIM_OC2_SetConfig+0x100>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d00f      	beq.n	8007754 <TIM_OC2_SetConfig+0xb0>
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	4a1c      	ldr	r2, [pc, #112]	@ (80077a8 <TIM_OC2_SetConfig+0x104>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d00b      	beq.n	8007754 <TIM_OC2_SetConfig+0xb0>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	4a1b      	ldr	r2, [pc, #108]	@ (80077ac <TIM_OC2_SetConfig+0x108>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d007      	beq.n	8007754 <TIM_OC2_SetConfig+0xb0>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	4a1a      	ldr	r2, [pc, #104]	@ (80077b0 <TIM_OC2_SetConfig+0x10c>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d003      	beq.n	8007754 <TIM_OC2_SetConfig+0xb0>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	4a19      	ldr	r2, [pc, #100]	@ (80077b4 <TIM_OC2_SetConfig+0x110>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d113      	bne.n	800777c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800775a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800775c:	693b      	ldr	r3, [r7, #16]
 800775e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007762:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	695b      	ldr	r3, [r3, #20]
 8007768:	009b      	lsls	r3, r3, #2
 800776a:	693a      	ldr	r2, [r7, #16]
 800776c:	4313      	orrs	r3, r2
 800776e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	699b      	ldr	r3, [r3, #24]
 8007774:	009b      	lsls	r3, r3, #2
 8007776:	693a      	ldr	r2, [r7, #16]
 8007778:	4313      	orrs	r3, r2
 800777a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	693a      	ldr	r2, [r7, #16]
 8007780:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	68fa      	ldr	r2, [r7, #12]
 8007786:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	685a      	ldr	r2, [r3, #4]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	697a      	ldr	r2, [r7, #20]
 8007794:	621a      	str	r2, [r3, #32]
}
 8007796:	bf00      	nop
 8007798:	371c      	adds	r7, #28
 800779a:	46bd      	mov	sp, r7
 800779c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a0:	4770      	bx	lr
 80077a2:	bf00      	nop
 80077a4:	40012c00 	.word	0x40012c00
 80077a8:	40013400 	.word	0x40013400
 80077ac:	40014000 	.word	0x40014000
 80077b0:	40014400 	.word	0x40014400
 80077b4:	40014800 	.word	0x40014800

080077b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b087      	sub	sp, #28
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6a1b      	ldr	r3, [r3, #32]
 80077c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6a1b      	ldr	r3, [r3, #32]
 80077cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	685b      	ldr	r3, [r3, #4]
 80077d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	69db      	ldr	r3, [r3, #28]
 80077de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80077e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	f023 0303 	bic.w	r3, r3, #3
 80077f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	68fa      	ldr	r2, [r7, #12]
 80077fa:	4313      	orrs	r3, r2
 80077fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007804:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	021b      	lsls	r3, r3, #8
 800780c:	697a      	ldr	r2, [r7, #20]
 800780e:	4313      	orrs	r3, r2
 8007810:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	4a27      	ldr	r2, [pc, #156]	@ (80078b4 <TIM_OC3_SetConfig+0xfc>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d003      	beq.n	8007822 <TIM_OC3_SetConfig+0x6a>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	4a26      	ldr	r2, [pc, #152]	@ (80078b8 <TIM_OC3_SetConfig+0x100>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d10d      	bne.n	800783e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007828:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	68db      	ldr	r3, [r3, #12]
 800782e:	021b      	lsls	r3, r3, #8
 8007830:	697a      	ldr	r2, [r7, #20]
 8007832:	4313      	orrs	r3, r2
 8007834:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800783c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	4a1c      	ldr	r2, [pc, #112]	@ (80078b4 <TIM_OC3_SetConfig+0xfc>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d00f      	beq.n	8007866 <TIM_OC3_SetConfig+0xae>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	4a1b      	ldr	r2, [pc, #108]	@ (80078b8 <TIM_OC3_SetConfig+0x100>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d00b      	beq.n	8007866 <TIM_OC3_SetConfig+0xae>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	4a1a      	ldr	r2, [pc, #104]	@ (80078bc <TIM_OC3_SetConfig+0x104>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d007      	beq.n	8007866 <TIM_OC3_SetConfig+0xae>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a19      	ldr	r2, [pc, #100]	@ (80078c0 <TIM_OC3_SetConfig+0x108>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d003      	beq.n	8007866 <TIM_OC3_SetConfig+0xae>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a18      	ldr	r2, [pc, #96]	@ (80078c4 <TIM_OC3_SetConfig+0x10c>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d113      	bne.n	800788e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800786c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007874:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	695b      	ldr	r3, [r3, #20]
 800787a:	011b      	lsls	r3, r3, #4
 800787c:	693a      	ldr	r2, [r7, #16]
 800787e:	4313      	orrs	r3, r2
 8007880:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	699b      	ldr	r3, [r3, #24]
 8007886:	011b      	lsls	r3, r3, #4
 8007888:	693a      	ldr	r2, [r7, #16]
 800788a:	4313      	orrs	r3, r2
 800788c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	693a      	ldr	r2, [r7, #16]
 8007892:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	68fa      	ldr	r2, [r7, #12]
 8007898:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	685a      	ldr	r2, [r3, #4]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	697a      	ldr	r2, [r7, #20]
 80078a6:	621a      	str	r2, [r3, #32]
}
 80078a8:	bf00      	nop
 80078aa:	371c      	adds	r7, #28
 80078ac:	46bd      	mov	sp, r7
 80078ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b2:	4770      	bx	lr
 80078b4:	40012c00 	.word	0x40012c00
 80078b8:	40013400 	.word	0x40013400
 80078bc:	40014000 	.word	0x40014000
 80078c0:	40014400 	.word	0x40014400
 80078c4:	40014800 	.word	0x40014800

080078c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078c8:	b480      	push	{r7}
 80078ca:	b087      	sub	sp, #28
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6a1b      	ldr	r3, [r3, #32]
 80078d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6a1b      	ldr	r3, [r3, #32]
 80078dc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	69db      	ldr	r3, [r3, #28]
 80078ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80078f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007902:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	021b      	lsls	r3, r3, #8
 800790a:	68fa      	ldr	r2, [r7, #12]
 800790c:	4313      	orrs	r3, r2
 800790e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007916:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	031b      	lsls	r3, r3, #12
 800791e:	697a      	ldr	r2, [r7, #20]
 8007920:	4313      	orrs	r3, r2
 8007922:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	4a28      	ldr	r2, [pc, #160]	@ (80079c8 <TIM_OC4_SetConfig+0x100>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d003      	beq.n	8007934 <TIM_OC4_SetConfig+0x6c>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	4a27      	ldr	r2, [pc, #156]	@ (80079cc <TIM_OC4_SetConfig+0x104>)
 8007930:	4293      	cmp	r3, r2
 8007932:	d10d      	bne.n	8007950 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8007934:	697b      	ldr	r3, [r7, #20]
 8007936:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800793a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	68db      	ldr	r3, [r3, #12]
 8007940:	031b      	lsls	r3, r3, #12
 8007942:	697a      	ldr	r2, [r7, #20]
 8007944:	4313      	orrs	r3, r2
 8007946:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007948:	697b      	ldr	r3, [r7, #20]
 800794a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800794e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	4a1d      	ldr	r2, [pc, #116]	@ (80079c8 <TIM_OC4_SetConfig+0x100>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d00f      	beq.n	8007978 <TIM_OC4_SetConfig+0xb0>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	4a1c      	ldr	r2, [pc, #112]	@ (80079cc <TIM_OC4_SetConfig+0x104>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d00b      	beq.n	8007978 <TIM_OC4_SetConfig+0xb0>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	4a1b      	ldr	r2, [pc, #108]	@ (80079d0 <TIM_OC4_SetConfig+0x108>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d007      	beq.n	8007978 <TIM_OC4_SetConfig+0xb0>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	4a1a      	ldr	r2, [pc, #104]	@ (80079d4 <TIM_OC4_SetConfig+0x10c>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d003      	beq.n	8007978 <TIM_OC4_SetConfig+0xb0>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	4a19      	ldr	r2, [pc, #100]	@ (80079d8 <TIM_OC4_SetConfig+0x110>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d113      	bne.n	80079a0 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007978:	693b      	ldr	r3, [r7, #16]
 800797a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800797e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007980:	693b      	ldr	r3, [r7, #16]
 8007982:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007986:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	695b      	ldr	r3, [r3, #20]
 800798c:	019b      	lsls	r3, r3, #6
 800798e:	693a      	ldr	r2, [r7, #16]
 8007990:	4313      	orrs	r3, r2
 8007992:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	699b      	ldr	r3, [r3, #24]
 8007998:	019b      	lsls	r3, r3, #6
 800799a:	693a      	ldr	r2, [r7, #16]
 800799c:	4313      	orrs	r3, r2
 800799e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	693a      	ldr	r2, [r7, #16]
 80079a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	68fa      	ldr	r2, [r7, #12]
 80079aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	685a      	ldr	r2, [r3, #4]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	697a      	ldr	r2, [r7, #20]
 80079b8:	621a      	str	r2, [r3, #32]
}
 80079ba:	bf00      	nop
 80079bc:	371c      	adds	r7, #28
 80079be:	46bd      	mov	sp, r7
 80079c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c4:	4770      	bx	lr
 80079c6:	bf00      	nop
 80079c8:	40012c00 	.word	0x40012c00
 80079cc:	40013400 	.word	0x40013400
 80079d0:	40014000 	.word	0x40014000
 80079d4:	40014400 	.word	0x40014400
 80079d8:	40014800 	.word	0x40014800

080079dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80079dc:	b480      	push	{r7}
 80079de:	b087      	sub	sp, #28
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
 80079e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6a1b      	ldr	r3, [r3, #32]
 80079ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6a1b      	ldr	r3, [r3, #32]
 80079f0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	68fa      	ldr	r2, [r7, #12]
 8007a16:	4313      	orrs	r3, r2
 8007a18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007a20:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	689b      	ldr	r3, [r3, #8]
 8007a26:	041b      	lsls	r3, r3, #16
 8007a28:	693a      	ldr	r2, [r7, #16]
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	4a17      	ldr	r2, [pc, #92]	@ (8007a90 <TIM_OC5_SetConfig+0xb4>)
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d00f      	beq.n	8007a56 <TIM_OC5_SetConfig+0x7a>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	4a16      	ldr	r2, [pc, #88]	@ (8007a94 <TIM_OC5_SetConfig+0xb8>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d00b      	beq.n	8007a56 <TIM_OC5_SetConfig+0x7a>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4a15      	ldr	r2, [pc, #84]	@ (8007a98 <TIM_OC5_SetConfig+0xbc>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d007      	beq.n	8007a56 <TIM_OC5_SetConfig+0x7a>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	4a14      	ldr	r2, [pc, #80]	@ (8007a9c <TIM_OC5_SetConfig+0xc0>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d003      	beq.n	8007a56 <TIM_OC5_SetConfig+0x7a>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	4a13      	ldr	r2, [pc, #76]	@ (8007aa0 <TIM_OC5_SetConfig+0xc4>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d109      	bne.n	8007a6a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a5c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	695b      	ldr	r3, [r3, #20]
 8007a62:	021b      	lsls	r3, r3, #8
 8007a64:	697a      	ldr	r2, [r7, #20]
 8007a66:	4313      	orrs	r3, r2
 8007a68:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	697a      	ldr	r2, [r7, #20]
 8007a6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	68fa      	ldr	r2, [r7, #12]
 8007a74:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	685a      	ldr	r2, [r3, #4]
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	693a      	ldr	r2, [r7, #16]
 8007a82:	621a      	str	r2, [r3, #32]
}
 8007a84:	bf00      	nop
 8007a86:	371c      	adds	r7, #28
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8e:	4770      	bx	lr
 8007a90:	40012c00 	.word	0x40012c00
 8007a94:	40013400 	.word	0x40013400
 8007a98:	40014000 	.word	0x40014000
 8007a9c:	40014400 	.word	0x40014400
 8007aa0:	40014800 	.word	0x40014800

08007aa4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b087      	sub	sp, #28
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
 8007aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6a1b      	ldr	r3, [r3, #32]
 8007ab2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6a1b      	ldr	r3, [r3, #32]
 8007ab8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007ad2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ad6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	021b      	lsls	r3, r3, #8
 8007ade:	68fa      	ldr	r2, [r7, #12]
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007aea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	689b      	ldr	r3, [r3, #8]
 8007af0:	051b      	lsls	r3, r3, #20
 8007af2:	693a      	ldr	r2, [r7, #16]
 8007af4:	4313      	orrs	r3, r2
 8007af6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	4a18      	ldr	r2, [pc, #96]	@ (8007b5c <TIM_OC6_SetConfig+0xb8>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d00f      	beq.n	8007b20 <TIM_OC6_SetConfig+0x7c>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	4a17      	ldr	r2, [pc, #92]	@ (8007b60 <TIM_OC6_SetConfig+0xbc>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d00b      	beq.n	8007b20 <TIM_OC6_SetConfig+0x7c>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	4a16      	ldr	r2, [pc, #88]	@ (8007b64 <TIM_OC6_SetConfig+0xc0>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d007      	beq.n	8007b20 <TIM_OC6_SetConfig+0x7c>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	4a15      	ldr	r2, [pc, #84]	@ (8007b68 <TIM_OC6_SetConfig+0xc4>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d003      	beq.n	8007b20 <TIM_OC6_SetConfig+0x7c>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	4a14      	ldr	r2, [pc, #80]	@ (8007b6c <TIM_OC6_SetConfig+0xc8>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d109      	bne.n	8007b34 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007b20:	697b      	ldr	r3, [r7, #20]
 8007b22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007b26:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	695b      	ldr	r3, [r3, #20]
 8007b2c:	029b      	lsls	r3, r3, #10
 8007b2e:	697a      	ldr	r2, [r7, #20]
 8007b30:	4313      	orrs	r3, r2
 8007b32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	697a      	ldr	r2, [r7, #20]
 8007b38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	68fa      	ldr	r2, [r7, #12]
 8007b3e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	685a      	ldr	r2, [r3, #4]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	693a      	ldr	r2, [r7, #16]
 8007b4c:	621a      	str	r2, [r3, #32]
}
 8007b4e:	bf00      	nop
 8007b50:	371c      	adds	r7, #28
 8007b52:	46bd      	mov	sp, r7
 8007b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b58:	4770      	bx	lr
 8007b5a:	bf00      	nop
 8007b5c:	40012c00 	.word	0x40012c00
 8007b60:	40013400 	.word	0x40013400
 8007b64:	40014000 	.word	0x40014000
 8007b68:	40014400 	.word	0x40014400
 8007b6c:	40014800 	.word	0x40014800

08007b70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b087      	sub	sp, #28
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	60f8      	str	r0, [r7, #12]
 8007b78:	60b9      	str	r1, [r7, #8]
 8007b7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	6a1b      	ldr	r3, [r3, #32]
 8007b80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	6a1b      	ldr	r3, [r3, #32]
 8007b86:	f023 0201 	bic.w	r2, r3, #1
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	699b      	ldr	r3, [r3, #24]
 8007b92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b94:	693b      	ldr	r3, [r7, #16]
 8007b96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	011b      	lsls	r3, r3, #4
 8007ba0:	693a      	ldr	r2, [r7, #16]
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	f023 030a 	bic.w	r3, r3, #10
 8007bac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007bae:	697a      	ldr	r2, [r7, #20]
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	4313      	orrs	r3, r2
 8007bb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	693a      	ldr	r2, [r7, #16]
 8007bba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	697a      	ldr	r2, [r7, #20]
 8007bc0:	621a      	str	r2, [r3, #32]
}
 8007bc2:	bf00      	nop
 8007bc4:	371c      	adds	r7, #28
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bcc:	4770      	bx	lr

08007bce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bce:	b480      	push	{r7}
 8007bd0:	b087      	sub	sp, #28
 8007bd2:	af00      	add	r7, sp, #0
 8007bd4:	60f8      	str	r0, [r7, #12]
 8007bd6:	60b9      	str	r1, [r7, #8]
 8007bd8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	6a1b      	ldr	r3, [r3, #32]
 8007bde:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	6a1b      	ldr	r3, [r3, #32]
 8007be4:	f023 0210 	bic.w	r2, r3, #16
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	699b      	ldr	r3, [r3, #24]
 8007bf0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007bf2:	693b      	ldr	r3, [r7, #16]
 8007bf4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007bf8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	031b      	lsls	r3, r3, #12
 8007bfe:	693a      	ldr	r2, [r7, #16]
 8007c00:	4313      	orrs	r3, r2
 8007c02:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c04:	697b      	ldr	r3, [r7, #20]
 8007c06:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007c0a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	011b      	lsls	r3, r3, #4
 8007c10:	697a      	ldr	r2, [r7, #20]
 8007c12:	4313      	orrs	r3, r2
 8007c14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	693a      	ldr	r2, [r7, #16]
 8007c1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	697a      	ldr	r2, [r7, #20]
 8007c20:	621a      	str	r2, [r3, #32]
}
 8007c22:	bf00      	nop
 8007c24:	371c      	adds	r7, #28
 8007c26:	46bd      	mov	sp, r7
 8007c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2c:	4770      	bx	lr

08007c2e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c2e:	b480      	push	{r7}
 8007c30:	b085      	sub	sp, #20
 8007c32:	af00      	add	r7, sp, #0
 8007c34:	6078      	str	r0, [r7, #4]
 8007c36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	689b      	ldr	r3, [r3, #8]
 8007c3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007c44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c4a:	683a      	ldr	r2, [r7, #0]
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	4313      	orrs	r3, r2
 8007c50:	f043 0307 	orr.w	r3, r3, #7
 8007c54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	68fa      	ldr	r2, [r7, #12]
 8007c5a:	609a      	str	r2, [r3, #8]
}
 8007c5c:	bf00      	nop
 8007c5e:	3714      	adds	r7, #20
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr

08007c68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b087      	sub	sp, #28
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	60f8      	str	r0, [r7, #12]
 8007c70:	60b9      	str	r1, [r7, #8]
 8007c72:	607a      	str	r2, [r7, #4]
 8007c74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	689b      	ldr	r3, [r3, #8]
 8007c7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c7c:	697b      	ldr	r3, [r7, #20]
 8007c7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	021a      	lsls	r2, r3, #8
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	431a      	orrs	r2, r3
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	4313      	orrs	r3, r2
 8007c90:	697a      	ldr	r2, [r7, #20]
 8007c92:	4313      	orrs	r3, r2
 8007c94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	697a      	ldr	r2, [r7, #20]
 8007c9a:	609a      	str	r2, [r3, #8]
}
 8007c9c:	bf00      	nop
 8007c9e:	371c      	adds	r7, #28
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca6:	4770      	bx	lr

08007ca8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b087      	sub	sp, #28
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	60f8      	str	r0, [r7, #12]
 8007cb0:	60b9      	str	r1, [r7, #8]
 8007cb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	f003 031f 	and.w	r3, r3, #31
 8007cba:	2201      	movs	r2, #1
 8007cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8007cc0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	6a1a      	ldr	r2, [r3, #32]
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	43db      	mvns	r3, r3
 8007cca:	401a      	ands	r2, r3
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	6a1a      	ldr	r2, [r3, #32]
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	f003 031f 	and.w	r3, r3, #31
 8007cda:	6879      	ldr	r1, [r7, #4]
 8007cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8007ce0:	431a      	orrs	r2, r3
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	621a      	str	r2, [r3, #32]
}
 8007ce6:	bf00      	nop
 8007ce8:	371c      	adds	r7, #28
 8007cea:	46bd      	mov	sp, r7
 8007cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf0:	4770      	bx	lr
	...

08007cf4 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b084      	sub	sp, #16
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
 8007cfc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d109      	bne.n	8007d18 <HAL_TIMEx_PWMN_Start+0x24>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d0a:	b2db      	uxtb	r3, r3
 8007d0c:	2b01      	cmp	r3, #1
 8007d0e:	bf14      	ite	ne
 8007d10:	2301      	movne	r3, #1
 8007d12:	2300      	moveq	r3, #0
 8007d14:	b2db      	uxtb	r3, r3
 8007d16:	e022      	b.n	8007d5e <HAL_TIMEx_PWMN_Start+0x6a>
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	2b04      	cmp	r3, #4
 8007d1c:	d109      	bne.n	8007d32 <HAL_TIMEx_PWMN_Start+0x3e>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	2b01      	cmp	r3, #1
 8007d28:	bf14      	ite	ne
 8007d2a:	2301      	movne	r3, #1
 8007d2c:	2300      	moveq	r3, #0
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	e015      	b.n	8007d5e <HAL_TIMEx_PWMN_Start+0x6a>
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	2b08      	cmp	r3, #8
 8007d36:	d109      	bne.n	8007d4c <HAL_TIMEx_PWMN_Start+0x58>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007d3e:	b2db      	uxtb	r3, r3
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	bf14      	ite	ne
 8007d44:	2301      	movne	r3, #1
 8007d46:	2300      	moveq	r3, #0
 8007d48:	b2db      	uxtb	r3, r3
 8007d4a:	e008      	b.n	8007d5e <HAL_TIMEx_PWMN_Start+0x6a>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8007d52:	b2db      	uxtb	r3, r3
 8007d54:	2b01      	cmp	r3, #1
 8007d56:	bf14      	ite	ne
 8007d58:	2301      	movne	r3, #1
 8007d5a:	2300      	moveq	r3, #0
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d001      	beq.n	8007d66 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8007d62:	2301      	movs	r3, #1
 8007d64:	e069      	b.n	8007e3a <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d104      	bne.n	8007d76 <HAL_TIMEx_PWMN_Start+0x82>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2202      	movs	r2, #2
 8007d70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d74:	e013      	b.n	8007d9e <HAL_TIMEx_PWMN_Start+0xaa>
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	2b04      	cmp	r3, #4
 8007d7a:	d104      	bne.n	8007d86 <HAL_TIMEx_PWMN_Start+0x92>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2202      	movs	r2, #2
 8007d80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d84:	e00b      	b.n	8007d9e <HAL_TIMEx_PWMN_Start+0xaa>
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	2b08      	cmp	r3, #8
 8007d8a:	d104      	bne.n	8007d96 <HAL_TIMEx_PWMN_Start+0xa2>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2202      	movs	r2, #2
 8007d90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007d94:	e003      	b.n	8007d9e <HAL_TIMEx_PWMN_Start+0xaa>
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2202      	movs	r2, #2
 8007d9a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	2204      	movs	r2, #4
 8007da4:	6839      	ldr	r1, [r7, #0]
 8007da6:	4618      	mov	r0, r3
 8007da8:	f000 fa0a 	bl	80081c0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007dba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4a20      	ldr	r2, [pc, #128]	@ (8007e44 <HAL_TIMEx_PWMN_Start+0x150>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d018      	beq.n	8007df8 <HAL_TIMEx_PWMN_Start+0x104>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dce:	d013      	beq.n	8007df8 <HAL_TIMEx_PWMN_Start+0x104>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a1c      	ldr	r2, [pc, #112]	@ (8007e48 <HAL_TIMEx_PWMN_Start+0x154>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d00e      	beq.n	8007df8 <HAL_TIMEx_PWMN_Start+0x104>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a1b      	ldr	r2, [pc, #108]	@ (8007e4c <HAL_TIMEx_PWMN_Start+0x158>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d009      	beq.n	8007df8 <HAL_TIMEx_PWMN_Start+0x104>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a19      	ldr	r2, [pc, #100]	@ (8007e50 <HAL_TIMEx_PWMN_Start+0x15c>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d004      	beq.n	8007df8 <HAL_TIMEx_PWMN_Start+0x104>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4a18      	ldr	r2, [pc, #96]	@ (8007e54 <HAL_TIMEx_PWMN_Start+0x160>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d115      	bne.n	8007e24 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	689a      	ldr	r2, [r3, #8]
 8007dfe:	4b16      	ldr	r3, [pc, #88]	@ (8007e58 <HAL_TIMEx_PWMN_Start+0x164>)
 8007e00:	4013      	ands	r3, r2
 8007e02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2b06      	cmp	r3, #6
 8007e08:	d015      	beq.n	8007e36 <HAL_TIMEx_PWMN_Start+0x142>
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e10:	d011      	beq.n	8007e36 <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	681a      	ldr	r2, [r3, #0]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f042 0201 	orr.w	r2, r2, #1
 8007e20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e22:	e008      	b.n	8007e36 <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f042 0201 	orr.w	r2, r2, #1
 8007e32:	601a      	str	r2, [r3, #0]
 8007e34:	e000      	b.n	8007e38 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e36:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007e38:	2300      	movs	r3, #0
}
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	3710      	adds	r7, #16
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	bd80      	pop	{r7, pc}
 8007e42:	bf00      	nop
 8007e44:	40012c00 	.word	0x40012c00
 8007e48:	40000400 	.word	0x40000400
 8007e4c:	40000800 	.word	0x40000800
 8007e50:	40013400 	.word	0x40013400
 8007e54:	40014000 	.word	0x40014000
 8007e58:	00010007 	.word	0x00010007

08007e5c <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b082      	sub	sp, #8
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
 8007e64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	6839      	ldr	r1, [r7, #0]
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f000 f9a6 	bl	80081c0 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	6a1a      	ldr	r2, [r3, #32]
 8007e7a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007e7e:	4013      	ands	r3, r2
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d10f      	bne.n	8007ea4 <HAL_TIMEx_PWMN_Stop+0x48>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	6a1a      	ldr	r2, [r3, #32]
 8007e8a:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007e8e:	4013      	ands	r3, r2
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d107      	bne.n	8007ea4 <HAL_TIMEx_PWMN_Stop+0x48>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007ea2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	6a1a      	ldr	r2, [r3, #32]
 8007eaa:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007eae:	4013      	ands	r3, r2
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d10f      	bne.n	8007ed4 <HAL_TIMEx_PWMN_Stop+0x78>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	6a1a      	ldr	r2, [r3, #32]
 8007eba:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007ebe:	4013      	ands	r3, r2
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d107      	bne.n	8007ed4 <HAL_TIMEx_PWMN_Stop+0x78>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	681a      	ldr	r2, [r3, #0]
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f022 0201 	bic.w	r2, r2, #1
 8007ed2:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d104      	bne.n	8007ee4 <HAL_TIMEx_PWMN_Stop+0x88>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2201      	movs	r2, #1
 8007ede:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ee2:	e013      	b.n	8007f0c <HAL_TIMEx_PWMN_Stop+0xb0>
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	2b04      	cmp	r3, #4
 8007ee8:	d104      	bne.n	8007ef4 <HAL_TIMEx_PWMN_Stop+0x98>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2201      	movs	r2, #1
 8007eee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ef2:	e00b      	b.n	8007f0c <HAL_TIMEx_PWMN_Stop+0xb0>
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	2b08      	cmp	r3, #8
 8007ef8:	d104      	bne.n	8007f04 <HAL_TIMEx_PWMN_Stop+0xa8>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2201      	movs	r2, #1
 8007efe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007f02:	e003      	b.n	8007f0c <HAL_TIMEx_PWMN_Stop+0xb0>
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2201      	movs	r2, #1
 8007f08:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8007f0c:	2300      	movs	r3, #0
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3708      	adds	r7, #8
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}
	...

08007f18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b085      	sub	sp, #20
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	d101      	bne.n	8007f30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f2c:	2302      	movs	r3, #2
 8007f2e:	e065      	b.n	8007ffc <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2201      	movs	r2, #1
 8007f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2202      	movs	r2, #2
 8007f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	685b      	ldr	r3, [r3, #4]
 8007f46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a2c      	ldr	r2, [pc, #176]	@ (8008008 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d004      	beq.n	8007f64 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4a2b      	ldr	r2, [pc, #172]	@ (800800c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d108      	bne.n	8007f76 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007f6a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	685b      	ldr	r3, [r3, #4]
 8007f70:	68fa      	ldr	r2, [r7, #12]
 8007f72:	4313      	orrs	r3, r2
 8007f74:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007f7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f80:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	68fa      	ldr	r2, [r7, #12]
 8007f88:	4313      	orrs	r3, r2
 8007f8a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	68fa      	ldr	r2, [r7, #12]
 8007f92:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	4a1b      	ldr	r2, [pc, #108]	@ (8008008 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d018      	beq.n	8007fd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fa6:	d013      	beq.n	8007fd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	4a18      	ldr	r2, [pc, #96]	@ (8008010 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d00e      	beq.n	8007fd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a17      	ldr	r2, [pc, #92]	@ (8008014 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d009      	beq.n	8007fd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4a12      	ldr	r2, [pc, #72]	@ (800800c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d004      	beq.n	8007fd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a13      	ldr	r2, [pc, #76]	@ (8008018 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d10c      	bne.n	8007fea <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007fd6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	689b      	ldr	r3, [r3, #8]
 8007fdc:	68ba      	ldr	r2, [r7, #8]
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	68ba      	ldr	r2, [r7, #8]
 8007fe8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2201      	movs	r2, #1
 8007fee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007ffa:	2300      	movs	r3, #0
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	3714      	adds	r7, #20
 8008000:	46bd      	mov	sp, r7
 8008002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008006:	4770      	bx	lr
 8008008:	40012c00 	.word	0x40012c00
 800800c:	40013400 	.word	0x40013400
 8008010:	40000400 	.word	0x40000400
 8008014:	40000800 	.word	0x40000800
 8008018:	40014000 	.word	0x40014000

0800801c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800801c:	b480      	push	{r7}
 800801e:	b085      	sub	sp, #20
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
 8008024:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008026:	2300      	movs	r3, #0
 8008028:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008030:	2b01      	cmp	r3, #1
 8008032:	d101      	bne.n	8008038 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008034:	2302      	movs	r3, #2
 8008036:	e073      	b.n	8008120 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2201      	movs	r2, #1
 800803c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	68db      	ldr	r3, [r3, #12]
 800804a:	4313      	orrs	r3, r2
 800804c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	689b      	ldr	r3, [r3, #8]
 8008058:	4313      	orrs	r3, r2
 800805a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	4313      	orrs	r3, r2
 8008068:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4313      	orrs	r3, r2
 8008076:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	691b      	ldr	r3, [r3, #16]
 8008082:	4313      	orrs	r3, r2
 8008084:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	695b      	ldr	r3, [r3, #20]
 8008090:	4313      	orrs	r3, r2
 8008092:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800809e:	4313      	orrs	r3, r2
 80080a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	699b      	ldr	r3, [r3, #24]
 80080ac:	041b      	lsls	r3, r3, #16
 80080ae:	4313      	orrs	r3, r2
 80080b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	69db      	ldr	r3, [r3, #28]
 80080bc:	4313      	orrs	r3, r2
 80080be:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	4a19      	ldr	r2, [pc, #100]	@ (800812c <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d004      	beq.n	80080d4 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	4a18      	ldr	r2, [pc, #96]	@ (8008130 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80080d0:	4293      	cmp	r3, r2
 80080d2:	d11c      	bne.n	800810e <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080de:	051b      	lsls	r3, r3, #20
 80080e0:	4313      	orrs	r3, r2
 80080e2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	6a1b      	ldr	r3, [r3, #32]
 80080ee:	4313      	orrs	r3, r2
 80080f0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080fc:	4313      	orrs	r3, r2
 80080fe:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800810a:	4313      	orrs	r3, r2
 800810c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	68fa      	ldr	r2, [r7, #12]
 8008114:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2200      	movs	r2, #0
 800811a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800811e:	2300      	movs	r3, #0
}
 8008120:	4618      	mov	r0, r3
 8008122:	3714      	adds	r7, #20
 8008124:	46bd      	mov	sp, r7
 8008126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812a:	4770      	bx	lr
 800812c:	40012c00 	.word	0x40012c00
 8008130:	40013400 	.word	0x40013400

08008134 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008134:	b480      	push	{r7}
 8008136:	b083      	sub	sp, #12
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800813c:	bf00      	nop
 800813e:	370c      	adds	r7, #12
 8008140:	46bd      	mov	sp, r7
 8008142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008146:	4770      	bx	lr

08008148 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008148:	b480      	push	{r7}
 800814a:	b083      	sub	sp, #12
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008150:	bf00      	nop
 8008152:	370c      	adds	r7, #12
 8008154:	46bd      	mov	sp, r7
 8008156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815a:	4770      	bx	lr

0800815c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800815c:	b480      	push	{r7}
 800815e:	b083      	sub	sp, #12
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008164:	bf00      	nop
 8008166:	370c      	adds	r7, #12
 8008168:	46bd      	mov	sp, r7
 800816a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816e:	4770      	bx	lr

08008170 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008170:	b480      	push	{r7}
 8008172:	b083      	sub	sp, #12
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008178:	bf00      	nop
 800817a:	370c      	adds	r7, #12
 800817c:	46bd      	mov	sp, r7
 800817e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008182:	4770      	bx	lr

08008184 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008184:	b480      	push	{r7}
 8008186:	b083      	sub	sp, #12
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800818c:	bf00      	nop
 800818e:	370c      	adds	r7, #12
 8008190:	46bd      	mov	sp, r7
 8008192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008196:	4770      	bx	lr

08008198 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008198:	b480      	push	{r7}
 800819a:	b083      	sub	sp, #12
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80081a0:	bf00      	nop
 80081a2:	370c      	adds	r7, #12
 80081a4:	46bd      	mov	sp, r7
 80081a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081aa:	4770      	bx	lr

080081ac <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b083      	sub	sp, #12
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80081b4:	bf00      	nop
 80081b6:	370c      	adds	r7, #12
 80081b8:	46bd      	mov	sp, r7
 80081ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081be:	4770      	bx	lr

080081c0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80081c0:	b480      	push	{r7}
 80081c2:	b087      	sub	sp, #28
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	60f8      	str	r0, [r7, #12]
 80081c8:	60b9      	str	r1, [r7, #8]
 80081ca:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	f003 030f 	and.w	r3, r3, #15
 80081d2:	2204      	movs	r2, #4
 80081d4:	fa02 f303 	lsl.w	r3, r2, r3
 80081d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	6a1a      	ldr	r2, [r3, #32]
 80081de:	697b      	ldr	r3, [r7, #20]
 80081e0:	43db      	mvns	r3, r3
 80081e2:	401a      	ands	r2, r3
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	6a1a      	ldr	r2, [r3, #32]
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	f003 030f 	and.w	r3, r3, #15
 80081f2:	6879      	ldr	r1, [r7, #4]
 80081f4:	fa01 f303 	lsl.w	r3, r1, r3
 80081f8:	431a      	orrs	r2, r3
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	621a      	str	r2, [r3, #32]
}
 80081fe:	bf00      	nop
 8008200:	371c      	adds	r7, #28
 8008202:	46bd      	mov	sp, r7
 8008204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008208:	4770      	bx	lr

0800820a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800820a:	b580      	push	{r7, lr}
 800820c:	b082      	sub	sp, #8
 800820e:	af00      	add	r7, sp, #0
 8008210:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d101      	bne.n	800821c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008218:	2301      	movs	r3, #1
 800821a:	e042      	b.n	80082a2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008222:	2b00      	cmp	r3, #0
 8008224:	d106      	bne.n	8008234 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2200      	movs	r2, #0
 800822a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f7fa f87c 	bl	800232c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2224      	movs	r2, #36	@ 0x24
 8008238:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	681a      	ldr	r2, [r3, #0]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f022 0201 	bic.w	r2, r2, #1
 800824a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008250:	2b00      	cmp	r3, #0
 8008252:	d002      	beq.n	800825a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f000 fee9 	bl	800902c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f000 fc1a 	bl	8008a94 <UART_SetConfig>
 8008260:	4603      	mov	r3, r0
 8008262:	2b01      	cmp	r3, #1
 8008264:	d101      	bne.n	800826a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008266:	2301      	movs	r3, #1
 8008268:	e01b      	b.n	80082a2 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	685a      	ldr	r2, [r3, #4]
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008278:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	689a      	ldr	r2, [r3, #8]
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008288:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	681a      	ldr	r2, [r3, #0]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f042 0201 	orr.w	r2, r2, #1
 8008298:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	f000 ff68 	bl	8009170 <UART_CheckIdleState>
 80082a0:	4603      	mov	r3, r0
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	3708      	adds	r7, #8
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}

080082aa <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80082aa:	b580      	push	{r7, lr}
 80082ac:	b08a      	sub	sp, #40	@ 0x28
 80082ae:	af02      	add	r7, sp, #8
 80082b0:	60f8      	str	r0, [r7, #12]
 80082b2:	60b9      	str	r1, [r7, #8]
 80082b4:	603b      	str	r3, [r7, #0]
 80082b6:	4613      	mov	r3, r2
 80082b8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082c0:	2b20      	cmp	r3, #32
 80082c2:	d17b      	bne.n	80083bc <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d002      	beq.n	80082d0 <HAL_UART_Transmit+0x26>
 80082ca:	88fb      	ldrh	r3, [r7, #6]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d101      	bne.n	80082d4 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80082d0:	2301      	movs	r3, #1
 80082d2:	e074      	b.n	80083be <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2200      	movs	r2, #0
 80082d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	2221      	movs	r2, #33	@ 0x21
 80082e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80082e4:	f7fa fc6e 	bl	8002bc4 <HAL_GetTick>
 80082e8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	88fa      	ldrh	r2, [r7, #6]
 80082ee:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	88fa      	ldrh	r2, [r7, #6]
 80082f6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	689b      	ldr	r3, [r3, #8]
 80082fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008302:	d108      	bne.n	8008316 <HAL_UART_Transmit+0x6c>
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	691b      	ldr	r3, [r3, #16]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d104      	bne.n	8008316 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800830c:	2300      	movs	r3, #0
 800830e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	61bb      	str	r3, [r7, #24]
 8008314:	e003      	b.n	800831e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800831a:	2300      	movs	r3, #0
 800831c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800831e:	e030      	b.n	8008382 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	9300      	str	r3, [sp, #0]
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	2200      	movs	r2, #0
 8008328:	2180      	movs	r1, #128	@ 0x80
 800832a:	68f8      	ldr	r0, [r7, #12]
 800832c:	f000 ffca 	bl	80092c4 <UART_WaitOnFlagUntilTimeout>
 8008330:	4603      	mov	r3, r0
 8008332:	2b00      	cmp	r3, #0
 8008334:	d005      	beq.n	8008342 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2220      	movs	r2, #32
 800833a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800833e:	2303      	movs	r3, #3
 8008340:	e03d      	b.n	80083be <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008342:	69fb      	ldr	r3, [r7, #28]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d10b      	bne.n	8008360 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008348:	69bb      	ldr	r3, [r7, #24]
 800834a:	881b      	ldrh	r3, [r3, #0]
 800834c:	461a      	mov	r2, r3
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008356:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008358:	69bb      	ldr	r3, [r7, #24]
 800835a:	3302      	adds	r3, #2
 800835c:	61bb      	str	r3, [r7, #24]
 800835e:	e007      	b.n	8008370 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008360:	69fb      	ldr	r3, [r7, #28]
 8008362:	781a      	ldrb	r2, [r3, #0]
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800836a:	69fb      	ldr	r3, [r7, #28]
 800836c:	3301      	adds	r3, #1
 800836e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008376:	b29b      	uxth	r3, r3
 8008378:	3b01      	subs	r3, #1
 800837a:	b29a      	uxth	r2, r3
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008388:	b29b      	uxth	r3, r3
 800838a:	2b00      	cmp	r3, #0
 800838c:	d1c8      	bne.n	8008320 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	9300      	str	r3, [sp, #0]
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	2200      	movs	r2, #0
 8008396:	2140      	movs	r1, #64	@ 0x40
 8008398:	68f8      	ldr	r0, [r7, #12]
 800839a:	f000 ff93 	bl	80092c4 <UART_WaitOnFlagUntilTimeout>
 800839e:	4603      	mov	r3, r0
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d005      	beq.n	80083b0 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	2220      	movs	r2, #32
 80083a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80083ac:	2303      	movs	r3, #3
 80083ae:	e006      	b.n	80083be <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	2220      	movs	r2, #32
 80083b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80083b8:	2300      	movs	r3, #0
 80083ba:	e000      	b.n	80083be <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80083bc:	2302      	movs	r3, #2
  }
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3720      	adds	r7, #32
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}
	...

080083c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b0ba      	sub	sp, #232	@ 0xe8
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	69db      	ldr	r3, [r3, #28]
 80083d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80083ee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80083f2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80083f6:	4013      	ands	r3, r2
 80083f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80083fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008400:	2b00      	cmp	r3, #0
 8008402:	d11b      	bne.n	800843c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008404:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008408:	f003 0320 	and.w	r3, r3, #32
 800840c:	2b00      	cmp	r3, #0
 800840e:	d015      	beq.n	800843c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008410:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008414:	f003 0320 	and.w	r3, r3, #32
 8008418:	2b00      	cmp	r3, #0
 800841a:	d105      	bne.n	8008428 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800841c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008420:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008424:	2b00      	cmp	r3, #0
 8008426:	d009      	beq.n	800843c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800842c:	2b00      	cmp	r3, #0
 800842e:	f000 8300 	beq.w	8008a32 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	4798      	blx	r3
      }
      return;
 800843a:	e2fa      	b.n	8008a32 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800843c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008440:	2b00      	cmp	r3, #0
 8008442:	f000 8123 	beq.w	800868c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008446:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800844a:	4b8d      	ldr	r3, [pc, #564]	@ (8008680 <HAL_UART_IRQHandler+0x2b8>)
 800844c:	4013      	ands	r3, r2
 800844e:	2b00      	cmp	r3, #0
 8008450:	d106      	bne.n	8008460 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008452:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008456:	4b8b      	ldr	r3, [pc, #556]	@ (8008684 <HAL_UART_IRQHandler+0x2bc>)
 8008458:	4013      	ands	r3, r2
 800845a:	2b00      	cmp	r3, #0
 800845c:	f000 8116 	beq.w	800868c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008460:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008464:	f003 0301 	and.w	r3, r3, #1
 8008468:	2b00      	cmp	r3, #0
 800846a:	d011      	beq.n	8008490 <HAL_UART_IRQHandler+0xc8>
 800846c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008470:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008474:	2b00      	cmp	r3, #0
 8008476:	d00b      	beq.n	8008490 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	2201      	movs	r2, #1
 800847e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008486:	f043 0201 	orr.w	r2, r3, #1
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008490:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008494:	f003 0302 	and.w	r3, r3, #2
 8008498:	2b00      	cmp	r3, #0
 800849a:	d011      	beq.n	80084c0 <HAL_UART_IRQHandler+0xf8>
 800849c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80084a0:	f003 0301 	and.w	r3, r3, #1
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d00b      	beq.n	80084c0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	2202      	movs	r2, #2
 80084ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084b6:	f043 0204 	orr.w	r2, r3, #4
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80084c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084c4:	f003 0304 	and.w	r3, r3, #4
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d011      	beq.n	80084f0 <HAL_UART_IRQHandler+0x128>
 80084cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80084d0:	f003 0301 	and.w	r3, r3, #1
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d00b      	beq.n	80084f0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	2204      	movs	r2, #4
 80084de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084e6:	f043 0202 	orr.w	r2, r3, #2
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80084f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084f4:	f003 0308 	and.w	r3, r3, #8
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d017      	beq.n	800852c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80084fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008500:	f003 0320 	and.w	r3, r3, #32
 8008504:	2b00      	cmp	r3, #0
 8008506:	d105      	bne.n	8008514 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008508:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800850c:	4b5c      	ldr	r3, [pc, #368]	@ (8008680 <HAL_UART_IRQHandler+0x2b8>)
 800850e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008510:	2b00      	cmp	r3, #0
 8008512:	d00b      	beq.n	800852c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	2208      	movs	r2, #8
 800851a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008522:	f043 0208 	orr.w	r2, r3, #8
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800852c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008530:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008534:	2b00      	cmp	r3, #0
 8008536:	d012      	beq.n	800855e <HAL_UART_IRQHandler+0x196>
 8008538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800853c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008540:	2b00      	cmp	r3, #0
 8008542:	d00c      	beq.n	800855e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800854c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008554:	f043 0220 	orr.w	r2, r3, #32
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008564:	2b00      	cmp	r3, #0
 8008566:	f000 8266 	beq.w	8008a36 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800856a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800856e:	f003 0320 	and.w	r3, r3, #32
 8008572:	2b00      	cmp	r3, #0
 8008574:	d013      	beq.n	800859e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008576:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800857a:	f003 0320 	and.w	r3, r3, #32
 800857e:	2b00      	cmp	r3, #0
 8008580:	d105      	bne.n	800858e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008582:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008586:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800858a:	2b00      	cmp	r3, #0
 800858c:	d007      	beq.n	800859e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008592:	2b00      	cmp	r3, #0
 8008594:	d003      	beq.n	800859e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085a4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	689b      	ldr	r3, [r3, #8]
 80085ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085b2:	2b40      	cmp	r3, #64	@ 0x40
 80085b4:	d005      	beq.n	80085c2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80085b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80085ba:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d054      	beq.n	800866c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f000 feeb 	bl	800939e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	689b      	ldr	r3, [r3, #8]
 80085ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085d2:	2b40      	cmp	r3, #64	@ 0x40
 80085d4:	d146      	bne.n	8008664 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	3308      	adds	r3, #8
 80085dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80085e4:	e853 3f00 	ldrex	r3, [r3]
 80085e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80085ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80085f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	3308      	adds	r3, #8
 80085fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008602:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008606:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800860a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800860e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008612:	e841 2300 	strex	r3, r2, [r1]
 8008616:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800861a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800861e:	2b00      	cmp	r3, #0
 8008620:	d1d9      	bne.n	80085d6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008628:	2b00      	cmp	r3, #0
 800862a:	d017      	beq.n	800865c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008632:	4a15      	ldr	r2, [pc, #84]	@ (8008688 <HAL_UART_IRQHandler+0x2c0>)
 8008634:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800863c:	4618      	mov	r0, r3
 800863e:	f7fb fcc2 	bl	8003fc6 <HAL_DMA_Abort_IT>
 8008642:	4603      	mov	r3, r0
 8008644:	2b00      	cmp	r3, #0
 8008646:	d019      	beq.n	800867c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800864e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008650:	687a      	ldr	r2, [r7, #4]
 8008652:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008656:	4610      	mov	r0, r2
 8008658:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800865a:	e00f      	b.n	800867c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f7f9 f8d9 	bl	8001814 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008662:	e00b      	b.n	800867c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f7f9 f8d5 	bl	8001814 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800866a:	e007      	b.n	800867c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800866c:	6878      	ldr	r0, [r7, #4]
 800866e:	f7f9 f8d1 	bl	8001814 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2200      	movs	r2, #0
 8008676:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800867a:	e1dc      	b.n	8008a36 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800867c:	bf00      	nop
    return;
 800867e:	e1da      	b.n	8008a36 <HAL_UART_IRQHandler+0x66e>
 8008680:	10000001 	.word	0x10000001
 8008684:	04000120 	.word	0x04000120
 8008688:	0800946b 	.word	0x0800946b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008690:	2b01      	cmp	r3, #1
 8008692:	f040 8170 	bne.w	8008976 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008696:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800869a:	f003 0310 	and.w	r3, r3, #16
 800869e:	2b00      	cmp	r3, #0
 80086a0:	f000 8169 	beq.w	8008976 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80086a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086a8:	f003 0310 	and.w	r3, r3, #16
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	f000 8162 	beq.w	8008976 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	2210      	movs	r2, #16
 80086b8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	689b      	ldr	r3, [r3, #8]
 80086c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086c4:	2b40      	cmp	r3, #64	@ 0x40
 80086c6:	f040 80d8 	bne.w	800887a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	685b      	ldr	r3, [r3, #4]
 80086d4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80086d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80086dc:	2b00      	cmp	r3, #0
 80086de:	f000 80af 	beq.w	8008840 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80086e8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80086ec:	429a      	cmp	r2, r3
 80086ee:	f080 80a7 	bcs.w	8008840 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80086f8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f003 0320 	and.w	r3, r3, #32
 800870a:	2b00      	cmp	r3, #0
 800870c:	f040 8087 	bne.w	800881e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008718:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800871c:	e853 3f00 	ldrex	r3, [r3]
 8008720:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008724:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008728:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800872c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	461a      	mov	r2, r3
 8008736:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800873a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800873e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008742:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008746:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800874a:	e841 2300 	strex	r3, r2, [r1]
 800874e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008752:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008756:	2b00      	cmp	r3, #0
 8008758:	d1da      	bne.n	8008710 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	3308      	adds	r3, #8
 8008760:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008762:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008764:	e853 3f00 	ldrex	r3, [r3]
 8008768:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800876a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800876c:	f023 0301 	bic.w	r3, r3, #1
 8008770:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	3308      	adds	r3, #8
 800877a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800877e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008782:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008784:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008786:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800878a:	e841 2300 	strex	r3, r2, [r1]
 800878e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008790:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008792:	2b00      	cmp	r3, #0
 8008794:	d1e1      	bne.n	800875a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	3308      	adds	r3, #8
 800879c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800879e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80087a0:	e853 3f00 	ldrex	r3, [r3]
 80087a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80087a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80087a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	3308      	adds	r3, #8
 80087b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80087ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80087bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80087c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80087c2:	e841 2300 	strex	r3, r2, [r1]
 80087c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80087c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d1e3      	bne.n	8008796 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2220      	movs	r2, #32
 80087d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2200      	movs	r2, #0
 80087da:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087e4:	e853 3f00 	ldrex	r3, [r3]
 80087e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80087ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80087ec:	f023 0310 	bic.w	r3, r3, #16
 80087f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	461a      	mov	r2, r3
 80087fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80087fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008800:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008802:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008804:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008806:	e841 2300 	strex	r3, r2, [r1]
 800880a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800880c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800880e:	2b00      	cmp	r3, #0
 8008810:	d1e4      	bne.n	80087dc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008818:	4618      	mov	r0, r3
 800881a:	f7fb fb7b 	bl	8003f14 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2202      	movs	r2, #2
 8008822:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008830:	b29b      	uxth	r3, r3
 8008832:	1ad3      	subs	r3, r2, r3
 8008834:	b29b      	uxth	r3, r3
 8008836:	4619      	mov	r1, r3
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	f000 f911 	bl	8008a60 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800883e:	e0fc      	b.n	8008a3a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008846:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800884a:	429a      	cmp	r2, r3
 800884c:	f040 80f5 	bne.w	8008a3a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f003 0320 	and.w	r3, r3, #32
 800885e:	2b20      	cmp	r3, #32
 8008860:	f040 80eb 	bne.w	8008a3a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2202      	movs	r2, #2
 8008868:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008870:	4619      	mov	r1, r3
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f000 f8f4 	bl	8008a60 <HAL_UARTEx_RxEventCallback>
      return;
 8008878:	e0df      	b.n	8008a3a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008886:	b29b      	uxth	r3, r3
 8008888:	1ad3      	subs	r3, r2, r3
 800888a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008894:	b29b      	uxth	r3, r3
 8008896:	2b00      	cmp	r3, #0
 8008898:	f000 80d1 	beq.w	8008a3e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800889c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	f000 80cc 	beq.w	8008a3e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ae:	e853 3f00 	ldrex	r3, [r3]
 80088b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80088b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80088ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	461a      	mov	r2, r3
 80088c4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80088c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80088ca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80088ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088d0:	e841 2300 	strex	r3, r2, [r1]
 80088d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80088d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d1e4      	bne.n	80088a6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	3308      	adds	r3, #8
 80088e2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088e6:	e853 3f00 	ldrex	r3, [r3]
 80088ea:	623b      	str	r3, [r7, #32]
   return(result);
 80088ec:	6a3b      	ldr	r3, [r7, #32]
 80088ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80088f2:	f023 0301 	bic.w	r3, r3, #1
 80088f6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	3308      	adds	r3, #8
 8008900:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008904:	633a      	str	r2, [r7, #48]	@ 0x30
 8008906:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008908:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800890a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800890c:	e841 2300 	strex	r3, r2, [r1]
 8008910:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008914:	2b00      	cmp	r3, #0
 8008916:	d1e1      	bne.n	80088dc <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2220      	movs	r2, #32
 800891c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2200      	movs	r2, #0
 8008924:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2200      	movs	r2, #0
 800892a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	e853 3f00 	ldrex	r3, [r3]
 8008938:	60fb      	str	r3, [r7, #12]
   return(result);
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	f023 0310 	bic.w	r3, r3, #16
 8008940:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	461a      	mov	r2, r3
 800894a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800894e:	61fb      	str	r3, [r7, #28]
 8008950:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008952:	69b9      	ldr	r1, [r7, #24]
 8008954:	69fa      	ldr	r2, [r7, #28]
 8008956:	e841 2300 	strex	r3, r2, [r1]
 800895a:	617b      	str	r3, [r7, #20]
   return(result);
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d1e4      	bne.n	800892c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2202      	movs	r2, #2
 8008966:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008968:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800896c:	4619      	mov	r1, r3
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f000 f876 	bl	8008a60 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008974:	e063      	b.n	8008a3e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800897a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800897e:	2b00      	cmp	r3, #0
 8008980:	d00e      	beq.n	80089a0 <HAL_UART_IRQHandler+0x5d8>
 8008982:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008986:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800898a:	2b00      	cmp	r3, #0
 800898c:	d008      	beq.n	80089a0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008996:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008998:	6878      	ldr	r0, [r7, #4]
 800899a:	f000 fda7 	bl	80094ec <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800899e:	e051      	b.n	8008a44 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80089a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d014      	beq.n	80089d6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80089ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d105      	bne.n	80089c4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80089b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d008      	beq.n	80089d6 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d03a      	beq.n	8008a42 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	4798      	blx	r3
    }
    return;
 80089d4:	e035      	b.n	8008a42 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80089d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d009      	beq.n	80089f6 <HAL_UART_IRQHandler+0x62e>
 80089e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d003      	beq.n	80089f6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f000 fd51 	bl	8009496 <UART_EndTransmit_IT>
    return;
 80089f4:	e026      	b.n	8008a44 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80089f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d009      	beq.n	8008a16 <HAL_UART_IRQHandler+0x64e>
 8008a02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a06:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d003      	beq.n	8008a16 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f000 fd80 	bl	8009514 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008a14:	e016      	b.n	8008a44 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008a16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a1a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d010      	beq.n	8008a44 <HAL_UART_IRQHandler+0x67c>
 8008a22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	da0c      	bge.n	8008a44 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f000 fd68 	bl	8009500 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008a30:	e008      	b.n	8008a44 <HAL_UART_IRQHandler+0x67c>
      return;
 8008a32:	bf00      	nop
 8008a34:	e006      	b.n	8008a44 <HAL_UART_IRQHandler+0x67c>
    return;
 8008a36:	bf00      	nop
 8008a38:	e004      	b.n	8008a44 <HAL_UART_IRQHandler+0x67c>
      return;
 8008a3a:	bf00      	nop
 8008a3c:	e002      	b.n	8008a44 <HAL_UART_IRQHandler+0x67c>
      return;
 8008a3e:	bf00      	nop
 8008a40:	e000      	b.n	8008a44 <HAL_UART_IRQHandler+0x67c>
    return;
 8008a42:	bf00      	nop
  }
}
 8008a44:	37e8      	adds	r7, #232	@ 0xe8
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bd80      	pop	{r7, pc}
 8008a4a:	bf00      	nop

08008a4c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b083      	sub	sp, #12
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008a54:	bf00      	nop
 8008a56:	370c      	adds	r7, #12
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5e:	4770      	bx	lr

08008a60 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008a60:	b480      	push	{r7}
 8008a62:	b083      	sub	sp, #12
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
 8008a68:	460b      	mov	r3, r1
 8008a6a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008a6c:	bf00      	nop
 8008a6e:	370c      	adds	r7, #12
 8008a70:	46bd      	mov	sp, r7
 8008a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a76:	4770      	bx	lr

08008a78 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b083      	sub	sp, #12
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 8008a86:	4618      	mov	r0, r3
 8008a88:	370c      	adds	r7, #12
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a90:	4770      	bx	lr
	...

08008a94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a98:	b08c      	sub	sp, #48	@ 0x30
 8008a9a:	af00      	add	r7, sp, #0
 8008a9c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	689a      	ldr	r2, [r3, #8]
 8008aa8:	697b      	ldr	r3, [r7, #20]
 8008aaa:	691b      	ldr	r3, [r3, #16]
 8008aac:	431a      	orrs	r2, r3
 8008aae:	697b      	ldr	r3, [r7, #20]
 8008ab0:	695b      	ldr	r3, [r3, #20]
 8008ab2:	431a      	orrs	r2, r3
 8008ab4:	697b      	ldr	r3, [r7, #20]
 8008ab6:	69db      	ldr	r3, [r3, #28]
 8008ab8:	4313      	orrs	r3, r2
 8008aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008abc:	697b      	ldr	r3, [r7, #20]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	681a      	ldr	r2, [r3, #0]
 8008ac2:	4bab      	ldr	r3, [pc, #684]	@ (8008d70 <UART_SetConfig+0x2dc>)
 8008ac4:	4013      	ands	r3, r2
 8008ac6:	697a      	ldr	r2, [r7, #20]
 8008ac8:	6812      	ldr	r2, [r2, #0]
 8008aca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008acc:	430b      	orrs	r3, r1
 8008ace:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	685b      	ldr	r3, [r3, #4]
 8008ad6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	68da      	ldr	r2, [r3, #12]
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	430a      	orrs	r2, r1
 8008ae4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	699b      	ldr	r3, [r3, #24]
 8008aea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008aec:	697b      	ldr	r3, [r7, #20]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4aa0      	ldr	r2, [pc, #640]	@ (8008d74 <UART_SetConfig+0x2e0>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d004      	beq.n	8008b00 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	6a1b      	ldr	r3, [r3, #32]
 8008afa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008afc:	4313      	orrs	r3, r2
 8008afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	689b      	ldr	r3, [r3, #8]
 8008b06:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008b0a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008b0e:	697a      	ldr	r2, [r7, #20]
 8008b10:	6812      	ldr	r2, [r2, #0]
 8008b12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b14:	430b      	orrs	r3, r1
 8008b16:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008b18:	697b      	ldr	r3, [r7, #20]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b1e:	f023 010f 	bic.w	r1, r3, #15
 8008b22:	697b      	ldr	r3, [r7, #20]
 8008b24:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008b26:	697b      	ldr	r3, [r7, #20]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	430a      	orrs	r2, r1
 8008b2c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	4a91      	ldr	r2, [pc, #580]	@ (8008d78 <UART_SetConfig+0x2e4>)
 8008b34:	4293      	cmp	r3, r2
 8008b36:	d125      	bne.n	8008b84 <UART_SetConfig+0xf0>
 8008b38:	4b90      	ldr	r3, [pc, #576]	@ (8008d7c <UART_SetConfig+0x2e8>)
 8008b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b3e:	f003 0303 	and.w	r3, r3, #3
 8008b42:	2b03      	cmp	r3, #3
 8008b44:	d81a      	bhi.n	8008b7c <UART_SetConfig+0xe8>
 8008b46:	a201      	add	r2, pc, #4	@ (adr r2, 8008b4c <UART_SetConfig+0xb8>)
 8008b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b4c:	08008b5d 	.word	0x08008b5d
 8008b50:	08008b6d 	.word	0x08008b6d
 8008b54:	08008b65 	.word	0x08008b65
 8008b58:	08008b75 	.word	0x08008b75
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b62:	e0d6      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008b64:	2302      	movs	r3, #2
 8008b66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b6a:	e0d2      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008b6c:	2304      	movs	r3, #4
 8008b6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b72:	e0ce      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008b74:	2308      	movs	r3, #8
 8008b76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b7a:	e0ca      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008b7c:	2310      	movs	r3, #16
 8008b7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b82:	e0c6      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008b84:	697b      	ldr	r3, [r7, #20]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	4a7d      	ldr	r2, [pc, #500]	@ (8008d80 <UART_SetConfig+0x2ec>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d138      	bne.n	8008c00 <UART_SetConfig+0x16c>
 8008b8e:	4b7b      	ldr	r3, [pc, #492]	@ (8008d7c <UART_SetConfig+0x2e8>)
 8008b90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b94:	f003 030c 	and.w	r3, r3, #12
 8008b98:	2b0c      	cmp	r3, #12
 8008b9a:	d82d      	bhi.n	8008bf8 <UART_SetConfig+0x164>
 8008b9c:	a201      	add	r2, pc, #4	@ (adr r2, 8008ba4 <UART_SetConfig+0x110>)
 8008b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ba2:	bf00      	nop
 8008ba4:	08008bd9 	.word	0x08008bd9
 8008ba8:	08008bf9 	.word	0x08008bf9
 8008bac:	08008bf9 	.word	0x08008bf9
 8008bb0:	08008bf9 	.word	0x08008bf9
 8008bb4:	08008be9 	.word	0x08008be9
 8008bb8:	08008bf9 	.word	0x08008bf9
 8008bbc:	08008bf9 	.word	0x08008bf9
 8008bc0:	08008bf9 	.word	0x08008bf9
 8008bc4:	08008be1 	.word	0x08008be1
 8008bc8:	08008bf9 	.word	0x08008bf9
 8008bcc:	08008bf9 	.word	0x08008bf9
 8008bd0:	08008bf9 	.word	0x08008bf9
 8008bd4:	08008bf1 	.word	0x08008bf1
 8008bd8:	2300      	movs	r3, #0
 8008bda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bde:	e098      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008be0:	2302      	movs	r3, #2
 8008be2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008be6:	e094      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008be8:	2304      	movs	r3, #4
 8008bea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bee:	e090      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008bf0:	2308      	movs	r3, #8
 8008bf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bf6:	e08c      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008bf8:	2310      	movs	r3, #16
 8008bfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bfe:	e088      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008c00:	697b      	ldr	r3, [r7, #20]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	4a5f      	ldr	r2, [pc, #380]	@ (8008d84 <UART_SetConfig+0x2f0>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d125      	bne.n	8008c56 <UART_SetConfig+0x1c2>
 8008c0a:	4b5c      	ldr	r3, [pc, #368]	@ (8008d7c <UART_SetConfig+0x2e8>)
 8008c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c10:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008c14:	2b30      	cmp	r3, #48	@ 0x30
 8008c16:	d016      	beq.n	8008c46 <UART_SetConfig+0x1b2>
 8008c18:	2b30      	cmp	r3, #48	@ 0x30
 8008c1a:	d818      	bhi.n	8008c4e <UART_SetConfig+0x1ba>
 8008c1c:	2b20      	cmp	r3, #32
 8008c1e:	d00a      	beq.n	8008c36 <UART_SetConfig+0x1a2>
 8008c20:	2b20      	cmp	r3, #32
 8008c22:	d814      	bhi.n	8008c4e <UART_SetConfig+0x1ba>
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d002      	beq.n	8008c2e <UART_SetConfig+0x19a>
 8008c28:	2b10      	cmp	r3, #16
 8008c2a:	d008      	beq.n	8008c3e <UART_SetConfig+0x1aa>
 8008c2c:	e00f      	b.n	8008c4e <UART_SetConfig+0x1ba>
 8008c2e:	2300      	movs	r3, #0
 8008c30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c34:	e06d      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008c36:	2302      	movs	r3, #2
 8008c38:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c3c:	e069      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008c3e:	2304      	movs	r3, #4
 8008c40:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c44:	e065      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008c46:	2308      	movs	r3, #8
 8008c48:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c4c:	e061      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008c4e:	2310      	movs	r3, #16
 8008c50:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c54:	e05d      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	4a4b      	ldr	r2, [pc, #300]	@ (8008d88 <UART_SetConfig+0x2f4>)
 8008c5c:	4293      	cmp	r3, r2
 8008c5e:	d125      	bne.n	8008cac <UART_SetConfig+0x218>
 8008c60:	4b46      	ldr	r3, [pc, #280]	@ (8008d7c <UART_SetConfig+0x2e8>)
 8008c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c66:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008c6a:	2bc0      	cmp	r3, #192	@ 0xc0
 8008c6c:	d016      	beq.n	8008c9c <UART_SetConfig+0x208>
 8008c6e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008c70:	d818      	bhi.n	8008ca4 <UART_SetConfig+0x210>
 8008c72:	2b80      	cmp	r3, #128	@ 0x80
 8008c74:	d00a      	beq.n	8008c8c <UART_SetConfig+0x1f8>
 8008c76:	2b80      	cmp	r3, #128	@ 0x80
 8008c78:	d814      	bhi.n	8008ca4 <UART_SetConfig+0x210>
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d002      	beq.n	8008c84 <UART_SetConfig+0x1f0>
 8008c7e:	2b40      	cmp	r3, #64	@ 0x40
 8008c80:	d008      	beq.n	8008c94 <UART_SetConfig+0x200>
 8008c82:	e00f      	b.n	8008ca4 <UART_SetConfig+0x210>
 8008c84:	2300      	movs	r3, #0
 8008c86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c8a:	e042      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008c8c:	2302      	movs	r3, #2
 8008c8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c92:	e03e      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008c94:	2304      	movs	r3, #4
 8008c96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c9a:	e03a      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008c9c:	2308      	movs	r3, #8
 8008c9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ca2:	e036      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008ca4:	2310      	movs	r3, #16
 8008ca6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008caa:	e032      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008cac:	697b      	ldr	r3, [r7, #20]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	4a30      	ldr	r2, [pc, #192]	@ (8008d74 <UART_SetConfig+0x2e0>)
 8008cb2:	4293      	cmp	r3, r2
 8008cb4:	d12a      	bne.n	8008d0c <UART_SetConfig+0x278>
 8008cb6:	4b31      	ldr	r3, [pc, #196]	@ (8008d7c <UART_SetConfig+0x2e8>)
 8008cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cbc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008cc0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008cc4:	d01a      	beq.n	8008cfc <UART_SetConfig+0x268>
 8008cc6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008cca:	d81b      	bhi.n	8008d04 <UART_SetConfig+0x270>
 8008ccc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008cd0:	d00c      	beq.n	8008cec <UART_SetConfig+0x258>
 8008cd2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008cd6:	d815      	bhi.n	8008d04 <UART_SetConfig+0x270>
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d003      	beq.n	8008ce4 <UART_SetConfig+0x250>
 8008cdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ce0:	d008      	beq.n	8008cf4 <UART_SetConfig+0x260>
 8008ce2:	e00f      	b.n	8008d04 <UART_SetConfig+0x270>
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cea:	e012      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008cec:	2302      	movs	r3, #2
 8008cee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cf2:	e00e      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008cf4:	2304      	movs	r3, #4
 8008cf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cfa:	e00a      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008cfc:	2308      	movs	r3, #8
 8008cfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d02:	e006      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008d04:	2310      	movs	r3, #16
 8008d06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d0a:	e002      	b.n	8008d12 <UART_SetConfig+0x27e>
 8008d0c:	2310      	movs	r3, #16
 8008d0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	4a17      	ldr	r2, [pc, #92]	@ (8008d74 <UART_SetConfig+0x2e0>)
 8008d18:	4293      	cmp	r3, r2
 8008d1a:	f040 80a8 	bne.w	8008e6e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008d1e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008d22:	2b08      	cmp	r3, #8
 8008d24:	d834      	bhi.n	8008d90 <UART_SetConfig+0x2fc>
 8008d26:	a201      	add	r2, pc, #4	@ (adr r2, 8008d2c <UART_SetConfig+0x298>)
 8008d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d2c:	08008d51 	.word	0x08008d51
 8008d30:	08008d91 	.word	0x08008d91
 8008d34:	08008d59 	.word	0x08008d59
 8008d38:	08008d91 	.word	0x08008d91
 8008d3c:	08008d5f 	.word	0x08008d5f
 8008d40:	08008d91 	.word	0x08008d91
 8008d44:	08008d91 	.word	0x08008d91
 8008d48:	08008d91 	.word	0x08008d91
 8008d4c:	08008d67 	.word	0x08008d67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d50:	f7fc f9ba 	bl	80050c8 <HAL_RCC_GetPCLK1Freq>
 8008d54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d56:	e021      	b.n	8008d9c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d58:	4b0c      	ldr	r3, [pc, #48]	@ (8008d8c <UART_SetConfig+0x2f8>)
 8008d5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008d5c:	e01e      	b.n	8008d9c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d5e:	f7fc f947 	bl	8004ff0 <HAL_RCC_GetSysClockFreq>
 8008d62:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d64:	e01a      	b.n	8008d9c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008d6c:	e016      	b.n	8008d9c <UART_SetConfig+0x308>
 8008d6e:	bf00      	nop
 8008d70:	cfff69f3 	.word	0xcfff69f3
 8008d74:	40008000 	.word	0x40008000
 8008d78:	40013800 	.word	0x40013800
 8008d7c:	40021000 	.word	0x40021000
 8008d80:	40004400 	.word	0x40004400
 8008d84:	40004800 	.word	0x40004800
 8008d88:	40004c00 	.word	0x40004c00
 8008d8c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8008d90:	2300      	movs	r3, #0
 8008d92:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008d94:	2301      	movs	r3, #1
 8008d96:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008d9a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	f000 812a 	beq.w	8008ff8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008da4:	697b      	ldr	r3, [r7, #20]
 8008da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008da8:	4a9e      	ldr	r2, [pc, #632]	@ (8009024 <UART_SetConfig+0x590>)
 8008daa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008dae:	461a      	mov	r2, r3
 8008db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008db2:	fbb3 f3f2 	udiv	r3, r3, r2
 8008db6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008db8:	697b      	ldr	r3, [r7, #20]
 8008dba:	685a      	ldr	r2, [r3, #4]
 8008dbc:	4613      	mov	r3, r2
 8008dbe:	005b      	lsls	r3, r3, #1
 8008dc0:	4413      	add	r3, r2
 8008dc2:	69ba      	ldr	r2, [r7, #24]
 8008dc4:	429a      	cmp	r2, r3
 8008dc6:	d305      	bcc.n	8008dd4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	685b      	ldr	r3, [r3, #4]
 8008dcc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008dce:	69ba      	ldr	r2, [r7, #24]
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d903      	bls.n	8008ddc <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008dda:	e10d      	b.n	8008ff8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dde:	2200      	movs	r2, #0
 8008de0:	60bb      	str	r3, [r7, #8]
 8008de2:	60fa      	str	r2, [r7, #12]
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008de8:	4a8e      	ldr	r2, [pc, #568]	@ (8009024 <UART_SetConfig+0x590>)
 8008dea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008dee:	b29b      	uxth	r3, r3
 8008df0:	2200      	movs	r2, #0
 8008df2:	603b      	str	r3, [r7, #0]
 8008df4:	607a      	str	r2, [r7, #4]
 8008df6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008dfa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008dfe:	f7f7 ff6b 	bl	8000cd8 <__aeabi_uldivmod>
 8008e02:	4602      	mov	r2, r0
 8008e04:	460b      	mov	r3, r1
 8008e06:	4610      	mov	r0, r2
 8008e08:	4619      	mov	r1, r3
 8008e0a:	f04f 0200 	mov.w	r2, #0
 8008e0e:	f04f 0300 	mov.w	r3, #0
 8008e12:	020b      	lsls	r3, r1, #8
 8008e14:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008e18:	0202      	lsls	r2, r0, #8
 8008e1a:	6979      	ldr	r1, [r7, #20]
 8008e1c:	6849      	ldr	r1, [r1, #4]
 8008e1e:	0849      	lsrs	r1, r1, #1
 8008e20:	2000      	movs	r0, #0
 8008e22:	460c      	mov	r4, r1
 8008e24:	4605      	mov	r5, r0
 8008e26:	eb12 0804 	adds.w	r8, r2, r4
 8008e2a:	eb43 0905 	adc.w	r9, r3, r5
 8008e2e:	697b      	ldr	r3, [r7, #20]
 8008e30:	685b      	ldr	r3, [r3, #4]
 8008e32:	2200      	movs	r2, #0
 8008e34:	469a      	mov	sl, r3
 8008e36:	4693      	mov	fp, r2
 8008e38:	4652      	mov	r2, sl
 8008e3a:	465b      	mov	r3, fp
 8008e3c:	4640      	mov	r0, r8
 8008e3e:	4649      	mov	r1, r9
 8008e40:	f7f7 ff4a 	bl	8000cd8 <__aeabi_uldivmod>
 8008e44:	4602      	mov	r2, r0
 8008e46:	460b      	mov	r3, r1
 8008e48:	4613      	mov	r3, r2
 8008e4a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008e4c:	6a3b      	ldr	r3, [r7, #32]
 8008e4e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008e52:	d308      	bcc.n	8008e66 <UART_SetConfig+0x3d2>
 8008e54:	6a3b      	ldr	r3, [r7, #32]
 8008e56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008e5a:	d204      	bcs.n	8008e66 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8008e5c:	697b      	ldr	r3, [r7, #20]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	6a3a      	ldr	r2, [r7, #32]
 8008e62:	60da      	str	r2, [r3, #12]
 8008e64:	e0c8      	b.n	8008ff8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8008e66:	2301      	movs	r3, #1
 8008e68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008e6c:	e0c4      	b.n	8008ff8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	69db      	ldr	r3, [r3, #28]
 8008e72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008e76:	d167      	bne.n	8008f48 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8008e78:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008e7c:	2b08      	cmp	r3, #8
 8008e7e:	d828      	bhi.n	8008ed2 <UART_SetConfig+0x43e>
 8008e80:	a201      	add	r2, pc, #4	@ (adr r2, 8008e88 <UART_SetConfig+0x3f4>)
 8008e82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e86:	bf00      	nop
 8008e88:	08008ead 	.word	0x08008ead
 8008e8c:	08008eb5 	.word	0x08008eb5
 8008e90:	08008ebd 	.word	0x08008ebd
 8008e94:	08008ed3 	.word	0x08008ed3
 8008e98:	08008ec3 	.word	0x08008ec3
 8008e9c:	08008ed3 	.word	0x08008ed3
 8008ea0:	08008ed3 	.word	0x08008ed3
 8008ea4:	08008ed3 	.word	0x08008ed3
 8008ea8:	08008ecb 	.word	0x08008ecb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008eac:	f7fc f90c 	bl	80050c8 <HAL_RCC_GetPCLK1Freq>
 8008eb0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008eb2:	e014      	b.n	8008ede <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008eb4:	f7fc f91e 	bl	80050f4 <HAL_RCC_GetPCLK2Freq>
 8008eb8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008eba:	e010      	b.n	8008ede <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008ebc:	4b5a      	ldr	r3, [pc, #360]	@ (8009028 <UART_SetConfig+0x594>)
 8008ebe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008ec0:	e00d      	b.n	8008ede <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008ec2:	f7fc f895 	bl	8004ff0 <HAL_RCC_GetSysClockFreq>
 8008ec6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008ec8:	e009      	b.n	8008ede <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008eca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ece:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008ed0:	e005      	b.n	8008ede <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008edc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	f000 8089 	beq.w	8008ff8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eea:	4a4e      	ldr	r2, [pc, #312]	@ (8009024 <UART_SetConfig+0x590>)
 8008eec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ef0:	461a      	mov	r2, r3
 8008ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ef4:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ef8:	005a      	lsls	r2, r3, #1
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	685b      	ldr	r3, [r3, #4]
 8008efe:	085b      	lsrs	r3, r3, #1
 8008f00:	441a      	add	r2, r3
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	685b      	ldr	r3, [r3, #4]
 8008f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f0a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008f0c:	6a3b      	ldr	r3, [r7, #32]
 8008f0e:	2b0f      	cmp	r3, #15
 8008f10:	d916      	bls.n	8008f40 <UART_SetConfig+0x4ac>
 8008f12:	6a3b      	ldr	r3, [r7, #32]
 8008f14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f18:	d212      	bcs.n	8008f40 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008f1a:	6a3b      	ldr	r3, [r7, #32]
 8008f1c:	b29b      	uxth	r3, r3
 8008f1e:	f023 030f 	bic.w	r3, r3, #15
 8008f22:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008f24:	6a3b      	ldr	r3, [r7, #32]
 8008f26:	085b      	lsrs	r3, r3, #1
 8008f28:	b29b      	uxth	r3, r3
 8008f2a:	f003 0307 	and.w	r3, r3, #7
 8008f2e:	b29a      	uxth	r2, r3
 8008f30:	8bfb      	ldrh	r3, [r7, #30]
 8008f32:	4313      	orrs	r3, r2
 8008f34:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008f36:	697b      	ldr	r3, [r7, #20]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	8bfa      	ldrh	r2, [r7, #30]
 8008f3c:	60da      	str	r2, [r3, #12]
 8008f3e:	e05b      	b.n	8008ff8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8008f40:	2301      	movs	r3, #1
 8008f42:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008f46:	e057      	b.n	8008ff8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008f48:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008f4c:	2b08      	cmp	r3, #8
 8008f4e:	d828      	bhi.n	8008fa2 <UART_SetConfig+0x50e>
 8008f50:	a201      	add	r2, pc, #4	@ (adr r2, 8008f58 <UART_SetConfig+0x4c4>)
 8008f52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f56:	bf00      	nop
 8008f58:	08008f7d 	.word	0x08008f7d
 8008f5c:	08008f85 	.word	0x08008f85
 8008f60:	08008f8d 	.word	0x08008f8d
 8008f64:	08008fa3 	.word	0x08008fa3
 8008f68:	08008f93 	.word	0x08008f93
 8008f6c:	08008fa3 	.word	0x08008fa3
 8008f70:	08008fa3 	.word	0x08008fa3
 8008f74:	08008fa3 	.word	0x08008fa3
 8008f78:	08008f9b 	.word	0x08008f9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f7c:	f7fc f8a4 	bl	80050c8 <HAL_RCC_GetPCLK1Freq>
 8008f80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008f82:	e014      	b.n	8008fae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008f84:	f7fc f8b6 	bl	80050f4 <HAL_RCC_GetPCLK2Freq>
 8008f88:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008f8a:	e010      	b.n	8008fae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008f8c:	4b26      	ldr	r3, [pc, #152]	@ (8009028 <UART_SetConfig+0x594>)
 8008f8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008f90:	e00d      	b.n	8008fae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008f92:	f7fc f82d 	bl	8004ff0 <HAL_RCC_GetSysClockFreq>
 8008f96:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008f98:	e009      	b.n	8008fae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008f9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008fa0:	e005      	b.n	8008fae <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008fac:	bf00      	nop
    }

    if (pclk != 0U)
 8008fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d021      	beq.n	8008ff8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fb8:	4a1a      	ldr	r2, [pc, #104]	@ (8009024 <UART_SetConfig+0x590>)
 8008fba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008fbe:	461a      	mov	r2, r3
 8008fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc2:	fbb3 f2f2 	udiv	r2, r3, r2
 8008fc6:	697b      	ldr	r3, [r7, #20]
 8008fc8:	685b      	ldr	r3, [r3, #4]
 8008fca:	085b      	lsrs	r3, r3, #1
 8008fcc:	441a      	add	r2, r3
 8008fce:	697b      	ldr	r3, [r7, #20]
 8008fd0:	685b      	ldr	r3, [r3, #4]
 8008fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fd6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008fd8:	6a3b      	ldr	r3, [r7, #32]
 8008fda:	2b0f      	cmp	r3, #15
 8008fdc:	d909      	bls.n	8008ff2 <UART_SetConfig+0x55e>
 8008fde:	6a3b      	ldr	r3, [r7, #32]
 8008fe0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008fe4:	d205      	bcs.n	8008ff2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008fe6:	6a3b      	ldr	r3, [r7, #32]
 8008fe8:	b29a      	uxth	r2, r3
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	60da      	str	r2, [r3, #12]
 8008ff0:	e002      	b.n	8008ff8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009000:	697b      	ldr	r3, [r7, #20]
 8009002:	2201      	movs	r2, #1
 8009004:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	2200      	movs	r2, #0
 800900c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	2200      	movs	r2, #0
 8009012:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009014:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009018:	4618      	mov	r0, r3
 800901a:	3730      	adds	r7, #48	@ 0x30
 800901c:	46bd      	mov	sp, r7
 800901e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009022:	bf00      	nop
 8009024:	0800f678 	.word	0x0800f678
 8009028:	00f42400 	.word	0x00f42400

0800902c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800902c:	b480      	push	{r7}
 800902e:	b083      	sub	sp, #12
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009038:	f003 0308 	and.w	r3, r3, #8
 800903c:	2b00      	cmp	r3, #0
 800903e:	d00a      	beq.n	8009056 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	685b      	ldr	r3, [r3, #4]
 8009046:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	430a      	orrs	r2, r1
 8009054:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800905a:	f003 0301 	and.w	r3, r3, #1
 800905e:	2b00      	cmp	r3, #0
 8009060:	d00a      	beq.n	8009078 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	685b      	ldr	r3, [r3, #4]
 8009068:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	430a      	orrs	r2, r1
 8009076:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800907c:	f003 0302 	and.w	r3, r3, #2
 8009080:	2b00      	cmp	r3, #0
 8009082:	d00a      	beq.n	800909a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	685b      	ldr	r3, [r3, #4]
 800908a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	430a      	orrs	r2, r1
 8009098:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800909e:	f003 0304 	and.w	r3, r3, #4
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d00a      	beq.n	80090bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	685b      	ldr	r3, [r3, #4]
 80090ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	430a      	orrs	r2, r1
 80090ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090c0:	f003 0310 	and.w	r3, r3, #16
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d00a      	beq.n	80090de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	689b      	ldr	r3, [r3, #8]
 80090ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	430a      	orrs	r2, r1
 80090dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090e2:	f003 0320 	and.w	r3, r3, #32
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d00a      	beq.n	8009100 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	689b      	ldr	r3, [r3, #8]
 80090f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	430a      	orrs	r2, r1
 80090fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009108:	2b00      	cmp	r3, #0
 800910a:	d01a      	beq.n	8009142 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	685b      	ldr	r3, [r3, #4]
 8009112:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	430a      	orrs	r2, r1
 8009120:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009126:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800912a:	d10a      	bne.n	8009142 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	685b      	ldr	r3, [r3, #4]
 8009132:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	430a      	orrs	r2, r1
 8009140:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800914a:	2b00      	cmp	r3, #0
 800914c:	d00a      	beq.n	8009164 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	685b      	ldr	r3, [r3, #4]
 8009154:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	430a      	orrs	r2, r1
 8009162:	605a      	str	r2, [r3, #4]
  }
}
 8009164:	bf00      	nop
 8009166:	370c      	adds	r7, #12
 8009168:	46bd      	mov	sp, r7
 800916a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916e:	4770      	bx	lr

08009170 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b098      	sub	sp, #96	@ 0x60
 8009174:	af02      	add	r7, sp, #8
 8009176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2200      	movs	r2, #0
 800917c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009180:	f7f9 fd20 	bl	8002bc4 <HAL_GetTick>
 8009184:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f003 0308 	and.w	r3, r3, #8
 8009190:	2b08      	cmp	r3, #8
 8009192:	d12f      	bne.n	80091f4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009194:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009198:	9300      	str	r3, [sp, #0]
 800919a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800919c:	2200      	movs	r2, #0
 800919e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80091a2:	6878      	ldr	r0, [r7, #4]
 80091a4:	f000 f88e 	bl	80092c4 <UART_WaitOnFlagUntilTimeout>
 80091a8:	4603      	mov	r3, r0
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d022      	beq.n	80091f4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091b6:	e853 3f00 	ldrex	r3, [r3]
 80091ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80091bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80091c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	461a      	mov	r2, r3
 80091ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80091cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80091ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80091d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091d4:	e841 2300 	strex	r3, r2, [r1]
 80091d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80091da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d1e6      	bne.n	80091ae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2220      	movs	r2, #32
 80091e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2200      	movs	r2, #0
 80091ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80091f0:	2303      	movs	r3, #3
 80091f2:	e063      	b.n	80092bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f003 0304 	and.w	r3, r3, #4
 80091fe:	2b04      	cmp	r3, #4
 8009200:	d149      	bne.n	8009296 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009202:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009206:	9300      	str	r3, [sp, #0]
 8009208:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800920a:	2200      	movs	r2, #0
 800920c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009210:	6878      	ldr	r0, [r7, #4]
 8009212:	f000 f857 	bl	80092c4 <UART_WaitOnFlagUntilTimeout>
 8009216:	4603      	mov	r3, r0
 8009218:	2b00      	cmp	r3, #0
 800921a:	d03c      	beq.n	8009296 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009224:	e853 3f00 	ldrex	r3, [r3]
 8009228:	623b      	str	r3, [r7, #32]
   return(result);
 800922a:	6a3b      	ldr	r3, [r7, #32]
 800922c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009230:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	461a      	mov	r2, r3
 8009238:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800923a:	633b      	str	r3, [r7, #48]	@ 0x30
 800923c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800923e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009240:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009242:	e841 2300 	strex	r3, r2, [r1]
 8009246:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800924a:	2b00      	cmp	r3, #0
 800924c:	d1e6      	bne.n	800921c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	3308      	adds	r3, #8
 8009254:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009256:	693b      	ldr	r3, [r7, #16]
 8009258:	e853 3f00 	ldrex	r3, [r3]
 800925c:	60fb      	str	r3, [r7, #12]
   return(result);
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	f023 0301 	bic.w	r3, r3, #1
 8009264:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	3308      	adds	r3, #8
 800926c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800926e:	61fa      	str	r2, [r7, #28]
 8009270:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009272:	69b9      	ldr	r1, [r7, #24]
 8009274:	69fa      	ldr	r2, [r7, #28]
 8009276:	e841 2300 	strex	r3, r2, [r1]
 800927a:	617b      	str	r3, [r7, #20]
   return(result);
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d1e5      	bne.n	800924e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2220      	movs	r2, #32
 8009286:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2200      	movs	r2, #0
 800928e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009292:	2303      	movs	r3, #3
 8009294:	e012      	b.n	80092bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2220      	movs	r2, #32
 800929a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2220      	movs	r2, #32
 80092a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2200      	movs	r2, #0
 80092aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2200      	movs	r2, #0
 80092b0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2200      	movs	r2, #0
 80092b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80092ba:	2300      	movs	r3, #0
}
 80092bc:	4618      	mov	r0, r3
 80092be:	3758      	adds	r7, #88	@ 0x58
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}

080092c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b084      	sub	sp, #16
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	60f8      	str	r0, [r7, #12]
 80092cc:	60b9      	str	r1, [r7, #8]
 80092ce:	603b      	str	r3, [r7, #0]
 80092d0:	4613      	mov	r3, r2
 80092d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80092d4:	e04f      	b.n	8009376 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80092d6:	69bb      	ldr	r3, [r7, #24]
 80092d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80092dc:	d04b      	beq.n	8009376 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80092de:	f7f9 fc71 	bl	8002bc4 <HAL_GetTick>
 80092e2:	4602      	mov	r2, r0
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	1ad3      	subs	r3, r2, r3
 80092e8:	69ba      	ldr	r2, [r7, #24]
 80092ea:	429a      	cmp	r2, r3
 80092ec:	d302      	bcc.n	80092f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80092ee:	69bb      	ldr	r3, [r7, #24]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d101      	bne.n	80092f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80092f4:	2303      	movs	r3, #3
 80092f6:	e04e      	b.n	8009396 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f003 0304 	and.w	r3, r3, #4
 8009302:	2b00      	cmp	r3, #0
 8009304:	d037      	beq.n	8009376 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009306:	68bb      	ldr	r3, [r7, #8]
 8009308:	2b80      	cmp	r3, #128	@ 0x80
 800930a:	d034      	beq.n	8009376 <UART_WaitOnFlagUntilTimeout+0xb2>
 800930c:	68bb      	ldr	r3, [r7, #8]
 800930e:	2b40      	cmp	r3, #64	@ 0x40
 8009310:	d031      	beq.n	8009376 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	69db      	ldr	r3, [r3, #28]
 8009318:	f003 0308 	and.w	r3, r3, #8
 800931c:	2b08      	cmp	r3, #8
 800931e:	d110      	bne.n	8009342 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	2208      	movs	r2, #8
 8009326:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009328:	68f8      	ldr	r0, [r7, #12]
 800932a:	f000 f838 	bl	800939e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	2208      	movs	r2, #8
 8009332:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	2200      	movs	r2, #0
 800933a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800933e:	2301      	movs	r3, #1
 8009340:	e029      	b.n	8009396 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	69db      	ldr	r3, [r3, #28]
 8009348:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800934c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009350:	d111      	bne.n	8009376 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800935a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800935c:	68f8      	ldr	r0, [r7, #12]
 800935e:	f000 f81e 	bl	800939e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	2220      	movs	r2, #32
 8009366:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	2200      	movs	r2, #0
 800936e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009372:	2303      	movs	r3, #3
 8009374:	e00f      	b.n	8009396 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	69da      	ldr	r2, [r3, #28]
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	4013      	ands	r3, r2
 8009380:	68ba      	ldr	r2, [r7, #8]
 8009382:	429a      	cmp	r2, r3
 8009384:	bf0c      	ite	eq
 8009386:	2301      	moveq	r3, #1
 8009388:	2300      	movne	r3, #0
 800938a:	b2db      	uxtb	r3, r3
 800938c:	461a      	mov	r2, r3
 800938e:	79fb      	ldrb	r3, [r7, #7]
 8009390:	429a      	cmp	r2, r3
 8009392:	d0a0      	beq.n	80092d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009394:	2300      	movs	r3, #0
}
 8009396:	4618      	mov	r0, r3
 8009398:	3710      	adds	r7, #16
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}

0800939e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800939e:	b480      	push	{r7}
 80093a0:	b095      	sub	sp, #84	@ 0x54
 80093a2:	af00      	add	r7, sp, #0
 80093a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093ae:	e853 3f00 	ldrex	r3, [r3]
 80093b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80093b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80093ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	461a      	mov	r2, r3
 80093c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80093c6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80093ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80093cc:	e841 2300 	strex	r3, r2, [r1]
 80093d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80093d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d1e6      	bne.n	80093a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	3308      	adds	r3, #8
 80093de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093e0:	6a3b      	ldr	r3, [r7, #32]
 80093e2:	e853 3f00 	ldrex	r3, [r3]
 80093e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80093e8:	69fb      	ldr	r3, [r7, #28]
 80093ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80093ee:	f023 0301 	bic.w	r3, r3, #1
 80093f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	3308      	adds	r3, #8
 80093fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80093fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80093fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009400:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009402:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009404:	e841 2300 	strex	r3, r2, [r1]
 8009408:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800940a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800940c:	2b00      	cmp	r3, #0
 800940e:	d1e3      	bne.n	80093d8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009414:	2b01      	cmp	r3, #1
 8009416:	d118      	bne.n	800944a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	e853 3f00 	ldrex	r3, [r3]
 8009424:	60bb      	str	r3, [r7, #8]
   return(result);
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	f023 0310 	bic.w	r3, r3, #16
 800942c:	647b      	str	r3, [r7, #68]	@ 0x44
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	461a      	mov	r2, r3
 8009434:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009436:	61bb      	str	r3, [r7, #24]
 8009438:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800943a:	6979      	ldr	r1, [r7, #20]
 800943c:	69ba      	ldr	r2, [r7, #24]
 800943e:	e841 2300 	strex	r3, r2, [r1]
 8009442:	613b      	str	r3, [r7, #16]
   return(result);
 8009444:	693b      	ldr	r3, [r7, #16]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d1e6      	bne.n	8009418 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2220      	movs	r2, #32
 800944e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2200      	movs	r2, #0
 8009456:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2200      	movs	r2, #0
 800945c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800945e:	bf00      	nop
 8009460:	3754      	adds	r7, #84	@ 0x54
 8009462:	46bd      	mov	sp, r7
 8009464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009468:	4770      	bx	lr

0800946a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800946a:	b580      	push	{r7, lr}
 800946c:	b084      	sub	sp, #16
 800946e:	af00      	add	r7, sp, #0
 8009470:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009476:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	2200      	movs	r2, #0
 800947c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	2200      	movs	r2, #0
 8009484:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009488:	68f8      	ldr	r0, [r7, #12]
 800948a:	f7f8 f9c3 	bl	8001814 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800948e:	bf00      	nop
 8009490:	3710      	adds	r7, #16
 8009492:	46bd      	mov	sp, r7
 8009494:	bd80      	pop	{r7, pc}

08009496 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009496:	b580      	push	{r7, lr}
 8009498:	b088      	sub	sp, #32
 800949a:	af00      	add	r7, sp, #0
 800949c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	e853 3f00 	ldrex	r3, [r3]
 80094aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80094ac:	68bb      	ldr	r3, [r7, #8]
 80094ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094b2:	61fb      	str	r3, [r7, #28]
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	461a      	mov	r2, r3
 80094ba:	69fb      	ldr	r3, [r7, #28]
 80094bc:	61bb      	str	r3, [r7, #24]
 80094be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094c0:	6979      	ldr	r1, [r7, #20]
 80094c2:	69ba      	ldr	r2, [r7, #24]
 80094c4:	e841 2300 	strex	r3, r2, [r1]
 80094c8:	613b      	str	r3, [r7, #16]
   return(result);
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d1e6      	bne.n	800949e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2220      	movs	r2, #32
 80094d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2200      	movs	r2, #0
 80094dc:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f7ff fab4 	bl	8008a4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094e4:	bf00      	nop
 80094e6:	3720      	adds	r7, #32
 80094e8:	46bd      	mov	sp, r7
 80094ea:	bd80      	pop	{r7, pc}

080094ec <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80094ec:	b480      	push	{r7}
 80094ee:	b083      	sub	sp, #12
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80094f4:	bf00      	nop
 80094f6:	370c      	adds	r7, #12
 80094f8:	46bd      	mov	sp, r7
 80094fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fe:	4770      	bx	lr

08009500 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009500:	b480      	push	{r7}
 8009502:	b083      	sub	sp, #12
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009508:	bf00      	nop
 800950a:	370c      	adds	r7, #12
 800950c:	46bd      	mov	sp, r7
 800950e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009512:	4770      	bx	lr

08009514 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009514:	b480      	push	{r7}
 8009516:	b083      	sub	sp, #12
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800951c:	bf00      	nop
 800951e:	370c      	adds	r7, #12
 8009520:	46bd      	mov	sp, r7
 8009522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009526:	4770      	bx	lr

08009528 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009528:	b480      	push	{r7}
 800952a:	b085      	sub	sp, #20
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009536:	2b01      	cmp	r3, #1
 8009538:	d101      	bne.n	800953e <HAL_UARTEx_DisableFifoMode+0x16>
 800953a:	2302      	movs	r3, #2
 800953c:	e027      	b.n	800958e <HAL_UARTEx_DisableFifoMode+0x66>
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2201      	movs	r2, #1
 8009542:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2224      	movs	r2, #36	@ 0x24
 800954a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	681a      	ldr	r2, [r3, #0]
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f022 0201 	bic.w	r2, r2, #1
 8009564:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800956c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	2200      	movs	r2, #0
 8009572:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	68fa      	ldr	r2, [r7, #12]
 800957a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2220      	movs	r2, #32
 8009580:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2200      	movs	r2, #0
 8009588:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800958c:	2300      	movs	r3, #0
}
 800958e:	4618      	mov	r0, r3
 8009590:	3714      	adds	r7, #20
 8009592:	46bd      	mov	sp, r7
 8009594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009598:	4770      	bx	lr

0800959a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800959a:	b580      	push	{r7, lr}
 800959c:	b084      	sub	sp, #16
 800959e:	af00      	add	r7, sp, #0
 80095a0:	6078      	str	r0, [r7, #4]
 80095a2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80095aa:	2b01      	cmp	r3, #1
 80095ac:	d101      	bne.n	80095b2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80095ae:	2302      	movs	r3, #2
 80095b0:	e02d      	b.n	800960e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2201      	movs	r2, #1
 80095b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2224      	movs	r2, #36	@ 0x24
 80095be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	681a      	ldr	r2, [r3, #0]
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f022 0201 	bic.w	r2, r2, #1
 80095d8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	689b      	ldr	r3, [r3, #8]
 80095e0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	683a      	ldr	r2, [r7, #0]
 80095ea:	430a      	orrs	r2, r1
 80095ec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80095ee:	6878      	ldr	r0, [r7, #4]
 80095f0:	f000 f850 	bl	8009694 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	68fa      	ldr	r2, [r7, #12]
 80095fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2220      	movs	r2, #32
 8009600:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	2200      	movs	r2, #0
 8009608:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800960c:	2300      	movs	r3, #0
}
 800960e:	4618      	mov	r0, r3
 8009610:	3710      	adds	r7, #16
 8009612:	46bd      	mov	sp, r7
 8009614:	bd80      	pop	{r7, pc}

08009616 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009616:	b580      	push	{r7, lr}
 8009618:	b084      	sub	sp, #16
 800961a:	af00      	add	r7, sp, #0
 800961c:	6078      	str	r0, [r7, #4]
 800961e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009626:	2b01      	cmp	r3, #1
 8009628:	d101      	bne.n	800962e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800962a:	2302      	movs	r3, #2
 800962c:	e02d      	b.n	800968a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2201      	movs	r2, #1
 8009632:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2224      	movs	r2, #36	@ 0x24
 800963a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	681a      	ldr	r2, [r3, #0]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f022 0201 	bic.w	r2, r2, #1
 8009654:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	689b      	ldr	r3, [r3, #8]
 800965c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	683a      	ldr	r2, [r7, #0]
 8009666:	430a      	orrs	r2, r1
 8009668:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800966a:	6878      	ldr	r0, [r7, #4]
 800966c:	f000 f812 	bl	8009694 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	68fa      	ldr	r2, [r7, #12]
 8009676:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2220      	movs	r2, #32
 800967c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2200      	movs	r2, #0
 8009684:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009688:	2300      	movs	r3, #0
}
 800968a:	4618      	mov	r0, r3
 800968c:	3710      	adds	r7, #16
 800968e:	46bd      	mov	sp, r7
 8009690:	bd80      	pop	{r7, pc}
	...

08009694 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009694:	b480      	push	{r7}
 8009696:	b085      	sub	sp, #20
 8009698:	af00      	add	r7, sp, #0
 800969a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d108      	bne.n	80096b6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2201      	movs	r2, #1
 80096a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2201      	movs	r2, #1
 80096b0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80096b4:	e031      	b.n	800971a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80096b6:	2308      	movs	r3, #8
 80096b8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80096ba:	2308      	movs	r3, #8
 80096bc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	689b      	ldr	r3, [r3, #8]
 80096c4:	0e5b      	lsrs	r3, r3, #25
 80096c6:	b2db      	uxtb	r3, r3
 80096c8:	f003 0307 	and.w	r3, r3, #7
 80096cc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	689b      	ldr	r3, [r3, #8]
 80096d4:	0f5b      	lsrs	r3, r3, #29
 80096d6:	b2db      	uxtb	r3, r3
 80096d8:	f003 0307 	and.w	r3, r3, #7
 80096dc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80096de:	7bbb      	ldrb	r3, [r7, #14]
 80096e0:	7b3a      	ldrb	r2, [r7, #12]
 80096e2:	4911      	ldr	r1, [pc, #68]	@ (8009728 <UARTEx_SetNbDataToProcess+0x94>)
 80096e4:	5c8a      	ldrb	r2, [r1, r2]
 80096e6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80096ea:	7b3a      	ldrb	r2, [r7, #12]
 80096ec:	490f      	ldr	r1, [pc, #60]	@ (800972c <UARTEx_SetNbDataToProcess+0x98>)
 80096ee:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80096f0:	fb93 f3f2 	sdiv	r3, r3, r2
 80096f4:	b29a      	uxth	r2, r3
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80096fc:	7bfb      	ldrb	r3, [r7, #15]
 80096fe:	7b7a      	ldrb	r2, [r7, #13]
 8009700:	4909      	ldr	r1, [pc, #36]	@ (8009728 <UARTEx_SetNbDataToProcess+0x94>)
 8009702:	5c8a      	ldrb	r2, [r1, r2]
 8009704:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009708:	7b7a      	ldrb	r2, [r7, #13]
 800970a:	4908      	ldr	r1, [pc, #32]	@ (800972c <UARTEx_SetNbDataToProcess+0x98>)
 800970c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800970e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009712:	b29a      	uxth	r2, r3
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800971a:	bf00      	nop
 800971c:	3714      	adds	r7, #20
 800971e:	46bd      	mov	sp, r7
 8009720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009724:	4770      	bx	lr
 8009726:	bf00      	nop
 8009728:	0800f690 	.word	0x0800f690
 800972c:	0800f698 	.word	0x0800f698

08009730 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009730:	b480      	push	{r7}
 8009732:	b085      	sub	sp, #20
 8009734:	af00      	add	r7, sp, #0
 8009736:	4603      	mov	r3, r0
 8009738:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800973a:	2300      	movs	r3, #0
 800973c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800973e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009742:	2b84      	cmp	r3, #132	@ 0x84
 8009744:	d005      	beq.n	8009752 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009746:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	4413      	add	r3, r2
 800974e:	3303      	adds	r3, #3
 8009750:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009752:	68fb      	ldr	r3, [r7, #12]
}
 8009754:	4618      	mov	r0, r3
 8009756:	3714      	adds	r7, #20
 8009758:	46bd      	mov	sp, r7
 800975a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975e:	4770      	bx	lr

08009760 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009764:	f000 fa74 	bl	8009c50 <vTaskStartScheduler>
  
  return osOK;
 8009768:	2300      	movs	r3, #0
}
 800976a:	4618      	mov	r0, r3
 800976c:	bd80      	pop	{r7, pc}

0800976e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800976e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009770:	b087      	sub	sp, #28
 8009772:	af02      	add	r7, sp, #8
 8009774:	6078      	str	r0, [r7, #4]
 8009776:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	685c      	ldr	r4, [r3, #4]
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009784:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800978c:	4618      	mov	r0, r3
 800978e:	f7ff ffcf 	bl	8009730 <makeFreeRtosPriority>
 8009792:	4602      	mov	r2, r0
 8009794:	f107 030c 	add.w	r3, r7, #12
 8009798:	9301      	str	r3, [sp, #4]
 800979a:	9200      	str	r2, [sp, #0]
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	4632      	mov	r2, r6
 80097a0:	4629      	mov	r1, r5
 80097a2:	4620      	mov	r0, r4
 80097a4:	f000 f8d2 	bl	800994c <xTaskCreate>
 80097a8:	4603      	mov	r3, r0
 80097aa:	2b01      	cmp	r3, #1
 80097ac:	d001      	beq.n	80097b2 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 80097ae:	2300      	movs	r3, #0
 80097b0:	e000      	b.n	80097b4 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 80097b2:	68fb      	ldr	r3, [r7, #12]
}
 80097b4:	4618      	mov	r0, r3
 80097b6:	3714      	adds	r7, #20
 80097b8:	46bd      	mov	sp, r7
 80097ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

080097bc <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b084      	sub	sp, #16
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d001      	beq.n	80097d2 <osDelay+0x16>
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	e000      	b.n	80097d4 <osDelay+0x18>
 80097d2:	2301      	movs	r3, #1
 80097d4:	4618      	mov	r0, r3
 80097d6:	f000 fa05 	bl	8009be4 <vTaskDelay>
  
  return osOK;
 80097da:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80097dc:	4618      	mov	r0, r3
 80097de:	3710      	adds	r7, #16
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bd80      	pop	{r7, pc}

080097e4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80097e4:	b480      	push	{r7}
 80097e6:	b083      	sub	sp, #12
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f103 0208 	add.w	r2, r3, #8
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80097fc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	f103 0208 	add.w	r2, r3, #8
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f103 0208 	add.w	r2, r3, #8
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	2200      	movs	r2, #0
 8009816:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009818:	bf00      	nop
 800981a:	370c      	adds	r7, #12
 800981c:	46bd      	mov	sp, r7
 800981e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009822:	4770      	bx	lr

08009824 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009824:	b480      	push	{r7}
 8009826:	b083      	sub	sp, #12
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2200      	movs	r2, #0
 8009830:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009832:	bf00      	nop
 8009834:	370c      	adds	r7, #12
 8009836:	46bd      	mov	sp, r7
 8009838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983c:	4770      	bx	lr

0800983e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800983e:	b480      	push	{r7}
 8009840:	b085      	sub	sp, #20
 8009842:	af00      	add	r7, sp, #0
 8009844:	6078      	str	r0, [r7, #4]
 8009846:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	685b      	ldr	r3, [r3, #4]
 800984c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800984e:	683b      	ldr	r3, [r7, #0]
 8009850:	68fa      	ldr	r2, [r7, #12]
 8009852:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	689a      	ldr	r2, [r3, #8]
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	689b      	ldr	r3, [r3, #8]
 8009860:	683a      	ldr	r2, [r7, #0]
 8009862:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	683a      	ldr	r2, [r7, #0]
 8009868:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	687a      	ldr	r2, [r7, #4]
 800986e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	1c5a      	adds	r2, r3, #1
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	601a      	str	r2, [r3, #0]
}
 800987a:	bf00      	nop
 800987c:	3714      	adds	r7, #20
 800987e:	46bd      	mov	sp, r7
 8009880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009884:	4770      	bx	lr

08009886 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009886:	b480      	push	{r7}
 8009888:	b085      	sub	sp, #20
 800988a:	af00      	add	r7, sp, #0
 800988c:	6078      	str	r0, [r7, #4]
 800988e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009896:	68bb      	ldr	r3, [r7, #8]
 8009898:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800989c:	d103      	bne.n	80098a6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	691b      	ldr	r3, [r3, #16]
 80098a2:	60fb      	str	r3, [r7, #12]
 80098a4:	e00c      	b.n	80098c0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	3308      	adds	r3, #8
 80098aa:	60fb      	str	r3, [r7, #12]
 80098ac:	e002      	b.n	80098b4 <vListInsert+0x2e>
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	685b      	ldr	r3, [r3, #4]
 80098b2:	60fb      	str	r3, [r7, #12]
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	685b      	ldr	r3, [r3, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	68ba      	ldr	r2, [r7, #8]
 80098bc:	429a      	cmp	r2, r3
 80098be:	d2f6      	bcs.n	80098ae <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	685a      	ldr	r2, [r3, #4]
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	685b      	ldr	r3, [r3, #4]
 80098cc:	683a      	ldr	r2, [r7, #0]
 80098ce:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	68fa      	ldr	r2, [r7, #12]
 80098d4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	683a      	ldr	r2, [r7, #0]
 80098da:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	687a      	ldr	r2, [r7, #4]
 80098e0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	1c5a      	adds	r2, r3, #1
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	601a      	str	r2, [r3, #0]
}
 80098ec:	bf00      	nop
 80098ee:	3714      	adds	r7, #20
 80098f0:	46bd      	mov	sp, r7
 80098f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f6:	4770      	bx	lr

080098f8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80098f8:	b480      	push	{r7}
 80098fa:	b085      	sub	sp, #20
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	691b      	ldr	r3, [r3, #16]
 8009904:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	685b      	ldr	r3, [r3, #4]
 800990a:	687a      	ldr	r2, [r7, #4]
 800990c:	6892      	ldr	r2, [r2, #8]
 800990e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	689b      	ldr	r3, [r3, #8]
 8009914:	687a      	ldr	r2, [r7, #4]
 8009916:	6852      	ldr	r2, [r2, #4]
 8009918:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	685b      	ldr	r3, [r3, #4]
 800991e:	687a      	ldr	r2, [r7, #4]
 8009920:	429a      	cmp	r2, r3
 8009922:	d103      	bne.n	800992c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	689a      	ldr	r2, [r3, #8]
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2200      	movs	r2, #0
 8009930:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	1e5a      	subs	r2, r3, #1
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
}
 8009940:	4618      	mov	r0, r3
 8009942:	3714      	adds	r7, #20
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr

0800994c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800994c:	b580      	push	{r7, lr}
 800994e:	b08c      	sub	sp, #48	@ 0x30
 8009950:	af04      	add	r7, sp, #16
 8009952:	60f8      	str	r0, [r7, #12]
 8009954:	60b9      	str	r1, [r7, #8]
 8009956:	603b      	str	r3, [r7, #0]
 8009958:	4613      	mov	r3, r2
 800995a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800995c:	88fb      	ldrh	r3, [r7, #6]
 800995e:	009b      	lsls	r3, r3, #2
 8009960:	4618      	mov	r0, r3
 8009962:	f000 fec1 	bl	800a6e8 <pvPortMalloc>
 8009966:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009968:	697b      	ldr	r3, [r7, #20]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d00e      	beq.n	800998c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800996e:	20a0      	movs	r0, #160	@ 0xa0
 8009970:	f000 feba 	bl	800a6e8 <pvPortMalloc>
 8009974:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009976:	69fb      	ldr	r3, [r7, #28]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d003      	beq.n	8009984 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800997c:	69fb      	ldr	r3, [r7, #28]
 800997e:	697a      	ldr	r2, [r7, #20]
 8009980:	631a      	str	r2, [r3, #48]	@ 0x30
 8009982:	e005      	b.n	8009990 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009984:	6978      	ldr	r0, [r7, #20]
 8009986:	f000 ff7d 	bl	800a884 <vPortFree>
 800998a:	e001      	b.n	8009990 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800998c:	2300      	movs	r3, #0
 800998e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009990:	69fb      	ldr	r3, [r7, #28]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d013      	beq.n	80099be <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009996:	88fa      	ldrh	r2, [r7, #6]
 8009998:	2300      	movs	r3, #0
 800999a:	9303      	str	r3, [sp, #12]
 800999c:	69fb      	ldr	r3, [r7, #28]
 800999e:	9302      	str	r3, [sp, #8]
 80099a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099a2:	9301      	str	r3, [sp, #4]
 80099a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099a6:	9300      	str	r3, [sp, #0]
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	68b9      	ldr	r1, [r7, #8]
 80099ac:	68f8      	ldr	r0, [r7, #12]
 80099ae:	f000 f80f 	bl	80099d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80099b2:	69f8      	ldr	r0, [r7, #28]
 80099b4:	f000 f8ac 	bl	8009b10 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80099b8:	2301      	movs	r3, #1
 80099ba:	61bb      	str	r3, [r7, #24]
 80099bc:	e002      	b.n	80099c4 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80099be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80099c2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80099c4:	69bb      	ldr	r3, [r7, #24]
	}
 80099c6:	4618      	mov	r0, r3
 80099c8:	3720      	adds	r7, #32
 80099ca:	46bd      	mov	sp, r7
 80099cc:	bd80      	pop	{r7, pc}
	...

080099d0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b088      	sub	sp, #32
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	60f8      	str	r0, [r7, #12]
 80099d8:	60b9      	str	r1, [r7, #8]
 80099da:	607a      	str	r2, [r7, #4]
 80099dc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80099de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80099e8:	3b01      	subs	r3, #1
 80099ea:	009b      	lsls	r3, r3, #2
 80099ec:	4413      	add	r3, r2
 80099ee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80099f0:	69bb      	ldr	r3, [r7, #24]
 80099f2:	f023 0307 	bic.w	r3, r3, #7
 80099f6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80099f8:	69bb      	ldr	r3, [r7, #24]
 80099fa:	f003 0307 	and.w	r3, r3, #7
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d00b      	beq.n	8009a1a <prvInitialiseNewTask+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009a02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a06:	f383 8811 	msr	BASEPRI, r3
 8009a0a:	f3bf 8f6f 	isb	sy
 8009a0e:	f3bf 8f4f 	dsb	sy
 8009a12:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009a14:	bf00      	nop
 8009a16:	bf00      	nop
 8009a18:	e7fd      	b.n	8009a16 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d01f      	beq.n	8009a60 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009a20:	2300      	movs	r3, #0
 8009a22:	61fb      	str	r3, [r7, #28]
 8009a24:	e012      	b.n	8009a4c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009a26:	68ba      	ldr	r2, [r7, #8]
 8009a28:	69fb      	ldr	r3, [r7, #28]
 8009a2a:	4413      	add	r3, r2
 8009a2c:	7819      	ldrb	r1, [r3, #0]
 8009a2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a30:	69fb      	ldr	r3, [r7, #28]
 8009a32:	4413      	add	r3, r2
 8009a34:	3334      	adds	r3, #52	@ 0x34
 8009a36:	460a      	mov	r2, r1
 8009a38:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009a3a:	68ba      	ldr	r2, [r7, #8]
 8009a3c:	69fb      	ldr	r3, [r7, #28]
 8009a3e:	4413      	add	r3, r2
 8009a40:	781b      	ldrb	r3, [r3, #0]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d006      	beq.n	8009a54 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009a46:	69fb      	ldr	r3, [r7, #28]
 8009a48:	3301      	adds	r3, #1
 8009a4a:	61fb      	str	r3, [r7, #28]
 8009a4c:	69fb      	ldr	r3, [r7, #28]
 8009a4e:	2b0f      	cmp	r3, #15
 8009a50:	d9e9      	bls.n	8009a26 <prvInitialiseNewTask+0x56>
 8009a52:	e000      	b.n	8009a56 <prvInitialiseNewTask+0x86>
			{
				break;
 8009a54:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a58:	2200      	movs	r2, #0
 8009a5a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009a5e:	e003      	b.n	8009a68 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a62:	2200      	movs	r2, #0
 8009a64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a6a:	2b06      	cmp	r3, #6
 8009a6c:	d901      	bls.n	8009a72 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009a6e:	2306      	movs	r3, #6
 8009a70:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009a76:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009a7c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a80:	2200      	movs	r2, #0
 8009a82:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a86:	3304      	adds	r3, #4
 8009a88:	4618      	mov	r0, r3
 8009a8a:	f7ff fecb 	bl	8009824 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a90:	3318      	adds	r3, #24
 8009a92:	4618      	mov	r0, r3
 8009a94:	f7ff fec6 	bl	8009824 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a9c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aa0:	f1c3 0207 	rsb	r2, r3, #7
 8009aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aa6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009aac:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ab8:	2200      	movs	r2, #0
 8009aba:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ac0:	334c      	adds	r3, #76	@ 0x4c
 8009ac2:	224c      	movs	r2, #76	@ 0x4c
 8009ac4:	2100      	movs	r1, #0
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f002 f892 	bl	800bbf0 <memset>
 8009acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ace:	4a0d      	ldr	r2, [pc, #52]	@ (8009b04 <prvInitialiseNewTask+0x134>)
 8009ad0:	651a      	str	r2, [r3, #80]	@ 0x50
 8009ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ad4:	4a0c      	ldr	r2, [pc, #48]	@ (8009b08 <prvInitialiseNewTask+0x138>)
 8009ad6:	655a      	str	r2, [r3, #84]	@ 0x54
 8009ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ada:	4a0c      	ldr	r2, [pc, #48]	@ (8009b0c <prvInitialiseNewTask+0x13c>)
 8009adc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009ade:	683a      	ldr	r2, [r7, #0]
 8009ae0:	68f9      	ldr	r1, [r7, #12]
 8009ae2:	69b8      	ldr	r0, [r7, #24]
 8009ae4:	f000 fbf2 	bl	800a2cc <pxPortInitialiseStack>
 8009ae8:	4602      	mov	r2, r0
 8009aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009aee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d002      	beq.n	8009afa <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009af6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009af8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009afa:	bf00      	nop
 8009afc:	3720      	adds	r7, #32
 8009afe:	46bd      	mov	sp, r7
 8009b00:	bd80      	pop	{r7, pc}
 8009b02:	bf00      	nop
 8009b04:	200013a4 	.word	0x200013a4
 8009b08:	2000140c 	.word	0x2000140c
 8009b0c:	20001474 	.word	0x20001474

08009b10 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b082      	sub	sp, #8
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009b18:	f000 fd06 	bl	800a528 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009b1c:	4b2a      	ldr	r3, [pc, #168]	@ (8009bc8 <prvAddNewTaskToReadyList+0xb8>)
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	3301      	adds	r3, #1
 8009b22:	4a29      	ldr	r2, [pc, #164]	@ (8009bc8 <prvAddNewTaskToReadyList+0xb8>)
 8009b24:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009b26:	4b29      	ldr	r3, [pc, #164]	@ (8009bcc <prvAddNewTaskToReadyList+0xbc>)
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d109      	bne.n	8009b42 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009b2e:	4a27      	ldr	r2, [pc, #156]	@ (8009bcc <prvAddNewTaskToReadyList+0xbc>)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009b34:	4b24      	ldr	r3, [pc, #144]	@ (8009bc8 <prvAddNewTaskToReadyList+0xb8>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	2b01      	cmp	r3, #1
 8009b3a:	d110      	bne.n	8009b5e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009b3c:	f000 fabc 	bl	800a0b8 <prvInitialiseTaskLists>
 8009b40:	e00d      	b.n	8009b5e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009b42:	4b23      	ldr	r3, [pc, #140]	@ (8009bd0 <prvAddNewTaskToReadyList+0xc0>)
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d109      	bne.n	8009b5e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009b4a:	4b20      	ldr	r3, [pc, #128]	@ (8009bcc <prvAddNewTaskToReadyList+0xbc>)
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b54:	429a      	cmp	r2, r3
 8009b56:	d802      	bhi.n	8009b5e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009b58:	4a1c      	ldr	r2, [pc, #112]	@ (8009bcc <prvAddNewTaskToReadyList+0xbc>)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009b5e:	4b1d      	ldr	r3, [pc, #116]	@ (8009bd4 <prvAddNewTaskToReadyList+0xc4>)
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	3301      	adds	r3, #1
 8009b64:	4a1b      	ldr	r2, [pc, #108]	@ (8009bd4 <prvAddNewTaskToReadyList+0xc4>)
 8009b66:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b6c:	2201      	movs	r2, #1
 8009b6e:	409a      	lsls	r2, r3
 8009b70:	4b19      	ldr	r3, [pc, #100]	@ (8009bd8 <prvAddNewTaskToReadyList+0xc8>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4313      	orrs	r3, r2
 8009b76:	4a18      	ldr	r2, [pc, #96]	@ (8009bd8 <prvAddNewTaskToReadyList+0xc8>)
 8009b78:	6013      	str	r3, [r2, #0]
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b7e:	4613      	mov	r3, r2
 8009b80:	009b      	lsls	r3, r3, #2
 8009b82:	4413      	add	r3, r2
 8009b84:	009b      	lsls	r3, r3, #2
 8009b86:	4a15      	ldr	r2, [pc, #84]	@ (8009bdc <prvAddNewTaskToReadyList+0xcc>)
 8009b88:	441a      	add	r2, r3
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	3304      	adds	r3, #4
 8009b8e:	4619      	mov	r1, r3
 8009b90:	4610      	mov	r0, r2
 8009b92:	f7ff fe54 	bl	800983e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009b96:	f000 fcf9 	bl	800a58c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8009bd0 <prvAddNewTaskToReadyList+0xc0>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d00e      	beq.n	8009bc0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8009bcc <prvAddNewTaskToReadyList+0xbc>)
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bac:	429a      	cmp	r2, r3
 8009bae:	d207      	bcs.n	8009bc0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8009be0 <prvAddNewTaskToReadyList+0xd0>)
 8009bb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009bb6:	601a      	str	r2, [r3, #0]
 8009bb8:	f3bf 8f4f 	dsb	sy
 8009bbc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009bc0:	bf00      	nop
 8009bc2:	3708      	adds	r7, #8
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bd80      	pop	{r7, pc}
 8009bc8:	20000750 	.word	0x20000750
 8009bcc:	20000650 	.word	0x20000650
 8009bd0:	2000075c 	.word	0x2000075c
 8009bd4:	2000076c 	.word	0x2000076c
 8009bd8:	20000758 	.word	0x20000758
 8009bdc:	20000654 	.word	0x20000654
 8009be0:	e000ed04 	.word	0xe000ed04

08009be4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b084      	sub	sp, #16
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009bec:	2300      	movs	r3, #0
 8009bee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d018      	beq.n	8009c28 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009bf6:	4b14      	ldr	r3, [pc, #80]	@ (8009c48 <vTaskDelay+0x64>)
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d00b      	beq.n	8009c16 <vTaskDelay+0x32>
	__asm volatile
 8009bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c02:	f383 8811 	msr	BASEPRI, r3
 8009c06:	f3bf 8f6f 	isb	sy
 8009c0a:	f3bf 8f4f 	dsb	sy
 8009c0e:	60bb      	str	r3, [r7, #8]
}
 8009c10:	bf00      	nop
 8009c12:	bf00      	nop
 8009c14:	e7fd      	b.n	8009c12 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009c16:	f000 f86d 	bl	8009cf4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009c1a:	2100      	movs	r1, #0
 8009c1c:	6878      	ldr	r0, [r7, #4]
 8009c1e:	f000 faef 	bl	800a200 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009c22:	f000 f875 	bl	8009d10 <xTaskResumeAll>
 8009c26:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d107      	bne.n	8009c3e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009c2e:	4b07      	ldr	r3, [pc, #28]	@ (8009c4c <vTaskDelay+0x68>)
 8009c30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c34:	601a      	str	r2, [r3, #0]
 8009c36:	f3bf 8f4f 	dsb	sy
 8009c3a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009c3e:	bf00      	nop
 8009c40:	3710      	adds	r7, #16
 8009c42:	46bd      	mov	sp, r7
 8009c44:	bd80      	pop	{r7, pc}
 8009c46:	bf00      	nop
 8009c48:	20000778 	.word	0x20000778
 8009c4c:	e000ed04 	.word	0xe000ed04

08009c50 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b086      	sub	sp, #24
 8009c54:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8009c56:	4b1f      	ldr	r3, [pc, #124]	@ (8009cd4 <vTaskStartScheduler+0x84>)
 8009c58:	9301      	str	r3, [sp, #4]
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	9300      	str	r3, [sp, #0]
 8009c5e:	2300      	movs	r3, #0
 8009c60:	2280      	movs	r2, #128	@ 0x80
 8009c62:	491d      	ldr	r1, [pc, #116]	@ (8009cd8 <vTaskStartScheduler+0x88>)
 8009c64:	481d      	ldr	r0, [pc, #116]	@ (8009cdc <vTaskStartScheduler+0x8c>)
 8009c66:	f7ff fe71 	bl	800994c <xTaskCreate>
 8009c6a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	2b01      	cmp	r3, #1
 8009c70:	d11b      	bne.n	8009caa <vTaskStartScheduler+0x5a>
	__asm volatile
 8009c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c76:	f383 8811 	msr	BASEPRI, r3
 8009c7a:	f3bf 8f6f 	isb	sy
 8009c7e:	f3bf 8f4f 	dsb	sy
 8009c82:	60bb      	str	r3, [r7, #8]
}
 8009c84:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009c86:	4b16      	ldr	r3, [pc, #88]	@ (8009ce0 <vTaskStartScheduler+0x90>)
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	334c      	adds	r3, #76	@ 0x4c
 8009c8c:	4a15      	ldr	r2, [pc, #84]	@ (8009ce4 <vTaskStartScheduler+0x94>)
 8009c8e:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009c90:	4b15      	ldr	r3, [pc, #84]	@ (8009ce8 <vTaskStartScheduler+0x98>)
 8009c92:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009c96:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009c98:	4b14      	ldr	r3, [pc, #80]	@ (8009cec <vTaskStartScheduler+0x9c>)
 8009c9a:	2201      	movs	r2, #1
 8009c9c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009c9e:	4b14      	ldr	r3, [pc, #80]	@ (8009cf0 <vTaskStartScheduler+0xa0>)
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009ca4:	f000 fb9c 	bl	800a3e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009ca8:	e00f      	b.n	8009cca <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009cb0:	d10b      	bne.n	8009cca <vTaskStartScheduler+0x7a>
	__asm volatile
 8009cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cb6:	f383 8811 	msr	BASEPRI, r3
 8009cba:	f3bf 8f6f 	isb	sy
 8009cbe:	f3bf 8f4f 	dsb	sy
 8009cc2:	607b      	str	r3, [r7, #4]
}
 8009cc4:	bf00      	nop
 8009cc6:	bf00      	nop
 8009cc8:	e7fd      	b.n	8009cc6 <vTaskStartScheduler+0x76>
}
 8009cca:	bf00      	nop
 8009ccc:	3710      	adds	r7, #16
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd80      	pop	{r7, pc}
 8009cd2:	bf00      	nop
 8009cd4:	20000774 	.word	0x20000774
 8009cd8:	0800f658 	.word	0x0800f658
 8009cdc:	0800a089 	.word	0x0800a089
 8009ce0:	20000650 	.word	0x20000650
 8009ce4:	20000020 	.word	0x20000020
 8009ce8:	20000770 	.word	0x20000770
 8009cec:	2000075c 	.word	0x2000075c
 8009cf0:	20000754 	.word	0x20000754

08009cf4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009cf8:	4b04      	ldr	r3, [pc, #16]	@ (8009d0c <vTaskSuspendAll+0x18>)
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	3301      	adds	r3, #1
 8009cfe:	4a03      	ldr	r2, [pc, #12]	@ (8009d0c <vTaskSuspendAll+0x18>)
 8009d00:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009d02:	bf00      	nop
 8009d04:	46bd      	mov	sp, r7
 8009d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0a:	4770      	bx	lr
 8009d0c:	20000778 	.word	0x20000778

08009d10 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b084      	sub	sp, #16
 8009d14:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009d16:	2300      	movs	r3, #0
 8009d18:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009d1e:	4b42      	ldr	r3, [pc, #264]	@ (8009e28 <xTaskResumeAll+0x118>)
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d10b      	bne.n	8009d3e <xTaskResumeAll+0x2e>
	__asm volatile
 8009d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d2a:	f383 8811 	msr	BASEPRI, r3
 8009d2e:	f3bf 8f6f 	isb	sy
 8009d32:	f3bf 8f4f 	dsb	sy
 8009d36:	603b      	str	r3, [r7, #0]
}
 8009d38:	bf00      	nop
 8009d3a:	bf00      	nop
 8009d3c:	e7fd      	b.n	8009d3a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009d3e:	f000 fbf3 	bl	800a528 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009d42:	4b39      	ldr	r3, [pc, #228]	@ (8009e28 <xTaskResumeAll+0x118>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	3b01      	subs	r3, #1
 8009d48:	4a37      	ldr	r2, [pc, #220]	@ (8009e28 <xTaskResumeAll+0x118>)
 8009d4a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d4c:	4b36      	ldr	r3, [pc, #216]	@ (8009e28 <xTaskResumeAll+0x118>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d161      	bne.n	8009e18 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009d54:	4b35      	ldr	r3, [pc, #212]	@ (8009e2c <xTaskResumeAll+0x11c>)
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d05d      	beq.n	8009e18 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009d5c:	e02e      	b.n	8009dbc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d5e:	4b34      	ldr	r3, [pc, #208]	@ (8009e30 <xTaskResumeAll+0x120>)
 8009d60:	68db      	ldr	r3, [r3, #12]
 8009d62:	68db      	ldr	r3, [r3, #12]
 8009d64:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	3318      	adds	r3, #24
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	f7ff fdc4 	bl	80098f8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	3304      	adds	r3, #4
 8009d74:	4618      	mov	r0, r3
 8009d76:	f7ff fdbf 	bl	80098f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d7e:	2201      	movs	r2, #1
 8009d80:	409a      	lsls	r2, r3
 8009d82:	4b2c      	ldr	r3, [pc, #176]	@ (8009e34 <xTaskResumeAll+0x124>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	4313      	orrs	r3, r2
 8009d88:	4a2a      	ldr	r2, [pc, #168]	@ (8009e34 <xTaskResumeAll+0x124>)
 8009d8a:	6013      	str	r3, [r2, #0]
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d90:	4613      	mov	r3, r2
 8009d92:	009b      	lsls	r3, r3, #2
 8009d94:	4413      	add	r3, r2
 8009d96:	009b      	lsls	r3, r3, #2
 8009d98:	4a27      	ldr	r2, [pc, #156]	@ (8009e38 <xTaskResumeAll+0x128>)
 8009d9a:	441a      	add	r2, r3
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	3304      	adds	r3, #4
 8009da0:	4619      	mov	r1, r3
 8009da2:	4610      	mov	r0, r2
 8009da4:	f7ff fd4b 	bl	800983e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dac:	4b23      	ldr	r3, [pc, #140]	@ (8009e3c <xTaskResumeAll+0x12c>)
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009db2:	429a      	cmp	r2, r3
 8009db4:	d302      	bcc.n	8009dbc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009db6:	4b22      	ldr	r3, [pc, #136]	@ (8009e40 <xTaskResumeAll+0x130>)
 8009db8:	2201      	movs	r2, #1
 8009dba:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009dbc:	4b1c      	ldr	r3, [pc, #112]	@ (8009e30 <xTaskResumeAll+0x120>)
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d1cc      	bne.n	8009d5e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d001      	beq.n	8009dce <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009dca:	f000 f9f9 	bl	800a1c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009dce:	4b1d      	ldr	r3, [pc, #116]	@ (8009e44 <xTaskResumeAll+0x134>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d010      	beq.n	8009dfc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009dda:	f000 f837 	bl	8009e4c <xTaskIncrementTick>
 8009dde:	4603      	mov	r3, r0
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d002      	beq.n	8009dea <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009de4:	4b16      	ldr	r3, [pc, #88]	@ (8009e40 <xTaskResumeAll+0x130>)
 8009de6:	2201      	movs	r2, #1
 8009de8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	3b01      	subs	r3, #1
 8009dee:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d1f1      	bne.n	8009dda <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009df6:	4b13      	ldr	r3, [pc, #76]	@ (8009e44 <xTaskResumeAll+0x134>)
 8009df8:	2200      	movs	r2, #0
 8009dfa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009dfc:	4b10      	ldr	r3, [pc, #64]	@ (8009e40 <xTaskResumeAll+0x130>)
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d009      	beq.n	8009e18 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009e04:	2301      	movs	r3, #1
 8009e06:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009e08:	4b0f      	ldr	r3, [pc, #60]	@ (8009e48 <xTaskResumeAll+0x138>)
 8009e0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e0e:	601a      	str	r2, [r3, #0]
 8009e10:	f3bf 8f4f 	dsb	sy
 8009e14:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009e18:	f000 fbb8 	bl	800a58c <vPortExitCritical>

	return xAlreadyYielded;
 8009e1c:	68bb      	ldr	r3, [r7, #8]
}
 8009e1e:	4618      	mov	r0, r3
 8009e20:	3710      	adds	r7, #16
 8009e22:	46bd      	mov	sp, r7
 8009e24:	bd80      	pop	{r7, pc}
 8009e26:	bf00      	nop
 8009e28:	20000778 	.word	0x20000778
 8009e2c:	20000750 	.word	0x20000750
 8009e30:	20000710 	.word	0x20000710
 8009e34:	20000758 	.word	0x20000758
 8009e38:	20000654 	.word	0x20000654
 8009e3c:	20000650 	.word	0x20000650
 8009e40:	20000764 	.word	0x20000764
 8009e44:	20000760 	.word	0x20000760
 8009e48:	e000ed04 	.word	0xe000ed04

08009e4c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b086      	sub	sp, #24
 8009e50:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009e52:	2300      	movs	r3, #0
 8009e54:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e56:	4b4f      	ldr	r3, [pc, #316]	@ (8009f94 <xTaskIncrementTick+0x148>)
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	f040 808f 	bne.w	8009f7e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009e60:	4b4d      	ldr	r3, [pc, #308]	@ (8009f98 <xTaskIncrementTick+0x14c>)
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	3301      	adds	r3, #1
 8009e66:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009e68:	4a4b      	ldr	r2, [pc, #300]	@ (8009f98 <xTaskIncrementTick+0x14c>)
 8009e6a:	693b      	ldr	r3, [r7, #16]
 8009e6c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009e6e:	693b      	ldr	r3, [r7, #16]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d121      	bne.n	8009eb8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009e74:	4b49      	ldr	r3, [pc, #292]	@ (8009f9c <xTaskIncrementTick+0x150>)
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d00b      	beq.n	8009e96 <xTaskIncrementTick+0x4a>
	__asm volatile
 8009e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e82:	f383 8811 	msr	BASEPRI, r3
 8009e86:	f3bf 8f6f 	isb	sy
 8009e8a:	f3bf 8f4f 	dsb	sy
 8009e8e:	603b      	str	r3, [r7, #0]
}
 8009e90:	bf00      	nop
 8009e92:	bf00      	nop
 8009e94:	e7fd      	b.n	8009e92 <xTaskIncrementTick+0x46>
 8009e96:	4b41      	ldr	r3, [pc, #260]	@ (8009f9c <xTaskIncrementTick+0x150>)
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	60fb      	str	r3, [r7, #12]
 8009e9c:	4b40      	ldr	r3, [pc, #256]	@ (8009fa0 <xTaskIncrementTick+0x154>)
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	4a3e      	ldr	r2, [pc, #248]	@ (8009f9c <xTaskIncrementTick+0x150>)
 8009ea2:	6013      	str	r3, [r2, #0]
 8009ea4:	4a3e      	ldr	r2, [pc, #248]	@ (8009fa0 <xTaskIncrementTick+0x154>)
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	6013      	str	r3, [r2, #0]
 8009eaa:	4b3e      	ldr	r3, [pc, #248]	@ (8009fa4 <xTaskIncrementTick+0x158>)
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	3301      	adds	r3, #1
 8009eb0:	4a3c      	ldr	r2, [pc, #240]	@ (8009fa4 <xTaskIncrementTick+0x158>)
 8009eb2:	6013      	str	r3, [r2, #0]
 8009eb4:	f000 f984 	bl	800a1c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009eb8:	4b3b      	ldr	r3, [pc, #236]	@ (8009fa8 <xTaskIncrementTick+0x15c>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	693a      	ldr	r2, [r7, #16]
 8009ebe:	429a      	cmp	r2, r3
 8009ec0:	d348      	bcc.n	8009f54 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ec2:	4b36      	ldr	r3, [pc, #216]	@ (8009f9c <xTaskIncrementTick+0x150>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d104      	bne.n	8009ed6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ecc:	4b36      	ldr	r3, [pc, #216]	@ (8009fa8 <xTaskIncrementTick+0x15c>)
 8009ece:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009ed2:	601a      	str	r2, [r3, #0]
					break;
 8009ed4:	e03e      	b.n	8009f54 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ed6:	4b31      	ldr	r3, [pc, #196]	@ (8009f9c <xTaskIncrementTick+0x150>)
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	68db      	ldr	r3, [r3, #12]
 8009edc:	68db      	ldr	r3, [r3, #12]
 8009ede:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009ee0:	68bb      	ldr	r3, [r7, #8]
 8009ee2:	685b      	ldr	r3, [r3, #4]
 8009ee4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009ee6:	693a      	ldr	r2, [r7, #16]
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	429a      	cmp	r2, r3
 8009eec:	d203      	bcs.n	8009ef6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009eee:	4a2e      	ldr	r2, [pc, #184]	@ (8009fa8 <xTaskIncrementTick+0x15c>)
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009ef4:	e02e      	b.n	8009f54 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009ef6:	68bb      	ldr	r3, [r7, #8]
 8009ef8:	3304      	adds	r3, #4
 8009efa:	4618      	mov	r0, r3
 8009efc:	f7ff fcfc 	bl	80098f8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009f00:	68bb      	ldr	r3, [r7, #8]
 8009f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d004      	beq.n	8009f12 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009f08:	68bb      	ldr	r3, [r7, #8]
 8009f0a:	3318      	adds	r3, #24
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	f7ff fcf3 	bl	80098f8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f16:	2201      	movs	r2, #1
 8009f18:	409a      	lsls	r2, r3
 8009f1a:	4b24      	ldr	r3, [pc, #144]	@ (8009fac <xTaskIncrementTick+0x160>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	4313      	orrs	r3, r2
 8009f20:	4a22      	ldr	r2, [pc, #136]	@ (8009fac <xTaskIncrementTick+0x160>)
 8009f22:	6013      	str	r3, [r2, #0]
 8009f24:	68bb      	ldr	r3, [r7, #8]
 8009f26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f28:	4613      	mov	r3, r2
 8009f2a:	009b      	lsls	r3, r3, #2
 8009f2c:	4413      	add	r3, r2
 8009f2e:	009b      	lsls	r3, r3, #2
 8009f30:	4a1f      	ldr	r2, [pc, #124]	@ (8009fb0 <xTaskIncrementTick+0x164>)
 8009f32:	441a      	add	r2, r3
 8009f34:	68bb      	ldr	r3, [r7, #8]
 8009f36:	3304      	adds	r3, #4
 8009f38:	4619      	mov	r1, r3
 8009f3a:	4610      	mov	r0, r2
 8009f3c:	f7ff fc7f 	bl	800983e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009f40:	68bb      	ldr	r3, [r7, #8]
 8009f42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f44:	4b1b      	ldr	r3, [pc, #108]	@ (8009fb4 <xTaskIncrementTick+0x168>)
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f4a:	429a      	cmp	r2, r3
 8009f4c:	d3b9      	bcc.n	8009ec2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009f4e:	2301      	movs	r3, #1
 8009f50:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f52:	e7b6      	b.n	8009ec2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009f54:	4b17      	ldr	r3, [pc, #92]	@ (8009fb4 <xTaskIncrementTick+0x168>)
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f5a:	4915      	ldr	r1, [pc, #84]	@ (8009fb0 <xTaskIncrementTick+0x164>)
 8009f5c:	4613      	mov	r3, r2
 8009f5e:	009b      	lsls	r3, r3, #2
 8009f60:	4413      	add	r3, r2
 8009f62:	009b      	lsls	r3, r3, #2
 8009f64:	440b      	add	r3, r1
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	2b01      	cmp	r3, #1
 8009f6a:	d901      	bls.n	8009f70 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009f6c:	2301      	movs	r3, #1
 8009f6e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009f70:	4b11      	ldr	r3, [pc, #68]	@ (8009fb8 <xTaskIncrementTick+0x16c>)
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d007      	beq.n	8009f88 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009f78:	2301      	movs	r3, #1
 8009f7a:	617b      	str	r3, [r7, #20]
 8009f7c:	e004      	b.n	8009f88 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009f7e:	4b0f      	ldr	r3, [pc, #60]	@ (8009fbc <xTaskIncrementTick+0x170>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	3301      	adds	r3, #1
 8009f84:	4a0d      	ldr	r2, [pc, #52]	@ (8009fbc <xTaskIncrementTick+0x170>)
 8009f86:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009f88:	697b      	ldr	r3, [r7, #20]
}
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	3718      	adds	r7, #24
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	bd80      	pop	{r7, pc}
 8009f92:	bf00      	nop
 8009f94:	20000778 	.word	0x20000778
 8009f98:	20000754 	.word	0x20000754
 8009f9c:	20000708 	.word	0x20000708
 8009fa0:	2000070c 	.word	0x2000070c
 8009fa4:	20000768 	.word	0x20000768
 8009fa8:	20000770 	.word	0x20000770
 8009fac:	20000758 	.word	0x20000758
 8009fb0:	20000654 	.word	0x20000654
 8009fb4:	20000650 	.word	0x20000650
 8009fb8:	20000764 	.word	0x20000764
 8009fbc:	20000760 	.word	0x20000760

08009fc0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009fc0:	b480      	push	{r7}
 8009fc2:	b087      	sub	sp, #28
 8009fc4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009fc6:	4b2a      	ldr	r3, [pc, #168]	@ (800a070 <vTaskSwitchContext+0xb0>)
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d003      	beq.n	8009fd6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009fce:	4b29      	ldr	r3, [pc, #164]	@ (800a074 <vTaskSwitchContext+0xb4>)
 8009fd0:	2201      	movs	r2, #1
 8009fd2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009fd4:	e045      	b.n	800a062 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8009fd6:	4b27      	ldr	r3, [pc, #156]	@ (800a074 <vTaskSwitchContext+0xb4>)
 8009fd8:	2200      	movs	r2, #0
 8009fda:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009fdc:	4b26      	ldr	r3, [pc, #152]	@ (800a078 <vTaskSwitchContext+0xb8>)
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	fab3 f383 	clz	r3, r3
 8009fe8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009fea:	7afb      	ldrb	r3, [r7, #11]
 8009fec:	f1c3 031f 	rsb	r3, r3, #31
 8009ff0:	617b      	str	r3, [r7, #20]
 8009ff2:	4922      	ldr	r1, [pc, #136]	@ (800a07c <vTaskSwitchContext+0xbc>)
 8009ff4:	697a      	ldr	r2, [r7, #20]
 8009ff6:	4613      	mov	r3, r2
 8009ff8:	009b      	lsls	r3, r3, #2
 8009ffa:	4413      	add	r3, r2
 8009ffc:	009b      	lsls	r3, r3, #2
 8009ffe:	440b      	add	r3, r1
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d10b      	bne.n	800a01e <vTaskSwitchContext+0x5e>
	__asm volatile
 800a006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a00a:	f383 8811 	msr	BASEPRI, r3
 800a00e:	f3bf 8f6f 	isb	sy
 800a012:	f3bf 8f4f 	dsb	sy
 800a016:	607b      	str	r3, [r7, #4]
}
 800a018:	bf00      	nop
 800a01a:	bf00      	nop
 800a01c:	e7fd      	b.n	800a01a <vTaskSwitchContext+0x5a>
 800a01e:	697a      	ldr	r2, [r7, #20]
 800a020:	4613      	mov	r3, r2
 800a022:	009b      	lsls	r3, r3, #2
 800a024:	4413      	add	r3, r2
 800a026:	009b      	lsls	r3, r3, #2
 800a028:	4a14      	ldr	r2, [pc, #80]	@ (800a07c <vTaskSwitchContext+0xbc>)
 800a02a:	4413      	add	r3, r2
 800a02c:	613b      	str	r3, [r7, #16]
 800a02e:	693b      	ldr	r3, [r7, #16]
 800a030:	685b      	ldr	r3, [r3, #4]
 800a032:	685a      	ldr	r2, [r3, #4]
 800a034:	693b      	ldr	r3, [r7, #16]
 800a036:	605a      	str	r2, [r3, #4]
 800a038:	693b      	ldr	r3, [r7, #16]
 800a03a:	685a      	ldr	r2, [r3, #4]
 800a03c:	693b      	ldr	r3, [r7, #16]
 800a03e:	3308      	adds	r3, #8
 800a040:	429a      	cmp	r2, r3
 800a042:	d104      	bne.n	800a04e <vTaskSwitchContext+0x8e>
 800a044:	693b      	ldr	r3, [r7, #16]
 800a046:	685b      	ldr	r3, [r3, #4]
 800a048:	685a      	ldr	r2, [r3, #4]
 800a04a:	693b      	ldr	r3, [r7, #16]
 800a04c:	605a      	str	r2, [r3, #4]
 800a04e:	693b      	ldr	r3, [r7, #16]
 800a050:	685b      	ldr	r3, [r3, #4]
 800a052:	68db      	ldr	r3, [r3, #12]
 800a054:	4a0a      	ldr	r2, [pc, #40]	@ (800a080 <vTaskSwitchContext+0xc0>)
 800a056:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a058:	4b09      	ldr	r3, [pc, #36]	@ (800a080 <vTaskSwitchContext+0xc0>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	334c      	adds	r3, #76	@ 0x4c
 800a05e:	4a09      	ldr	r2, [pc, #36]	@ (800a084 <vTaskSwitchContext+0xc4>)
 800a060:	6013      	str	r3, [r2, #0]
}
 800a062:	bf00      	nop
 800a064:	371c      	adds	r7, #28
 800a066:	46bd      	mov	sp, r7
 800a068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06c:	4770      	bx	lr
 800a06e:	bf00      	nop
 800a070:	20000778 	.word	0x20000778
 800a074:	20000764 	.word	0x20000764
 800a078:	20000758 	.word	0x20000758
 800a07c:	20000654 	.word	0x20000654
 800a080:	20000650 	.word	0x20000650
 800a084:	20000020 	.word	0x20000020

0800a088 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b082      	sub	sp, #8
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a090:	f000 f852 	bl	800a138 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a094:	4b06      	ldr	r3, [pc, #24]	@ (800a0b0 <prvIdleTask+0x28>)
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	2b01      	cmp	r3, #1
 800a09a:	d9f9      	bls.n	800a090 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a09c:	4b05      	ldr	r3, [pc, #20]	@ (800a0b4 <prvIdleTask+0x2c>)
 800a09e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0a2:	601a      	str	r2, [r3, #0]
 800a0a4:	f3bf 8f4f 	dsb	sy
 800a0a8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a0ac:	e7f0      	b.n	800a090 <prvIdleTask+0x8>
 800a0ae:	bf00      	nop
 800a0b0:	20000654 	.word	0x20000654
 800a0b4:	e000ed04 	.word	0xe000ed04

0800a0b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b082      	sub	sp, #8
 800a0bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a0be:	2300      	movs	r3, #0
 800a0c0:	607b      	str	r3, [r7, #4]
 800a0c2:	e00c      	b.n	800a0de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a0c4:	687a      	ldr	r2, [r7, #4]
 800a0c6:	4613      	mov	r3, r2
 800a0c8:	009b      	lsls	r3, r3, #2
 800a0ca:	4413      	add	r3, r2
 800a0cc:	009b      	lsls	r3, r3, #2
 800a0ce:	4a12      	ldr	r2, [pc, #72]	@ (800a118 <prvInitialiseTaskLists+0x60>)
 800a0d0:	4413      	add	r3, r2
 800a0d2:	4618      	mov	r0, r3
 800a0d4:	f7ff fb86 	bl	80097e4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	3301      	adds	r3, #1
 800a0dc:	607b      	str	r3, [r7, #4]
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	2b06      	cmp	r3, #6
 800a0e2:	d9ef      	bls.n	800a0c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a0e4:	480d      	ldr	r0, [pc, #52]	@ (800a11c <prvInitialiseTaskLists+0x64>)
 800a0e6:	f7ff fb7d 	bl	80097e4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a0ea:	480d      	ldr	r0, [pc, #52]	@ (800a120 <prvInitialiseTaskLists+0x68>)
 800a0ec:	f7ff fb7a 	bl	80097e4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a0f0:	480c      	ldr	r0, [pc, #48]	@ (800a124 <prvInitialiseTaskLists+0x6c>)
 800a0f2:	f7ff fb77 	bl	80097e4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a0f6:	480c      	ldr	r0, [pc, #48]	@ (800a128 <prvInitialiseTaskLists+0x70>)
 800a0f8:	f7ff fb74 	bl	80097e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a0fc:	480b      	ldr	r0, [pc, #44]	@ (800a12c <prvInitialiseTaskLists+0x74>)
 800a0fe:	f7ff fb71 	bl	80097e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a102:	4b0b      	ldr	r3, [pc, #44]	@ (800a130 <prvInitialiseTaskLists+0x78>)
 800a104:	4a05      	ldr	r2, [pc, #20]	@ (800a11c <prvInitialiseTaskLists+0x64>)
 800a106:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a108:	4b0a      	ldr	r3, [pc, #40]	@ (800a134 <prvInitialiseTaskLists+0x7c>)
 800a10a:	4a05      	ldr	r2, [pc, #20]	@ (800a120 <prvInitialiseTaskLists+0x68>)
 800a10c:	601a      	str	r2, [r3, #0]
}
 800a10e:	bf00      	nop
 800a110:	3708      	adds	r7, #8
 800a112:	46bd      	mov	sp, r7
 800a114:	bd80      	pop	{r7, pc}
 800a116:	bf00      	nop
 800a118:	20000654 	.word	0x20000654
 800a11c:	200006e0 	.word	0x200006e0
 800a120:	200006f4 	.word	0x200006f4
 800a124:	20000710 	.word	0x20000710
 800a128:	20000724 	.word	0x20000724
 800a12c:	2000073c 	.word	0x2000073c
 800a130:	20000708 	.word	0x20000708
 800a134:	2000070c 	.word	0x2000070c

0800a138 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b082      	sub	sp, #8
 800a13c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a13e:	e019      	b.n	800a174 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a140:	f000 f9f2 	bl	800a528 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a144:	4b10      	ldr	r3, [pc, #64]	@ (800a188 <prvCheckTasksWaitingTermination+0x50>)
 800a146:	68db      	ldr	r3, [r3, #12]
 800a148:	68db      	ldr	r3, [r3, #12]
 800a14a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	3304      	adds	r3, #4
 800a150:	4618      	mov	r0, r3
 800a152:	f7ff fbd1 	bl	80098f8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a156:	4b0d      	ldr	r3, [pc, #52]	@ (800a18c <prvCheckTasksWaitingTermination+0x54>)
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	3b01      	subs	r3, #1
 800a15c:	4a0b      	ldr	r2, [pc, #44]	@ (800a18c <prvCheckTasksWaitingTermination+0x54>)
 800a15e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a160:	4b0b      	ldr	r3, [pc, #44]	@ (800a190 <prvCheckTasksWaitingTermination+0x58>)
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	3b01      	subs	r3, #1
 800a166:	4a0a      	ldr	r2, [pc, #40]	@ (800a190 <prvCheckTasksWaitingTermination+0x58>)
 800a168:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a16a:	f000 fa0f 	bl	800a58c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a16e:	6878      	ldr	r0, [r7, #4]
 800a170:	f000 f810 	bl	800a194 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a174:	4b06      	ldr	r3, [pc, #24]	@ (800a190 <prvCheckTasksWaitingTermination+0x58>)
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d1e1      	bne.n	800a140 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a17c:	bf00      	nop
 800a17e:	bf00      	nop
 800a180:	3708      	adds	r7, #8
 800a182:	46bd      	mov	sp, r7
 800a184:	bd80      	pop	{r7, pc}
 800a186:	bf00      	nop
 800a188:	20000724 	.word	0x20000724
 800a18c:	20000750 	.word	0x20000750
 800a190:	20000738 	.word	0x20000738

0800a194 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a194:	b580      	push	{r7, lr}
 800a196:	b082      	sub	sp, #8
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	334c      	adds	r3, #76	@ 0x4c
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	f001 fd41 	bl	800bc28 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	f000 fb6a 	bl	800a884 <vPortFree>
			vPortFree( pxTCB );
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	f000 fb67 	bl	800a884 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a1b6:	bf00      	nop
 800a1b8:	3708      	adds	r7, #8
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	bd80      	pop	{r7, pc}
	...

0800a1c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a1c0:	b480      	push	{r7}
 800a1c2:	b083      	sub	sp, #12
 800a1c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a1c6:	4b0c      	ldr	r3, [pc, #48]	@ (800a1f8 <prvResetNextTaskUnblockTime+0x38>)
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d104      	bne.n	800a1da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a1d0:	4b0a      	ldr	r3, [pc, #40]	@ (800a1fc <prvResetNextTaskUnblockTime+0x3c>)
 800a1d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a1d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a1d8:	e008      	b.n	800a1ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1da:	4b07      	ldr	r3, [pc, #28]	@ (800a1f8 <prvResetNextTaskUnblockTime+0x38>)
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	68db      	ldr	r3, [r3, #12]
 800a1e0:	68db      	ldr	r3, [r3, #12]
 800a1e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	685b      	ldr	r3, [r3, #4]
 800a1e8:	4a04      	ldr	r2, [pc, #16]	@ (800a1fc <prvResetNextTaskUnblockTime+0x3c>)
 800a1ea:	6013      	str	r3, [r2, #0]
}
 800a1ec:	bf00      	nop
 800a1ee:	370c      	adds	r7, #12
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f6:	4770      	bx	lr
 800a1f8:	20000708 	.word	0x20000708
 800a1fc:	20000770 	.word	0x20000770

0800a200 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b084      	sub	sp, #16
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
 800a208:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a20a:	4b29      	ldr	r3, [pc, #164]	@ (800a2b0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a210:	4b28      	ldr	r3, [pc, #160]	@ (800a2b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	3304      	adds	r3, #4
 800a216:	4618      	mov	r0, r3
 800a218:	f7ff fb6e 	bl	80098f8 <uxListRemove>
 800a21c:	4603      	mov	r3, r0
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d10b      	bne.n	800a23a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a222:	4b24      	ldr	r3, [pc, #144]	@ (800a2b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a228:	2201      	movs	r2, #1
 800a22a:	fa02 f303 	lsl.w	r3, r2, r3
 800a22e:	43da      	mvns	r2, r3
 800a230:	4b21      	ldr	r3, [pc, #132]	@ (800a2b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	4013      	ands	r3, r2
 800a236:	4a20      	ldr	r2, [pc, #128]	@ (800a2b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a238:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a240:	d10a      	bne.n	800a258 <prvAddCurrentTaskToDelayedList+0x58>
 800a242:	683b      	ldr	r3, [r7, #0]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d007      	beq.n	800a258 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a248:	4b1a      	ldr	r3, [pc, #104]	@ (800a2b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	3304      	adds	r3, #4
 800a24e:	4619      	mov	r1, r3
 800a250:	481a      	ldr	r0, [pc, #104]	@ (800a2bc <prvAddCurrentTaskToDelayedList+0xbc>)
 800a252:	f7ff faf4 	bl	800983e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a256:	e026      	b.n	800a2a6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a258:	68fa      	ldr	r2, [r7, #12]
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	4413      	add	r3, r2
 800a25e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a260:	4b14      	ldr	r3, [pc, #80]	@ (800a2b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	68ba      	ldr	r2, [r7, #8]
 800a266:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a268:	68ba      	ldr	r2, [r7, #8]
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	429a      	cmp	r2, r3
 800a26e:	d209      	bcs.n	800a284 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a270:	4b13      	ldr	r3, [pc, #76]	@ (800a2c0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a272:	681a      	ldr	r2, [r3, #0]
 800a274:	4b0f      	ldr	r3, [pc, #60]	@ (800a2b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	3304      	adds	r3, #4
 800a27a:	4619      	mov	r1, r3
 800a27c:	4610      	mov	r0, r2
 800a27e:	f7ff fb02 	bl	8009886 <vListInsert>
}
 800a282:	e010      	b.n	800a2a6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a284:	4b0f      	ldr	r3, [pc, #60]	@ (800a2c4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a286:	681a      	ldr	r2, [r3, #0]
 800a288:	4b0a      	ldr	r3, [pc, #40]	@ (800a2b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	3304      	adds	r3, #4
 800a28e:	4619      	mov	r1, r3
 800a290:	4610      	mov	r0, r2
 800a292:	f7ff faf8 	bl	8009886 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a296:	4b0c      	ldr	r3, [pc, #48]	@ (800a2c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	68ba      	ldr	r2, [r7, #8]
 800a29c:	429a      	cmp	r2, r3
 800a29e:	d202      	bcs.n	800a2a6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a2a0:	4a09      	ldr	r2, [pc, #36]	@ (800a2c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a2a2:	68bb      	ldr	r3, [r7, #8]
 800a2a4:	6013      	str	r3, [r2, #0]
}
 800a2a6:	bf00      	nop
 800a2a8:	3710      	adds	r7, #16
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	bd80      	pop	{r7, pc}
 800a2ae:	bf00      	nop
 800a2b0:	20000754 	.word	0x20000754
 800a2b4:	20000650 	.word	0x20000650
 800a2b8:	20000758 	.word	0x20000758
 800a2bc:	2000073c 	.word	0x2000073c
 800a2c0:	2000070c 	.word	0x2000070c
 800a2c4:	20000708 	.word	0x20000708
 800a2c8:	20000770 	.word	0x20000770

0800a2cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a2cc:	b480      	push	{r7}
 800a2ce:	b085      	sub	sp, #20
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	60f8      	str	r0, [r7, #12]
 800a2d4:	60b9      	str	r1, [r7, #8]
 800a2d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	3b04      	subs	r3, #4
 800a2dc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a2e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	3b04      	subs	r3, #4
 800a2ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a2ec:	68bb      	ldr	r3, [r7, #8]
 800a2ee:	f023 0201 	bic.w	r2, r3, #1
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	3b04      	subs	r3, #4
 800a2fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a2fc:	4a0c      	ldr	r2, [pc, #48]	@ (800a330 <pxPortInitialiseStack+0x64>)
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	3b14      	subs	r3, #20
 800a306:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a308:	687a      	ldr	r2, [r7, #4]
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	3b04      	subs	r3, #4
 800a312:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	f06f 0202 	mvn.w	r2, #2
 800a31a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	3b20      	subs	r3, #32
 800a320:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a322:	68fb      	ldr	r3, [r7, #12]
}
 800a324:	4618      	mov	r0, r3
 800a326:	3714      	adds	r7, #20
 800a328:	46bd      	mov	sp, r7
 800a32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32e:	4770      	bx	lr
 800a330:	0800a335 	.word	0x0800a335

0800a334 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a334:	b480      	push	{r7}
 800a336:	b085      	sub	sp, #20
 800a338:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a33a:	2300      	movs	r3, #0
 800a33c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a33e:	4b13      	ldr	r3, [pc, #76]	@ (800a38c <prvTaskExitError+0x58>)
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a346:	d00b      	beq.n	800a360 <prvTaskExitError+0x2c>
	__asm volatile
 800a348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a34c:	f383 8811 	msr	BASEPRI, r3
 800a350:	f3bf 8f6f 	isb	sy
 800a354:	f3bf 8f4f 	dsb	sy
 800a358:	60fb      	str	r3, [r7, #12]
}
 800a35a:	bf00      	nop
 800a35c:	bf00      	nop
 800a35e:	e7fd      	b.n	800a35c <prvTaskExitError+0x28>
	__asm volatile
 800a360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a364:	f383 8811 	msr	BASEPRI, r3
 800a368:	f3bf 8f6f 	isb	sy
 800a36c:	f3bf 8f4f 	dsb	sy
 800a370:	60bb      	str	r3, [r7, #8]
}
 800a372:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a374:	bf00      	nop
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d0fc      	beq.n	800a376 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a37c:	bf00      	nop
 800a37e:	bf00      	nop
 800a380:	3714      	adds	r7, #20
 800a382:	46bd      	mov	sp, r7
 800a384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a388:	4770      	bx	lr
 800a38a:	bf00      	nop
 800a38c:	20000010 	.word	0x20000010

0800a390 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a390:	4b07      	ldr	r3, [pc, #28]	@ (800a3b0 <pxCurrentTCBConst2>)
 800a392:	6819      	ldr	r1, [r3, #0]
 800a394:	6808      	ldr	r0, [r1, #0]
 800a396:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a39a:	f380 8809 	msr	PSP, r0
 800a39e:	f3bf 8f6f 	isb	sy
 800a3a2:	f04f 0000 	mov.w	r0, #0
 800a3a6:	f380 8811 	msr	BASEPRI, r0
 800a3aa:	4770      	bx	lr
 800a3ac:	f3af 8000 	nop.w

0800a3b0 <pxCurrentTCBConst2>:
 800a3b0:	20000650 	.word	0x20000650
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a3b4:	bf00      	nop
 800a3b6:	bf00      	nop

0800a3b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a3b8:	4808      	ldr	r0, [pc, #32]	@ (800a3dc <prvPortStartFirstTask+0x24>)
 800a3ba:	6800      	ldr	r0, [r0, #0]
 800a3bc:	6800      	ldr	r0, [r0, #0]
 800a3be:	f380 8808 	msr	MSP, r0
 800a3c2:	f04f 0000 	mov.w	r0, #0
 800a3c6:	f380 8814 	msr	CONTROL, r0
 800a3ca:	b662      	cpsie	i
 800a3cc:	b661      	cpsie	f
 800a3ce:	f3bf 8f4f 	dsb	sy
 800a3d2:	f3bf 8f6f 	isb	sy
 800a3d6:	df00      	svc	0
 800a3d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a3da:	bf00      	nop
 800a3dc:	e000ed08 	.word	0xe000ed08

0800a3e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b086      	sub	sp, #24
 800a3e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a3e6:	4b47      	ldr	r3, [pc, #284]	@ (800a504 <xPortStartScheduler+0x124>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	4a47      	ldr	r2, [pc, #284]	@ (800a508 <xPortStartScheduler+0x128>)
 800a3ec:	4293      	cmp	r3, r2
 800a3ee:	d10b      	bne.n	800a408 <xPortStartScheduler+0x28>
	__asm volatile
 800a3f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3f4:	f383 8811 	msr	BASEPRI, r3
 800a3f8:	f3bf 8f6f 	isb	sy
 800a3fc:	f3bf 8f4f 	dsb	sy
 800a400:	613b      	str	r3, [r7, #16]
}
 800a402:	bf00      	nop
 800a404:	bf00      	nop
 800a406:	e7fd      	b.n	800a404 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a408:	4b3e      	ldr	r3, [pc, #248]	@ (800a504 <xPortStartScheduler+0x124>)
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	4a3f      	ldr	r2, [pc, #252]	@ (800a50c <xPortStartScheduler+0x12c>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d10b      	bne.n	800a42a <xPortStartScheduler+0x4a>
	__asm volatile
 800a412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a416:	f383 8811 	msr	BASEPRI, r3
 800a41a:	f3bf 8f6f 	isb	sy
 800a41e:	f3bf 8f4f 	dsb	sy
 800a422:	60fb      	str	r3, [r7, #12]
}
 800a424:	bf00      	nop
 800a426:	bf00      	nop
 800a428:	e7fd      	b.n	800a426 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a42a:	4b39      	ldr	r3, [pc, #228]	@ (800a510 <xPortStartScheduler+0x130>)
 800a42c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a42e:	697b      	ldr	r3, [r7, #20]
 800a430:	781b      	ldrb	r3, [r3, #0]
 800a432:	b2db      	uxtb	r3, r3
 800a434:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a436:	697b      	ldr	r3, [r7, #20]
 800a438:	22ff      	movs	r2, #255	@ 0xff
 800a43a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a43c:	697b      	ldr	r3, [r7, #20]
 800a43e:	781b      	ldrb	r3, [r3, #0]
 800a440:	b2db      	uxtb	r3, r3
 800a442:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a444:	78fb      	ldrb	r3, [r7, #3]
 800a446:	b2db      	uxtb	r3, r3
 800a448:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a44c:	b2da      	uxtb	r2, r3
 800a44e:	4b31      	ldr	r3, [pc, #196]	@ (800a514 <xPortStartScheduler+0x134>)
 800a450:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a452:	4b31      	ldr	r3, [pc, #196]	@ (800a518 <xPortStartScheduler+0x138>)
 800a454:	2207      	movs	r2, #7
 800a456:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a458:	e009      	b.n	800a46e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a45a:	4b2f      	ldr	r3, [pc, #188]	@ (800a518 <xPortStartScheduler+0x138>)
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	3b01      	subs	r3, #1
 800a460:	4a2d      	ldr	r2, [pc, #180]	@ (800a518 <xPortStartScheduler+0x138>)
 800a462:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a464:	78fb      	ldrb	r3, [r7, #3]
 800a466:	b2db      	uxtb	r3, r3
 800a468:	005b      	lsls	r3, r3, #1
 800a46a:	b2db      	uxtb	r3, r3
 800a46c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a46e:	78fb      	ldrb	r3, [r7, #3]
 800a470:	b2db      	uxtb	r3, r3
 800a472:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a476:	2b80      	cmp	r3, #128	@ 0x80
 800a478:	d0ef      	beq.n	800a45a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a47a:	4b27      	ldr	r3, [pc, #156]	@ (800a518 <xPortStartScheduler+0x138>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	f1c3 0307 	rsb	r3, r3, #7
 800a482:	2b04      	cmp	r3, #4
 800a484:	d00b      	beq.n	800a49e <xPortStartScheduler+0xbe>
	__asm volatile
 800a486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a48a:	f383 8811 	msr	BASEPRI, r3
 800a48e:	f3bf 8f6f 	isb	sy
 800a492:	f3bf 8f4f 	dsb	sy
 800a496:	60bb      	str	r3, [r7, #8]
}
 800a498:	bf00      	nop
 800a49a:	bf00      	nop
 800a49c:	e7fd      	b.n	800a49a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a49e:	4b1e      	ldr	r3, [pc, #120]	@ (800a518 <xPortStartScheduler+0x138>)
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	021b      	lsls	r3, r3, #8
 800a4a4:	4a1c      	ldr	r2, [pc, #112]	@ (800a518 <xPortStartScheduler+0x138>)
 800a4a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a4a8:	4b1b      	ldr	r3, [pc, #108]	@ (800a518 <xPortStartScheduler+0x138>)
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a4b0:	4a19      	ldr	r2, [pc, #100]	@ (800a518 <xPortStartScheduler+0x138>)
 800a4b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	b2da      	uxtb	r2, r3
 800a4b8:	697b      	ldr	r3, [r7, #20]
 800a4ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a4bc:	4b17      	ldr	r3, [pc, #92]	@ (800a51c <xPortStartScheduler+0x13c>)
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	4a16      	ldr	r2, [pc, #88]	@ (800a51c <xPortStartScheduler+0x13c>)
 800a4c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a4c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a4c8:	4b14      	ldr	r3, [pc, #80]	@ (800a51c <xPortStartScheduler+0x13c>)
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	4a13      	ldr	r2, [pc, #76]	@ (800a51c <xPortStartScheduler+0x13c>)
 800a4ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a4d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a4d4:	f000 f8da 	bl	800a68c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a4d8:	4b11      	ldr	r3, [pc, #68]	@ (800a520 <xPortStartScheduler+0x140>)
 800a4da:	2200      	movs	r2, #0
 800a4dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a4de:	f000 f8f9 	bl	800a6d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a4e2:	4b10      	ldr	r3, [pc, #64]	@ (800a524 <xPortStartScheduler+0x144>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	4a0f      	ldr	r2, [pc, #60]	@ (800a524 <xPortStartScheduler+0x144>)
 800a4e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a4ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a4ee:	f7ff ff63 	bl	800a3b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a4f2:	f7ff fd65 	bl	8009fc0 <vTaskSwitchContext>
	prvTaskExitError();
 800a4f6:	f7ff ff1d 	bl	800a334 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a4fa:	2300      	movs	r3, #0
}
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	3718      	adds	r7, #24
 800a500:	46bd      	mov	sp, r7
 800a502:	bd80      	pop	{r7, pc}
 800a504:	e000ed00 	.word	0xe000ed00
 800a508:	410fc271 	.word	0x410fc271
 800a50c:	410fc270 	.word	0x410fc270
 800a510:	e000e400 	.word	0xe000e400
 800a514:	2000077c 	.word	0x2000077c
 800a518:	20000780 	.word	0x20000780
 800a51c:	e000ed20 	.word	0xe000ed20
 800a520:	20000010 	.word	0x20000010
 800a524:	e000ef34 	.word	0xe000ef34

0800a528 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a528:	b480      	push	{r7}
 800a52a:	b083      	sub	sp, #12
 800a52c:	af00      	add	r7, sp, #0
	__asm volatile
 800a52e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a532:	f383 8811 	msr	BASEPRI, r3
 800a536:	f3bf 8f6f 	isb	sy
 800a53a:	f3bf 8f4f 	dsb	sy
 800a53e:	607b      	str	r3, [r7, #4]
}
 800a540:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a542:	4b10      	ldr	r3, [pc, #64]	@ (800a584 <vPortEnterCritical+0x5c>)
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	3301      	adds	r3, #1
 800a548:	4a0e      	ldr	r2, [pc, #56]	@ (800a584 <vPortEnterCritical+0x5c>)
 800a54a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a54c:	4b0d      	ldr	r3, [pc, #52]	@ (800a584 <vPortEnterCritical+0x5c>)
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	2b01      	cmp	r3, #1
 800a552:	d110      	bne.n	800a576 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a554:	4b0c      	ldr	r3, [pc, #48]	@ (800a588 <vPortEnterCritical+0x60>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	b2db      	uxtb	r3, r3
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d00b      	beq.n	800a576 <vPortEnterCritical+0x4e>
	__asm volatile
 800a55e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a562:	f383 8811 	msr	BASEPRI, r3
 800a566:	f3bf 8f6f 	isb	sy
 800a56a:	f3bf 8f4f 	dsb	sy
 800a56e:	603b      	str	r3, [r7, #0]
}
 800a570:	bf00      	nop
 800a572:	bf00      	nop
 800a574:	e7fd      	b.n	800a572 <vPortEnterCritical+0x4a>
	}
}
 800a576:	bf00      	nop
 800a578:	370c      	adds	r7, #12
 800a57a:	46bd      	mov	sp, r7
 800a57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a580:	4770      	bx	lr
 800a582:	bf00      	nop
 800a584:	20000010 	.word	0x20000010
 800a588:	e000ed04 	.word	0xe000ed04

0800a58c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a58c:	b480      	push	{r7}
 800a58e:	b083      	sub	sp, #12
 800a590:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a592:	4b12      	ldr	r3, [pc, #72]	@ (800a5dc <vPortExitCritical+0x50>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d10b      	bne.n	800a5b2 <vPortExitCritical+0x26>
	__asm volatile
 800a59a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a59e:	f383 8811 	msr	BASEPRI, r3
 800a5a2:	f3bf 8f6f 	isb	sy
 800a5a6:	f3bf 8f4f 	dsb	sy
 800a5aa:	607b      	str	r3, [r7, #4]
}
 800a5ac:	bf00      	nop
 800a5ae:	bf00      	nop
 800a5b0:	e7fd      	b.n	800a5ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a5b2:	4b0a      	ldr	r3, [pc, #40]	@ (800a5dc <vPortExitCritical+0x50>)
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	3b01      	subs	r3, #1
 800a5b8:	4a08      	ldr	r2, [pc, #32]	@ (800a5dc <vPortExitCritical+0x50>)
 800a5ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a5bc:	4b07      	ldr	r3, [pc, #28]	@ (800a5dc <vPortExitCritical+0x50>)
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d105      	bne.n	800a5d0 <vPortExitCritical+0x44>
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a5c8:	683b      	ldr	r3, [r7, #0]
 800a5ca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a5ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a5d0:	bf00      	nop
 800a5d2:	370c      	adds	r7, #12
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5da:	4770      	bx	lr
 800a5dc:	20000010 	.word	0x20000010

0800a5e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a5e0:	f3ef 8009 	mrs	r0, PSP
 800a5e4:	f3bf 8f6f 	isb	sy
 800a5e8:	4b15      	ldr	r3, [pc, #84]	@ (800a640 <pxCurrentTCBConst>)
 800a5ea:	681a      	ldr	r2, [r3, #0]
 800a5ec:	f01e 0f10 	tst.w	lr, #16
 800a5f0:	bf08      	it	eq
 800a5f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a5f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5fa:	6010      	str	r0, [r2, #0]
 800a5fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a600:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a604:	f380 8811 	msr	BASEPRI, r0
 800a608:	f3bf 8f4f 	dsb	sy
 800a60c:	f3bf 8f6f 	isb	sy
 800a610:	f7ff fcd6 	bl	8009fc0 <vTaskSwitchContext>
 800a614:	f04f 0000 	mov.w	r0, #0
 800a618:	f380 8811 	msr	BASEPRI, r0
 800a61c:	bc09      	pop	{r0, r3}
 800a61e:	6819      	ldr	r1, [r3, #0]
 800a620:	6808      	ldr	r0, [r1, #0]
 800a622:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a626:	f01e 0f10 	tst.w	lr, #16
 800a62a:	bf08      	it	eq
 800a62c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a630:	f380 8809 	msr	PSP, r0
 800a634:	f3bf 8f6f 	isb	sy
 800a638:	4770      	bx	lr
 800a63a:	bf00      	nop
 800a63c:	f3af 8000 	nop.w

0800a640 <pxCurrentTCBConst>:
 800a640:	20000650 	.word	0x20000650
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a644:	bf00      	nop
 800a646:	bf00      	nop

0800a648 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b082      	sub	sp, #8
 800a64c:	af00      	add	r7, sp, #0
	__asm volatile
 800a64e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a652:	f383 8811 	msr	BASEPRI, r3
 800a656:	f3bf 8f6f 	isb	sy
 800a65a:	f3bf 8f4f 	dsb	sy
 800a65e:	607b      	str	r3, [r7, #4]
}
 800a660:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a662:	f7ff fbf3 	bl	8009e4c <xTaskIncrementTick>
 800a666:	4603      	mov	r3, r0
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d003      	beq.n	800a674 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a66c:	4b06      	ldr	r3, [pc, #24]	@ (800a688 <SysTick_Handler+0x40>)
 800a66e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a672:	601a      	str	r2, [r3, #0]
 800a674:	2300      	movs	r3, #0
 800a676:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	f383 8811 	msr	BASEPRI, r3
}
 800a67e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a680:	bf00      	nop
 800a682:	3708      	adds	r7, #8
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}
 800a688:	e000ed04 	.word	0xe000ed04

0800a68c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a68c:	b480      	push	{r7}
 800a68e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a690:	4b0b      	ldr	r3, [pc, #44]	@ (800a6c0 <vPortSetupTimerInterrupt+0x34>)
 800a692:	2200      	movs	r2, #0
 800a694:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a696:	4b0b      	ldr	r3, [pc, #44]	@ (800a6c4 <vPortSetupTimerInterrupt+0x38>)
 800a698:	2200      	movs	r2, #0
 800a69a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a69c:	4b0a      	ldr	r3, [pc, #40]	@ (800a6c8 <vPortSetupTimerInterrupt+0x3c>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	4a0a      	ldr	r2, [pc, #40]	@ (800a6cc <vPortSetupTimerInterrupt+0x40>)
 800a6a2:	fba2 2303 	umull	r2, r3, r2, r3
 800a6a6:	099b      	lsrs	r3, r3, #6
 800a6a8:	4a09      	ldr	r2, [pc, #36]	@ (800a6d0 <vPortSetupTimerInterrupt+0x44>)
 800a6aa:	3b01      	subs	r3, #1
 800a6ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a6ae:	4b04      	ldr	r3, [pc, #16]	@ (800a6c0 <vPortSetupTimerInterrupt+0x34>)
 800a6b0:	2207      	movs	r2, #7
 800a6b2:	601a      	str	r2, [r3, #0]
}
 800a6b4:	bf00      	nop
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6bc:	4770      	bx	lr
 800a6be:	bf00      	nop
 800a6c0:	e000e010 	.word	0xe000e010
 800a6c4:	e000e018 	.word	0xe000e018
 800a6c8:	20000004 	.word	0x20000004
 800a6cc:	10624dd3 	.word	0x10624dd3
 800a6d0:	e000e014 	.word	0xe000e014

0800a6d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a6d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a6e4 <vPortEnableVFP+0x10>
 800a6d8:	6801      	ldr	r1, [r0, #0]
 800a6da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a6de:	6001      	str	r1, [r0, #0]
 800a6e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a6e2:	bf00      	nop
 800a6e4:	e000ed88 	.word	0xe000ed88

0800a6e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b08a      	sub	sp, #40	@ 0x28
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a6f4:	f7ff fafe 	bl	8009cf4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a6f8:	4b5c      	ldr	r3, [pc, #368]	@ (800a86c <pvPortMalloc+0x184>)
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d101      	bne.n	800a704 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a700:	f000 f924 	bl	800a94c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a704:	4b5a      	ldr	r3, [pc, #360]	@ (800a870 <pvPortMalloc+0x188>)
 800a706:	681a      	ldr	r2, [r3, #0]
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	4013      	ands	r3, r2
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	f040 8095 	bne.w	800a83c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d01e      	beq.n	800a756 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a718:	2208      	movs	r2, #8
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	4413      	add	r3, r2
 800a71e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	f003 0307 	and.w	r3, r3, #7
 800a726:	2b00      	cmp	r3, #0
 800a728:	d015      	beq.n	800a756 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	f023 0307 	bic.w	r3, r3, #7
 800a730:	3308      	adds	r3, #8
 800a732:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	f003 0307 	and.w	r3, r3, #7
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d00b      	beq.n	800a756 <pvPortMalloc+0x6e>
	__asm volatile
 800a73e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a742:	f383 8811 	msr	BASEPRI, r3
 800a746:	f3bf 8f6f 	isb	sy
 800a74a:	f3bf 8f4f 	dsb	sy
 800a74e:	617b      	str	r3, [r7, #20]
}
 800a750:	bf00      	nop
 800a752:	bf00      	nop
 800a754:	e7fd      	b.n	800a752 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d06f      	beq.n	800a83c <pvPortMalloc+0x154>
 800a75c:	4b45      	ldr	r3, [pc, #276]	@ (800a874 <pvPortMalloc+0x18c>)
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	687a      	ldr	r2, [r7, #4]
 800a762:	429a      	cmp	r2, r3
 800a764:	d86a      	bhi.n	800a83c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a766:	4b44      	ldr	r3, [pc, #272]	@ (800a878 <pvPortMalloc+0x190>)
 800a768:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a76a:	4b43      	ldr	r3, [pc, #268]	@ (800a878 <pvPortMalloc+0x190>)
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a770:	e004      	b.n	800a77c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a774:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a77c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a77e:	685b      	ldr	r3, [r3, #4]
 800a780:	687a      	ldr	r2, [r7, #4]
 800a782:	429a      	cmp	r2, r3
 800a784:	d903      	bls.n	800a78e <pvPortMalloc+0xa6>
 800a786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d1f1      	bne.n	800a772 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a78e:	4b37      	ldr	r3, [pc, #220]	@ (800a86c <pvPortMalloc+0x184>)
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a794:	429a      	cmp	r2, r3
 800a796:	d051      	beq.n	800a83c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a798:	6a3b      	ldr	r3, [r7, #32]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	2208      	movs	r2, #8
 800a79e:	4413      	add	r3, r2
 800a7a0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a7a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7a4:	681a      	ldr	r2, [r3, #0]
 800a7a6:	6a3b      	ldr	r3, [r7, #32]
 800a7a8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a7aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ac:	685a      	ldr	r2, [r3, #4]
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	1ad2      	subs	r2, r2, r3
 800a7b2:	2308      	movs	r3, #8
 800a7b4:	005b      	lsls	r3, r3, #1
 800a7b6:	429a      	cmp	r2, r3
 800a7b8:	d920      	bls.n	800a7fc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a7ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	4413      	add	r3, r2
 800a7c0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a7c2:	69bb      	ldr	r3, [r7, #24]
 800a7c4:	f003 0307 	and.w	r3, r3, #7
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d00b      	beq.n	800a7e4 <pvPortMalloc+0xfc>
	__asm volatile
 800a7cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7d0:	f383 8811 	msr	BASEPRI, r3
 800a7d4:	f3bf 8f6f 	isb	sy
 800a7d8:	f3bf 8f4f 	dsb	sy
 800a7dc:	613b      	str	r3, [r7, #16]
}
 800a7de:	bf00      	nop
 800a7e0:	bf00      	nop
 800a7e2:	e7fd      	b.n	800a7e0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a7e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7e6:	685a      	ldr	r2, [r3, #4]
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	1ad2      	subs	r2, r2, r3
 800a7ec:	69bb      	ldr	r3, [r7, #24]
 800a7ee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a7f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f2:	687a      	ldr	r2, [r7, #4]
 800a7f4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a7f6:	69b8      	ldr	r0, [r7, #24]
 800a7f8:	f000 f90a 	bl	800aa10 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a7fc:	4b1d      	ldr	r3, [pc, #116]	@ (800a874 <pvPortMalloc+0x18c>)
 800a7fe:	681a      	ldr	r2, [r3, #0]
 800a800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a802:	685b      	ldr	r3, [r3, #4]
 800a804:	1ad3      	subs	r3, r2, r3
 800a806:	4a1b      	ldr	r2, [pc, #108]	@ (800a874 <pvPortMalloc+0x18c>)
 800a808:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a80a:	4b1a      	ldr	r3, [pc, #104]	@ (800a874 <pvPortMalloc+0x18c>)
 800a80c:	681a      	ldr	r2, [r3, #0]
 800a80e:	4b1b      	ldr	r3, [pc, #108]	@ (800a87c <pvPortMalloc+0x194>)
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	429a      	cmp	r2, r3
 800a814:	d203      	bcs.n	800a81e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a816:	4b17      	ldr	r3, [pc, #92]	@ (800a874 <pvPortMalloc+0x18c>)
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	4a18      	ldr	r2, [pc, #96]	@ (800a87c <pvPortMalloc+0x194>)
 800a81c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a81e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a820:	685a      	ldr	r2, [r3, #4]
 800a822:	4b13      	ldr	r3, [pc, #76]	@ (800a870 <pvPortMalloc+0x188>)
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	431a      	orrs	r2, r3
 800a828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a82a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a82c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a82e:	2200      	movs	r2, #0
 800a830:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a832:	4b13      	ldr	r3, [pc, #76]	@ (800a880 <pvPortMalloc+0x198>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	3301      	adds	r3, #1
 800a838:	4a11      	ldr	r2, [pc, #68]	@ (800a880 <pvPortMalloc+0x198>)
 800a83a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a83c:	f7ff fa68 	bl	8009d10 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a840:	69fb      	ldr	r3, [r7, #28]
 800a842:	f003 0307 	and.w	r3, r3, #7
 800a846:	2b00      	cmp	r3, #0
 800a848:	d00b      	beq.n	800a862 <pvPortMalloc+0x17a>
	__asm volatile
 800a84a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a84e:	f383 8811 	msr	BASEPRI, r3
 800a852:	f3bf 8f6f 	isb	sy
 800a856:	f3bf 8f4f 	dsb	sy
 800a85a:	60fb      	str	r3, [r7, #12]
}
 800a85c:	bf00      	nop
 800a85e:	bf00      	nop
 800a860:	e7fd      	b.n	800a85e <pvPortMalloc+0x176>
	return pvReturn;
 800a862:	69fb      	ldr	r3, [r7, #28]
}
 800a864:	4618      	mov	r0, r3
 800a866:	3728      	adds	r7, #40	@ 0x28
 800a868:	46bd      	mov	sp, r7
 800a86a:	bd80      	pop	{r7, pc}
 800a86c:	2000138c 	.word	0x2000138c
 800a870:	200013a0 	.word	0x200013a0
 800a874:	20001390 	.word	0x20001390
 800a878:	20001384 	.word	0x20001384
 800a87c:	20001394 	.word	0x20001394
 800a880:	20001398 	.word	0x20001398

0800a884 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b086      	sub	sp, #24
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d04f      	beq.n	800a936 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a896:	2308      	movs	r3, #8
 800a898:	425b      	negs	r3, r3
 800a89a:	697a      	ldr	r2, [r7, #20]
 800a89c:	4413      	add	r3, r2
 800a89e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a8a0:	697b      	ldr	r3, [r7, #20]
 800a8a2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a8a4:	693b      	ldr	r3, [r7, #16]
 800a8a6:	685a      	ldr	r2, [r3, #4]
 800a8a8:	4b25      	ldr	r3, [pc, #148]	@ (800a940 <vPortFree+0xbc>)
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	4013      	ands	r3, r2
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d10b      	bne.n	800a8ca <vPortFree+0x46>
	__asm volatile
 800a8b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8b6:	f383 8811 	msr	BASEPRI, r3
 800a8ba:	f3bf 8f6f 	isb	sy
 800a8be:	f3bf 8f4f 	dsb	sy
 800a8c2:	60fb      	str	r3, [r7, #12]
}
 800a8c4:	bf00      	nop
 800a8c6:	bf00      	nop
 800a8c8:	e7fd      	b.n	800a8c6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a8ca:	693b      	ldr	r3, [r7, #16]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d00b      	beq.n	800a8ea <vPortFree+0x66>
	__asm volatile
 800a8d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8d6:	f383 8811 	msr	BASEPRI, r3
 800a8da:	f3bf 8f6f 	isb	sy
 800a8de:	f3bf 8f4f 	dsb	sy
 800a8e2:	60bb      	str	r3, [r7, #8]
}
 800a8e4:	bf00      	nop
 800a8e6:	bf00      	nop
 800a8e8:	e7fd      	b.n	800a8e6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a8ea:	693b      	ldr	r3, [r7, #16]
 800a8ec:	685a      	ldr	r2, [r3, #4]
 800a8ee:	4b14      	ldr	r3, [pc, #80]	@ (800a940 <vPortFree+0xbc>)
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	4013      	ands	r3, r2
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d01e      	beq.n	800a936 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a8f8:	693b      	ldr	r3, [r7, #16]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d11a      	bne.n	800a936 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a900:	693b      	ldr	r3, [r7, #16]
 800a902:	685a      	ldr	r2, [r3, #4]
 800a904:	4b0e      	ldr	r3, [pc, #56]	@ (800a940 <vPortFree+0xbc>)
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	43db      	mvns	r3, r3
 800a90a:	401a      	ands	r2, r3
 800a90c:	693b      	ldr	r3, [r7, #16]
 800a90e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a910:	f7ff f9f0 	bl	8009cf4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a914:	693b      	ldr	r3, [r7, #16]
 800a916:	685a      	ldr	r2, [r3, #4]
 800a918:	4b0a      	ldr	r3, [pc, #40]	@ (800a944 <vPortFree+0xc0>)
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	4413      	add	r3, r2
 800a91e:	4a09      	ldr	r2, [pc, #36]	@ (800a944 <vPortFree+0xc0>)
 800a920:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a922:	6938      	ldr	r0, [r7, #16]
 800a924:	f000 f874 	bl	800aa10 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a928:	4b07      	ldr	r3, [pc, #28]	@ (800a948 <vPortFree+0xc4>)
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	3301      	adds	r3, #1
 800a92e:	4a06      	ldr	r2, [pc, #24]	@ (800a948 <vPortFree+0xc4>)
 800a930:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a932:	f7ff f9ed 	bl	8009d10 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a936:	bf00      	nop
 800a938:	3718      	adds	r7, #24
 800a93a:	46bd      	mov	sp, r7
 800a93c:	bd80      	pop	{r7, pc}
 800a93e:	bf00      	nop
 800a940:	200013a0 	.word	0x200013a0
 800a944:	20001390 	.word	0x20001390
 800a948:	2000139c 	.word	0x2000139c

0800a94c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a94c:	b480      	push	{r7}
 800a94e:	b085      	sub	sp, #20
 800a950:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a952:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800a956:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a958:	4b27      	ldr	r3, [pc, #156]	@ (800a9f8 <prvHeapInit+0xac>)
 800a95a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	f003 0307 	and.w	r3, r3, #7
 800a962:	2b00      	cmp	r3, #0
 800a964:	d00c      	beq.n	800a980 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	3307      	adds	r3, #7
 800a96a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	f023 0307 	bic.w	r3, r3, #7
 800a972:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a974:	68ba      	ldr	r2, [r7, #8]
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	1ad3      	subs	r3, r2, r3
 800a97a:	4a1f      	ldr	r2, [pc, #124]	@ (800a9f8 <prvHeapInit+0xac>)
 800a97c:	4413      	add	r3, r2
 800a97e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a984:	4a1d      	ldr	r2, [pc, #116]	@ (800a9fc <prvHeapInit+0xb0>)
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a98a:	4b1c      	ldr	r3, [pc, #112]	@ (800a9fc <prvHeapInit+0xb0>)
 800a98c:	2200      	movs	r2, #0
 800a98e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	68ba      	ldr	r2, [r7, #8]
 800a994:	4413      	add	r3, r2
 800a996:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a998:	2208      	movs	r2, #8
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	1a9b      	subs	r3, r3, r2
 800a99e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	f023 0307 	bic.w	r3, r3, #7
 800a9a6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	4a15      	ldr	r2, [pc, #84]	@ (800aa00 <prvHeapInit+0xb4>)
 800a9ac:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a9ae:	4b14      	ldr	r3, [pc, #80]	@ (800aa00 <prvHeapInit+0xb4>)
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a9b6:	4b12      	ldr	r3, [pc, #72]	@ (800aa00 <prvHeapInit+0xb4>)
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	68fa      	ldr	r2, [r7, #12]
 800a9c6:	1ad2      	subs	r2, r2, r3
 800a9c8:	683b      	ldr	r3, [r7, #0]
 800a9ca:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a9cc:	4b0c      	ldr	r3, [pc, #48]	@ (800aa00 <prvHeapInit+0xb4>)
 800a9ce:	681a      	ldr	r2, [r3, #0]
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a9d4:	683b      	ldr	r3, [r7, #0]
 800a9d6:	685b      	ldr	r3, [r3, #4]
 800a9d8:	4a0a      	ldr	r2, [pc, #40]	@ (800aa04 <prvHeapInit+0xb8>)
 800a9da:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a9dc:	683b      	ldr	r3, [r7, #0]
 800a9de:	685b      	ldr	r3, [r3, #4]
 800a9e0:	4a09      	ldr	r2, [pc, #36]	@ (800aa08 <prvHeapInit+0xbc>)
 800a9e2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a9e4:	4b09      	ldr	r3, [pc, #36]	@ (800aa0c <prvHeapInit+0xc0>)
 800a9e6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a9ea:	601a      	str	r2, [r3, #0]
}
 800a9ec:	bf00      	nop
 800a9ee:	3714      	adds	r7, #20
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f6:	4770      	bx	lr
 800a9f8:	20000784 	.word	0x20000784
 800a9fc:	20001384 	.word	0x20001384
 800aa00:	2000138c 	.word	0x2000138c
 800aa04:	20001394 	.word	0x20001394
 800aa08:	20001390 	.word	0x20001390
 800aa0c:	200013a0 	.word	0x200013a0

0800aa10 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800aa10:	b480      	push	{r7}
 800aa12:	b085      	sub	sp, #20
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aa18:	4b28      	ldr	r3, [pc, #160]	@ (800aabc <prvInsertBlockIntoFreeList+0xac>)
 800aa1a:	60fb      	str	r3, [r7, #12]
 800aa1c:	e002      	b.n	800aa24 <prvInsertBlockIntoFreeList+0x14>
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	60fb      	str	r3, [r7, #12]
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	687a      	ldr	r2, [r7, #4]
 800aa2a:	429a      	cmp	r2, r3
 800aa2c:	d8f7      	bhi.n	800aa1e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	685b      	ldr	r3, [r3, #4]
 800aa36:	68ba      	ldr	r2, [r7, #8]
 800aa38:	4413      	add	r3, r2
 800aa3a:	687a      	ldr	r2, [r7, #4]
 800aa3c:	429a      	cmp	r2, r3
 800aa3e:	d108      	bne.n	800aa52 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	685a      	ldr	r2, [r3, #4]
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	685b      	ldr	r3, [r3, #4]
 800aa48:	441a      	add	r2, r3
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	685b      	ldr	r3, [r3, #4]
 800aa5a:	68ba      	ldr	r2, [r7, #8]
 800aa5c:	441a      	add	r2, r3
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	429a      	cmp	r2, r3
 800aa64:	d118      	bne.n	800aa98 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	681a      	ldr	r2, [r3, #0]
 800aa6a:	4b15      	ldr	r3, [pc, #84]	@ (800aac0 <prvInsertBlockIntoFreeList+0xb0>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	429a      	cmp	r2, r3
 800aa70:	d00d      	beq.n	800aa8e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	685a      	ldr	r2, [r3, #4]
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	685b      	ldr	r3, [r3, #4]
 800aa7c:	441a      	add	r2, r3
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	681a      	ldr	r2, [r3, #0]
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	601a      	str	r2, [r3, #0]
 800aa8c:	e008      	b.n	800aaa0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800aa8e:	4b0c      	ldr	r3, [pc, #48]	@ (800aac0 <prvInsertBlockIntoFreeList+0xb0>)
 800aa90:	681a      	ldr	r2, [r3, #0]
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	601a      	str	r2, [r3, #0]
 800aa96:	e003      	b.n	800aaa0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	681a      	ldr	r2, [r3, #0]
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800aaa0:	68fa      	ldr	r2, [r7, #12]
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	429a      	cmp	r2, r3
 800aaa6:	d002      	beq.n	800aaae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	687a      	ldr	r2, [r7, #4]
 800aaac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aaae:	bf00      	nop
 800aab0:	3714      	adds	r7, #20
 800aab2:	46bd      	mov	sp, r7
 800aab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab8:	4770      	bx	lr
 800aaba:	bf00      	nop
 800aabc:	20001384 	.word	0x20001384
 800aac0:	2000138c 	.word	0x2000138c

0800aac4 <__cvt>:
 800aac4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aac8:	ec57 6b10 	vmov	r6, r7, d0
 800aacc:	2f00      	cmp	r7, #0
 800aace:	460c      	mov	r4, r1
 800aad0:	4619      	mov	r1, r3
 800aad2:	463b      	mov	r3, r7
 800aad4:	bfbb      	ittet	lt
 800aad6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800aada:	461f      	movlt	r7, r3
 800aadc:	2300      	movge	r3, #0
 800aade:	232d      	movlt	r3, #45	@ 0x2d
 800aae0:	700b      	strb	r3, [r1, #0]
 800aae2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aae4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800aae8:	4691      	mov	r9, r2
 800aaea:	f023 0820 	bic.w	r8, r3, #32
 800aaee:	bfbc      	itt	lt
 800aaf0:	4632      	movlt	r2, r6
 800aaf2:	4616      	movlt	r6, r2
 800aaf4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800aaf8:	d005      	beq.n	800ab06 <__cvt+0x42>
 800aafa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800aafe:	d100      	bne.n	800ab02 <__cvt+0x3e>
 800ab00:	3401      	adds	r4, #1
 800ab02:	2102      	movs	r1, #2
 800ab04:	e000      	b.n	800ab08 <__cvt+0x44>
 800ab06:	2103      	movs	r1, #3
 800ab08:	ab03      	add	r3, sp, #12
 800ab0a:	9301      	str	r3, [sp, #4]
 800ab0c:	ab02      	add	r3, sp, #8
 800ab0e:	9300      	str	r3, [sp, #0]
 800ab10:	ec47 6b10 	vmov	d0, r6, r7
 800ab14:	4653      	mov	r3, sl
 800ab16:	4622      	mov	r2, r4
 800ab18:	f001 f9de 	bl	800bed8 <_dtoa_r>
 800ab1c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ab20:	4605      	mov	r5, r0
 800ab22:	d119      	bne.n	800ab58 <__cvt+0x94>
 800ab24:	f019 0f01 	tst.w	r9, #1
 800ab28:	d00e      	beq.n	800ab48 <__cvt+0x84>
 800ab2a:	eb00 0904 	add.w	r9, r0, r4
 800ab2e:	2200      	movs	r2, #0
 800ab30:	2300      	movs	r3, #0
 800ab32:	4630      	mov	r0, r6
 800ab34:	4639      	mov	r1, r7
 800ab36:	f7f5 ffef 	bl	8000b18 <__aeabi_dcmpeq>
 800ab3a:	b108      	cbz	r0, 800ab40 <__cvt+0x7c>
 800ab3c:	f8cd 900c 	str.w	r9, [sp, #12]
 800ab40:	2230      	movs	r2, #48	@ 0x30
 800ab42:	9b03      	ldr	r3, [sp, #12]
 800ab44:	454b      	cmp	r3, r9
 800ab46:	d31e      	bcc.n	800ab86 <__cvt+0xc2>
 800ab48:	9b03      	ldr	r3, [sp, #12]
 800ab4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ab4c:	1b5b      	subs	r3, r3, r5
 800ab4e:	4628      	mov	r0, r5
 800ab50:	6013      	str	r3, [r2, #0]
 800ab52:	b004      	add	sp, #16
 800ab54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab58:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ab5c:	eb00 0904 	add.w	r9, r0, r4
 800ab60:	d1e5      	bne.n	800ab2e <__cvt+0x6a>
 800ab62:	7803      	ldrb	r3, [r0, #0]
 800ab64:	2b30      	cmp	r3, #48	@ 0x30
 800ab66:	d10a      	bne.n	800ab7e <__cvt+0xba>
 800ab68:	2200      	movs	r2, #0
 800ab6a:	2300      	movs	r3, #0
 800ab6c:	4630      	mov	r0, r6
 800ab6e:	4639      	mov	r1, r7
 800ab70:	f7f5 ffd2 	bl	8000b18 <__aeabi_dcmpeq>
 800ab74:	b918      	cbnz	r0, 800ab7e <__cvt+0xba>
 800ab76:	f1c4 0401 	rsb	r4, r4, #1
 800ab7a:	f8ca 4000 	str.w	r4, [sl]
 800ab7e:	f8da 3000 	ldr.w	r3, [sl]
 800ab82:	4499      	add	r9, r3
 800ab84:	e7d3      	b.n	800ab2e <__cvt+0x6a>
 800ab86:	1c59      	adds	r1, r3, #1
 800ab88:	9103      	str	r1, [sp, #12]
 800ab8a:	701a      	strb	r2, [r3, #0]
 800ab8c:	e7d9      	b.n	800ab42 <__cvt+0x7e>

0800ab8e <__exponent>:
 800ab8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab90:	2900      	cmp	r1, #0
 800ab92:	bfba      	itte	lt
 800ab94:	4249      	neglt	r1, r1
 800ab96:	232d      	movlt	r3, #45	@ 0x2d
 800ab98:	232b      	movge	r3, #43	@ 0x2b
 800ab9a:	2909      	cmp	r1, #9
 800ab9c:	7002      	strb	r2, [r0, #0]
 800ab9e:	7043      	strb	r3, [r0, #1]
 800aba0:	dd29      	ble.n	800abf6 <__exponent+0x68>
 800aba2:	f10d 0307 	add.w	r3, sp, #7
 800aba6:	461d      	mov	r5, r3
 800aba8:	270a      	movs	r7, #10
 800abaa:	461a      	mov	r2, r3
 800abac:	fbb1 f6f7 	udiv	r6, r1, r7
 800abb0:	fb07 1416 	mls	r4, r7, r6, r1
 800abb4:	3430      	adds	r4, #48	@ 0x30
 800abb6:	f802 4c01 	strb.w	r4, [r2, #-1]
 800abba:	460c      	mov	r4, r1
 800abbc:	2c63      	cmp	r4, #99	@ 0x63
 800abbe:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800abc2:	4631      	mov	r1, r6
 800abc4:	dcf1      	bgt.n	800abaa <__exponent+0x1c>
 800abc6:	3130      	adds	r1, #48	@ 0x30
 800abc8:	1e94      	subs	r4, r2, #2
 800abca:	f803 1c01 	strb.w	r1, [r3, #-1]
 800abce:	1c41      	adds	r1, r0, #1
 800abd0:	4623      	mov	r3, r4
 800abd2:	42ab      	cmp	r3, r5
 800abd4:	d30a      	bcc.n	800abec <__exponent+0x5e>
 800abd6:	f10d 0309 	add.w	r3, sp, #9
 800abda:	1a9b      	subs	r3, r3, r2
 800abdc:	42ac      	cmp	r4, r5
 800abde:	bf88      	it	hi
 800abe0:	2300      	movhi	r3, #0
 800abe2:	3302      	adds	r3, #2
 800abe4:	4403      	add	r3, r0
 800abe6:	1a18      	subs	r0, r3, r0
 800abe8:	b003      	add	sp, #12
 800abea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abec:	f813 6b01 	ldrb.w	r6, [r3], #1
 800abf0:	f801 6f01 	strb.w	r6, [r1, #1]!
 800abf4:	e7ed      	b.n	800abd2 <__exponent+0x44>
 800abf6:	2330      	movs	r3, #48	@ 0x30
 800abf8:	3130      	adds	r1, #48	@ 0x30
 800abfa:	7083      	strb	r3, [r0, #2]
 800abfc:	70c1      	strb	r1, [r0, #3]
 800abfe:	1d03      	adds	r3, r0, #4
 800ac00:	e7f1      	b.n	800abe6 <__exponent+0x58>
	...

0800ac04 <_printf_float>:
 800ac04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac08:	b08d      	sub	sp, #52	@ 0x34
 800ac0a:	460c      	mov	r4, r1
 800ac0c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ac10:	4616      	mov	r6, r2
 800ac12:	461f      	mov	r7, r3
 800ac14:	4605      	mov	r5, r0
 800ac16:	f000 fff3 	bl	800bc00 <_localeconv_r>
 800ac1a:	6803      	ldr	r3, [r0, #0]
 800ac1c:	9304      	str	r3, [sp, #16]
 800ac1e:	4618      	mov	r0, r3
 800ac20:	f7f5 fb4e 	bl	80002c0 <strlen>
 800ac24:	2300      	movs	r3, #0
 800ac26:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac28:	f8d8 3000 	ldr.w	r3, [r8]
 800ac2c:	9005      	str	r0, [sp, #20]
 800ac2e:	3307      	adds	r3, #7
 800ac30:	f023 0307 	bic.w	r3, r3, #7
 800ac34:	f103 0208 	add.w	r2, r3, #8
 800ac38:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ac3c:	f8d4 b000 	ldr.w	fp, [r4]
 800ac40:	f8c8 2000 	str.w	r2, [r8]
 800ac44:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ac48:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ac4c:	9307      	str	r3, [sp, #28]
 800ac4e:	f8cd 8018 	str.w	r8, [sp, #24]
 800ac52:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ac56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac5a:	4b9c      	ldr	r3, [pc, #624]	@ (800aecc <_printf_float+0x2c8>)
 800ac5c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ac60:	f7f5 ff8c 	bl	8000b7c <__aeabi_dcmpun>
 800ac64:	bb70      	cbnz	r0, 800acc4 <_printf_float+0xc0>
 800ac66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac6a:	4b98      	ldr	r3, [pc, #608]	@ (800aecc <_printf_float+0x2c8>)
 800ac6c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ac70:	f7f5 ff66 	bl	8000b40 <__aeabi_dcmple>
 800ac74:	bb30      	cbnz	r0, 800acc4 <_printf_float+0xc0>
 800ac76:	2200      	movs	r2, #0
 800ac78:	2300      	movs	r3, #0
 800ac7a:	4640      	mov	r0, r8
 800ac7c:	4649      	mov	r1, r9
 800ac7e:	f7f5 ff55 	bl	8000b2c <__aeabi_dcmplt>
 800ac82:	b110      	cbz	r0, 800ac8a <_printf_float+0x86>
 800ac84:	232d      	movs	r3, #45	@ 0x2d
 800ac86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac8a:	4a91      	ldr	r2, [pc, #580]	@ (800aed0 <_printf_float+0x2cc>)
 800ac8c:	4b91      	ldr	r3, [pc, #580]	@ (800aed4 <_printf_float+0x2d0>)
 800ac8e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ac92:	bf94      	ite	ls
 800ac94:	4690      	movls	r8, r2
 800ac96:	4698      	movhi	r8, r3
 800ac98:	2303      	movs	r3, #3
 800ac9a:	6123      	str	r3, [r4, #16]
 800ac9c:	f02b 0304 	bic.w	r3, fp, #4
 800aca0:	6023      	str	r3, [r4, #0]
 800aca2:	f04f 0900 	mov.w	r9, #0
 800aca6:	9700      	str	r7, [sp, #0]
 800aca8:	4633      	mov	r3, r6
 800acaa:	aa0b      	add	r2, sp, #44	@ 0x2c
 800acac:	4621      	mov	r1, r4
 800acae:	4628      	mov	r0, r5
 800acb0:	f000 f9d2 	bl	800b058 <_printf_common>
 800acb4:	3001      	adds	r0, #1
 800acb6:	f040 808d 	bne.w	800add4 <_printf_float+0x1d0>
 800acba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800acbe:	b00d      	add	sp, #52	@ 0x34
 800acc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acc4:	4642      	mov	r2, r8
 800acc6:	464b      	mov	r3, r9
 800acc8:	4640      	mov	r0, r8
 800acca:	4649      	mov	r1, r9
 800accc:	f7f5 ff56 	bl	8000b7c <__aeabi_dcmpun>
 800acd0:	b140      	cbz	r0, 800ace4 <_printf_float+0xe0>
 800acd2:	464b      	mov	r3, r9
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	bfbc      	itt	lt
 800acd8:	232d      	movlt	r3, #45	@ 0x2d
 800acda:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800acde:	4a7e      	ldr	r2, [pc, #504]	@ (800aed8 <_printf_float+0x2d4>)
 800ace0:	4b7e      	ldr	r3, [pc, #504]	@ (800aedc <_printf_float+0x2d8>)
 800ace2:	e7d4      	b.n	800ac8e <_printf_float+0x8a>
 800ace4:	6863      	ldr	r3, [r4, #4]
 800ace6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800acea:	9206      	str	r2, [sp, #24]
 800acec:	1c5a      	adds	r2, r3, #1
 800acee:	d13b      	bne.n	800ad68 <_printf_float+0x164>
 800acf0:	2306      	movs	r3, #6
 800acf2:	6063      	str	r3, [r4, #4]
 800acf4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800acf8:	2300      	movs	r3, #0
 800acfa:	6022      	str	r2, [r4, #0]
 800acfc:	9303      	str	r3, [sp, #12]
 800acfe:	ab0a      	add	r3, sp, #40	@ 0x28
 800ad00:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ad04:	ab09      	add	r3, sp, #36	@ 0x24
 800ad06:	9300      	str	r3, [sp, #0]
 800ad08:	6861      	ldr	r1, [r4, #4]
 800ad0a:	ec49 8b10 	vmov	d0, r8, r9
 800ad0e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ad12:	4628      	mov	r0, r5
 800ad14:	f7ff fed6 	bl	800aac4 <__cvt>
 800ad18:	9b06      	ldr	r3, [sp, #24]
 800ad1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ad1c:	2b47      	cmp	r3, #71	@ 0x47
 800ad1e:	4680      	mov	r8, r0
 800ad20:	d129      	bne.n	800ad76 <_printf_float+0x172>
 800ad22:	1cc8      	adds	r0, r1, #3
 800ad24:	db02      	blt.n	800ad2c <_printf_float+0x128>
 800ad26:	6863      	ldr	r3, [r4, #4]
 800ad28:	4299      	cmp	r1, r3
 800ad2a:	dd41      	ble.n	800adb0 <_printf_float+0x1ac>
 800ad2c:	f1aa 0a02 	sub.w	sl, sl, #2
 800ad30:	fa5f fa8a 	uxtb.w	sl, sl
 800ad34:	3901      	subs	r1, #1
 800ad36:	4652      	mov	r2, sl
 800ad38:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ad3c:	9109      	str	r1, [sp, #36]	@ 0x24
 800ad3e:	f7ff ff26 	bl	800ab8e <__exponent>
 800ad42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ad44:	1813      	adds	r3, r2, r0
 800ad46:	2a01      	cmp	r2, #1
 800ad48:	4681      	mov	r9, r0
 800ad4a:	6123      	str	r3, [r4, #16]
 800ad4c:	dc02      	bgt.n	800ad54 <_printf_float+0x150>
 800ad4e:	6822      	ldr	r2, [r4, #0]
 800ad50:	07d2      	lsls	r2, r2, #31
 800ad52:	d501      	bpl.n	800ad58 <_printf_float+0x154>
 800ad54:	3301      	adds	r3, #1
 800ad56:	6123      	str	r3, [r4, #16]
 800ad58:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d0a2      	beq.n	800aca6 <_printf_float+0xa2>
 800ad60:	232d      	movs	r3, #45	@ 0x2d
 800ad62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad66:	e79e      	b.n	800aca6 <_printf_float+0xa2>
 800ad68:	9a06      	ldr	r2, [sp, #24]
 800ad6a:	2a47      	cmp	r2, #71	@ 0x47
 800ad6c:	d1c2      	bne.n	800acf4 <_printf_float+0xf0>
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d1c0      	bne.n	800acf4 <_printf_float+0xf0>
 800ad72:	2301      	movs	r3, #1
 800ad74:	e7bd      	b.n	800acf2 <_printf_float+0xee>
 800ad76:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ad7a:	d9db      	bls.n	800ad34 <_printf_float+0x130>
 800ad7c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ad80:	d118      	bne.n	800adb4 <_printf_float+0x1b0>
 800ad82:	2900      	cmp	r1, #0
 800ad84:	6863      	ldr	r3, [r4, #4]
 800ad86:	dd0b      	ble.n	800ada0 <_printf_float+0x19c>
 800ad88:	6121      	str	r1, [r4, #16]
 800ad8a:	b913      	cbnz	r3, 800ad92 <_printf_float+0x18e>
 800ad8c:	6822      	ldr	r2, [r4, #0]
 800ad8e:	07d0      	lsls	r0, r2, #31
 800ad90:	d502      	bpl.n	800ad98 <_printf_float+0x194>
 800ad92:	3301      	adds	r3, #1
 800ad94:	440b      	add	r3, r1
 800ad96:	6123      	str	r3, [r4, #16]
 800ad98:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ad9a:	f04f 0900 	mov.w	r9, #0
 800ad9e:	e7db      	b.n	800ad58 <_printf_float+0x154>
 800ada0:	b913      	cbnz	r3, 800ada8 <_printf_float+0x1a4>
 800ada2:	6822      	ldr	r2, [r4, #0]
 800ada4:	07d2      	lsls	r2, r2, #31
 800ada6:	d501      	bpl.n	800adac <_printf_float+0x1a8>
 800ada8:	3302      	adds	r3, #2
 800adaa:	e7f4      	b.n	800ad96 <_printf_float+0x192>
 800adac:	2301      	movs	r3, #1
 800adae:	e7f2      	b.n	800ad96 <_printf_float+0x192>
 800adb0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800adb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800adb6:	4299      	cmp	r1, r3
 800adb8:	db05      	blt.n	800adc6 <_printf_float+0x1c2>
 800adba:	6823      	ldr	r3, [r4, #0]
 800adbc:	6121      	str	r1, [r4, #16]
 800adbe:	07d8      	lsls	r0, r3, #31
 800adc0:	d5ea      	bpl.n	800ad98 <_printf_float+0x194>
 800adc2:	1c4b      	adds	r3, r1, #1
 800adc4:	e7e7      	b.n	800ad96 <_printf_float+0x192>
 800adc6:	2900      	cmp	r1, #0
 800adc8:	bfd4      	ite	le
 800adca:	f1c1 0202 	rsble	r2, r1, #2
 800adce:	2201      	movgt	r2, #1
 800add0:	4413      	add	r3, r2
 800add2:	e7e0      	b.n	800ad96 <_printf_float+0x192>
 800add4:	6823      	ldr	r3, [r4, #0]
 800add6:	055a      	lsls	r2, r3, #21
 800add8:	d407      	bmi.n	800adea <_printf_float+0x1e6>
 800adda:	6923      	ldr	r3, [r4, #16]
 800addc:	4642      	mov	r2, r8
 800adde:	4631      	mov	r1, r6
 800ade0:	4628      	mov	r0, r5
 800ade2:	47b8      	blx	r7
 800ade4:	3001      	adds	r0, #1
 800ade6:	d12b      	bne.n	800ae40 <_printf_float+0x23c>
 800ade8:	e767      	b.n	800acba <_printf_float+0xb6>
 800adea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800adee:	f240 80dd 	bls.w	800afac <_printf_float+0x3a8>
 800adf2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800adf6:	2200      	movs	r2, #0
 800adf8:	2300      	movs	r3, #0
 800adfa:	f7f5 fe8d 	bl	8000b18 <__aeabi_dcmpeq>
 800adfe:	2800      	cmp	r0, #0
 800ae00:	d033      	beq.n	800ae6a <_printf_float+0x266>
 800ae02:	4a37      	ldr	r2, [pc, #220]	@ (800aee0 <_printf_float+0x2dc>)
 800ae04:	2301      	movs	r3, #1
 800ae06:	4631      	mov	r1, r6
 800ae08:	4628      	mov	r0, r5
 800ae0a:	47b8      	blx	r7
 800ae0c:	3001      	adds	r0, #1
 800ae0e:	f43f af54 	beq.w	800acba <_printf_float+0xb6>
 800ae12:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ae16:	4543      	cmp	r3, r8
 800ae18:	db02      	blt.n	800ae20 <_printf_float+0x21c>
 800ae1a:	6823      	ldr	r3, [r4, #0]
 800ae1c:	07d8      	lsls	r0, r3, #31
 800ae1e:	d50f      	bpl.n	800ae40 <_printf_float+0x23c>
 800ae20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae24:	4631      	mov	r1, r6
 800ae26:	4628      	mov	r0, r5
 800ae28:	47b8      	blx	r7
 800ae2a:	3001      	adds	r0, #1
 800ae2c:	f43f af45 	beq.w	800acba <_printf_float+0xb6>
 800ae30:	f04f 0900 	mov.w	r9, #0
 800ae34:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ae38:	f104 0a1a 	add.w	sl, r4, #26
 800ae3c:	45c8      	cmp	r8, r9
 800ae3e:	dc09      	bgt.n	800ae54 <_printf_float+0x250>
 800ae40:	6823      	ldr	r3, [r4, #0]
 800ae42:	079b      	lsls	r3, r3, #30
 800ae44:	f100 8103 	bmi.w	800b04e <_printf_float+0x44a>
 800ae48:	68e0      	ldr	r0, [r4, #12]
 800ae4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae4c:	4298      	cmp	r0, r3
 800ae4e:	bfb8      	it	lt
 800ae50:	4618      	movlt	r0, r3
 800ae52:	e734      	b.n	800acbe <_printf_float+0xba>
 800ae54:	2301      	movs	r3, #1
 800ae56:	4652      	mov	r2, sl
 800ae58:	4631      	mov	r1, r6
 800ae5a:	4628      	mov	r0, r5
 800ae5c:	47b8      	blx	r7
 800ae5e:	3001      	adds	r0, #1
 800ae60:	f43f af2b 	beq.w	800acba <_printf_float+0xb6>
 800ae64:	f109 0901 	add.w	r9, r9, #1
 800ae68:	e7e8      	b.n	800ae3c <_printf_float+0x238>
 800ae6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	dc39      	bgt.n	800aee4 <_printf_float+0x2e0>
 800ae70:	4a1b      	ldr	r2, [pc, #108]	@ (800aee0 <_printf_float+0x2dc>)
 800ae72:	2301      	movs	r3, #1
 800ae74:	4631      	mov	r1, r6
 800ae76:	4628      	mov	r0, r5
 800ae78:	47b8      	blx	r7
 800ae7a:	3001      	adds	r0, #1
 800ae7c:	f43f af1d 	beq.w	800acba <_printf_float+0xb6>
 800ae80:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ae84:	ea59 0303 	orrs.w	r3, r9, r3
 800ae88:	d102      	bne.n	800ae90 <_printf_float+0x28c>
 800ae8a:	6823      	ldr	r3, [r4, #0]
 800ae8c:	07d9      	lsls	r1, r3, #31
 800ae8e:	d5d7      	bpl.n	800ae40 <_printf_float+0x23c>
 800ae90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae94:	4631      	mov	r1, r6
 800ae96:	4628      	mov	r0, r5
 800ae98:	47b8      	blx	r7
 800ae9a:	3001      	adds	r0, #1
 800ae9c:	f43f af0d 	beq.w	800acba <_printf_float+0xb6>
 800aea0:	f04f 0a00 	mov.w	sl, #0
 800aea4:	f104 0b1a 	add.w	fp, r4, #26
 800aea8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aeaa:	425b      	negs	r3, r3
 800aeac:	4553      	cmp	r3, sl
 800aeae:	dc01      	bgt.n	800aeb4 <_printf_float+0x2b0>
 800aeb0:	464b      	mov	r3, r9
 800aeb2:	e793      	b.n	800addc <_printf_float+0x1d8>
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	465a      	mov	r2, fp
 800aeb8:	4631      	mov	r1, r6
 800aeba:	4628      	mov	r0, r5
 800aebc:	47b8      	blx	r7
 800aebe:	3001      	adds	r0, #1
 800aec0:	f43f aefb 	beq.w	800acba <_printf_float+0xb6>
 800aec4:	f10a 0a01 	add.w	sl, sl, #1
 800aec8:	e7ee      	b.n	800aea8 <_printf_float+0x2a4>
 800aeca:	bf00      	nop
 800aecc:	7fefffff 	.word	0x7fefffff
 800aed0:	0800f6a0 	.word	0x0800f6a0
 800aed4:	0800f6a4 	.word	0x0800f6a4
 800aed8:	0800f6a8 	.word	0x0800f6a8
 800aedc:	0800f6ac 	.word	0x0800f6ac
 800aee0:	0800f6b0 	.word	0x0800f6b0
 800aee4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aee6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800aeea:	4553      	cmp	r3, sl
 800aeec:	bfa8      	it	ge
 800aeee:	4653      	movge	r3, sl
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	4699      	mov	r9, r3
 800aef4:	dc36      	bgt.n	800af64 <_printf_float+0x360>
 800aef6:	f04f 0b00 	mov.w	fp, #0
 800aefa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aefe:	f104 021a 	add.w	r2, r4, #26
 800af02:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800af04:	9306      	str	r3, [sp, #24]
 800af06:	eba3 0309 	sub.w	r3, r3, r9
 800af0a:	455b      	cmp	r3, fp
 800af0c:	dc31      	bgt.n	800af72 <_printf_float+0x36e>
 800af0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af10:	459a      	cmp	sl, r3
 800af12:	dc3a      	bgt.n	800af8a <_printf_float+0x386>
 800af14:	6823      	ldr	r3, [r4, #0]
 800af16:	07da      	lsls	r2, r3, #31
 800af18:	d437      	bmi.n	800af8a <_printf_float+0x386>
 800af1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af1c:	ebaa 0903 	sub.w	r9, sl, r3
 800af20:	9b06      	ldr	r3, [sp, #24]
 800af22:	ebaa 0303 	sub.w	r3, sl, r3
 800af26:	4599      	cmp	r9, r3
 800af28:	bfa8      	it	ge
 800af2a:	4699      	movge	r9, r3
 800af2c:	f1b9 0f00 	cmp.w	r9, #0
 800af30:	dc33      	bgt.n	800af9a <_printf_float+0x396>
 800af32:	f04f 0800 	mov.w	r8, #0
 800af36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af3a:	f104 0b1a 	add.w	fp, r4, #26
 800af3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af40:	ebaa 0303 	sub.w	r3, sl, r3
 800af44:	eba3 0309 	sub.w	r3, r3, r9
 800af48:	4543      	cmp	r3, r8
 800af4a:	f77f af79 	ble.w	800ae40 <_printf_float+0x23c>
 800af4e:	2301      	movs	r3, #1
 800af50:	465a      	mov	r2, fp
 800af52:	4631      	mov	r1, r6
 800af54:	4628      	mov	r0, r5
 800af56:	47b8      	blx	r7
 800af58:	3001      	adds	r0, #1
 800af5a:	f43f aeae 	beq.w	800acba <_printf_float+0xb6>
 800af5e:	f108 0801 	add.w	r8, r8, #1
 800af62:	e7ec      	b.n	800af3e <_printf_float+0x33a>
 800af64:	4642      	mov	r2, r8
 800af66:	4631      	mov	r1, r6
 800af68:	4628      	mov	r0, r5
 800af6a:	47b8      	blx	r7
 800af6c:	3001      	adds	r0, #1
 800af6e:	d1c2      	bne.n	800aef6 <_printf_float+0x2f2>
 800af70:	e6a3      	b.n	800acba <_printf_float+0xb6>
 800af72:	2301      	movs	r3, #1
 800af74:	4631      	mov	r1, r6
 800af76:	4628      	mov	r0, r5
 800af78:	9206      	str	r2, [sp, #24]
 800af7a:	47b8      	blx	r7
 800af7c:	3001      	adds	r0, #1
 800af7e:	f43f ae9c 	beq.w	800acba <_printf_float+0xb6>
 800af82:	9a06      	ldr	r2, [sp, #24]
 800af84:	f10b 0b01 	add.w	fp, fp, #1
 800af88:	e7bb      	b.n	800af02 <_printf_float+0x2fe>
 800af8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af8e:	4631      	mov	r1, r6
 800af90:	4628      	mov	r0, r5
 800af92:	47b8      	blx	r7
 800af94:	3001      	adds	r0, #1
 800af96:	d1c0      	bne.n	800af1a <_printf_float+0x316>
 800af98:	e68f      	b.n	800acba <_printf_float+0xb6>
 800af9a:	9a06      	ldr	r2, [sp, #24]
 800af9c:	464b      	mov	r3, r9
 800af9e:	4442      	add	r2, r8
 800afa0:	4631      	mov	r1, r6
 800afa2:	4628      	mov	r0, r5
 800afa4:	47b8      	blx	r7
 800afa6:	3001      	adds	r0, #1
 800afa8:	d1c3      	bne.n	800af32 <_printf_float+0x32e>
 800afaa:	e686      	b.n	800acba <_printf_float+0xb6>
 800afac:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800afb0:	f1ba 0f01 	cmp.w	sl, #1
 800afb4:	dc01      	bgt.n	800afba <_printf_float+0x3b6>
 800afb6:	07db      	lsls	r3, r3, #31
 800afb8:	d536      	bpl.n	800b028 <_printf_float+0x424>
 800afba:	2301      	movs	r3, #1
 800afbc:	4642      	mov	r2, r8
 800afbe:	4631      	mov	r1, r6
 800afc0:	4628      	mov	r0, r5
 800afc2:	47b8      	blx	r7
 800afc4:	3001      	adds	r0, #1
 800afc6:	f43f ae78 	beq.w	800acba <_printf_float+0xb6>
 800afca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800afce:	4631      	mov	r1, r6
 800afd0:	4628      	mov	r0, r5
 800afd2:	47b8      	blx	r7
 800afd4:	3001      	adds	r0, #1
 800afd6:	f43f ae70 	beq.w	800acba <_printf_float+0xb6>
 800afda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800afde:	2200      	movs	r2, #0
 800afe0:	2300      	movs	r3, #0
 800afe2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800afe6:	f7f5 fd97 	bl	8000b18 <__aeabi_dcmpeq>
 800afea:	b9c0      	cbnz	r0, 800b01e <_printf_float+0x41a>
 800afec:	4653      	mov	r3, sl
 800afee:	f108 0201 	add.w	r2, r8, #1
 800aff2:	4631      	mov	r1, r6
 800aff4:	4628      	mov	r0, r5
 800aff6:	47b8      	blx	r7
 800aff8:	3001      	adds	r0, #1
 800affa:	d10c      	bne.n	800b016 <_printf_float+0x412>
 800affc:	e65d      	b.n	800acba <_printf_float+0xb6>
 800affe:	2301      	movs	r3, #1
 800b000:	465a      	mov	r2, fp
 800b002:	4631      	mov	r1, r6
 800b004:	4628      	mov	r0, r5
 800b006:	47b8      	blx	r7
 800b008:	3001      	adds	r0, #1
 800b00a:	f43f ae56 	beq.w	800acba <_printf_float+0xb6>
 800b00e:	f108 0801 	add.w	r8, r8, #1
 800b012:	45d0      	cmp	r8, sl
 800b014:	dbf3      	blt.n	800affe <_printf_float+0x3fa>
 800b016:	464b      	mov	r3, r9
 800b018:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b01c:	e6df      	b.n	800adde <_printf_float+0x1da>
 800b01e:	f04f 0800 	mov.w	r8, #0
 800b022:	f104 0b1a 	add.w	fp, r4, #26
 800b026:	e7f4      	b.n	800b012 <_printf_float+0x40e>
 800b028:	2301      	movs	r3, #1
 800b02a:	4642      	mov	r2, r8
 800b02c:	e7e1      	b.n	800aff2 <_printf_float+0x3ee>
 800b02e:	2301      	movs	r3, #1
 800b030:	464a      	mov	r2, r9
 800b032:	4631      	mov	r1, r6
 800b034:	4628      	mov	r0, r5
 800b036:	47b8      	blx	r7
 800b038:	3001      	adds	r0, #1
 800b03a:	f43f ae3e 	beq.w	800acba <_printf_float+0xb6>
 800b03e:	f108 0801 	add.w	r8, r8, #1
 800b042:	68e3      	ldr	r3, [r4, #12]
 800b044:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b046:	1a5b      	subs	r3, r3, r1
 800b048:	4543      	cmp	r3, r8
 800b04a:	dcf0      	bgt.n	800b02e <_printf_float+0x42a>
 800b04c:	e6fc      	b.n	800ae48 <_printf_float+0x244>
 800b04e:	f04f 0800 	mov.w	r8, #0
 800b052:	f104 0919 	add.w	r9, r4, #25
 800b056:	e7f4      	b.n	800b042 <_printf_float+0x43e>

0800b058 <_printf_common>:
 800b058:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b05c:	4616      	mov	r6, r2
 800b05e:	4698      	mov	r8, r3
 800b060:	688a      	ldr	r2, [r1, #8]
 800b062:	690b      	ldr	r3, [r1, #16]
 800b064:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b068:	4293      	cmp	r3, r2
 800b06a:	bfb8      	it	lt
 800b06c:	4613      	movlt	r3, r2
 800b06e:	6033      	str	r3, [r6, #0]
 800b070:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b074:	4607      	mov	r7, r0
 800b076:	460c      	mov	r4, r1
 800b078:	b10a      	cbz	r2, 800b07e <_printf_common+0x26>
 800b07a:	3301      	adds	r3, #1
 800b07c:	6033      	str	r3, [r6, #0]
 800b07e:	6823      	ldr	r3, [r4, #0]
 800b080:	0699      	lsls	r1, r3, #26
 800b082:	bf42      	ittt	mi
 800b084:	6833      	ldrmi	r3, [r6, #0]
 800b086:	3302      	addmi	r3, #2
 800b088:	6033      	strmi	r3, [r6, #0]
 800b08a:	6825      	ldr	r5, [r4, #0]
 800b08c:	f015 0506 	ands.w	r5, r5, #6
 800b090:	d106      	bne.n	800b0a0 <_printf_common+0x48>
 800b092:	f104 0a19 	add.w	sl, r4, #25
 800b096:	68e3      	ldr	r3, [r4, #12]
 800b098:	6832      	ldr	r2, [r6, #0]
 800b09a:	1a9b      	subs	r3, r3, r2
 800b09c:	42ab      	cmp	r3, r5
 800b09e:	dc26      	bgt.n	800b0ee <_printf_common+0x96>
 800b0a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b0a4:	6822      	ldr	r2, [r4, #0]
 800b0a6:	3b00      	subs	r3, #0
 800b0a8:	bf18      	it	ne
 800b0aa:	2301      	movne	r3, #1
 800b0ac:	0692      	lsls	r2, r2, #26
 800b0ae:	d42b      	bmi.n	800b108 <_printf_common+0xb0>
 800b0b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b0b4:	4641      	mov	r1, r8
 800b0b6:	4638      	mov	r0, r7
 800b0b8:	47c8      	blx	r9
 800b0ba:	3001      	adds	r0, #1
 800b0bc:	d01e      	beq.n	800b0fc <_printf_common+0xa4>
 800b0be:	6823      	ldr	r3, [r4, #0]
 800b0c0:	6922      	ldr	r2, [r4, #16]
 800b0c2:	f003 0306 	and.w	r3, r3, #6
 800b0c6:	2b04      	cmp	r3, #4
 800b0c8:	bf02      	ittt	eq
 800b0ca:	68e5      	ldreq	r5, [r4, #12]
 800b0cc:	6833      	ldreq	r3, [r6, #0]
 800b0ce:	1aed      	subeq	r5, r5, r3
 800b0d0:	68a3      	ldr	r3, [r4, #8]
 800b0d2:	bf0c      	ite	eq
 800b0d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b0d8:	2500      	movne	r5, #0
 800b0da:	4293      	cmp	r3, r2
 800b0dc:	bfc4      	itt	gt
 800b0de:	1a9b      	subgt	r3, r3, r2
 800b0e0:	18ed      	addgt	r5, r5, r3
 800b0e2:	2600      	movs	r6, #0
 800b0e4:	341a      	adds	r4, #26
 800b0e6:	42b5      	cmp	r5, r6
 800b0e8:	d11a      	bne.n	800b120 <_printf_common+0xc8>
 800b0ea:	2000      	movs	r0, #0
 800b0ec:	e008      	b.n	800b100 <_printf_common+0xa8>
 800b0ee:	2301      	movs	r3, #1
 800b0f0:	4652      	mov	r2, sl
 800b0f2:	4641      	mov	r1, r8
 800b0f4:	4638      	mov	r0, r7
 800b0f6:	47c8      	blx	r9
 800b0f8:	3001      	adds	r0, #1
 800b0fa:	d103      	bne.n	800b104 <_printf_common+0xac>
 800b0fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b100:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b104:	3501      	adds	r5, #1
 800b106:	e7c6      	b.n	800b096 <_printf_common+0x3e>
 800b108:	18e1      	adds	r1, r4, r3
 800b10a:	1c5a      	adds	r2, r3, #1
 800b10c:	2030      	movs	r0, #48	@ 0x30
 800b10e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b112:	4422      	add	r2, r4
 800b114:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b118:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b11c:	3302      	adds	r3, #2
 800b11e:	e7c7      	b.n	800b0b0 <_printf_common+0x58>
 800b120:	2301      	movs	r3, #1
 800b122:	4622      	mov	r2, r4
 800b124:	4641      	mov	r1, r8
 800b126:	4638      	mov	r0, r7
 800b128:	47c8      	blx	r9
 800b12a:	3001      	adds	r0, #1
 800b12c:	d0e6      	beq.n	800b0fc <_printf_common+0xa4>
 800b12e:	3601      	adds	r6, #1
 800b130:	e7d9      	b.n	800b0e6 <_printf_common+0x8e>
	...

0800b134 <_printf_i>:
 800b134:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b138:	7e0f      	ldrb	r7, [r1, #24]
 800b13a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b13c:	2f78      	cmp	r7, #120	@ 0x78
 800b13e:	4691      	mov	r9, r2
 800b140:	4680      	mov	r8, r0
 800b142:	460c      	mov	r4, r1
 800b144:	469a      	mov	sl, r3
 800b146:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b14a:	d807      	bhi.n	800b15c <_printf_i+0x28>
 800b14c:	2f62      	cmp	r7, #98	@ 0x62
 800b14e:	d80a      	bhi.n	800b166 <_printf_i+0x32>
 800b150:	2f00      	cmp	r7, #0
 800b152:	f000 80d2 	beq.w	800b2fa <_printf_i+0x1c6>
 800b156:	2f58      	cmp	r7, #88	@ 0x58
 800b158:	f000 80b9 	beq.w	800b2ce <_printf_i+0x19a>
 800b15c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b160:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b164:	e03a      	b.n	800b1dc <_printf_i+0xa8>
 800b166:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b16a:	2b15      	cmp	r3, #21
 800b16c:	d8f6      	bhi.n	800b15c <_printf_i+0x28>
 800b16e:	a101      	add	r1, pc, #4	@ (adr r1, 800b174 <_printf_i+0x40>)
 800b170:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b174:	0800b1cd 	.word	0x0800b1cd
 800b178:	0800b1e1 	.word	0x0800b1e1
 800b17c:	0800b15d 	.word	0x0800b15d
 800b180:	0800b15d 	.word	0x0800b15d
 800b184:	0800b15d 	.word	0x0800b15d
 800b188:	0800b15d 	.word	0x0800b15d
 800b18c:	0800b1e1 	.word	0x0800b1e1
 800b190:	0800b15d 	.word	0x0800b15d
 800b194:	0800b15d 	.word	0x0800b15d
 800b198:	0800b15d 	.word	0x0800b15d
 800b19c:	0800b15d 	.word	0x0800b15d
 800b1a0:	0800b2e1 	.word	0x0800b2e1
 800b1a4:	0800b20b 	.word	0x0800b20b
 800b1a8:	0800b29b 	.word	0x0800b29b
 800b1ac:	0800b15d 	.word	0x0800b15d
 800b1b0:	0800b15d 	.word	0x0800b15d
 800b1b4:	0800b303 	.word	0x0800b303
 800b1b8:	0800b15d 	.word	0x0800b15d
 800b1bc:	0800b20b 	.word	0x0800b20b
 800b1c0:	0800b15d 	.word	0x0800b15d
 800b1c4:	0800b15d 	.word	0x0800b15d
 800b1c8:	0800b2a3 	.word	0x0800b2a3
 800b1cc:	6833      	ldr	r3, [r6, #0]
 800b1ce:	1d1a      	adds	r2, r3, #4
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	6032      	str	r2, [r6, #0]
 800b1d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b1d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b1dc:	2301      	movs	r3, #1
 800b1de:	e09d      	b.n	800b31c <_printf_i+0x1e8>
 800b1e0:	6833      	ldr	r3, [r6, #0]
 800b1e2:	6820      	ldr	r0, [r4, #0]
 800b1e4:	1d19      	adds	r1, r3, #4
 800b1e6:	6031      	str	r1, [r6, #0]
 800b1e8:	0606      	lsls	r6, r0, #24
 800b1ea:	d501      	bpl.n	800b1f0 <_printf_i+0xbc>
 800b1ec:	681d      	ldr	r5, [r3, #0]
 800b1ee:	e003      	b.n	800b1f8 <_printf_i+0xc4>
 800b1f0:	0645      	lsls	r5, r0, #25
 800b1f2:	d5fb      	bpl.n	800b1ec <_printf_i+0xb8>
 800b1f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b1f8:	2d00      	cmp	r5, #0
 800b1fa:	da03      	bge.n	800b204 <_printf_i+0xd0>
 800b1fc:	232d      	movs	r3, #45	@ 0x2d
 800b1fe:	426d      	negs	r5, r5
 800b200:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b204:	4859      	ldr	r0, [pc, #356]	@ (800b36c <_printf_i+0x238>)
 800b206:	230a      	movs	r3, #10
 800b208:	e011      	b.n	800b22e <_printf_i+0xfa>
 800b20a:	6821      	ldr	r1, [r4, #0]
 800b20c:	6833      	ldr	r3, [r6, #0]
 800b20e:	0608      	lsls	r0, r1, #24
 800b210:	f853 5b04 	ldr.w	r5, [r3], #4
 800b214:	d402      	bmi.n	800b21c <_printf_i+0xe8>
 800b216:	0649      	lsls	r1, r1, #25
 800b218:	bf48      	it	mi
 800b21a:	b2ad      	uxthmi	r5, r5
 800b21c:	2f6f      	cmp	r7, #111	@ 0x6f
 800b21e:	4853      	ldr	r0, [pc, #332]	@ (800b36c <_printf_i+0x238>)
 800b220:	6033      	str	r3, [r6, #0]
 800b222:	bf14      	ite	ne
 800b224:	230a      	movne	r3, #10
 800b226:	2308      	moveq	r3, #8
 800b228:	2100      	movs	r1, #0
 800b22a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b22e:	6866      	ldr	r6, [r4, #4]
 800b230:	60a6      	str	r6, [r4, #8]
 800b232:	2e00      	cmp	r6, #0
 800b234:	bfa2      	ittt	ge
 800b236:	6821      	ldrge	r1, [r4, #0]
 800b238:	f021 0104 	bicge.w	r1, r1, #4
 800b23c:	6021      	strge	r1, [r4, #0]
 800b23e:	b90d      	cbnz	r5, 800b244 <_printf_i+0x110>
 800b240:	2e00      	cmp	r6, #0
 800b242:	d04b      	beq.n	800b2dc <_printf_i+0x1a8>
 800b244:	4616      	mov	r6, r2
 800b246:	fbb5 f1f3 	udiv	r1, r5, r3
 800b24a:	fb03 5711 	mls	r7, r3, r1, r5
 800b24e:	5dc7      	ldrb	r7, [r0, r7]
 800b250:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b254:	462f      	mov	r7, r5
 800b256:	42bb      	cmp	r3, r7
 800b258:	460d      	mov	r5, r1
 800b25a:	d9f4      	bls.n	800b246 <_printf_i+0x112>
 800b25c:	2b08      	cmp	r3, #8
 800b25e:	d10b      	bne.n	800b278 <_printf_i+0x144>
 800b260:	6823      	ldr	r3, [r4, #0]
 800b262:	07df      	lsls	r7, r3, #31
 800b264:	d508      	bpl.n	800b278 <_printf_i+0x144>
 800b266:	6923      	ldr	r3, [r4, #16]
 800b268:	6861      	ldr	r1, [r4, #4]
 800b26a:	4299      	cmp	r1, r3
 800b26c:	bfde      	ittt	le
 800b26e:	2330      	movle	r3, #48	@ 0x30
 800b270:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b274:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b278:	1b92      	subs	r2, r2, r6
 800b27a:	6122      	str	r2, [r4, #16]
 800b27c:	f8cd a000 	str.w	sl, [sp]
 800b280:	464b      	mov	r3, r9
 800b282:	aa03      	add	r2, sp, #12
 800b284:	4621      	mov	r1, r4
 800b286:	4640      	mov	r0, r8
 800b288:	f7ff fee6 	bl	800b058 <_printf_common>
 800b28c:	3001      	adds	r0, #1
 800b28e:	d14a      	bne.n	800b326 <_printf_i+0x1f2>
 800b290:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b294:	b004      	add	sp, #16
 800b296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b29a:	6823      	ldr	r3, [r4, #0]
 800b29c:	f043 0320 	orr.w	r3, r3, #32
 800b2a0:	6023      	str	r3, [r4, #0]
 800b2a2:	4833      	ldr	r0, [pc, #204]	@ (800b370 <_printf_i+0x23c>)
 800b2a4:	2778      	movs	r7, #120	@ 0x78
 800b2a6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b2aa:	6823      	ldr	r3, [r4, #0]
 800b2ac:	6831      	ldr	r1, [r6, #0]
 800b2ae:	061f      	lsls	r7, r3, #24
 800b2b0:	f851 5b04 	ldr.w	r5, [r1], #4
 800b2b4:	d402      	bmi.n	800b2bc <_printf_i+0x188>
 800b2b6:	065f      	lsls	r7, r3, #25
 800b2b8:	bf48      	it	mi
 800b2ba:	b2ad      	uxthmi	r5, r5
 800b2bc:	6031      	str	r1, [r6, #0]
 800b2be:	07d9      	lsls	r1, r3, #31
 800b2c0:	bf44      	itt	mi
 800b2c2:	f043 0320 	orrmi.w	r3, r3, #32
 800b2c6:	6023      	strmi	r3, [r4, #0]
 800b2c8:	b11d      	cbz	r5, 800b2d2 <_printf_i+0x19e>
 800b2ca:	2310      	movs	r3, #16
 800b2cc:	e7ac      	b.n	800b228 <_printf_i+0xf4>
 800b2ce:	4827      	ldr	r0, [pc, #156]	@ (800b36c <_printf_i+0x238>)
 800b2d0:	e7e9      	b.n	800b2a6 <_printf_i+0x172>
 800b2d2:	6823      	ldr	r3, [r4, #0]
 800b2d4:	f023 0320 	bic.w	r3, r3, #32
 800b2d8:	6023      	str	r3, [r4, #0]
 800b2da:	e7f6      	b.n	800b2ca <_printf_i+0x196>
 800b2dc:	4616      	mov	r6, r2
 800b2de:	e7bd      	b.n	800b25c <_printf_i+0x128>
 800b2e0:	6833      	ldr	r3, [r6, #0]
 800b2e2:	6825      	ldr	r5, [r4, #0]
 800b2e4:	6961      	ldr	r1, [r4, #20]
 800b2e6:	1d18      	adds	r0, r3, #4
 800b2e8:	6030      	str	r0, [r6, #0]
 800b2ea:	062e      	lsls	r6, r5, #24
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	d501      	bpl.n	800b2f4 <_printf_i+0x1c0>
 800b2f0:	6019      	str	r1, [r3, #0]
 800b2f2:	e002      	b.n	800b2fa <_printf_i+0x1c6>
 800b2f4:	0668      	lsls	r0, r5, #25
 800b2f6:	d5fb      	bpl.n	800b2f0 <_printf_i+0x1bc>
 800b2f8:	8019      	strh	r1, [r3, #0]
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	6123      	str	r3, [r4, #16]
 800b2fe:	4616      	mov	r6, r2
 800b300:	e7bc      	b.n	800b27c <_printf_i+0x148>
 800b302:	6833      	ldr	r3, [r6, #0]
 800b304:	1d1a      	adds	r2, r3, #4
 800b306:	6032      	str	r2, [r6, #0]
 800b308:	681e      	ldr	r6, [r3, #0]
 800b30a:	6862      	ldr	r2, [r4, #4]
 800b30c:	2100      	movs	r1, #0
 800b30e:	4630      	mov	r0, r6
 800b310:	f7f4 ff86 	bl	8000220 <memchr>
 800b314:	b108      	cbz	r0, 800b31a <_printf_i+0x1e6>
 800b316:	1b80      	subs	r0, r0, r6
 800b318:	6060      	str	r0, [r4, #4]
 800b31a:	6863      	ldr	r3, [r4, #4]
 800b31c:	6123      	str	r3, [r4, #16]
 800b31e:	2300      	movs	r3, #0
 800b320:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b324:	e7aa      	b.n	800b27c <_printf_i+0x148>
 800b326:	6923      	ldr	r3, [r4, #16]
 800b328:	4632      	mov	r2, r6
 800b32a:	4649      	mov	r1, r9
 800b32c:	4640      	mov	r0, r8
 800b32e:	47d0      	blx	sl
 800b330:	3001      	adds	r0, #1
 800b332:	d0ad      	beq.n	800b290 <_printf_i+0x15c>
 800b334:	6823      	ldr	r3, [r4, #0]
 800b336:	079b      	lsls	r3, r3, #30
 800b338:	d413      	bmi.n	800b362 <_printf_i+0x22e>
 800b33a:	68e0      	ldr	r0, [r4, #12]
 800b33c:	9b03      	ldr	r3, [sp, #12]
 800b33e:	4298      	cmp	r0, r3
 800b340:	bfb8      	it	lt
 800b342:	4618      	movlt	r0, r3
 800b344:	e7a6      	b.n	800b294 <_printf_i+0x160>
 800b346:	2301      	movs	r3, #1
 800b348:	4632      	mov	r2, r6
 800b34a:	4649      	mov	r1, r9
 800b34c:	4640      	mov	r0, r8
 800b34e:	47d0      	blx	sl
 800b350:	3001      	adds	r0, #1
 800b352:	d09d      	beq.n	800b290 <_printf_i+0x15c>
 800b354:	3501      	adds	r5, #1
 800b356:	68e3      	ldr	r3, [r4, #12]
 800b358:	9903      	ldr	r1, [sp, #12]
 800b35a:	1a5b      	subs	r3, r3, r1
 800b35c:	42ab      	cmp	r3, r5
 800b35e:	dcf2      	bgt.n	800b346 <_printf_i+0x212>
 800b360:	e7eb      	b.n	800b33a <_printf_i+0x206>
 800b362:	2500      	movs	r5, #0
 800b364:	f104 0619 	add.w	r6, r4, #25
 800b368:	e7f5      	b.n	800b356 <_printf_i+0x222>
 800b36a:	bf00      	nop
 800b36c:	0800f6b2 	.word	0x0800f6b2
 800b370:	0800f6c3 	.word	0x0800f6c3

0800b374 <_scanf_float>:
 800b374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b378:	b087      	sub	sp, #28
 800b37a:	4617      	mov	r7, r2
 800b37c:	9303      	str	r3, [sp, #12]
 800b37e:	688b      	ldr	r3, [r1, #8]
 800b380:	1e5a      	subs	r2, r3, #1
 800b382:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b386:	bf81      	itttt	hi
 800b388:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b38c:	eb03 0b05 	addhi.w	fp, r3, r5
 800b390:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b394:	608b      	strhi	r3, [r1, #8]
 800b396:	680b      	ldr	r3, [r1, #0]
 800b398:	460a      	mov	r2, r1
 800b39a:	f04f 0500 	mov.w	r5, #0
 800b39e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800b3a2:	f842 3b1c 	str.w	r3, [r2], #28
 800b3a6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b3aa:	4680      	mov	r8, r0
 800b3ac:	460c      	mov	r4, r1
 800b3ae:	bf98      	it	ls
 800b3b0:	f04f 0b00 	movls.w	fp, #0
 800b3b4:	9201      	str	r2, [sp, #4]
 800b3b6:	4616      	mov	r6, r2
 800b3b8:	46aa      	mov	sl, r5
 800b3ba:	46a9      	mov	r9, r5
 800b3bc:	9502      	str	r5, [sp, #8]
 800b3be:	68a2      	ldr	r2, [r4, #8]
 800b3c0:	b152      	cbz	r2, 800b3d8 <_scanf_float+0x64>
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	781b      	ldrb	r3, [r3, #0]
 800b3c6:	2b4e      	cmp	r3, #78	@ 0x4e
 800b3c8:	d864      	bhi.n	800b494 <_scanf_float+0x120>
 800b3ca:	2b40      	cmp	r3, #64	@ 0x40
 800b3cc:	d83c      	bhi.n	800b448 <_scanf_float+0xd4>
 800b3ce:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800b3d2:	b2c8      	uxtb	r0, r1
 800b3d4:	280e      	cmp	r0, #14
 800b3d6:	d93a      	bls.n	800b44e <_scanf_float+0xda>
 800b3d8:	f1b9 0f00 	cmp.w	r9, #0
 800b3dc:	d003      	beq.n	800b3e6 <_scanf_float+0x72>
 800b3de:	6823      	ldr	r3, [r4, #0]
 800b3e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b3e4:	6023      	str	r3, [r4, #0]
 800b3e6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800b3ea:	f1ba 0f01 	cmp.w	sl, #1
 800b3ee:	f200 8117 	bhi.w	800b620 <_scanf_float+0x2ac>
 800b3f2:	9b01      	ldr	r3, [sp, #4]
 800b3f4:	429e      	cmp	r6, r3
 800b3f6:	f200 8108 	bhi.w	800b60a <_scanf_float+0x296>
 800b3fa:	2001      	movs	r0, #1
 800b3fc:	b007      	add	sp, #28
 800b3fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b402:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800b406:	2a0d      	cmp	r2, #13
 800b408:	d8e6      	bhi.n	800b3d8 <_scanf_float+0x64>
 800b40a:	a101      	add	r1, pc, #4	@ (adr r1, 800b410 <_scanf_float+0x9c>)
 800b40c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b410:	0800b557 	.word	0x0800b557
 800b414:	0800b3d9 	.word	0x0800b3d9
 800b418:	0800b3d9 	.word	0x0800b3d9
 800b41c:	0800b3d9 	.word	0x0800b3d9
 800b420:	0800b5b7 	.word	0x0800b5b7
 800b424:	0800b58f 	.word	0x0800b58f
 800b428:	0800b3d9 	.word	0x0800b3d9
 800b42c:	0800b3d9 	.word	0x0800b3d9
 800b430:	0800b565 	.word	0x0800b565
 800b434:	0800b3d9 	.word	0x0800b3d9
 800b438:	0800b3d9 	.word	0x0800b3d9
 800b43c:	0800b3d9 	.word	0x0800b3d9
 800b440:	0800b3d9 	.word	0x0800b3d9
 800b444:	0800b51d 	.word	0x0800b51d
 800b448:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800b44c:	e7db      	b.n	800b406 <_scanf_float+0x92>
 800b44e:	290e      	cmp	r1, #14
 800b450:	d8c2      	bhi.n	800b3d8 <_scanf_float+0x64>
 800b452:	a001      	add	r0, pc, #4	@ (adr r0, 800b458 <_scanf_float+0xe4>)
 800b454:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b458:	0800b50d 	.word	0x0800b50d
 800b45c:	0800b3d9 	.word	0x0800b3d9
 800b460:	0800b50d 	.word	0x0800b50d
 800b464:	0800b5a3 	.word	0x0800b5a3
 800b468:	0800b3d9 	.word	0x0800b3d9
 800b46c:	0800b4b5 	.word	0x0800b4b5
 800b470:	0800b4f3 	.word	0x0800b4f3
 800b474:	0800b4f3 	.word	0x0800b4f3
 800b478:	0800b4f3 	.word	0x0800b4f3
 800b47c:	0800b4f3 	.word	0x0800b4f3
 800b480:	0800b4f3 	.word	0x0800b4f3
 800b484:	0800b4f3 	.word	0x0800b4f3
 800b488:	0800b4f3 	.word	0x0800b4f3
 800b48c:	0800b4f3 	.word	0x0800b4f3
 800b490:	0800b4f3 	.word	0x0800b4f3
 800b494:	2b6e      	cmp	r3, #110	@ 0x6e
 800b496:	d809      	bhi.n	800b4ac <_scanf_float+0x138>
 800b498:	2b60      	cmp	r3, #96	@ 0x60
 800b49a:	d8b2      	bhi.n	800b402 <_scanf_float+0x8e>
 800b49c:	2b54      	cmp	r3, #84	@ 0x54
 800b49e:	d07b      	beq.n	800b598 <_scanf_float+0x224>
 800b4a0:	2b59      	cmp	r3, #89	@ 0x59
 800b4a2:	d199      	bne.n	800b3d8 <_scanf_float+0x64>
 800b4a4:	2d07      	cmp	r5, #7
 800b4a6:	d197      	bne.n	800b3d8 <_scanf_float+0x64>
 800b4a8:	2508      	movs	r5, #8
 800b4aa:	e02c      	b.n	800b506 <_scanf_float+0x192>
 800b4ac:	2b74      	cmp	r3, #116	@ 0x74
 800b4ae:	d073      	beq.n	800b598 <_scanf_float+0x224>
 800b4b0:	2b79      	cmp	r3, #121	@ 0x79
 800b4b2:	e7f6      	b.n	800b4a2 <_scanf_float+0x12e>
 800b4b4:	6821      	ldr	r1, [r4, #0]
 800b4b6:	05c8      	lsls	r0, r1, #23
 800b4b8:	d51b      	bpl.n	800b4f2 <_scanf_float+0x17e>
 800b4ba:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800b4be:	6021      	str	r1, [r4, #0]
 800b4c0:	f109 0901 	add.w	r9, r9, #1
 800b4c4:	f1bb 0f00 	cmp.w	fp, #0
 800b4c8:	d003      	beq.n	800b4d2 <_scanf_float+0x15e>
 800b4ca:	3201      	adds	r2, #1
 800b4cc:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800b4d0:	60a2      	str	r2, [r4, #8]
 800b4d2:	68a3      	ldr	r3, [r4, #8]
 800b4d4:	3b01      	subs	r3, #1
 800b4d6:	60a3      	str	r3, [r4, #8]
 800b4d8:	6923      	ldr	r3, [r4, #16]
 800b4da:	3301      	adds	r3, #1
 800b4dc:	6123      	str	r3, [r4, #16]
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	3b01      	subs	r3, #1
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	607b      	str	r3, [r7, #4]
 800b4e6:	f340 8087 	ble.w	800b5f8 <_scanf_float+0x284>
 800b4ea:	683b      	ldr	r3, [r7, #0]
 800b4ec:	3301      	adds	r3, #1
 800b4ee:	603b      	str	r3, [r7, #0]
 800b4f0:	e765      	b.n	800b3be <_scanf_float+0x4a>
 800b4f2:	eb1a 0105 	adds.w	r1, sl, r5
 800b4f6:	f47f af6f 	bne.w	800b3d8 <_scanf_float+0x64>
 800b4fa:	6822      	ldr	r2, [r4, #0]
 800b4fc:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800b500:	6022      	str	r2, [r4, #0]
 800b502:	460d      	mov	r5, r1
 800b504:	468a      	mov	sl, r1
 800b506:	f806 3b01 	strb.w	r3, [r6], #1
 800b50a:	e7e2      	b.n	800b4d2 <_scanf_float+0x15e>
 800b50c:	6822      	ldr	r2, [r4, #0]
 800b50e:	0610      	lsls	r0, r2, #24
 800b510:	f57f af62 	bpl.w	800b3d8 <_scanf_float+0x64>
 800b514:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b518:	6022      	str	r2, [r4, #0]
 800b51a:	e7f4      	b.n	800b506 <_scanf_float+0x192>
 800b51c:	f1ba 0f00 	cmp.w	sl, #0
 800b520:	d10e      	bne.n	800b540 <_scanf_float+0x1cc>
 800b522:	f1b9 0f00 	cmp.w	r9, #0
 800b526:	d10e      	bne.n	800b546 <_scanf_float+0x1d2>
 800b528:	6822      	ldr	r2, [r4, #0]
 800b52a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b52e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b532:	d108      	bne.n	800b546 <_scanf_float+0x1d2>
 800b534:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b538:	6022      	str	r2, [r4, #0]
 800b53a:	f04f 0a01 	mov.w	sl, #1
 800b53e:	e7e2      	b.n	800b506 <_scanf_float+0x192>
 800b540:	f1ba 0f02 	cmp.w	sl, #2
 800b544:	d055      	beq.n	800b5f2 <_scanf_float+0x27e>
 800b546:	2d01      	cmp	r5, #1
 800b548:	d002      	beq.n	800b550 <_scanf_float+0x1dc>
 800b54a:	2d04      	cmp	r5, #4
 800b54c:	f47f af44 	bne.w	800b3d8 <_scanf_float+0x64>
 800b550:	3501      	adds	r5, #1
 800b552:	b2ed      	uxtb	r5, r5
 800b554:	e7d7      	b.n	800b506 <_scanf_float+0x192>
 800b556:	f1ba 0f01 	cmp.w	sl, #1
 800b55a:	f47f af3d 	bne.w	800b3d8 <_scanf_float+0x64>
 800b55e:	f04f 0a02 	mov.w	sl, #2
 800b562:	e7d0      	b.n	800b506 <_scanf_float+0x192>
 800b564:	b97d      	cbnz	r5, 800b586 <_scanf_float+0x212>
 800b566:	f1b9 0f00 	cmp.w	r9, #0
 800b56a:	f47f af38 	bne.w	800b3de <_scanf_float+0x6a>
 800b56e:	6822      	ldr	r2, [r4, #0]
 800b570:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b574:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b578:	f040 8108 	bne.w	800b78c <_scanf_float+0x418>
 800b57c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b580:	6022      	str	r2, [r4, #0]
 800b582:	2501      	movs	r5, #1
 800b584:	e7bf      	b.n	800b506 <_scanf_float+0x192>
 800b586:	2d03      	cmp	r5, #3
 800b588:	d0e2      	beq.n	800b550 <_scanf_float+0x1dc>
 800b58a:	2d05      	cmp	r5, #5
 800b58c:	e7de      	b.n	800b54c <_scanf_float+0x1d8>
 800b58e:	2d02      	cmp	r5, #2
 800b590:	f47f af22 	bne.w	800b3d8 <_scanf_float+0x64>
 800b594:	2503      	movs	r5, #3
 800b596:	e7b6      	b.n	800b506 <_scanf_float+0x192>
 800b598:	2d06      	cmp	r5, #6
 800b59a:	f47f af1d 	bne.w	800b3d8 <_scanf_float+0x64>
 800b59e:	2507      	movs	r5, #7
 800b5a0:	e7b1      	b.n	800b506 <_scanf_float+0x192>
 800b5a2:	6822      	ldr	r2, [r4, #0]
 800b5a4:	0591      	lsls	r1, r2, #22
 800b5a6:	f57f af17 	bpl.w	800b3d8 <_scanf_float+0x64>
 800b5aa:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800b5ae:	6022      	str	r2, [r4, #0]
 800b5b0:	f8cd 9008 	str.w	r9, [sp, #8]
 800b5b4:	e7a7      	b.n	800b506 <_scanf_float+0x192>
 800b5b6:	6822      	ldr	r2, [r4, #0]
 800b5b8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800b5bc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b5c0:	d006      	beq.n	800b5d0 <_scanf_float+0x25c>
 800b5c2:	0550      	lsls	r0, r2, #21
 800b5c4:	f57f af08 	bpl.w	800b3d8 <_scanf_float+0x64>
 800b5c8:	f1b9 0f00 	cmp.w	r9, #0
 800b5cc:	f000 80de 	beq.w	800b78c <_scanf_float+0x418>
 800b5d0:	0591      	lsls	r1, r2, #22
 800b5d2:	bf58      	it	pl
 800b5d4:	9902      	ldrpl	r1, [sp, #8]
 800b5d6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b5da:	bf58      	it	pl
 800b5dc:	eba9 0101 	subpl.w	r1, r9, r1
 800b5e0:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800b5e4:	bf58      	it	pl
 800b5e6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b5ea:	6022      	str	r2, [r4, #0]
 800b5ec:	f04f 0900 	mov.w	r9, #0
 800b5f0:	e789      	b.n	800b506 <_scanf_float+0x192>
 800b5f2:	f04f 0a03 	mov.w	sl, #3
 800b5f6:	e786      	b.n	800b506 <_scanf_float+0x192>
 800b5f8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b5fc:	4639      	mov	r1, r7
 800b5fe:	4640      	mov	r0, r8
 800b600:	4798      	blx	r3
 800b602:	2800      	cmp	r0, #0
 800b604:	f43f aedb 	beq.w	800b3be <_scanf_float+0x4a>
 800b608:	e6e6      	b.n	800b3d8 <_scanf_float+0x64>
 800b60a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b60e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b612:	463a      	mov	r2, r7
 800b614:	4640      	mov	r0, r8
 800b616:	4798      	blx	r3
 800b618:	6923      	ldr	r3, [r4, #16]
 800b61a:	3b01      	subs	r3, #1
 800b61c:	6123      	str	r3, [r4, #16]
 800b61e:	e6e8      	b.n	800b3f2 <_scanf_float+0x7e>
 800b620:	1e6b      	subs	r3, r5, #1
 800b622:	2b06      	cmp	r3, #6
 800b624:	d824      	bhi.n	800b670 <_scanf_float+0x2fc>
 800b626:	2d02      	cmp	r5, #2
 800b628:	d836      	bhi.n	800b698 <_scanf_float+0x324>
 800b62a:	9b01      	ldr	r3, [sp, #4]
 800b62c:	429e      	cmp	r6, r3
 800b62e:	f67f aee4 	bls.w	800b3fa <_scanf_float+0x86>
 800b632:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b636:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b63a:	463a      	mov	r2, r7
 800b63c:	4640      	mov	r0, r8
 800b63e:	4798      	blx	r3
 800b640:	6923      	ldr	r3, [r4, #16]
 800b642:	3b01      	subs	r3, #1
 800b644:	6123      	str	r3, [r4, #16]
 800b646:	e7f0      	b.n	800b62a <_scanf_float+0x2b6>
 800b648:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b64c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800b650:	463a      	mov	r2, r7
 800b652:	4640      	mov	r0, r8
 800b654:	4798      	blx	r3
 800b656:	6923      	ldr	r3, [r4, #16]
 800b658:	3b01      	subs	r3, #1
 800b65a:	6123      	str	r3, [r4, #16]
 800b65c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800b660:	fa5f fa8a 	uxtb.w	sl, sl
 800b664:	f1ba 0f02 	cmp.w	sl, #2
 800b668:	d1ee      	bne.n	800b648 <_scanf_float+0x2d4>
 800b66a:	3d03      	subs	r5, #3
 800b66c:	b2ed      	uxtb	r5, r5
 800b66e:	1b76      	subs	r6, r6, r5
 800b670:	6823      	ldr	r3, [r4, #0]
 800b672:	05da      	lsls	r2, r3, #23
 800b674:	d530      	bpl.n	800b6d8 <_scanf_float+0x364>
 800b676:	055b      	lsls	r3, r3, #21
 800b678:	d511      	bpl.n	800b69e <_scanf_float+0x32a>
 800b67a:	9b01      	ldr	r3, [sp, #4]
 800b67c:	429e      	cmp	r6, r3
 800b67e:	f67f aebc 	bls.w	800b3fa <_scanf_float+0x86>
 800b682:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b686:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b68a:	463a      	mov	r2, r7
 800b68c:	4640      	mov	r0, r8
 800b68e:	4798      	blx	r3
 800b690:	6923      	ldr	r3, [r4, #16]
 800b692:	3b01      	subs	r3, #1
 800b694:	6123      	str	r3, [r4, #16]
 800b696:	e7f0      	b.n	800b67a <_scanf_float+0x306>
 800b698:	46aa      	mov	sl, r5
 800b69a:	46b3      	mov	fp, r6
 800b69c:	e7de      	b.n	800b65c <_scanf_float+0x2e8>
 800b69e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b6a2:	6923      	ldr	r3, [r4, #16]
 800b6a4:	2965      	cmp	r1, #101	@ 0x65
 800b6a6:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800b6aa:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800b6ae:	6123      	str	r3, [r4, #16]
 800b6b0:	d00c      	beq.n	800b6cc <_scanf_float+0x358>
 800b6b2:	2945      	cmp	r1, #69	@ 0x45
 800b6b4:	d00a      	beq.n	800b6cc <_scanf_float+0x358>
 800b6b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b6ba:	463a      	mov	r2, r7
 800b6bc:	4640      	mov	r0, r8
 800b6be:	4798      	blx	r3
 800b6c0:	6923      	ldr	r3, [r4, #16]
 800b6c2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b6c6:	3b01      	subs	r3, #1
 800b6c8:	1eb5      	subs	r5, r6, #2
 800b6ca:	6123      	str	r3, [r4, #16]
 800b6cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b6d0:	463a      	mov	r2, r7
 800b6d2:	4640      	mov	r0, r8
 800b6d4:	4798      	blx	r3
 800b6d6:	462e      	mov	r6, r5
 800b6d8:	6822      	ldr	r2, [r4, #0]
 800b6da:	f012 0210 	ands.w	r2, r2, #16
 800b6de:	d001      	beq.n	800b6e4 <_scanf_float+0x370>
 800b6e0:	2000      	movs	r0, #0
 800b6e2:	e68b      	b.n	800b3fc <_scanf_float+0x88>
 800b6e4:	7032      	strb	r2, [r6, #0]
 800b6e6:	6823      	ldr	r3, [r4, #0]
 800b6e8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b6ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b6f0:	d11c      	bne.n	800b72c <_scanf_float+0x3b8>
 800b6f2:	9b02      	ldr	r3, [sp, #8]
 800b6f4:	454b      	cmp	r3, r9
 800b6f6:	eba3 0209 	sub.w	r2, r3, r9
 800b6fa:	d123      	bne.n	800b744 <_scanf_float+0x3d0>
 800b6fc:	9901      	ldr	r1, [sp, #4]
 800b6fe:	2200      	movs	r2, #0
 800b700:	4640      	mov	r0, r8
 800b702:	f002 fd61 	bl	800e1c8 <_strtod_r>
 800b706:	9b03      	ldr	r3, [sp, #12]
 800b708:	6821      	ldr	r1, [r4, #0]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	f011 0f02 	tst.w	r1, #2
 800b710:	ec57 6b10 	vmov	r6, r7, d0
 800b714:	f103 0204 	add.w	r2, r3, #4
 800b718:	d01f      	beq.n	800b75a <_scanf_float+0x3e6>
 800b71a:	9903      	ldr	r1, [sp, #12]
 800b71c:	600a      	str	r2, [r1, #0]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	e9c3 6700 	strd	r6, r7, [r3]
 800b724:	68e3      	ldr	r3, [r4, #12]
 800b726:	3301      	adds	r3, #1
 800b728:	60e3      	str	r3, [r4, #12]
 800b72a:	e7d9      	b.n	800b6e0 <_scanf_float+0x36c>
 800b72c:	9b04      	ldr	r3, [sp, #16]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d0e4      	beq.n	800b6fc <_scanf_float+0x388>
 800b732:	9905      	ldr	r1, [sp, #20]
 800b734:	230a      	movs	r3, #10
 800b736:	3101      	adds	r1, #1
 800b738:	4640      	mov	r0, r8
 800b73a:	f002 fdc5 	bl	800e2c8 <_strtol_r>
 800b73e:	9b04      	ldr	r3, [sp, #16]
 800b740:	9e05      	ldr	r6, [sp, #20]
 800b742:	1ac2      	subs	r2, r0, r3
 800b744:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800b748:	429e      	cmp	r6, r3
 800b74a:	bf28      	it	cs
 800b74c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800b750:	4910      	ldr	r1, [pc, #64]	@ (800b794 <_scanf_float+0x420>)
 800b752:	4630      	mov	r0, r6
 800b754:	f000 f954 	bl	800ba00 <siprintf>
 800b758:	e7d0      	b.n	800b6fc <_scanf_float+0x388>
 800b75a:	f011 0f04 	tst.w	r1, #4
 800b75e:	9903      	ldr	r1, [sp, #12]
 800b760:	600a      	str	r2, [r1, #0]
 800b762:	d1dc      	bne.n	800b71e <_scanf_float+0x3aa>
 800b764:	681d      	ldr	r5, [r3, #0]
 800b766:	4632      	mov	r2, r6
 800b768:	463b      	mov	r3, r7
 800b76a:	4630      	mov	r0, r6
 800b76c:	4639      	mov	r1, r7
 800b76e:	f7f5 fa05 	bl	8000b7c <__aeabi_dcmpun>
 800b772:	b128      	cbz	r0, 800b780 <_scanf_float+0x40c>
 800b774:	4808      	ldr	r0, [pc, #32]	@ (800b798 <_scanf_float+0x424>)
 800b776:	f000 fb1f 	bl	800bdb8 <nanf>
 800b77a:	ed85 0a00 	vstr	s0, [r5]
 800b77e:	e7d1      	b.n	800b724 <_scanf_float+0x3b0>
 800b780:	4630      	mov	r0, r6
 800b782:	4639      	mov	r1, r7
 800b784:	f7f5 fa58 	bl	8000c38 <__aeabi_d2f>
 800b788:	6028      	str	r0, [r5, #0]
 800b78a:	e7cb      	b.n	800b724 <_scanf_float+0x3b0>
 800b78c:	f04f 0900 	mov.w	r9, #0
 800b790:	e629      	b.n	800b3e6 <_scanf_float+0x72>
 800b792:	bf00      	nop
 800b794:	0800f6d4 	.word	0x0800f6d4
 800b798:	0800fa6d 	.word	0x0800fa6d

0800b79c <std>:
 800b79c:	2300      	movs	r3, #0
 800b79e:	b510      	push	{r4, lr}
 800b7a0:	4604      	mov	r4, r0
 800b7a2:	e9c0 3300 	strd	r3, r3, [r0]
 800b7a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b7aa:	6083      	str	r3, [r0, #8]
 800b7ac:	8181      	strh	r1, [r0, #12]
 800b7ae:	6643      	str	r3, [r0, #100]	@ 0x64
 800b7b0:	81c2      	strh	r2, [r0, #14]
 800b7b2:	6183      	str	r3, [r0, #24]
 800b7b4:	4619      	mov	r1, r3
 800b7b6:	2208      	movs	r2, #8
 800b7b8:	305c      	adds	r0, #92	@ 0x5c
 800b7ba:	f000 fa19 	bl	800bbf0 <memset>
 800b7be:	4b0d      	ldr	r3, [pc, #52]	@ (800b7f4 <std+0x58>)
 800b7c0:	6263      	str	r3, [r4, #36]	@ 0x24
 800b7c2:	4b0d      	ldr	r3, [pc, #52]	@ (800b7f8 <std+0x5c>)
 800b7c4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b7c6:	4b0d      	ldr	r3, [pc, #52]	@ (800b7fc <std+0x60>)
 800b7c8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b7ca:	4b0d      	ldr	r3, [pc, #52]	@ (800b800 <std+0x64>)
 800b7cc:	6323      	str	r3, [r4, #48]	@ 0x30
 800b7ce:	4b0d      	ldr	r3, [pc, #52]	@ (800b804 <std+0x68>)
 800b7d0:	6224      	str	r4, [r4, #32]
 800b7d2:	429c      	cmp	r4, r3
 800b7d4:	d006      	beq.n	800b7e4 <std+0x48>
 800b7d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b7da:	4294      	cmp	r4, r2
 800b7dc:	d002      	beq.n	800b7e4 <std+0x48>
 800b7de:	33d0      	adds	r3, #208	@ 0xd0
 800b7e0:	429c      	cmp	r4, r3
 800b7e2:	d105      	bne.n	800b7f0 <std+0x54>
 800b7e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b7e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7ec:	f000 bad2 	b.w	800bd94 <__retarget_lock_init_recursive>
 800b7f0:	bd10      	pop	{r4, pc}
 800b7f2:	bf00      	nop
 800b7f4:	0800ba41 	.word	0x0800ba41
 800b7f8:	0800ba63 	.word	0x0800ba63
 800b7fc:	0800ba9b 	.word	0x0800ba9b
 800b800:	0800babf 	.word	0x0800babf
 800b804:	200013a4 	.word	0x200013a4

0800b808 <stdio_exit_handler>:
 800b808:	4a02      	ldr	r2, [pc, #8]	@ (800b814 <stdio_exit_handler+0xc>)
 800b80a:	4903      	ldr	r1, [pc, #12]	@ (800b818 <stdio_exit_handler+0x10>)
 800b80c:	4803      	ldr	r0, [pc, #12]	@ (800b81c <stdio_exit_handler+0x14>)
 800b80e:	f000 b869 	b.w	800b8e4 <_fwalk_sglue>
 800b812:	bf00      	nop
 800b814:	20000014 	.word	0x20000014
 800b818:	0800e909 	.word	0x0800e909
 800b81c:	20000024 	.word	0x20000024

0800b820 <cleanup_stdio>:
 800b820:	6841      	ldr	r1, [r0, #4]
 800b822:	4b0c      	ldr	r3, [pc, #48]	@ (800b854 <cleanup_stdio+0x34>)
 800b824:	4299      	cmp	r1, r3
 800b826:	b510      	push	{r4, lr}
 800b828:	4604      	mov	r4, r0
 800b82a:	d001      	beq.n	800b830 <cleanup_stdio+0x10>
 800b82c:	f003 f86c 	bl	800e908 <_fflush_r>
 800b830:	68a1      	ldr	r1, [r4, #8]
 800b832:	4b09      	ldr	r3, [pc, #36]	@ (800b858 <cleanup_stdio+0x38>)
 800b834:	4299      	cmp	r1, r3
 800b836:	d002      	beq.n	800b83e <cleanup_stdio+0x1e>
 800b838:	4620      	mov	r0, r4
 800b83a:	f003 f865 	bl	800e908 <_fflush_r>
 800b83e:	68e1      	ldr	r1, [r4, #12]
 800b840:	4b06      	ldr	r3, [pc, #24]	@ (800b85c <cleanup_stdio+0x3c>)
 800b842:	4299      	cmp	r1, r3
 800b844:	d004      	beq.n	800b850 <cleanup_stdio+0x30>
 800b846:	4620      	mov	r0, r4
 800b848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b84c:	f003 b85c 	b.w	800e908 <_fflush_r>
 800b850:	bd10      	pop	{r4, pc}
 800b852:	bf00      	nop
 800b854:	200013a4 	.word	0x200013a4
 800b858:	2000140c 	.word	0x2000140c
 800b85c:	20001474 	.word	0x20001474

0800b860 <global_stdio_init.part.0>:
 800b860:	b510      	push	{r4, lr}
 800b862:	4b0b      	ldr	r3, [pc, #44]	@ (800b890 <global_stdio_init.part.0+0x30>)
 800b864:	4c0b      	ldr	r4, [pc, #44]	@ (800b894 <global_stdio_init.part.0+0x34>)
 800b866:	4a0c      	ldr	r2, [pc, #48]	@ (800b898 <global_stdio_init.part.0+0x38>)
 800b868:	601a      	str	r2, [r3, #0]
 800b86a:	4620      	mov	r0, r4
 800b86c:	2200      	movs	r2, #0
 800b86e:	2104      	movs	r1, #4
 800b870:	f7ff ff94 	bl	800b79c <std>
 800b874:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b878:	2201      	movs	r2, #1
 800b87a:	2109      	movs	r1, #9
 800b87c:	f7ff ff8e 	bl	800b79c <std>
 800b880:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b884:	2202      	movs	r2, #2
 800b886:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b88a:	2112      	movs	r1, #18
 800b88c:	f7ff bf86 	b.w	800b79c <std>
 800b890:	200014dc 	.word	0x200014dc
 800b894:	200013a4 	.word	0x200013a4
 800b898:	0800b809 	.word	0x0800b809

0800b89c <__sfp_lock_acquire>:
 800b89c:	4801      	ldr	r0, [pc, #4]	@ (800b8a4 <__sfp_lock_acquire+0x8>)
 800b89e:	f000 ba7a 	b.w	800bd96 <__retarget_lock_acquire_recursive>
 800b8a2:	bf00      	nop
 800b8a4:	200014e5 	.word	0x200014e5

0800b8a8 <__sfp_lock_release>:
 800b8a8:	4801      	ldr	r0, [pc, #4]	@ (800b8b0 <__sfp_lock_release+0x8>)
 800b8aa:	f000 ba75 	b.w	800bd98 <__retarget_lock_release_recursive>
 800b8ae:	bf00      	nop
 800b8b0:	200014e5 	.word	0x200014e5

0800b8b4 <__sinit>:
 800b8b4:	b510      	push	{r4, lr}
 800b8b6:	4604      	mov	r4, r0
 800b8b8:	f7ff fff0 	bl	800b89c <__sfp_lock_acquire>
 800b8bc:	6a23      	ldr	r3, [r4, #32]
 800b8be:	b11b      	cbz	r3, 800b8c8 <__sinit+0x14>
 800b8c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8c4:	f7ff bff0 	b.w	800b8a8 <__sfp_lock_release>
 800b8c8:	4b04      	ldr	r3, [pc, #16]	@ (800b8dc <__sinit+0x28>)
 800b8ca:	6223      	str	r3, [r4, #32]
 800b8cc:	4b04      	ldr	r3, [pc, #16]	@ (800b8e0 <__sinit+0x2c>)
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d1f5      	bne.n	800b8c0 <__sinit+0xc>
 800b8d4:	f7ff ffc4 	bl	800b860 <global_stdio_init.part.0>
 800b8d8:	e7f2      	b.n	800b8c0 <__sinit+0xc>
 800b8da:	bf00      	nop
 800b8dc:	0800b821 	.word	0x0800b821
 800b8e0:	200014dc 	.word	0x200014dc

0800b8e4 <_fwalk_sglue>:
 800b8e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8e8:	4607      	mov	r7, r0
 800b8ea:	4688      	mov	r8, r1
 800b8ec:	4614      	mov	r4, r2
 800b8ee:	2600      	movs	r6, #0
 800b8f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b8f4:	f1b9 0901 	subs.w	r9, r9, #1
 800b8f8:	d505      	bpl.n	800b906 <_fwalk_sglue+0x22>
 800b8fa:	6824      	ldr	r4, [r4, #0]
 800b8fc:	2c00      	cmp	r4, #0
 800b8fe:	d1f7      	bne.n	800b8f0 <_fwalk_sglue+0xc>
 800b900:	4630      	mov	r0, r6
 800b902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b906:	89ab      	ldrh	r3, [r5, #12]
 800b908:	2b01      	cmp	r3, #1
 800b90a:	d907      	bls.n	800b91c <_fwalk_sglue+0x38>
 800b90c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b910:	3301      	adds	r3, #1
 800b912:	d003      	beq.n	800b91c <_fwalk_sglue+0x38>
 800b914:	4629      	mov	r1, r5
 800b916:	4638      	mov	r0, r7
 800b918:	47c0      	blx	r8
 800b91a:	4306      	orrs	r6, r0
 800b91c:	3568      	adds	r5, #104	@ 0x68
 800b91e:	e7e9      	b.n	800b8f4 <_fwalk_sglue+0x10>

0800b920 <iprintf>:
 800b920:	b40f      	push	{r0, r1, r2, r3}
 800b922:	b507      	push	{r0, r1, r2, lr}
 800b924:	4906      	ldr	r1, [pc, #24]	@ (800b940 <iprintf+0x20>)
 800b926:	ab04      	add	r3, sp, #16
 800b928:	6808      	ldr	r0, [r1, #0]
 800b92a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b92e:	6881      	ldr	r1, [r0, #8]
 800b930:	9301      	str	r3, [sp, #4]
 800b932:	f002 fe4d 	bl	800e5d0 <_vfiprintf_r>
 800b936:	b003      	add	sp, #12
 800b938:	f85d eb04 	ldr.w	lr, [sp], #4
 800b93c:	b004      	add	sp, #16
 800b93e:	4770      	bx	lr
 800b940:	20000020 	.word	0x20000020

0800b944 <_puts_r>:
 800b944:	6a03      	ldr	r3, [r0, #32]
 800b946:	b570      	push	{r4, r5, r6, lr}
 800b948:	6884      	ldr	r4, [r0, #8]
 800b94a:	4605      	mov	r5, r0
 800b94c:	460e      	mov	r6, r1
 800b94e:	b90b      	cbnz	r3, 800b954 <_puts_r+0x10>
 800b950:	f7ff ffb0 	bl	800b8b4 <__sinit>
 800b954:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b956:	07db      	lsls	r3, r3, #31
 800b958:	d405      	bmi.n	800b966 <_puts_r+0x22>
 800b95a:	89a3      	ldrh	r3, [r4, #12]
 800b95c:	0598      	lsls	r0, r3, #22
 800b95e:	d402      	bmi.n	800b966 <_puts_r+0x22>
 800b960:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b962:	f000 fa18 	bl	800bd96 <__retarget_lock_acquire_recursive>
 800b966:	89a3      	ldrh	r3, [r4, #12]
 800b968:	0719      	lsls	r1, r3, #28
 800b96a:	d502      	bpl.n	800b972 <_puts_r+0x2e>
 800b96c:	6923      	ldr	r3, [r4, #16]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d135      	bne.n	800b9de <_puts_r+0x9a>
 800b972:	4621      	mov	r1, r4
 800b974:	4628      	mov	r0, r5
 800b976:	f000 f8e5 	bl	800bb44 <__swsetup_r>
 800b97a:	b380      	cbz	r0, 800b9de <_puts_r+0x9a>
 800b97c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800b980:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b982:	07da      	lsls	r2, r3, #31
 800b984:	d405      	bmi.n	800b992 <_puts_r+0x4e>
 800b986:	89a3      	ldrh	r3, [r4, #12]
 800b988:	059b      	lsls	r3, r3, #22
 800b98a:	d402      	bmi.n	800b992 <_puts_r+0x4e>
 800b98c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b98e:	f000 fa03 	bl	800bd98 <__retarget_lock_release_recursive>
 800b992:	4628      	mov	r0, r5
 800b994:	bd70      	pop	{r4, r5, r6, pc}
 800b996:	2b00      	cmp	r3, #0
 800b998:	da04      	bge.n	800b9a4 <_puts_r+0x60>
 800b99a:	69a2      	ldr	r2, [r4, #24]
 800b99c:	429a      	cmp	r2, r3
 800b99e:	dc17      	bgt.n	800b9d0 <_puts_r+0x8c>
 800b9a0:	290a      	cmp	r1, #10
 800b9a2:	d015      	beq.n	800b9d0 <_puts_r+0x8c>
 800b9a4:	6823      	ldr	r3, [r4, #0]
 800b9a6:	1c5a      	adds	r2, r3, #1
 800b9a8:	6022      	str	r2, [r4, #0]
 800b9aa:	7019      	strb	r1, [r3, #0]
 800b9ac:	68a3      	ldr	r3, [r4, #8]
 800b9ae:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b9b2:	3b01      	subs	r3, #1
 800b9b4:	60a3      	str	r3, [r4, #8]
 800b9b6:	2900      	cmp	r1, #0
 800b9b8:	d1ed      	bne.n	800b996 <_puts_r+0x52>
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	da11      	bge.n	800b9e2 <_puts_r+0x9e>
 800b9be:	4622      	mov	r2, r4
 800b9c0:	210a      	movs	r1, #10
 800b9c2:	4628      	mov	r0, r5
 800b9c4:	f000 f87f 	bl	800bac6 <__swbuf_r>
 800b9c8:	3001      	adds	r0, #1
 800b9ca:	d0d7      	beq.n	800b97c <_puts_r+0x38>
 800b9cc:	250a      	movs	r5, #10
 800b9ce:	e7d7      	b.n	800b980 <_puts_r+0x3c>
 800b9d0:	4622      	mov	r2, r4
 800b9d2:	4628      	mov	r0, r5
 800b9d4:	f000 f877 	bl	800bac6 <__swbuf_r>
 800b9d8:	3001      	adds	r0, #1
 800b9da:	d1e7      	bne.n	800b9ac <_puts_r+0x68>
 800b9dc:	e7ce      	b.n	800b97c <_puts_r+0x38>
 800b9de:	3e01      	subs	r6, #1
 800b9e0:	e7e4      	b.n	800b9ac <_puts_r+0x68>
 800b9e2:	6823      	ldr	r3, [r4, #0]
 800b9e4:	1c5a      	adds	r2, r3, #1
 800b9e6:	6022      	str	r2, [r4, #0]
 800b9e8:	220a      	movs	r2, #10
 800b9ea:	701a      	strb	r2, [r3, #0]
 800b9ec:	e7ee      	b.n	800b9cc <_puts_r+0x88>
	...

0800b9f0 <puts>:
 800b9f0:	4b02      	ldr	r3, [pc, #8]	@ (800b9fc <puts+0xc>)
 800b9f2:	4601      	mov	r1, r0
 800b9f4:	6818      	ldr	r0, [r3, #0]
 800b9f6:	f7ff bfa5 	b.w	800b944 <_puts_r>
 800b9fa:	bf00      	nop
 800b9fc:	20000020 	.word	0x20000020

0800ba00 <siprintf>:
 800ba00:	b40e      	push	{r1, r2, r3}
 800ba02:	b500      	push	{lr}
 800ba04:	b09c      	sub	sp, #112	@ 0x70
 800ba06:	ab1d      	add	r3, sp, #116	@ 0x74
 800ba08:	9002      	str	r0, [sp, #8]
 800ba0a:	9006      	str	r0, [sp, #24]
 800ba0c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ba10:	4809      	ldr	r0, [pc, #36]	@ (800ba38 <siprintf+0x38>)
 800ba12:	9107      	str	r1, [sp, #28]
 800ba14:	9104      	str	r1, [sp, #16]
 800ba16:	4909      	ldr	r1, [pc, #36]	@ (800ba3c <siprintf+0x3c>)
 800ba18:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba1c:	9105      	str	r1, [sp, #20]
 800ba1e:	6800      	ldr	r0, [r0, #0]
 800ba20:	9301      	str	r3, [sp, #4]
 800ba22:	a902      	add	r1, sp, #8
 800ba24:	f002 fcae 	bl	800e384 <_svfiprintf_r>
 800ba28:	9b02      	ldr	r3, [sp, #8]
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	701a      	strb	r2, [r3, #0]
 800ba2e:	b01c      	add	sp, #112	@ 0x70
 800ba30:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba34:	b003      	add	sp, #12
 800ba36:	4770      	bx	lr
 800ba38:	20000020 	.word	0x20000020
 800ba3c:	ffff0208 	.word	0xffff0208

0800ba40 <__sread>:
 800ba40:	b510      	push	{r4, lr}
 800ba42:	460c      	mov	r4, r1
 800ba44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba48:	f000 f956 	bl	800bcf8 <_read_r>
 800ba4c:	2800      	cmp	r0, #0
 800ba4e:	bfab      	itete	ge
 800ba50:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ba52:	89a3      	ldrhlt	r3, [r4, #12]
 800ba54:	181b      	addge	r3, r3, r0
 800ba56:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ba5a:	bfac      	ite	ge
 800ba5c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ba5e:	81a3      	strhlt	r3, [r4, #12]
 800ba60:	bd10      	pop	{r4, pc}

0800ba62 <__swrite>:
 800ba62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba66:	461f      	mov	r7, r3
 800ba68:	898b      	ldrh	r3, [r1, #12]
 800ba6a:	05db      	lsls	r3, r3, #23
 800ba6c:	4605      	mov	r5, r0
 800ba6e:	460c      	mov	r4, r1
 800ba70:	4616      	mov	r6, r2
 800ba72:	d505      	bpl.n	800ba80 <__swrite+0x1e>
 800ba74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba78:	2302      	movs	r3, #2
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	f000 f92a 	bl	800bcd4 <_lseek_r>
 800ba80:	89a3      	ldrh	r3, [r4, #12]
 800ba82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba86:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ba8a:	81a3      	strh	r3, [r4, #12]
 800ba8c:	4632      	mov	r2, r6
 800ba8e:	463b      	mov	r3, r7
 800ba90:	4628      	mov	r0, r5
 800ba92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba96:	f000 b941 	b.w	800bd1c <_write_r>

0800ba9a <__sseek>:
 800ba9a:	b510      	push	{r4, lr}
 800ba9c:	460c      	mov	r4, r1
 800ba9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800baa2:	f000 f917 	bl	800bcd4 <_lseek_r>
 800baa6:	1c43      	adds	r3, r0, #1
 800baa8:	89a3      	ldrh	r3, [r4, #12]
 800baaa:	bf15      	itete	ne
 800baac:	6560      	strne	r0, [r4, #84]	@ 0x54
 800baae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bab2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bab6:	81a3      	strheq	r3, [r4, #12]
 800bab8:	bf18      	it	ne
 800baba:	81a3      	strhne	r3, [r4, #12]
 800babc:	bd10      	pop	{r4, pc}

0800babe <__sclose>:
 800babe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bac2:	f000 b8a1 	b.w	800bc08 <_close_r>

0800bac6 <__swbuf_r>:
 800bac6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bac8:	460e      	mov	r6, r1
 800baca:	4614      	mov	r4, r2
 800bacc:	4605      	mov	r5, r0
 800bace:	b118      	cbz	r0, 800bad8 <__swbuf_r+0x12>
 800bad0:	6a03      	ldr	r3, [r0, #32]
 800bad2:	b90b      	cbnz	r3, 800bad8 <__swbuf_r+0x12>
 800bad4:	f7ff feee 	bl	800b8b4 <__sinit>
 800bad8:	69a3      	ldr	r3, [r4, #24]
 800bada:	60a3      	str	r3, [r4, #8]
 800badc:	89a3      	ldrh	r3, [r4, #12]
 800bade:	071a      	lsls	r2, r3, #28
 800bae0:	d501      	bpl.n	800bae6 <__swbuf_r+0x20>
 800bae2:	6923      	ldr	r3, [r4, #16]
 800bae4:	b943      	cbnz	r3, 800baf8 <__swbuf_r+0x32>
 800bae6:	4621      	mov	r1, r4
 800bae8:	4628      	mov	r0, r5
 800baea:	f000 f82b 	bl	800bb44 <__swsetup_r>
 800baee:	b118      	cbz	r0, 800baf8 <__swbuf_r+0x32>
 800baf0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800baf4:	4638      	mov	r0, r7
 800baf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800baf8:	6823      	ldr	r3, [r4, #0]
 800bafa:	6922      	ldr	r2, [r4, #16]
 800bafc:	1a98      	subs	r0, r3, r2
 800bafe:	6963      	ldr	r3, [r4, #20]
 800bb00:	b2f6      	uxtb	r6, r6
 800bb02:	4283      	cmp	r3, r0
 800bb04:	4637      	mov	r7, r6
 800bb06:	dc05      	bgt.n	800bb14 <__swbuf_r+0x4e>
 800bb08:	4621      	mov	r1, r4
 800bb0a:	4628      	mov	r0, r5
 800bb0c:	f002 fefc 	bl	800e908 <_fflush_r>
 800bb10:	2800      	cmp	r0, #0
 800bb12:	d1ed      	bne.n	800baf0 <__swbuf_r+0x2a>
 800bb14:	68a3      	ldr	r3, [r4, #8]
 800bb16:	3b01      	subs	r3, #1
 800bb18:	60a3      	str	r3, [r4, #8]
 800bb1a:	6823      	ldr	r3, [r4, #0]
 800bb1c:	1c5a      	adds	r2, r3, #1
 800bb1e:	6022      	str	r2, [r4, #0]
 800bb20:	701e      	strb	r6, [r3, #0]
 800bb22:	6962      	ldr	r2, [r4, #20]
 800bb24:	1c43      	adds	r3, r0, #1
 800bb26:	429a      	cmp	r2, r3
 800bb28:	d004      	beq.n	800bb34 <__swbuf_r+0x6e>
 800bb2a:	89a3      	ldrh	r3, [r4, #12]
 800bb2c:	07db      	lsls	r3, r3, #31
 800bb2e:	d5e1      	bpl.n	800baf4 <__swbuf_r+0x2e>
 800bb30:	2e0a      	cmp	r6, #10
 800bb32:	d1df      	bne.n	800baf4 <__swbuf_r+0x2e>
 800bb34:	4621      	mov	r1, r4
 800bb36:	4628      	mov	r0, r5
 800bb38:	f002 fee6 	bl	800e908 <_fflush_r>
 800bb3c:	2800      	cmp	r0, #0
 800bb3e:	d0d9      	beq.n	800baf4 <__swbuf_r+0x2e>
 800bb40:	e7d6      	b.n	800baf0 <__swbuf_r+0x2a>
	...

0800bb44 <__swsetup_r>:
 800bb44:	b538      	push	{r3, r4, r5, lr}
 800bb46:	4b29      	ldr	r3, [pc, #164]	@ (800bbec <__swsetup_r+0xa8>)
 800bb48:	4605      	mov	r5, r0
 800bb4a:	6818      	ldr	r0, [r3, #0]
 800bb4c:	460c      	mov	r4, r1
 800bb4e:	b118      	cbz	r0, 800bb58 <__swsetup_r+0x14>
 800bb50:	6a03      	ldr	r3, [r0, #32]
 800bb52:	b90b      	cbnz	r3, 800bb58 <__swsetup_r+0x14>
 800bb54:	f7ff feae 	bl	800b8b4 <__sinit>
 800bb58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb5c:	0719      	lsls	r1, r3, #28
 800bb5e:	d422      	bmi.n	800bba6 <__swsetup_r+0x62>
 800bb60:	06da      	lsls	r2, r3, #27
 800bb62:	d407      	bmi.n	800bb74 <__swsetup_r+0x30>
 800bb64:	2209      	movs	r2, #9
 800bb66:	602a      	str	r2, [r5, #0]
 800bb68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb6c:	81a3      	strh	r3, [r4, #12]
 800bb6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb72:	e033      	b.n	800bbdc <__swsetup_r+0x98>
 800bb74:	0758      	lsls	r0, r3, #29
 800bb76:	d512      	bpl.n	800bb9e <__swsetup_r+0x5a>
 800bb78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bb7a:	b141      	cbz	r1, 800bb8e <__swsetup_r+0x4a>
 800bb7c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bb80:	4299      	cmp	r1, r3
 800bb82:	d002      	beq.n	800bb8a <__swsetup_r+0x46>
 800bb84:	4628      	mov	r0, r5
 800bb86:	f000 ff6b 	bl	800ca60 <_free_r>
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	6363      	str	r3, [r4, #52]	@ 0x34
 800bb8e:	89a3      	ldrh	r3, [r4, #12]
 800bb90:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bb94:	81a3      	strh	r3, [r4, #12]
 800bb96:	2300      	movs	r3, #0
 800bb98:	6063      	str	r3, [r4, #4]
 800bb9a:	6923      	ldr	r3, [r4, #16]
 800bb9c:	6023      	str	r3, [r4, #0]
 800bb9e:	89a3      	ldrh	r3, [r4, #12]
 800bba0:	f043 0308 	orr.w	r3, r3, #8
 800bba4:	81a3      	strh	r3, [r4, #12]
 800bba6:	6923      	ldr	r3, [r4, #16]
 800bba8:	b94b      	cbnz	r3, 800bbbe <__swsetup_r+0x7a>
 800bbaa:	89a3      	ldrh	r3, [r4, #12]
 800bbac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bbb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bbb4:	d003      	beq.n	800bbbe <__swsetup_r+0x7a>
 800bbb6:	4621      	mov	r1, r4
 800bbb8:	4628      	mov	r0, r5
 800bbba:	f002 fef3 	bl	800e9a4 <__smakebuf_r>
 800bbbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbc2:	f013 0201 	ands.w	r2, r3, #1
 800bbc6:	d00a      	beq.n	800bbde <__swsetup_r+0x9a>
 800bbc8:	2200      	movs	r2, #0
 800bbca:	60a2      	str	r2, [r4, #8]
 800bbcc:	6962      	ldr	r2, [r4, #20]
 800bbce:	4252      	negs	r2, r2
 800bbd0:	61a2      	str	r2, [r4, #24]
 800bbd2:	6922      	ldr	r2, [r4, #16]
 800bbd4:	b942      	cbnz	r2, 800bbe8 <__swsetup_r+0xa4>
 800bbd6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bbda:	d1c5      	bne.n	800bb68 <__swsetup_r+0x24>
 800bbdc:	bd38      	pop	{r3, r4, r5, pc}
 800bbde:	0799      	lsls	r1, r3, #30
 800bbe0:	bf58      	it	pl
 800bbe2:	6962      	ldrpl	r2, [r4, #20]
 800bbe4:	60a2      	str	r2, [r4, #8]
 800bbe6:	e7f4      	b.n	800bbd2 <__swsetup_r+0x8e>
 800bbe8:	2000      	movs	r0, #0
 800bbea:	e7f7      	b.n	800bbdc <__swsetup_r+0x98>
 800bbec:	20000020 	.word	0x20000020

0800bbf0 <memset>:
 800bbf0:	4402      	add	r2, r0
 800bbf2:	4603      	mov	r3, r0
 800bbf4:	4293      	cmp	r3, r2
 800bbf6:	d100      	bne.n	800bbfa <memset+0xa>
 800bbf8:	4770      	bx	lr
 800bbfa:	f803 1b01 	strb.w	r1, [r3], #1
 800bbfe:	e7f9      	b.n	800bbf4 <memset+0x4>

0800bc00 <_localeconv_r>:
 800bc00:	4800      	ldr	r0, [pc, #0]	@ (800bc04 <_localeconv_r+0x4>)
 800bc02:	4770      	bx	lr
 800bc04:	20000160 	.word	0x20000160

0800bc08 <_close_r>:
 800bc08:	b538      	push	{r3, r4, r5, lr}
 800bc0a:	4d06      	ldr	r5, [pc, #24]	@ (800bc24 <_close_r+0x1c>)
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	4604      	mov	r4, r0
 800bc10:	4608      	mov	r0, r1
 800bc12:	602b      	str	r3, [r5, #0]
 800bc14:	f7f6 f816 	bl	8001c44 <_close>
 800bc18:	1c43      	adds	r3, r0, #1
 800bc1a:	d102      	bne.n	800bc22 <_close_r+0x1a>
 800bc1c:	682b      	ldr	r3, [r5, #0]
 800bc1e:	b103      	cbz	r3, 800bc22 <_close_r+0x1a>
 800bc20:	6023      	str	r3, [r4, #0]
 800bc22:	bd38      	pop	{r3, r4, r5, pc}
 800bc24:	200014e0 	.word	0x200014e0

0800bc28 <_reclaim_reent>:
 800bc28:	4b29      	ldr	r3, [pc, #164]	@ (800bcd0 <_reclaim_reent+0xa8>)
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	4283      	cmp	r3, r0
 800bc2e:	b570      	push	{r4, r5, r6, lr}
 800bc30:	4604      	mov	r4, r0
 800bc32:	d04b      	beq.n	800bccc <_reclaim_reent+0xa4>
 800bc34:	69c3      	ldr	r3, [r0, #28]
 800bc36:	b1ab      	cbz	r3, 800bc64 <_reclaim_reent+0x3c>
 800bc38:	68db      	ldr	r3, [r3, #12]
 800bc3a:	b16b      	cbz	r3, 800bc58 <_reclaim_reent+0x30>
 800bc3c:	2500      	movs	r5, #0
 800bc3e:	69e3      	ldr	r3, [r4, #28]
 800bc40:	68db      	ldr	r3, [r3, #12]
 800bc42:	5959      	ldr	r1, [r3, r5]
 800bc44:	2900      	cmp	r1, #0
 800bc46:	d13b      	bne.n	800bcc0 <_reclaim_reent+0x98>
 800bc48:	3504      	adds	r5, #4
 800bc4a:	2d80      	cmp	r5, #128	@ 0x80
 800bc4c:	d1f7      	bne.n	800bc3e <_reclaim_reent+0x16>
 800bc4e:	69e3      	ldr	r3, [r4, #28]
 800bc50:	4620      	mov	r0, r4
 800bc52:	68d9      	ldr	r1, [r3, #12]
 800bc54:	f000 ff04 	bl	800ca60 <_free_r>
 800bc58:	69e3      	ldr	r3, [r4, #28]
 800bc5a:	6819      	ldr	r1, [r3, #0]
 800bc5c:	b111      	cbz	r1, 800bc64 <_reclaim_reent+0x3c>
 800bc5e:	4620      	mov	r0, r4
 800bc60:	f000 fefe 	bl	800ca60 <_free_r>
 800bc64:	6961      	ldr	r1, [r4, #20]
 800bc66:	b111      	cbz	r1, 800bc6e <_reclaim_reent+0x46>
 800bc68:	4620      	mov	r0, r4
 800bc6a:	f000 fef9 	bl	800ca60 <_free_r>
 800bc6e:	69e1      	ldr	r1, [r4, #28]
 800bc70:	b111      	cbz	r1, 800bc78 <_reclaim_reent+0x50>
 800bc72:	4620      	mov	r0, r4
 800bc74:	f000 fef4 	bl	800ca60 <_free_r>
 800bc78:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800bc7a:	b111      	cbz	r1, 800bc82 <_reclaim_reent+0x5a>
 800bc7c:	4620      	mov	r0, r4
 800bc7e:	f000 feef 	bl	800ca60 <_free_r>
 800bc82:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bc84:	b111      	cbz	r1, 800bc8c <_reclaim_reent+0x64>
 800bc86:	4620      	mov	r0, r4
 800bc88:	f000 feea 	bl	800ca60 <_free_r>
 800bc8c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800bc8e:	b111      	cbz	r1, 800bc96 <_reclaim_reent+0x6e>
 800bc90:	4620      	mov	r0, r4
 800bc92:	f000 fee5 	bl	800ca60 <_free_r>
 800bc96:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800bc98:	b111      	cbz	r1, 800bca0 <_reclaim_reent+0x78>
 800bc9a:	4620      	mov	r0, r4
 800bc9c:	f000 fee0 	bl	800ca60 <_free_r>
 800bca0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800bca2:	b111      	cbz	r1, 800bcaa <_reclaim_reent+0x82>
 800bca4:	4620      	mov	r0, r4
 800bca6:	f000 fedb 	bl	800ca60 <_free_r>
 800bcaa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800bcac:	b111      	cbz	r1, 800bcb4 <_reclaim_reent+0x8c>
 800bcae:	4620      	mov	r0, r4
 800bcb0:	f000 fed6 	bl	800ca60 <_free_r>
 800bcb4:	6a23      	ldr	r3, [r4, #32]
 800bcb6:	b14b      	cbz	r3, 800bccc <_reclaim_reent+0xa4>
 800bcb8:	4620      	mov	r0, r4
 800bcba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bcbe:	4718      	bx	r3
 800bcc0:	680e      	ldr	r6, [r1, #0]
 800bcc2:	4620      	mov	r0, r4
 800bcc4:	f000 fecc 	bl	800ca60 <_free_r>
 800bcc8:	4631      	mov	r1, r6
 800bcca:	e7bb      	b.n	800bc44 <_reclaim_reent+0x1c>
 800bccc:	bd70      	pop	{r4, r5, r6, pc}
 800bcce:	bf00      	nop
 800bcd0:	20000020 	.word	0x20000020

0800bcd4 <_lseek_r>:
 800bcd4:	b538      	push	{r3, r4, r5, lr}
 800bcd6:	4d07      	ldr	r5, [pc, #28]	@ (800bcf4 <_lseek_r+0x20>)
 800bcd8:	4604      	mov	r4, r0
 800bcda:	4608      	mov	r0, r1
 800bcdc:	4611      	mov	r1, r2
 800bcde:	2200      	movs	r2, #0
 800bce0:	602a      	str	r2, [r5, #0]
 800bce2:	461a      	mov	r2, r3
 800bce4:	f7f5 ffd5 	bl	8001c92 <_lseek>
 800bce8:	1c43      	adds	r3, r0, #1
 800bcea:	d102      	bne.n	800bcf2 <_lseek_r+0x1e>
 800bcec:	682b      	ldr	r3, [r5, #0]
 800bcee:	b103      	cbz	r3, 800bcf2 <_lseek_r+0x1e>
 800bcf0:	6023      	str	r3, [r4, #0]
 800bcf2:	bd38      	pop	{r3, r4, r5, pc}
 800bcf4:	200014e0 	.word	0x200014e0

0800bcf8 <_read_r>:
 800bcf8:	b538      	push	{r3, r4, r5, lr}
 800bcfa:	4d07      	ldr	r5, [pc, #28]	@ (800bd18 <_read_r+0x20>)
 800bcfc:	4604      	mov	r4, r0
 800bcfe:	4608      	mov	r0, r1
 800bd00:	4611      	mov	r1, r2
 800bd02:	2200      	movs	r2, #0
 800bd04:	602a      	str	r2, [r5, #0]
 800bd06:	461a      	mov	r2, r3
 800bd08:	f7f5 ff63 	bl	8001bd2 <_read>
 800bd0c:	1c43      	adds	r3, r0, #1
 800bd0e:	d102      	bne.n	800bd16 <_read_r+0x1e>
 800bd10:	682b      	ldr	r3, [r5, #0]
 800bd12:	b103      	cbz	r3, 800bd16 <_read_r+0x1e>
 800bd14:	6023      	str	r3, [r4, #0]
 800bd16:	bd38      	pop	{r3, r4, r5, pc}
 800bd18:	200014e0 	.word	0x200014e0

0800bd1c <_write_r>:
 800bd1c:	b538      	push	{r3, r4, r5, lr}
 800bd1e:	4d07      	ldr	r5, [pc, #28]	@ (800bd3c <_write_r+0x20>)
 800bd20:	4604      	mov	r4, r0
 800bd22:	4608      	mov	r0, r1
 800bd24:	4611      	mov	r1, r2
 800bd26:	2200      	movs	r2, #0
 800bd28:	602a      	str	r2, [r5, #0]
 800bd2a:	461a      	mov	r2, r3
 800bd2c:	f7f5 ff6e 	bl	8001c0c <_write>
 800bd30:	1c43      	adds	r3, r0, #1
 800bd32:	d102      	bne.n	800bd3a <_write_r+0x1e>
 800bd34:	682b      	ldr	r3, [r5, #0]
 800bd36:	b103      	cbz	r3, 800bd3a <_write_r+0x1e>
 800bd38:	6023      	str	r3, [r4, #0]
 800bd3a:	bd38      	pop	{r3, r4, r5, pc}
 800bd3c:	200014e0 	.word	0x200014e0

0800bd40 <__errno>:
 800bd40:	4b01      	ldr	r3, [pc, #4]	@ (800bd48 <__errno+0x8>)
 800bd42:	6818      	ldr	r0, [r3, #0]
 800bd44:	4770      	bx	lr
 800bd46:	bf00      	nop
 800bd48:	20000020 	.word	0x20000020

0800bd4c <__libc_init_array>:
 800bd4c:	b570      	push	{r4, r5, r6, lr}
 800bd4e:	4d0d      	ldr	r5, [pc, #52]	@ (800bd84 <__libc_init_array+0x38>)
 800bd50:	4c0d      	ldr	r4, [pc, #52]	@ (800bd88 <__libc_init_array+0x3c>)
 800bd52:	1b64      	subs	r4, r4, r5
 800bd54:	10a4      	asrs	r4, r4, #2
 800bd56:	2600      	movs	r6, #0
 800bd58:	42a6      	cmp	r6, r4
 800bd5a:	d109      	bne.n	800bd70 <__libc_init_array+0x24>
 800bd5c:	4d0b      	ldr	r5, [pc, #44]	@ (800bd8c <__libc_init_array+0x40>)
 800bd5e:	4c0c      	ldr	r4, [pc, #48]	@ (800bd90 <__libc_init_array+0x44>)
 800bd60:	f003 fae0 	bl	800f324 <_init>
 800bd64:	1b64      	subs	r4, r4, r5
 800bd66:	10a4      	asrs	r4, r4, #2
 800bd68:	2600      	movs	r6, #0
 800bd6a:	42a6      	cmp	r6, r4
 800bd6c:	d105      	bne.n	800bd7a <__libc_init_array+0x2e>
 800bd6e:	bd70      	pop	{r4, r5, r6, pc}
 800bd70:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd74:	4798      	blx	r3
 800bd76:	3601      	adds	r6, #1
 800bd78:	e7ee      	b.n	800bd58 <__libc_init_array+0xc>
 800bd7a:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd7e:	4798      	blx	r3
 800bd80:	3601      	adds	r6, #1
 800bd82:	e7f2      	b.n	800bd6a <__libc_init_array+0x1e>
 800bd84:	0800fad8 	.word	0x0800fad8
 800bd88:	0800fad8 	.word	0x0800fad8
 800bd8c:	0800fad8 	.word	0x0800fad8
 800bd90:	0800fadc 	.word	0x0800fadc

0800bd94 <__retarget_lock_init_recursive>:
 800bd94:	4770      	bx	lr

0800bd96 <__retarget_lock_acquire_recursive>:
 800bd96:	4770      	bx	lr

0800bd98 <__retarget_lock_release_recursive>:
 800bd98:	4770      	bx	lr

0800bd9a <memcpy>:
 800bd9a:	440a      	add	r2, r1
 800bd9c:	4291      	cmp	r1, r2
 800bd9e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800bda2:	d100      	bne.n	800bda6 <memcpy+0xc>
 800bda4:	4770      	bx	lr
 800bda6:	b510      	push	{r4, lr}
 800bda8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bdac:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bdb0:	4291      	cmp	r1, r2
 800bdb2:	d1f9      	bne.n	800bda8 <memcpy+0xe>
 800bdb4:	bd10      	pop	{r4, pc}
	...

0800bdb8 <nanf>:
 800bdb8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800bdc0 <nanf+0x8>
 800bdbc:	4770      	bx	lr
 800bdbe:	bf00      	nop
 800bdc0:	7fc00000 	.word	0x7fc00000

0800bdc4 <quorem>:
 800bdc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdc8:	6903      	ldr	r3, [r0, #16]
 800bdca:	690c      	ldr	r4, [r1, #16]
 800bdcc:	42a3      	cmp	r3, r4
 800bdce:	4607      	mov	r7, r0
 800bdd0:	db7e      	blt.n	800bed0 <quorem+0x10c>
 800bdd2:	3c01      	subs	r4, #1
 800bdd4:	f101 0814 	add.w	r8, r1, #20
 800bdd8:	00a3      	lsls	r3, r4, #2
 800bdda:	f100 0514 	add.w	r5, r0, #20
 800bdde:	9300      	str	r3, [sp, #0]
 800bde0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bde4:	9301      	str	r3, [sp, #4]
 800bde6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bdea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bdee:	3301      	adds	r3, #1
 800bdf0:	429a      	cmp	r2, r3
 800bdf2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bdf6:	fbb2 f6f3 	udiv	r6, r2, r3
 800bdfa:	d32e      	bcc.n	800be5a <quorem+0x96>
 800bdfc:	f04f 0a00 	mov.w	sl, #0
 800be00:	46c4      	mov	ip, r8
 800be02:	46ae      	mov	lr, r5
 800be04:	46d3      	mov	fp, sl
 800be06:	f85c 3b04 	ldr.w	r3, [ip], #4
 800be0a:	b298      	uxth	r0, r3
 800be0c:	fb06 a000 	mla	r0, r6, r0, sl
 800be10:	0c02      	lsrs	r2, r0, #16
 800be12:	0c1b      	lsrs	r3, r3, #16
 800be14:	fb06 2303 	mla	r3, r6, r3, r2
 800be18:	f8de 2000 	ldr.w	r2, [lr]
 800be1c:	b280      	uxth	r0, r0
 800be1e:	b292      	uxth	r2, r2
 800be20:	1a12      	subs	r2, r2, r0
 800be22:	445a      	add	r2, fp
 800be24:	f8de 0000 	ldr.w	r0, [lr]
 800be28:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800be2c:	b29b      	uxth	r3, r3
 800be2e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800be32:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800be36:	b292      	uxth	r2, r2
 800be38:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800be3c:	45e1      	cmp	r9, ip
 800be3e:	f84e 2b04 	str.w	r2, [lr], #4
 800be42:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800be46:	d2de      	bcs.n	800be06 <quorem+0x42>
 800be48:	9b00      	ldr	r3, [sp, #0]
 800be4a:	58eb      	ldr	r3, [r5, r3]
 800be4c:	b92b      	cbnz	r3, 800be5a <quorem+0x96>
 800be4e:	9b01      	ldr	r3, [sp, #4]
 800be50:	3b04      	subs	r3, #4
 800be52:	429d      	cmp	r5, r3
 800be54:	461a      	mov	r2, r3
 800be56:	d32f      	bcc.n	800beb8 <quorem+0xf4>
 800be58:	613c      	str	r4, [r7, #16]
 800be5a:	4638      	mov	r0, r7
 800be5c:	f001 f9c4 	bl	800d1e8 <__mcmp>
 800be60:	2800      	cmp	r0, #0
 800be62:	db25      	blt.n	800beb0 <quorem+0xec>
 800be64:	4629      	mov	r1, r5
 800be66:	2000      	movs	r0, #0
 800be68:	f858 2b04 	ldr.w	r2, [r8], #4
 800be6c:	f8d1 c000 	ldr.w	ip, [r1]
 800be70:	fa1f fe82 	uxth.w	lr, r2
 800be74:	fa1f f38c 	uxth.w	r3, ip
 800be78:	eba3 030e 	sub.w	r3, r3, lr
 800be7c:	4403      	add	r3, r0
 800be7e:	0c12      	lsrs	r2, r2, #16
 800be80:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800be84:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800be88:	b29b      	uxth	r3, r3
 800be8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800be8e:	45c1      	cmp	r9, r8
 800be90:	f841 3b04 	str.w	r3, [r1], #4
 800be94:	ea4f 4022 	mov.w	r0, r2, asr #16
 800be98:	d2e6      	bcs.n	800be68 <quorem+0xa4>
 800be9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800be9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bea2:	b922      	cbnz	r2, 800beae <quorem+0xea>
 800bea4:	3b04      	subs	r3, #4
 800bea6:	429d      	cmp	r5, r3
 800bea8:	461a      	mov	r2, r3
 800beaa:	d30b      	bcc.n	800bec4 <quorem+0x100>
 800beac:	613c      	str	r4, [r7, #16]
 800beae:	3601      	adds	r6, #1
 800beb0:	4630      	mov	r0, r6
 800beb2:	b003      	add	sp, #12
 800beb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800beb8:	6812      	ldr	r2, [r2, #0]
 800beba:	3b04      	subs	r3, #4
 800bebc:	2a00      	cmp	r2, #0
 800bebe:	d1cb      	bne.n	800be58 <quorem+0x94>
 800bec0:	3c01      	subs	r4, #1
 800bec2:	e7c6      	b.n	800be52 <quorem+0x8e>
 800bec4:	6812      	ldr	r2, [r2, #0]
 800bec6:	3b04      	subs	r3, #4
 800bec8:	2a00      	cmp	r2, #0
 800beca:	d1ef      	bne.n	800beac <quorem+0xe8>
 800becc:	3c01      	subs	r4, #1
 800bece:	e7ea      	b.n	800bea6 <quorem+0xe2>
 800bed0:	2000      	movs	r0, #0
 800bed2:	e7ee      	b.n	800beb2 <quorem+0xee>
 800bed4:	0000      	movs	r0, r0
	...

0800bed8 <_dtoa_r>:
 800bed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bedc:	69c7      	ldr	r7, [r0, #28]
 800bede:	b099      	sub	sp, #100	@ 0x64
 800bee0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bee4:	ec55 4b10 	vmov	r4, r5, d0
 800bee8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800beea:	9109      	str	r1, [sp, #36]	@ 0x24
 800beec:	4683      	mov	fp, r0
 800beee:	920e      	str	r2, [sp, #56]	@ 0x38
 800bef0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bef2:	b97f      	cbnz	r7, 800bf14 <_dtoa_r+0x3c>
 800bef4:	2010      	movs	r0, #16
 800bef6:	f000 fdfd 	bl	800caf4 <malloc>
 800befa:	4602      	mov	r2, r0
 800befc:	f8cb 001c 	str.w	r0, [fp, #28]
 800bf00:	b920      	cbnz	r0, 800bf0c <_dtoa_r+0x34>
 800bf02:	4ba7      	ldr	r3, [pc, #668]	@ (800c1a0 <_dtoa_r+0x2c8>)
 800bf04:	21ef      	movs	r1, #239	@ 0xef
 800bf06:	48a7      	ldr	r0, [pc, #668]	@ (800c1a4 <_dtoa_r+0x2cc>)
 800bf08:	f002 fdee 	bl	800eae8 <__assert_func>
 800bf0c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bf10:	6007      	str	r7, [r0, #0]
 800bf12:	60c7      	str	r7, [r0, #12]
 800bf14:	f8db 301c 	ldr.w	r3, [fp, #28]
 800bf18:	6819      	ldr	r1, [r3, #0]
 800bf1a:	b159      	cbz	r1, 800bf34 <_dtoa_r+0x5c>
 800bf1c:	685a      	ldr	r2, [r3, #4]
 800bf1e:	604a      	str	r2, [r1, #4]
 800bf20:	2301      	movs	r3, #1
 800bf22:	4093      	lsls	r3, r2
 800bf24:	608b      	str	r3, [r1, #8]
 800bf26:	4658      	mov	r0, fp
 800bf28:	f000 feda 	bl	800cce0 <_Bfree>
 800bf2c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800bf30:	2200      	movs	r2, #0
 800bf32:	601a      	str	r2, [r3, #0]
 800bf34:	1e2b      	subs	r3, r5, #0
 800bf36:	bfb9      	ittee	lt
 800bf38:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bf3c:	9303      	strlt	r3, [sp, #12]
 800bf3e:	2300      	movge	r3, #0
 800bf40:	6033      	strge	r3, [r6, #0]
 800bf42:	9f03      	ldr	r7, [sp, #12]
 800bf44:	4b98      	ldr	r3, [pc, #608]	@ (800c1a8 <_dtoa_r+0x2d0>)
 800bf46:	bfbc      	itt	lt
 800bf48:	2201      	movlt	r2, #1
 800bf4a:	6032      	strlt	r2, [r6, #0]
 800bf4c:	43bb      	bics	r3, r7
 800bf4e:	d112      	bne.n	800bf76 <_dtoa_r+0x9e>
 800bf50:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800bf52:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bf56:	6013      	str	r3, [r2, #0]
 800bf58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bf5c:	4323      	orrs	r3, r4
 800bf5e:	f000 854d 	beq.w	800c9fc <_dtoa_r+0xb24>
 800bf62:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bf64:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800c1bc <_dtoa_r+0x2e4>
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	f000 854f 	beq.w	800ca0c <_dtoa_r+0xb34>
 800bf6e:	f10a 0303 	add.w	r3, sl, #3
 800bf72:	f000 bd49 	b.w	800ca08 <_dtoa_r+0xb30>
 800bf76:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bf7a:	2200      	movs	r2, #0
 800bf7c:	ec51 0b17 	vmov	r0, r1, d7
 800bf80:	2300      	movs	r3, #0
 800bf82:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800bf86:	f7f4 fdc7 	bl	8000b18 <__aeabi_dcmpeq>
 800bf8a:	4680      	mov	r8, r0
 800bf8c:	b158      	cbz	r0, 800bfa6 <_dtoa_r+0xce>
 800bf8e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800bf90:	2301      	movs	r3, #1
 800bf92:	6013      	str	r3, [r2, #0]
 800bf94:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bf96:	b113      	cbz	r3, 800bf9e <_dtoa_r+0xc6>
 800bf98:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800bf9a:	4b84      	ldr	r3, [pc, #528]	@ (800c1ac <_dtoa_r+0x2d4>)
 800bf9c:	6013      	str	r3, [r2, #0]
 800bf9e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800c1c0 <_dtoa_r+0x2e8>
 800bfa2:	f000 bd33 	b.w	800ca0c <_dtoa_r+0xb34>
 800bfa6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800bfaa:	aa16      	add	r2, sp, #88	@ 0x58
 800bfac:	a917      	add	r1, sp, #92	@ 0x5c
 800bfae:	4658      	mov	r0, fp
 800bfb0:	f001 fa3a 	bl	800d428 <__d2b>
 800bfb4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800bfb8:	4681      	mov	r9, r0
 800bfba:	2e00      	cmp	r6, #0
 800bfbc:	d077      	beq.n	800c0ae <_dtoa_r+0x1d6>
 800bfbe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bfc0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800bfc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bfc8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bfcc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800bfd0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800bfd4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800bfd8:	4619      	mov	r1, r3
 800bfda:	2200      	movs	r2, #0
 800bfdc:	4b74      	ldr	r3, [pc, #464]	@ (800c1b0 <_dtoa_r+0x2d8>)
 800bfde:	f7f4 f97b 	bl	80002d8 <__aeabi_dsub>
 800bfe2:	a369      	add	r3, pc, #420	@ (adr r3, 800c188 <_dtoa_r+0x2b0>)
 800bfe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfe8:	f7f4 fb2e 	bl	8000648 <__aeabi_dmul>
 800bfec:	a368      	add	r3, pc, #416	@ (adr r3, 800c190 <_dtoa_r+0x2b8>)
 800bfee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bff2:	f7f4 f973 	bl	80002dc <__adddf3>
 800bff6:	4604      	mov	r4, r0
 800bff8:	4630      	mov	r0, r6
 800bffa:	460d      	mov	r5, r1
 800bffc:	f7f4 faba 	bl	8000574 <__aeabi_i2d>
 800c000:	a365      	add	r3, pc, #404	@ (adr r3, 800c198 <_dtoa_r+0x2c0>)
 800c002:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c006:	f7f4 fb1f 	bl	8000648 <__aeabi_dmul>
 800c00a:	4602      	mov	r2, r0
 800c00c:	460b      	mov	r3, r1
 800c00e:	4620      	mov	r0, r4
 800c010:	4629      	mov	r1, r5
 800c012:	f7f4 f963 	bl	80002dc <__adddf3>
 800c016:	4604      	mov	r4, r0
 800c018:	460d      	mov	r5, r1
 800c01a:	f7f4 fdc5 	bl	8000ba8 <__aeabi_d2iz>
 800c01e:	2200      	movs	r2, #0
 800c020:	4607      	mov	r7, r0
 800c022:	2300      	movs	r3, #0
 800c024:	4620      	mov	r0, r4
 800c026:	4629      	mov	r1, r5
 800c028:	f7f4 fd80 	bl	8000b2c <__aeabi_dcmplt>
 800c02c:	b140      	cbz	r0, 800c040 <_dtoa_r+0x168>
 800c02e:	4638      	mov	r0, r7
 800c030:	f7f4 faa0 	bl	8000574 <__aeabi_i2d>
 800c034:	4622      	mov	r2, r4
 800c036:	462b      	mov	r3, r5
 800c038:	f7f4 fd6e 	bl	8000b18 <__aeabi_dcmpeq>
 800c03c:	b900      	cbnz	r0, 800c040 <_dtoa_r+0x168>
 800c03e:	3f01      	subs	r7, #1
 800c040:	2f16      	cmp	r7, #22
 800c042:	d851      	bhi.n	800c0e8 <_dtoa_r+0x210>
 800c044:	4b5b      	ldr	r3, [pc, #364]	@ (800c1b4 <_dtoa_r+0x2dc>)
 800c046:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c04a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c04e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c052:	f7f4 fd6b 	bl	8000b2c <__aeabi_dcmplt>
 800c056:	2800      	cmp	r0, #0
 800c058:	d048      	beq.n	800c0ec <_dtoa_r+0x214>
 800c05a:	3f01      	subs	r7, #1
 800c05c:	2300      	movs	r3, #0
 800c05e:	9312      	str	r3, [sp, #72]	@ 0x48
 800c060:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c062:	1b9b      	subs	r3, r3, r6
 800c064:	1e5a      	subs	r2, r3, #1
 800c066:	bf44      	itt	mi
 800c068:	f1c3 0801 	rsbmi	r8, r3, #1
 800c06c:	2300      	movmi	r3, #0
 800c06e:	9208      	str	r2, [sp, #32]
 800c070:	bf54      	ite	pl
 800c072:	f04f 0800 	movpl.w	r8, #0
 800c076:	9308      	strmi	r3, [sp, #32]
 800c078:	2f00      	cmp	r7, #0
 800c07a:	db39      	blt.n	800c0f0 <_dtoa_r+0x218>
 800c07c:	9b08      	ldr	r3, [sp, #32]
 800c07e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800c080:	443b      	add	r3, r7
 800c082:	9308      	str	r3, [sp, #32]
 800c084:	2300      	movs	r3, #0
 800c086:	930a      	str	r3, [sp, #40]	@ 0x28
 800c088:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c08a:	2b09      	cmp	r3, #9
 800c08c:	d864      	bhi.n	800c158 <_dtoa_r+0x280>
 800c08e:	2b05      	cmp	r3, #5
 800c090:	bfc4      	itt	gt
 800c092:	3b04      	subgt	r3, #4
 800c094:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800c096:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c098:	f1a3 0302 	sub.w	r3, r3, #2
 800c09c:	bfcc      	ite	gt
 800c09e:	2400      	movgt	r4, #0
 800c0a0:	2401      	movle	r4, #1
 800c0a2:	2b03      	cmp	r3, #3
 800c0a4:	d863      	bhi.n	800c16e <_dtoa_r+0x296>
 800c0a6:	e8df f003 	tbb	[pc, r3]
 800c0aa:	372a      	.short	0x372a
 800c0ac:	5535      	.short	0x5535
 800c0ae:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800c0b2:	441e      	add	r6, r3
 800c0b4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c0b8:	2b20      	cmp	r3, #32
 800c0ba:	bfc1      	itttt	gt
 800c0bc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c0c0:	409f      	lslgt	r7, r3
 800c0c2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c0c6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c0ca:	bfd6      	itet	le
 800c0cc:	f1c3 0320 	rsble	r3, r3, #32
 800c0d0:	ea47 0003 	orrgt.w	r0, r7, r3
 800c0d4:	fa04 f003 	lslle.w	r0, r4, r3
 800c0d8:	f7f4 fa3c 	bl	8000554 <__aeabi_ui2d>
 800c0dc:	2201      	movs	r2, #1
 800c0de:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c0e2:	3e01      	subs	r6, #1
 800c0e4:	9214      	str	r2, [sp, #80]	@ 0x50
 800c0e6:	e777      	b.n	800bfd8 <_dtoa_r+0x100>
 800c0e8:	2301      	movs	r3, #1
 800c0ea:	e7b8      	b.n	800c05e <_dtoa_r+0x186>
 800c0ec:	9012      	str	r0, [sp, #72]	@ 0x48
 800c0ee:	e7b7      	b.n	800c060 <_dtoa_r+0x188>
 800c0f0:	427b      	negs	r3, r7
 800c0f2:	930a      	str	r3, [sp, #40]	@ 0x28
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	eba8 0807 	sub.w	r8, r8, r7
 800c0fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c0fc:	e7c4      	b.n	800c088 <_dtoa_r+0x1b0>
 800c0fe:	2300      	movs	r3, #0
 800c100:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c102:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c104:	2b00      	cmp	r3, #0
 800c106:	dc35      	bgt.n	800c174 <_dtoa_r+0x29c>
 800c108:	2301      	movs	r3, #1
 800c10a:	9300      	str	r3, [sp, #0]
 800c10c:	9307      	str	r3, [sp, #28]
 800c10e:	461a      	mov	r2, r3
 800c110:	920e      	str	r2, [sp, #56]	@ 0x38
 800c112:	e00b      	b.n	800c12c <_dtoa_r+0x254>
 800c114:	2301      	movs	r3, #1
 800c116:	e7f3      	b.n	800c100 <_dtoa_r+0x228>
 800c118:	2300      	movs	r3, #0
 800c11a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c11c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c11e:	18fb      	adds	r3, r7, r3
 800c120:	9300      	str	r3, [sp, #0]
 800c122:	3301      	adds	r3, #1
 800c124:	2b01      	cmp	r3, #1
 800c126:	9307      	str	r3, [sp, #28]
 800c128:	bfb8      	it	lt
 800c12a:	2301      	movlt	r3, #1
 800c12c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800c130:	2100      	movs	r1, #0
 800c132:	2204      	movs	r2, #4
 800c134:	f102 0514 	add.w	r5, r2, #20
 800c138:	429d      	cmp	r5, r3
 800c13a:	d91f      	bls.n	800c17c <_dtoa_r+0x2a4>
 800c13c:	6041      	str	r1, [r0, #4]
 800c13e:	4658      	mov	r0, fp
 800c140:	f000 fd8e 	bl	800cc60 <_Balloc>
 800c144:	4682      	mov	sl, r0
 800c146:	2800      	cmp	r0, #0
 800c148:	d13c      	bne.n	800c1c4 <_dtoa_r+0x2ec>
 800c14a:	4b1b      	ldr	r3, [pc, #108]	@ (800c1b8 <_dtoa_r+0x2e0>)
 800c14c:	4602      	mov	r2, r0
 800c14e:	f240 11af 	movw	r1, #431	@ 0x1af
 800c152:	e6d8      	b.n	800bf06 <_dtoa_r+0x2e>
 800c154:	2301      	movs	r3, #1
 800c156:	e7e0      	b.n	800c11a <_dtoa_r+0x242>
 800c158:	2401      	movs	r4, #1
 800c15a:	2300      	movs	r3, #0
 800c15c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c15e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c160:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c164:	9300      	str	r3, [sp, #0]
 800c166:	9307      	str	r3, [sp, #28]
 800c168:	2200      	movs	r2, #0
 800c16a:	2312      	movs	r3, #18
 800c16c:	e7d0      	b.n	800c110 <_dtoa_r+0x238>
 800c16e:	2301      	movs	r3, #1
 800c170:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c172:	e7f5      	b.n	800c160 <_dtoa_r+0x288>
 800c174:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c176:	9300      	str	r3, [sp, #0]
 800c178:	9307      	str	r3, [sp, #28]
 800c17a:	e7d7      	b.n	800c12c <_dtoa_r+0x254>
 800c17c:	3101      	adds	r1, #1
 800c17e:	0052      	lsls	r2, r2, #1
 800c180:	e7d8      	b.n	800c134 <_dtoa_r+0x25c>
 800c182:	bf00      	nop
 800c184:	f3af 8000 	nop.w
 800c188:	636f4361 	.word	0x636f4361
 800c18c:	3fd287a7 	.word	0x3fd287a7
 800c190:	8b60c8b3 	.word	0x8b60c8b3
 800c194:	3fc68a28 	.word	0x3fc68a28
 800c198:	509f79fb 	.word	0x509f79fb
 800c19c:	3fd34413 	.word	0x3fd34413
 800c1a0:	0800f6e6 	.word	0x0800f6e6
 800c1a4:	0800f6fd 	.word	0x0800f6fd
 800c1a8:	7ff00000 	.word	0x7ff00000
 800c1ac:	0800f6b1 	.word	0x0800f6b1
 800c1b0:	3ff80000 	.word	0x3ff80000
 800c1b4:	0800f7f8 	.word	0x0800f7f8
 800c1b8:	0800f755 	.word	0x0800f755
 800c1bc:	0800f6e2 	.word	0x0800f6e2
 800c1c0:	0800f6b0 	.word	0x0800f6b0
 800c1c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c1c8:	6018      	str	r0, [r3, #0]
 800c1ca:	9b07      	ldr	r3, [sp, #28]
 800c1cc:	2b0e      	cmp	r3, #14
 800c1ce:	f200 80a4 	bhi.w	800c31a <_dtoa_r+0x442>
 800c1d2:	2c00      	cmp	r4, #0
 800c1d4:	f000 80a1 	beq.w	800c31a <_dtoa_r+0x442>
 800c1d8:	2f00      	cmp	r7, #0
 800c1da:	dd33      	ble.n	800c244 <_dtoa_r+0x36c>
 800c1dc:	4bad      	ldr	r3, [pc, #692]	@ (800c494 <_dtoa_r+0x5bc>)
 800c1de:	f007 020f 	and.w	r2, r7, #15
 800c1e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c1e6:	ed93 7b00 	vldr	d7, [r3]
 800c1ea:	05f8      	lsls	r0, r7, #23
 800c1ec:	ed8d 7b04 	vstr	d7, [sp, #16]
 800c1f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c1f4:	d516      	bpl.n	800c224 <_dtoa_r+0x34c>
 800c1f6:	4ba8      	ldr	r3, [pc, #672]	@ (800c498 <_dtoa_r+0x5c0>)
 800c1f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c1fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c200:	f7f4 fb4c 	bl	800089c <__aeabi_ddiv>
 800c204:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c208:	f004 040f 	and.w	r4, r4, #15
 800c20c:	2603      	movs	r6, #3
 800c20e:	4da2      	ldr	r5, [pc, #648]	@ (800c498 <_dtoa_r+0x5c0>)
 800c210:	b954      	cbnz	r4, 800c228 <_dtoa_r+0x350>
 800c212:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c216:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c21a:	f7f4 fb3f 	bl	800089c <__aeabi_ddiv>
 800c21e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c222:	e028      	b.n	800c276 <_dtoa_r+0x39e>
 800c224:	2602      	movs	r6, #2
 800c226:	e7f2      	b.n	800c20e <_dtoa_r+0x336>
 800c228:	07e1      	lsls	r1, r4, #31
 800c22a:	d508      	bpl.n	800c23e <_dtoa_r+0x366>
 800c22c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c230:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c234:	f7f4 fa08 	bl	8000648 <__aeabi_dmul>
 800c238:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c23c:	3601      	adds	r6, #1
 800c23e:	1064      	asrs	r4, r4, #1
 800c240:	3508      	adds	r5, #8
 800c242:	e7e5      	b.n	800c210 <_dtoa_r+0x338>
 800c244:	f000 80d2 	beq.w	800c3ec <_dtoa_r+0x514>
 800c248:	427c      	negs	r4, r7
 800c24a:	4b92      	ldr	r3, [pc, #584]	@ (800c494 <_dtoa_r+0x5bc>)
 800c24c:	4d92      	ldr	r5, [pc, #584]	@ (800c498 <_dtoa_r+0x5c0>)
 800c24e:	f004 020f 	and.w	r2, r4, #15
 800c252:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c25a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c25e:	f7f4 f9f3 	bl	8000648 <__aeabi_dmul>
 800c262:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c266:	1124      	asrs	r4, r4, #4
 800c268:	2300      	movs	r3, #0
 800c26a:	2602      	movs	r6, #2
 800c26c:	2c00      	cmp	r4, #0
 800c26e:	f040 80b2 	bne.w	800c3d6 <_dtoa_r+0x4fe>
 800c272:	2b00      	cmp	r3, #0
 800c274:	d1d3      	bne.n	800c21e <_dtoa_r+0x346>
 800c276:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c278:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	f000 80b7 	beq.w	800c3f0 <_dtoa_r+0x518>
 800c282:	4b86      	ldr	r3, [pc, #536]	@ (800c49c <_dtoa_r+0x5c4>)
 800c284:	2200      	movs	r2, #0
 800c286:	4620      	mov	r0, r4
 800c288:	4629      	mov	r1, r5
 800c28a:	f7f4 fc4f 	bl	8000b2c <__aeabi_dcmplt>
 800c28e:	2800      	cmp	r0, #0
 800c290:	f000 80ae 	beq.w	800c3f0 <_dtoa_r+0x518>
 800c294:	9b07      	ldr	r3, [sp, #28]
 800c296:	2b00      	cmp	r3, #0
 800c298:	f000 80aa 	beq.w	800c3f0 <_dtoa_r+0x518>
 800c29c:	9b00      	ldr	r3, [sp, #0]
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	dd37      	ble.n	800c312 <_dtoa_r+0x43a>
 800c2a2:	1e7b      	subs	r3, r7, #1
 800c2a4:	9304      	str	r3, [sp, #16]
 800c2a6:	4620      	mov	r0, r4
 800c2a8:	4b7d      	ldr	r3, [pc, #500]	@ (800c4a0 <_dtoa_r+0x5c8>)
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	4629      	mov	r1, r5
 800c2ae:	f7f4 f9cb 	bl	8000648 <__aeabi_dmul>
 800c2b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c2b6:	9c00      	ldr	r4, [sp, #0]
 800c2b8:	3601      	adds	r6, #1
 800c2ba:	4630      	mov	r0, r6
 800c2bc:	f7f4 f95a 	bl	8000574 <__aeabi_i2d>
 800c2c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c2c4:	f7f4 f9c0 	bl	8000648 <__aeabi_dmul>
 800c2c8:	4b76      	ldr	r3, [pc, #472]	@ (800c4a4 <_dtoa_r+0x5cc>)
 800c2ca:	2200      	movs	r2, #0
 800c2cc:	f7f4 f806 	bl	80002dc <__adddf3>
 800c2d0:	4605      	mov	r5, r0
 800c2d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c2d6:	2c00      	cmp	r4, #0
 800c2d8:	f040 808d 	bne.w	800c3f6 <_dtoa_r+0x51e>
 800c2dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c2e0:	4b71      	ldr	r3, [pc, #452]	@ (800c4a8 <_dtoa_r+0x5d0>)
 800c2e2:	2200      	movs	r2, #0
 800c2e4:	f7f3 fff8 	bl	80002d8 <__aeabi_dsub>
 800c2e8:	4602      	mov	r2, r0
 800c2ea:	460b      	mov	r3, r1
 800c2ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c2f0:	462a      	mov	r2, r5
 800c2f2:	4633      	mov	r3, r6
 800c2f4:	f7f4 fc38 	bl	8000b68 <__aeabi_dcmpgt>
 800c2f8:	2800      	cmp	r0, #0
 800c2fa:	f040 828b 	bne.w	800c814 <_dtoa_r+0x93c>
 800c2fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c302:	462a      	mov	r2, r5
 800c304:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c308:	f7f4 fc10 	bl	8000b2c <__aeabi_dcmplt>
 800c30c:	2800      	cmp	r0, #0
 800c30e:	f040 8128 	bne.w	800c562 <_dtoa_r+0x68a>
 800c312:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800c316:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800c31a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	f2c0 815a 	blt.w	800c5d6 <_dtoa_r+0x6fe>
 800c322:	2f0e      	cmp	r7, #14
 800c324:	f300 8157 	bgt.w	800c5d6 <_dtoa_r+0x6fe>
 800c328:	4b5a      	ldr	r3, [pc, #360]	@ (800c494 <_dtoa_r+0x5bc>)
 800c32a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c32e:	ed93 7b00 	vldr	d7, [r3]
 800c332:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c334:	2b00      	cmp	r3, #0
 800c336:	ed8d 7b00 	vstr	d7, [sp]
 800c33a:	da03      	bge.n	800c344 <_dtoa_r+0x46c>
 800c33c:	9b07      	ldr	r3, [sp, #28]
 800c33e:	2b00      	cmp	r3, #0
 800c340:	f340 8101 	ble.w	800c546 <_dtoa_r+0x66e>
 800c344:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c348:	4656      	mov	r6, sl
 800c34a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c34e:	4620      	mov	r0, r4
 800c350:	4629      	mov	r1, r5
 800c352:	f7f4 faa3 	bl	800089c <__aeabi_ddiv>
 800c356:	f7f4 fc27 	bl	8000ba8 <__aeabi_d2iz>
 800c35a:	4680      	mov	r8, r0
 800c35c:	f7f4 f90a 	bl	8000574 <__aeabi_i2d>
 800c360:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c364:	f7f4 f970 	bl	8000648 <__aeabi_dmul>
 800c368:	4602      	mov	r2, r0
 800c36a:	460b      	mov	r3, r1
 800c36c:	4620      	mov	r0, r4
 800c36e:	4629      	mov	r1, r5
 800c370:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c374:	f7f3 ffb0 	bl	80002d8 <__aeabi_dsub>
 800c378:	f806 4b01 	strb.w	r4, [r6], #1
 800c37c:	9d07      	ldr	r5, [sp, #28]
 800c37e:	eba6 040a 	sub.w	r4, r6, sl
 800c382:	42a5      	cmp	r5, r4
 800c384:	4602      	mov	r2, r0
 800c386:	460b      	mov	r3, r1
 800c388:	f040 8117 	bne.w	800c5ba <_dtoa_r+0x6e2>
 800c38c:	f7f3 ffa6 	bl	80002dc <__adddf3>
 800c390:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c394:	4604      	mov	r4, r0
 800c396:	460d      	mov	r5, r1
 800c398:	f7f4 fbe6 	bl	8000b68 <__aeabi_dcmpgt>
 800c39c:	2800      	cmp	r0, #0
 800c39e:	f040 80f9 	bne.w	800c594 <_dtoa_r+0x6bc>
 800c3a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c3a6:	4620      	mov	r0, r4
 800c3a8:	4629      	mov	r1, r5
 800c3aa:	f7f4 fbb5 	bl	8000b18 <__aeabi_dcmpeq>
 800c3ae:	b118      	cbz	r0, 800c3b8 <_dtoa_r+0x4e0>
 800c3b0:	f018 0f01 	tst.w	r8, #1
 800c3b4:	f040 80ee 	bne.w	800c594 <_dtoa_r+0x6bc>
 800c3b8:	4649      	mov	r1, r9
 800c3ba:	4658      	mov	r0, fp
 800c3bc:	f000 fc90 	bl	800cce0 <_Bfree>
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	7033      	strb	r3, [r6, #0]
 800c3c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c3c6:	3701      	adds	r7, #1
 800c3c8:	601f      	str	r7, [r3, #0]
 800c3ca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	f000 831d 	beq.w	800ca0c <_dtoa_r+0xb34>
 800c3d2:	601e      	str	r6, [r3, #0]
 800c3d4:	e31a      	b.n	800ca0c <_dtoa_r+0xb34>
 800c3d6:	07e2      	lsls	r2, r4, #31
 800c3d8:	d505      	bpl.n	800c3e6 <_dtoa_r+0x50e>
 800c3da:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c3de:	f7f4 f933 	bl	8000648 <__aeabi_dmul>
 800c3e2:	3601      	adds	r6, #1
 800c3e4:	2301      	movs	r3, #1
 800c3e6:	1064      	asrs	r4, r4, #1
 800c3e8:	3508      	adds	r5, #8
 800c3ea:	e73f      	b.n	800c26c <_dtoa_r+0x394>
 800c3ec:	2602      	movs	r6, #2
 800c3ee:	e742      	b.n	800c276 <_dtoa_r+0x39e>
 800c3f0:	9c07      	ldr	r4, [sp, #28]
 800c3f2:	9704      	str	r7, [sp, #16]
 800c3f4:	e761      	b.n	800c2ba <_dtoa_r+0x3e2>
 800c3f6:	4b27      	ldr	r3, [pc, #156]	@ (800c494 <_dtoa_r+0x5bc>)
 800c3f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c3fa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c3fe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c402:	4454      	add	r4, sl
 800c404:	2900      	cmp	r1, #0
 800c406:	d053      	beq.n	800c4b0 <_dtoa_r+0x5d8>
 800c408:	4928      	ldr	r1, [pc, #160]	@ (800c4ac <_dtoa_r+0x5d4>)
 800c40a:	2000      	movs	r0, #0
 800c40c:	f7f4 fa46 	bl	800089c <__aeabi_ddiv>
 800c410:	4633      	mov	r3, r6
 800c412:	462a      	mov	r2, r5
 800c414:	f7f3 ff60 	bl	80002d8 <__aeabi_dsub>
 800c418:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c41c:	4656      	mov	r6, sl
 800c41e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c422:	f7f4 fbc1 	bl	8000ba8 <__aeabi_d2iz>
 800c426:	4605      	mov	r5, r0
 800c428:	f7f4 f8a4 	bl	8000574 <__aeabi_i2d>
 800c42c:	4602      	mov	r2, r0
 800c42e:	460b      	mov	r3, r1
 800c430:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c434:	f7f3 ff50 	bl	80002d8 <__aeabi_dsub>
 800c438:	3530      	adds	r5, #48	@ 0x30
 800c43a:	4602      	mov	r2, r0
 800c43c:	460b      	mov	r3, r1
 800c43e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c442:	f806 5b01 	strb.w	r5, [r6], #1
 800c446:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c44a:	f7f4 fb6f 	bl	8000b2c <__aeabi_dcmplt>
 800c44e:	2800      	cmp	r0, #0
 800c450:	d171      	bne.n	800c536 <_dtoa_r+0x65e>
 800c452:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c456:	4911      	ldr	r1, [pc, #68]	@ (800c49c <_dtoa_r+0x5c4>)
 800c458:	2000      	movs	r0, #0
 800c45a:	f7f3 ff3d 	bl	80002d8 <__aeabi_dsub>
 800c45e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c462:	f7f4 fb63 	bl	8000b2c <__aeabi_dcmplt>
 800c466:	2800      	cmp	r0, #0
 800c468:	f040 8095 	bne.w	800c596 <_dtoa_r+0x6be>
 800c46c:	42a6      	cmp	r6, r4
 800c46e:	f43f af50 	beq.w	800c312 <_dtoa_r+0x43a>
 800c472:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c476:	4b0a      	ldr	r3, [pc, #40]	@ (800c4a0 <_dtoa_r+0x5c8>)
 800c478:	2200      	movs	r2, #0
 800c47a:	f7f4 f8e5 	bl	8000648 <__aeabi_dmul>
 800c47e:	4b08      	ldr	r3, [pc, #32]	@ (800c4a0 <_dtoa_r+0x5c8>)
 800c480:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c484:	2200      	movs	r2, #0
 800c486:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c48a:	f7f4 f8dd 	bl	8000648 <__aeabi_dmul>
 800c48e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c492:	e7c4      	b.n	800c41e <_dtoa_r+0x546>
 800c494:	0800f7f8 	.word	0x0800f7f8
 800c498:	0800f7d0 	.word	0x0800f7d0
 800c49c:	3ff00000 	.word	0x3ff00000
 800c4a0:	40240000 	.word	0x40240000
 800c4a4:	401c0000 	.word	0x401c0000
 800c4a8:	40140000 	.word	0x40140000
 800c4ac:	3fe00000 	.word	0x3fe00000
 800c4b0:	4631      	mov	r1, r6
 800c4b2:	4628      	mov	r0, r5
 800c4b4:	f7f4 f8c8 	bl	8000648 <__aeabi_dmul>
 800c4b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c4bc:	9415      	str	r4, [sp, #84]	@ 0x54
 800c4be:	4656      	mov	r6, sl
 800c4c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c4c4:	f7f4 fb70 	bl	8000ba8 <__aeabi_d2iz>
 800c4c8:	4605      	mov	r5, r0
 800c4ca:	f7f4 f853 	bl	8000574 <__aeabi_i2d>
 800c4ce:	4602      	mov	r2, r0
 800c4d0:	460b      	mov	r3, r1
 800c4d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c4d6:	f7f3 feff 	bl	80002d8 <__aeabi_dsub>
 800c4da:	3530      	adds	r5, #48	@ 0x30
 800c4dc:	f806 5b01 	strb.w	r5, [r6], #1
 800c4e0:	4602      	mov	r2, r0
 800c4e2:	460b      	mov	r3, r1
 800c4e4:	42a6      	cmp	r6, r4
 800c4e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c4ea:	f04f 0200 	mov.w	r2, #0
 800c4ee:	d124      	bne.n	800c53a <_dtoa_r+0x662>
 800c4f0:	4bac      	ldr	r3, [pc, #688]	@ (800c7a4 <_dtoa_r+0x8cc>)
 800c4f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c4f6:	f7f3 fef1 	bl	80002dc <__adddf3>
 800c4fa:	4602      	mov	r2, r0
 800c4fc:	460b      	mov	r3, r1
 800c4fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c502:	f7f4 fb31 	bl	8000b68 <__aeabi_dcmpgt>
 800c506:	2800      	cmp	r0, #0
 800c508:	d145      	bne.n	800c596 <_dtoa_r+0x6be>
 800c50a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c50e:	49a5      	ldr	r1, [pc, #660]	@ (800c7a4 <_dtoa_r+0x8cc>)
 800c510:	2000      	movs	r0, #0
 800c512:	f7f3 fee1 	bl	80002d8 <__aeabi_dsub>
 800c516:	4602      	mov	r2, r0
 800c518:	460b      	mov	r3, r1
 800c51a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c51e:	f7f4 fb05 	bl	8000b2c <__aeabi_dcmplt>
 800c522:	2800      	cmp	r0, #0
 800c524:	f43f aef5 	beq.w	800c312 <_dtoa_r+0x43a>
 800c528:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800c52a:	1e73      	subs	r3, r6, #1
 800c52c:	9315      	str	r3, [sp, #84]	@ 0x54
 800c52e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c532:	2b30      	cmp	r3, #48	@ 0x30
 800c534:	d0f8      	beq.n	800c528 <_dtoa_r+0x650>
 800c536:	9f04      	ldr	r7, [sp, #16]
 800c538:	e73e      	b.n	800c3b8 <_dtoa_r+0x4e0>
 800c53a:	4b9b      	ldr	r3, [pc, #620]	@ (800c7a8 <_dtoa_r+0x8d0>)
 800c53c:	f7f4 f884 	bl	8000648 <__aeabi_dmul>
 800c540:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c544:	e7bc      	b.n	800c4c0 <_dtoa_r+0x5e8>
 800c546:	d10c      	bne.n	800c562 <_dtoa_r+0x68a>
 800c548:	4b98      	ldr	r3, [pc, #608]	@ (800c7ac <_dtoa_r+0x8d4>)
 800c54a:	2200      	movs	r2, #0
 800c54c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c550:	f7f4 f87a 	bl	8000648 <__aeabi_dmul>
 800c554:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c558:	f7f4 fafc 	bl	8000b54 <__aeabi_dcmpge>
 800c55c:	2800      	cmp	r0, #0
 800c55e:	f000 8157 	beq.w	800c810 <_dtoa_r+0x938>
 800c562:	2400      	movs	r4, #0
 800c564:	4625      	mov	r5, r4
 800c566:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c568:	43db      	mvns	r3, r3
 800c56a:	9304      	str	r3, [sp, #16]
 800c56c:	4656      	mov	r6, sl
 800c56e:	2700      	movs	r7, #0
 800c570:	4621      	mov	r1, r4
 800c572:	4658      	mov	r0, fp
 800c574:	f000 fbb4 	bl	800cce0 <_Bfree>
 800c578:	2d00      	cmp	r5, #0
 800c57a:	d0dc      	beq.n	800c536 <_dtoa_r+0x65e>
 800c57c:	b12f      	cbz	r7, 800c58a <_dtoa_r+0x6b2>
 800c57e:	42af      	cmp	r7, r5
 800c580:	d003      	beq.n	800c58a <_dtoa_r+0x6b2>
 800c582:	4639      	mov	r1, r7
 800c584:	4658      	mov	r0, fp
 800c586:	f000 fbab 	bl	800cce0 <_Bfree>
 800c58a:	4629      	mov	r1, r5
 800c58c:	4658      	mov	r0, fp
 800c58e:	f000 fba7 	bl	800cce0 <_Bfree>
 800c592:	e7d0      	b.n	800c536 <_dtoa_r+0x65e>
 800c594:	9704      	str	r7, [sp, #16]
 800c596:	4633      	mov	r3, r6
 800c598:	461e      	mov	r6, r3
 800c59a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c59e:	2a39      	cmp	r2, #57	@ 0x39
 800c5a0:	d107      	bne.n	800c5b2 <_dtoa_r+0x6da>
 800c5a2:	459a      	cmp	sl, r3
 800c5a4:	d1f8      	bne.n	800c598 <_dtoa_r+0x6c0>
 800c5a6:	9a04      	ldr	r2, [sp, #16]
 800c5a8:	3201      	adds	r2, #1
 800c5aa:	9204      	str	r2, [sp, #16]
 800c5ac:	2230      	movs	r2, #48	@ 0x30
 800c5ae:	f88a 2000 	strb.w	r2, [sl]
 800c5b2:	781a      	ldrb	r2, [r3, #0]
 800c5b4:	3201      	adds	r2, #1
 800c5b6:	701a      	strb	r2, [r3, #0]
 800c5b8:	e7bd      	b.n	800c536 <_dtoa_r+0x65e>
 800c5ba:	4b7b      	ldr	r3, [pc, #492]	@ (800c7a8 <_dtoa_r+0x8d0>)
 800c5bc:	2200      	movs	r2, #0
 800c5be:	f7f4 f843 	bl	8000648 <__aeabi_dmul>
 800c5c2:	2200      	movs	r2, #0
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	4604      	mov	r4, r0
 800c5c8:	460d      	mov	r5, r1
 800c5ca:	f7f4 faa5 	bl	8000b18 <__aeabi_dcmpeq>
 800c5ce:	2800      	cmp	r0, #0
 800c5d0:	f43f aebb 	beq.w	800c34a <_dtoa_r+0x472>
 800c5d4:	e6f0      	b.n	800c3b8 <_dtoa_r+0x4e0>
 800c5d6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c5d8:	2a00      	cmp	r2, #0
 800c5da:	f000 80db 	beq.w	800c794 <_dtoa_r+0x8bc>
 800c5de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c5e0:	2a01      	cmp	r2, #1
 800c5e2:	f300 80bf 	bgt.w	800c764 <_dtoa_r+0x88c>
 800c5e6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c5e8:	2a00      	cmp	r2, #0
 800c5ea:	f000 80b7 	beq.w	800c75c <_dtoa_r+0x884>
 800c5ee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c5f2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c5f4:	4646      	mov	r6, r8
 800c5f6:	9a08      	ldr	r2, [sp, #32]
 800c5f8:	2101      	movs	r1, #1
 800c5fa:	441a      	add	r2, r3
 800c5fc:	4658      	mov	r0, fp
 800c5fe:	4498      	add	r8, r3
 800c600:	9208      	str	r2, [sp, #32]
 800c602:	f000 fc6b 	bl	800cedc <__i2b>
 800c606:	4605      	mov	r5, r0
 800c608:	b15e      	cbz	r6, 800c622 <_dtoa_r+0x74a>
 800c60a:	9b08      	ldr	r3, [sp, #32]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	dd08      	ble.n	800c622 <_dtoa_r+0x74a>
 800c610:	42b3      	cmp	r3, r6
 800c612:	9a08      	ldr	r2, [sp, #32]
 800c614:	bfa8      	it	ge
 800c616:	4633      	movge	r3, r6
 800c618:	eba8 0803 	sub.w	r8, r8, r3
 800c61c:	1af6      	subs	r6, r6, r3
 800c61e:	1ad3      	subs	r3, r2, r3
 800c620:	9308      	str	r3, [sp, #32]
 800c622:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c624:	b1f3      	cbz	r3, 800c664 <_dtoa_r+0x78c>
 800c626:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c628:	2b00      	cmp	r3, #0
 800c62a:	f000 80b7 	beq.w	800c79c <_dtoa_r+0x8c4>
 800c62e:	b18c      	cbz	r4, 800c654 <_dtoa_r+0x77c>
 800c630:	4629      	mov	r1, r5
 800c632:	4622      	mov	r2, r4
 800c634:	4658      	mov	r0, fp
 800c636:	f000 fd11 	bl	800d05c <__pow5mult>
 800c63a:	464a      	mov	r2, r9
 800c63c:	4601      	mov	r1, r0
 800c63e:	4605      	mov	r5, r0
 800c640:	4658      	mov	r0, fp
 800c642:	f000 fc61 	bl	800cf08 <__multiply>
 800c646:	4649      	mov	r1, r9
 800c648:	9004      	str	r0, [sp, #16]
 800c64a:	4658      	mov	r0, fp
 800c64c:	f000 fb48 	bl	800cce0 <_Bfree>
 800c650:	9b04      	ldr	r3, [sp, #16]
 800c652:	4699      	mov	r9, r3
 800c654:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c656:	1b1a      	subs	r2, r3, r4
 800c658:	d004      	beq.n	800c664 <_dtoa_r+0x78c>
 800c65a:	4649      	mov	r1, r9
 800c65c:	4658      	mov	r0, fp
 800c65e:	f000 fcfd 	bl	800d05c <__pow5mult>
 800c662:	4681      	mov	r9, r0
 800c664:	2101      	movs	r1, #1
 800c666:	4658      	mov	r0, fp
 800c668:	f000 fc38 	bl	800cedc <__i2b>
 800c66c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c66e:	4604      	mov	r4, r0
 800c670:	2b00      	cmp	r3, #0
 800c672:	f000 81cf 	beq.w	800ca14 <_dtoa_r+0xb3c>
 800c676:	461a      	mov	r2, r3
 800c678:	4601      	mov	r1, r0
 800c67a:	4658      	mov	r0, fp
 800c67c:	f000 fcee 	bl	800d05c <__pow5mult>
 800c680:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c682:	2b01      	cmp	r3, #1
 800c684:	4604      	mov	r4, r0
 800c686:	f300 8095 	bgt.w	800c7b4 <_dtoa_r+0x8dc>
 800c68a:	9b02      	ldr	r3, [sp, #8]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	f040 8087 	bne.w	800c7a0 <_dtoa_r+0x8c8>
 800c692:	9b03      	ldr	r3, [sp, #12]
 800c694:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c698:	2b00      	cmp	r3, #0
 800c69a:	f040 8089 	bne.w	800c7b0 <_dtoa_r+0x8d8>
 800c69e:	9b03      	ldr	r3, [sp, #12]
 800c6a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c6a4:	0d1b      	lsrs	r3, r3, #20
 800c6a6:	051b      	lsls	r3, r3, #20
 800c6a8:	b12b      	cbz	r3, 800c6b6 <_dtoa_r+0x7de>
 800c6aa:	9b08      	ldr	r3, [sp, #32]
 800c6ac:	3301      	adds	r3, #1
 800c6ae:	9308      	str	r3, [sp, #32]
 800c6b0:	f108 0801 	add.w	r8, r8, #1
 800c6b4:	2301      	movs	r3, #1
 800c6b6:	930a      	str	r3, [sp, #40]	@ 0x28
 800c6b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	f000 81b0 	beq.w	800ca20 <_dtoa_r+0xb48>
 800c6c0:	6923      	ldr	r3, [r4, #16]
 800c6c2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c6c6:	6918      	ldr	r0, [r3, #16]
 800c6c8:	f000 fbbc 	bl	800ce44 <__hi0bits>
 800c6cc:	f1c0 0020 	rsb	r0, r0, #32
 800c6d0:	9b08      	ldr	r3, [sp, #32]
 800c6d2:	4418      	add	r0, r3
 800c6d4:	f010 001f 	ands.w	r0, r0, #31
 800c6d8:	d077      	beq.n	800c7ca <_dtoa_r+0x8f2>
 800c6da:	f1c0 0320 	rsb	r3, r0, #32
 800c6de:	2b04      	cmp	r3, #4
 800c6e0:	dd6b      	ble.n	800c7ba <_dtoa_r+0x8e2>
 800c6e2:	9b08      	ldr	r3, [sp, #32]
 800c6e4:	f1c0 001c 	rsb	r0, r0, #28
 800c6e8:	4403      	add	r3, r0
 800c6ea:	4480      	add	r8, r0
 800c6ec:	4406      	add	r6, r0
 800c6ee:	9308      	str	r3, [sp, #32]
 800c6f0:	f1b8 0f00 	cmp.w	r8, #0
 800c6f4:	dd05      	ble.n	800c702 <_dtoa_r+0x82a>
 800c6f6:	4649      	mov	r1, r9
 800c6f8:	4642      	mov	r2, r8
 800c6fa:	4658      	mov	r0, fp
 800c6fc:	f000 fd08 	bl	800d110 <__lshift>
 800c700:	4681      	mov	r9, r0
 800c702:	9b08      	ldr	r3, [sp, #32]
 800c704:	2b00      	cmp	r3, #0
 800c706:	dd05      	ble.n	800c714 <_dtoa_r+0x83c>
 800c708:	4621      	mov	r1, r4
 800c70a:	461a      	mov	r2, r3
 800c70c:	4658      	mov	r0, fp
 800c70e:	f000 fcff 	bl	800d110 <__lshift>
 800c712:	4604      	mov	r4, r0
 800c714:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c716:	2b00      	cmp	r3, #0
 800c718:	d059      	beq.n	800c7ce <_dtoa_r+0x8f6>
 800c71a:	4621      	mov	r1, r4
 800c71c:	4648      	mov	r0, r9
 800c71e:	f000 fd63 	bl	800d1e8 <__mcmp>
 800c722:	2800      	cmp	r0, #0
 800c724:	da53      	bge.n	800c7ce <_dtoa_r+0x8f6>
 800c726:	1e7b      	subs	r3, r7, #1
 800c728:	9304      	str	r3, [sp, #16]
 800c72a:	4649      	mov	r1, r9
 800c72c:	2300      	movs	r3, #0
 800c72e:	220a      	movs	r2, #10
 800c730:	4658      	mov	r0, fp
 800c732:	f000 faf7 	bl	800cd24 <__multadd>
 800c736:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c738:	4681      	mov	r9, r0
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	f000 8172 	beq.w	800ca24 <_dtoa_r+0xb4c>
 800c740:	2300      	movs	r3, #0
 800c742:	4629      	mov	r1, r5
 800c744:	220a      	movs	r2, #10
 800c746:	4658      	mov	r0, fp
 800c748:	f000 faec 	bl	800cd24 <__multadd>
 800c74c:	9b00      	ldr	r3, [sp, #0]
 800c74e:	2b00      	cmp	r3, #0
 800c750:	4605      	mov	r5, r0
 800c752:	dc67      	bgt.n	800c824 <_dtoa_r+0x94c>
 800c754:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c756:	2b02      	cmp	r3, #2
 800c758:	dc41      	bgt.n	800c7de <_dtoa_r+0x906>
 800c75a:	e063      	b.n	800c824 <_dtoa_r+0x94c>
 800c75c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c75e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c762:	e746      	b.n	800c5f2 <_dtoa_r+0x71a>
 800c764:	9b07      	ldr	r3, [sp, #28]
 800c766:	1e5c      	subs	r4, r3, #1
 800c768:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c76a:	42a3      	cmp	r3, r4
 800c76c:	bfbf      	itttt	lt
 800c76e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c770:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800c772:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800c774:	1ae3      	sublt	r3, r4, r3
 800c776:	bfb4      	ite	lt
 800c778:	18d2      	addlt	r2, r2, r3
 800c77a:	1b1c      	subge	r4, r3, r4
 800c77c:	9b07      	ldr	r3, [sp, #28]
 800c77e:	bfbc      	itt	lt
 800c780:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800c782:	2400      	movlt	r4, #0
 800c784:	2b00      	cmp	r3, #0
 800c786:	bfb5      	itete	lt
 800c788:	eba8 0603 	sublt.w	r6, r8, r3
 800c78c:	9b07      	ldrge	r3, [sp, #28]
 800c78e:	2300      	movlt	r3, #0
 800c790:	4646      	movge	r6, r8
 800c792:	e730      	b.n	800c5f6 <_dtoa_r+0x71e>
 800c794:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c796:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c798:	4646      	mov	r6, r8
 800c79a:	e735      	b.n	800c608 <_dtoa_r+0x730>
 800c79c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c79e:	e75c      	b.n	800c65a <_dtoa_r+0x782>
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	e788      	b.n	800c6b6 <_dtoa_r+0x7de>
 800c7a4:	3fe00000 	.word	0x3fe00000
 800c7a8:	40240000 	.word	0x40240000
 800c7ac:	40140000 	.word	0x40140000
 800c7b0:	9b02      	ldr	r3, [sp, #8]
 800c7b2:	e780      	b.n	800c6b6 <_dtoa_r+0x7de>
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	930a      	str	r3, [sp, #40]	@ 0x28
 800c7b8:	e782      	b.n	800c6c0 <_dtoa_r+0x7e8>
 800c7ba:	d099      	beq.n	800c6f0 <_dtoa_r+0x818>
 800c7bc:	9a08      	ldr	r2, [sp, #32]
 800c7be:	331c      	adds	r3, #28
 800c7c0:	441a      	add	r2, r3
 800c7c2:	4498      	add	r8, r3
 800c7c4:	441e      	add	r6, r3
 800c7c6:	9208      	str	r2, [sp, #32]
 800c7c8:	e792      	b.n	800c6f0 <_dtoa_r+0x818>
 800c7ca:	4603      	mov	r3, r0
 800c7cc:	e7f6      	b.n	800c7bc <_dtoa_r+0x8e4>
 800c7ce:	9b07      	ldr	r3, [sp, #28]
 800c7d0:	9704      	str	r7, [sp, #16]
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	dc20      	bgt.n	800c818 <_dtoa_r+0x940>
 800c7d6:	9300      	str	r3, [sp, #0]
 800c7d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7da:	2b02      	cmp	r3, #2
 800c7dc:	dd1e      	ble.n	800c81c <_dtoa_r+0x944>
 800c7de:	9b00      	ldr	r3, [sp, #0]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	f47f aec0 	bne.w	800c566 <_dtoa_r+0x68e>
 800c7e6:	4621      	mov	r1, r4
 800c7e8:	2205      	movs	r2, #5
 800c7ea:	4658      	mov	r0, fp
 800c7ec:	f000 fa9a 	bl	800cd24 <__multadd>
 800c7f0:	4601      	mov	r1, r0
 800c7f2:	4604      	mov	r4, r0
 800c7f4:	4648      	mov	r0, r9
 800c7f6:	f000 fcf7 	bl	800d1e8 <__mcmp>
 800c7fa:	2800      	cmp	r0, #0
 800c7fc:	f77f aeb3 	ble.w	800c566 <_dtoa_r+0x68e>
 800c800:	4656      	mov	r6, sl
 800c802:	2331      	movs	r3, #49	@ 0x31
 800c804:	f806 3b01 	strb.w	r3, [r6], #1
 800c808:	9b04      	ldr	r3, [sp, #16]
 800c80a:	3301      	adds	r3, #1
 800c80c:	9304      	str	r3, [sp, #16]
 800c80e:	e6ae      	b.n	800c56e <_dtoa_r+0x696>
 800c810:	9c07      	ldr	r4, [sp, #28]
 800c812:	9704      	str	r7, [sp, #16]
 800c814:	4625      	mov	r5, r4
 800c816:	e7f3      	b.n	800c800 <_dtoa_r+0x928>
 800c818:	9b07      	ldr	r3, [sp, #28]
 800c81a:	9300      	str	r3, [sp, #0]
 800c81c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c81e:	2b00      	cmp	r3, #0
 800c820:	f000 8104 	beq.w	800ca2c <_dtoa_r+0xb54>
 800c824:	2e00      	cmp	r6, #0
 800c826:	dd05      	ble.n	800c834 <_dtoa_r+0x95c>
 800c828:	4629      	mov	r1, r5
 800c82a:	4632      	mov	r2, r6
 800c82c:	4658      	mov	r0, fp
 800c82e:	f000 fc6f 	bl	800d110 <__lshift>
 800c832:	4605      	mov	r5, r0
 800c834:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c836:	2b00      	cmp	r3, #0
 800c838:	d05a      	beq.n	800c8f0 <_dtoa_r+0xa18>
 800c83a:	6869      	ldr	r1, [r5, #4]
 800c83c:	4658      	mov	r0, fp
 800c83e:	f000 fa0f 	bl	800cc60 <_Balloc>
 800c842:	4606      	mov	r6, r0
 800c844:	b928      	cbnz	r0, 800c852 <_dtoa_r+0x97a>
 800c846:	4b84      	ldr	r3, [pc, #528]	@ (800ca58 <_dtoa_r+0xb80>)
 800c848:	4602      	mov	r2, r0
 800c84a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c84e:	f7ff bb5a 	b.w	800bf06 <_dtoa_r+0x2e>
 800c852:	692a      	ldr	r2, [r5, #16]
 800c854:	3202      	adds	r2, #2
 800c856:	0092      	lsls	r2, r2, #2
 800c858:	f105 010c 	add.w	r1, r5, #12
 800c85c:	300c      	adds	r0, #12
 800c85e:	f7ff fa9c 	bl	800bd9a <memcpy>
 800c862:	2201      	movs	r2, #1
 800c864:	4631      	mov	r1, r6
 800c866:	4658      	mov	r0, fp
 800c868:	f000 fc52 	bl	800d110 <__lshift>
 800c86c:	f10a 0301 	add.w	r3, sl, #1
 800c870:	9307      	str	r3, [sp, #28]
 800c872:	9b00      	ldr	r3, [sp, #0]
 800c874:	4453      	add	r3, sl
 800c876:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c878:	9b02      	ldr	r3, [sp, #8]
 800c87a:	f003 0301 	and.w	r3, r3, #1
 800c87e:	462f      	mov	r7, r5
 800c880:	930a      	str	r3, [sp, #40]	@ 0x28
 800c882:	4605      	mov	r5, r0
 800c884:	9b07      	ldr	r3, [sp, #28]
 800c886:	4621      	mov	r1, r4
 800c888:	3b01      	subs	r3, #1
 800c88a:	4648      	mov	r0, r9
 800c88c:	9300      	str	r3, [sp, #0]
 800c88e:	f7ff fa99 	bl	800bdc4 <quorem>
 800c892:	4639      	mov	r1, r7
 800c894:	9002      	str	r0, [sp, #8]
 800c896:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c89a:	4648      	mov	r0, r9
 800c89c:	f000 fca4 	bl	800d1e8 <__mcmp>
 800c8a0:	462a      	mov	r2, r5
 800c8a2:	9008      	str	r0, [sp, #32]
 800c8a4:	4621      	mov	r1, r4
 800c8a6:	4658      	mov	r0, fp
 800c8a8:	f000 fcba 	bl	800d220 <__mdiff>
 800c8ac:	68c2      	ldr	r2, [r0, #12]
 800c8ae:	4606      	mov	r6, r0
 800c8b0:	bb02      	cbnz	r2, 800c8f4 <_dtoa_r+0xa1c>
 800c8b2:	4601      	mov	r1, r0
 800c8b4:	4648      	mov	r0, r9
 800c8b6:	f000 fc97 	bl	800d1e8 <__mcmp>
 800c8ba:	4602      	mov	r2, r0
 800c8bc:	4631      	mov	r1, r6
 800c8be:	4658      	mov	r0, fp
 800c8c0:	920e      	str	r2, [sp, #56]	@ 0x38
 800c8c2:	f000 fa0d 	bl	800cce0 <_Bfree>
 800c8c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c8ca:	9e07      	ldr	r6, [sp, #28]
 800c8cc:	ea43 0102 	orr.w	r1, r3, r2
 800c8d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c8d2:	4319      	orrs	r1, r3
 800c8d4:	d110      	bne.n	800c8f8 <_dtoa_r+0xa20>
 800c8d6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c8da:	d029      	beq.n	800c930 <_dtoa_r+0xa58>
 800c8dc:	9b08      	ldr	r3, [sp, #32]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	dd02      	ble.n	800c8e8 <_dtoa_r+0xa10>
 800c8e2:	9b02      	ldr	r3, [sp, #8]
 800c8e4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800c8e8:	9b00      	ldr	r3, [sp, #0]
 800c8ea:	f883 8000 	strb.w	r8, [r3]
 800c8ee:	e63f      	b.n	800c570 <_dtoa_r+0x698>
 800c8f0:	4628      	mov	r0, r5
 800c8f2:	e7bb      	b.n	800c86c <_dtoa_r+0x994>
 800c8f4:	2201      	movs	r2, #1
 800c8f6:	e7e1      	b.n	800c8bc <_dtoa_r+0x9e4>
 800c8f8:	9b08      	ldr	r3, [sp, #32]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	db04      	blt.n	800c908 <_dtoa_r+0xa30>
 800c8fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c900:	430b      	orrs	r3, r1
 800c902:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c904:	430b      	orrs	r3, r1
 800c906:	d120      	bne.n	800c94a <_dtoa_r+0xa72>
 800c908:	2a00      	cmp	r2, #0
 800c90a:	dded      	ble.n	800c8e8 <_dtoa_r+0xa10>
 800c90c:	4649      	mov	r1, r9
 800c90e:	2201      	movs	r2, #1
 800c910:	4658      	mov	r0, fp
 800c912:	f000 fbfd 	bl	800d110 <__lshift>
 800c916:	4621      	mov	r1, r4
 800c918:	4681      	mov	r9, r0
 800c91a:	f000 fc65 	bl	800d1e8 <__mcmp>
 800c91e:	2800      	cmp	r0, #0
 800c920:	dc03      	bgt.n	800c92a <_dtoa_r+0xa52>
 800c922:	d1e1      	bne.n	800c8e8 <_dtoa_r+0xa10>
 800c924:	f018 0f01 	tst.w	r8, #1
 800c928:	d0de      	beq.n	800c8e8 <_dtoa_r+0xa10>
 800c92a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c92e:	d1d8      	bne.n	800c8e2 <_dtoa_r+0xa0a>
 800c930:	9a00      	ldr	r2, [sp, #0]
 800c932:	2339      	movs	r3, #57	@ 0x39
 800c934:	7013      	strb	r3, [r2, #0]
 800c936:	4633      	mov	r3, r6
 800c938:	461e      	mov	r6, r3
 800c93a:	3b01      	subs	r3, #1
 800c93c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c940:	2a39      	cmp	r2, #57	@ 0x39
 800c942:	d052      	beq.n	800c9ea <_dtoa_r+0xb12>
 800c944:	3201      	adds	r2, #1
 800c946:	701a      	strb	r2, [r3, #0]
 800c948:	e612      	b.n	800c570 <_dtoa_r+0x698>
 800c94a:	2a00      	cmp	r2, #0
 800c94c:	dd07      	ble.n	800c95e <_dtoa_r+0xa86>
 800c94e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c952:	d0ed      	beq.n	800c930 <_dtoa_r+0xa58>
 800c954:	9a00      	ldr	r2, [sp, #0]
 800c956:	f108 0301 	add.w	r3, r8, #1
 800c95a:	7013      	strb	r3, [r2, #0]
 800c95c:	e608      	b.n	800c570 <_dtoa_r+0x698>
 800c95e:	9b07      	ldr	r3, [sp, #28]
 800c960:	9a07      	ldr	r2, [sp, #28]
 800c962:	f803 8c01 	strb.w	r8, [r3, #-1]
 800c966:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c968:	4293      	cmp	r3, r2
 800c96a:	d028      	beq.n	800c9be <_dtoa_r+0xae6>
 800c96c:	4649      	mov	r1, r9
 800c96e:	2300      	movs	r3, #0
 800c970:	220a      	movs	r2, #10
 800c972:	4658      	mov	r0, fp
 800c974:	f000 f9d6 	bl	800cd24 <__multadd>
 800c978:	42af      	cmp	r7, r5
 800c97a:	4681      	mov	r9, r0
 800c97c:	f04f 0300 	mov.w	r3, #0
 800c980:	f04f 020a 	mov.w	r2, #10
 800c984:	4639      	mov	r1, r7
 800c986:	4658      	mov	r0, fp
 800c988:	d107      	bne.n	800c99a <_dtoa_r+0xac2>
 800c98a:	f000 f9cb 	bl	800cd24 <__multadd>
 800c98e:	4607      	mov	r7, r0
 800c990:	4605      	mov	r5, r0
 800c992:	9b07      	ldr	r3, [sp, #28]
 800c994:	3301      	adds	r3, #1
 800c996:	9307      	str	r3, [sp, #28]
 800c998:	e774      	b.n	800c884 <_dtoa_r+0x9ac>
 800c99a:	f000 f9c3 	bl	800cd24 <__multadd>
 800c99e:	4629      	mov	r1, r5
 800c9a0:	4607      	mov	r7, r0
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	220a      	movs	r2, #10
 800c9a6:	4658      	mov	r0, fp
 800c9a8:	f000 f9bc 	bl	800cd24 <__multadd>
 800c9ac:	4605      	mov	r5, r0
 800c9ae:	e7f0      	b.n	800c992 <_dtoa_r+0xaba>
 800c9b0:	9b00      	ldr	r3, [sp, #0]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	bfcc      	ite	gt
 800c9b6:	461e      	movgt	r6, r3
 800c9b8:	2601      	movle	r6, #1
 800c9ba:	4456      	add	r6, sl
 800c9bc:	2700      	movs	r7, #0
 800c9be:	4649      	mov	r1, r9
 800c9c0:	2201      	movs	r2, #1
 800c9c2:	4658      	mov	r0, fp
 800c9c4:	f000 fba4 	bl	800d110 <__lshift>
 800c9c8:	4621      	mov	r1, r4
 800c9ca:	4681      	mov	r9, r0
 800c9cc:	f000 fc0c 	bl	800d1e8 <__mcmp>
 800c9d0:	2800      	cmp	r0, #0
 800c9d2:	dcb0      	bgt.n	800c936 <_dtoa_r+0xa5e>
 800c9d4:	d102      	bne.n	800c9dc <_dtoa_r+0xb04>
 800c9d6:	f018 0f01 	tst.w	r8, #1
 800c9da:	d1ac      	bne.n	800c936 <_dtoa_r+0xa5e>
 800c9dc:	4633      	mov	r3, r6
 800c9de:	461e      	mov	r6, r3
 800c9e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c9e4:	2a30      	cmp	r2, #48	@ 0x30
 800c9e6:	d0fa      	beq.n	800c9de <_dtoa_r+0xb06>
 800c9e8:	e5c2      	b.n	800c570 <_dtoa_r+0x698>
 800c9ea:	459a      	cmp	sl, r3
 800c9ec:	d1a4      	bne.n	800c938 <_dtoa_r+0xa60>
 800c9ee:	9b04      	ldr	r3, [sp, #16]
 800c9f0:	3301      	adds	r3, #1
 800c9f2:	9304      	str	r3, [sp, #16]
 800c9f4:	2331      	movs	r3, #49	@ 0x31
 800c9f6:	f88a 3000 	strb.w	r3, [sl]
 800c9fa:	e5b9      	b.n	800c570 <_dtoa_r+0x698>
 800c9fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c9fe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ca5c <_dtoa_r+0xb84>
 800ca02:	b11b      	cbz	r3, 800ca0c <_dtoa_r+0xb34>
 800ca04:	f10a 0308 	add.w	r3, sl, #8
 800ca08:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ca0a:	6013      	str	r3, [r2, #0]
 800ca0c:	4650      	mov	r0, sl
 800ca0e:	b019      	add	sp, #100	@ 0x64
 800ca10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca16:	2b01      	cmp	r3, #1
 800ca18:	f77f ae37 	ble.w	800c68a <_dtoa_r+0x7b2>
 800ca1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ca1e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ca20:	2001      	movs	r0, #1
 800ca22:	e655      	b.n	800c6d0 <_dtoa_r+0x7f8>
 800ca24:	9b00      	ldr	r3, [sp, #0]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	f77f aed6 	ble.w	800c7d8 <_dtoa_r+0x900>
 800ca2c:	4656      	mov	r6, sl
 800ca2e:	4621      	mov	r1, r4
 800ca30:	4648      	mov	r0, r9
 800ca32:	f7ff f9c7 	bl	800bdc4 <quorem>
 800ca36:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ca3a:	f806 8b01 	strb.w	r8, [r6], #1
 800ca3e:	9b00      	ldr	r3, [sp, #0]
 800ca40:	eba6 020a 	sub.w	r2, r6, sl
 800ca44:	4293      	cmp	r3, r2
 800ca46:	ddb3      	ble.n	800c9b0 <_dtoa_r+0xad8>
 800ca48:	4649      	mov	r1, r9
 800ca4a:	2300      	movs	r3, #0
 800ca4c:	220a      	movs	r2, #10
 800ca4e:	4658      	mov	r0, fp
 800ca50:	f000 f968 	bl	800cd24 <__multadd>
 800ca54:	4681      	mov	r9, r0
 800ca56:	e7ea      	b.n	800ca2e <_dtoa_r+0xb56>
 800ca58:	0800f755 	.word	0x0800f755
 800ca5c:	0800f6d9 	.word	0x0800f6d9

0800ca60 <_free_r>:
 800ca60:	b538      	push	{r3, r4, r5, lr}
 800ca62:	4605      	mov	r5, r0
 800ca64:	2900      	cmp	r1, #0
 800ca66:	d041      	beq.n	800caec <_free_r+0x8c>
 800ca68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca6c:	1f0c      	subs	r4, r1, #4
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	bfb8      	it	lt
 800ca72:	18e4      	addlt	r4, r4, r3
 800ca74:	f000 f8e8 	bl	800cc48 <__malloc_lock>
 800ca78:	4a1d      	ldr	r2, [pc, #116]	@ (800caf0 <_free_r+0x90>)
 800ca7a:	6813      	ldr	r3, [r2, #0]
 800ca7c:	b933      	cbnz	r3, 800ca8c <_free_r+0x2c>
 800ca7e:	6063      	str	r3, [r4, #4]
 800ca80:	6014      	str	r4, [r2, #0]
 800ca82:	4628      	mov	r0, r5
 800ca84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ca88:	f000 b8e4 	b.w	800cc54 <__malloc_unlock>
 800ca8c:	42a3      	cmp	r3, r4
 800ca8e:	d908      	bls.n	800caa2 <_free_r+0x42>
 800ca90:	6820      	ldr	r0, [r4, #0]
 800ca92:	1821      	adds	r1, r4, r0
 800ca94:	428b      	cmp	r3, r1
 800ca96:	bf01      	itttt	eq
 800ca98:	6819      	ldreq	r1, [r3, #0]
 800ca9a:	685b      	ldreq	r3, [r3, #4]
 800ca9c:	1809      	addeq	r1, r1, r0
 800ca9e:	6021      	streq	r1, [r4, #0]
 800caa0:	e7ed      	b.n	800ca7e <_free_r+0x1e>
 800caa2:	461a      	mov	r2, r3
 800caa4:	685b      	ldr	r3, [r3, #4]
 800caa6:	b10b      	cbz	r3, 800caac <_free_r+0x4c>
 800caa8:	42a3      	cmp	r3, r4
 800caaa:	d9fa      	bls.n	800caa2 <_free_r+0x42>
 800caac:	6811      	ldr	r1, [r2, #0]
 800caae:	1850      	adds	r0, r2, r1
 800cab0:	42a0      	cmp	r0, r4
 800cab2:	d10b      	bne.n	800cacc <_free_r+0x6c>
 800cab4:	6820      	ldr	r0, [r4, #0]
 800cab6:	4401      	add	r1, r0
 800cab8:	1850      	adds	r0, r2, r1
 800caba:	4283      	cmp	r3, r0
 800cabc:	6011      	str	r1, [r2, #0]
 800cabe:	d1e0      	bne.n	800ca82 <_free_r+0x22>
 800cac0:	6818      	ldr	r0, [r3, #0]
 800cac2:	685b      	ldr	r3, [r3, #4]
 800cac4:	6053      	str	r3, [r2, #4]
 800cac6:	4408      	add	r0, r1
 800cac8:	6010      	str	r0, [r2, #0]
 800caca:	e7da      	b.n	800ca82 <_free_r+0x22>
 800cacc:	d902      	bls.n	800cad4 <_free_r+0x74>
 800cace:	230c      	movs	r3, #12
 800cad0:	602b      	str	r3, [r5, #0]
 800cad2:	e7d6      	b.n	800ca82 <_free_r+0x22>
 800cad4:	6820      	ldr	r0, [r4, #0]
 800cad6:	1821      	adds	r1, r4, r0
 800cad8:	428b      	cmp	r3, r1
 800cada:	bf04      	itt	eq
 800cadc:	6819      	ldreq	r1, [r3, #0]
 800cade:	685b      	ldreq	r3, [r3, #4]
 800cae0:	6063      	str	r3, [r4, #4]
 800cae2:	bf04      	itt	eq
 800cae4:	1809      	addeq	r1, r1, r0
 800cae6:	6021      	streq	r1, [r4, #0]
 800cae8:	6054      	str	r4, [r2, #4]
 800caea:	e7ca      	b.n	800ca82 <_free_r+0x22>
 800caec:	bd38      	pop	{r3, r4, r5, pc}
 800caee:	bf00      	nop
 800caf0:	200014ec 	.word	0x200014ec

0800caf4 <malloc>:
 800caf4:	4b02      	ldr	r3, [pc, #8]	@ (800cb00 <malloc+0xc>)
 800caf6:	4601      	mov	r1, r0
 800caf8:	6818      	ldr	r0, [r3, #0]
 800cafa:	f000 b825 	b.w	800cb48 <_malloc_r>
 800cafe:	bf00      	nop
 800cb00:	20000020 	.word	0x20000020

0800cb04 <sbrk_aligned>:
 800cb04:	b570      	push	{r4, r5, r6, lr}
 800cb06:	4e0f      	ldr	r6, [pc, #60]	@ (800cb44 <sbrk_aligned+0x40>)
 800cb08:	460c      	mov	r4, r1
 800cb0a:	6831      	ldr	r1, [r6, #0]
 800cb0c:	4605      	mov	r5, r0
 800cb0e:	b911      	cbnz	r1, 800cb16 <sbrk_aligned+0x12>
 800cb10:	f001 ffd2 	bl	800eab8 <_sbrk_r>
 800cb14:	6030      	str	r0, [r6, #0]
 800cb16:	4621      	mov	r1, r4
 800cb18:	4628      	mov	r0, r5
 800cb1a:	f001 ffcd 	bl	800eab8 <_sbrk_r>
 800cb1e:	1c43      	adds	r3, r0, #1
 800cb20:	d103      	bne.n	800cb2a <sbrk_aligned+0x26>
 800cb22:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800cb26:	4620      	mov	r0, r4
 800cb28:	bd70      	pop	{r4, r5, r6, pc}
 800cb2a:	1cc4      	adds	r4, r0, #3
 800cb2c:	f024 0403 	bic.w	r4, r4, #3
 800cb30:	42a0      	cmp	r0, r4
 800cb32:	d0f8      	beq.n	800cb26 <sbrk_aligned+0x22>
 800cb34:	1a21      	subs	r1, r4, r0
 800cb36:	4628      	mov	r0, r5
 800cb38:	f001 ffbe 	bl	800eab8 <_sbrk_r>
 800cb3c:	3001      	adds	r0, #1
 800cb3e:	d1f2      	bne.n	800cb26 <sbrk_aligned+0x22>
 800cb40:	e7ef      	b.n	800cb22 <sbrk_aligned+0x1e>
 800cb42:	bf00      	nop
 800cb44:	200014e8 	.word	0x200014e8

0800cb48 <_malloc_r>:
 800cb48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb4c:	1ccd      	adds	r5, r1, #3
 800cb4e:	f025 0503 	bic.w	r5, r5, #3
 800cb52:	3508      	adds	r5, #8
 800cb54:	2d0c      	cmp	r5, #12
 800cb56:	bf38      	it	cc
 800cb58:	250c      	movcc	r5, #12
 800cb5a:	2d00      	cmp	r5, #0
 800cb5c:	4606      	mov	r6, r0
 800cb5e:	db01      	blt.n	800cb64 <_malloc_r+0x1c>
 800cb60:	42a9      	cmp	r1, r5
 800cb62:	d904      	bls.n	800cb6e <_malloc_r+0x26>
 800cb64:	230c      	movs	r3, #12
 800cb66:	6033      	str	r3, [r6, #0]
 800cb68:	2000      	movs	r0, #0
 800cb6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cc44 <_malloc_r+0xfc>
 800cb72:	f000 f869 	bl	800cc48 <__malloc_lock>
 800cb76:	f8d8 3000 	ldr.w	r3, [r8]
 800cb7a:	461c      	mov	r4, r3
 800cb7c:	bb44      	cbnz	r4, 800cbd0 <_malloc_r+0x88>
 800cb7e:	4629      	mov	r1, r5
 800cb80:	4630      	mov	r0, r6
 800cb82:	f7ff ffbf 	bl	800cb04 <sbrk_aligned>
 800cb86:	1c43      	adds	r3, r0, #1
 800cb88:	4604      	mov	r4, r0
 800cb8a:	d158      	bne.n	800cc3e <_malloc_r+0xf6>
 800cb8c:	f8d8 4000 	ldr.w	r4, [r8]
 800cb90:	4627      	mov	r7, r4
 800cb92:	2f00      	cmp	r7, #0
 800cb94:	d143      	bne.n	800cc1e <_malloc_r+0xd6>
 800cb96:	2c00      	cmp	r4, #0
 800cb98:	d04b      	beq.n	800cc32 <_malloc_r+0xea>
 800cb9a:	6823      	ldr	r3, [r4, #0]
 800cb9c:	4639      	mov	r1, r7
 800cb9e:	4630      	mov	r0, r6
 800cba0:	eb04 0903 	add.w	r9, r4, r3
 800cba4:	f001 ff88 	bl	800eab8 <_sbrk_r>
 800cba8:	4581      	cmp	r9, r0
 800cbaa:	d142      	bne.n	800cc32 <_malloc_r+0xea>
 800cbac:	6821      	ldr	r1, [r4, #0]
 800cbae:	1a6d      	subs	r5, r5, r1
 800cbb0:	4629      	mov	r1, r5
 800cbb2:	4630      	mov	r0, r6
 800cbb4:	f7ff ffa6 	bl	800cb04 <sbrk_aligned>
 800cbb8:	3001      	adds	r0, #1
 800cbba:	d03a      	beq.n	800cc32 <_malloc_r+0xea>
 800cbbc:	6823      	ldr	r3, [r4, #0]
 800cbbe:	442b      	add	r3, r5
 800cbc0:	6023      	str	r3, [r4, #0]
 800cbc2:	f8d8 3000 	ldr.w	r3, [r8]
 800cbc6:	685a      	ldr	r2, [r3, #4]
 800cbc8:	bb62      	cbnz	r2, 800cc24 <_malloc_r+0xdc>
 800cbca:	f8c8 7000 	str.w	r7, [r8]
 800cbce:	e00f      	b.n	800cbf0 <_malloc_r+0xa8>
 800cbd0:	6822      	ldr	r2, [r4, #0]
 800cbd2:	1b52      	subs	r2, r2, r5
 800cbd4:	d420      	bmi.n	800cc18 <_malloc_r+0xd0>
 800cbd6:	2a0b      	cmp	r2, #11
 800cbd8:	d917      	bls.n	800cc0a <_malloc_r+0xc2>
 800cbda:	1961      	adds	r1, r4, r5
 800cbdc:	42a3      	cmp	r3, r4
 800cbde:	6025      	str	r5, [r4, #0]
 800cbe0:	bf18      	it	ne
 800cbe2:	6059      	strne	r1, [r3, #4]
 800cbe4:	6863      	ldr	r3, [r4, #4]
 800cbe6:	bf08      	it	eq
 800cbe8:	f8c8 1000 	streq.w	r1, [r8]
 800cbec:	5162      	str	r2, [r4, r5]
 800cbee:	604b      	str	r3, [r1, #4]
 800cbf0:	4630      	mov	r0, r6
 800cbf2:	f000 f82f 	bl	800cc54 <__malloc_unlock>
 800cbf6:	f104 000b 	add.w	r0, r4, #11
 800cbfa:	1d23      	adds	r3, r4, #4
 800cbfc:	f020 0007 	bic.w	r0, r0, #7
 800cc00:	1ac2      	subs	r2, r0, r3
 800cc02:	bf1c      	itt	ne
 800cc04:	1a1b      	subne	r3, r3, r0
 800cc06:	50a3      	strne	r3, [r4, r2]
 800cc08:	e7af      	b.n	800cb6a <_malloc_r+0x22>
 800cc0a:	6862      	ldr	r2, [r4, #4]
 800cc0c:	42a3      	cmp	r3, r4
 800cc0e:	bf0c      	ite	eq
 800cc10:	f8c8 2000 	streq.w	r2, [r8]
 800cc14:	605a      	strne	r2, [r3, #4]
 800cc16:	e7eb      	b.n	800cbf0 <_malloc_r+0xa8>
 800cc18:	4623      	mov	r3, r4
 800cc1a:	6864      	ldr	r4, [r4, #4]
 800cc1c:	e7ae      	b.n	800cb7c <_malloc_r+0x34>
 800cc1e:	463c      	mov	r4, r7
 800cc20:	687f      	ldr	r7, [r7, #4]
 800cc22:	e7b6      	b.n	800cb92 <_malloc_r+0x4a>
 800cc24:	461a      	mov	r2, r3
 800cc26:	685b      	ldr	r3, [r3, #4]
 800cc28:	42a3      	cmp	r3, r4
 800cc2a:	d1fb      	bne.n	800cc24 <_malloc_r+0xdc>
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	6053      	str	r3, [r2, #4]
 800cc30:	e7de      	b.n	800cbf0 <_malloc_r+0xa8>
 800cc32:	230c      	movs	r3, #12
 800cc34:	6033      	str	r3, [r6, #0]
 800cc36:	4630      	mov	r0, r6
 800cc38:	f000 f80c 	bl	800cc54 <__malloc_unlock>
 800cc3c:	e794      	b.n	800cb68 <_malloc_r+0x20>
 800cc3e:	6005      	str	r5, [r0, #0]
 800cc40:	e7d6      	b.n	800cbf0 <_malloc_r+0xa8>
 800cc42:	bf00      	nop
 800cc44:	200014ec 	.word	0x200014ec

0800cc48 <__malloc_lock>:
 800cc48:	4801      	ldr	r0, [pc, #4]	@ (800cc50 <__malloc_lock+0x8>)
 800cc4a:	f7ff b8a4 	b.w	800bd96 <__retarget_lock_acquire_recursive>
 800cc4e:	bf00      	nop
 800cc50:	200014e4 	.word	0x200014e4

0800cc54 <__malloc_unlock>:
 800cc54:	4801      	ldr	r0, [pc, #4]	@ (800cc5c <__malloc_unlock+0x8>)
 800cc56:	f7ff b89f 	b.w	800bd98 <__retarget_lock_release_recursive>
 800cc5a:	bf00      	nop
 800cc5c:	200014e4 	.word	0x200014e4

0800cc60 <_Balloc>:
 800cc60:	b570      	push	{r4, r5, r6, lr}
 800cc62:	69c6      	ldr	r6, [r0, #28]
 800cc64:	4604      	mov	r4, r0
 800cc66:	460d      	mov	r5, r1
 800cc68:	b976      	cbnz	r6, 800cc88 <_Balloc+0x28>
 800cc6a:	2010      	movs	r0, #16
 800cc6c:	f7ff ff42 	bl	800caf4 <malloc>
 800cc70:	4602      	mov	r2, r0
 800cc72:	61e0      	str	r0, [r4, #28]
 800cc74:	b920      	cbnz	r0, 800cc80 <_Balloc+0x20>
 800cc76:	4b18      	ldr	r3, [pc, #96]	@ (800ccd8 <_Balloc+0x78>)
 800cc78:	4818      	ldr	r0, [pc, #96]	@ (800ccdc <_Balloc+0x7c>)
 800cc7a:	216b      	movs	r1, #107	@ 0x6b
 800cc7c:	f001 ff34 	bl	800eae8 <__assert_func>
 800cc80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cc84:	6006      	str	r6, [r0, #0]
 800cc86:	60c6      	str	r6, [r0, #12]
 800cc88:	69e6      	ldr	r6, [r4, #28]
 800cc8a:	68f3      	ldr	r3, [r6, #12]
 800cc8c:	b183      	cbz	r3, 800ccb0 <_Balloc+0x50>
 800cc8e:	69e3      	ldr	r3, [r4, #28]
 800cc90:	68db      	ldr	r3, [r3, #12]
 800cc92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cc96:	b9b8      	cbnz	r0, 800ccc8 <_Balloc+0x68>
 800cc98:	2101      	movs	r1, #1
 800cc9a:	fa01 f605 	lsl.w	r6, r1, r5
 800cc9e:	1d72      	adds	r2, r6, #5
 800cca0:	0092      	lsls	r2, r2, #2
 800cca2:	4620      	mov	r0, r4
 800cca4:	f001 ff3e 	bl	800eb24 <_calloc_r>
 800cca8:	b160      	cbz	r0, 800ccc4 <_Balloc+0x64>
 800ccaa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ccae:	e00e      	b.n	800ccce <_Balloc+0x6e>
 800ccb0:	2221      	movs	r2, #33	@ 0x21
 800ccb2:	2104      	movs	r1, #4
 800ccb4:	4620      	mov	r0, r4
 800ccb6:	f001 ff35 	bl	800eb24 <_calloc_r>
 800ccba:	69e3      	ldr	r3, [r4, #28]
 800ccbc:	60f0      	str	r0, [r6, #12]
 800ccbe:	68db      	ldr	r3, [r3, #12]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d1e4      	bne.n	800cc8e <_Balloc+0x2e>
 800ccc4:	2000      	movs	r0, #0
 800ccc6:	bd70      	pop	{r4, r5, r6, pc}
 800ccc8:	6802      	ldr	r2, [r0, #0]
 800ccca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ccce:	2300      	movs	r3, #0
 800ccd0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ccd4:	e7f7      	b.n	800ccc6 <_Balloc+0x66>
 800ccd6:	bf00      	nop
 800ccd8:	0800f6e6 	.word	0x0800f6e6
 800ccdc:	0800f766 	.word	0x0800f766

0800cce0 <_Bfree>:
 800cce0:	b570      	push	{r4, r5, r6, lr}
 800cce2:	69c6      	ldr	r6, [r0, #28]
 800cce4:	4605      	mov	r5, r0
 800cce6:	460c      	mov	r4, r1
 800cce8:	b976      	cbnz	r6, 800cd08 <_Bfree+0x28>
 800ccea:	2010      	movs	r0, #16
 800ccec:	f7ff ff02 	bl	800caf4 <malloc>
 800ccf0:	4602      	mov	r2, r0
 800ccf2:	61e8      	str	r0, [r5, #28]
 800ccf4:	b920      	cbnz	r0, 800cd00 <_Bfree+0x20>
 800ccf6:	4b09      	ldr	r3, [pc, #36]	@ (800cd1c <_Bfree+0x3c>)
 800ccf8:	4809      	ldr	r0, [pc, #36]	@ (800cd20 <_Bfree+0x40>)
 800ccfa:	218f      	movs	r1, #143	@ 0x8f
 800ccfc:	f001 fef4 	bl	800eae8 <__assert_func>
 800cd00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cd04:	6006      	str	r6, [r0, #0]
 800cd06:	60c6      	str	r6, [r0, #12]
 800cd08:	b13c      	cbz	r4, 800cd1a <_Bfree+0x3a>
 800cd0a:	69eb      	ldr	r3, [r5, #28]
 800cd0c:	6862      	ldr	r2, [r4, #4]
 800cd0e:	68db      	ldr	r3, [r3, #12]
 800cd10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cd14:	6021      	str	r1, [r4, #0]
 800cd16:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cd1a:	bd70      	pop	{r4, r5, r6, pc}
 800cd1c:	0800f6e6 	.word	0x0800f6e6
 800cd20:	0800f766 	.word	0x0800f766

0800cd24 <__multadd>:
 800cd24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd28:	690d      	ldr	r5, [r1, #16]
 800cd2a:	4607      	mov	r7, r0
 800cd2c:	460c      	mov	r4, r1
 800cd2e:	461e      	mov	r6, r3
 800cd30:	f101 0c14 	add.w	ip, r1, #20
 800cd34:	2000      	movs	r0, #0
 800cd36:	f8dc 3000 	ldr.w	r3, [ip]
 800cd3a:	b299      	uxth	r1, r3
 800cd3c:	fb02 6101 	mla	r1, r2, r1, r6
 800cd40:	0c1e      	lsrs	r6, r3, #16
 800cd42:	0c0b      	lsrs	r3, r1, #16
 800cd44:	fb02 3306 	mla	r3, r2, r6, r3
 800cd48:	b289      	uxth	r1, r1
 800cd4a:	3001      	adds	r0, #1
 800cd4c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cd50:	4285      	cmp	r5, r0
 800cd52:	f84c 1b04 	str.w	r1, [ip], #4
 800cd56:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cd5a:	dcec      	bgt.n	800cd36 <__multadd+0x12>
 800cd5c:	b30e      	cbz	r6, 800cda2 <__multadd+0x7e>
 800cd5e:	68a3      	ldr	r3, [r4, #8]
 800cd60:	42ab      	cmp	r3, r5
 800cd62:	dc19      	bgt.n	800cd98 <__multadd+0x74>
 800cd64:	6861      	ldr	r1, [r4, #4]
 800cd66:	4638      	mov	r0, r7
 800cd68:	3101      	adds	r1, #1
 800cd6a:	f7ff ff79 	bl	800cc60 <_Balloc>
 800cd6e:	4680      	mov	r8, r0
 800cd70:	b928      	cbnz	r0, 800cd7e <__multadd+0x5a>
 800cd72:	4602      	mov	r2, r0
 800cd74:	4b0c      	ldr	r3, [pc, #48]	@ (800cda8 <__multadd+0x84>)
 800cd76:	480d      	ldr	r0, [pc, #52]	@ (800cdac <__multadd+0x88>)
 800cd78:	21ba      	movs	r1, #186	@ 0xba
 800cd7a:	f001 feb5 	bl	800eae8 <__assert_func>
 800cd7e:	6922      	ldr	r2, [r4, #16]
 800cd80:	3202      	adds	r2, #2
 800cd82:	f104 010c 	add.w	r1, r4, #12
 800cd86:	0092      	lsls	r2, r2, #2
 800cd88:	300c      	adds	r0, #12
 800cd8a:	f7ff f806 	bl	800bd9a <memcpy>
 800cd8e:	4621      	mov	r1, r4
 800cd90:	4638      	mov	r0, r7
 800cd92:	f7ff ffa5 	bl	800cce0 <_Bfree>
 800cd96:	4644      	mov	r4, r8
 800cd98:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cd9c:	3501      	adds	r5, #1
 800cd9e:	615e      	str	r6, [r3, #20]
 800cda0:	6125      	str	r5, [r4, #16]
 800cda2:	4620      	mov	r0, r4
 800cda4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cda8:	0800f755 	.word	0x0800f755
 800cdac:	0800f766 	.word	0x0800f766

0800cdb0 <__s2b>:
 800cdb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cdb4:	460c      	mov	r4, r1
 800cdb6:	4615      	mov	r5, r2
 800cdb8:	461f      	mov	r7, r3
 800cdba:	2209      	movs	r2, #9
 800cdbc:	3308      	adds	r3, #8
 800cdbe:	4606      	mov	r6, r0
 800cdc0:	fb93 f3f2 	sdiv	r3, r3, r2
 800cdc4:	2100      	movs	r1, #0
 800cdc6:	2201      	movs	r2, #1
 800cdc8:	429a      	cmp	r2, r3
 800cdca:	db09      	blt.n	800cde0 <__s2b+0x30>
 800cdcc:	4630      	mov	r0, r6
 800cdce:	f7ff ff47 	bl	800cc60 <_Balloc>
 800cdd2:	b940      	cbnz	r0, 800cde6 <__s2b+0x36>
 800cdd4:	4602      	mov	r2, r0
 800cdd6:	4b19      	ldr	r3, [pc, #100]	@ (800ce3c <__s2b+0x8c>)
 800cdd8:	4819      	ldr	r0, [pc, #100]	@ (800ce40 <__s2b+0x90>)
 800cdda:	21d3      	movs	r1, #211	@ 0xd3
 800cddc:	f001 fe84 	bl	800eae8 <__assert_func>
 800cde0:	0052      	lsls	r2, r2, #1
 800cde2:	3101      	adds	r1, #1
 800cde4:	e7f0      	b.n	800cdc8 <__s2b+0x18>
 800cde6:	9b08      	ldr	r3, [sp, #32]
 800cde8:	6143      	str	r3, [r0, #20]
 800cdea:	2d09      	cmp	r5, #9
 800cdec:	f04f 0301 	mov.w	r3, #1
 800cdf0:	6103      	str	r3, [r0, #16]
 800cdf2:	dd16      	ble.n	800ce22 <__s2b+0x72>
 800cdf4:	f104 0909 	add.w	r9, r4, #9
 800cdf8:	46c8      	mov	r8, r9
 800cdfa:	442c      	add	r4, r5
 800cdfc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ce00:	4601      	mov	r1, r0
 800ce02:	3b30      	subs	r3, #48	@ 0x30
 800ce04:	220a      	movs	r2, #10
 800ce06:	4630      	mov	r0, r6
 800ce08:	f7ff ff8c 	bl	800cd24 <__multadd>
 800ce0c:	45a0      	cmp	r8, r4
 800ce0e:	d1f5      	bne.n	800cdfc <__s2b+0x4c>
 800ce10:	f1a5 0408 	sub.w	r4, r5, #8
 800ce14:	444c      	add	r4, r9
 800ce16:	1b2d      	subs	r5, r5, r4
 800ce18:	1963      	adds	r3, r4, r5
 800ce1a:	42bb      	cmp	r3, r7
 800ce1c:	db04      	blt.n	800ce28 <__s2b+0x78>
 800ce1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce22:	340a      	adds	r4, #10
 800ce24:	2509      	movs	r5, #9
 800ce26:	e7f6      	b.n	800ce16 <__s2b+0x66>
 800ce28:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ce2c:	4601      	mov	r1, r0
 800ce2e:	3b30      	subs	r3, #48	@ 0x30
 800ce30:	220a      	movs	r2, #10
 800ce32:	4630      	mov	r0, r6
 800ce34:	f7ff ff76 	bl	800cd24 <__multadd>
 800ce38:	e7ee      	b.n	800ce18 <__s2b+0x68>
 800ce3a:	bf00      	nop
 800ce3c:	0800f755 	.word	0x0800f755
 800ce40:	0800f766 	.word	0x0800f766

0800ce44 <__hi0bits>:
 800ce44:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ce48:	4603      	mov	r3, r0
 800ce4a:	bf36      	itet	cc
 800ce4c:	0403      	lslcc	r3, r0, #16
 800ce4e:	2000      	movcs	r0, #0
 800ce50:	2010      	movcc	r0, #16
 800ce52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ce56:	bf3c      	itt	cc
 800ce58:	021b      	lslcc	r3, r3, #8
 800ce5a:	3008      	addcc	r0, #8
 800ce5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ce60:	bf3c      	itt	cc
 800ce62:	011b      	lslcc	r3, r3, #4
 800ce64:	3004      	addcc	r0, #4
 800ce66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ce6a:	bf3c      	itt	cc
 800ce6c:	009b      	lslcc	r3, r3, #2
 800ce6e:	3002      	addcc	r0, #2
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	db05      	blt.n	800ce80 <__hi0bits+0x3c>
 800ce74:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ce78:	f100 0001 	add.w	r0, r0, #1
 800ce7c:	bf08      	it	eq
 800ce7e:	2020      	moveq	r0, #32
 800ce80:	4770      	bx	lr

0800ce82 <__lo0bits>:
 800ce82:	6803      	ldr	r3, [r0, #0]
 800ce84:	4602      	mov	r2, r0
 800ce86:	f013 0007 	ands.w	r0, r3, #7
 800ce8a:	d00b      	beq.n	800cea4 <__lo0bits+0x22>
 800ce8c:	07d9      	lsls	r1, r3, #31
 800ce8e:	d421      	bmi.n	800ced4 <__lo0bits+0x52>
 800ce90:	0798      	lsls	r0, r3, #30
 800ce92:	bf49      	itett	mi
 800ce94:	085b      	lsrmi	r3, r3, #1
 800ce96:	089b      	lsrpl	r3, r3, #2
 800ce98:	2001      	movmi	r0, #1
 800ce9a:	6013      	strmi	r3, [r2, #0]
 800ce9c:	bf5c      	itt	pl
 800ce9e:	6013      	strpl	r3, [r2, #0]
 800cea0:	2002      	movpl	r0, #2
 800cea2:	4770      	bx	lr
 800cea4:	b299      	uxth	r1, r3
 800cea6:	b909      	cbnz	r1, 800ceac <__lo0bits+0x2a>
 800cea8:	0c1b      	lsrs	r3, r3, #16
 800ceaa:	2010      	movs	r0, #16
 800ceac:	b2d9      	uxtb	r1, r3
 800ceae:	b909      	cbnz	r1, 800ceb4 <__lo0bits+0x32>
 800ceb0:	3008      	adds	r0, #8
 800ceb2:	0a1b      	lsrs	r3, r3, #8
 800ceb4:	0719      	lsls	r1, r3, #28
 800ceb6:	bf04      	itt	eq
 800ceb8:	091b      	lsreq	r3, r3, #4
 800ceba:	3004      	addeq	r0, #4
 800cebc:	0799      	lsls	r1, r3, #30
 800cebe:	bf04      	itt	eq
 800cec0:	089b      	lsreq	r3, r3, #2
 800cec2:	3002      	addeq	r0, #2
 800cec4:	07d9      	lsls	r1, r3, #31
 800cec6:	d403      	bmi.n	800ced0 <__lo0bits+0x4e>
 800cec8:	085b      	lsrs	r3, r3, #1
 800ceca:	f100 0001 	add.w	r0, r0, #1
 800cece:	d003      	beq.n	800ced8 <__lo0bits+0x56>
 800ced0:	6013      	str	r3, [r2, #0]
 800ced2:	4770      	bx	lr
 800ced4:	2000      	movs	r0, #0
 800ced6:	4770      	bx	lr
 800ced8:	2020      	movs	r0, #32
 800ceda:	4770      	bx	lr

0800cedc <__i2b>:
 800cedc:	b510      	push	{r4, lr}
 800cede:	460c      	mov	r4, r1
 800cee0:	2101      	movs	r1, #1
 800cee2:	f7ff febd 	bl	800cc60 <_Balloc>
 800cee6:	4602      	mov	r2, r0
 800cee8:	b928      	cbnz	r0, 800cef6 <__i2b+0x1a>
 800ceea:	4b05      	ldr	r3, [pc, #20]	@ (800cf00 <__i2b+0x24>)
 800ceec:	4805      	ldr	r0, [pc, #20]	@ (800cf04 <__i2b+0x28>)
 800ceee:	f240 1145 	movw	r1, #325	@ 0x145
 800cef2:	f001 fdf9 	bl	800eae8 <__assert_func>
 800cef6:	2301      	movs	r3, #1
 800cef8:	6144      	str	r4, [r0, #20]
 800cefa:	6103      	str	r3, [r0, #16]
 800cefc:	bd10      	pop	{r4, pc}
 800cefe:	bf00      	nop
 800cf00:	0800f755 	.word	0x0800f755
 800cf04:	0800f766 	.word	0x0800f766

0800cf08 <__multiply>:
 800cf08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf0c:	4614      	mov	r4, r2
 800cf0e:	690a      	ldr	r2, [r1, #16]
 800cf10:	6923      	ldr	r3, [r4, #16]
 800cf12:	429a      	cmp	r2, r3
 800cf14:	bfa8      	it	ge
 800cf16:	4623      	movge	r3, r4
 800cf18:	460f      	mov	r7, r1
 800cf1a:	bfa4      	itt	ge
 800cf1c:	460c      	movge	r4, r1
 800cf1e:	461f      	movge	r7, r3
 800cf20:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800cf24:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800cf28:	68a3      	ldr	r3, [r4, #8]
 800cf2a:	6861      	ldr	r1, [r4, #4]
 800cf2c:	eb0a 0609 	add.w	r6, sl, r9
 800cf30:	42b3      	cmp	r3, r6
 800cf32:	b085      	sub	sp, #20
 800cf34:	bfb8      	it	lt
 800cf36:	3101      	addlt	r1, #1
 800cf38:	f7ff fe92 	bl	800cc60 <_Balloc>
 800cf3c:	b930      	cbnz	r0, 800cf4c <__multiply+0x44>
 800cf3e:	4602      	mov	r2, r0
 800cf40:	4b44      	ldr	r3, [pc, #272]	@ (800d054 <__multiply+0x14c>)
 800cf42:	4845      	ldr	r0, [pc, #276]	@ (800d058 <__multiply+0x150>)
 800cf44:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cf48:	f001 fdce 	bl	800eae8 <__assert_func>
 800cf4c:	f100 0514 	add.w	r5, r0, #20
 800cf50:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cf54:	462b      	mov	r3, r5
 800cf56:	2200      	movs	r2, #0
 800cf58:	4543      	cmp	r3, r8
 800cf5a:	d321      	bcc.n	800cfa0 <__multiply+0x98>
 800cf5c:	f107 0114 	add.w	r1, r7, #20
 800cf60:	f104 0214 	add.w	r2, r4, #20
 800cf64:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800cf68:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800cf6c:	9302      	str	r3, [sp, #8]
 800cf6e:	1b13      	subs	r3, r2, r4
 800cf70:	3b15      	subs	r3, #21
 800cf72:	f023 0303 	bic.w	r3, r3, #3
 800cf76:	3304      	adds	r3, #4
 800cf78:	f104 0715 	add.w	r7, r4, #21
 800cf7c:	42ba      	cmp	r2, r7
 800cf7e:	bf38      	it	cc
 800cf80:	2304      	movcc	r3, #4
 800cf82:	9301      	str	r3, [sp, #4]
 800cf84:	9b02      	ldr	r3, [sp, #8]
 800cf86:	9103      	str	r1, [sp, #12]
 800cf88:	428b      	cmp	r3, r1
 800cf8a:	d80c      	bhi.n	800cfa6 <__multiply+0x9e>
 800cf8c:	2e00      	cmp	r6, #0
 800cf8e:	dd03      	ble.n	800cf98 <__multiply+0x90>
 800cf90:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d05b      	beq.n	800d050 <__multiply+0x148>
 800cf98:	6106      	str	r6, [r0, #16]
 800cf9a:	b005      	add	sp, #20
 800cf9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfa0:	f843 2b04 	str.w	r2, [r3], #4
 800cfa4:	e7d8      	b.n	800cf58 <__multiply+0x50>
 800cfa6:	f8b1 a000 	ldrh.w	sl, [r1]
 800cfaa:	f1ba 0f00 	cmp.w	sl, #0
 800cfae:	d024      	beq.n	800cffa <__multiply+0xf2>
 800cfb0:	f104 0e14 	add.w	lr, r4, #20
 800cfb4:	46a9      	mov	r9, r5
 800cfb6:	f04f 0c00 	mov.w	ip, #0
 800cfba:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cfbe:	f8d9 3000 	ldr.w	r3, [r9]
 800cfc2:	fa1f fb87 	uxth.w	fp, r7
 800cfc6:	b29b      	uxth	r3, r3
 800cfc8:	fb0a 330b 	mla	r3, sl, fp, r3
 800cfcc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800cfd0:	f8d9 7000 	ldr.w	r7, [r9]
 800cfd4:	4463      	add	r3, ip
 800cfd6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cfda:	fb0a c70b 	mla	r7, sl, fp, ip
 800cfde:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800cfe2:	b29b      	uxth	r3, r3
 800cfe4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cfe8:	4572      	cmp	r2, lr
 800cfea:	f849 3b04 	str.w	r3, [r9], #4
 800cfee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cff2:	d8e2      	bhi.n	800cfba <__multiply+0xb2>
 800cff4:	9b01      	ldr	r3, [sp, #4]
 800cff6:	f845 c003 	str.w	ip, [r5, r3]
 800cffa:	9b03      	ldr	r3, [sp, #12]
 800cffc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d000:	3104      	adds	r1, #4
 800d002:	f1b9 0f00 	cmp.w	r9, #0
 800d006:	d021      	beq.n	800d04c <__multiply+0x144>
 800d008:	682b      	ldr	r3, [r5, #0]
 800d00a:	f104 0c14 	add.w	ip, r4, #20
 800d00e:	46ae      	mov	lr, r5
 800d010:	f04f 0a00 	mov.w	sl, #0
 800d014:	f8bc b000 	ldrh.w	fp, [ip]
 800d018:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800d01c:	fb09 770b 	mla	r7, r9, fp, r7
 800d020:	4457      	add	r7, sl
 800d022:	b29b      	uxth	r3, r3
 800d024:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d028:	f84e 3b04 	str.w	r3, [lr], #4
 800d02c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d030:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d034:	f8be 3000 	ldrh.w	r3, [lr]
 800d038:	fb09 330a 	mla	r3, r9, sl, r3
 800d03c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800d040:	4562      	cmp	r2, ip
 800d042:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d046:	d8e5      	bhi.n	800d014 <__multiply+0x10c>
 800d048:	9f01      	ldr	r7, [sp, #4]
 800d04a:	51eb      	str	r3, [r5, r7]
 800d04c:	3504      	adds	r5, #4
 800d04e:	e799      	b.n	800cf84 <__multiply+0x7c>
 800d050:	3e01      	subs	r6, #1
 800d052:	e79b      	b.n	800cf8c <__multiply+0x84>
 800d054:	0800f755 	.word	0x0800f755
 800d058:	0800f766 	.word	0x0800f766

0800d05c <__pow5mult>:
 800d05c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d060:	4615      	mov	r5, r2
 800d062:	f012 0203 	ands.w	r2, r2, #3
 800d066:	4607      	mov	r7, r0
 800d068:	460e      	mov	r6, r1
 800d06a:	d007      	beq.n	800d07c <__pow5mult+0x20>
 800d06c:	4c25      	ldr	r4, [pc, #148]	@ (800d104 <__pow5mult+0xa8>)
 800d06e:	3a01      	subs	r2, #1
 800d070:	2300      	movs	r3, #0
 800d072:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d076:	f7ff fe55 	bl	800cd24 <__multadd>
 800d07a:	4606      	mov	r6, r0
 800d07c:	10ad      	asrs	r5, r5, #2
 800d07e:	d03d      	beq.n	800d0fc <__pow5mult+0xa0>
 800d080:	69fc      	ldr	r4, [r7, #28]
 800d082:	b97c      	cbnz	r4, 800d0a4 <__pow5mult+0x48>
 800d084:	2010      	movs	r0, #16
 800d086:	f7ff fd35 	bl	800caf4 <malloc>
 800d08a:	4602      	mov	r2, r0
 800d08c:	61f8      	str	r0, [r7, #28]
 800d08e:	b928      	cbnz	r0, 800d09c <__pow5mult+0x40>
 800d090:	4b1d      	ldr	r3, [pc, #116]	@ (800d108 <__pow5mult+0xac>)
 800d092:	481e      	ldr	r0, [pc, #120]	@ (800d10c <__pow5mult+0xb0>)
 800d094:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d098:	f001 fd26 	bl	800eae8 <__assert_func>
 800d09c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d0a0:	6004      	str	r4, [r0, #0]
 800d0a2:	60c4      	str	r4, [r0, #12]
 800d0a4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d0a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d0ac:	b94c      	cbnz	r4, 800d0c2 <__pow5mult+0x66>
 800d0ae:	f240 2171 	movw	r1, #625	@ 0x271
 800d0b2:	4638      	mov	r0, r7
 800d0b4:	f7ff ff12 	bl	800cedc <__i2b>
 800d0b8:	2300      	movs	r3, #0
 800d0ba:	f8c8 0008 	str.w	r0, [r8, #8]
 800d0be:	4604      	mov	r4, r0
 800d0c0:	6003      	str	r3, [r0, #0]
 800d0c2:	f04f 0900 	mov.w	r9, #0
 800d0c6:	07eb      	lsls	r3, r5, #31
 800d0c8:	d50a      	bpl.n	800d0e0 <__pow5mult+0x84>
 800d0ca:	4631      	mov	r1, r6
 800d0cc:	4622      	mov	r2, r4
 800d0ce:	4638      	mov	r0, r7
 800d0d0:	f7ff ff1a 	bl	800cf08 <__multiply>
 800d0d4:	4631      	mov	r1, r6
 800d0d6:	4680      	mov	r8, r0
 800d0d8:	4638      	mov	r0, r7
 800d0da:	f7ff fe01 	bl	800cce0 <_Bfree>
 800d0de:	4646      	mov	r6, r8
 800d0e0:	106d      	asrs	r5, r5, #1
 800d0e2:	d00b      	beq.n	800d0fc <__pow5mult+0xa0>
 800d0e4:	6820      	ldr	r0, [r4, #0]
 800d0e6:	b938      	cbnz	r0, 800d0f8 <__pow5mult+0x9c>
 800d0e8:	4622      	mov	r2, r4
 800d0ea:	4621      	mov	r1, r4
 800d0ec:	4638      	mov	r0, r7
 800d0ee:	f7ff ff0b 	bl	800cf08 <__multiply>
 800d0f2:	6020      	str	r0, [r4, #0]
 800d0f4:	f8c0 9000 	str.w	r9, [r0]
 800d0f8:	4604      	mov	r4, r0
 800d0fa:	e7e4      	b.n	800d0c6 <__pow5mult+0x6a>
 800d0fc:	4630      	mov	r0, r6
 800d0fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d102:	bf00      	nop
 800d104:	0800f7c0 	.word	0x0800f7c0
 800d108:	0800f6e6 	.word	0x0800f6e6
 800d10c:	0800f766 	.word	0x0800f766

0800d110 <__lshift>:
 800d110:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d114:	460c      	mov	r4, r1
 800d116:	6849      	ldr	r1, [r1, #4]
 800d118:	6923      	ldr	r3, [r4, #16]
 800d11a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d11e:	68a3      	ldr	r3, [r4, #8]
 800d120:	4607      	mov	r7, r0
 800d122:	4691      	mov	r9, r2
 800d124:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d128:	f108 0601 	add.w	r6, r8, #1
 800d12c:	42b3      	cmp	r3, r6
 800d12e:	db0b      	blt.n	800d148 <__lshift+0x38>
 800d130:	4638      	mov	r0, r7
 800d132:	f7ff fd95 	bl	800cc60 <_Balloc>
 800d136:	4605      	mov	r5, r0
 800d138:	b948      	cbnz	r0, 800d14e <__lshift+0x3e>
 800d13a:	4602      	mov	r2, r0
 800d13c:	4b28      	ldr	r3, [pc, #160]	@ (800d1e0 <__lshift+0xd0>)
 800d13e:	4829      	ldr	r0, [pc, #164]	@ (800d1e4 <__lshift+0xd4>)
 800d140:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d144:	f001 fcd0 	bl	800eae8 <__assert_func>
 800d148:	3101      	adds	r1, #1
 800d14a:	005b      	lsls	r3, r3, #1
 800d14c:	e7ee      	b.n	800d12c <__lshift+0x1c>
 800d14e:	2300      	movs	r3, #0
 800d150:	f100 0114 	add.w	r1, r0, #20
 800d154:	f100 0210 	add.w	r2, r0, #16
 800d158:	4618      	mov	r0, r3
 800d15a:	4553      	cmp	r3, sl
 800d15c:	db33      	blt.n	800d1c6 <__lshift+0xb6>
 800d15e:	6920      	ldr	r0, [r4, #16]
 800d160:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d164:	f104 0314 	add.w	r3, r4, #20
 800d168:	f019 091f 	ands.w	r9, r9, #31
 800d16c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d170:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d174:	d02b      	beq.n	800d1ce <__lshift+0xbe>
 800d176:	f1c9 0e20 	rsb	lr, r9, #32
 800d17a:	468a      	mov	sl, r1
 800d17c:	2200      	movs	r2, #0
 800d17e:	6818      	ldr	r0, [r3, #0]
 800d180:	fa00 f009 	lsl.w	r0, r0, r9
 800d184:	4310      	orrs	r0, r2
 800d186:	f84a 0b04 	str.w	r0, [sl], #4
 800d18a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d18e:	459c      	cmp	ip, r3
 800d190:	fa22 f20e 	lsr.w	r2, r2, lr
 800d194:	d8f3      	bhi.n	800d17e <__lshift+0x6e>
 800d196:	ebac 0304 	sub.w	r3, ip, r4
 800d19a:	3b15      	subs	r3, #21
 800d19c:	f023 0303 	bic.w	r3, r3, #3
 800d1a0:	3304      	adds	r3, #4
 800d1a2:	f104 0015 	add.w	r0, r4, #21
 800d1a6:	4584      	cmp	ip, r0
 800d1a8:	bf38      	it	cc
 800d1aa:	2304      	movcc	r3, #4
 800d1ac:	50ca      	str	r2, [r1, r3]
 800d1ae:	b10a      	cbz	r2, 800d1b4 <__lshift+0xa4>
 800d1b0:	f108 0602 	add.w	r6, r8, #2
 800d1b4:	3e01      	subs	r6, #1
 800d1b6:	4638      	mov	r0, r7
 800d1b8:	612e      	str	r6, [r5, #16]
 800d1ba:	4621      	mov	r1, r4
 800d1bc:	f7ff fd90 	bl	800cce0 <_Bfree>
 800d1c0:	4628      	mov	r0, r5
 800d1c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1c6:	f842 0f04 	str.w	r0, [r2, #4]!
 800d1ca:	3301      	adds	r3, #1
 800d1cc:	e7c5      	b.n	800d15a <__lshift+0x4a>
 800d1ce:	3904      	subs	r1, #4
 800d1d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1d4:	f841 2f04 	str.w	r2, [r1, #4]!
 800d1d8:	459c      	cmp	ip, r3
 800d1da:	d8f9      	bhi.n	800d1d0 <__lshift+0xc0>
 800d1dc:	e7ea      	b.n	800d1b4 <__lshift+0xa4>
 800d1de:	bf00      	nop
 800d1e0:	0800f755 	.word	0x0800f755
 800d1e4:	0800f766 	.word	0x0800f766

0800d1e8 <__mcmp>:
 800d1e8:	690a      	ldr	r2, [r1, #16]
 800d1ea:	4603      	mov	r3, r0
 800d1ec:	6900      	ldr	r0, [r0, #16]
 800d1ee:	1a80      	subs	r0, r0, r2
 800d1f0:	b530      	push	{r4, r5, lr}
 800d1f2:	d10e      	bne.n	800d212 <__mcmp+0x2a>
 800d1f4:	3314      	adds	r3, #20
 800d1f6:	3114      	adds	r1, #20
 800d1f8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d1fc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d200:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d204:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d208:	4295      	cmp	r5, r2
 800d20a:	d003      	beq.n	800d214 <__mcmp+0x2c>
 800d20c:	d205      	bcs.n	800d21a <__mcmp+0x32>
 800d20e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d212:	bd30      	pop	{r4, r5, pc}
 800d214:	42a3      	cmp	r3, r4
 800d216:	d3f3      	bcc.n	800d200 <__mcmp+0x18>
 800d218:	e7fb      	b.n	800d212 <__mcmp+0x2a>
 800d21a:	2001      	movs	r0, #1
 800d21c:	e7f9      	b.n	800d212 <__mcmp+0x2a>
	...

0800d220 <__mdiff>:
 800d220:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d224:	4689      	mov	r9, r1
 800d226:	4606      	mov	r6, r0
 800d228:	4611      	mov	r1, r2
 800d22a:	4648      	mov	r0, r9
 800d22c:	4614      	mov	r4, r2
 800d22e:	f7ff ffdb 	bl	800d1e8 <__mcmp>
 800d232:	1e05      	subs	r5, r0, #0
 800d234:	d112      	bne.n	800d25c <__mdiff+0x3c>
 800d236:	4629      	mov	r1, r5
 800d238:	4630      	mov	r0, r6
 800d23a:	f7ff fd11 	bl	800cc60 <_Balloc>
 800d23e:	4602      	mov	r2, r0
 800d240:	b928      	cbnz	r0, 800d24e <__mdiff+0x2e>
 800d242:	4b3f      	ldr	r3, [pc, #252]	@ (800d340 <__mdiff+0x120>)
 800d244:	f240 2137 	movw	r1, #567	@ 0x237
 800d248:	483e      	ldr	r0, [pc, #248]	@ (800d344 <__mdiff+0x124>)
 800d24a:	f001 fc4d 	bl	800eae8 <__assert_func>
 800d24e:	2301      	movs	r3, #1
 800d250:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d254:	4610      	mov	r0, r2
 800d256:	b003      	add	sp, #12
 800d258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d25c:	bfbc      	itt	lt
 800d25e:	464b      	movlt	r3, r9
 800d260:	46a1      	movlt	r9, r4
 800d262:	4630      	mov	r0, r6
 800d264:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d268:	bfba      	itte	lt
 800d26a:	461c      	movlt	r4, r3
 800d26c:	2501      	movlt	r5, #1
 800d26e:	2500      	movge	r5, #0
 800d270:	f7ff fcf6 	bl	800cc60 <_Balloc>
 800d274:	4602      	mov	r2, r0
 800d276:	b918      	cbnz	r0, 800d280 <__mdiff+0x60>
 800d278:	4b31      	ldr	r3, [pc, #196]	@ (800d340 <__mdiff+0x120>)
 800d27a:	f240 2145 	movw	r1, #581	@ 0x245
 800d27e:	e7e3      	b.n	800d248 <__mdiff+0x28>
 800d280:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d284:	6926      	ldr	r6, [r4, #16]
 800d286:	60c5      	str	r5, [r0, #12]
 800d288:	f109 0310 	add.w	r3, r9, #16
 800d28c:	f109 0514 	add.w	r5, r9, #20
 800d290:	f104 0e14 	add.w	lr, r4, #20
 800d294:	f100 0b14 	add.w	fp, r0, #20
 800d298:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d29c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d2a0:	9301      	str	r3, [sp, #4]
 800d2a2:	46d9      	mov	r9, fp
 800d2a4:	f04f 0c00 	mov.w	ip, #0
 800d2a8:	9b01      	ldr	r3, [sp, #4]
 800d2aa:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d2ae:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d2b2:	9301      	str	r3, [sp, #4]
 800d2b4:	fa1f f38a 	uxth.w	r3, sl
 800d2b8:	4619      	mov	r1, r3
 800d2ba:	b283      	uxth	r3, r0
 800d2bc:	1acb      	subs	r3, r1, r3
 800d2be:	0c00      	lsrs	r0, r0, #16
 800d2c0:	4463      	add	r3, ip
 800d2c2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d2c6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d2ca:	b29b      	uxth	r3, r3
 800d2cc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d2d0:	4576      	cmp	r6, lr
 800d2d2:	f849 3b04 	str.w	r3, [r9], #4
 800d2d6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d2da:	d8e5      	bhi.n	800d2a8 <__mdiff+0x88>
 800d2dc:	1b33      	subs	r3, r6, r4
 800d2de:	3b15      	subs	r3, #21
 800d2e0:	f023 0303 	bic.w	r3, r3, #3
 800d2e4:	3415      	adds	r4, #21
 800d2e6:	3304      	adds	r3, #4
 800d2e8:	42a6      	cmp	r6, r4
 800d2ea:	bf38      	it	cc
 800d2ec:	2304      	movcc	r3, #4
 800d2ee:	441d      	add	r5, r3
 800d2f0:	445b      	add	r3, fp
 800d2f2:	461e      	mov	r6, r3
 800d2f4:	462c      	mov	r4, r5
 800d2f6:	4544      	cmp	r4, r8
 800d2f8:	d30e      	bcc.n	800d318 <__mdiff+0xf8>
 800d2fa:	f108 0103 	add.w	r1, r8, #3
 800d2fe:	1b49      	subs	r1, r1, r5
 800d300:	f021 0103 	bic.w	r1, r1, #3
 800d304:	3d03      	subs	r5, #3
 800d306:	45a8      	cmp	r8, r5
 800d308:	bf38      	it	cc
 800d30a:	2100      	movcc	r1, #0
 800d30c:	440b      	add	r3, r1
 800d30e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d312:	b191      	cbz	r1, 800d33a <__mdiff+0x11a>
 800d314:	6117      	str	r7, [r2, #16]
 800d316:	e79d      	b.n	800d254 <__mdiff+0x34>
 800d318:	f854 1b04 	ldr.w	r1, [r4], #4
 800d31c:	46e6      	mov	lr, ip
 800d31e:	0c08      	lsrs	r0, r1, #16
 800d320:	fa1c fc81 	uxtah	ip, ip, r1
 800d324:	4471      	add	r1, lr
 800d326:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d32a:	b289      	uxth	r1, r1
 800d32c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d330:	f846 1b04 	str.w	r1, [r6], #4
 800d334:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d338:	e7dd      	b.n	800d2f6 <__mdiff+0xd6>
 800d33a:	3f01      	subs	r7, #1
 800d33c:	e7e7      	b.n	800d30e <__mdiff+0xee>
 800d33e:	bf00      	nop
 800d340:	0800f755 	.word	0x0800f755
 800d344:	0800f766 	.word	0x0800f766

0800d348 <__ulp>:
 800d348:	b082      	sub	sp, #8
 800d34a:	ed8d 0b00 	vstr	d0, [sp]
 800d34e:	9a01      	ldr	r2, [sp, #4]
 800d350:	4b0f      	ldr	r3, [pc, #60]	@ (800d390 <__ulp+0x48>)
 800d352:	4013      	ands	r3, r2
 800d354:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d358:	2b00      	cmp	r3, #0
 800d35a:	dc08      	bgt.n	800d36e <__ulp+0x26>
 800d35c:	425b      	negs	r3, r3
 800d35e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d362:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d366:	da04      	bge.n	800d372 <__ulp+0x2a>
 800d368:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d36c:	4113      	asrs	r3, r2
 800d36e:	2200      	movs	r2, #0
 800d370:	e008      	b.n	800d384 <__ulp+0x3c>
 800d372:	f1a2 0314 	sub.w	r3, r2, #20
 800d376:	2b1e      	cmp	r3, #30
 800d378:	bfda      	itte	le
 800d37a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d37e:	40da      	lsrle	r2, r3
 800d380:	2201      	movgt	r2, #1
 800d382:	2300      	movs	r3, #0
 800d384:	4619      	mov	r1, r3
 800d386:	4610      	mov	r0, r2
 800d388:	ec41 0b10 	vmov	d0, r0, r1
 800d38c:	b002      	add	sp, #8
 800d38e:	4770      	bx	lr
 800d390:	7ff00000 	.word	0x7ff00000

0800d394 <__b2d>:
 800d394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d398:	6906      	ldr	r6, [r0, #16]
 800d39a:	f100 0814 	add.w	r8, r0, #20
 800d39e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d3a2:	1f37      	subs	r7, r6, #4
 800d3a4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d3a8:	4610      	mov	r0, r2
 800d3aa:	f7ff fd4b 	bl	800ce44 <__hi0bits>
 800d3ae:	f1c0 0320 	rsb	r3, r0, #32
 800d3b2:	280a      	cmp	r0, #10
 800d3b4:	600b      	str	r3, [r1, #0]
 800d3b6:	491b      	ldr	r1, [pc, #108]	@ (800d424 <__b2d+0x90>)
 800d3b8:	dc15      	bgt.n	800d3e6 <__b2d+0x52>
 800d3ba:	f1c0 0c0b 	rsb	ip, r0, #11
 800d3be:	fa22 f30c 	lsr.w	r3, r2, ip
 800d3c2:	45b8      	cmp	r8, r7
 800d3c4:	ea43 0501 	orr.w	r5, r3, r1
 800d3c8:	bf34      	ite	cc
 800d3ca:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d3ce:	2300      	movcs	r3, #0
 800d3d0:	3015      	adds	r0, #21
 800d3d2:	fa02 f000 	lsl.w	r0, r2, r0
 800d3d6:	fa23 f30c 	lsr.w	r3, r3, ip
 800d3da:	4303      	orrs	r3, r0
 800d3dc:	461c      	mov	r4, r3
 800d3de:	ec45 4b10 	vmov	d0, r4, r5
 800d3e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d3e6:	45b8      	cmp	r8, r7
 800d3e8:	bf3a      	itte	cc
 800d3ea:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d3ee:	f1a6 0708 	subcc.w	r7, r6, #8
 800d3f2:	2300      	movcs	r3, #0
 800d3f4:	380b      	subs	r0, #11
 800d3f6:	d012      	beq.n	800d41e <__b2d+0x8a>
 800d3f8:	f1c0 0120 	rsb	r1, r0, #32
 800d3fc:	fa23 f401 	lsr.w	r4, r3, r1
 800d400:	4082      	lsls	r2, r0
 800d402:	4322      	orrs	r2, r4
 800d404:	4547      	cmp	r7, r8
 800d406:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d40a:	bf8c      	ite	hi
 800d40c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d410:	2200      	movls	r2, #0
 800d412:	4083      	lsls	r3, r0
 800d414:	40ca      	lsrs	r2, r1
 800d416:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d41a:	4313      	orrs	r3, r2
 800d41c:	e7de      	b.n	800d3dc <__b2d+0x48>
 800d41e:	ea42 0501 	orr.w	r5, r2, r1
 800d422:	e7db      	b.n	800d3dc <__b2d+0x48>
 800d424:	3ff00000 	.word	0x3ff00000

0800d428 <__d2b>:
 800d428:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d42c:	460f      	mov	r7, r1
 800d42e:	2101      	movs	r1, #1
 800d430:	ec59 8b10 	vmov	r8, r9, d0
 800d434:	4616      	mov	r6, r2
 800d436:	f7ff fc13 	bl	800cc60 <_Balloc>
 800d43a:	4604      	mov	r4, r0
 800d43c:	b930      	cbnz	r0, 800d44c <__d2b+0x24>
 800d43e:	4602      	mov	r2, r0
 800d440:	4b23      	ldr	r3, [pc, #140]	@ (800d4d0 <__d2b+0xa8>)
 800d442:	4824      	ldr	r0, [pc, #144]	@ (800d4d4 <__d2b+0xac>)
 800d444:	f240 310f 	movw	r1, #783	@ 0x30f
 800d448:	f001 fb4e 	bl	800eae8 <__assert_func>
 800d44c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d450:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d454:	b10d      	cbz	r5, 800d45a <__d2b+0x32>
 800d456:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d45a:	9301      	str	r3, [sp, #4]
 800d45c:	f1b8 0300 	subs.w	r3, r8, #0
 800d460:	d023      	beq.n	800d4aa <__d2b+0x82>
 800d462:	4668      	mov	r0, sp
 800d464:	9300      	str	r3, [sp, #0]
 800d466:	f7ff fd0c 	bl	800ce82 <__lo0bits>
 800d46a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d46e:	b1d0      	cbz	r0, 800d4a6 <__d2b+0x7e>
 800d470:	f1c0 0320 	rsb	r3, r0, #32
 800d474:	fa02 f303 	lsl.w	r3, r2, r3
 800d478:	430b      	orrs	r3, r1
 800d47a:	40c2      	lsrs	r2, r0
 800d47c:	6163      	str	r3, [r4, #20]
 800d47e:	9201      	str	r2, [sp, #4]
 800d480:	9b01      	ldr	r3, [sp, #4]
 800d482:	61a3      	str	r3, [r4, #24]
 800d484:	2b00      	cmp	r3, #0
 800d486:	bf0c      	ite	eq
 800d488:	2201      	moveq	r2, #1
 800d48a:	2202      	movne	r2, #2
 800d48c:	6122      	str	r2, [r4, #16]
 800d48e:	b1a5      	cbz	r5, 800d4ba <__d2b+0x92>
 800d490:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d494:	4405      	add	r5, r0
 800d496:	603d      	str	r5, [r7, #0]
 800d498:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d49c:	6030      	str	r0, [r6, #0]
 800d49e:	4620      	mov	r0, r4
 800d4a0:	b003      	add	sp, #12
 800d4a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d4a6:	6161      	str	r1, [r4, #20]
 800d4a8:	e7ea      	b.n	800d480 <__d2b+0x58>
 800d4aa:	a801      	add	r0, sp, #4
 800d4ac:	f7ff fce9 	bl	800ce82 <__lo0bits>
 800d4b0:	9b01      	ldr	r3, [sp, #4]
 800d4b2:	6163      	str	r3, [r4, #20]
 800d4b4:	3020      	adds	r0, #32
 800d4b6:	2201      	movs	r2, #1
 800d4b8:	e7e8      	b.n	800d48c <__d2b+0x64>
 800d4ba:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d4be:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d4c2:	6038      	str	r0, [r7, #0]
 800d4c4:	6918      	ldr	r0, [r3, #16]
 800d4c6:	f7ff fcbd 	bl	800ce44 <__hi0bits>
 800d4ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d4ce:	e7e5      	b.n	800d49c <__d2b+0x74>
 800d4d0:	0800f755 	.word	0x0800f755
 800d4d4:	0800f766 	.word	0x0800f766

0800d4d8 <__ratio>:
 800d4d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4dc:	b085      	sub	sp, #20
 800d4de:	e9cd 1000 	strd	r1, r0, [sp]
 800d4e2:	a902      	add	r1, sp, #8
 800d4e4:	f7ff ff56 	bl	800d394 <__b2d>
 800d4e8:	9800      	ldr	r0, [sp, #0]
 800d4ea:	a903      	add	r1, sp, #12
 800d4ec:	ec55 4b10 	vmov	r4, r5, d0
 800d4f0:	f7ff ff50 	bl	800d394 <__b2d>
 800d4f4:	9b01      	ldr	r3, [sp, #4]
 800d4f6:	6919      	ldr	r1, [r3, #16]
 800d4f8:	9b00      	ldr	r3, [sp, #0]
 800d4fa:	691b      	ldr	r3, [r3, #16]
 800d4fc:	1ac9      	subs	r1, r1, r3
 800d4fe:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d502:	1a9b      	subs	r3, r3, r2
 800d504:	ec5b ab10 	vmov	sl, fp, d0
 800d508:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	bfce      	itee	gt
 800d510:	462a      	movgt	r2, r5
 800d512:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d516:	465a      	movle	r2, fp
 800d518:	462f      	mov	r7, r5
 800d51a:	46d9      	mov	r9, fp
 800d51c:	bfcc      	ite	gt
 800d51e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d522:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d526:	464b      	mov	r3, r9
 800d528:	4652      	mov	r2, sl
 800d52a:	4620      	mov	r0, r4
 800d52c:	4639      	mov	r1, r7
 800d52e:	f7f3 f9b5 	bl	800089c <__aeabi_ddiv>
 800d532:	ec41 0b10 	vmov	d0, r0, r1
 800d536:	b005      	add	sp, #20
 800d538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d53c <__copybits>:
 800d53c:	3901      	subs	r1, #1
 800d53e:	b570      	push	{r4, r5, r6, lr}
 800d540:	1149      	asrs	r1, r1, #5
 800d542:	6914      	ldr	r4, [r2, #16]
 800d544:	3101      	adds	r1, #1
 800d546:	f102 0314 	add.w	r3, r2, #20
 800d54a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d54e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d552:	1f05      	subs	r5, r0, #4
 800d554:	42a3      	cmp	r3, r4
 800d556:	d30c      	bcc.n	800d572 <__copybits+0x36>
 800d558:	1aa3      	subs	r3, r4, r2
 800d55a:	3b11      	subs	r3, #17
 800d55c:	f023 0303 	bic.w	r3, r3, #3
 800d560:	3211      	adds	r2, #17
 800d562:	42a2      	cmp	r2, r4
 800d564:	bf88      	it	hi
 800d566:	2300      	movhi	r3, #0
 800d568:	4418      	add	r0, r3
 800d56a:	2300      	movs	r3, #0
 800d56c:	4288      	cmp	r0, r1
 800d56e:	d305      	bcc.n	800d57c <__copybits+0x40>
 800d570:	bd70      	pop	{r4, r5, r6, pc}
 800d572:	f853 6b04 	ldr.w	r6, [r3], #4
 800d576:	f845 6f04 	str.w	r6, [r5, #4]!
 800d57a:	e7eb      	b.n	800d554 <__copybits+0x18>
 800d57c:	f840 3b04 	str.w	r3, [r0], #4
 800d580:	e7f4      	b.n	800d56c <__copybits+0x30>

0800d582 <__any_on>:
 800d582:	f100 0214 	add.w	r2, r0, #20
 800d586:	6900      	ldr	r0, [r0, #16]
 800d588:	114b      	asrs	r3, r1, #5
 800d58a:	4298      	cmp	r0, r3
 800d58c:	b510      	push	{r4, lr}
 800d58e:	db11      	blt.n	800d5b4 <__any_on+0x32>
 800d590:	dd0a      	ble.n	800d5a8 <__any_on+0x26>
 800d592:	f011 011f 	ands.w	r1, r1, #31
 800d596:	d007      	beq.n	800d5a8 <__any_on+0x26>
 800d598:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d59c:	fa24 f001 	lsr.w	r0, r4, r1
 800d5a0:	fa00 f101 	lsl.w	r1, r0, r1
 800d5a4:	428c      	cmp	r4, r1
 800d5a6:	d10b      	bne.n	800d5c0 <__any_on+0x3e>
 800d5a8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d5ac:	4293      	cmp	r3, r2
 800d5ae:	d803      	bhi.n	800d5b8 <__any_on+0x36>
 800d5b0:	2000      	movs	r0, #0
 800d5b2:	bd10      	pop	{r4, pc}
 800d5b4:	4603      	mov	r3, r0
 800d5b6:	e7f7      	b.n	800d5a8 <__any_on+0x26>
 800d5b8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d5bc:	2900      	cmp	r1, #0
 800d5be:	d0f5      	beq.n	800d5ac <__any_on+0x2a>
 800d5c0:	2001      	movs	r0, #1
 800d5c2:	e7f6      	b.n	800d5b2 <__any_on+0x30>

0800d5c4 <sulp>:
 800d5c4:	b570      	push	{r4, r5, r6, lr}
 800d5c6:	4604      	mov	r4, r0
 800d5c8:	460d      	mov	r5, r1
 800d5ca:	ec45 4b10 	vmov	d0, r4, r5
 800d5ce:	4616      	mov	r6, r2
 800d5d0:	f7ff feba 	bl	800d348 <__ulp>
 800d5d4:	ec51 0b10 	vmov	r0, r1, d0
 800d5d8:	b17e      	cbz	r6, 800d5fa <sulp+0x36>
 800d5da:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d5de:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	dd09      	ble.n	800d5fa <sulp+0x36>
 800d5e6:	051b      	lsls	r3, r3, #20
 800d5e8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800d5ec:	2400      	movs	r4, #0
 800d5ee:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800d5f2:	4622      	mov	r2, r4
 800d5f4:	462b      	mov	r3, r5
 800d5f6:	f7f3 f827 	bl	8000648 <__aeabi_dmul>
 800d5fa:	ec41 0b10 	vmov	d0, r0, r1
 800d5fe:	bd70      	pop	{r4, r5, r6, pc}

0800d600 <_strtod_l>:
 800d600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d604:	b09f      	sub	sp, #124	@ 0x7c
 800d606:	460c      	mov	r4, r1
 800d608:	9217      	str	r2, [sp, #92]	@ 0x5c
 800d60a:	2200      	movs	r2, #0
 800d60c:	921a      	str	r2, [sp, #104]	@ 0x68
 800d60e:	9005      	str	r0, [sp, #20]
 800d610:	f04f 0a00 	mov.w	sl, #0
 800d614:	f04f 0b00 	mov.w	fp, #0
 800d618:	460a      	mov	r2, r1
 800d61a:	9219      	str	r2, [sp, #100]	@ 0x64
 800d61c:	7811      	ldrb	r1, [r2, #0]
 800d61e:	292b      	cmp	r1, #43	@ 0x2b
 800d620:	d04a      	beq.n	800d6b8 <_strtod_l+0xb8>
 800d622:	d838      	bhi.n	800d696 <_strtod_l+0x96>
 800d624:	290d      	cmp	r1, #13
 800d626:	d832      	bhi.n	800d68e <_strtod_l+0x8e>
 800d628:	2908      	cmp	r1, #8
 800d62a:	d832      	bhi.n	800d692 <_strtod_l+0x92>
 800d62c:	2900      	cmp	r1, #0
 800d62e:	d03b      	beq.n	800d6a8 <_strtod_l+0xa8>
 800d630:	2200      	movs	r2, #0
 800d632:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d634:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800d636:	782a      	ldrb	r2, [r5, #0]
 800d638:	2a30      	cmp	r2, #48	@ 0x30
 800d63a:	f040 80b3 	bne.w	800d7a4 <_strtod_l+0x1a4>
 800d63e:	786a      	ldrb	r2, [r5, #1]
 800d640:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d644:	2a58      	cmp	r2, #88	@ 0x58
 800d646:	d16e      	bne.n	800d726 <_strtod_l+0x126>
 800d648:	9302      	str	r3, [sp, #8]
 800d64a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d64c:	9301      	str	r3, [sp, #4]
 800d64e:	ab1a      	add	r3, sp, #104	@ 0x68
 800d650:	9300      	str	r3, [sp, #0]
 800d652:	4a8e      	ldr	r2, [pc, #568]	@ (800d88c <_strtod_l+0x28c>)
 800d654:	9805      	ldr	r0, [sp, #20]
 800d656:	ab1b      	add	r3, sp, #108	@ 0x6c
 800d658:	a919      	add	r1, sp, #100	@ 0x64
 800d65a:	f001 fadf 	bl	800ec1c <__gethex>
 800d65e:	f010 060f 	ands.w	r6, r0, #15
 800d662:	4604      	mov	r4, r0
 800d664:	d005      	beq.n	800d672 <_strtod_l+0x72>
 800d666:	2e06      	cmp	r6, #6
 800d668:	d128      	bne.n	800d6bc <_strtod_l+0xbc>
 800d66a:	3501      	adds	r5, #1
 800d66c:	2300      	movs	r3, #0
 800d66e:	9519      	str	r5, [sp, #100]	@ 0x64
 800d670:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d672:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d674:	2b00      	cmp	r3, #0
 800d676:	f040 858e 	bne.w	800e196 <_strtod_l+0xb96>
 800d67a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d67c:	b1cb      	cbz	r3, 800d6b2 <_strtod_l+0xb2>
 800d67e:	4652      	mov	r2, sl
 800d680:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800d684:	ec43 2b10 	vmov	d0, r2, r3
 800d688:	b01f      	add	sp, #124	@ 0x7c
 800d68a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d68e:	2920      	cmp	r1, #32
 800d690:	d1ce      	bne.n	800d630 <_strtod_l+0x30>
 800d692:	3201      	adds	r2, #1
 800d694:	e7c1      	b.n	800d61a <_strtod_l+0x1a>
 800d696:	292d      	cmp	r1, #45	@ 0x2d
 800d698:	d1ca      	bne.n	800d630 <_strtod_l+0x30>
 800d69a:	2101      	movs	r1, #1
 800d69c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800d69e:	1c51      	adds	r1, r2, #1
 800d6a0:	9119      	str	r1, [sp, #100]	@ 0x64
 800d6a2:	7852      	ldrb	r2, [r2, #1]
 800d6a4:	2a00      	cmp	r2, #0
 800d6a6:	d1c5      	bne.n	800d634 <_strtod_l+0x34>
 800d6a8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d6aa:	9419      	str	r4, [sp, #100]	@ 0x64
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	f040 8570 	bne.w	800e192 <_strtod_l+0xb92>
 800d6b2:	4652      	mov	r2, sl
 800d6b4:	465b      	mov	r3, fp
 800d6b6:	e7e5      	b.n	800d684 <_strtod_l+0x84>
 800d6b8:	2100      	movs	r1, #0
 800d6ba:	e7ef      	b.n	800d69c <_strtod_l+0x9c>
 800d6bc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d6be:	b13a      	cbz	r2, 800d6d0 <_strtod_l+0xd0>
 800d6c0:	2135      	movs	r1, #53	@ 0x35
 800d6c2:	a81c      	add	r0, sp, #112	@ 0x70
 800d6c4:	f7ff ff3a 	bl	800d53c <__copybits>
 800d6c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d6ca:	9805      	ldr	r0, [sp, #20]
 800d6cc:	f7ff fb08 	bl	800cce0 <_Bfree>
 800d6d0:	3e01      	subs	r6, #1
 800d6d2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800d6d4:	2e04      	cmp	r6, #4
 800d6d6:	d806      	bhi.n	800d6e6 <_strtod_l+0xe6>
 800d6d8:	e8df f006 	tbb	[pc, r6]
 800d6dc:	201d0314 	.word	0x201d0314
 800d6e0:	14          	.byte	0x14
 800d6e1:	00          	.byte	0x00
 800d6e2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800d6e6:	05e1      	lsls	r1, r4, #23
 800d6e8:	bf48      	it	mi
 800d6ea:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800d6ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d6f2:	0d1b      	lsrs	r3, r3, #20
 800d6f4:	051b      	lsls	r3, r3, #20
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d1bb      	bne.n	800d672 <_strtod_l+0x72>
 800d6fa:	f7fe fb21 	bl	800bd40 <__errno>
 800d6fe:	2322      	movs	r3, #34	@ 0x22
 800d700:	6003      	str	r3, [r0, #0]
 800d702:	e7b6      	b.n	800d672 <_strtod_l+0x72>
 800d704:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800d708:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d70c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800d710:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d714:	e7e7      	b.n	800d6e6 <_strtod_l+0xe6>
 800d716:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800d894 <_strtod_l+0x294>
 800d71a:	e7e4      	b.n	800d6e6 <_strtod_l+0xe6>
 800d71c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800d720:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800d724:	e7df      	b.n	800d6e6 <_strtod_l+0xe6>
 800d726:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d728:	1c5a      	adds	r2, r3, #1
 800d72a:	9219      	str	r2, [sp, #100]	@ 0x64
 800d72c:	785b      	ldrb	r3, [r3, #1]
 800d72e:	2b30      	cmp	r3, #48	@ 0x30
 800d730:	d0f9      	beq.n	800d726 <_strtod_l+0x126>
 800d732:	2b00      	cmp	r3, #0
 800d734:	d09d      	beq.n	800d672 <_strtod_l+0x72>
 800d736:	2301      	movs	r3, #1
 800d738:	9309      	str	r3, [sp, #36]	@ 0x24
 800d73a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d73c:	930c      	str	r3, [sp, #48]	@ 0x30
 800d73e:	2300      	movs	r3, #0
 800d740:	9308      	str	r3, [sp, #32]
 800d742:	930a      	str	r3, [sp, #40]	@ 0x28
 800d744:	461f      	mov	r7, r3
 800d746:	220a      	movs	r2, #10
 800d748:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800d74a:	7805      	ldrb	r5, [r0, #0]
 800d74c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800d750:	b2d9      	uxtb	r1, r3
 800d752:	2909      	cmp	r1, #9
 800d754:	d928      	bls.n	800d7a8 <_strtod_l+0x1a8>
 800d756:	494e      	ldr	r1, [pc, #312]	@ (800d890 <_strtod_l+0x290>)
 800d758:	2201      	movs	r2, #1
 800d75a:	f001 f979 	bl	800ea50 <strncmp>
 800d75e:	2800      	cmp	r0, #0
 800d760:	d032      	beq.n	800d7c8 <_strtod_l+0x1c8>
 800d762:	2000      	movs	r0, #0
 800d764:	462a      	mov	r2, r5
 800d766:	4681      	mov	r9, r0
 800d768:	463d      	mov	r5, r7
 800d76a:	4603      	mov	r3, r0
 800d76c:	2a65      	cmp	r2, #101	@ 0x65
 800d76e:	d001      	beq.n	800d774 <_strtod_l+0x174>
 800d770:	2a45      	cmp	r2, #69	@ 0x45
 800d772:	d114      	bne.n	800d79e <_strtod_l+0x19e>
 800d774:	b91d      	cbnz	r5, 800d77e <_strtod_l+0x17e>
 800d776:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d778:	4302      	orrs	r2, r0
 800d77a:	d095      	beq.n	800d6a8 <_strtod_l+0xa8>
 800d77c:	2500      	movs	r5, #0
 800d77e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800d780:	1c62      	adds	r2, r4, #1
 800d782:	9219      	str	r2, [sp, #100]	@ 0x64
 800d784:	7862      	ldrb	r2, [r4, #1]
 800d786:	2a2b      	cmp	r2, #43	@ 0x2b
 800d788:	d077      	beq.n	800d87a <_strtod_l+0x27a>
 800d78a:	2a2d      	cmp	r2, #45	@ 0x2d
 800d78c:	d07b      	beq.n	800d886 <_strtod_l+0x286>
 800d78e:	f04f 0c00 	mov.w	ip, #0
 800d792:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800d796:	2909      	cmp	r1, #9
 800d798:	f240 8082 	bls.w	800d8a0 <_strtod_l+0x2a0>
 800d79c:	9419      	str	r4, [sp, #100]	@ 0x64
 800d79e:	f04f 0800 	mov.w	r8, #0
 800d7a2:	e0a2      	b.n	800d8ea <_strtod_l+0x2ea>
 800d7a4:	2300      	movs	r3, #0
 800d7a6:	e7c7      	b.n	800d738 <_strtod_l+0x138>
 800d7a8:	2f08      	cmp	r7, #8
 800d7aa:	bfd5      	itete	le
 800d7ac:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800d7ae:	9908      	ldrgt	r1, [sp, #32]
 800d7b0:	fb02 3301 	mlale	r3, r2, r1, r3
 800d7b4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800d7b8:	f100 0001 	add.w	r0, r0, #1
 800d7bc:	bfd4      	ite	le
 800d7be:	930a      	strle	r3, [sp, #40]	@ 0x28
 800d7c0:	9308      	strgt	r3, [sp, #32]
 800d7c2:	3701      	adds	r7, #1
 800d7c4:	9019      	str	r0, [sp, #100]	@ 0x64
 800d7c6:	e7bf      	b.n	800d748 <_strtod_l+0x148>
 800d7c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d7ca:	1c5a      	adds	r2, r3, #1
 800d7cc:	9219      	str	r2, [sp, #100]	@ 0x64
 800d7ce:	785a      	ldrb	r2, [r3, #1]
 800d7d0:	b37f      	cbz	r7, 800d832 <_strtod_l+0x232>
 800d7d2:	4681      	mov	r9, r0
 800d7d4:	463d      	mov	r5, r7
 800d7d6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800d7da:	2b09      	cmp	r3, #9
 800d7dc:	d912      	bls.n	800d804 <_strtod_l+0x204>
 800d7de:	2301      	movs	r3, #1
 800d7e0:	e7c4      	b.n	800d76c <_strtod_l+0x16c>
 800d7e2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d7e4:	1c5a      	adds	r2, r3, #1
 800d7e6:	9219      	str	r2, [sp, #100]	@ 0x64
 800d7e8:	785a      	ldrb	r2, [r3, #1]
 800d7ea:	3001      	adds	r0, #1
 800d7ec:	2a30      	cmp	r2, #48	@ 0x30
 800d7ee:	d0f8      	beq.n	800d7e2 <_strtod_l+0x1e2>
 800d7f0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d7f4:	2b08      	cmp	r3, #8
 800d7f6:	f200 84d3 	bhi.w	800e1a0 <_strtod_l+0xba0>
 800d7fa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d7fc:	930c      	str	r3, [sp, #48]	@ 0x30
 800d7fe:	4681      	mov	r9, r0
 800d800:	2000      	movs	r0, #0
 800d802:	4605      	mov	r5, r0
 800d804:	3a30      	subs	r2, #48	@ 0x30
 800d806:	f100 0301 	add.w	r3, r0, #1
 800d80a:	d02a      	beq.n	800d862 <_strtod_l+0x262>
 800d80c:	4499      	add	r9, r3
 800d80e:	eb00 0c05 	add.w	ip, r0, r5
 800d812:	462b      	mov	r3, r5
 800d814:	210a      	movs	r1, #10
 800d816:	4563      	cmp	r3, ip
 800d818:	d10d      	bne.n	800d836 <_strtod_l+0x236>
 800d81a:	1c69      	adds	r1, r5, #1
 800d81c:	4401      	add	r1, r0
 800d81e:	4428      	add	r0, r5
 800d820:	2808      	cmp	r0, #8
 800d822:	dc16      	bgt.n	800d852 <_strtod_l+0x252>
 800d824:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d826:	230a      	movs	r3, #10
 800d828:	fb03 2300 	mla	r3, r3, r0, r2
 800d82c:	930a      	str	r3, [sp, #40]	@ 0x28
 800d82e:	2300      	movs	r3, #0
 800d830:	e018      	b.n	800d864 <_strtod_l+0x264>
 800d832:	4638      	mov	r0, r7
 800d834:	e7da      	b.n	800d7ec <_strtod_l+0x1ec>
 800d836:	2b08      	cmp	r3, #8
 800d838:	f103 0301 	add.w	r3, r3, #1
 800d83c:	dc03      	bgt.n	800d846 <_strtod_l+0x246>
 800d83e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800d840:	434e      	muls	r6, r1
 800d842:	960a      	str	r6, [sp, #40]	@ 0x28
 800d844:	e7e7      	b.n	800d816 <_strtod_l+0x216>
 800d846:	2b10      	cmp	r3, #16
 800d848:	bfde      	ittt	le
 800d84a:	9e08      	ldrle	r6, [sp, #32]
 800d84c:	434e      	mulle	r6, r1
 800d84e:	9608      	strle	r6, [sp, #32]
 800d850:	e7e1      	b.n	800d816 <_strtod_l+0x216>
 800d852:	280f      	cmp	r0, #15
 800d854:	dceb      	bgt.n	800d82e <_strtod_l+0x22e>
 800d856:	9808      	ldr	r0, [sp, #32]
 800d858:	230a      	movs	r3, #10
 800d85a:	fb03 2300 	mla	r3, r3, r0, r2
 800d85e:	9308      	str	r3, [sp, #32]
 800d860:	e7e5      	b.n	800d82e <_strtod_l+0x22e>
 800d862:	4629      	mov	r1, r5
 800d864:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d866:	1c50      	adds	r0, r2, #1
 800d868:	9019      	str	r0, [sp, #100]	@ 0x64
 800d86a:	7852      	ldrb	r2, [r2, #1]
 800d86c:	4618      	mov	r0, r3
 800d86e:	460d      	mov	r5, r1
 800d870:	e7b1      	b.n	800d7d6 <_strtod_l+0x1d6>
 800d872:	f04f 0900 	mov.w	r9, #0
 800d876:	2301      	movs	r3, #1
 800d878:	e77d      	b.n	800d776 <_strtod_l+0x176>
 800d87a:	f04f 0c00 	mov.w	ip, #0
 800d87e:	1ca2      	adds	r2, r4, #2
 800d880:	9219      	str	r2, [sp, #100]	@ 0x64
 800d882:	78a2      	ldrb	r2, [r4, #2]
 800d884:	e785      	b.n	800d792 <_strtod_l+0x192>
 800d886:	f04f 0c01 	mov.w	ip, #1
 800d88a:	e7f8      	b.n	800d87e <_strtod_l+0x27e>
 800d88c:	0800f8d8 	.word	0x0800f8d8
 800d890:	0800f8c0 	.word	0x0800f8c0
 800d894:	7ff00000 	.word	0x7ff00000
 800d898:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d89a:	1c51      	adds	r1, r2, #1
 800d89c:	9119      	str	r1, [sp, #100]	@ 0x64
 800d89e:	7852      	ldrb	r2, [r2, #1]
 800d8a0:	2a30      	cmp	r2, #48	@ 0x30
 800d8a2:	d0f9      	beq.n	800d898 <_strtod_l+0x298>
 800d8a4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800d8a8:	2908      	cmp	r1, #8
 800d8aa:	f63f af78 	bhi.w	800d79e <_strtod_l+0x19e>
 800d8ae:	3a30      	subs	r2, #48	@ 0x30
 800d8b0:	920e      	str	r2, [sp, #56]	@ 0x38
 800d8b2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d8b4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800d8b6:	f04f 080a 	mov.w	r8, #10
 800d8ba:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d8bc:	1c56      	adds	r6, r2, #1
 800d8be:	9619      	str	r6, [sp, #100]	@ 0x64
 800d8c0:	7852      	ldrb	r2, [r2, #1]
 800d8c2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800d8c6:	f1be 0f09 	cmp.w	lr, #9
 800d8ca:	d939      	bls.n	800d940 <_strtod_l+0x340>
 800d8cc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d8ce:	1a76      	subs	r6, r6, r1
 800d8d0:	2e08      	cmp	r6, #8
 800d8d2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800d8d6:	dc03      	bgt.n	800d8e0 <_strtod_l+0x2e0>
 800d8d8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800d8da:	4588      	cmp	r8, r1
 800d8dc:	bfa8      	it	ge
 800d8de:	4688      	movge	r8, r1
 800d8e0:	f1bc 0f00 	cmp.w	ip, #0
 800d8e4:	d001      	beq.n	800d8ea <_strtod_l+0x2ea>
 800d8e6:	f1c8 0800 	rsb	r8, r8, #0
 800d8ea:	2d00      	cmp	r5, #0
 800d8ec:	d14e      	bne.n	800d98c <_strtod_l+0x38c>
 800d8ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d8f0:	4308      	orrs	r0, r1
 800d8f2:	f47f aebe 	bne.w	800d672 <_strtod_l+0x72>
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	f47f aed6 	bne.w	800d6a8 <_strtod_l+0xa8>
 800d8fc:	2a69      	cmp	r2, #105	@ 0x69
 800d8fe:	d028      	beq.n	800d952 <_strtod_l+0x352>
 800d900:	dc25      	bgt.n	800d94e <_strtod_l+0x34e>
 800d902:	2a49      	cmp	r2, #73	@ 0x49
 800d904:	d025      	beq.n	800d952 <_strtod_l+0x352>
 800d906:	2a4e      	cmp	r2, #78	@ 0x4e
 800d908:	f47f aece 	bne.w	800d6a8 <_strtod_l+0xa8>
 800d90c:	499b      	ldr	r1, [pc, #620]	@ (800db7c <_strtod_l+0x57c>)
 800d90e:	a819      	add	r0, sp, #100	@ 0x64
 800d910:	f001 fba6 	bl	800f060 <__match>
 800d914:	2800      	cmp	r0, #0
 800d916:	f43f aec7 	beq.w	800d6a8 <_strtod_l+0xa8>
 800d91a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d91c:	781b      	ldrb	r3, [r3, #0]
 800d91e:	2b28      	cmp	r3, #40	@ 0x28
 800d920:	d12e      	bne.n	800d980 <_strtod_l+0x380>
 800d922:	4997      	ldr	r1, [pc, #604]	@ (800db80 <_strtod_l+0x580>)
 800d924:	aa1c      	add	r2, sp, #112	@ 0x70
 800d926:	a819      	add	r0, sp, #100	@ 0x64
 800d928:	f001 fbae 	bl	800f088 <__hexnan>
 800d92c:	2805      	cmp	r0, #5
 800d92e:	d127      	bne.n	800d980 <_strtod_l+0x380>
 800d930:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d932:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800d936:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800d93a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800d93e:	e698      	b.n	800d672 <_strtod_l+0x72>
 800d940:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800d942:	fb08 2101 	mla	r1, r8, r1, r2
 800d946:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800d94a:	920e      	str	r2, [sp, #56]	@ 0x38
 800d94c:	e7b5      	b.n	800d8ba <_strtod_l+0x2ba>
 800d94e:	2a6e      	cmp	r2, #110	@ 0x6e
 800d950:	e7da      	b.n	800d908 <_strtod_l+0x308>
 800d952:	498c      	ldr	r1, [pc, #560]	@ (800db84 <_strtod_l+0x584>)
 800d954:	a819      	add	r0, sp, #100	@ 0x64
 800d956:	f001 fb83 	bl	800f060 <__match>
 800d95a:	2800      	cmp	r0, #0
 800d95c:	f43f aea4 	beq.w	800d6a8 <_strtod_l+0xa8>
 800d960:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d962:	4989      	ldr	r1, [pc, #548]	@ (800db88 <_strtod_l+0x588>)
 800d964:	3b01      	subs	r3, #1
 800d966:	a819      	add	r0, sp, #100	@ 0x64
 800d968:	9319      	str	r3, [sp, #100]	@ 0x64
 800d96a:	f001 fb79 	bl	800f060 <__match>
 800d96e:	b910      	cbnz	r0, 800d976 <_strtod_l+0x376>
 800d970:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d972:	3301      	adds	r3, #1
 800d974:	9319      	str	r3, [sp, #100]	@ 0x64
 800d976:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800db98 <_strtod_l+0x598>
 800d97a:	f04f 0a00 	mov.w	sl, #0
 800d97e:	e678      	b.n	800d672 <_strtod_l+0x72>
 800d980:	4882      	ldr	r0, [pc, #520]	@ (800db8c <_strtod_l+0x58c>)
 800d982:	f001 f8a9 	bl	800ead8 <nan>
 800d986:	ec5b ab10 	vmov	sl, fp, d0
 800d98a:	e672      	b.n	800d672 <_strtod_l+0x72>
 800d98c:	eba8 0309 	sub.w	r3, r8, r9
 800d990:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d992:	9309      	str	r3, [sp, #36]	@ 0x24
 800d994:	2f00      	cmp	r7, #0
 800d996:	bf08      	it	eq
 800d998:	462f      	moveq	r7, r5
 800d99a:	2d10      	cmp	r5, #16
 800d99c:	462c      	mov	r4, r5
 800d99e:	bfa8      	it	ge
 800d9a0:	2410      	movge	r4, #16
 800d9a2:	f7f2 fdd7 	bl	8000554 <__aeabi_ui2d>
 800d9a6:	2d09      	cmp	r5, #9
 800d9a8:	4682      	mov	sl, r0
 800d9aa:	468b      	mov	fp, r1
 800d9ac:	dc13      	bgt.n	800d9d6 <_strtod_l+0x3d6>
 800d9ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	f43f ae5e 	beq.w	800d672 <_strtod_l+0x72>
 800d9b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d9b8:	dd78      	ble.n	800daac <_strtod_l+0x4ac>
 800d9ba:	2b16      	cmp	r3, #22
 800d9bc:	dc5f      	bgt.n	800da7e <_strtod_l+0x47e>
 800d9be:	4974      	ldr	r1, [pc, #464]	@ (800db90 <_strtod_l+0x590>)
 800d9c0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d9c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d9c8:	4652      	mov	r2, sl
 800d9ca:	465b      	mov	r3, fp
 800d9cc:	f7f2 fe3c 	bl	8000648 <__aeabi_dmul>
 800d9d0:	4682      	mov	sl, r0
 800d9d2:	468b      	mov	fp, r1
 800d9d4:	e64d      	b.n	800d672 <_strtod_l+0x72>
 800d9d6:	4b6e      	ldr	r3, [pc, #440]	@ (800db90 <_strtod_l+0x590>)
 800d9d8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d9dc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800d9e0:	f7f2 fe32 	bl	8000648 <__aeabi_dmul>
 800d9e4:	4682      	mov	sl, r0
 800d9e6:	9808      	ldr	r0, [sp, #32]
 800d9e8:	468b      	mov	fp, r1
 800d9ea:	f7f2 fdb3 	bl	8000554 <__aeabi_ui2d>
 800d9ee:	4602      	mov	r2, r0
 800d9f0:	460b      	mov	r3, r1
 800d9f2:	4650      	mov	r0, sl
 800d9f4:	4659      	mov	r1, fp
 800d9f6:	f7f2 fc71 	bl	80002dc <__adddf3>
 800d9fa:	2d0f      	cmp	r5, #15
 800d9fc:	4682      	mov	sl, r0
 800d9fe:	468b      	mov	fp, r1
 800da00:	ddd5      	ble.n	800d9ae <_strtod_l+0x3ae>
 800da02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da04:	1b2c      	subs	r4, r5, r4
 800da06:	441c      	add	r4, r3
 800da08:	2c00      	cmp	r4, #0
 800da0a:	f340 8096 	ble.w	800db3a <_strtod_l+0x53a>
 800da0e:	f014 030f 	ands.w	r3, r4, #15
 800da12:	d00a      	beq.n	800da2a <_strtod_l+0x42a>
 800da14:	495e      	ldr	r1, [pc, #376]	@ (800db90 <_strtod_l+0x590>)
 800da16:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800da1a:	4652      	mov	r2, sl
 800da1c:	465b      	mov	r3, fp
 800da1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800da22:	f7f2 fe11 	bl	8000648 <__aeabi_dmul>
 800da26:	4682      	mov	sl, r0
 800da28:	468b      	mov	fp, r1
 800da2a:	f034 040f 	bics.w	r4, r4, #15
 800da2e:	d073      	beq.n	800db18 <_strtod_l+0x518>
 800da30:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800da34:	dd48      	ble.n	800dac8 <_strtod_l+0x4c8>
 800da36:	2400      	movs	r4, #0
 800da38:	46a0      	mov	r8, r4
 800da3a:	940a      	str	r4, [sp, #40]	@ 0x28
 800da3c:	46a1      	mov	r9, r4
 800da3e:	9a05      	ldr	r2, [sp, #20]
 800da40:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800db98 <_strtod_l+0x598>
 800da44:	2322      	movs	r3, #34	@ 0x22
 800da46:	6013      	str	r3, [r2, #0]
 800da48:	f04f 0a00 	mov.w	sl, #0
 800da4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da4e:	2b00      	cmp	r3, #0
 800da50:	f43f ae0f 	beq.w	800d672 <_strtod_l+0x72>
 800da54:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800da56:	9805      	ldr	r0, [sp, #20]
 800da58:	f7ff f942 	bl	800cce0 <_Bfree>
 800da5c:	9805      	ldr	r0, [sp, #20]
 800da5e:	4649      	mov	r1, r9
 800da60:	f7ff f93e 	bl	800cce0 <_Bfree>
 800da64:	9805      	ldr	r0, [sp, #20]
 800da66:	4641      	mov	r1, r8
 800da68:	f7ff f93a 	bl	800cce0 <_Bfree>
 800da6c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800da6e:	9805      	ldr	r0, [sp, #20]
 800da70:	f7ff f936 	bl	800cce0 <_Bfree>
 800da74:	9805      	ldr	r0, [sp, #20]
 800da76:	4621      	mov	r1, r4
 800da78:	f7ff f932 	bl	800cce0 <_Bfree>
 800da7c:	e5f9      	b.n	800d672 <_strtod_l+0x72>
 800da7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800da80:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800da84:	4293      	cmp	r3, r2
 800da86:	dbbc      	blt.n	800da02 <_strtod_l+0x402>
 800da88:	4c41      	ldr	r4, [pc, #260]	@ (800db90 <_strtod_l+0x590>)
 800da8a:	f1c5 050f 	rsb	r5, r5, #15
 800da8e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800da92:	4652      	mov	r2, sl
 800da94:	465b      	mov	r3, fp
 800da96:	e9d1 0100 	ldrd	r0, r1, [r1]
 800da9a:	f7f2 fdd5 	bl	8000648 <__aeabi_dmul>
 800da9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800daa0:	1b5d      	subs	r5, r3, r5
 800daa2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800daa6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800daaa:	e78f      	b.n	800d9cc <_strtod_l+0x3cc>
 800daac:	3316      	adds	r3, #22
 800daae:	dba8      	blt.n	800da02 <_strtod_l+0x402>
 800dab0:	4b37      	ldr	r3, [pc, #220]	@ (800db90 <_strtod_l+0x590>)
 800dab2:	eba9 0808 	sub.w	r8, r9, r8
 800dab6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800daba:	e9d8 2300 	ldrd	r2, r3, [r8]
 800dabe:	4650      	mov	r0, sl
 800dac0:	4659      	mov	r1, fp
 800dac2:	f7f2 feeb 	bl	800089c <__aeabi_ddiv>
 800dac6:	e783      	b.n	800d9d0 <_strtod_l+0x3d0>
 800dac8:	4b32      	ldr	r3, [pc, #200]	@ (800db94 <_strtod_l+0x594>)
 800daca:	9308      	str	r3, [sp, #32]
 800dacc:	2300      	movs	r3, #0
 800dace:	1124      	asrs	r4, r4, #4
 800dad0:	4650      	mov	r0, sl
 800dad2:	4659      	mov	r1, fp
 800dad4:	461e      	mov	r6, r3
 800dad6:	2c01      	cmp	r4, #1
 800dad8:	dc21      	bgt.n	800db1e <_strtod_l+0x51e>
 800dada:	b10b      	cbz	r3, 800dae0 <_strtod_l+0x4e0>
 800dadc:	4682      	mov	sl, r0
 800dade:	468b      	mov	fp, r1
 800dae0:	492c      	ldr	r1, [pc, #176]	@ (800db94 <_strtod_l+0x594>)
 800dae2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800dae6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800daea:	4652      	mov	r2, sl
 800daec:	465b      	mov	r3, fp
 800daee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800daf2:	f7f2 fda9 	bl	8000648 <__aeabi_dmul>
 800daf6:	4b28      	ldr	r3, [pc, #160]	@ (800db98 <_strtod_l+0x598>)
 800daf8:	460a      	mov	r2, r1
 800dafa:	400b      	ands	r3, r1
 800dafc:	4927      	ldr	r1, [pc, #156]	@ (800db9c <_strtod_l+0x59c>)
 800dafe:	428b      	cmp	r3, r1
 800db00:	4682      	mov	sl, r0
 800db02:	d898      	bhi.n	800da36 <_strtod_l+0x436>
 800db04:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800db08:	428b      	cmp	r3, r1
 800db0a:	bf86      	itte	hi
 800db0c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800dba0 <_strtod_l+0x5a0>
 800db10:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800db14:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800db18:	2300      	movs	r3, #0
 800db1a:	9308      	str	r3, [sp, #32]
 800db1c:	e07a      	b.n	800dc14 <_strtod_l+0x614>
 800db1e:	07e2      	lsls	r2, r4, #31
 800db20:	d505      	bpl.n	800db2e <_strtod_l+0x52e>
 800db22:	9b08      	ldr	r3, [sp, #32]
 800db24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db28:	f7f2 fd8e 	bl	8000648 <__aeabi_dmul>
 800db2c:	2301      	movs	r3, #1
 800db2e:	9a08      	ldr	r2, [sp, #32]
 800db30:	3208      	adds	r2, #8
 800db32:	3601      	adds	r6, #1
 800db34:	1064      	asrs	r4, r4, #1
 800db36:	9208      	str	r2, [sp, #32]
 800db38:	e7cd      	b.n	800dad6 <_strtod_l+0x4d6>
 800db3a:	d0ed      	beq.n	800db18 <_strtod_l+0x518>
 800db3c:	4264      	negs	r4, r4
 800db3e:	f014 020f 	ands.w	r2, r4, #15
 800db42:	d00a      	beq.n	800db5a <_strtod_l+0x55a>
 800db44:	4b12      	ldr	r3, [pc, #72]	@ (800db90 <_strtod_l+0x590>)
 800db46:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800db4a:	4650      	mov	r0, sl
 800db4c:	4659      	mov	r1, fp
 800db4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db52:	f7f2 fea3 	bl	800089c <__aeabi_ddiv>
 800db56:	4682      	mov	sl, r0
 800db58:	468b      	mov	fp, r1
 800db5a:	1124      	asrs	r4, r4, #4
 800db5c:	d0dc      	beq.n	800db18 <_strtod_l+0x518>
 800db5e:	2c1f      	cmp	r4, #31
 800db60:	dd20      	ble.n	800dba4 <_strtod_l+0x5a4>
 800db62:	2400      	movs	r4, #0
 800db64:	46a0      	mov	r8, r4
 800db66:	940a      	str	r4, [sp, #40]	@ 0x28
 800db68:	46a1      	mov	r9, r4
 800db6a:	9a05      	ldr	r2, [sp, #20]
 800db6c:	2322      	movs	r3, #34	@ 0x22
 800db6e:	f04f 0a00 	mov.w	sl, #0
 800db72:	f04f 0b00 	mov.w	fp, #0
 800db76:	6013      	str	r3, [r2, #0]
 800db78:	e768      	b.n	800da4c <_strtod_l+0x44c>
 800db7a:	bf00      	nop
 800db7c:	0800f6ad 	.word	0x0800f6ad
 800db80:	0800f8c4 	.word	0x0800f8c4
 800db84:	0800f6a5 	.word	0x0800f6a5
 800db88:	0800f6dc 	.word	0x0800f6dc
 800db8c:	0800fa6d 	.word	0x0800fa6d
 800db90:	0800f7f8 	.word	0x0800f7f8
 800db94:	0800f7d0 	.word	0x0800f7d0
 800db98:	7ff00000 	.word	0x7ff00000
 800db9c:	7ca00000 	.word	0x7ca00000
 800dba0:	7fefffff 	.word	0x7fefffff
 800dba4:	f014 0310 	ands.w	r3, r4, #16
 800dba8:	bf18      	it	ne
 800dbaa:	236a      	movne	r3, #106	@ 0x6a
 800dbac:	4ea9      	ldr	r6, [pc, #676]	@ (800de54 <_strtod_l+0x854>)
 800dbae:	9308      	str	r3, [sp, #32]
 800dbb0:	4650      	mov	r0, sl
 800dbb2:	4659      	mov	r1, fp
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	07e2      	lsls	r2, r4, #31
 800dbb8:	d504      	bpl.n	800dbc4 <_strtod_l+0x5c4>
 800dbba:	e9d6 2300 	ldrd	r2, r3, [r6]
 800dbbe:	f7f2 fd43 	bl	8000648 <__aeabi_dmul>
 800dbc2:	2301      	movs	r3, #1
 800dbc4:	1064      	asrs	r4, r4, #1
 800dbc6:	f106 0608 	add.w	r6, r6, #8
 800dbca:	d1f4      	bne.n	800dbb6 <_strtod_l+0x5b6>
 800dbcc:	b10b      	cbz	r3, 800dbd2 <_strtod_l+0x5d2>
 800dbce:	4682      	mov	sl, r0
 800dbd0:	468b      	mov	fp, r1
 800dbd2:	9b08      	ldr	r3, [sp, #32]
 800dbd4:	b1b3      	cbz	r3, 800dc04 <_strtod_l+0x604>
 800dbd6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800dbda:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	4659      	mov	r1, fp
 800dbe2:	dd0f      	ble.n	800dc04 <_strtod_l+0x604>
 800dbe4:	2b1f      	cmp	r3, #31
 800dbe6:	dd55      	ble.n	800dc94 <_strtod_l+0x694>
 800dbe8:	2b34      	cmp	r3, #52	@ 0x34
 800dbea:	bfde      	ittt	le
 800dbec:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800dbf0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800dbf4:	4093      	lslle	r3, r2
 800dbf6:	f04f 0a00 	mov.w	sl, #0
 800dbfa:	bfcc      	ite	gt
 800dbfc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800dc00:	ea03 0b01 	andle.w	fp, r3, r1
 800dc04:	2200      	movs	r2, #0
 800dc06:	2300      	movs	r3, #0
 800dc08:	4650      	mov	r0, sl
 800dc0a:	4659      	mov	r1, fp
 800dc0c:	f7f2 ff84 	bl	8000b18 <__aeabi_dcmpeq>
 800dc10:	2800      	cmp	r0, #0
 800dc12:	d1a6      	bne.n	800db62 <_strtod_l+0x562>
 800dc14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc16:	9300      	str	r3, [sp, #0]
 800dc18:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800dc1a:	9805      	ldr	r0, [sp, #20]
 800dc1c:	462b      	mov	r3, r5
 800dc1e:	463a      	mov	r2, r7
 800dc20:	f7ff f8c6 	bl	800cdb0 <__s2b>
 800dc24:	900a      	str	r0, [sp, #40]	@ 0x28
 800dc26:	2800      	cmp	r0, #0
 800dc28:	f43f af05 	beq.w	800da36 <_strtod_l+0x436>
 800dc2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc2e:	2a00      	cmp	r2, #0
 800dc30:	eba9 0308 	sub.w	r3, r9, r8
 800dc34:	bfa8      	it	ge
 800dc36:	2300      	movge	r3, #0
 800dc38:	9312      	str	r3, [sp, #72]	@ 0x48
 800dc3a:	2400      	movs	r4, #0
 800dc3c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800dc40:	9316      	str	r3, [sp, #88]	@ 0x58
 800dc42:	46a0      	mov	r8, r4
 800dc44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc46:	9805      	ldr	r0, [sp, #20]
 800dc48:	6859      	ldr	r1, [r3, #4]
 800dc4a:	f7ff f809 	bl	800cc60 <_Balloc>
 800dc4e:	4681      	mov	r9, r0
 800dc50:	2800      	cmp	r0, #0
 800dc52:	f43f aef4 	beq.w	800da3e <_strtod_l+0x43e>
 800dc56:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc58:	691a      	ldr	r2, [r3, #16]
 800dc5a:	3202      	adds	r2, #2
 800dc5c:	f103 010c 	add.w	r1, r3, #12
 800dc60:	0092      	lsls	r2, r2, #2
 800dc62:	300c      	adds	r0, #12
 800dc64:	f7fe f899 	bl	800bd9a <memcpy>
 800dc68:	ec4b ab10 	vmov	d0, sl, fp
 800dc6c:	9805      	ldr	r0, [sp, #20]
 800dc6e:	aa1c      	add	r2, sp, #112	@ 0x70
 800dc70:	a91b      	add	r1, sp, #108	@ 0x6c
 800dc72:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800dc76:	f7ff fbd7 	bl	800d428 <__d2b>
 800dc7a:	901a      	str	r0, [sp, #104]	@ 0x68
 800dc7c:	2800      	cmp	r0, #0
 800dc7e:	f43f aede 	beq.w	800da3e <_strtod_l+0x43e>
 800dc82:	9805      	ldr	r0, [sp, #20]
 800dc84:	2101      	movs	r1, #1
 800dc86:	f7ff f929 	bl	800cedc <__i2b>
 800dc8a:	4680      	mov	r8, r0
 800dc8c:	b948      	cbnz	r0, 800dca2 <_strtod_l+0x6a2>
 800dc8e:	f04f 0800 	mov.w	r8, #0
 800dc92:	e6d4      	b.n	800da3e <_strtod_l+0x43e>
 800dc94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800dc98:	fa02 f303 	lsl.w	r3, r2, r3
 800dc9c:	ea03 0a0a 	and.w	sl, r3, sl
 800dca0:	e7b0      	b.n	800dc04 <_strtod_l+0x604>
 800dca2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800dca4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800dca6:	2d00      	cmp	r5, #0
 800dca8:	bfab      	itete	ge
 800dcaa:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800dcac:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800dcae:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800dcb0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800dcb2:	bfac      	ite	ge
 800dcb4:	18ef      	addge	r7, r5, r3
 800dcb6:	1b5e      	sublt	r6, r3, r5
 800dcb8:	9b08      	ldr	r3, [sp, #32]
 800dcba:	1aed      	subs	r5, r5, r3
 800dcbc:	4415      	add	r5, r2
 800dcbe:	4b66      	ldr	r3, [pc, #408]	@ (800de58 <_strtod_l+0x858>)
 800dcc0:	3d01      	subs	r5, #1
 800dcc2:	429d      	cmp	r5, r3
 800dcc4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800dcc8:	da50      	bge.n	800dd6c <_strtod_l+0x76c>
 800dcca:	1b5b      	subs	r3, r3, r5
 800dccc:	2b1f      	cmp	r3, #31
 800dcce:	eba2 0203 	sub.w	r2, r2, r3
 800dcd2:	f04f 0101 	mov.w	r1, #1
 800dcd6:	dc3d      	bgt.n	800dd54 <_strtod_l+0x754>
 800dcd8:	fa01 f303 	lsl.w	r3, r1, r3
 800dcdc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dcde:	2300      	movs	r3, #0
 800dce0:	9310      	str	r3, [sp, #64]	@ 0x40
 800dce2:	18bd      	adds	r5, r7, r2
 800dce4:	9b08      	ldr	r3, [sp, #32]
 800dce6:	42af      	cmp	r7, r5
 800dce8:	4416      	add	r6, r2
 800dcea:	441e      	add	r6, r3
 800dcec:	463b      	mov	r3, r7
 800dcee:	bfa8      	it	ge
 800dcf0:	462b      	movge	r3, r5
 800dcf2:	42b3      	cmp	r3, r6
 800dcf4:	bfa8      	it	ge
 800dcf6:	4633      	movge	r3, r6
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	bfc2      	ittt	gt
 800dcfc:	1aed      	subgt	r5, r5, r3
 800dcfe:	1af6      	subgt	r6, r6, r3
 800dd00:	1aff      	subgt	r7, r7, r3
 800dd02:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	dd16      	ble.n	800dd36 <_strtod_l+0x736>
 800dd08:	4641      	mov	r1, r8
 800dd0a:	9805      	ldr	r0, [sp, #20]
 800dd0c:	461a      	mov	r2, r3
 800dd0e:	f7ff f9a5 	bl	800d05c <__pow5mult>
 800dd12:	4680      	mov	r8, r0
 800dd14:	2800      	cmp	r0, #0
 800dd16:	d0ba      	beq.n	800dc8e <_strtod_l+0x68e>
 800dd18:	4601      	mov	r1, r0
 800dd1a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800dd1c:	9805      	ldr	r0, [sp, #20]
 800dd1e:	f7ff f8f3 	bl	800cf08 <__multiply>
 800dd22:	900e      	str	r0, [sp, #56]	@ 0x38
 800dd24:	2800      	cmp	r0, #0
 800dd26:	f43f ae8a 	beq.w	800da3e <_strtod_l+0x43e>
 800dd2a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dd2c:	9805      	ldr	r0, [sp, #20]
 800dd2e:	f7fe ffd7 	bl	800cce0 <_Bfree>
 800dd32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dd34:	931a      	str	r3, [sp, #104]	@ 0x68
 800dd36:	2d00      	cmp	r5, #0
 800dd38:	dc1d      	bgt.n	800dd76 <_strtod_l+0x776>
 800dd3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	dd23      	ble.n	800dd88 <_strtod_l+0x788>
 800dd40:	4649      	mov	r1, r9
 800dd42:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800dd44:	9805      	ldr	r0, [sp, #20]
 800dd46:	f7ff f989 	bl	800d05c <__pow5mult>
 800dd4a:	4681      	mov	r9, r0
 800dd4c:	b9e0      	cbnz	r0, 800dd88 <_strtod_l+0x788>
 800dd4e:	f04f 0900 	mov.w	r9, #0
 800dd52:	e674      	b.n	800da3e <_strtod_l+0x43e>
 800dd54:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800dd58:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800dd5c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800dd60:	35e2      	adds	r5, #226	@ 0xe2
 800dd62:	fa01 f305 	lsl.w	r3, r1, r5
 800dd66:	9310      	str	r3, [sp, #64]	@ 0x40
 800dd68:	9113      	str	r1, [sp, #76]	@ 0x4c
 800dd6a:	e7ba      	b.n	800dce2 <_strtod_l+0x6e2>
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	9310      	str	r3, [sp, #64]	@ 0x40
 800dd70:	2301      	movs	r3, #1
 800dd72:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dd74:	e7b5      	b.n	800dce2 <_strtod_l+0x6e2>
 800dd76:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dd78:	9805      	ldr	r0, [sp, #20]
 800dd7a:	462a      	mov	r2, r5
 800dd7c:	f7ff f9c8 	bl	800d110 <__lshift>
 800dd80:	901a      	str	r0, [sp, #104]	@ 0x68
 800dd82:	2800      	cmp	r0, #0
 800dd84:	d1d9      	bne.n	800dd3a <_strtod_l+0x73a>
 800dd86:	e65a      	b.n	800da3e <_strtod_l+0x43e>
 800dd88:	2e00      	cmp	r6, #0
 800dd8a:	dd07      	ble.n	800dd9c <_strtod_l+0x79c>
 800dd8c:	4649      	mov	r1, r9
 800dd8e:	9805      	ldr	r0, [sp, #20]
 800dd90:	4632      	mov	r2, r6
 800dd92:	f7ff f9bd 	bl	800d110 <__lshift>
 800dd96:	4681      	mov	r9, r0
 800dd98:	2800      	cmp	r0, #0
 800dd9a:	d0d8      	beq.n	800dd4e <_strtod_l+0x74e>
 800dd9c:	2f00      	cmp	r7, #0
 800dd9e:	dd08      	ble.n	800ddb2 <_strtod_l+0x7b2>
 800dda0:	4641      	mov	r1, r8
 800dda2:	9805      	ldr	r0, [sp, #20]
 800dda4:	463a      	mov	r2, r7
 800dda6:	f7ff f9b3 	bl	800d110 <__lshift>
 800ddaa:	4680      	mov	r8, r0
 800ddac:	2800      	cmp	r0, #0
 800ddae:	f43f ae46 	beq.w	800da3e <_strtod_l+0x43e>
 800ddb2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ddb4:	9805      	ldr	r0, [sp, #20]
 800ddb6:	464a      	mov	r2, r9
 800ddb8:	f7ff fa32 	bl	800d220 <__mdiff>
 800ddbc:	4604      	mov	r4, r0
 800ddbe:	2800      	cmp	r0, #0
 800ddc0:	f43f ae3d 	beq.w	800da3e <_strtod_l+0x43e>
 800ddc4:	68c3      	ldr	r3, [r0, #12]
 800ddc6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ddc8:	2300      	movs	r3, #0
 800ddca:	60c3      	str	r3, [r0, #12]
 800ddcc:	4641      	mov	r1, r8
 800ddce:	f7ff fa0b 	bl	800d1e8 <__mcmp>
 800ddd2:	2800      	cmp	r0, #0
 800ddd4:	da46      	bge.n	800de64 <_strtod_l+0x864>
 800ddd6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ddd8:	ea53 030a 	orrs.w	r3, r3, sl
 800dddc:	d16c      	bne.n	800deb8 <_strtod_l+0x8b8>
 800ddde:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d168      	bne.n	800deb8 <_strtod_l+0x8b8>
 800dde6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ddea:	0d1b      	lsrs	r3, r3, #20
 800ddec:	051b      	lsls	r3, r3, #20
 800ddee:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ddf2:	d961      	bls.n	800deb8 <_strtod_l+0x8b8>
 800ddf4:	6963      	ldr	r3, [r4, #20]
 800ddf6:	b913      	cbnz	r3, 800ddfe <_strtod_l+0x7fe>
 800ddf8:	6923      	ldr	r3, [r4, #16]
 800ddfa:	2b01      	cmp	r3, #1
 800ddfc:	dd5c      	ble.n	800deb8 <_strtod_l+0x8b8>
 800ddfe:	4621      	mov	r1, r4
 800de00:	2201      	movs	r2, #1
 800de02:	9805      	ldr	r0, [sp, #20]
 800de04:	f7ff f984 	bl	800d110 <__lshift>
 800de08:	4641      	mov	r1, r8
 800de0a:	4604      	mov	r4, r0
 800de0c:	f7ff f9ec 	bl	800d1e8 <__mcmp>
 800de10:	2800      	cmp	r0, #0
 800de12:	dd51      	ble.n	800deb8 <_strtod_l+0x8b8>
 800de14:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800de18:	9a08      	ldr	r2, [sp, #32]
 800de1a:	0d1b      	lsrs	r3, r3, #20
 800de1c:	051b      	lsls	r3, r3, #20
 800de1e:	2a00      	cmp	r2, #0
 800de20:	d06b      	beq.n	800defa <_strtod_l+0x8fa>
 800de22:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800de26:	d868      	bhi.n	800defa <_strtod_l+0x8fa>
 800de28:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800de2c:	f67f ae9d 	bls.w	800db6a <_strtod_l+0x56a>
 800de30:	4b0a      	ldr	r3, [pc, #40]	@ (800de5c <_strtod_l+0x85c>)
 800de32:	4650      	mov	r0, sl
 800de34:	4659      	mov	r1, fp
 800de36:	2200      	movs	r2, #0
 800de38:	f7f2 fc06 	bl	8000648 <__aeabi_dmul>
 800de3c:	4b08      	ldr	r3, [pc, #32]	@ (800de60 <_strtod_l+0x860>)
 800de3e:	400b      	ands	r3, r1
 800de40:	4682      	mov	sl, r0
 800de42:	468b      	mov	fp, r1
 800de44:	2b00      	cmp	r3, #0
 800de46:	f47f ae05 	bne.w	800da54 <_strtod_l+0x454>
 800de4a:	9a05      	ldr	r2, [sp, #20]
 800de4c:	2322      	movs	r3, #34	@ 0x22
 800de4e:	6013      	str	r3, [r2, #0]
 800de50:	e600      	b.n	800da54 <_strtod_l+0x454>
 800de52:	bf00      	nop
 800de54:	0800f8f0 	.word	0x0800f8f0
 800de58:	fffffc02 	.word	0xfffffc02
 800de5c:	39500000 	.word	0x39500000
 800de60:	7ff00000 	.word	0x7ff00000
 800de64:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800de68:	d165      	bne.n	800df36 <_strtod_l+0x936>
 800de6a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800de6c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800de70:	b35a      	cbz	r2, 800deca <_strtod_l+0x8ca>
 800de72:	4a9f      	ldr	r2, [pc, #636]	@ (800e0f0 <_strtod_l+0xaf0>)
 800de74:	4293      	cmp	r3, r2
 800de76:	d12b      	bne.n	800ded0 <_strtod_l+0x8d0>
 800de78:	9b08      	ldr	r3, [sp, #32]
 800de7a:	4651      	mov	r1, sl
 800de7c:	b303      	cbz	r3, 800dec0 <_strtod_l+0x8c0>
 800de7e:	4b9d      	ldr	r3, [pc, #628]	@ (800e0f4 <_strtod_l+0xaf4>)
 800de80:	465a      	mov	r2, fp
 800de82:	4013      	ands	r3, r2
 800de84:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800de88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800de8c:	d81b      	bhi.n	800dec6 <_strtod_l+0x8c6>
 800de8e:	0d1b      	lsrs	r3, r3, #20
 800de90:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800de94:	fa02 f303 	lsl.w	r3, r2, r3
 800de98:	4299      	cmp	r1, r3
 800de9a:	d119      	bne.n	800ded0 <_strtod_l+0x8d0>
 800de9c:	4b96      	ldr	r3, [pc, #600]	@ (800e0f8 <_strtod_l+0xaf8>)
 800de9e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dea0:	429a      	cmp	r2, r3
 800dea2:	d102      	bne.n	800deaa <_strtod_l+0x8aa>
 800dea4:	3101      	adds	r1, #1
 800dea6:	f43f adca 	beq.w	800da3e <_strtod_l+0x43e>
 800deaa:	4b92      	ldr	r3, [pc, #584]	@ (800e0f4 <_strtod_l+0xaf4>)
 800deac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800deae:	401a      	ands	r2, r3
 800deb0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800deb4:	f04f 0a00 	mov.w	sl, #0
 800deb8:	9b08      	ldr	r3, [sp, #32]
 800deba:	2b00      	cmp	r3, #0
 800debc:	d1b8      	bne.n	800de30 <_strtod_l+0x830>
 800debe:	e5c9      	b.n	800da54 <_strtod_l+0x454>
 800dec0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800dec4:	e7e8      	b.n	800de98 <_strtod_l+0x898>
 800dec6:	4613      	mov	r3, r2
 800dec8:	e7e6      	b.n	800de98 <_strtod_l+0x898>
 800deca:	ea53 030a 	orrs.w	r3, r3, sl
 800dece:	d0a1      	beq.n	800de14 <_strtod_l+0x814>
 800ded0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ded2:	b1db      	cbz	r3, 800df0c <_strtod_l+0x90c>
 800ded4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ded6:	4213      	tst	r3, r2
 800ded8:	d0ee      	beq.n	800deb8 <_strtod_l+0x8b8>
 800deda:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dedc:	9a08      	ldr	r2, [sp, #32]
 800dede:	4650      	mov	r0, sl
 800dee0:	4659      	mov	r1, fp
 800dee2:	b1bb      	cbz	r3, 800df14 <_strtod_l+0x914>
 800dee4:	f7ff fb6e 	bl	800d5c4 <sulp>
 800dee8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800deec:	ec53 2b10 	vmov	r2, r3, d0
 800def0:	f7f2 f9f4 	bl	80002dc <__adddf3>
 800def4:	4682      	mov	sl, r0
 800def6:	468b      	mov	fp, r1
 800def8:	e7de      	b.n	800deb8 <_strtod_l+0x8b8>
 800defa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800defe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800df02:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800df06:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800df0a:	e7d5      	b.n	800deb8 <_strtod_l+0x8b8>
 800df0c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800df0e:	ea13 0f0a 	tst.w	r3, sl
 800df12:	e7e1      	b.n	800ded8 <_strtod_l+0x8d8>
 800df14:	f7ff fb56 	bl	800d5c4 <sulp>
 800df18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800df1c:	ec53 2b10 	vmov	r2, r3, d0
 800df20:	f7f2 f9da 	bl	80002d8 <__aeabi_dsub>
 800df24:	2200      	movs	r2, #0
 800df26:	2300      	movs	r3, #0
 800df28:	4682      	mov	sl, r0
 800df2a:	468b      	mov	fp, r1
 800df2c:	f7f2 fdf4 	bl	8000b18 <__aeabi_dcmpeq>
 800df30:	2800      	cmp	r0, #0
 800df32:	d0c1      	beq.n	800deb8 <_strtod_l+0x8b8>
 800df34:	e619      	b.n	800db6a <_strtod_l+0x56a>
 800df36:	4641      	mov	r1, r8
 800df38:	4620      	mov	r0, r4
 800df3a:	f7ff facd 	bl	800d4d8 <__ratio>
 800df3e:	ec57 6b10 	vmov	r6, r7, d0
 800df42:	2200      	movs	r2, #0
 800df44:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800df48:	4630      	mov	r0, r6
 800df4a:	4639      	mov	r1, r7
 800df4c:	f7f2 fdf8 	bl	8000b40 <__aeabi_dcmple>
 800df50:	2800      	cmp	r0, #0
 800df52:	d06f      	beq.n	800e034 <_strtod_l+0xa34>
 800df54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df56:	2b00      	cmp	r3, #0
 800df58:	d17a      	bne.n	800e050 <_strtod_l+0xa50>
 800df5a:	f1ba 0f00 	cmp.w	sl, #0
 800df5e:	d158      	bne.n	800e012 <_strtod_l+0xa12>
 800df60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800df62:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800df66:	2b00      	cmp	r3, #0
 800df68:	d15a      	bne.n	800e020 <_strtod_l+0xa20>
 800df6a:	4b64      	ldr	r3, [pc, #400]	@ (800e0fc <_strtod_l+0xafc>)
 800df6c:	2200      	movs	r2, #0
 800df6e:	4630      	mov	r0, r6
 800df70:	4639      	mov	r1, r7
 800df72:	f7f2 fddb 	bl	8000b2c <__aeabi_dcmplt>
 800df76:	2800      	cmp	r0, #0
 800df78:	d159      	bne.n	800e02e <_strtod_l+0xa2e>
 800df7a:	4630      	mov	r0, r6
 800df7c:	4639      	mov	r1, r7
 800df7e:	4b60      	ldr	r3, [pc, #384]	@ (800e100 <_strtod_l+0xb00>)
 800df80:	2200      	movs	r2, #0
 800df82:	f7f2 fb61 	bl	8000648 <__aeabi_dmul>
 800df86:	4606      	mov	r6, r0
 800df88:	460f      	mov	r7, r1
 800df8a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800df8e:	9606      	str	r6, [sp, #24]
 800df90:	9307      	str	r3, [sp, #28]
 800df92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800df96:	4d57      	ldr	r5, [pc, #348]	@ (800e0f4 <_strtod_l+0xaf4>)
 800df98:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800df9c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800df9e:	401d      	ands	r5, r3
 800dfa0:	4b58      	ldr	r3, [pc, #352]	@ (800e104 <_strtod_l+0xb04>)
 800dfa2:	429d      	cmp	r5, r3
 800dfa4:	f040 80b2 	bne.w	800e10c <_strtod_l+0xb0c>
 800dfa8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dfaa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800dfae:	ec4b ab10 	vmov	d0, sl, fp
 800dfb2:	f7ff f9c9 	bl	800d348 <__ulp>
 800dfb6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dfba:	ec51 0b10 	vmov	r0, r1, d0
 800dfbe:	f7f2 fb43 	bl	8000648 <__aeabi_dmul>
 800dfc2:	4652      	mov	r2, sl
 800dfc4:	465b      	mov	r3, fp
 800dfc6:	f7f2 f989 	bl	80002dc <__adddf3>
 800dfca:	460b      	mov	r3, r1
 800dfcc:	4949      	ldr	r1, [pc, #292]	@ (800e0f4 <_strtod_l+0xaf4>)
 800dfce:	4a4e      	ldr	r2, [pc, #312]	@ (800e108 <_strtod_l+0xb08>)
 800dfd0:	4019      	ands	r1, r3
 800dfd2:	4291      	cmp	r1, r2
 800dfd4:	4682      	mov	sl, r0
 800dfd6:	d942      	bls.n	800e05e <_strtod_l+0xa5e>
 800dfd8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dfda:	4b47      	ldr	r3, [pc, #284]	@ (800e0f8 <_strtod_l+0xaf8>)
 800dfdc:	429a      	cmp	r2, r3
 800dfde:	d103      	bne.n	800dfe8 <_strtod_l+0x9e8>
 800dfe0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dfe2:	3301      	adds	r3, #1
 800dfe4:	f43f ad2b 	beq.w	800da3e <_strtod_l+0x43e>
 800dfe8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e0f8 <_strtod_l+0xaf8>
 800dfec:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800dff0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dff2:	9805      	ldr	r0, [sp, #20]
 800dff4:	f7fe fe74 	bl	800cce0 <_Bfree>
 800dff8:	9805      	ldr	r0, [sp, #20]
 800dffa:	4649      	mov	r1, r9
 800dffc:	f7fe fe70 	bl	800cce0 <_Bfree>
 800e000:	9805      	ldr	r0, [sp, #20]
 800e002:	4641      	mov	r1, r8
 800e004:	f7fe fe6c 	bl	800cce0 <_Bfree>
 800e008:	9805      	ldr	r0, [sp, #20]
 800e00a:	4621      	mov	r1, r4
 800e00c:	f7fe fe68 	bl	800cce0 <_Bfree>
 800e010:	e618      	b.n	800dc44 <_strtod_l+0x644>
 800e012:	f1ba 0f01 	cmp.w	sl, #1
 800e016:	d103      	bne.n	800e020 <_strtod_l+0xa20>
 800e018:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	f43f ada5 	beq.w	800db6a <_strtod_l+0x56a>
 800e020:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800e0d0 <_strtod_l+0xad0>
 800e024:	4f35      	ldr	r7, [pc, #212]	@ (800e0fc <_strtod_l+0xafc>)
 800e026:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e02a:	2600      	movs	r6, #0
 800e02c:	e7b1      	b.n	800df92 <_strtod_l+0x992>
 800e02e:	4f34      	ldr	r7, [pc, #208]	@ (800e100 <_strtod_l+0xb00>)
 800e030:	2600      	movs	r6, #0
 800e032:	e7aa      	b.n	800df8a <_strtod_l+0x98a>
 800e034:	4b32      	ldr	r3, [pc, #200]	@ (800e100 <_strtod_l+0xb00>)
 800e036:	4630      	mov	r0, r6
 800e038:	4639      	mov	r1, r7
 800e03a:	2200      	movs	r2, #0
 800e03c:	f7f2 fb04 	bl	8000648 <__aeabi_dmul>
 800e040:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e042:	4606      	mov	r6, r0
 800e044:	460f      	mov	r7, r1
 800e046:	2b00      	cmp	r3, #0
 800e048:	d09f      	beq.n	800df8a <_strtod_l+0x98a>
 800e04a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e04e:	e7a0      	b.n	800df92 <_strtod_l+0x992>
 800e050:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e0d8 <_strtod_l+0xad8>
 800e054:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e058:	ec57 6b17 	vmov	r6, r7, d7
 800e05c:	e799      	b.n	800df92 <_strtod_l+0x992>
 800e05e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e062:	9b08      	ldr	r3, [sp, #32]
 800e064:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d1c1      	bne.n	800dff0 <_strtod_l+0x9f0>
 800e06c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e070:	0d1b      	lsrs	r3, r3, #20
 800e072:	051b      	lsls	r3, r3, #20
 800e074:	429d      	cmp	r5, r3
 800e076:	d1bb      	bne.n	800dff0 <_strtod_l+0x9f0>
 800e078:	4630      	mov	r0, r6
 800e07a:	4639      	mov	r1, r7
 800e07c:	f7f2 fe44 	bl	8000d08 <__aeabi_d2lz>
 800e080:	f7f2 fab4 	bl	80005ec <__aeabi_l2d>
 800e084:	4602      	mov	r2, r0
 800e086:	460b      	mov	r3, r1
 800e088:	4630      	mov	r0, r6
 800e08a:	4639      	mov	r1, r7
 800e08c:	f7f2 f924 	bl	80002d8 <__aeabi_dsub>
 800e090:	460b      	mov	r3, r1
 800e092:	4602      	mov	r2, r0
 800e094:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e098:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e09c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e09e:	ea46 060a 	orr.w	r6, r6, sl
 800e0a2:	431e      	orrs	r6, r3
 800e0a4:	d06f      	beq.n	800e186 <_strtod_l+0xb86>
 800e0a6:	a30e      	add	r3, pc, #56	@ (adr r3, 800e0e0 <_strtod_l+0xae0>)
 800e0a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0ac:	f7f2 fd3e 	bl	8000b2c <__aeabi_dcmplt>
 800e0b0:	2800      	cmp	r0, #0
 800e0b2:	f47f accf 	bne.w	800da54 <_strtod_l+0x454>
 800e0b6:	a30c      	add	r3, pc, #48	@ (adr r3, 800e0e8 <_strtod_l+0xae8>)
 800e0b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e0c0:	f7f2 fd52 	bl	8000b68 <__aeabi_dcmpgt>
 800e0c4:	2800      	cmp	r0, #0
 800e0c6:	d093      	beq.n	800dff0 <_strtod_l+0x9f0>
 800e0c8:	e4c4      	b.n	800da54 <_strtod_l+0x454>
 800e0ca:	bf00      	nop
 800e0cc:	f3af 8000 	nop.w
 800e0d0:	00000000 	.word	0x00000000
 800e0d4:	bff00000 	.word	0xbff00000
 800e0d8:	00000000 	.word	0x00000000
 800e0dc:	3ff00000 	.word	0x3ff00000
 800e0e0:	94a03595 	.word	0x94a03595
 800e0e4:	3fdfffff 	.word	0x3fdfffff
 800e0e8:	35afe535 	.word	0x35afe535
 800e0ec:	3fe00000 	.word	0x3fe00000
 800e0f0:	000fffff 	.word	0x000fffff
 800e0f4:	7ff00000 	.word	0x7ff00000
 800e0f8:	7fefffff 	.word	0x7fefffff
 800e0fc:	3ff00000 	.word	0x3ff00000
 800e100:	3fe00000 	.word	0x3fe00000
 800e104:	7fe00000 	.word	0x7fe00000
 800e108:	7c9fffff 	.word	0x7c9fffff
 800e10c:	9b08      	ldr	r3, [sp, #32]
 800e10e:	b323      	cbz	r3, 800e15a <_strtod_l+0xb5a>
 800e110:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e114:	d821      	bhi.n	800e15a <_strtod_l+0xb5a>
 800e116:	a328      	add	r3, pc, #160	@ (adr r3, 800e1b8 <_strtod_l+0xbb8>)
 800e118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e11c:	4630      	mov	r0, r6
 800e11e:	4639      	mov	r1, r7
 800e120:	f7f2 fd0e 	bl	8000b40 <__aeabi_dcmple>
 800e124:	b1a0      	cbz	r0, 800e150 <_strtod_l+0xb50>
 800e126:	4639      	mov	r1, r7
 800e128:	4630      	mov	r0, r6
 800e12a:	f7f2 fd65 	bl	8000bf8 <__aeabi_d2uiz>
 800e12e:	2801      	cmp	r0, #1
 800e130:	bf38      	it	cc
 800e132:	2001      	movcc	r0, #1
 800e134:	f7f2 fa0e 	bl	8000554 <__aeabi_ui2d>
 800e138:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e13a:	4606      	mov	r6, r0
 800e13c:	460f      	mov	r7, r1
 800e13e:	b9fb      	cbnz	r3, 800e180 <_strtod_l+0xb80>
 800e140:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e144:	9014      	str	r0, [sp, #80]	@ 0x50
 800e146:	9315      	str	r3, [sp, #84]	@ 0x54
 800e148:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e14c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e150:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e152:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e156:	1b5b      	subs	r3, r3, r5
 800e158:	9311      	str	r3, [sp, #68]	@ 0x44
 800e15a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e15e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e162:	f7ff f8f1 	bl	800d348 <__ulp>
 800e166:	4650      	mov	r0, sl
 800e168:	ec53 2b10 	vmov	r2, r3, d0
 800e16c:	4659      	mov	r1, fp
 800e16e:	f7f2 fa6b 	bl	8000648 <__aeabi_dmul>
 800e172:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e176:	f7f2 f8b1 	bl	80002dc <__adddf3>
 800e17a:	4682      	mov	sl, r0
 800e17c:	468b      	mov	fp, r1
 800e17e:	e770      	b.n	800e062 <_strtod_l+0xa62>
 800e180:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e184:	e7e0      	b.n	800e148 <_strtod_l+0xb48>
 800e186:	a30e      	add	r3, pc, #56	@ (adr r3, 800e1c0 <_strtod_l+0xbc0>)
 800e188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e18c:	f7f2 fcce 	bl	8000b2c <__aeabi_dcmplt>
 800e190:	e798      	b.n	800e0c4 <_strtod_l+0xac4>
 800e192:	2300      	movs	r3, #0
 800e194:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e196:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e198:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e19a:	6013      	str	r3, [r2, #0]
 800e19c:	f7ff ba6d 	b.w	800d67a <_strtod_l+0x7a>
 800e1a0:	2a65      	cmp	r2, #101	@ 0x65
 800e1a2:	f43f ab66 	beq.w	800d872 <_strtod_l+0x272>
 800e1a6:	2a45      	cmp	r2, #69	@ 0x45
 800e1a8:	f43f ab63 	beq.w	800d872 <_strtod_l+0x272>
 800e1ac:	2301      	movs	r3, #1
 800e1ae:	f7ff bb9e 	b.w	800d8ee <_strtod_l+0x2ee>
 800e1b2:	bf00      	nop
 800e1b4:	f3af 8000 	nop.w
 800e1b8:	ffc00000 	.word	0xffc00000
 800e1bc:	41dfffff 	.word	0x41dfffff
 800e1c0:	94a03595 	.word	0x94a03595
 800e1c4:	3fcfffff 	.word	0x3fcfffff

0800e1c8 <_strtod_r>:
 800e1c8:	4b01      	ldr	r3, [pc, #4]	@ (800e1d0 <_strtod_r+0x8>)
 800e1ca:	f7ff ba19 	b.w	800d600 <_strtod_l>
 800e1ce:	bf00      	nop
 800e1d0:	20000070 	.word	0x20000070

0800e1d4 <_strtol_l.constprop.0>:
 800e1d4:	2b24      	cmp	r3, #36	@ 0x24
 800e1d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e1da:	4686      	mov	lr, r0
 800e1dc:	4690      	mov	r8, r2
 800e1de:	d801      	bhi.n	800e1e4 <_strtol_l.constprop.0+0x10>
 800e1e0:	2b01      	cmp	r3, #1
 800e1e2:	d106      	bne.n	800e1f2 <_strtol_l.constprop.0+0x1e>
 800e1e4:	f7fd fdac 	bl	800bd40 <__errno>
 800e1e8:	2316      	movs	r3, #22
 800e1ea:	6003      	str	r3, [r0, #0]
 800e1ec:	2000      	movs	r0, #0
 800e1ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1f2:	4834      	ldr	r0, [pc, #208]	@ (800e2c4 <_strtol_l.constprop.0+0xf0>)
 800e1f4:	460d      	mov	r5, r1
 800e1f6:	462a      	mov	r2, r5
 800e1f8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e1fc:	5d06      	ldrb	r6, [r0, r4]
 800e1fe:	f016 0608 	ands.w	r6, r6, #8
 800e202:	d1f8      	bne.n	800e1f6 <_strtol_l.constprop.0+0x22>
 800e204:	2c2d      	cmp	r4, #45	@ 0x2d
 800e206:	d12d      	bne.n	800e264 <_strtol_l.constprop.0+0x90>
 800e208:	782c      	ldrb	r4, [r5, #0]
 800e20a:	2601      	movs	r6, #1
 800e20c:	1c95      	adds	r5, r2, #2
 800e20e:	f033 0210 	bics.w	r2, r3, #16
 800e212:	d109      	bne.n	800e228 <_strtol_l.constprop.0+0x54>
 800e214:	2c30      	cmp	r4, #48	@ 0x30
 800e216:	d12a      	bne.n	800e26e <_strtol_l.constprop.0+0x9a>
 800e218:	782a      	ldrb	r2, [r5, #0]
 800e21a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e21e:	2a58      	cmp	r2, #88	@ 0x58
 800e220:	d125      	bne.n	800e26e <_strtol_l.constprop.0+0x9a>
 800e222:	786c      	ldrb	r4, [r5, #1]
 800e224:	2310      	movs	r3, #16
 800e226:	3502      	adds	r5, #2
 800e228:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e22c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800e230:	2200      	movs	r2, #0
 800e232:	fbbc f9f3 	udiv	r9, ip, r3
 800e236:	4610      	mov	r0, r2
 800e238:	fb03 ca19 	mls	sl, r3, r9, ip
 800e23c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e240:	2f09      	cmp	r7, #9
 800e242:	d81b      	bhi.n	800e27c <_strtol_l.constprop.0+0xa8>
 800e244:	463c      	mov	r4, r7
 800e246:	42a3      	cmp	r3, r4
 800e248:	dd27      	ble.n	800e29a <_strtol_l.constprop.0+0xc6>
 800e24a:	1c57      	adds	r7, r2, #1
 800e24c:	d007      	beq.n	800e25e <_strtol_l.constprop.0+0x8a>
 800e24e:	4581      	cmp	r9, r0
 800e250:	d320      	bcc.n	800e294 <_strtol_l.constprop.0+0xc0>
 800e252:	d101      	bne.n	800e258 <_strtol_l.constprop.0+0x84>
 800e254:	45a2      	cmp	sl, r4
 800e256:	db1d      	blt.n	800e294 <_strtol_l.constprop.0+0xc0>
 800e258:	fb00 4003 	mla	r0, r0, r3, r4
 800e25c:	2201      	movs	r2, #1
 800e25e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e262:	e7eb      	b.n	800e23c <_strtol_l.constprop.0+0x68>
 800e264:	2c2b      	cmp	r4, #43	@ 0x2b
 800e266:	bf04      	itt	eq
 800e268:	782c      	ldrbeq	r4, [r5, #0]
 800e26a:	1c95      	addeq	r5, r2, #2
 800e26c:	e7cf      	b.n	800e20e <_strtol_l.constprop.0+0x3a>
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d1da      	bne.n	800e228 <_strtol_l.constprop.0+0x54>
 800e272:	2c30      	cmp	r4, #48	@ 0x30
 800e274:	bf0c      	ite	eq
 800e276:	2308      	moveq	r3, #8
 800e278:	230a      	movne	r3, #10
 800e27a:	e7d5      	b.n	800e228 <_strtol_l.constprop.0+0x54>
 800e27c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e280:	2f19      	cmp	r7, #25
 800e282:	d801      	bhi.n	800e288 <_strtol_l.constprop.0+0xb4>
 800e284:	3c37      	subs	r4, #55	@ 0x37
 800e286:	e7de      	b.n	800e246 <_strtol_l.constprop.0+0x72>
 800e288:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e28c:	2f19      	cmp	r7, #25
 800e28e:	d804      	bhi.n	800e29a <_strtol_l.constprop.0+0xc6>
 800e290:	3c57      	subs	r4, #87	@ 0x57
 800e292:	e7d8      	b.n	800e246 <_strtol_l.constprop.0+0x72>
 800e294:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e298:	e7e1      	b.n	800e25e <_strtol_l.constprop.0+0x8a>
 800e29a:	1c53      	adds	r3, r2, #1
 800e29c:	d108      	bne.n	800e2b0 <_strtol_l.constprop.0+0xdc>
 800e29e:	2322      	movs	r3, #34	@ 0x22
 800e2a0:	f8ce 3000 	str.w	r3, [lr]
 800e2a4:	4660      	mov	r0, ip
 800e2a6:	f1b8 0f00 	cmp.w	r8, #0
 800e2aa:	d0a0      	beq.n	800e1ee <_strtol_l.constprop.0+0x1a>
 800e2ac:	1e69      	subs	r1, r5, #1
 800e2ae:	e006      	b.n	800e2be <_strtol_l.constprop.0+0xea>
 800e2b0:	b106      	cbz	r6, 800e2b4 <_strtol_l.constprop.0+0xe0>
 800e2b2:	4240      	negs	r0, r0
 800e2b4:	f1b8 0f00 	cmp.w	r8, #0
 800e2b8:	d099      	beq.n	800e1ee <_strtol_l.constprop.0+0x1a>
 800e2ba:	2a00      	cmp	r2, #0
 800e2bc:	d1f6      	bne.n	800e2ac <_strtol_l.constprop.0+0xd8>
 800e2be:	f8c8 1000 	str.w	r1, [r8]
 800e2c2:	e794      	b.n	800e1ee <_strtol_l.constprop.0+0x1a>
 800e2c4:	0800f919 	.word	0x0800f919

0800e2c8 <_strtol_r>:
 800e2c8:	f7ff bf84 	b.w	800e1d4 <_strtol_l.constprop.0>

0800e2cc <__ssputs_r>:
 800e2cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2d0:	688e      	ldr	r6, [r1, #8]
 800e2d2:	461f      	mov	r7, r3
 800e2d4:	42be      	cmp	r6, r7
 800e2d6:	680b      	ldr	r3, [r1, #0]
 800e2d8:	4682      	mov	sl, r0
 800e2da:	460c      	mov	r4, r1
 800e2dc:	4690      	mov	r8, r2
 800e2de:	d82d      	bhi.n	800e33c <__ssputs_r+0x70>
 800e2e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e2e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e2e8:	d026      	beq.n	800e338 <__ssputs_r+0x6c>
 800e2ea:	6965      	ldr	r5, [r4, #20]
 800e2ec:	6909      	ldr	r1, [r1, #16]
 800e2ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e2f2:	eba3 0901 	sub.w	r9, r3, r1
 800e2f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e2fa:	1c7b      	adds	r3, r7, #1
 800e2fc:	444b      	add	r3, r9
 800e2fe:	106d      	asrs	r5, r5, #1
 800e300:	429d      	cmp	r5, r3
 800e302:	bf38      	it	cc
 800e304:	461d      	movcc	r5, r3
 800e306:	0553      	lsls	r3, r2, #21
 800e308:	d527      	bpl.n	800e35a <__ssputs_r+0x8e>
 800e30a:	4629      	mov	r1, r5
 800e30c:	f7fe fc1c 	bl	800cb48 <_malloc_r>
 800e310:	4606      	mov	r6, r0
 800e312:	b360      	cbz	r0, 800e36e <__ssputs_r+0xa2>
 800e314:	6921      	ldr	r1, [r4, #16]
 800e316:	464a      	mov	r2, r9
 800e318:	f7fd fd3f 	bl	800bd9a <memcpy>
 800e31c:	89a3      	ldrh	r3, [r4, #12]
 800e31e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e322:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e326:	81a3      	strh	r3, [r4, #12]
 800e328:	6126      	str	r6, [r4, #16]
 800e32a:	6165      	str	r5, [r4, #20]
 800e32c:	444e      	add	r6, r9
 800e32e:	eba5 0509 	sub.w	r5, r5, r9
 800e332:	6026      	str	r6, [r4, #0]
 800e334:	60a5      	str	r5, [r4, #8]
 800e336:	463e      	mov	r6, r7
 800e338:	42be      	cmp	r6, r7
 800e33a:	d900      	bls.n	800e33e <__ssputs_r+0x72>
 800e33c:	463e      	mov	r6, r7
 800e33e:	6820      	ldr	r0, [r4, #0]
 800e340:	4632      	mov	r2, r6
 800e342:	4641      	mov	r1, r8
 800e344:	f000 fb6a 	bl	800ea1c <memmove>
 800e348:	68a3      	ldr	r3, [r4, #8]
 800e34a:	1b9b      	subs	r3, r3, r6
 800e34c:	60a3      	str	r3, [r4, #8]
 800e34e:	6823      	ldr	r3, [r4, #0]
 800e350:	4433      	add	r3, r6
 800e352:	6023      	str	r3, [r4, #0]
 800e354:	2000      	movs	r0, #0
 800e356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e35a:	462a      	mov	r2, r5
 800e35c:	f000 ff41 	bl	800f1e2 <_realloc_r>
 800e360:	4606      	mov	r6, r0
 800e362:	2800      	cmp	r0, #0
 800e364:	d1e0      	bne.n	800e328 <__ssputs_r+0x5c>
 800e366:	6921      	ldr	r1, [r4, #16]
 800e368:	4650      	mov	r0, sl
 800e36a:	f7fe fb79 	bl	800ca60 <_free_r>
 800e36e:	230c      	movs	r3, #12
 800e370:	f8ca 3000 	str.w	r3, [sl]
 800e374:	89a3      	ldrh	r3, [r4, #12]
 800e376:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e37a:	81a3      	strh	r3, [r4, #12]
 800e37c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e380:	e7e9      	b.n	800e356 <__ssputs_r+0x8a>
	...

0800e384 <_svfiprintf_r>:
 800e384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e388:	4698      	mov	r8, r3
 800e38a:	898b      	ldrh	r3, [r1, #12]
 800e38c:	061b      	lsls	r3, r3, #24
 800e38e:	b09d      	sub	sp, #116	@ 0x74
 800e390:	4607      	mov	r7, r0
 800e392:	460d      	mov	r5, r1
 800e394:	4614      	mov	r4, r2
 800e396:	d510      	bpl.n	800e3ba <_svfiprintf_r+0x36>
 800e398:	690b      	ldr	r3, [r1, #16]
 800e39a:	b973      	cbnz	r3, 800e3ba <_svfiprintf_r+0x36>
 800e39c:	2140      	movs	r1, #64	@ 0x40
 800e39e:	f7fe fbd3 	bl	800cb48 <_malloc_r>
 800e3a2:	6028      	str	r0, [r5, #0]
 800e3a4:	6128      	str	r0, [r5, #16]
 800e3a6:	b930      	cbnz	r0, 800e3b6 <_svfiprintf_r+0x32>
 800e3a8:	230c      	movs	r3, #12
 800e3aa:	603b      	str	r3, [r7, #0]
 800e3ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e3b0:	b01d      	add	sp, #116	@ 0x74
 800e3b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3b6:	2340      	movs	r3, #64	@ 0x40
 800e3b8:	616b      	str	r3, [r5, #20]
 800e3ba:	2300      	movs	r3, #0
 800e3bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e3be:	2320      	movs	r3, #32
 800e3c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e3c4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e3c8:	2330      	movs	r3, #48	@ 0x30
 800e3ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e568 <_svfiprintf_r+0x1e4>
 800e3ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e3d2:	f04f 0901 	mov.w	r9, #1
 800e3d6:	4623      	mov	r3, r4
 800e3d8:	469a      	mov	sl, r3
 800e3da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e3de:	b10a      	cbz	r2, 800e3e4 <_svfiprintf_r+0x60>
 800e3e0:	2a25      	cmp	r2, #37	@ 0x25
 800e3e2:	d1f9      	bne.n	800e3d8 <_svfiprintf_r+0x54>
 800e3e4:	ebba 0b04 	subs.w	fp, sl, r4
 800e3e8:	d00b      	beq.n	800e402 <_svfiprintf_r+0x7e>
 800e3ea:	465b      	mov	r3, fp
 800e3ec:	4622      	mov	r2, r4
 800e3ee:	4629      	mov	r1, r5
 800e3f0:	4638      	mov	r0, r7
 800e3f2:	f7ff ff6b 	bl	800e2cc <__ssputs_r>
 800e3f6:	3001      	adds	r0, #1
 800e3f8:	f000 80a7 	beq.w	800e54a <_svfiprintf_r+0x1c6>
 800e3fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e3fe:	445a      	add	r2, fp
 800e400:	9209      	str	r2, [sp, #36]	@ 0x24
 800e402:	f89a 3000 	ldrb.w	r3, [sl]
 800e406:	2b00      	cmp	r3, #0
 800e408:	f000 809f 	beq.w	800e54a <_svfiprintf_r+0x1c6>
 800e40c:	2300      	movs	r3, #0
 800e40e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e412:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e416:	f10a 0a01 	add.w	sl, sl, #1
 800e41a:	9304      	str	r3, [sp, #16]
 800e41c:	9307      	str	r3, [sp, #28]
 800e41e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e422:	931a      	str	r3, [sp, #104]	@ 0x68
 800e424:	4654      	mov	r4, sl
 800e426:	2205      	movs	r2, #5
 800e428:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e42c:	484e      	ldr	r0, [pc, #312]	@ (800e568 <_svfiprintf_r+0x1e4>)
 800e42e:	f7f1 fef7 	bl	8000220 <memchr>
 800e432:	9a04      	ldr	r2, [sp, #16]
 800e434:	b9d8      	cbnz	r0, 800e46e <_svfiprintf_r+0xea>
 800e436:	06d0      	lsls	r0, r2, #27
 800e438:	bf44      	itt	mi
 800e43a:	2320      	movmi	r3, #32
 800e43c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e440:	0711      	lsls	r1, r2, #28
 800e442:	bf44      	itt	mi
 800e444:	232b      	movmi	r3, #43	@ 0x2b
 800e446:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e44a:	f89a 3000 	ldrb.w	r3, [sl]
 800e44e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e450:	d015      	beq.n	800e47e <_svfiprintf_r+0xfa>
 800e452:	9a07      	ldr	r2, [sp, #28]
 800e454:	4654      	mov	r4, sl
 800e456:	2000      	movs	r0, #0
 800e458:	f04f 0c0a 	mov.w	ip, #10
 800e45c:	4621      	mov	r1, r4
 800e45e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e462:	3b30      	subs	r3, #48	@ 0x30
 800e464:	2b09      	cmp	r3, #9
 800e466:	d94b      	bls.n	800e500 <_svfiprintf_r+0x17c>
 800e468:	b1b0      	cbz	r0, 800e498 <_svfiprintf_r+0x114>
 800e46a:	9207      	str	r2, [sp, #28]
 800e46c:	e014      	b.n	800e498 <_svfiprintf_r+0x114>
 800e46e:	eba0 0308 	sub.w	r3, r0, r8
 800e472:	fa09 f303 	lsl.w	r3, r9, r3
 800e476:	4313      	orrs	r3, r2
 800e478:	9304      	str	r3, [sp, #16]
 800e47a:	46a2      	mov	sl, r4
 800e47c:	e7d2      	b.n	800e424 <_svfiprintf_r+0xa0>
 800e47e:	9b03      	ldr	r3, [sp, #12]
 800e480:	1d19      	adds	r1, r3, #4
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	9103      	str	r1, [sp, #12]
 800e486:	2b00      	cmp	r3, #0
 800e488:	bfbb      	ittet	lt
 800e48a:	425b      	neglt	r3, r3
 800e48c:	f042 0202 	orrlt.w	r2, r2, #2
 800e490:	9307      	strge	r3, [sp, #28]
 800e492:	9307      	strlt	r3, [sp, #28]
 800e494:	bfb8      	it	lt
 800e496:	9204      	strlt	r2, [sp, #16]
 800e498:	7823      	ldrb	r3, [r4, #0]
 800e49a:	2b2e      	cmp	r3, #46	@ 0x2e
 800e49c:	d10a      	bne.n	800e4b4 <_svfiprintf_r+0x130>
 800e49e:	7863      	ldrb	r3, [r4, #1]
 800e4a0:	2b2a      	cmp	r3, #42	@ 0x2a
 800e4a2:	d132      	bne.n	800e50a <_svfiprintf_r+0x186>
 800e4a4:	9b03      	ldr	r3, [sp, #12]
 800e4a6:	1d1a      	adds	r2, r3, #4
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	9203      	str	r2, [sp, #12]
 800e4ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e4b0:	3402      	adds	r4, #2
 800e4b2:	9305      	str	r3, [sp, #20]
 800e4b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e578 <_svfiprintf_r+0x1f4>
 800e4b8:	7821      	ldrb	r1, [r4, #0]
 800e4ba:	2203      	movs	r2, #3
 800e4bc:	4650      	mov	r0, sl
 800e4be:	f7f1 feaf 	bl	8000220 <memchr>
 800e4c2:	b138      	cbz	r0, 800e4d4 <_svfiprintf_r+0x150>
 800e4c4:	9b04      	ldr	r3, [sp, #16]
 800e4c6:	eba0 000a 	sub.w	r0, r0, sl
 800e4ca:	2240      	movs	r2, #64	@ 0x40
 800e4cc:	4082      	lsls	r2, r0
 800e4ce:	4313      	orrs	r3, r2
 800e4d0:	3401      	adds	r4, #1
 800e4d2:	9304      	str	r3, [sp, #16]
 800e4d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4d8:	4824      	ldr	r0, [pc, #144]	@ (800e56c <_svfiprintf_r+0x1e8>)
 800e4da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e4de:	2206      	movs	r2, #6
 800e4e0:	f7f1 fe9e 	bl	8000220 <memchr>
 800e4e4:	2800      	cmp	r0, #0
 800e4e6:	d036      	beq.n	800e556 <_svfiprintf_r+0x1d2>
 800e4e8:	4b21      	ldr	r3, [pc, #132]	@ (800e570 <_svfiprintf_r+0x1ec>)
 800e4ea:	bb1b      	cbnz	r3, 800e534 <_svfiprintf_r+0x1b0>
 800e4ec:	9b03      	ldr	r3, [sp, #12]
 800e4ee:	3307      	adds	r3, #7
 800e4f0:	f023 0307 	bic.w	r3, r3, #7
 800e4f4:	3308      	adds	r3, #8
 800e4f6:	9303      	str	r3, [sp, #12]
 800e4f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4fa:	4433      	add	r3, r6
 800e4fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e4fe:	e76a      	b.n	800e3d6 <_svfiprintf_r+0x52>
 800e500:	fb0c 3202 	mla	r2, ip, r2, r3
 800e504:	460c      	mov	r4, r1
 800e506:	2001      	movs	r0, #1
 800e508:	e7a8      	b.n	800e45c <_svfiprintf_r+0xd8>
 800e50a:	2300      	movs	r3, #0
 800e50c:	3401      	adds	r4, #1
 800e50e:	9305      	str	r3, [sp, #20]
 800e510:	4619      	mov	r1, r3
 800e512:	f04f 0c0a 	mov.w	ip, #10
 800e516:	4620      	mov	r0, r4
 800e518:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e51c:	3a30      	subs	r2, #48	@ 0x30
 800e51e:	2a09      	cmp	r2, #9
 800e520:	d903      	bls.n	800e52a <_svfiprintf_r+0x1a6>
 800e522:	2b00      	cmp	r3, #0
 800e524:	d0c6      	beq.n	800e4b4 <_svfiprintf_r+0x130>
 800e526:	9105      	str	r1, [sp, #20]
 800e528:	e7c4      	b.n	800e4b4 <_svfiprintf_r+0x130>
 800e52a:	fb0c 2101 	mla	r1, ip, r1, r2
 800e52e:	4604      	mov	r4, r0
 800e530:	2301      	movs	r3, #1
 800e532:	e7f0      	b.n	800e516 <_svfiprintf_r+0x192>
 800e534:	ab03      	add	r3, sp, #12
 800e536:	9300      	str	r3, [sp, #0]
 800e538:	462a      	mov	r2, r5
 800e53a:	4b0e      	ldr	r3, [pc, #56]	@ (800e574 <_svfiprintf_r+0x1f0>)
 800e53c:	a904      	add	r1, sp, #16
 800e53e:	4638      	mov	r0, r7
 800e540:	f7fc fb60 	bl	800ac04 <_printf_float>
 800e544:	1c42      	adds	r2, r0, #1
 800e546:	4606      	mov	r6, r0
 800e548:	d1d6      	bne.n	800e4f8 <_svfiprintf_r+0x174>
 800e54a:	89ab      	ldrh	r3, [r5, #12]
 800e54c:	065b      	lsls	r3, r3, #25
 800e54e:	f53f af2d 	bmi.w	800e3ac <_svfiprintf_r+0x28>
 800e552:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e554:	e72c      	b.n	800e3b0 <_svfiprintf_r+0x2c>
 800e556:	ab03      	add	r3, sp, #12
 800e558:	9300      	str	r3, [sp, #0]
 800e55a:	462a      	mov	r2, r5
 800e55c:	4b05      	ldr	r3, [pc, #20]	@ (800e574 <_svfiprintf_r+0x1f0>)
 800e55e:	a904      	add	r1, sp, #16
 800e560:	4638      	mov	r0, r7
 800e562:	f7fc fde7 	bl	800b134 <_printf_i>
 800e566:	e7ed      	b.n	800e544 <_svfiprintf_r+0x1c0>
 800e568:	0800fa19 	.word	0x0800fa19
 800e56c:	0800fa23 	.word	0x0800fa23
 800e570:	0800ac05 	.word	0x0800ac05
 800e574:	0800e2cd 	.word	0x0800e2cd
 800e578:	0800fa1f 	.word	0x0800fa1f

0800e57c <__sfputc_r>:
 800e57c:	6893      	ldr	r3, [r2, #8]
 800e57e:	3b01      	subs	r3, #1
 800e580:	2b00      	cmp	r3, #0
 800e582:	b410      	push	{r4}
 800e584:	6093      	str	r3, [r2, #8]
 800e586:	da08      	bge.n	800e59a <__sfputc_r+0x1e>
 800e588:	6994      	ldr	r4, [r2, #24]
 800e58a:	42a3      	cmp	r3, r4
 800e58c:	db01      	blt.n	800e592 <__sfputc_r+0x16>
 800e58e:	290a      	cmp	r1, #10
 800e590:	d103      	bne.n	800e59a <__sfputc_r+0x1e>
 800e592:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e596:	f7fd ba96 	b.w	800bac6 <__swbuf_r>
 800e59a:	6813      	ldr	r3, [r2, #0]
 800e59c:	1c58      	adds	r0, r3, #1
 800e59e:	6010      	str	r0, [r2, #0]
 800e5a0:	7019      	strb	r1, [r3, #0]
 800e5a2:	4608      	mov	r0, r1
 800e5a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e5a8:	4770      	bx	lr

0800e5aa <__sfputs_r>:
 800e5aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5ac:	4606      	mov	r6, r0
 800e5ae:	460f      	mov	r7, r1
 800e5b0:	4614      	mov	r4, r2
 800e5b2:	18d5      	adds	r5, r2, r3
 800e5b4:	42ac      	cmp	r4, r5
 800e5b6:	d101      	bne.n	800e5bc <__sfputs_r+0x12>
 800e5b8:	2000      	movs	r0, #0
 800e5ba:	e007      	b.n	800e5cc <__sfputs_r+0x22>
 800e5bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5c0:	463a      	mov	r2, r7
 800e5c2:	4630      	mov	r0, r6
 800e5c4:	f7ff ffda 	bl	800e57c <__sfputc_r>
 800e5c8:	1c43      	adds	r3, r0, #1
 800e5ca:	d1f3      	bne.n	800e5b4 <__sfputs_r+0xa>
 800e5cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e5d0 <_vfiprintf_r>:
 800e5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5d4:	460d      	mov	r5, r1
 800e5d6:	b09d      	sub	sp, #116	@ 0x74
 800e5d8:	4614      	mov	r4, r2
 800e5da:	4698      	mov	r8, r3
 800e5dc:	4606      	mov	r6, r0
 800e5de:	b118      	cbz	r0, 800e5e8 <_vfiprintf_r+0x18>
 800e5e0:	6a03      	ldr	r3, [r0, #32]
 800e5e2:	b90b      	cbnz	r3, 800e5e8 <_vfiprintf_r+0x18>
 800e5e4:	f7fd f966 	bl	800b8b4 <__sinit>
 800e5e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e5ea:	07d9      	lsls	r1, r3, #31
 800e5ec:	d405      	bmi.n	800e5fa <_vfiprintf_r+0x2a>
 800e5ee:	89ab      	ldrh	r3, [r5, #12]
 800e5f0:	059a      	lsls	r2, r3, #22
 800e5f2:	d402      	bmi.n	800e5fa <_vfiprintf_r+0x2a>
 800e5f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e5f6:	f7fd fbce 	bl	800bd96 <__retarget_lock_acquire_recursive>
 800e5fa:	89ab      	ldrh	r3, [r5, #12]
 800e5fc:	071b      	lsls	r3, r3, #28
 800e5fe:	d501      	bpl.n	800e604 <_vfiprintf_r+0x34>
 800e600:	692b      	ldr	r3, [r5, #16]
 800e602:	b99b      	cbnz	r3, 800e62c <_vfiprintf_r+0x5c>
 800e604:	4629      	mov	r1, r5
 800e606:	4630      	mov	r0, r6
 800e608:	f7fd fa9c 	bl	800bb44 <__swsetup_r>
 800e60c:	b170      	cbz	r0, 800e62c <_vfiprintf_r+0x5c>
 800e60e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e610:	07dc      	lsls	r4, r3, #31
 800e612:	d504      	bpl.n	800e61e <_vfiprintf_r+0x4e>
 800e614:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e618:	b01d      	add	sp, #116	@ 0x74
 800e61a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e61e:	89ab      	ldrh	r3, [r5, #12]
 800e620:	0598      	lsls	r0, r3, #22
 800e622:	d4f7      	bmi.n	800e614 <_vfiprintf_r+0x44>
 800e624:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e626:	f7fd fbb7 	bl	800bd98 <__retarget_lock_release_recursive>
 800e62a:	e7f3      	b.n	800e614 <_vfiprintf_r+0x44>
 800e62c:	2300      	movs	r3, #0
 800e62e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e630:	2320      	movs	r3, #32
 800e632:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e636:	f8cd 800c 	str.w	r8, [sp, #12]
 800e63a:	2330      	movs	r3, #48	@ 0x30
 800e63c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e7ec <_vfiprintf_r+0x21c>
 800e640:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e644:	f04f 0901 	mov.w	r9, #1
 800e648:	4623      	mov	r3, r4
 800e64a:	469a      	mov	sl, r3
 800e64c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e650:	b10a      	cbz	r2, 800e656 <_vfiprintf_r+0x86>
 800e652:	2a25      	cmp	r2, #37	@ 0x25
 800e654:	d1f9      	bne.n	800e64a <_vfiprintf_r+0x7a>
 800e656:	ebba 0b04 	subs.w	fp, sl, r4
 800e65a:	d00b      	beq.n	800e674 <_vfiprintf_r+0xa4>
 800e65c:	465b      	mov	r3, fp
 800e65e:	4622      	mov	r2, r4
 800e660:	4629      	mov	r1, r5
 800e662:	4630      	mov	r0, r6
 800e664:	f7ff ffa1 	bl	800e5aa <__sfputs_r>
 800e668:	3001      	adds	r0, #1
 800e66a:	f000 80a7 	beq.w	800e7bc <_vfiprintf_r+0x1ec>
 800e66e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e670:	445a      	add	r2, fp
 800e672:	9209      	str	r2, [sp, #36]	@ 0x24
 800e674:	f89a 3000 	ldrb.w	r3, [sl]
 800e678:	2b00      	cmp	r3, #0
 800e67a:	f000 809f 	beq.w	800e7bc <_vfiprintf_r+0x1ec>
 800e67e:	2300      	movs	r3, #0
 800e680:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e684:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e688:	f10a 0a01 	add.w	sl, sl, #1
 800e68c:	9304      	str	r3, [sp, #16]
 800e68e:	9307      	str	r3, [sp, #28]
 800e690:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e694:	931a      	str	r3, [sp, #104]	@ 0x68
 800e696:	4654      	mov	r4, sl
 800e698:	2205      	movs	r2, #5
 800e69a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e69e:	4853      	ldr	r0, [pc, #332]	@ (800e7ec <_vfiprintf_r+0x21c>)
 800e6a0:	f7f1 fdbe 	bl	8000220 <memchr>
 800e6a4:	9a04      	ldr	r2, [sp, #16]
 800e6a6:	b9d8      	cbnz	r0, 800e6e0 <_vfiprintf_r+0x110>
 800e6a8:	06d1      	lsls	r1, r2, #27
 800e6aa:	bf44      	itt	mi
 800e6ac:	2320      	movmi	r3, #32
 800e6ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e6b2:	0713      	lsls	r3, r2, #28
 800e6b4:	bf44      	itt	mi
 800e6b6:	232b      	movmi	r3, #43	@ 0x2b
 800e6b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e6bc:	f89a 3000 	ldrb.w	r3, [sl]
 800e6c0:	2b2a      	cmp	r3, #42	@ 0x2a
 800e6c2:	d015      	beq.n	800e6f0 <_vfiprintf_r+0x120>
 800e6c4:	9a07      	ldr	r2, [sp, #28]
 800e6c6:	4654      	mov	r4, sl
 800e6c8:	2000      	movs	r0, #0
 800e6ca:	f04f 0c0a 	mov.w	ip, #10
 800e6ce:	4621      	mov	r1, r4
 800e6d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e6d4:	3b30      	subs	r3, #48	@ 0x30
 800e6d6:	2b09      	cmp	r3, #9
 800e6d8:	d94b      	bls.n	800e772 <_vfiprintf_r+0x1a2>
 800e6da:	b1b0      	cbz	r0, 800e70a <_vfiprintf_r+0x13a>
 800e6dc:	9207      	str	r2, [sp, #28]
 800e6de:	e014      	b.n	800e70a <_vfiprintf_r+0x13a>
 800e6e0:	eba0 0308 	sub.w	r3, r0, r8
 800e6e4:	fa09 f303 	lsl.w	r3, r9, r3
 800e6e8:	4313      	orrs	r3, r2
 800e6ea:	9304      	str	r3, [sp, #16]
 800e6ec:	46a2      	mov	sl, r4
 800e6ee:	e7d2      	b.n	800e696 <_vfiprintf_r+0xc6>
 800e6f0:	9b03      	ldr	r3, [sp, #12]
 800e6f2:	1d19      	adds	r1, r3, #4
 800e6f4:	681b      	ldr	r3, [r3, #0]
 800e6f6:	9103      	str	r1, [sp, #12]
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	bfbb      	ittet	lt
 800e6fc:	425b      	neglt	r3, r3
 800e6fe:	f042 0202 	orrlt.w	r2, r2, #2
 800e702:	9307      	strge	r3, [sp, #28]
 800e704:	9307      	strlt	r3, [sp, #28]
 800e706:	bfb8      	it	lt
 800e708:	9204      	strlt	r2, [sp, #16]
 800e70a:	7823      	ldrb	r3, [r4, #0]
 800e70c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e70e:	d10a      	bne.n	800e726 <_vfiprintf_r+0x156>
 800e710:	7863      	ldrb	r3, [r4, #1]
 800e712:	2b2a      	cmp	r3, #42	@ 0x2a
 800e714:	d132      	bne.n	800e77c <_vfiprintf_r+0x1ac>
 800e716:	9b03      	ldr	r3, [sp, #12]
 800e718:	1d1a      	adds	r2, r3, #4
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	9203      	str	r2, [sp, #12]
 800e71e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e722:	3402      	adds	r4, #2
 800e724:	9305      	str	r3, [sp, #20]
 800e726:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e7fc <_vfiprintf_r+0x22c>
 800e72a:	7821      	ldrb	r1, [r4, #0]
 800e72c:	2203      	movs	r2, #3
 800e72e:	4650      	mov	r0, sl
 800e730:	f7f1 fd76 	bl	8000220 <memchr>
 800e734:	b138      	cbz	r0, 800e746 <_vfiprintf_r+0x176>
 800e736:	9b04      	ldr	r3, [sp, #16]
 800e738:	eba0 000a 	sub.w	r0, r0, sl
 800e73c:	2240      	movs	r2, #64	@ 0x40
 800e73e:	4082      	lsls	r2, r0
 800e740:	4313      	orrs	r3, r2
 800e742:	3401      	adds	r4, #1
 800e744:	9304      	str	r3, [sp, #16]
 800e746:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e74a:	4829      	ldr	r0, [pc, #164]	@ (800e7f0 <_vfiprintf_r+0x220>)
 800e74c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e750:	2206      	movs	r2, #6
 800e752:	f7f1 fd65 	bl	8000220 <memchr>
 800e756:	2800      	cmp	r0, #0
 800e758:	d03f      	beq.n	800e7da <_vfiprintf_r+0x20a>
 800e75a:	4b26      	ldr	r3, [pc, #152]	@ (800e7f4 <_vfiprintf_r+0x224>)
 800e75c:	bb1b      	cbnz	r3, 800e7a6 <_vfiprintf_r+0x1d6>
 800e75e:	9b03      	ldr	r3, [sp, #12]
 800e760:	3307      	adds	r3, #7
 800e762:	f023 0307 	bic.w	r3, r3, #7
 800e766:	3308      	adds	r3, #8
 800e768:	9303      	str	r3, [sp, #12]
 800e76a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e76c:	443b      	add	r3, r7
 800e76e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e770:	e76a      	b.n	800e648 <_vfiprintf_r+0x78>
 800e772:	fb0c 3202 	mla	r2, ip, r2, r3
 800e776:	460c      	mov	r4, r1
 800e778:	2001      	movs	r0, #1
 800e77a:	e7a8      	b.n	800e6ce <_vfiprintf_r+0xfe>
 800e77c:	2300      	movs	r3, #0
 800e77e:	3401      	adds	r4, #1
 800e780:	9305      	str	r3, [sp, #20]
 800e782:	4619      	mov	r1, r3
 800e784:	f04f 0c0a 	mov.w	ip, #10
 800e788:	4620      	mov	r0, r4
 800e78a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e78e:	3a30      	subs	r2, #48	@ 0x30
 800e790:	2a09      	cmp	r2, #9
 800e792:	d903      	bls.n	800e79c <_vfiprintf_r+0x1cc>
 800e794:	2b00      	cmp	r3, #0
 800e796:	d0c6      	beq.n	800e726 <_vfiprintf_r+0x156>
 800e798:	9105      	str	r1, [sp, #20]
 800e79a:	e7c4      	b.n	800e726 <_vfiprintf_r+0x156>
 800e79c:	fb0c 2101 	mla	r1, ip, r1, r2
 800e7a0:	4604      	mov	r4, r0
 800e7a2:	2301      	movs	r3, #1
 800e7a4:	e7f0      	b.n	800e788 <_vfiprintf_r+0x1b8>
 800e7a6:	ab03      	add	r3, sp, #12
 800e7a8:	9300      	str	r3, [sp, #0]
 800e7aa:	462a      	mov	r2, r5
 800e7ac:	4b12      	ldr	r3, [pc, #72]	@ (800e7f8 <_vfiprintf_r+0x228>)
 800e7ae:	a904      	add	r1, sp, #16
 800e7b0:	4630      	mov	r0, r6
 800e7b2:	f7fc fa27 	bl	800ac04 <_printf_float>
 800e7b6:	4607      	mov	r7, r0
 800e7b8:	1c78      	adds	r0, r7, #1
 800e7ba:	d1d6      	bne.n	800e76a <_vfiprintf_r+0x19a>
 800e7bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e7be:	07d9      	lsls	r1, r3, #31
 800e7c0:	d405      	bmi.n	800e7ce <_vfiprintf_r+0x1fe>
 800e7c2:	89ab      	ldrh	r3, [r5, #12]
 800e7c4:	059a      	lsls	r2, r3, #22
 800e7c6:	d402      	bmi.n	800e7ce <_vfiprintf_r+0x1fe>
 800e7c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e7ca:	f7fd fae5 	bl	800bd98 <__retarget_lock_release_recursive>
 800e7ce:	89ab      	ldrh	r3, [r5, #12]
 800e7d0:	065b      	lsls	r3, r3, #25
 800e7d2:	f53f af1f 	bmi.w	800e614 <_vfiprintf_r+0x44>
 800e7d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e7d8:	e71e      	b.n	800e618 <_vfiprintf_r+0x48>
 800e7da:	ab03      	add	r3, sp, #12
 800e7dc:	9300      	str	r3, [sp, #0]
 800e7de:	462a      	mov	r2, r5
 800e7e0:	4b05      	ldr	r3, [pc, #20]	@ (800e7f8 <_vfiprintf_r+0x228>)
 800e7e2:	a904      	add	r1, sp, #16
 800e7e4:	4630      	mov	r0, r6
 800e7e6:	f7fc fca5 	bl	800b134 <_printf_i>
 800e7ea:	e7e4      	b.n	800e7b6 <_vfiprintf_r+0x1e6>
 800e7ec:	0800fa19 	.word	0x0800fa19
 800e7f0:	0800fa23 	.word	0x0800fa23
 800e7f4:	0800ac05 	.word	0x0800ac05
 800e7f8:	0800e5ab 	.word	0x0800e5ab
 800e7fc:	0800fa1f 	.word	0x0800fa1f

0800e800 <__sflush_r>:
 800e800:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e808:	0716      	lsls	r6, r2, #28
 800e80a:	4605      	mov	r5, r0
 800e80c:	460c      	mov	r4, r1
 800e80e:	d454      	bmi.n	800e8ba <__sflush_r+0xba>
 800e810:	684b      	ldr	r3, [r1, #4]
 800e812:	2b00      	cmp	r3, #0
 800e814:	dc02      	bgt.n	800e81c <__sflush_r+0x1c>
 800e816:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e818:	2b00      	cmp	r3, #0
 800e81a:	dd48      	ble.n	800e8ae <__sflush_r+0xae>
 800e81c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e81e:	2e00      	cmp	r6, #0
 800e820:	d045      	beq.n	800e8ae <__sflush_r+0xae>
 800e822:	2300      	movs	r3, #0
 800e824:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e828:	682f      	ldr	r7, [r5, #0]
 800e82a:	6a21      	ldr	r1, [r4, #32]
 800e82c:	602b      	str	r3, [r5, #0]
 800e82e:	d030      	beq.n	800e892 <__sflush_r+0x92>
 800e830:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e832:	89a3      	ldrh	r3, [r4, #12]
 800e834:	0759      	lsls	r1, r3, #29
 800e836:	d505      	bpl.n	800e844 <__sflush_r+0x44>
 800e838:	6863      	ldr	r3, [r4, #4]
 800e83a:	1ad2      	subs	r2, r2, r3
 800e83c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e83e:	b10b      	cbz	r3, 800e844 <__sflush_r+0x44>
 800e840:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e842:	1ad2      	subs	r2, r2, r3
 800e844:	2300      	movs	r3, #0
 800e846:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e848:	6a21      	ldr	r1, [r4, #32]
 800e84a:	4628      	mov	r0, r5
 800e84c:	47b0      	blx	r6
 800e84e:	1c43      	adds	r3, r0, #1
 800e850:	89a3      	ldrh	r3, [r4, #12]
 800e852:	d106      	bne.n	800e862 <__sflush_r+0x62>
 800e854:	6829      	ldr	r1, [r5, #0]
 800e856:	291d      	cmp	r1, #29
 800e858:	d82b      	bhi.n	800e8b2 <__sflush_r+0xb2>
 800e85a:	4a2a      	ldr	r2, [pc, #168]	@ (800e904 <__sflush_r+0x104>)
 800e85c:	410a      	asrs	r2, r1
 800e85e:	07d6      	lsls	r6, r2, #31
 800e860:	d427      	bmi.n	800e8b2 <__sflush_r+0xb2>
 800e862:	2200      	movs	r2, #0
 800e864:	6062      	str	r2, [r4, #4]
 800e866:	04d9      	lsls	r1, r3, #19
 800e868:	6922      	ldr	r2, [r4, #16]
 800e86a:	6022      	str	r2, [r4, #0]
 800e86c:	d504      	bpl.n	800e878 <__sflush_r+0x78>
 800e86e:	1c42      	adds	r2, r0, #1
 800e870:	d101      	bne.n	800e876 <__sflush_r+0x76>
 800e872:	682b      	ldr	r3, [r5, #0]
 800e874:	b903      	cbnz	r3, 800e878 <__sflush_r+0x78>
 800e876:	6560      	str	r0, [r4, #84]	@ 0x54
 800e878:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e87a:	602f      	str	r7, [r5, #0]
 800e87c:	b1b9      	cbz	r1, 800e8ae <__sflush_r+0xae>
 800e87e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e882:	4299      	cmp	r1, r3
 800e884:	d002      	beq.n	800e88c <__sflush_r+0x8c>
 800e886:	4628      	mov	r0, r5
 800e888:	f7fe f8ea 	bl	800ca60 <_free_r>
 800e88c:	2300      	movs	r3, #0
 800e88e:	6363      	str	r3, [r4, #52]	@ 0x34
 800e890:	e00d      	b.n	800e8ae <__sflush_r+0xae>
 800e892:	2301      	movs	r3, #1
 800e894:	4628      	mov	r0, r5
 800e896:	47b0      	blx	r6
 800e898:	4602      	mov	r2, r0
 800e89a:	1c50      	adds	r0, r2, #1
 800e89c:	d1c9      	bne.n	800e832 <__sflush_r+0x32>
 800e89e:	682b      	ldr	r3, [r5, #0]
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d0c6      	beq.n	800e832 <__sflush_r+0x32>
 800e8a4:	2b1d      	cmp	r3, #29
 800e8a6:	d001      	beq.n	800e8ac <__sflush_r+0xac>
 800e8a8:	2b16      	cmp	r3, #22
 800e8aa:	d11e      	bne.n	800e8ea <__sflush_r+0xea>
 800e8ac:	602f      	str	r7, [r5, #0]
 800e8ae:	2000      	movs	r0, #0
 800e8b0:	e022      	b.n	800e8f8 <__sflush_r+0xf8>
 800e8b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e8b6:	b21b      	sxth	r3, r3
 800e8b8:	e01b      	b.n	800e8f2 <__sflush_r+0xf2>
 800e8ba:	690f      	ldr	r7, [r1, #16]
 800e8bc:	2f00      	cmp	r7, #0
 800e8be:	d0f6      	beq.n	800e8ae <__sflush_r+0xae>
 800e8c0:	0793      	lsls	r3, r2, #30
 800e8c2:	680e      	ldr	r6, [r1, #0]
 800e8c4:	bf08      	it	eq
 800e8c6:	694b      	ldreq	r3, [r1, #20]
 800e8c8:	600f      	str	r7, [r1, #0]
 800e8ca:	bf18      	it	ne
 800e8cc:	2300      	movne	r3, #0
 800e8ce:	eba6 0807 	sub.w	r8, r6, r7
 800e8d2:	608b      	str	r3, [r1, #8]
 800e8d4:	f1b8 0f00 	cmp.w	r8, #0
 800e8d8:	dde9      	ble.n	800e8ae <__sflush_r+0xae>
 800e8da:	6a21      	ldr	r1, [r4, #32]
 800e8dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e8de:	4643      	mov	r3, r8
 800e8e0:	463a      	mov	r2, r7
 800e8e2:	4628      	mov	r0, r5
 800e8e4:	47b0      	blx	r6
 800e8e6:	2800      	cmp	r0, #0
 800e8e8:	dc08      	bgt.n	800e8fc <__sflush_r+0xfc>
 800e8ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e8f2:	81a3      	strh	r3, [r4, #12]
 800e8f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e8f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8fc:	4407      	add	r7, r0
 800e8fe:	eba8 0800 	sub.w	r8, r8, r0
 800e902:	e7e7      	b.n	800e8d4 <__sflush_r+0xd4>
 800e904:	dfbffffe 	.word	0xdfbffffe

0800e908 <_fflush_r>:
 800e908:	b538      	push	{r3, r4, r5, lr}
 800e90a:	690b      	ldr	r3, [r1, #16]
 800e90c:	4605      	mov	r5, r0
 800e90e:	460c      	mov	r4, r1
 800e910:	b913      	cbnz	r3, 800e918 <_fflush_r+0x10>
 800e912:	2500      	movs	r5, #0
 800e914:	4628      	mov	r0, r5
 800e916:	bd38      	pop	{r3, r4, r5, pc}
 800e918:	b118      	cbz	r0, 800e922 <_fflush_r+0x1a>
 800e91a:	6a03      	ldr	r3, [r0, #32]
 800e91c:	b90b      	cbnz	r3, 800e922 <_fflush_r+0x1a>
 800e91e:	f7fc ffc9 	bl	800b8b4 <__sinit>
 800e922:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e926:	2b00      	cmp	r3, #0
 800e928:	d0f3      	beq.n	800e912 <_fflush_r+0xa>
 800e92a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e92c:	07d0      	lsls	r0, r2, #31
 800e92e:	d404      	bmi.n	800e93a <_fflush_r+0x32>
 800e930:	0599      	lsls	r1, r3, #22
 800e932:	d402      	bmi.n	800e93a <_fflush_r+0x32>
 800e934:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e936:	f7fd fa2e 	bl	800bd96 <__retarget_lock_acquire_recursive>
 800e93a:	4628      	mov	r0, r5
 800e93c:	4621      	mov	r1, r4
 800e93e:	f7ff ff5f 	bl	800e800 <__sflush_r>
 800e942:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e944:	07da      	lsls	r2, r3, #31
 800e946:	4605      	mov	r5, r0
 800e948:	d4e4      	bmi.n	800e914 <_fflush_r+0xc>
 800e94a:	89a3      	ldrh	r3, [r4, #12]
 800e94c:	059b      	lsls	r3, r3, #22
 800e94e:	d4e1      	bmi.n	800e914 <_fflush_r+0xc>
 800e950:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e952:	f7fd fa21 	bl	800bd98 <__retarget_lock_release_recursive>
 800e956:	e7dd      	b.n	800e914 <_fflush_r+0xc>

0800e958 <__swhatbuf_r>:
 800e958:	b570      	push	{r4, r5, r6, lr}
 800e95a:	460c      	mov	r4, r1
 800e95c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e960:	2900      	cmp	r1, #0
 800e962:	b096      	sub	sp, #88	@ 0x58
 800e964:	4615      	mov	r5, r2
 800e966:	461e      	mov	r6, r3
 800e968:	da0d      	bge.n	800e986 <__swhatbuf_r+0x2e>
 800e96a:	89a3      	ldrh	r3, [r4, #12]
 800e96c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e970:	f04f 0100 	mov.w	r1, #0
 800e974:	bf14      	ite	ne
 800e976:	2340      	movne	r3, #64	@ 0x40
 800e978:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e97c:	2000      	movs	r0, #0
 800e97e:	6031      	str	r1, [r6, #0]
 800e980:	602b      	str	r3, [r5, #0]
 800e982:	b016      	add	sp, #88	@ 0x58
 800e984:	bd70      	pop	{r4, r5, r6, pc}
 800e986:	466a      	mov	r2, sp
 800e988:	f000 f874 	bl	800ea74 <_fstat_r>
 800e98c:	2800      	cmp	r0, #0
 800e98e:	dbec      	blt.n	800e96a <__swhatbuf_r+0x12>
 800e990:	9901      	ldr	r1, [sp, #4]
 800e992:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e996:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e99a:	4259      	negs	r1, r3
 800e99c:	4159      	adcs	r1, r3
 800e99e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e9a2:	e7eb      	b.n	800e97c <__swhatbuf_r+0x24>

0800e9a4 <__smakebuf_r>:
 800e9a4:	898b      	ldrh	r3, [r1, #12]
 800e9a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e9a8:	079d      	lsls	r5, r3, #30
 800e9aa:	4606      	mov	r6, r0
 800e9ac:	460c      	mov	r4, r1
 800e9ae:	d507      	bpl.n	800e9c0 <__smakebuf_r+0x1c>
 800e9b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e9b4:	6023      	str	r3, [r4, #0]
 800e9b6:	6123      	str	r3, [r4, #16]
 800e9b8:	2301      	movs	r3, #1
 800e9ba:	6163      	str	r3, [r4, #20]
 800e9bc:	b003      	add	sp, #12
 800e9be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e9c0:	ab01      	add	r3, sp, #4
 800e9c2:	466a      	mov	r2, sp
 800e9c4:	f7ff ffc8 	bl	800e958 <__swhatbuf_r>
 800e9c8:	9f00      	ldr	r7, [sp, #0]
 800e9ca:	4605      	mov	r5, r0
 800e9cc:	4639      	mov	r1, r7
 800e9ce:	4630      	mov	r0, r6
 800e9d0:	f7fe f8ba 	bl	800cb48 <_malloc_r>
 800e9d4:	b948      	cbnz	r0, 800e9ea <__smakebuf_r+0x46>
 800e9d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e9da:	059a      	lsls	r2, r3, #22
 800e9dc:	d4ee      	bmi.n	800e9bc <__smakebuf_r+0x18>
 800e9de:	f023 0303 	bic.w	r3, r3, #3
 800e9e2:	f043 0302 	orr.w	r3, r3, #2
 800e9e6:	81a3      	strh	r3, [r4, #12]
 800e9e8:	e7e2      	b.n	800e9b0 <__smakebuf_r+0xc>
 800e9ea:	89a3      	ldrh	r3, [r4, #12]
 800e9ec:	6020      	str	r0, [r4, #0]
 800e9ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e9f2:	81a3      	strh	r3, [r4, #12]
 800e9f4:	9b01      	ldr	r3, [sp, #4]
 800e9f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e9fa:	b15b      	cbz	r3, 800ea14 <__smakebuf_r+0x70>
 800e9fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ea00:	4630      	mov	r0, r6
 800ea02:	f000 f849 	bl	800ea98 <_isatty_r>
 800ea06:	b128      	cbz	r0, 800ea14 <__smakebuf_r+0x70>
 800ea08:	89a3      	ldrh	r3, [r4, #12]
 800ea0a:	f023 0303 	bic.w	r3, r3, #3
 800ea0e:	f043 0301 	orr.w	r3, r3, #1
 800ea12:	81a3      	strh	r3, [r4, #12]
 800ea14:	89a3      	ldrh	r3, [r4, #12]
 800ea16:	431d      	orrs	r5, r3
 800ea18:	81a5      	strh	r5, [r4, #12]
 800ea1a:	e7cf      	b.n	800e9bc <__smakebuf_r+0x18>

0800ea1c <memmove>:
 800ea1c:	4288      	cmp	r0, r1
 800ea1e:	b510      	push	{r4, lr}
 800ea20:	eb01 0402 	add.w	r4, r1, r2
 800ea24:	d902      	bls.n	800ea2c <memmove+0x10>
 800ea26:	4284      	cmp	r4, r0
 800ea28:	4623      	mov	r3, r4
 800ea2a:	d807      	bhi.n	800ea3c <memmove+0x20>
 800ea2c:	1e43      	subs	r3, r0, #1
 800ea2e:	42a1      	cmp	r1, r4
 800ea30:	d008      	beq.n	800ea44 <memmove+0x28>
 800ea32:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ea36:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ea3a:	e7f8      	b.n	800ea2e <memmove+0x12>
 800ea3c:	4402      	add	r2, r0
 800ea3e:	4601      	mov	r1, r0
 800ea40:	428a      	cmp	r2, r1
 800ea42:	d100      	bne.n	800ea46 <memmove+0x2a>
 800ea44:	bd10      	pop	{r4, pc}
 800ea46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ea4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ea4e:	e7f7      	b.n	800ea40 <memmove+0x24>

0800ea50 <strncmp>:
 800ea50:	b510      	push	{r4, lr}
 800ea52:	b16a      	cbz	r2, 800ea70 <strncmp+0x20>
 800ea54:	3901      	subs	r1, #1
 800ea56:	1884      	adds	r4, r0, r2
 800ea58:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea5c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ea60:	429a      	cmp	r2, r3
 800ea62:	d103      	bne.n	800ea6c <strncmp+0x1c>
 800ea64:	42a0      	cmp	r0, r4
 800ea66:	d001      	beq.n	800ea6c <strncmp+0x1c>
 800ea68:	2a00      	cmp	r2, #0
 800ea6a:	d1f5      	bne.n	800ea58 <strncmp+0x8>
 800ea6c:	1ad0      	subs	r0, r2, r3
 800ea6e:	bd10      	pop	{r4, pc}
 800ea70:	4610      	mov	r0, r2
 800ea72:	e7fc      	b.n	800ea6e <strncmp+0x1e>

0800ea74 <_fstat_r>:
 800ea74:	b538      	push	{r3, r4, r5, lr}
 800ea76:	4d07      	ldr	r5, [pc, #28]	@ (800ea94 <_fstat_r+0x20>)
 800ea78:	2300      	movs	r3, #0
 800ea7a:	4604      	mov	r4, r0
 800ea7c:	4608      	mov	r0, r1
 800ea7e:	4611      	mov	r1, r2
 800ea80:	602b      	str	r3, [r5, #0]
 800ea82:	f7f3 f8eb 	bl	8001c5c <_fstat>
 800ea86:	1c43      	adds	r3, r0, #1
 800ea88:	d102      	bne.n	800ea90 <_fstat_r+0x1c>
 800ea8a:	682b      	ldr	r3, [r5, #0]
 800ea8c:	b103      	cbz	r3, 800ea90 <_fstat_r+0x1c>
 800ea8e:	6023      	str	r3, [r4, #0]
 800ea90:	bd38      	pop	{r3, r4, r5, pc}
 800ea92:	bf00      	nop
 800ea94:	200014e0 	.word	0x200014e0

0800ea98 <_isatty_r>:
 800ea98:	b538      	push	{r3, r4, r5, lr}
 800ea9a:	4d06      	ldr	r5, [pc, #24]	@ (800eab4 <_isatty_r+0x1c>)
 800ea9c:	2300      	movs	r3, #0
 800ea9e:	4604      	mov	r4, r0
 800eaa0:	4608      	mov	r0, r1
 800eaa2:	602b      	str	r3, [r5, #0]
 800eaa4:	f7f3 f8ea 	bl	8001c7c <_isatty>
 800eaa8:	1c43      	adds	r3, r0, #1
 800eaaa:	d102      	bne.n	800eab2 <_isatty_r+0x1a>
 800eaac:	682b      	ldr	r3, [r5, #0]
 800eaae:	b103      	cbz	r3, 800eab2 <_isatty_r+0x1a>
 800eab0:	6023      	str	r3, [r4, #0]
 800eab2:	bd38      	pop	{r3, r4, r5, pc}
 800eab4:	200014e0 	.word	0x200014e0

0800eab8 <_sbrk_r>:
 800eab8:	b538      	push	{r3, r4, r5, lr}
 800eaba:	4d06      	ldr	r5, [pc, #24]	@ (800ead4 <_sbrk_r+0x1c>)
 800eabc:	2300      	movs	r3, #0
 800eabe:	4604      	mov	r4, r0
 800eac0:	4608      	mov	r0, r1
 800eac2:	602b      	str	r3, [r5, #0]
 800eac4:	f7f3 f8f2 	bl	8001cac <_sbrk>
 800eac8:	1c43      	adds	r3, r0, #1
 800eaca:	d102      	bne.n	800ead2 <_sbrk_r+0x1a>
 800eacc:	682b      	ldr	r3, [r5, #0]
 800eace:	b103      	cbz	r3, 800ead2 <_sbrk_r+0x1a>
 800ead0:	6023      	str	r3, [r4, #0]
 800ead2:	bd38      	pop	{r3, r4, r5, pc}
 800ead4:	200014e0 	.word	0x200014e0

0800ead8 <nan>:
 800ead8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800eae0 <nan+0x8>
 800eadc:	4770      	bx	lr
 800eade:	bf00      	nop
 800eae0:	00000000 	.word	0x00000000
 800eae4:	7ff80000 	.word	0x7ff80000

0800eae8 <__assert_func>:
 800eae8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eaea:	4614      	mov	r4, r2
 800eaec:	461a      	mov	r2, r3
 800eaee:	4b09      	ldr	r3, [pc, #36]	@ (800eb14 <__assert_func+0x2c>)
 800eaf0:	681b      	ldr	r3, [r3, #0]
 800eaf2:	4605      	mov	r5, r0
 800eaf4:	68d8      	ldr	r0, [r3, #12]
 800eaf6:	b954      	cbnz	r4, 800eb0e <__assert_func+0x26>
 800eaf8:	4b07      	ldr	r3, [pc, #28]	@ (800eb18 <__assert_func+0x30>)
 800eafa:	461c      	mov	r4, r3
 800eafc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800eb00:	9100      	str	r1, [sp, #0]
 800eb02:	462b      	mov	r3, r5
 800eb04:	4905      	ldr	r1, [pc, #20]	@ (800eb1c <__assert_func+0x34>)
 800eb06:	f000 fba7 	bl	800f258 <fiprintf>
 800eb0a:	f000 fbb7 	bl	800f27c <abort>
 800eb0e:	4b04      	ldr	r3, [pc, #16]	@ (800eb20 <__assert_func+0x38>)
 800eb10:	e7f4      	b.n	800eafc <__assert_func+0x14>
 800eb12:	bf00      	nop
 800eb14:	20000020 	.word	0x20000020
 800eb18:	0800fa6d 	.word	0x0800fa6d
 800eb1c:	0800fa3f 	.word	0x0800fa3f
 800eb20:	0800fa32 	.word	0x0800fa32

0800eb24 <_calloc_r>:
 800eb24:	b570      	push	{r4, r5, r6, lr}
 800eb26:	fba1 5402 	umull	r5, r4, r1, r2
 800eb2a:	b93c      	cbnz	r4, 800eb3c <_calloc_r+0x18>
 800eb2c:	4629      	mov	r1, r5
 800eb2e:	f7fe f80b 	bl	800cb48 <_malloc_r>
 800eb32:	4606      	mov	r6, r0
 800eb34:	b928      	cbnz	r0, 800eb42 <_calloc_r+0x1e>
 800eb36:	2600      	movs	r6, #0
 800eb38:	4630      	mov	r0, r6
 800eb3a:	bd70      	pop	{r4, r5, r6, pc}
 800eb3c:	220c      	movs	r2, #12
 800eb3e:	6002      	str	r2, [r0, #0]
 800eb40:	e7f9      	b.n	800eb36 <_calloc_r+0x12>
 800eb42:	462a      	mov	r2, r5
 800eb44:	4621      	mov	r1, r4
 800eb46:	f7fd f853 	bl	800bbf0 <memset>
 800eb4a:	e7f5      	b.n	800eb38 <_calloc_r+0x14>

0800eb4c <rshift>:
 800eb4c:	6903      	ldr	r3, [r0, #16]
 800eb4e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800eb52:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800eb56:	ea4f 1261 	mov.w	r2, r1, asr #5
 800eb5a:	f100 0414 	add.w	r4, r0, #20
 800eb5e:	dd45      	ble.n	800ebec <rshift+0xa0>
 800eb60:	f011 011f 	ands.w	r1, r1, #31
 800eb64:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800eb68:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800eb6c:	d10c      	bne.n	800eb88 <rshift+0x3c>
 800eb6e:	f100 0710 	add.w	r7, r0, #16
 800eb72:	4629      	mov	r1, r5
 800eb74:	42b1      	cmp	r1, r6
 800eb76:	d334      	bcc.n	800ebe2 <rshift+0x96>
 800eb78:	1a9b      	subs	r3, r3, r2
 800eb7a:	009b      	lsls	r3, r3, #2
 800eb7c:	1eea      	subs	r2, r5, #3
 800eb7e:	4296      	cmp	r6, r2
 800eb80:	bf38      	it	cc
 800eb82:	2300      	movcc	r3, #0
 800eb84:	4423      	add	r3, r4
 800eb86:	e015      	b.n	800ebb4 <rshift+0x68>
 800eb88:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800eb8c:	f1c1 0820 	rsb	r8, r1, #32
 800eb90:	40cf      	lsrs	r7, r1
 800eb92:	f105 0e04 	add.w	lr, r5, #4
 800eb96:	46a1      	mov	r9, r4
 800eb98:	4576      	cmp	r6, lr
 800eb9a:	46f4      	mov	ip, lr
 800eb9c:	d815      	bhi.n	800ebca <rshift+0x7e>
 800eb9e:	1a9a      	subs	r2, r3, r2
 800eba0:	0092      	lsls	r2, r2, #2
 800eba2:	3a04      	subs	r2, #4
 800eba4:	3501      	adds	r5, #1
 800eba6:	42ae      	cmp	r6, r5
 800eba8:	bf38      	it	cc
 800ebaa:	2200      	movcc	r2, #0
 800ebac:	18a3      	adds	r3, r4, r2
 800ebae:	50a7      	str	r7, [r4, r2]
 800ebb0:	b107      	cbz	r7, 800ebb4 <rshift+0x68>
 800ebb2:	3304      	adds	r3, #4
 800ebb4:	1b1a      	subs	r2, r3, r4
 800ebb6:	42a3      	cmp	r3, r4
 800ebb8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ebbc:	bf08      	it	eq
 800ebbe:	2300      	moveq	r3, #0
 800ebc0:	6102      	str	r2, [r0, #16]
 800ebc2:	bf08      	it	eq
 800ebc4:	6143      	streq	r3, [r0, #20]
 800ebc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ebca:	f8dc c000 	ldr.w	ip, [ip]
 800ebce:	fa0c fc08 	lsl.w	ip, ip, r8
 800ebd2:	ea4c 0707 	orr.w	r7, ip, r7
 800ebd6:	f849 7b04 	str.w	r7, [r9], #4
 800ebda:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ebde:	40cf      	lsrs	r7, r1
 800ebe0:	e7da      	b.n	800eb98 <rshift+0x4c>
 800ebe2:	f851 cb04 	ldr.w	ip, [r1], #4
 800ebe6:	f847 cf04 	str.w	ip, [r7, #4]!
 800ebea:	e7c3      	b.n	800eb74 <rshift+0x28>
 800ebec:	4623      	mov	r3, r4
 800ebee:	e7e1      	b.n	800ebb4 <rshift+0x68>

0800ebf0 <__hexdig_fun>:
 800ebf0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ebf4:	2b09      	cmp	r3, #9
 800ebf6:	d802      	bhi.n	800ebfe <__hexdig_fun+0xe>
 800ebf8:	3820      	subs	r0, #32
 800ebfa:	b2c0      	uxtb	r0, r0
 800ebfc:	4770      	bx	lr
 800ebfe:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ec02:	2b05      	cmp	r3, #5
 800ec04:	d801      	bhi.n	800ec0a <__hexdig_fun+0x1a>
 800ec06:	3847      	subs	r0, #71	@ 0x47
 800ec08:	e7f7      	b.n	800ebfa <__hexdig_fun+0xa>
 800ec0a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ec0e:	2b05      	cmp	r3, #5
 800ec10:	d801      	bhi.n	800ec16 <__hexdig_fun+0x26>
 800ec12:	3827      	subs	r0, #39	@ 0x27
 800ec14:	e7f1      	b.n	800ebfa <__hexdig_fun+0xa>
 800ec16:	2000      	movs	r0, #0
 800ec18:	4770      	bx	lr
	...

0800ec1c <__gethex>:
 800ec1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec20:	b085      	sub	sp, #20
 800ec22:	468a      	mov	sl, r1
 800ec24:	9302      	str	r3, [sp, #8]
 800ec26:	680b      	ldr	r3, [r1, #0]
 800ec28:	9001      	str	r0, [sp, #4]
 800ec2a:	4690      	mov	r8, r2
 800ec2c:	1c9c      	adds	r4, r3, #2
 800ec2e:	46a1      	mov	r9, r4
 800ec30:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ec34:	2830      	cmp	r0, #48	@ 0x30
 800ec36:	d0fa      	beq.n	800ec2e <__gethex+0x12>
 800ec38:	eba9 0303 	sub.w	r3, r9, r3
 800ec3c:	f1a3 0b02 	sub.w	fp, r3, #2
 800ec40:	f7ff ffd6 	bl	800ebf0 <__hexdig_fun>
 800ec44:	4605      	mov	r5, r0
 800ec46:	2800      	cmp	r0, #0
 800ec48:	d168      	bne.n	800ed1c <__gethex+0x100>
 800ec4a:	49a0      	ldr	r1, [pc, #640]	@ (800eecc <__gethex+0x2b0>)
 800ec4c:	2201      	movs	r2, #1
 800ec4e:	4648      	mov	r0, r9
 800ec50:	f7ff fefe 	bl	800ea50 <strncmp>
 800ec54:	4607      	mov	r7, r0
 800ec56:	2800      	cmp	r0, #0
 800ec58:	d167      	bne.n	800ed2a <__gethex+0x10e>
 800ec5a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ec5e:	4626      	mov	r6, r4
 800ec60:	f7ff ffc6 	bl	800ebf0 <__hexdig_fun>
 800ec64:	2800      	cmp	r0, #0
 800ec66:	d062      	beq.n	800ed2e <__gethex+0x112>
 800ec68:	4623      	mov	r3, r4
 800ec6a:	7818      	ldrb	r0, [r3, #0]
 800ec6c:	2830      	cmp	r0, #48	@ 0x30
 800ec6e:	4699      	mov	r9, r3
 800ec70:	f103 0301 	add.w	r3, r3, #1
 800ec74:	d0f9      	beq.n	800ec6a <__gethex+0x4e>
 800ec76:	f7ff ffbb 	bl	800ebf0 <__hexdig_fun>
 800ec7a:	fab0 f580 	clz	r5, r0
 800ec7e:	096d      	lsrs	r5, r5, #5
 800ec80:	f04f 0b01 	mov.w	fp, #1
 800ec84:	464a      	mov	r2, r9
 800ec86:	4616      	mov	r6, r2
 800ec88:	3201      	adds	r2, #1
 800ec8a:	7830      	ldrb	r0, [r6, #0]
 800ec8c:	f7ff ffb0 	bl	800ebf0 <__hexdig_fun>
 800ec90:	2800      	cmp	r0, #0
 800ec92:	d1f8      	bne.n	800ec86 <__gethex+0x6a>
 800ec94:	498d      	ldr	r1, [pc, #564]	@ (800eecc <__gethex+0x2b0>)
 800ec96:	2201      	movs	r2, #1
 800ec98:	4630      	mov	r0, r6
 800ec9a:	f7ff fed9 	bl	800ea50 <strncmp>
 800ec9e:	2800      	cmp	r0, #0
 800eca0:	d13f      	bne.n	800ed22 <__gethex+0x106>
 800eca2:	b944      	cbnz	r4, 800ecb6 <__gethex+0x9a>
 800eca4:	1c74      	adds	r4, r6, #1
 800eca6:	4622      	mov	r2, r4
 800eca8:	4616      	mov	r6, r2
 800ecaa:	3201      	adds	r2, #1
 800ecac:	7830      	ldrb	r0, [r6, #0]
 800ecae:	f7ff ff9f 	bl	800ebf0 <__hexdig_fun>
 800ecb2:	2800      	cmp	r0, #0
 800ecb4:	d1f8      	bne.n	800eca8 <__gethex+0x8c>
 800ecb6:	1ba4      	subs	r4, r4, r6
 800ecb8:	00a7      	lsls	r7, r4, #2
 800ecba:	7833      	ldrb	r3, [r6, #0]
 800ecbc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ecc0:	2b50      	cmp	r3, #80	@ 0x50
 800ecc2:	d13e      	bne.n	800ed42 <__gethex+0x126>
 800ecc4:	7873      	ldrb	r3, [r6, #1]
 800ecc6:	2b2b      	cmp	r3, #43	@ 0x2b
 800ecc8:	d033      	beq.n	800ed32 <__gethex+0x116>
 800ecca:	2b2d      	cmp	r3, #45	@ 0x2d
 800eccc:	d034      	beq.n	800ed38 <__gethex+0x11c>
 800ecce:	1c71      	adds	r1, r6, #1
 800ecd0:	2400      	movs	r4, #0
 800ecd2:	7808      	ldrb	r0, [r1, #0]
 800ecd4:	f7ff ff8c 	bl	800ebf0 <__hexdig_fun>
 800ecd8:	1e43      	subs	r3, r0, #1
 800ecda:	b2db      	uxtb	r3, r3
 800ecdc:	2b18      	cmp	r3, #24
 800ecde:	d830      	bhi.n	800ed42 <__gethex+0x126>
 800ece0:	f1a0 0210 	sub.w	r2, r0, #16
 800ece4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ece8:	f7ff ff82 	bl	800ebf0 <__hexdig_fun>
 800ecec:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800ecf0:	fa5f fc8c 	uxtb.w	ip, ip
 800ecf4:	f1bc 0f18 	cmp.w	ip, #24
 800ecf8:	f04f 030a 	mov.w	r3, #10
 800ecfc:	d91e      	bls.n	800ed3c <__gethex+0x120>
 800ecfe:	b104      	cbz	r4, 800ed02 <__gethex+0xe6>
 800ed00:	4252      	negs	r2, r2
 800ed02:	4417      	add	r7, r2
 800ed04:	f8ca 1000 	str.w	r1, [sl]
 800ed08:	b1ed      	cbz	r5, 800ed46 <__gethex+0x12a>
 800ed0a:	f1bb 0f00 	cmp.w	fp, #0
 800ed0e:	bf0c      	ite	eq
 800ed10:	2506      	moveq	r5, #6
 800ed12:	2500      	movne	r5, #0
 800ed14:	4628      	mov	r0, r5
 800ed16:	b005      	add	sp, #20
 800ed18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed1c:	2500      	movs	r5, #0
 800ed1e:	462c      	mov	r4, r5
 800ed20:	e7b0      	b.n	800ec84 <__gethex+0x68>
 800ed22:	2c00      	cmp	r4, #0
 800ed24:	d1c7      	bne.n	800ecb6 <__gethex+0x9a>
 800ed26:	4627      	mov	r7, r4
 800ed28:	e7c7      	b.n	800ecba <__gethex+0x9e>
 800ed2a:	464e      	mov	r6, r9
 800ed2c:	462f      	mov	r7, r5
 800ed2e:	2501      	movs	r5, #1
 800ed30:	e7c3      	b.n	800ecba <__gethex+0x9e>
 800ed32:	2400      	movs	r4, #0
 800ed34:	1cb1      	adds	r1, r6, #2
 800ed36:	e7cc      	b.n	800ecd2 <__gethex+0xb6>
 800ed38:	2401      	movs	r4, #1
 800ed3a:	e7fb      	b.n	800ed34 <__gethex+0x118>
 800ed3c:	fb03 0002 	mla	r0, r3, r2, r0
 800ed40:	e7ce      	b.n	800ece0 <__gethex+0xc4>
 800ed42:	4631      	mov	r1, r6
 800ed44:	e7de      	b.n	800ed04 <__gethex+0xe8>
 800ed46:	eba6 0309 	sub.w	r3, r6, r9
 800ed4a:	3b01      	subs	r3, #1
 800ed4c:	4629      	mov	r1, r5
 800ed4e:	2b07      	cmp	r3, #7
 800ed50:	dc0a      	bgt.n	800ed68 <__gethex+0x14c>
 800ed52:	9801      	ldr	r0, [sp, #4]
 800ed54:	f7fd ff84 	bl	800cc60 <_Balloc>
 800ed58:	4604      	mov	r4, r0
 800ed5a:	b940      	cbnz	r0, 800ed6e <__gethex+0x152>
 800ed5c:	4b5c      	ldr	r3, [pc, #368]	@ (800eed0 <__gethex+0x2b4>)
 800ed5e:	4602      	mov	r2, r0
 800ed60:	21e4      	movs	r1, #228	@ 0xe4
 800ed62:	485c      	ldr	r0, [pc, #368]	@ (800eed4 <__gethex+0x2b8>)
 800ed64:	f7ff fec0 	bl	800eae8 <__assert_func>
 800ed68:	3101      	adds	r1, #1
 800ed6a:	105b      	asrs	r3, r3, #1
 800ed6c:	e7ef      	b.n	800ed4e <__gethex+0x132>
 800ed6e:	f100 0a14 	add.w	sl, r0, #20
 800ed72:	2300      	movs	r3, #0
 800ed74:	4655      	mov	r5, sl
 800ed76:	469b      	mov	fp, r3
 800ed78:	45b1      	cmp	r9, r6
 800ed7a:	d337      	bcc.n	800edec <__gethex+0x1d0>
 800ed7c:	f845 bb04 	str.w	fp, [r5], #4
 800ed80:	eba5 050a 	sub.w	r5, r5, sl
 800ed84:	10ad      	asrs	r5, r5, #2
 800ed86:	6125      	str	r5, [r4, #16]
 800ed88:	4658      	mov	r0, fp
 800ed8a:	f7fe f85b 	bl	800ce44 <__hi0bits>
 800ed8e:	016d      	lsls	r5, r5, #5
 800ed90:	f8d8 6000 	ldr.w	r6, [r8]
 800ed94:	1a2d      	subs	r5, r5, r0
 800ed96:	42b5      	cmp	r5, r6
 800ed98:	dd54      	ble.n	800ee44 <__gethex+0x228>
 800ed9a:	1bad      	subs	r5, r5, r6
 800ed9c:	4629      	mov	r1, r5
 800ed9e:	4620      	mov	r0, r4
 800eda0:	f7fe fbef 	bl	800d582 <__any_on>
 800eda4:	4681      	mov	r9, r0
 800eda6:	b178      	cbz	r0, 800edc8 <__gethex+0x1ac>
 800eda8:	1e6b      	subs	r3, r5, #1
 800edaa:	1159      	asrs	r1, r3, #5
 800edac:	f003 021f 	and.w	r2, r3, #31
 800edb0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800edb4:	f04f 0901 	mov.w	r9, #1
 800edb8:	fa09 f202 	lsl.w	r2, r9, r2
 800edbc:	420a      	tst	r2, r1
 800edbe:	d003      	beq.n	800edc8 <__gethex+0x1ac>
 800edc0:	454b      	cmp	r3, r9
 800edc2:	dc36      	bgt.n	800ee32 <__gethex+0x216>
 800edc4:	f04f 0902 	mov.w	r9, #2
 800edc8:	4629      	mov	r1, r5
 800edca:	4620      	mov	r0, r4
 800edcc:	f7ff febe 	bl	800eb4c <rshift>
 800edd0:	442f      	add	r7, r5
 800edd2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800edd6:	42bb      	cmp	r3, r7
 800edd8:	da42      	bge.n	800ee60 <__gethex+0x244>
 800edda:	9801      	ldr	r0, [sp, #4]
 800eddc:	4621      	mov	r1, r4
 800edde:	f7fd ff7f 	bl	800cce0 <_Bfree>
 800ede2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ede4:	2300      	movs	r3, #0
 800ede6:	6013      	str	r3, [r2, #0]
 800ede8:	25a3      	movs	r5, #163	@ 0xa3
 800edea:	e793      	b.n	800ed14 <__gethex+0xf8>
 800edec:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800edf0:	2a2e      	cmp	r2, #46	@ 0x2e
 800edf2:	d012      	beq.n	800ee1a <__gethex+0x1fe>
 800edf4:	2b20      	cmp	r3, #32
 800edf6:	d104      	bne.n	800ee02 <__gethex+0x1e6>
 800edf8:	f845 bb04 	str.w	fp, [r5], #4
 800edfc:	f04f 0b00 	mov.w	fp, #0
 800ee00:	465b      	mov	r3, fp
 800ee02:	7830      	ldrb	r0, [r6, #0]
 800ee04:	9303      	str	r3, [sp, #12]
 800ee06:	f7ff fef3 	bl	800ebf0 <__hexdig_fun>
 800ee0a:	9b03      	ldr	r3, [sp, #12]
 800ee0c:	f000 000f 	and.w	r0, r0, #15
 800ee10:	4098      	lsls	r0, r3
 800ee12:	ea4b 0b00 	orr.w	fp, fp, r0
 800ee16:	3304      	adds	r3, #4
 800ee18:	e7ae      	b.n	800ed78 <__gethex+0x15c>
 800ee1a:	45b1      	cmp	r9, r6
 800ee1c:	d8ea      	bhi.n	800edf4 <__gethex+0x1d8>
 800ee1e:	492b      	ldr	r1, [pc, #172]	@ (800eecc <__gethex+0x2b0>)
 800ee20:	9303      	str	r3, [sp, #12]
 800ee22:	2201      	movs	r2, #1
 800ee24:	4630      	mov	r0, r6
 800ee26:	f7ff fe13 	bl	800ea50 <strncmp>
 800ee2a:	9b03      	ldr	r3, [sp, #12]
 800ee2c:	2800      	cmp	r0, #0
 800ee2e:	d1e1      	bne.n	800edf4 <__gethex+0x1d8>
 800ee30:	e7a2      	b.n	800ed78 <__gethex+0x15c>
 800ee32:	1ea9      	subs	r1, r5, #2
 800ee34:	4620      	mov	r0, r4
 800ee36:	f7fe fba4 	bl	800d582 <__any_on>
 800ee3a:	2800      	cmp	r0, #0
 800ee3c:	d0c2      	beq.n	800edc4 <__gethex+0x1a8>
 800ee3e:	f04f 0903 	mov.w	r9, #3
 800ee42:	e7c1      	b.n	800edc8 <__gethex+0x1ac>
 800ee44:	da09      	bge.n	800ee5a <__gethex+0x23e>
 800ee46:	1b75      	subs	r5, r6, r5
 800ee48:	4621      	mov	r1, r4
 800ee4a:	9801      	ldr	r0, [sp, #4]
 800ee4c:	462a      	mov	r2, r5
 800ee4e:	f7fe f95f 	bl	800d110 <__lshift>
 800ee52:	1b7f      	subs	r7, r7, r5
 800ee54:	4604      	mov	r4, r0
 800ee56:	f100 0a14 	add.w	sl, r0, #20
 800ee5a:	f04f 0900 	mov.w	r9, #0
 800ee5e:	e7b8      	b.n	800edd2 <__gethex+0x1b6>
 800ee60:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ee64:	42bd      	cmp	r5, r7
 800ee66:	dd6f      	ble.n	800ef48 <__gethex+0x32c>
 800ee68:	1bed      	subs	r5, r5, r7
 800ee6a:	42ae      	cmp	r6, r5
 800ee6c:	dc34      	bgt.n	800eed8 <__gethex+0x2bc>
 800ee6e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ee72:	2b02      	cmp	r3, #2
 800ee74:	d022      	beq.n	800eebc <__gethex+0x2a0>
 800ee76:	2b03      	cmp	r3, #3
 800ee78:	d024      	beq.n	800eec4 <__gethex+0x2a8>
 800ee7a:	2b01      	cmp	r3, #1
 800ee7c:	d115      	bne.n	800eeaa <__gethex+0x28e>
 800ee7e:	42ae      	cmp	r6, r5
 800ee80:	d113      	bne.n	800eeaa <__gethex+0x28e>
 800ee82:	2e01      	cmp	r6, #1
 800ee84:	d10b      	bne.n	800ee9e <__gethex+0x282>
 800ee86:	9a02      	ldr	r2, [sp, #8]
 800ee88:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ee8c:	6013      	str	r3, [r2, #0]
 800ee8e:	2301      	movs	r3, #1
 800ee90:	6123      	str	r3, [r4, #16]
 800ee92:	f8ca 3000 	str.w	r3, [sl]
 800ee96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ee98:	2562      	movs	r5, #98	@ 0x62
 800ee9a:	601c      	str	r4, [r3, #0]
 800ee9c:	e73a      	b.n	800ed14 <__gethex+0xf8>
 800ee9e:	1e71      	subs	r1, r6, #1
 800eea0:	4620      	mov	r0, r4
 800eea2:	f7fe fb6e 	bl	800d582 <__any_on>
 800eea6:	2800      	cmp	r0, #0
 800eea8:	d1ed      	bne.n	800ee86 <__gethex+0x26a>
 800eeaa:	9801      	ldr	r0, [sp, #4]
 800eeac:	4621      	mov	r1, r4
 800eeae:	f7fd ff17 	bl	800cce0 <_Bfree>
 800eeb2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800eeb4:	2300      	movs	r3, #0
 800eeb6:	6013      	str	r3, [r2, #0]
 800eeb8:	2550      	movs	r5, #80	@ 0x50
 800eeba:	e72b      	b.n	800ed14 <__gethex+0xf8>
 800eebc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	d1f3      	bne.n	800eeaa <__gethex+0x28e>
 800eec2:	e7e0      	b.n	800ee86 <__gethex+0x26a>
 800eec4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d1dd      	bne.n	800ee86 <__gethex+0x26a>
 800eeca:	e7ee      	b.n	800eeaa <__gethex+0x28e>
 800eecc:	0800f8c0 	.word	0x0800f8c0
 800eed0:	0800f755 	.word	0x0800f755
 800eed4:	0800fa6e 	.word	0x0800fa6e
 800eed8:	1e6f      	subs	r7, r5, #1
 800eeda:	f1b9 0f00 	cmp.w	r9, #0
 800eede:	d130      	bne.n	800ef42 <__gethex+0x326>
 800eee0:	b127      	cbz	r7, 800eeec <__gethex+0x2d0>
 800eee2:	4639      	mov	r1, r7
 800eee4:	4620      	mov	r0, r4
 800eee6:	f7fe fb4c 	bl	800d582 <__any_on>
 800eeea:	4681      	mov	r9, r0
 800eeec:	117a      	asrs	r2, r7, #5
 800eeee:	2301      	movs	r3, #1
 800eef0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800eef4:	f007 071f 	and.w	r7, r7, #31
 800eef8:	40bb      	lsls	r3, r7
 800eefa:	4213      	tst	r3, r2
 800eefc:	4629      	mov	r1, r5
 800eefe:	4620      	mov	r0, r4
 800ef00:	bf18      	it	ne
 800ef02:	f049 0902 	orrne.w	r9, r9, #2
 800ef06:	f7ff fe21 	bl	800eb4c <rshift>
 800ef0a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ef0e:	1b76      	subs	r6, r6, r5
 800ef10:	2502      	movs	r5, #2
 800ef12:	f1b9 0f00 	cmp.w	r9, #0
 800ef16:	d047      	beq.n	800efa8 <__gethex+0x38c>
 800ef18:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ef1c:	2b02      	cmp	r3, #2
 800ef1e:	d015      	beq.n	800ef4c <__gethex+0x330>
 800ef20:	2b03      	cmp	r3, #3
 800ef22:	d017      	beq.n	800ef54 <__gethex+0x338>
 800ef24:	2b01      	cmp	r3, #1
 800ef26:	d109      	bne.n	800ef3c <__gethex+0x320>
 800ef28:	f019 0f02 	tst.w	r9, #2
 800ef2c:	d006      	beq.n	800ef3c <__gethex+0x320>
 800ef2e:	f8da 3000 	ldr.w	r3, [sl]
 800ef32:	ea49 0903 	orr.w	r9, r9, r3
 800ef36:	f019 0f01 	tst.w	r9, #1
 800ef3a:	d10e      	bne.n	800ef5a <__gethex+0x33e>
 800ef3c:	f045 0510 	orr.w	r5, r5, #16
 800ef40:	e032      	b.n	800efa8 <__gethex+0x38c>
 800ef42:	f04f 0901 	mov.w	r9, #1
 800ef46:	e7d1      	b.n	800eeec <__gethex+0x2d0>
 800ef48:	2501      	movs	r5, #1
 800ef4a:	e7e2      	b.n	800ef12 <__gethex+0x2f6>
 800ef4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef4e:	f1c3 0301 	rsb	r3, r3, #1
 800ef52:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ef54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	d0f0      	beq.n	800ef3c <__gethex+0x320>
 800ef5a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ef5e:	f104 0314 	add.w	r3, r4, #20
 800ef62:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ef66:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ef6a:	f04f 0c00 	mov.w	ip, #0
 800ef6e:	4618      	mov	r0, r3
 800ef70:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef74:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800ef78:	d01b      	beq.n	800efb2 <__gethex+0x396>
 800ef7a:	3201      	adds	r2, #1
 800ef7c:	6002      	str	r2, [r0, #0]
 800ef7e:	2d02      	cmp	r5, #2
 800ef80:	f104 0314 	add.w	r3, r4, #20
 800ef84:	d13c      	bne.n	800f000 <__gethex+0x3e4>
 800ef86:	f8d8 2000 	ldr.w	r2, [r8]
 800ef8a:	3a01      	subs	r2, #1
 800ef8c:	42b2      	cmp	r2, r6
 800ef8e:	d109      	bne.n	800efa4 <__gethex+0x388>
 800ef90:	1171      	asrs	r1, r6, #5
 800ef92:	2201      	movs	r2, #1
 800ef94:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ef98:	f006 061f 	and.w	r6, r6, #31
 800ef9c:	fa02 f606 	lsl.w	r6, r2, r6
 800efa0:	421e      	tst	r6, r3
 800efa2:	d13a      	bne.n	800f01a <__gethex+0x3fe>
 800efa4:	f045 0520 	orr.w	r5, r5, #32
 800efa8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800efaa:	601c      	str	r4, [r3, #0]
 800efac:	9b02      	ldr	r3, [sp, #8]
 800efae:	601f      	str	r7, [r3, #0]
 800efb0:	e6b0      	b.n	800ed14 <__gethex+0xf8>
 800efb2:	4299      	cmp	r1, r3
 800efb4:	f843 cc04 	str.w	ip, [r3, #-4]
 800efb8:	d8d9      	bhi.n	800ef6e <__gethex+0x352>
 800efba:	68a3      	ldr	r3, [r4, #8]
 800efbc:	459b      	cmp	fp, r3
 800efbe:	db17      	blt.n	800eff0 <__gethex+0x3d4>
 800efc0:	6861      	ldr	r1, [r4, #4]
 800efc2:	9801      	ldr	r0, [sp, #4]
 800efc4:	3101      	adds	r1, #1
 800efc6:	f7fd fe4b 	bl	800cc60 <_Balloc>
 800efca:	4681      	mov	r9, r0
 800efcc:	b918      	cbnz	r0, 800efd6 <__gethex+0x3ba>
 800efce:	4b1a      	ldr	r3, [pc, #104]	@ (800f038 <__gethex+0x41c>)
 800efd0:	4602      	mov	r2, r0
 800efd2:	2184      	movs	r1, #132	@ 0x84
 800efd4:	e6c5      	b.n	800ed62 <__gethex+0x146>
 800efd6:	6922      	ldr	r2, [r4, #16]
 800efd8:	3202      	adds	r2, #2
 800efda:	f104 010c 	add.w	r1, r4, #12
 800efde:	0092      	lsls	r2, r2, #2
 800efe0:	300c      	adds	r0, #12
 800efe2:	f7fc feda 	bl	800bd9a <memcpy>
 800efe6:	4621      	mov	r1, r4
 800efe8:	9801      	ldr	r0, [sp, #4]
 800efea:	f7fd fe79 	bl	800cce0 <_Bfree>
 800efee:	464c      	mov	r4, r9
 800eff0:	6923      	ldr	r3, [r4, #16]
 800eff2:	1c5a      	adds	r2, r3, #1
 800eff4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800eff8:	6122      	str	r2, [r4, #16]
 800effa:	2201      	movs	r2, #1
 800effc:	615a      	str	r2, [r3, #20]
 800effe:	e7be      	b.n	800ef7e <__gethex+0x362>
 800f000:	6922      	ldr	r2, [r4, #16]
 800f002:	455a      	cmp	r2, fp
 800f004:	dd0b      	ble.n	800f01e <__gethex+0x402>
 800f006:	2101      	movs	r1, #1
 800f008:	4620      	mov	r0, r4
 800f00a:	f7ff fd9f 	bl	800eb4c <rshift>
 800f00e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f012:	3701      	adds	r7, #1
 800f014:	42bb      	cmp	r3, r7
 800f016:	f6ff aee0 	blt.w	800edda <__gethex+0x1be>
 800f01a:	2501      	movs	r5, #1
 800f01c:	e7c2      	b.n	800efa4 <__gethex+0x388>
 800f01e:	f016 061f 	ands.w	r6, r6, #31
 800f022:	d0fa      	beq.n	800f01a <__gethex+0x3fe>
 800f024:	4453      	add	r3, sl
 800f026:	f1c6 0620 	rsb	r6, r6, #32
 800f02a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f02e:	f7fd ff09 	bl	800ce44 <__hi0bits>
 800f032:	42b0      	cmp	r0, r6
 800f034:	dbe7      	blt.n	800f006 <__gethex+0x3ea>
 800f036:	e7f0      	b.n	800f01a <__gethex+0x3fe>
 800f038:	0800f755 	.word	0x0800f755

0800f03c <L_shift>:
 800f03c:	f1c2 0208 	rsb	r2, r2, #8
 800f040:	0092      	lsls	r2, r2, #2
 800f042:	b570      	push	{r4, r5, r6, lr}
 800f044:	f1c2 0620 	rsb	r6, r2, #32
 800f048:	6843      	ldr	r3, [r0, #4]
 800f04a:	6804      	ldr	r4, [r0, #0]
 800f04c:	fa03 f506 	lsl.w	r5, r3, r6
 800f050:	432c      	orrs	r4, r5
 800f052:	40d3      	lsrs	r3, r2
 800f054:	6004      	str	r4, [r0, #0]
 800f056:	f840 3f04 	str.w	r3, [r0, #4]!
 800f05a:	4288      	cmp	r0, r1
 800f05c:	d3f4      	bcc.n	800f048 <L_shift+0xc>
 800f05e:	bd70      	pop	{r4, r5, r6, pc}

0800f060 <__match>:
 800f060:	b530      	push	{r4, r5, lr}
 800f062:	6803      	ldr	r3, [r0, #0]
 800f064:	3301      	adds	r3, #1
 800f066:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f06a:	b914      	cbnz	r4, 800f072 <__match+0x12>
 800f06c:	6003      	str	r3, [r0, #0]
 800f06e:	2001      	movs	r0, #1
 800f070:	bd30      	pop	{r4, r5, pc}
 800f072:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f076:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f07a:	2d19      	cmp	r5, #25
 800f07c:	bf98      	it	ls
 800f07e:	3220      	addls	r2, #32
 800f080:	42a2      	cmp	r2, r4
 800f082:	d0f0      	beq.n	800f066 <__match+0x6>
 800f084:	2000      	movs	r0, #0
 800f086:	e7f3      	b.n	800f070 <__match+0x10>

0800f088 <__hexnan>:
 800f088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f08c:	680b      	ldr	r3, [r1, #0]
 800f08e:	6801      	ldr	r1, [r0, #0]
 800f090:	115e      	asrs	r6, r3, #5
 800f092:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f096:	f013 031f 	ands.w	r3, r3, #31
 800f09a:	b087      	sub	sp, #28
 800f09c:	bf18      	it	ne
 800f09e:	3604      	addne	r6, #4
 800f0a0:	2500      	movs	r5, #0
 800f0a2:	1f37      	subs	r7, r6, #4
 800f0a4:	4682      	mov	sl, r0
 800f0a6:	4690      	mov	r8, r2
 800f0a8:	9301      	str	r3, [sp, #4]
 800f0aa:	f846 5c04 	str.w	r5, [r6, #-4]
 800f0ae:	46b9      	mov	r9, r7
 800f0b0:	463c      	mov	r4, r7
 800f0b2:	9502      	str	r5, [sp, #8]
 800f0b4:	46ab      	mov	fp, r5
 800f0b6:	784a      	ldrb	r2, [r1, #1]
 800f0b8:	1c4b      	adds	r3, r1, #1
 800f0ba:	9303      	str	r3, [sp, #12]
 800f0bc:	b342      	cbz	r2, 800f110 <__hexnan+0x88>
 800f0be:	4610      	mov	r0, r2
 800f0c0:	9105      	str	r1, [sp, #20]
 800f0c2:	9204      	str	r2, [sp, #16]
 800f0c4:	f7ff fd94 	bl	800ebf0 <__hexdig_fun>
 800f0c8:	2800      	cmp	r0, #0
 800f0ca:	d151      	bne.n	800f170 <__hexnan+0xe8>
 800f0cc:	9a04      	ldr	r2, [sp, #16]
 800f0ce:	9905      	ldr	r1, [sp, #20]
 800f0d0:	2a20      	cmp	r2, #32
 800f0d2:	d818      	bhi.n	800f106 <__hexnan+0x7e>
 800f0d4:	9b02      	ldr	r3, [sp, #8]
 800f0d6:	459b      	cmp	fp, r3
 800f0d8:	dd13      	ble.n	800f102 <__hexnan+0x7a>
 800f0da:	454c      	cmp	r4, r9
 800f0dc:	d206      	bcs.n	800f0ec <__hexnan+0x64>
 800f0de:	2d07      	cmp	r5, #7
 800f0e0:	dc04      	bgt.n	800f0ec <__hexnan+0x64>
 800f0e2:	462a      	mov	r2, r5
 800f0e4:	4649      	mov	r1, r9
 800f0e6:	4620      	mov	r0, r4
 800f0e8:	f7ff ffa8 	bl	800f03c <L_shift>
 800f0ec:	4544      	cmp	r4, r8
 800f0ee:	d952      	bls.n	800f196 <__hexnan+0x10e>
 800f0f0:	2300      	movs	r3, #0
 800f0f2:	f1a4 0904 	sub.w	r9, r4, #4
 800f0f6:	f844 3c04 	str.w	r3, [r4, #-4]
 800f0fa:	f8cd b008 	str.w	fp, [sp, #8]
 800f0fe:	464c      	mov	r4, r9
 800f100:	461d      	mov	r5, r3
 800f102:	9903      	ldr	r1, [sp, #12]
 800f104:	e7d7      	b.n	800f0b6 <__hexnan+0x2e>
 800f106:	2a29      	cmp	r2, #41	@ 0x29
 800f108:	d157      	bne.n	800f1ba <__hexnan+0x132>
 800f10a:	3102      	adds	r1, #2
 800f10c:	f8ca 1000 	str.w	r1, [sl]
 800f110:	f1bb 0f00 	cmp.w	fp, #0
 800f114:	d051      	beq.n	800f1ba <__hexnan+0x132>
 800f116:	454c      	cmp	r4, r9
 800f118:	d206      	bcs.n	800f128 <__hexnan+0xa0>
 800f11a:	2d07      	cmp	r5, #7
 800f11c:	dc04      	bgt.n	800f128 <__hexnan+0xa0>
 800f11e:	462a      	mov	r2, r5
 800f120:	4649      	mov	r1, r9
 800f122:	4620      	mov	r0, r4
 800f124:	f7ff ff8a 	bl	800f03c <L_shift>
 800f128:	4544      	cmp	r4, r8
 800f12a:	d936      	bls.n	800f19a <__hexnan+0x112>
 800f12c:	f1a8 0204 	sub.w	r2, r8, #4
 800f130:	4623      	mov	r3, r4
 800f132:	f853 1b04 	ldr.w	r1, [r3], #4
 800f136:	f842 1f04 	str.w	r1, [r2, #4]!
 800f13a:	429f      	cmp	r7, r3
 800f13c:	d2f9      	bcs.n	800f132 <__hexnan+0xaa>
 800f13e:	1b3b      	subs	r3, r7, r4
 800f140:	f023 0303 	bic.w	r3, r3, #3
 800f144:	3304      	adds	r3, #4
 800f146:	3401      	adds	r4, #1
 800f148:	3e03      	subs	r6, #3
 800f14a:	42b4      	cmp	r4, r6
 800f14c:	bf88      	it	hi
 800f14e:	2304      	movhi	r3, #4
 800f150:	4443      	add	r3, r8
 800f152:	2200      	movs	r2, #0
 800f154:	f843 2b04 	str.w	r2, [r3], #4
 800f158:	429f      	cmp	r7, r3
 800f15a:	d2fb      	bcs.n	800f154 <__hexnan+0xcc>
 800f15c:	683b      	ldr	r3, [r7, #0]
 800f15e:	b91b      	cbnz	r3, 800f168 <__hexnan+0xe0>
 800f160:	4547      	cmp	r7, r8
 800f162:	d128      	bne.n	800f1b6 <__hexnan+0x12e>
 800f164:	2301      	movs	r3, #1
 800f166:	603b      	str	r3, [r7, #0]
 800f168:	2005      	movs	r0, #5
 800f16a:	b007      	add	sp, #28
 800f16c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f170:	3501      	adds	r5, #1
 800f172:	2d08      	cmp	r5, #8
 800f174:	f10b 0b01 	add.w	fp, fp, #1
 800f178:	dd06      	ble.n	800f188 <__hexnan+0x100>
 800f17a:	4544      	cmp	r4, r8
 800f17c:	d9c1      	bls.n	800f102 <__hexnan+0x7a>
 800f17e:	2300      	movs	r3, #0
 800f180:	f844 3c04 	str.w	r3, [r4, #-4]
 800f184:	2501      	movs	r5, #1
 800f186:	3c04      	subs	r4, #4
 800f188:	6822      	ldr	r2, [r4, #0]
 800f18a:	f000 000f 	and.w	r0, r0, #15
 800f18e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f192:	6020      	str	r0, [r4, #0]
 800f194:	e7b5      	b.n	800f102 <__hexnan+0x7a>
 800f196:	2508      	movs	r5, #8
 800f198:	e7b3      	b.n	800f102 <__hexnan+0x7a>
 800f19a:	9b01      	ldr	r3, [sp, #4]
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d0dd      	beq.n	800f15c <__hexnan+0xd4>
 800f1a0:	f1c3 0320 	rsb	r3, r3, #32
 800f1a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f1a8:	40da      	lsrs	r2, r3
 800f1aa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f1ae:	4013      	ands	r3, r2
 800f1b0:	f846 3c04 	str.w	r3, [r6, #-4]
 800f1b4:	e7d2      	b.n	800f15c <__hexnan+0xd4>
 800f1b6:	3f04      	subs	r7, #4
 800f1b8:	e7d0      	b.n	800f15c <__hexnan+0xd4>
 800f1ba:	2004      	movs	r0, #4
 800f1bc:	e7d5      	b.n	800f16a <__hexnan+0xe2>

0800f1be <__ascii_mbtowc>:
 800f1be:	b082      	sub	sp, #8
 800f1c0:	b901      	cbnz	r1, 800f1c4 <__ascii_mbtowc+0x6>
 800f1c2:	a901      	add	r1, sp, #4
 800f1c4:	b142      	cbz	r2, 800f1d8 <__ascii_mbtowc+0x1a>
 800f1c6:	b14b      	cbz	r3, 800f1dc <__ascii_mbtowc+0x1e>
 800f1c8:	7813      	ldrb	r3, [r2, #0]
 800f1ca:	600b      	str	r3, [r1, #0]
 800f1cc:	7812      	ldrb	r2, [r2, #0]
 800f1ce:	1e10      	subs	r0, r2, #0
 800f1d0:	bf18      	it	ne
 800f1d2:	2001      	movne	r0, #1
 800f1d4:	b002      	add	sp, #8
 800f1d6:	4770      	bx	lr
 800f1d8:	4610      	mov	r0, r2
 800f1da:	e7fb      	b.n	800f1d4 <__ascii_mbtowc+0x16>
 800f1dc:	f06f 0001 	mvn.w	r0, #1
 800f1e0:	e7f8      	b.n	800f1d4 <__ascii_mbtowc+0x16>

0800f1e2 <_realloc_r>:
 800f1e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1e6:	4680      	mov	r8, r0
 800f1e8:	4615      	mov	r5, r2
 800f1ea:	460c      	mov	r4, r1
 800f1ec:	b921      	cbnz	r1, 800f1f8 <_realloc_r+0x16>
 800f1ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f1f2:	4611      	mov	r1, r2
 800f1f4:	f7fd bca8 	b.w	800cb48 <_malloc_r>
 800f1f8:	b92a      	cbnz	r2, 800f206 <_realloc_r+0x24>
 800f1fa:	f7fd fc31 	bl	800ca60 <_free_r>
 800f1fe:	2400      	movs	r4, #0
 800f200:	4620      	mov	r0, r4
 800f202:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f206:	f000 f840 	bl	800f28a <_malloc_usable_size_r>
 800f20a:	4285      	cmp	r5, r0
 800f20c:	4606      	mov	r6, r0
 800f20e:	d802      	bhi.n	800f216 <_realloc_r+0x34>
 800f210:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800f214:	d8f4      	bhi.n	800f200 <_realloc_r+0x1e>
 800f216:	4629      	mov	r1, r5
 800f218:	4640      	mov	r0, r8
 800f21a:	f7fd fc95 	bl	800cb48 <_malloc_r>
 800f21e:	4607      	mov	r7, r0
 800f220:	2800      	cmp	r0, #0
 800f222:	d0ec      	beq.n	800f1fe <_realloc_r+0x1c>
 800f224:	42b5      	cmp	r5, r6
 800f226:	462a      	mov	r2, r5
 800f228:	4621      	mov	r1, r4
 800f22a:	bf28      	it	cs
 800f22c:	4632      	movcs	r2, r6
 800f22e:	f7fc fdb4 	bl	800bd9a <memcpy>
 800f232:	4621      	mov	r1, r4
 800f234:	4640      	mov	r0, r8
 800f236:	f7fd fc13 	bl	800ca60 <_free_r>
 800f23a:	463c      	mov	r4, r7
 800f23c:	e7e0      	b.n	800f200 <_realloc_r+0x1e>

0800f23e <__ascii_wctomb>:
 800f23e:	4603      	mov	r3, r0
 800f240:	4608      	mov	r0, r1
 800f242:	b141      	cbz	r1, 800f256 <__ascii_wctomb+0x18>
 800f244:	2aff      	cmp	r2, #255	@ 0xff
 800f246:	d904      	bls.n	800f252 <__ascii_wctomb+0x14>
 800f248:	228a      	movs	r2, #138	@ 0x8a
 800f24a:	601a      	str	r2, [r3, #0]
 800f24c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f250:	4770      	bx	lr
 800f252:	700a      	strb	r2, [r1, #0]
 800f254:	2001      	movs	r0, #1
 800f256:	4770      	bx	lr

0800f258 <fiprintf>:
 800f258:	b40e      	push	{r1, r2, r3}
 800f25a:	b503      	push	{r0, r1, lr}
 800f25c:	4601      	mov	r1, r0
 800f25e:	ab03      	add	r3, sp, #12
 800f260:	4805      	ldr	r0, [pc, #20]	@ (800f278 <fiprintf+0x20>)
 800f262:	f853 2b04 	ldr.w	r2, [r3], #4
 800f266:	6800      	ldr	r0, [r0, #0]
 800f268:	9301      	str	r3, [sp, #4]
 800f26a:	f7ff f9b1 	bl	800e5d0 <_vfiprintf_r>
 800f26e:	b002      	add	sp, #8
 800f270:	f85d eb04 	ldr.w	lr, [sp], #4
 800f274:	b003      	add	sp, #12
 800f276:	4770      	bx	lr
 800f278:	20000020 	.word	0x20000020

0800f27c <abort>:
 800f27c:	b508      	push	{r3, lr}
 800f27e:	2006      	movs	r0, #6
 800f280:	f000 f834 	bl	800f2ec <raise>
 800f284:	2001      	movs	r0, #1
 800f286:	f7f2 fc99 	bl	8001bbc <_exit>

0800f28a <_malloc_usable_size_r>:
 800f28a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f28e:	1f18      	subs	r0, r3, #4
 800f290:	2b00      	cmp	r3, #0
 800f292:	bfbc      	itt	lt
 800f294:	580b      	ldrlt	r3, [r1, r0]
 800f296:	18c0      	addlt	r0, r0, r3
 800f298:	4770      	bx	lr

0800f29a <_raise_r>:
 800f29a:	291f      	cmp	r1, #31
 800f29c:	b538      	push	{r3, r4, r5, lr}
 800f29e:	4605      	mov	r5, r0
 800f2a0:	460c      	mov	r4, r1
 800f2a2:	d904      	bls.n	800f2ae <_raise_r+0x14>
 800f2a4:	2316      	movs	r3, #22
 800f2a6:	6003      	str	r3, [r0, #0]
 800f2a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f2ac:	bd38      	pop	{r3, r4, r5, pc}
 800f2ae:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f2b0:	b112      	cbz	r2, 800f2b8 <_raise_r+0x1e>
 800f2b2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f2b6:	b94b      	cbnz	r3, 800f2cc <_raise_r+0x32>
 800f2b8:	4628      	mov	r0, r5
 800f2ba:	f000 f831 	bl	800f320 <_getpid_r>
 800f2be:	4622      	mov	r2, r4
 800f2c0:	4601      	mov	r1, r0
 800f2c2:	4628      	mov	r0, r5
 800f2c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f2c8:	f000 b818 	b.w	800f2fc <_kill_r>
 800f2cc:	2b01      	cmp	r3, #1
 800f2ce:	d00a      	beq.n	800f2e6 <_raise_r+0x4c>
 800f2d0:	1c59      	adds	r1, r3, #1
 800f2d2:	d103      	bne.n	800f2dc <_raise_r+0x42>
 800f2d4:	2316      	movs	r3, #22
 800f2d6:	6003      	str	r3, [r0, #0]
 800f2d8:	2001      	movs	r0, #1
 800f2da:	e7e7      	b.n	800f2ac <_raise_r+0x12>
 800f2dc:	2100      	movs	r1, #0
 800f2de:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f2e2:	4620      	mov	r0, r4
 800f2e4:	4798      	blx	r3
 800f2e6:	2000      	movs	r0, #0
 800f2e8:	e7e0      	b.n	800f2ac <_raise_r+0x12>
	...

0800f2ec <raise>:
 800f2ec:	4b02      	ldr	r3, [pc, #8]	@ (800f2f8 <raise+0xc>)
 800f2ee:	4601      	mov	r1, r0
 800f2f0:	6818      	ldr	r0, [r3, #0]
 800f2f2:	f7ff bfd2 	b.w	800f29a <_raise_r>
 800f2f6:	bf00      	nop
 800f2f8:	20000020 	.word	0x20000020

0800f2fc <_kill_r>:
 800f2fc:	b538      	push	{r3, r4, r5, lr}
 800f2fe:	4d07      	ldr	r5, [pc, #28]	@ (800f31c <_kill_r+0x20>)
 800f300:	2300      	movs	r3, #0
 800f302:	4604      	mov	r4, r0
 800f304:	4608      	mov	r0, r1
 800f306:	4611      	mov	r1, r2
 800f308:	602b      	str	r3, [r5, #0]
 800f30a:	f7f2 fc47 	bl	8001b9c <_kill>
 800f30e:	1c43      	adds	r3, r0, #1
 800f310:	d102      	bne.n	800f318 <_kill_r+0x1c>
 800f312:	682b      	ldr	r3, [r5, #0]
 800f314:	b103      	cbz	r3, 800f318 <_kill_r+0x1c>
 800f316:	6023      	str	r3, [r4, #0]
 800f318:	bd38      	pop	{r3, r4, r5, pc}
 800f31a:	bf00      	nop
 800f31c:	200014e0 	.word	0x200014e0

0800f320 <_getpid_r>:
 800f320:	f7f2 bc34 	b.w	8001b8c <_getpid>

0800f324 <_init>:
 800f324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f326:	bf00      	nop
 800f328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f32a:	bc08      	pop	{r3}
 800f32c:	469e      	mov	lr, r3
 800f32e:	4770      	bx	lr

0800f330 <_fini>:
 800f330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f332:	bf00      	nop
 800f334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f336:	bc08      	pop	{r3}
 800f338:	469e      	mov	lr, r3
 800f33a:	4770      	bx	lr
