{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 22:51:42 2019 " "Info: Processing started: Sat Dec 21 22:51:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hmr_cpu -c hmr_cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hmr_cpu -c hmr_cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[3\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[3\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[1\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[1\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[0\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[0\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[6\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[6\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[5\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[5\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[4\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[4\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|T0\[6\] " "Warning: Node \"ALU:inst\|T0\[6\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[13\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[13\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[14\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[14\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[15\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[15\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[9\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[9\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[7\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[7\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|T0\[2\] " "Warning: Node \"ALU:inst\|T0\[2\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|T0\[3\] " "Warning: Node \"ALU:inst\|T0\[3\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[8\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[8\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[10\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[10\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[12\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[12\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[11\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[11\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|CF " "Warning: Node \"ALU:inst\|CF\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|T0\[7\] " "Warning: Node \"ALU:inst\|T0\[7\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|T0\[0\] " "Warning: Node \"ALU:inst\|T0\[0\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|T0\[5\] " "Warning: Node \"ALU:inst\|T0\[5\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|T0\[4\] " "Warning: Node \"ALU:inst\|T0\[4\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|T0\[1\] " "Warning: Node \"ALU:inst\|T0\[1\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|T0\[8\] " "Warning: Node \"ALU:inst\|T0\[8\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[2\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[2\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "30 " "Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ALU:inst\|CF~4 " "Info: Detected gated clock \"ALU:inst\|CF~4\" as buffer" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 11 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|CF~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|process_0~15 " "Info: Detected gated clock \"decoder_n_m:inst16\|process_0~15\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|process_0~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~10 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~10\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~9 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~9\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|process_0~18 " "Info: Detected gated clock \"decoder_n_m:inst16\|process_0~18\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|process_0~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~8 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~8\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~7 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~7\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~6 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~6\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~5 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~5\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~4 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~4\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst3\|Q\[0\] " "Info: Detected ripple clock \"IR:inst3\|Q\[0\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst3\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TYJCQ:inst2\|BO\[7\]~18 " "Info: Detected gated clock \"TYJCQ:inst2\|BO\[7\]~18\" as buffer" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TYJCQ:inst2\|BO\[7\]~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|process_0~6 " "Info: Detected gated clock \"decoder_n_m:inst16\|process_0~6\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|process_0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|process_0~19 " "Info: Detected gated clock \"decoder_n_m:inst16\|process_0~19\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|process_0~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst3\|Q\[2\] " "Info: Detected ripple clock \"IR:inst3\|Q\[2\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst3\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~1 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~1\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|T0\[7\]~35 " "Info: Detected gated clock \"ALU:inst\|T0\[7\]~35\" as buffer" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 17 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|T0\[7\]~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|process_0~16 " "Info: Detected gated clock \"decoder_n_m:inst16\|process_0~16\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|process_0~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~0 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~0\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst3\|Q\[5\] " "Info: Detected ripple clock \"IR:inst3\|Q\[5\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst3\|Q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst3\|Q\[7\] " "Info: Detected ripple clock \"IR:inst3\|Q\[7\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst3\|Q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst3\|Q\[4\] " "Info: Detected ripple clock \"IR:inst3\|Q\[4\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst3\|Q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst3\|Q\[6\] " "Info: Detected ripple clock \"IR:inst3\|Q\[6\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst3\|Q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ztcx:inst22\|process_0~5 " "Info: Detected gated clock \"ztcx:inst22\|process_0~5\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ztcx:inst22\|process_0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst3\|Q\[3\] " "Info: Detected ripple clock \"IR:inst3\|Q\[3\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst3\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst3\|Q\[1\] " "Info: Detected ripple clock \"IR:inst3\|Q\[1\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst3\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~2 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~2\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~3 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~3\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|process_0~17 " "Info: Detected gated clock \"decoder_n_m:inst16\|process_0~17\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|process_0~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|process_0~13 " "Info: Detected gated clock \"decoder_n_m:inst16\|process_0~13\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|process_0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register decoder_n_m:inst16\|ORDER\[12\] memory lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7~porta_datain_reg5 26.41 MHz 37.87 ns Internal " "Info: Clock \"clk\" has Internal fmax of 26.41 MHz between source register \"decoder_n_m:inst16\|ORDER\[12\]\" and destination memory \"lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7~porta_datain_reg5\" (period= 37.87 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.517 ns + Longest register memory " "Info: + Longest register to memory delay is 6.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decoder_n_m:inst16\|ORDER\[12\] 1 REG LC_X22_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y7_N0; Fanout = 1; REG Node = 'decoder_n_m:inst16\|ORDER\[12\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.292 ns) 1.589 ns ztcx:inst22\|ZF_EN~0 2 COMB LC_X21_Y6_N3 2 " "Info: 2: + IC(1.297 ns) + CELL(0.292 ns) = 1.589 ns; Loc. = LC_X21_Y6_N3; Fanout = 2; COMB Node = 'ztcx:inst22\|ZF_EN~0'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { decoder_n_m:inst16|ORDER[12] ztcx:inst22|ZF_EN~0 } "NODE_NAME" } } { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.114 ns) 2.122 ns YWJCQ:inst8\|w\[7\]~28 3 COMB LC_X21_Y6_N0 3 " "Info: 3: + IC(0.419 ns) + CELL(0.114 ns) = 2.122 ns; Loc. = LC_X21_Y6_N0; Fanout = 3; COMB Node = 'YWJCQ:inst8\|w\[7\]~28'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { ztcx:inst22|ZF_EN~0 YWJCQ:inst8|w[7]~28 } "NODE_NAME" } } { "../YWJCQ/YWJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/YWJCQ/YWJCQ.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 2.418 ns YWJCQ:inst8\|w\[7\]~24 4 COMB LC_X21_Y6_N1 25 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 2.418 ns; Loc. = LC_X21_Y6_N1; Fanout = 25; COMB Node = 'YWJCQ:inst8\|w\[7\]~24'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { YWJCQ:inst8|w[7]~28 YWJCQ:inst8|w[7]~24 } "NODE_NAME" } } { "../YWJCQ/YWJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/YWJCQ/YWJCQ.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.292 ns) 3.910 ns inst19\[2\]~30 5 COMB LC_X18_Y6_N6 3 " "Info: 5: + IC(1.200 ns) + CELL(0.292 ns) = 3.910 ns; Loc. = LC_X18_Y6_N6; Fanout = 3; COMB Node = 'inst19\[2\]~30'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { YWJCQ:inst8|w[7]~24 inst19[2]~30 } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -128 296 344 -96 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.114 ns) 4.449 ns inst19\[2\]~40 6 COMB LC_X18_Y6_N0 5 " "Info: 6: + IC(0.425 ns) + CELL(0.114 ns) = 4.449 ns; Loc. = LC_X18_Y6_N0; Fanout = 5; COMB Node = 'inst19\[2\]~40'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { inst19[2]~30 inst19[2]~40 } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -128 296 344 -96 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.712 ns) + CELL(0.356 ns) 6.517 ns lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7~porta_datain_reg5 7 MEM M4K_X13_Y6 1 " "Info: 7: + IC(1.712 ns) + CELL(0.356 ns) = 6.517 ns; Loc. = M4K_X13_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7~porta_datain_reg5'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { inst19[2]~40 lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/db/altsyncram_ii91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 19.67 % ) " "Info: Total cell delay = 1.282 ns ( 19.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.235 ns ( 80.33 % ) " "Info: Total interconnect delay = 5.235 ns ( 80.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.517 ns" { decoder_n_m:inst16|ORDER[12] ztcx:inst22|ZF_EN~0 YWJCQ:inst8|w[7]~28 YWJCQ:inst8|w[7]~24 inst19[2]~30 inst19[2]~40 lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.517 ns" { decoder_n_m:inst16|ORDER[12] {} ztcx:inst22|ZF_EN~0 {} YWJCQ:inst8|w[7]~28 {} YWJCQ:inst8|w[7]~24 {} inst19[2]~30 {} inst19[2]~40 {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg5 {} } { 0.000ns 1.297ns 0.419ns 0.182ns 1.200ns 0.425ns 1.712ns } { 0.000ns 0.292ns 0.114ns 0.114ns 0.292ns 0.114ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-12.325 ns - Smallest " "Info: - Smallest clock skew is -12.325 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.796 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.722 ns) 2.796 ns lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7~porta_datain_reg5 2 MEM M4K_X13_Y6 1 " "Info: 2: + IC(0.605 ns) + CELL(0.722 ns) = 2.796 ns; Loc. = M4K_X13_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7~porta_datain_reg5'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { clk lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/db/altsyncram_ii91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.36 % ) " "Info: Total cell delay = 2.191 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.605 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.605 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { clk lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { clk {} clk~out0 {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.605ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 15.121 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 15.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.935 ns) 3.009 ns IR:inst3\|Q\[4\] 2 REG LC_X20_Y6_N2 13 " "Info: 2: + IC(0.605 ns) + CELL(0.935 ns) = 3.009 ns; Loc. = LC_X20_Y6_N2; Fanout = 13; REG Node = 'IR:inst3\|Q\[4\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { clk IR:inst3|Q[4] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.292 ns) 5.003 ns decoder_n_m:inst16\|Equal18~0 3 COMB LC_X15_Y6_N6 5 " "Info: 3: + IC(1.702 ns) + CELL(0.292 ns) = 5.003 ns; Loc. = LC_X15_Y6_N6; Fanout = 5; COMB Node = 'decoder_n_m:inst16\|Equal18~0'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { IR:inst3|Q[4] decoder_n_m:inst16|Equal18~0 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.590 ns) 6.035 ns ALU:inst\|T0\[7\]~57 4 COMB LC_X15_Y6_N8 2 " "Info: 4: + IC(0.442 ns) + CELL(0.590 ns) = 6.035 ns; Loc. = LC_X15_Y6_N8; Fanout = 2; COMB Node = 'ALU:inst\|T0\[7\]~57'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { decoder_n_m:inst16|Equal18~0 ALU:inst|T0[7]~57 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.590 ns) 7.353 ns decoder_n_m:inst16\|ORDER\[14\]~141 5 COMB LC_X16_Y6_N1 3 " "Info: 5: + IC(0.728 ns) + CELL(0.590 ns) = 7.353 ns; Loc. = LC_X16_Y6_N1; Fanout = 3; COMB Node = 'decoder_n_m:inst16\|ORDER\[14\]~141'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { ALU:inst|T0[7]~57 decoder_n_m:inst16|ORDER[14]~141 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.292 ns) 8.894 ns decoder_n_m:inst16\|ORDER\[15\]~142 6 COMB LC_X12_Y6_N8 1 " "Info: 6: + IC(1.249 ns) + CELL(0.292 ns) = 8.894 ns; Loc. = LC_X12_Y6_N8; Fanout = 1; COMB Node = 'decoder_n_m:inst16\|ORDER\[15\]~142'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { decoder_n_m:inst16|ORDER[14]~141 decoder_n_m:inst16|ORDER[15]~142 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.190 ns decoder_n_m:inst16\|ORDER\[15\]~143 7 COMB LC_X12_Y6_N9 2 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 9.190 ns; Loc. = LC_X12_Y6_N9; Fanout = 2; COMB Node = 'decoder_n_m:inst16\|ORDER\[15\]~143'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { decoder_n_m:inst16|ORDER[15]~142 decoder_n_m:inst16|ORDER[15]~143 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.442 ns) 10.383 ns decoder_n_m:inst16\|ORDER\[15\]~129 8 COMB LC_X11_Y6_N6 16 " "Info: 8: + IC(0.751 ns) + CELL(0.442 ns) = 10.383 ns; Loc. = LC_X11_Y6_N6; Fanout = 16; COMB Node = 'decoder_n_m:inst16\|ORDER\[15\]~129'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { decoder_n_m:inst16|ORDER[15]~143 decoder_n_m:inst16|ORDER[15]~129 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.446 ns) + CELL(0.292 ns) 15.121 ns decoder_n_m:inst16\|ORDER\[12\] 9 REG LC_X22_Y7_N0 1 " "Info: 9: + IC(4.446 ns) + CELL(0.292 ns) = 15.121 ns; Loc. = LC_X22_Y7_N0; Fanout = 1; REG Node = 'decoder_n_m:inst16\|ORDER\[12\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.738 ns" { decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.016 ns ( 33.17 % ) " "Info: Total cell delay = 5.016 ns ( 33.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.105 ns ( 66.83 % ) " "Info: Total interconnect delay = 10.105 ns ( 66.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.121 ns" { clk IR:inst3|Q[4] decoder_n_m:inst16|Equal18~0 ALU:inst|T0[7]~57 decoder_n_m:inst16|ORDER[14]~141 decoder_n_m:inst16|ORDER[15]~142 decoder_n_m:inst16|ORDER[15]~143 decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.121 ns" { clk {} clk~out0 {} IR:inst3|Q[4] {} decoder_n_m:inst16|Equal18~0 {} ALU:inst|T0[7]~57 {} decoder_n_m:inst16|ORDER[14]~141 {} decoder_n_m:inst16|ORDER[15]~142 {} decoder_n_m:inst16|ORDER[15]~143 {} decoder_n_m:inst16|ORDER[15]~129 {} decoder_n_m:inst16|ORDER[12] {} } { 0.000ns 0.000ns 0.605ns 1.702ns 0.442ns 0.728ns 1.249ns 0.182ns 0.751ns 4.446ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.590ns 0.590ns 0.292ns 0.114ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { clk lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { clk {} clk~out0 {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.605ns } { 0.000ns 1.469ns 0.722ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.121 ns" { clk IR:inst3|Q[4] decoder_n_m:inst16|Equal18~0 ALU:inst|T0[7]~57 decoder_n_m:inst16|ORDER[14]~141 decoder_n_m:inst16|ORDER[15]~142 decoder_n_m:inst16|ORDER[15]~143 decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.121 ns" { clk {} clk~out0 {} IR:inst3|Q[4] {} decoder_n_m:inst16|Equal18~0 {} ALU:inst|T0[7]~57 {} decoder_n_m:inst16|ORDER[14]~141 {} decoder_n_m:inst16|ORDER[15]~142 {} decoder_n_m:inst16|ORDER[15]~143 {} decoder_n_m:inst16|ORDER[15]~129 {} decoder_n_m:inst16|ORDER[12] {} } { 0.000ns 0.000ns 0.605ns 1.702ns 0.442ns 0.728ns 1.249ns 0.182ns 0.751ns 4.446ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.590ns 0.590ns 0.292ns 0.114ns 0.442ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_ii91.tdf" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/db/altsyncram_ii91.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } } { "db/altsyncram_ii91.tdf" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/db/altsyncram_ii91.tdf" 183 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.517 ns" { decoder_n_m:inst16|ORDER[12] ztcx:inst22|ZF_EN~0 YWJCQ:inst8|w[7]~28 YWJCQ:inst8|w[7]~24 inst19[2]~30 inst19[2]~40 lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.517 ns" { decoder_n_m:inst16|ORDER[12] {} ztcx:inst22|ZF_EN~0 {} YWJCQ:inst8|w[7]~28 {} YWJCQ:inst8|w[7]~24 {} inst19[2]~30 {} inst19[2]~40 {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg5 {} } { 0.000ns 1.297ns 0.419ns 0.182ns 1.200ns 0.425ns 1.712ns } { 0.000ns 0.292ns 0.114ns 0.114ns 0.292ns 0.114ns 0.356ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { clk lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg5 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { clk {} clk~out0 {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.605ns } { 0.000ns 1.469ns 0.722ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.121 ns" { clk IR:inst3|Q[4] decoder_n_m:inst16|Equal18~0 ALU:inst|T0[7]~57 decoder_n_m:inst16|ORDER[14]~141 decoder_n_m:inst16|ORDER[15]~142 decoder_n_m:inst16|ORDER[15]~143 decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.121 ns" { clk {} clk~out0 {} IR:inst3|Q[4] {} decoder_n_m:inst16|Equal18~0 {} ALU:inst|T0[7]~57 {} decoder_n_m:inst16|ORDER[14]~141 {} decoder_n_m:inst16|ORDER[15]~142 {} decoder_n_m:inst16|ORDER[15]~143 {} decoder_n_m:inst16|ORDER[15]~129 {} decoder_n_m:inst16|ORDER[12] {} } { 0.000ns 0.000ns 0.605ns 1.702ns 0.442ns 0.728ns 1.249ns 0.182ns 0.751ns 4.446ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.590ns 0.590ns 0.292ns 0.114ns 0.442ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "IR:inst3\|Q\[7\] decoder_n_m:inst16\|ORDER\[11\] clk 10.188 ns " "Info: Found hold time violation between source  pin or register \"IR:inst3\|Q\[7\]\" and destination pin or register \"decoder_n_m:inst16\|ORDER\[11\]\" for clock \"clk\" (Hold time is 10.188 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.366 ns + Largest " "Info: + Largest clock skew is 12.366 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 15.151 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 15.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.935 ns) 3.009 ns IR:inst3\|Q\[4\] 2 REG LC_X20_Y6_N2 13 " "Info: 2: + IC(0.605 ns) + CELL(0.935 ns) = 3.009 ns; Loc. = LC_X20_Y6_N2; Fanout = 13; REG Node = 'IR:inst3\|Q\[4\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { clk IR:inst3|Q[4] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.292 ns) 5.003 ns decoder_n_m:inst16\|Equal18~0 3 COMB LC_X15_Y6_N6 5 " "Info: 3: + IC(1.702 ns) + CELL(0.292 ns) = 5.003 ns; Loc. = LC_X15_Y6_N6; Fanout = 5; COMB Node = 'decoder_n_m:inst16\|Equal18~0'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { IR:inst3|Q[4] decoder_n_m:inst16|Equal18~0 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.590 ns) 6.035 ns ALU:inst\|T0\[7\]~57 4 COMB LC_X15_Y6_N8 2 " "Info: 4: + IC(0.442 ns) + CELL(0.590 ns) = 6.035 ns; Loc. = LC_X15_Y6_N8; Fanout = 2; COMB Node = 'ALU:inst\|T0\[7\]~57'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { decoder_n_m:inst16|Equal18~0 ALU:inst|T0[7]~57 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.590 ns) 7.353 ns decoder_n_m:inst16\|ORDER\[14\]~141 5 COMB LC_X16_Y6_N1 3 " "Info: 5: + IC(0.728 ns) + CELL(0.590 ns) = 7.353 ns; Loc. = LC_X16_Y6_N1; Fanout = 3; COMB Node = 'decoder_n_m:inst16\|ORDER\[14\]~141'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { ALU:inst|T0[7]~57 decoder_n_m:inst16|ORDER[14]~141 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.292 ns) 8.894 ns decoder_n_m:inst16\|ORDER\[15\]~142 6 COMB LC_X12_Y6_N8 1 " "Info: 6: + IC(1.249 ns) + CELL(0.292 ns) = 8.894 ns; Loc. = LC_X12_Y6_N8; Fanout = 1; COMB Node = 'decoder_n_m:inst16\|ORDER\[15\]~142'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { decoder_n_m:inst16|ORDER[14]~141 decoder_n_m:inst16|ORDER[15]~142 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.190 ns decoder_n_m:inst16\|ORDER\[15\]~143 7 COMB LC_X12_Y6_N9 2 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 9.190 ns; Loc. = LC_X12_Y6_N9; Fanout = 2; COMB Node = 'decoder_n_m:inst16\|ORDER\[15\]~143'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { decoder_n_m:inst16|ORDER[15]~142 decoder_n_m:inst16|ORDER[15]~143 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.442 ns) 10.383 ns decoder_n_m:inst16\|ORDER\[15\]~129 8 COMB LC_X11_Y6_N6 16 " "Info: 8: + IC(0.751 ns) + CELL(0.442 ns) = 10.383 ns; Loc. = LC_X11_Y6_N6; Fanout = 16; COMB Node = 'decoder_n_m:inst16\|ORDER\[15\]~129'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { decoder_n_m:inst16|ORDER[15]~143 decoder_n_m:inst16|ORDER[15]~129 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.476 ns) + CELL(0.292 ns) 15.151 ns decoder_n_m:inst16\|ORDER\[11\] 9 REG LC_X15_Y6_N0 1 " "Info: 9: + IC(4.476 ns) + CELL(0.292 ns) = 15.151 ns; Loc. = LC_X15_Y6_N0; Fanout = 1; REG Node = 'decoder_n_m:inst16\|ORDER\[11\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.768 ns" { decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[11] } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.016 ns ( 33.11 % ) " "Info: Total cell delay = 5.016 ns ( 33.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.135 ns ( 66.89 % ) " "Info: Total interconnect delay = 10.135 ns ( 66.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.151 ns" { clk IR:inst3|Q[4] decoder_n_m:inst16|Equal18~0 ALU:inst|T0[7]~57 decoder_n_m:inst16|ORDER[14]~141 decoder_n_m:inst16|ORDER[15]~142 decoder_n_m:inst16|ORDER[15]~143 decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[11] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.151 ns" { clk {} clk~out0 {} IR:inst3|Q[4] {} decoder_n_m:inst16|Equal18~0 {} ALU:inst|T0[7]~57 {} decoder_n_m:inst16|ORDER[14]~141 {} decoder_n_m:inst16|ORDER[15]~142 {} decoder_n_m:inst16|ORDER[15]~143 {} decoder_n_m:inst16|ORDER[15]~129 {} decoder_n_m:inst16|ORDER[11] {} } { 0.000ns 0.000ns 0.605ns 1.702ns 0.442ns 0.728ns 1.249ns 0.182ns 0.751ns 4.476ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.590ns 0.590ns 0.292ns 0.114ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.785 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.711 ns) 2.785 ns IR:inst3\|Q\[7\] 2 REG LC_X19_Y6_N5 13 " "Info: 2: + IC(0.605 ns) + CELL(0.711 ns) = 2.785 ns; Loc. = LC_X19_Y6_N5; Fanout = 13; REG Node = 'IR:inst3\|Q\[7\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { clk IR:inst3|Q[7] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.28 % ) " "Info: Total cell delay = 2.180 ns ( 78.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.605 ns ( 21.72 % ) " "Info: Total interconnect delay = 0.605 ns ( 21.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clk IR:inst3|Q[7] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { clk {} clk~out0 {} IR:inst3|Q[7] {} } { 0.000ns 0.000ns 0.605ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.151 ns" { clk IR:inst3|Q[4] decoder_n_m:inst16|Equal18~0 ALU:inst|T0[7]~57 decoder_n_m:inst16|ORDER[14]~141 decoder_n_m:inst16|ORDER[15]~142 decoder_n_m:inst16|ORDER[15]~143 decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[11] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.151 ns" { clk {} clk~out0 {} IR:inst3|Q[4] {} decoder_n_m:inst16|Equal18~0 {} ALU:inst|T0[7]~57 {} decoder_n_m:inst16|ORDER[14]~141 {} decoder_n_m:inst16|ORDER[15]~142 {} decoder_n_m:inst16|ORDER[15]~143 {} decoder_n_m:inst16|ORDER[15]~129 {} decoder_n_m:inst16|ORDER[11] {} } { 0.000ns 0.000ns 0.605ns 1.702ns 0.442ns 0.728ns 1.249ns 0.182ns 0.751ns 4.476ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.590ns 0.590ns 0.292ns 0.114ns 0.442ns 0.292ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clk IR:inst3|Q[7] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { clk {} clk~out0 {} IR:inst3|Q[7] {} } { 0.000ns 0.000ns 0.605ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.954 ns - Shortest register register " "Info: - Shortest register to register delay is 1.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst3\|Q\[7\] 1 REG LC_X19_Y6_N5 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y6_N5; Fanout = 13; REG Node = 'IR:inst3\|Q\[7\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst3|Q[7] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.114 ns) 1.395 ns decoder_n_m:inst16\|Equal18~5 2 COMB LC_X15_Y6_N5 3 " "Info: 2: + IC(1.281 ns) + CELL(0.114 ns) = 1.395 ns; Loc. = LC_X15_Y6_N5; Fanout = 3; COMB Node = 'decoder_n_m:inst16\|Equal18~5'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { IR:inst3|Q[7] decoder_n_m:inst16|Equal18~5 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.114 ns) 1.954 ns decoder_n_m:inst16\|ORDER\[11\] 3 REG LC_X15_Y6_N0 1 " "Info: 3: + IC(0.445 ns) + CELL(0.114 ns) = 1.954 ns; Loc. = LC_X15_Y6_N0; Fanout = 1; REG Node = 'decoder_n_m:inst16\|ORDER\[11\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { decoder_n_m:inst16|Equal18~5 decoder_n_m:inst16|ORDER[11] } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 11.67 % ) " "Info: Total cell delay = 0.228 ns ( 11.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.726 ns ( 88.33 % ) " "Info: Total interconnect delay = 1.726 ns ( 88.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { IR:inst3|Q[7] decoder_n_m:inst16|Equal18~5 decoder_n_m:inst16|ORDER[11] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.954 ns" { IR:inst3|Q[7] {} decoder_n_m:inst16|Equal18~5 {} decoder_n_m:inst16|ORDER[11] {} } { 0.000ns 1.281ns 0.445ns } { 0.000ns 0.114ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.151 ns" { clk IR:inst3|Q[4] decoder_n_m:inst16|Equal18~0 ALU:inst|T0[7]~57 decoder_n_m:inst16|ORDER[14]~141 decoder_n_m:inst16|ORDER[15]~142 decoder_n_m:inst16|ORDER[15]~143 decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[11] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.151 ns" { clk {} clk~out0 {} IR:inst3|Q[4] {} decoder_n_m:inst16|Equal18~0 {} ALU:inst|T0[7]~57 {} decoder_n_m:inst16|ORDER[14]~141 {} decoder_n_m:inst16|ORDER[15]~142 {} decoder_n_m:inst16|ORDER[15]~143 {} decoder_n_m:inst16|ORDER[15]~129 {} decoder_n_m:inst16|ORDER[11] {} } { 0.000ns 0.000ns 0.605ns 1.702ns 0.442ns 0.728ns 1.249ns 0.182ns 0.751ns 4.476ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.590ns 0.590ns 0.292ns 0.114ns 0.442ns 0.292ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clk IR:inst3|Q[7] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { clk {} clk~out0 {} IR:inst3|Q[7] {} } { 0.000ns 0.000ns 0.605ns } { 0.000ns 1.469ns 0.711ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { IR:inst3|Q[7] decoder_n_m:inst16|Equal18~5 decoder_n_m:inst16|ORDER[11] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.954 ns" { IR:inst3|Q[7] {} decoder_n_m:inst16|Equal18~5 {} decoder_n_m:inst16|ORDER[11] {} } { 0.000ns 1.281ns 0.445ns } { 0.000ns 0.114ns 0.114ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7~porta_datain_reg3 IN\[4\] clk 9.445 ns memory " "Info: tsu for memory \"lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7~porta_datain_reg3\" (data pin = \"IN\[4\]\", clock pin = \"clk\") is 9.445 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.148 ns + Longest pin memory " "Info: + Longest pin to memory delay is 12.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns IN\[4\] 1 PIN PIN_100 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_100; Fanout = 1; PIN Node = 'IN\[4\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -120 40 208 -104 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.690 ns) + CELL(0.590 ns) 9.755 ns inst19\[4\]~25 2 COMB LC_X20_Y6_N1 3 " "Info: 2: + IC(7.690 ns) + CELL(0.590 ns) = 9.755 ns; Loc. = LC_X20_Y6_N1; Fanout = 3; COMB Node = 'inst19\[4\]~25'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.280 ns" { IN[4] inst19[4]~25 } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -128 296 344 -96 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 10.051 ns inst19\[4\]~26 3 COMB LC_X20_Y6_N2 5 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 10.051 ns; Loc. = LC_X20_Y6_N2; Fanout = 5; COMB Node = 'inst19\[4\]~26'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { inst19[4]~25 inst19[4]~26 } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -128 296 344 -96 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.741 ns) + CELL(0.356 ns) 12.148 ns lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7~porta_datain_reg3 4 MEM M4K_X13_Y6 1 " "Info: 4: + IC(1.741 ns) + CELL(0.356 ns) = 12.148 ns; Loc. = M4K_X13_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7~porta_datain_reg3'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { inst19[4]~26 lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/db/altsyncram_ii91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.535 ns ( 20.87 % ) " "Info: Total cell delay = 2.535 ns ( 20.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.613 ns ( 79.13 % ) " "Info: Total interconnect delay = 9.613 ns ( 79.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.148 ns" { IN[4] inst19[4]~25 inst19[4]~26 lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg3 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.148 ns" { IN[4] {} IN[4]~out0 {} inst19[4]~25 {} inst19[4]~26 {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg3 {} } { 0.000ns 0.000ns 7.690ns 0.182ns 1.741ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_ii91.tdf" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/db/altsyncram_ii91.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.796 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.722 ns) 2.796 ns lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7~porta_datain_reg3 2 MEM M4K_X13_Y6 1 " "Info: 2: + IC(0.605 ns) + CELL(0.722 ns) = 2.796 ns; Loc. = M4K_X13_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7~porta_datain_reg3'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { clk lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/db/altsyncram_ii91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.36 % ) " "Info: Total cell delay = 2.191 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.605 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.605 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { clk lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg3 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { clk {} clk~out0 {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.605ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.148 ns" { IN[4] inst19[4]~25 inst19[4]~26 lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg3 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.148 ns" { IN[4] {} IN[4]~out0 {} inst19[4]~25 {} inst19[4]~26 {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg3 {} } { 0.000ns 0.000ns 7.690ns 0.182ns 1.741ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.356ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { clk lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg3 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { clk {} clk~out0 {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.605ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk YWJCQ\[4\] decoder_n_m:inst16\|ORDER\[12\] 24.724 ns register " "Info: tco from clock \"clk\" to destination pin \"YWJCQ\[4\]\" through register \"decoder_n_m:inst16\|ORDER\[12\]\" is 24.724 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 15.121 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 15.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.935 ns) 3.009 ns IR:inst3\|Q\[4\] 2 REG LC_X20_Y6_N2 13 " "Info: 2: + IC(0.605 ns) + CELL(0.935 ns) = 3.009 ns; Loc. = LC_X20_Y6_N2; Fanout = 13; REG Node = 'IR:inst3\|Q\[4\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { clk IR:inst3|Q[4] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.292 ns) 5.003 ns decoder_n_m:inst16\|Equal18~0 3 COMB LC_X15_Y6_N6 5 " "Info: 3: + IC(1.702 ns) + CELL(0.292 ns) = 5.003 ns; Loc. = LC_X15_Y6_N6; Fanout = 5; COMB Node = 'decoder_n_m:inst16\|Equal18~0'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { IR:inst3|Q[4] decoder_n_m:inst16|Equal18~0 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.590 ns) 6.035 ns ALU:inst\|T0\[7\]~57 4 COMB LC_X15_Y6_N8 2 " "Info: 4: + IC(0.442 ns) + CELL(0.590 ns) = 6.035 ns; Loc. = LC_X15_Y6_N8; Fanout = 2; COMB Node = 'ALU:inst\|T0\[7\]~57'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { decoder_n_m:inst16|Equal18~0 ALU:inst|T0[7]~57 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.590 ns) 7.353 ns decoder_n_m:inst16\|ORDER\[14\]~141 5 COMB LC_X16_Y6_N1 3 " "Info: 5: + IC(0.728 ns) + CELL(0.590 ns) = 7.353 ns; Loc. = LC_X16_Y6_N1; Fanout = 3; COMB Node = 'decoder_n_m:inst16\|ORDER\[14\]~141'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { ALU:inst|T0[7]~57 decoder_n_m:inst16|ORDER[14]~141 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.292 ns) 8.894 ns decoder_n_m:inst16\|ORDER\[15\]~142 6 COMB LC_X12_Y6_N8 1 " "Info: 6: + IC(1.249 ns) + CELL(0.292 ns) = 8.894 ns; Loc. = LC_X12_Y6_N8; Fanout = 1; COMB Node = 'decoder_n_m:inst16\|ORDER\[15\]~142'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { decoder_n_m:inst16|ORDER[14]~141 decoder_n_m:inst16|ORDER[15]~142 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.190 ns decoder_n_m:inst16\|ORDER\[15\]~143 7 COMB LC_X12_Y6_N9 2 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 9.190 ns; Loc. = LC_X12_Y6_N9; Fanout = 2; COMB Node = 'decoder_n_m:inst16\|ORDER\[15\]~143'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { decoder_n_m:inst16|ORDER[15]~142 decoder_n_m:inst16|ORDER[15]~143 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.442 ns) 10.383 ns decoder_n_m:inst16\|ORDER\[15\]~129 8 COMB LC_X11_Y6_N6 16 " "Info: 8: + IC(0.751 ns) + CELL(0.442 ns) = 10.383 ns; Loc. = LC_X11_Y6_N6; Fanout = 16; COMB Node = 'decoder_n_m:inst16\|ORDER\[15\]~129'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { decoder_n_m:inst16|ORDER[15]~143 decoder_n_m:inst16|ORDER[15]~129 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.446 ns) + CELL(0.292 ns) 15.121 ns decoder_n_m:inst16\|ORDER\[12\] 9 REG LC_X22_Y7_N0 1 " "Info: 9: + IC(4.446 ns) + CELL(0.292 ns) = 15.121 ns; Loc. = LC_X22_Y7_N0; Fanout = 1; REG Node = 'decoder_n_m:inst16\|ORDER\[12\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.738 ns" { decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.016 ns ( 33.17 % ) " "Info: Total cell delay = 5.016 ns ( 33.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.105 ns ( 66.83 % ) " "Info: Total interconnect delay = 10.105 ns ( 66.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.121 ns" { clk IR:inst3|Q[4] decoder_n_m:inst16|Equal18~0 ALU:inst|T0[7]~57 decoder_n_m:inst16|ORDER[14]~141 decoder_n_m:inst16|ORDER[15]~142 decoder_n_m:inst16|ORDER[15]~143 decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.121 ns" { clk {} clk~out0 {} IR:inst3|Q[4] {} decoder_n_m:inst16|Equal18~0 {} ALU:inst|T0[7]~57 {} decoder_n_m:inst16|ORDER[14]~141 {} decoder_n_m:inst16|ORDER[15]~142 {} decoder_n_m:inst16|ORDER[15]~143 {} decoder_n_m:inst16|ORDER[15]~129 {} decoder_n_m:inst16|ORDER[12] {} } { 0.000ns 0.000ns 0.605ns 1.702ns 0.442ns 0.728ns 1.249ns 0.182ns 0.751ns 4.446ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.590ns 0.590ns 0.292ns 0.114ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.603 ns + Longest register pin " "Info: + Longest register to pin delay is 9.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decoder_n_m:inst16\|ORDER\[12\] 1 REG LC_X22_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y7_N0; Fanout = 1; REG Node = 'decoder_n_m:inst16\|ORDER\[12\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.292 ns) 1.589 ns ztcx:inst22\|ZF_EN~0 2 COMB LC_X21_Y6_N3 2 " "Info: 2: + IC(1.297 ns) + CELL(0.292 ns) = 1.589 ns; Loc. = LC_X21_Y6_N3; Fanout = 2; COMB Node = 'ztcx:inst22\|ZF_EN~0'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { decoder_n_m:inst16|ORDER[12] ztcx:inst22|ZF_EN~0 } "NODE_NAME" } } { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.114 ns) 2.122 ns YWJCQ:inst8\|w\[7\]~28 3 COMB LC_X21_Y6_N0 3 " "Info: 3: + IC(0.419 ns) + CELL(0.114 ns) = 2.122 ns; Loc. = LC_X21_Y6_N0; Fanout = 3; COMB Node = 'YWJCQ:inst8\|w\[7\]~28'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { ztcx:inst22|ZF_EN~0 YWJCQ:inst8|w[7]~28 } "NODE_NAME" } } { "../YWJCQ/YWJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/YWJCQ/YWJCQ.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 2.418 ns YWJCQ:inst8\|w\[7\]~24 4 COMB LC_X21_Y6_N1 25 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 2.418 ns; Loc. = LC_X21_Y6_N1; Fanout = 25; COMB Node = 'YWJCQ:inst8\|w\[7\]~24'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { YWJCQ:inst8|w[7]~28 YWJCQ:inst8|w[7]~24 } "NODE_NAME" } } { "../YWJCQ/YWJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/YWJCQ/YWJCQ.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.055 ns) + CELL(0.442 ns) 4.915 ns inst19\[4\]~36 5 COMB LC_X20_Y6_N0 1 " "Info: 5: + IC(2.055 ns) + CELL(0.442 ns) = 4.915 ns; Loc. = LC_X20_Y6_N0; Fanout = 1; COMB Node = 'inst19\[4\]~36'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { YWJCQ:inst8|w[7]~24 inst19[4]~36 } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -128 296 344 -96 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.564 ns) + CELL(2.124 ns) 9.603 ns YWJCQ\[4\] 6 PIN PIN_75 0 " "Info: 6: + IC(2.564 ns) + CELL(2.124 ns) = 9.603 ns; Loc. = PIN_75; Fanout = 0; PIN Node = 'YWJCQ\[4\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.688 ns" { inst19[4]~36 YWJCQ[4] } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 1176 1352 -272 "YWJCQ\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.086 ns ( 32.14 % ) " "Info: Total cell delay = 3.086 ns ( 32.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.517 ns ( 67.86 % ) " "Info: Total interconnect delay = 6.517 ns ( 67.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.603 ns" { decoder_n_m:inst16|ORDER[12] ztcx:inst22|ZF_EN~0 YWJCQ:inst8|w[7]~28 YWJCQ:inst8|w[7]~24 inst19[4]~36 YWJCQ[4] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.603 ns" { decoder_n_m:inst16|ORDER[12] {} ztcx:inst22|ZF_EN~0 {} YWJCQ:inst8|w[7]~28 {} YWJCQ:inst8|w[7]~24 {} inst19[4]~36 {} YWJCQ[4] {} } { 0.000ns 1.297ns 0.419ns 0.182ns 2.055ns 2.564ns } { 0.000ns 0.292ns 0.114ns 0.114ns 0.442ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.121 ns" { clk IR:inst3|Q[4] decoder_n_m:inst16|Equal18~0 ALU:inst|T0[7]~57 decoder_n_m:inst16|ORDER[14]~141 decoder_n_m:inst16|ORDER[15]~142 decoder_n_m:inst16|ORDER[15]~143 decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.121 ns" { clk {} clk~out0 {} IR:inst3|Q[4] {} decoder_n_m:inst16|Equal18~0 {} ALU:inst|T0[7]~57 {} decoder_n_m:inst16|ORDER[14]~141 {} decoder_n_m:inst16|ORDER[15]~142 {} decoder_n_m:inst16|ORDER[15]~143 {} decoder_n_m:inst16|ORDER[15]~129 {} decoder_n_m:inst16|ORDER[12] {} } { 0.000ns 0.000ns 0.605ns 1.702ns 0.442ns 0.728ns 1.249ns 0.182ns 0.751ns 4.446ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.590ns 0.590ns 0.292ns 0.114ns 0.442ns 0.292ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.603 ns" { decoder_n_m:inst16|ORDER[12] ztcx:inst22|ZF_EN~0 YWJCQ:inst8|w[7]~28 YWJCQ:inst8|w[7]~24 inst19[4]~36 YWJCQ[4] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.603 ns" { decoder_n_m:inst16|ORDER[12] {} ztcx:inst22|ZF_EN~0 {} YWJCQ:inst8|w[7]~28 {} YWJCQ:inst8|w[7]~24 {} inst19[4]~36 {} YWJCQ[4] {} } { 0.000ns 1.297ns 0.419ns 0.182ns 2.055ns 2.564ns } { 0.000ns 0.292ns 0.114ns 0.114ns 0.442ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN\[4\] YWJCQ\[4\] 14.979 ns Longest " "Info: Longest tpd from source pin \"IN\[4\]\" to destination pin \"YWJCQ\[4\]\" is 14.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns IN\[4\] 1 PIN PIN_100 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_100; Fanout = 1; PIN Node = 'IN\[4\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -120 40 208 -104 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.690 ns) + CELL(0.590 ns) 9.755 ns inst19\[4\]~25 2 COMB LC_X20_Y6_N1 3 " "Info: 2: + IC(7.690 ns) + CELL(0.590 ns) = 9.755 ns; Loc. = LC_X20_Y6_N1; Fanout = 3; COMB Node = 'inst19\[4\]~25'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.280 ns" { IN[4] inst19[4]~25 } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -128 296 344 -96 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.114 ns) 10.291 ns inst19\[4\]~36 3 COMB LC_X20_Y6_N0 1 " "Info: 3: + IC(0.422 ns) + CELL(0.114 ns) = 10.291 ns; Loc. = LC_X20_Y6_N0; Fanout = 1; COMB Node = 'inst19\[4\]~36'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { inst19[4]~25 inst19[4]~36 } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -128 296 344 -96 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.564 ns) + CELL(2.124 ns) 14.979 ns YWJCQ\[4\] 4 PIN PIN_75 0 " "Info: 4: + IC(2.564 ns) + CELL(2.124 ns) = 14.979 ns; Loc. = PIN_75; Fanout = 0; PIN Node = 'YWJCQ\[4\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.688 ns" { inst19[4]~36 YWJCQ[4] } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 1176 1352 -272 "YWJCQ\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.303 ns ( 28.73 % ) " "Info: Total cell delay = 4.303 ns ( 28.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.676 ns ( 71.27 % ) " "Info: Total interconnect delay = 10.676 ns ( 71.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.979 ns" { IN[4] inst19[4]~25 inst19[4]~36 YWJCQ[4] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.979 ns" { IN[4] {} IN[4]~out0 {} inst19[4]~25 {} inst19[4]~36 {} YWJCQ[4] {} } { 0.000ns 0.000ns 7.690ns 0.422ns 2.564ns } { 0.000ns 1.475ns 0.590ns 0.114ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "IR:inst3\|Q\[3\] IN\[3\] clk -5.610 ns register " "Info: th for register \"IR:inst3\|Q\[3\]\" (data pin = \"IN\[3\]\", clock pin = \"clk\") is -5.610 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.785 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.711 ns) 2.785 ns IR:inst3\|Q\[3\] 2 REG LC_X22_Y6_N7 22 " "Info: 2: + IC(0.605 ns) + CELL(0.711 ns) = 2.785 ns; Loc. = LC_X22_Y6_N7; Fanout = 22; REG Node = 'IR:inst3\|Q\[3\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { clk IR:inst3|Q[3] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.28 % ) " "Info: Total cell delay = 2.180 ns ( 78.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.605 ns ( 21.72 % ) " "Info: Total interconnect delay = 0.605 ns ( 21.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clk IR:inst3|Q[3] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { clk {} clk~out0 {} IR:inst3|Q[3] {} } { 0.000ns 0.000ns 0.605ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.410 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN\[3\] 1 PIN PIN_52 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_52; Fanout = 1; PIN Node = 'IN\[3\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -120 40 208 -104 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.860 ns) + CELL(0.590 ns) 7.919 ns inst19\[3\]~27 2 COMB LC_X22_Y6_N6 3 " "Info: 2: + IC(5.860 ns) + CELL(0.590 ns) = 7.919 ns; Loc. = LC_X22_Y6_N6; Fanout = 3; COMB Node = 'inst19\[3\]~27'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.450 ns" { IN[3] inst19[3]~27 } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -128 296 344 -96 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 8.410 ns IR:inst3\|Q\[3\] 3 REG LC_X22_Y6_N7 22 " "Info: 3: + IC(0.182 ns) + CELL(0.309 ns) = 8.410 ns; Loc. = LC_X22_Y6_N7; Fanout = 22; REG Node = 'IR:inst3\|Q\[3\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { inst19[3]~27 IR:inst3|Q[3] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.368 ns ( 28.16 % ) " "Info: Total cell delay = 2.368 ns ( 28.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.042 ns ( 71.84 % ) " "Info: Total interconnect delay = 6.042 ns ( 71.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.410 ns" { IN[3] inst19[3]~27 IR:inst3|Q[3] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.410 ns" { IN[3] {} IN[3]~out0 {} inst19[3]~27 {} IR:inst3|Q[3] {} } { 0.000ns 0.000ns 5.860ns 0.182ns } { 0.000ns 1.469ns 0.590ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clk IR:inst3|Q[3] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { clk {} clk~out0 {} IR:inst3|Q[3] {} } { 0.000ns 0.000ns 0.605ns } { 0.000ns 1.469ns 0.711ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.410 ns" { IN[3] inst19[3]~27 IR:inst3|Q[3] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.410 ns" { IN[3] {} IN[3]~out0 {} inst19[3]~27 {} IR:inst3|Q[3] {} } { 0.000ns 0.000ns 5.860ns 0.182ns } { 0.000ns 1.469ns 0.590ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 30 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 22:51:42 2019 " "Info: Processing ended: Sat Dec 21 22:51:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
