INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:44:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_addr_1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.090ns period=4.180ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.090ns period=4.180ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.180ns  (clk rise@4.180ns - clk rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.127ns (29.266%)  route 2.724ns (70.734%))
  Logic Levels:           11  (CARRY4=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.663 - 4.180 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1721, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X16Y150        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_addr_1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_addr_1_q_reg[6]/Q
                         net (fo=7, routed)           0.619     1.381    lsq1/handshake_lsq_lsq1_core/ldq_addr_1_q[6]
    SLICE_X16Y146        LUT6 (Prop_lut6_I0_O)        0.043     1.424 r  lsq1/handshake_lsq_lsq1_core/a_storeEn_INST_0_i_67/O
                         net (fo=1, routed)           0.256     1.680    lsq1/handshake_lsq_lsq1_core/a_storeEn_INST_0_i_67_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I0_O)        0.043     1.723 r  lsq1/handshake_lsq_lsq1_core/a_storeEn_INST_0_i_39/O
                         net (fo=6, routed)           0.168     1.891    lsq1/handshake_lsq_lsq1_core/a_storeEn_INST_0_i_39_n_0
    SLICE_X15Y146        LUT4 (Prop_lut4_I1_O)        0.043     1.934 r  lsq1/handshake_lsq_lsq1_core/a_loadEn_INST_0_i_40/O
                         net (fo=3, routed)           0.363     2.297    lsq1/handshake_lsq_lsq1_core/ld_st_conflict_1_5
    SLICE_X13Y146        LUT4 (Prop_lut4_I0_O)        0.043     2.340 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_23/O
                         net (fo=1, routed)           0.000     2.340    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_23_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.591 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.591    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_10_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.640 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.640    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_9_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.793 f  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_12/O[1]
                         net (fo=1, routed)           0.307     3.100    lsq1/handshake_lsq_lsq1_core/TEMP_35_double_out1[9]
    SLICE_X12Y146        LUT6 (Prop_lut6_I4_O)        0.119     3.219 f  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_6/O
                         net (fo=33, routed)          0.314     3.533    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_6_n_0
    SLICE_X15Y143        LUT5 (Prop_lut5_I0_O)        0.043     3.576 f  lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_6/O
                         net (fo=1, routed)           0.321     3.896    lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_6_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I5_O)        0.043     3.939 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_2/O
                         net (fo=2, routed)           0.097     4.036    lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_2_n_0
    SLICE_X14Y141        LUT5 (Prop_lut5_I4_O)        0.043     4.079 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_1/O
                         net (fo=33, routed)          0.280     4.359    lsq1/handshake_lsq_lsq1_core/p_23_in
    SLICE_X15Y138        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.180     4.180 r  
                                                      0.000     4.180 r  clk (IN)
                         net (fo=1721, unset)         0.483     4.663    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X15Y138        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[27]/C
                         clock pessimism              0.000     4.663    
                         clock uncertainty           -0.035     4.627    
    SLICE_X15Y138        FDRE (Setup_fdre_C_CE)      -0.194     4.433    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[27]
  -------------------------------------------------------------------
                         required time                          4.433    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  0.074    




