
signal_generator.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  0000036c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000002f8  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000089  00800100  00800100  0000036c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000036c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000039c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000c8  00000000  00000000  000003dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000010a6  00000000  00000000  000004a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000085a  00000000  00000000  0000154a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000005d5  00000000  00000000  00001da4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001e0  00000000  00000000  0000237c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000055f  00000000  00000000  0000255c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000490  00000000  00000000  00002abb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000b0  00000000  00000000  00002f4b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   8:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  10:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  14:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  18:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  1c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  20:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  24:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  28:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  2c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  30:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  34:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  38:	0c 94 df 00 	jmp	0x1be	; 0x1be <__vector_14>
  3c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  40:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  44:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  48:	0c 94 22 01 	jmp	0x244	; 0x244 <__vector_18>
  4c:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__vector_19>
  50:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  54:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  58:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  5c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  60:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  64:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_clear_bss>:
  74:	21 e0       	ldi	r18, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	01 c0       	rjmp	.+2      	; 0x7e <.do_clear_bss_start>

0000007c <.do_clear_bss_loop>:
  7c:	1d 92       	st	X+, r1

0000007e <.do_clear_bss_start>:
  7e:	a9 38       	cpi	r26, 0x89	; 137
  80:	b2 07       	cpc	r27, r18
  82:	e1 f7       	brne	.-8      	; 0x7c <.do_clear_bss_loop>
  84:	0e 94 6d 00 	call	0xda	; 0xda <main>
  88:	0c 94 7a 01 	jmp	0x2f4	; 0x2f4 <_exit>

0000008c <__bad_interrupt>:
  8c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000090 <GPIO_config_output>:
/*--------------------------------------------------------------------*/

/* GPIO_write_high */
void GPIO_write_high(volatile uint8_t *reg_name, uint8_t pin_num)
{
	*reg_name |= (1<<pin_num); //Write high-value to a set bit in given register
  90:	fc 01       	movw	r30, r24
  92:	40 81       	ld	r20, Z
  94:	21 e0       	ldi	r18, 0x01	; 1
  96:	30 e0       	ldi	r19, 0x00	; 0
  98:	02 c0       	rjmp	.+4      	; 0x9e <GPIO_config_output+0xe>
  9a:	22 0f       	add	r18, r18
  9c:	33 1f       	adc	r19, r19
  9e:	6a 95       	dec	r22
  a0:	e2 f7       	brpl	.-8      	; 0x9a <GPIO_config_output+0xa>
  a2:	24 2b       	or	r18, r20
  a4:	20 83       	st	Z, r18
  a6:	08 95       	ret

000000a8 <GPIO_write_low>:
  a8:	fc 01       	movw	r30, r24
  aa:	90 81       	ld	r25, Z
  ac:	21 e0       	ldi	r18, 0x01	; 1
  ae:	30 e0       	ldi	r19, 0x00	; 0
  b0:	02 c0       	rjmp	.+4      	; 0xb6 <GPIO_write_low+0xe>
  b2:	22 0f       	add	r18, r18
  b4:	33 1f       	adc	r19, r19
  b6:	6a 95       	dec	r22
  b8:	e2 f7       	brpl	.-8      	; 0xb2 <GPIO_write_low+0xa>
  ba:	20 95       	com	r18
  bc:	29 23       	and	r18, r25
  be:	20 83       	st	Z, r18
  c0:	08 95       	ret

000000c2 <GPIO_toggle>:
/*--------------------------------------------------------------------*/

/* GPIO_toggle */
void GPIO_toggle(volatile uint8_t *reg_name, uint8_t pin_num)
{
	*reg_name ^= (1<<pin_num);  // Flib given bit in register
  c2:	fc 01       	movw	r30, r24
  c4:	40 81       	ld	r20, Z
  c6:	21 e0       	ldi	r18, 0x01	; 1
  c8:	30 e0       	ldi	r19, 0x00	; 0
  ca:	02 c0       	rjmp	.+4      	; 0xd0 <GPIO_toggle+0xe>
  cc:	22 0f       	add	r18, r18
  ce:	33 1f       	adc	r19, r19
  d0:	6a 95       	dec	r22
  d2:	e2 f7       	brpl	.-8      	; 0xcc <GPIO_toggle+0xa>
  d4:	24 27       	eor	r18, r20
  d6:	20 83       	st	Z, r18
  d8:	08 95       	ret

000000da <main>:


int main(void)
{
	//############# TIMER/COUNTER0 SETTINGS
	TIM0_set_mode_CTC();			// Set timer to CTC mode
  da:	85 b5       	in	r24, 0x25	; 37
  dc:	87 7f       	andi	r24, 0xF7	; 247
  de:	85 bd       	out	0x25, r24	; 37
  e0:	84 b5       	in	r24, 0x24	; 36
  e2:	82 60       	ori	r24, 0x02	; 2
  e4:	84 bd       	out	0x24, r24	; 36
  e6:	84 b5       	in	r24, 0x24	; 36
  e8:	8e 7f       	andi	r24, 0xFE	; 254
  ea:	84 bd       	out	0x24, r24	; 36
	TIM0_overflow_16us();
  ec:	85 b5       	in	r24, 0x25	; 37
  ee:	89 7f       	andi	r24, 0xF9	; 249
  f0:	85 bd       	out	0x25, r24	; 37
  f2:	85 b5       	in	r24, 0x25	; 37
  f4:	81 60       	ori	r24, 0x01	; 1
  f6:	85 bd       	out	0x25, r24	; 37
	TIM0_CTC_A_interrupt_enable();	// Interrupt enable
  f8:	ee e6       	ldi	r30, 0x6E	; 110
  fa:	f0 e0       	ldi	r31, 0x00	; 0
  fc:	80 81       	ld	r24, Z
  fe:	82 60       	ori	r24, 0x02	; 2
 100:	80 83       	st	Z, r24
	OCR0A = COMP_REG_A_MASK;		// Set Compare register A mask for 1 MHz frequency
 102:	8f e1       	ldi	r24, 0x1F	; 31
 104:	87 bd       	out	0x27, r24	; 39
	GPIO_config_output(&DDRC, PC0);
 106:	60 e0       	ldi	r22, 0x00	; 0
 108:	87 e2       	ldi	r24, 0x27	; 39
 10a:	90 e0       	ldi	r25, 0x00	; 0
 10c:	0e 94 48 00 	call	0x90	; 0x90 <GPIO_config_output>
	GPIO_write_low(&PORTC, PC0);
 110:	60 e0       	ldi	r22, 0x00	; 0
 112:	88 e2       	ldi	r24, 0x28	; 40
 114:	90 e0       	ldi	r25, 0x00	; 0
 116:	0e 94 54 00 	call	0xa8	; 0xa8 <GPIO_write_low>
	// SET output pins for R2R ladder
	GPIO_config_output(&DDRB, R0);
 11a:	60 e0       	ldi	r22, 0x00	; 0
 11c:	84 e2       	ldi	r24, 0x24	; 36
 11e:	90 e0       	ldi	r25, 0x00	; 0
 120:	0e 94 48 00 	call	0x90	; 0x90 <GPIO_config_output>
	GPIO_write_low(&PORTB, R0);
 124:	60 e0       	ldi	r22, 0x00	; 0
 126:	85 e2       	ldi	r24, 0x25	; 37
 128:	90 e0       	ldi	r25, 0x00	; 0
 12a:	0e 94 54 00 	call	0xa8	; 0xa8 <GPIO_write_low>
	GPIO_config_output(&DDRB, R1);
 12e:	61 e0       	ldi	r22, 0x01	; 1
 130:	84 e2       	ldi	r24, 0x24	; 36
 132:	90 e0       	ldi	r25, 0x00	; 0
 134:	0e 94 48 00 	call	0x90	; 0x90 <GPIO_config_output>
	GPIO_write_low(&PORTB, R1);
 138:	61 e0       	ldi	r22, 0x01	; 1
 13a:	85 e2       	ldi	r24, 0x25	; 37
 13c:	90 e0       	ldi	r25, 0x00	; 0
 13e:	0e 94 54 00 	call	0xa8	; 0xa8 <GPIO_write_low>
	GPIO_config_output(&DDRB, R2);
 142:	62 e0       	ldi	r22, 0x02	; 2
 144:	84 e2       	ldi	r24, 0x24	; 36
 146:	90 e0       	ldi	r25, 0x00	; 0
 148:	0e 94 48 00 	call	0x90	; 0x90 <GPIO_config_output>
	GPIO_write_low(&PORTB, R2);
 14c:	62 e0       	ldi	r22, 0x02	; 2
 14e:	85 e2       	ldi	r24, 0x25	; 37
 150:	90 e0       	ldi	r25, 0x00	; 0
 152:	0e 94 54 00 	call	0xa8	; 0xa8 <GPIO_write_low>
	GPIO_config_output(&DDRB, R3);
 156:	63 e0       	ldi	r22, 0x03	; 3
 158:	84 e2       	ldi	r24, 0x24	; 36
 15a:	90 e0       	ldi	r25, 0x00	; 0
 15c:	0e 94 48 00 	call	0x90	; 0x90 <GPIO_config_output>
	GPIO_write_low(&PORTB, R3);
 160:	63 e0       	ldi	r22, 0x03	; 3
 162:	85 e2       	ldi	r24, 0x25	; 37
 164:	90 e0       	ldi	r25, 0x00	; 0
 166:	0e 94 54 00 	call	0xa8	; 0xa8 <GPIO_write_low>
	GPIO_config_output(&DDRB, R4);
 16a:	64 e0       	ldi	r22, 0x04	; 4
 16c:	84 e2       	ldi	r24, 0x24	; 36
 16e:	90 e0       	ldi	r25, 0x00	; 0
 170:	0e 94 48 00 	call	0x90	; 0x90 <GPIO_config_output>
	GPIO_write_low(&PORTB, R4);
 174:	64 e0       	ldi	r22, 0x04	; 4
 176:	85 e2       	ldi	r24, 0x25	; 37
 178:	90 e0       	ldi	r25, 0x00	; 0
 17a:	0e 94 54 00 	call	0xa8	; 0xa8 <GPIO_write_low>
	GPIO_config_output(&DDRB, R5);
 17e:	65 e0       	ldi	r22, 0x05	; 5
 180:	84 e2       	ldi	r24, 0x24	; 36
 182:	90 e0       	ldi	r25, 0x00	; 0
 184:	0e 94 48 00 	call	0x90	; 0x90 <GPIO_config_output>
	GPIO_write_low(&PORTB, R5);
 188:	65 e0       	ldi	r22, 0x05	; 5
 18a:	85 e2       	ldi	r24, 0x25	; 37
 18c:	90 e0       	ldi	r25, 0x00	; 0
 18e:	0e 94 54 00 	call	0xa8	; 0xa8 <GPIO_write_low>
	GPIO_config_output(&DDRD, R6);
 192:	66 e0       	ldi	r22, 0x06	; 6
 194:	8a e2       	ldi	r24, 0x2A	; 42
 196:	90 e0       	ldi	r25, 0x00	; 0
 198:	0e 94 48 00 	call	0x90	; 0x90 <GPIO_config_output>
	GPIO_write_low(&PORTD, R6);
 19c:	66 e0       	ldi	r22, 0x06	; 6
 19e:	8b e2       	ldi	r24, 0x2B	; 43
 1a0:	90 e0       	ldi	r25, 0x00	; 0
 1a2:	0e 94 54 00 	call	0xa8	; 0xa8 <GPIO_write_low>
	GPIO_config_output(&DDRD, R7);
 1a6:	67 e0       	ldi	r22, 0x07	; 7
 1a8:	8a e2       	ldi	r24, 0x2A	; 42
 1aa:	90 e0       	ldi	r25, 0x00	; 0
 1ac:	0e 94 48 00 	call	0x90	; 0x90 <GPIO_config_output>
	GPIO_write_low(&PORTD, R7);
 1b0:	67 e0       	ldi	r22, 0x07	; 7
 1b2:	8b e2       	ldi	r24, 0x2B	; 43
 1b4:	90 e0       	ldi	r25, 0x00	; 0
 1b6:	0e 94 54 00 	call	0xa8	; 0xa8 <GPIO_write_low>
	
	// Enables interrupts by setting the global interrupt mask
	sei();
 1ba:	78 94       	sei
 1bc:	ff cf       	rjmp	.-2      	; 0x1bc <main+0xe2>

000001be <__vector_14>:

    }
}

ISR(TIMER0_COMPA_vect)
{
 1be:	1f 92       	push	r1
 1c0:	0f 92       	push	r0
 1c2:	0f b6       	in	r0, 0x3f	; 63
 1c4:	0f 92       	push	r0
 1c6:	11 24       	eor	r1, r1
 1c8:	2f 93       	push	r18
 1ca:	3f 93       	push	r19
 1cc:	4f 93       	push	r20
 1ce:	5f 93       	push	r21
 1d0:	6f 93       	push	r22
 1d2:	7f 93       	push	r23
 1d4:	8f 93       	push	r24
 1d6:	9f 93       	push	r25
 1d8:	af 93       	push	r26
 1da:	bf 93       	push	r27
 1dc:	ef 93       	push	r30
 1de:	ff 93       	push	r31
		0b01111100,    // sample511
		0b01111101     // sample512
	};
		// return amplitude value based on currently pressed button
		
		signal_amplitude = (sample_cnt_1);				  // sawwtooth signal generation
 1e0:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <sample_cnt_1.1992>
 1e4:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <sample_cnt_1.1992+0x1>
		//signal_amplitude = sinus_table[sample_cnt_1];	  // sinus gegeration test
		//keys are index from 0 to 15, thus row frquency (index 0-3) is given by: key/4; and and column frequency (index 4-7)  is given by: 4 + key % 4;
		//signal_amplitude = (sinus_table[gen_sig_sample_id(&sample_cnt_1, &samples_set[key/4])] + sinus_table[gen_sig_sample_id(&sample_cnt_2, &samples_set[4 + (key % 4)])])/2;  
		sample_cnt_1 = sample_cnt_1 + 1;
 1e8:	a9 01       	movw	r20, r18
 1ea:	4f 5f       	subi	r20, 0xFF	; 255
 1ec:	5f 4f       	sbci	r21, 0xFF	; 255
 1ee:	50 93 03 01 	sts	0x0103, r21	; 0x800103 <sample_cnt_1.1992+0x1>
 1f2:	40 93 02 01 	sts	0x0102, r20	; 0x800102 <sample_cnt_1.1992>
		sample_cnt_2 = sample_cnt_2 + 1;
 1f6:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <_edata>
 1fa:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <_edata+0x1>
 1fe:	01 96       	adiw	r24, 0x01	; 1
 200:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <_edata+0x1>
 204:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <_edata>
		if(sample_cnt_1 > 511) sample_cnt_1 = 0;		  // reseting counter, test purposes
 208:	41 15       	cp	r20, r1
 20a:	52 40       	sbci	r21, 0x02	; 2
 20c:	20 f0       	brcs	.+8      	; 0x216 <__vector_14+0x58>
 20e:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <sample_cnt_1.1992+0x1>
 212:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <sample_cnt_1.1992>
		PORTB = signal_amplitude;
 216:	25 b9       	out	0x05, r18	; 5
	
	GPIO_toggle(&PORTC, PC0);							  // testing timer frequency
 218:	60 e0       	ldi	r22, 0x00	; 0
 21a:	88 e2       	ldi	r24, 0x28	; 40
 21c:	90 e0       	ldi	r25, 0x00	; 0
 21e:	0e 94 61 00 	call	0xc2	; 0xc2 <GPIO_toggle>
	//GPIO_write_high(&PORTB, R6);
}
 222:	ff 91       	pop	r31
 224:	ef 91       	pop	r30
 226:	bf 91       	pop	r27
 228:	af 91       	pop	r26
 22a:	9f 91       	pop	r25
 22c:	8f 91       	pop	r24
 22e:	7f 91       	pop	r23
 230:	6f 91       	pop	r22
 232:	5f 91       	pop	r21
 234:	4f 91       	pop	r20
 236:	3f 91       	pop	r19
 238:	2f 91       	pop	r18
 23a:	0f 90       	pop	r0
 23c:	0f be       	out	0x3f, r0	; 63
 23e:	0f 90       	pop	r0
 240:	1f 90       	pop	r1
 242:	18 95       	reti

00000244 <__vector_18>:

/*************************************************************************
 * Function: UART Receive Complete interrupt
 * Purpose:  called when the UART has received a character
 **************************************************************************/
{
 244:	1f 92       	push	r1
 246:	0f 92       	push	r0
 248:	0f b6       	in	r0, 0x3f	; 63
 24a:	0f 92       	push	r0
 24c:	11 24       	eor	r1, r1
 24e:	2f 93       	push	r18
 250:	8f 93       	push	r24
 252:	9f 93       	push	r25
 254:	ef 93       	push	r30
 256:	ff 93       	push	r31
    unsigned char usr;
    unsigned char lastRxError = 0;


    /* read UART status register and UART data register */
    usr  = UART0_STATUS;
 258:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
    data = UART0_DATA;
 25c:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>

    /* get FEn (Frame Error) DORn (Data OverRun) UPEn (USART Parity Error) bits */
    #if defined(FE) && defined(DOR) && defined(UPE)
    lastRxError = usr & (_BV(FE) | _BV(DOR) | _BV(UPE) );
    #elif defined(FE0) && defined(DOR0) && defined(UPE0)
    lastRxError = usr & (_BV(FE0) | _BV(DOR0) | _BV(UPE0) );
 260:	8c 71       	andi	r24, 0x1C	; 28
    #elif defined(FE) && defined(DOR)
    lastRxError = usr & (_BV(FE) | _BV(DOR) );
    #endif

    /* calculate buffer index */
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
 262:	e0 91 06 01 	lds	r30, 0x0106	; 0x800106 <UART_RxHead>
 266:	ef 5f       	subi	r30, 0xFF	; 255
 268:	ef 73       	andi	r30, 0x3F	; 63

    if (tmphead == UART_RxTail)
 26a:	90 91 05 01 	lds	r25, 0x0105	; 0x800105 <UART_RxTail>
 26e:	e9 17       	cp	r30, r25
 270:	39 f0       	breq	.+14     	; 0x280 <__vector_18+0x3c>
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    }
    else
    {
        /* store new index */
        UART_RxHead = tmphead;
 272:	e0 93 06 01 	sts	0x0106, r30	; 0x800106 <UART_RxHead>
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
 276:	f0 e0       	ldi	r31, 0x00	; 0
 278:	e7 5f       	subi	r30, 0xF7	; 247
 27a:	fe 4f       	sbci	r31, 0xFE	; 254
 27c:	20 83       	st	Z, r18
 27e:	01 c0       	rjmp	.+2      	; 0x282 <__vector_18+0x3e>
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;

    if (tmphead == UART_RxTail)
    {
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
 280:	82 e0       	ldi	r24, 0x02	; 2
        /* store new index */
        UART_RxHead = tmphead;
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    }
    UART_LastRxError |= lastRxError;
 282:	90 91 04 01 	lds	r25, 0x0104	; 0x800104 <UART_LastRxError>
 286:	89 2b       	or	r24, r25
 288:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <UART_LastRxError>
}
 28c:	ff 91       	pop	r31
 28e:	ef 91       	pop	r30
 290:	9f 91       	pop	r25
 292:	8f 91       	pop	r24
 294:	2f 91       	pop	r18
 296:	0f 90       	pop	r0
 298:	0f be       	out	0x3f, r0	; 63
 29a:	0f 90       	pop	r0
 29c:	1f 90       	pop	r1
 29e:	18 95       	reti

000002a0 <__vector_19>:

/*************************************************************************
 * Function: UART Data Register Empty interrupt
 * Purpose:  called when the UART is ready to transmit the next byte
 **************************************************************************/
{
 2a0:	1f 92       	push	r1
 2a2:	0f 92       	push	r0
 2a4:	0f b6       	in	r0, 0x3f	; 63
 2a6:	0f 92       	push	r0
 2a8:	11 24       	eor	r1, r1
 2aa:	8f 93       	push	r24
 2ac:	9f 93       	push	r25
 2ae:	ef 93       	push	r30
 2b0:	ff 93       	push	r31
    unsigned char tmptail;


    if (UART_TxHead != UART_TxTail)
 2b2:	90 91 08 01 	lds	r25, 0x0108	; 0x800108 <UART_TxHead>
 2b6:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <UART_TxTail>
 2ba:	98 17       	cp	r25, r24
 2bc:	69 f0       	breq	.+26     	; 0x2d8 <__vector_19+0x38>
    {
        /* calculate and store new buffer index */
        tmptail     = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
 2be:	e0 91 07 01 	lds	r30, 0x0107	; 0x800107 <UART_TxTail>
 2c2:	ef 5f       	subi	r30, 0xFF	; 255
 2c4:	ef 73       	andi	r30, 0x3F	; 63
        UART_TxTail = tmptail;
 2c6:	e0 93 07 01 	sts	0x0107, r30	; 0x800107 <UART_TxTail>
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail]; /* start transmission */
 2ca:	f0 e0       	ldi	r31, 0x00	; 0
 2cc:	e7 5b       	subi	r30, 0xB7	; 183
 2ce:	fe 4f       	sbci	r31, 0xFE	; 254
 2d0:	80 81       	ld	r24, Z
 2d2:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 2d6:	05 c0       	rjmp	.+10     	; 0x2e2 <__vector_19+0x42>
    }
    else
    {
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~_BV(UART0_UDRIE);
 2d8:	e1 ec       	ldi	r30, 0xC1	; 193
 2da:	f0 e0       	ldi	r31, 0x00	; 0
 2dc:	80 81       	ld	r24, Z
 2de:	8f 7d       	andi	r24, 0xDF	; 223
 2e0:	80 83       	st	Z, r24
    }
}
 2e2:	ff 91       	pop	r31
 2e4:	ef 91       	pop	r30
 2e6:	9f 91       	pop	r25
 2e8:	8f 91       	pop	r24
 2ea:	0f 90       	pop	r0
 2ec:	0f be       	out	0x3f, r0	; 63
 2ee:	0f 90       	pop	r0
 2f0:	1f 90       	pop	r1
 2f2:	18 95       	reti

000002f4 <_exit>:
 2f4:	f8 94       	cli

000002f6 <__stop_program>:
 2f6:	ff cf       	rjmp	.-2      	; 0x2f6 <__stop_program>
