#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jun  5 19:48:13 2021
# Process ID: 13220
# Current directory: D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7480 D:\大學資料\大二\(資工)計算機組織概論\Hw\3\Lab3\Lab3.xpr
# Log file: D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/vivado.log
# Journal file: D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/Lab3.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/Lab3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.539 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/Lab3.sim/sim_1/behav/xsim/CO_P3_test_data2.txt'
INFO: [SIM-utils-43] Exported 'D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/Lab3.sim/sim_1/behav/xsim/CO_P3_test_data1.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/Lab3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto fc06e7da130f45e4886ea075265f042f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc06e7da130f45e4886ea075265f042f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:83]
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:129]
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
這個時候不應有 計算機組織概論/Hw/3/Lab3/Lab3.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl。
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1016.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'D:/大學資料/大二/(資工)計算機組織概論/Hw/3/Lab3/Lab3.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.539 ; gain = 0.000
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  5 22:39:43 2021...
