{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410362201934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410362201934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 11 01:16:41 2014 " "Processing started: Thu Sep 11 01:16:41 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410362201934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410362201934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410362201934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1410362202309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_memtoreg_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_memtoreg_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_MemtoReg_Mux " "Found entity 1: WB_MemtoReg_Mux" {  } { { "WB_MemtoReg_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/WB_MemtoReg_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202336 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPS32.v(193) " "Verilog HDL Module Instantiation warning at MIPS32.v(193): ignored dangling comma in List of Port Connections" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 193 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1410362202337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips32.v 1 1 " "Found 1 design units, including 1 entities, in source file mips32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS32 " "Found entity 1: MIPS32" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Top " "Found entity 1: MIPS_Top" {  } { { "MIPS_Top.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS_Top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Pipeline_Stage " "Found entity 1: MEM_WB_Pipeline_Stage" {  } { { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Data_Memory " "Found entity 1: MEM_Data_Memory" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_branch_and.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_branch_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Branch_AND " "Found entity 1: MEM_Branch_AND" {  } { { "MEM_Branch_AND.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Branch_AND.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Reg " "Found entity 1: IF_PC_Reg" {  } { { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Mux " "Found entity 1: IF_PC_Mux" {  } { { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Add " "Found entity 1: IF_PC_Add" {  } { { "IF_PC_Add.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file if_instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Instruction_Memory " "Found entity 1: IF_Instruction_Memory" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Pipeline_Stage " "Found entity 1: IF_ID_Pipeline_Stage" {  } { { "IF_ID_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file id_sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Sign_Extension " "Found entity 1: ID_Sign_Extension" {  } { { "ID_Sign_Extension.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Sign_Extension.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file id_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Registers " "Found entity 1: ID_Registers" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Pipeline_Stage " "Found entity 1: ID_EX_Pipeline_Stage" {  } { { "ID_EX_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_control.v 1 1 " "Found 1 design units, including 1 entities, in source file id_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Control " "Found entity 1: ID_Control" {  } { { "ID_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Shift_Left_2 " "Found entity 1: EX_Shift_Left_2" {  } { { "EX_Shift_Left_2.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Shift_Left_2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_PC_Add " "Found entity 1: EX_PC_Add" {  } { { "EX_PC_Add.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_PC_Add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_Pipeline_Stage " "Found entity 1: EX_MEM_Pipeline_Stage" {  } { { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_dest_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_dest_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Dest_Mux " "Found entity 1: EX_Dest_Mux" {  } { { "EX_Dest_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Dest_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU_Mux " "Found entity 1: EX_ALU_Mux" {  } { { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU_Control " "Found entity 1: EX_ALU_Control" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202358 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EX_ALU.v(38) " "Verilog HDL warning at EX_ALU.v(38): extended using \"x\" or \"z\"" {  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1410362202359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU " "Found entity 1: EX_ALU" {  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_forward_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_forward_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Forward_Unit " "Found entity 1: EX_Forward_Unit" {  } { { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_forward_a.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_forward_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Forward_A " "Found entity 1: EX_Forward_A" {  } { { "EX_Forward_A.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_forward_b.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_forward_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Forward_B " "Found entity 1: EX_Forward_B" {  } { { "EX_Forward_B.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_to_mem_forward.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_to_mem_forward.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_to_MEM_Forward " "Found entity 1: MEM_to_MEM_Forward" {  } { { "MEM_to_MEM_Forward.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_to_MEM_Forward.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_read_data_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file id_read_data_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Read_data_Mux " "Found entity 1: ID_Read_data_Mux" {  } { { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file id_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Jump " "Found entity 1: ID_Jump" {  } { { "ID_Jump.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Jump.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362202366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362202366 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clk MIPS_Top.v(26) " "Verilog HDL Implicit Net warning at MIPS_Top.v(26): created implicit net for \"Clk\"" {  } { { "MIPS_Top.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS_Top.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1410362202367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS32 " "Elaborating entity \"MIPS32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1410362202427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Mux IF_PC_Mux:IF_PC_Mux " "Elaborating entity \"IF_PC_Mux\" for hierarchy \"IF_PC_Mux:IF_PC_Mux\"" {  } { { "MIPS32.v" "IF_PC_Mux" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Reg IF_PC_Reg:IF_PC_Reg " "Elaborating entity \"IF_PC_Reg\" for hierarchy \"IF_PC_Reg:IF_PC_Reg\"" {  } { { "MIPS32.v" "IF_PC_Reg" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Add IF_PC_Add:IF_PC_Add " "Elaborating entity \"IF_PC_Add\" for hierarchy \"IF_PC_Add:IF_PC_Add\"" {  } { { "MIPS32.v" "IF_PC_Add" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Instruction_Memory IF_Instruction_Memory:IF_Instruction_Memory " "Elaborating entity \"IF_Instruction_Memory\" for hierarchy \"IF_Instruction_Memory:IF_Instruction_Memory\"" {  } { { "MIPS32.v" "IF_Instruction_Memory" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202434 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "13 0 1023 IF_Instruction_Memory.v(13) " "Verilog HDL warning at IF_Instruction_Memory.v(13): number of words (13) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1410362202435 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.data_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.data_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1410362202435 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.waddr_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.waddr_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1410362202435 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.we_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.we_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1410362202435 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Pipeline_Stage IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage " "Elaborating entity \"IF_ID_Pipeline_Stage\" for hierarchy \"IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\"" {  } { { "MIPS32.v" "IF_ID_Pipeline_Stage" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Jump ID_Jump:ID_Jump " "Elaborating entity \"ID_Jump\" for hierarchy \"ID_Jump:ID_Jump\"" {  } { { "MIPS32.v" "ID_Jump" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Read_data_Mux ID_Read_data_Mux:ID_Read_data_Mux " "Elaborating entity \"ID_Read_data_Mux\" for hierarchy \"ID_Read_data_Mux:ID_Read_data_Mux\"" {  } { { "MIPS32.v" "ID_Read_data_Mux" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Registers ID_Registers:ID_Registers " "Elaborating entity \"ID_Registers\" for hierarchy \"ID_Registers:ID_Registers\"" {  } { { "MIPS32.v" "ID_Registers" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202439 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Write_Data_WB ID_Registers.v(33) " "Verilog HDL Always Construct warning at ID_Registers.v(33): variable \"Write_Data_WB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1410362202440 "|MIPS32|ID_Registers:ID_Registers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Write_Data_WB ID_Registers.v(49) " "Verilog HDL Always Construct warning at ID_Registers.v(49): variable \"Write_Data_WB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1410362202440 "|MIPS32|ID_Registers:ID_Registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Sign_Extension ID_Sign_Extension:ID_Sign_Extension " "Elaborating entity \"ID_Sign_Extension\" for hierarchy \"ID_Sign_Extension:ID_Sign_Extension\"" {  } { { "MIPS32.v" "ID_Sign_Extension" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Control ID_Control:ID_Control " "Elaborating entity \"ID_Control\" for hierarchy \"ID_Control:ID_Control\"" {  } { { "MIPS32.v" "ID_Control" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Pipeline_Stage ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage " "Elaborating entity \"ID_EX_Pipeline_Stage\" for hierarchy \"ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\"" {  } { { "MIPS32.v" "ID_EX_Pipeline_Stage" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Forward_Unit EX_Forward_Unit:EX_Forward_Unit " "Elaborating entity \"EX_Forward_Unit\" for hierarchy \"EX_Forward_Unit:EX_Forward_Unit\"" {  } { { "MIPS32.v" "EX_Forward_Unit" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Forward_A EX_Forward_A:EX_Forward_A " "Elaborating entity \"EX_Forward_A\" for hierarchy \"EX_Forward_A:EX_Forward_A\"" {  } { { "MIPS32.v" "EX_Forward_A" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Shift_Left_2 EX_Shift_Left_2:EX_Shift_Left_2 " "Elaborating entity \"EX_Shift_Left_2\" for hierarchy \"EX_Shift_Left_2:EX_Shift_Left_2\"" {  } { { "MIPS32.v" "EX_Shift_Left_2" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_PC_Add EX_PC_Add:EX_PC_Add " "Elaborating entity \"EX_PC_Add\" for hierarchy \"EX_PC_Add:EX_PC_Add\"" {  } { { "MIPS32.v" "EX_PC_Add" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU_Mux EX_ALU_Mux:EX_ALU_Mux " "Elaborating entity \"EX_ALU_Mux\" for hierarchy \"EX_ALU_Mux:EX_ALU_Mux\"" {  } { { "MIPS32.v" "EX_ALU_Mux" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU EX_ALU:EX_ALU " "Elaborating entity \"EX_ALU\" for hierarchy \"EX_ALU:EX_ALU\"" {  } { { "MIPS32.v" "EX_ALU" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU_Control EX_ALU_Control:EX_ALU_Control " "Elaborating entity \"EX_ALU_Control\" for hierarchy \"EX_ALU_Control:EX_ALU_Control\"" {  } { { "MIPS32.v" "EX_ALU_Control" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Dest_Mux EX_Dest_Mux:EX_Dest_Mux " "Elaborating entity \"EX_Dest_Mux\" for hierarchy \"EX_Dest_Mux:EX_Dest_Mux\"" {  } { { "MIPS32.v" "EX_Dest_Mux" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_Pipeline_Stage EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage " "Elaborating entity \"EX_MEM_Pipeline_Stage\" for hierarchy \"EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\"" {  } { { "MIPS32.v" "EX_MEM_Pipeline_Stage" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_to_MEM_Forward MEM_to_MEM_Forward:MEM_to_MEM_Forward " "Elaborating entity \"MEM_to_MEM_Forward\" for hierarchy \"MEM_to_MEM_Forward:MEM_to_MEM_Forward\"" {  } { { "MIPS32.v" "MEM_to_MEM_Forward" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Branch_AND MEM_Branch_AND:MEM_Branch_AND " "Elaborating entity \"MEM_Branch_AND\" for hierarchy \"MEM_Branch_AND:MEM_Branch_AND\"" {  } { { "MIPS32.v" "MEM_Branch_AND" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Data_Memory MEM_Data_Memory:MEM_Data_Memory " "Elaborating entity \"MEM_Data_Memory\" for hierarchy \"MEM_Data_Memory:MEM_Data_Memory\"" {  } { { "MIPS32.v" "MEM_Data_Memory" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202457 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "461 0 511 MEM_Data_Memory.v(14) " "Verilog HDL warning at MEM_Data_Memory.v(14): number of words (461) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[0\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[0\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[1\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[1\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[2\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[2\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[3\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[3\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[4\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[4\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[5\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[5\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[6\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[6\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[7\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[7\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[8\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[8\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[9\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[9\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[10\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[10\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[11\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[11\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[12\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[12\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[13\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[13\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[14\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[14\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[15\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[15\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[16\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[16\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[17\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[17\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[18\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[18\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[19\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[19\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[20\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[20\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[21\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[21\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[22\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[22\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[23\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[23\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202458 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[24\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[24\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202459 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[25\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[25\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202459 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[26\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[26\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202459 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[27\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[27\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202459 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[28\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[28\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202459 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[29\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[29\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202459 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[30\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[30\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202459 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[31\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[31\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410362202459 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Pipeline_Stage MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage " "Elaborating entity \"MEM_WB_Pipeline_Stage\" for hierarchy \"MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\"" {  } { { "MIPS32.v" "MEM_WB_Pipeline_Stage" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_MemtoReg_Mux WB_MemtoReg_Mux:WB_MemtoReg_Mux " "Elaborating entity \"WB_MemtoReg_Mux\" for hierarchy \"WB_MemtoReg_Mux:WB_MemtoReg_Mux\"" {  } { { "MIPS32.v" "WB_MemtoReg_Mux" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410362202461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qp14 " "Found entity 1: altsyncram_qp14" {  } { { "db/altsyncram_qp14.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_qp14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362203348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362203348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362203418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362203418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362203470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362203470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ubi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ubi " "Found entity 1: cntr_ubi" {  } { { "db/cntr_ubi.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/cntr_ubi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362203531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362203531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362203570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362203570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362203616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362203616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tbi " "Found entity 1: cntr_tbi" {  } { { "db/cntr_tbi.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/cntr_tbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362203666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362203666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362203706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362203706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362203752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362203752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362203791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362203791 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1410362203844 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID_Registers:ID_Registers\|Register_File_rtl_0 " "Inferred RAM node \"ID_Registers:ID_Registers\|Register_File_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1410362204257 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID_Registers:ID_Registers\|Register_File_rtl_1 " "Inferred RAM node \"ID_Registers:ID_Registers\|Register_File_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1410362204259 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1410362204273 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0 " "Inferred RAM node \"MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1410362204273 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1410362204303 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1410362204436 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID_Registers:ID_Registers\|Register_File_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ID_Registers:ID_Registers\|Register_File_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter INIT_FILE set to db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1410362204810 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID_Registers:ID_Registers\|Register_File_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"ID_Registers:ID_Registers\|Register_File_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter INIT_FILE set to db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1410362204810 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif " "Parameter INIT_FILE set to db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410362204810 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1410362204810 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1410362204810 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "EX_ALU:EX_ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"EX_ALU:EX_ALU\|Mult0\"" {  } { { "EX_ALU.v" "Mult0" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1410362204812 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1410362204812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0 " "Elaborated megafunction instantiation \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1410362204827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0 " "Instantiated megafunction \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204827 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1410362204827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_boi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_boi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_boi1 " "Found entity 1: altsyncram_boi1" {  } { { "db/altsyncram_boi1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_boi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362204875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362204875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1 " "Elaborated megafunction instantiation \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1410362204883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1 " "Instantiated megafunction \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204883 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1410362204883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0 " "Elaborated megafunction instantiation \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1410362204889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0 " "Instantiated megafunction \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204889 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1410362204889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pqg1 " "Found entity 1: altsyncram_pqg1" {  } { { "db/altsyncram_pqg1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_pqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362204936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362204936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EX_ALU:EX_ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"EX_ALU:EX_ALU\|lpm_mult:Mult0\"" {  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1410362204953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EX_ALU:EX_ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"EX_ALU:EX_ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410362204954 ""}  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1410362204954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mult_l8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410362204996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410362204996 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "EX_ALU:EX_ALU\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult7 " "Synthesized away node \"EX_ALU:EX_ALU\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult7\"" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mult_l8t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1410362205028 "|MIPS32|EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "EX_ALU:EX_ALU\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_out8 " "Synthesized away node \"EX_ALU:EX_ALU\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_out8\"" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mult_l8t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1410362205028 "|MIPS32|EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1410362205028 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1410362205028 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1410362205329 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1410362205329 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[6\] GND " "Pin \"Instruction_IF\[6\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Instruction_IF[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[7\] GND " "Pin \"Instruction_IF\[7\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Instruction_IF[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[8\] GND " "Pin \"Instruction_IF\[8\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Instruction_IF[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[9\] GND " "Pin \"Instruction_IF\[9\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Instruction_IF[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[10\] GND " "Pin \"Instruction_IF\[10\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Instruction_IF[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[15\] GND " "Pin \"Instruction_IF\[15\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Instruction_IF[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[20\] GND " "Pin \"Instruction_IF\[20\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Instruction_IF[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[24\] GND " "Pin \"Instruction_IF\[24\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Instruction_IF[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[25\] GND " "Pin \"Instruction_IF\[25\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Instruction_IF[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[29\] GND " "Pin \"Instruction_IF\[29\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Instruction_IF[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[30\] GND " "Pin \"Instruction_IF\[30\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Instruction_IF[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemWrite_ID GND " "Pin \"MemWrite_ID\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|MemWrite_ID"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[6\] GND " "Pin \"Sign_Extend_Instruction_ID\[6\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[7\] GND " "Pin \"Sign_Extend_Instruction_ID\[7\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[8\] GND " "Pin \"Sign_Extend_Instruction_ID\[8\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[9\] GND " "Pin \"Sign_Extend_Instruction_ID\[9\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[10\] GND " "Pin \"Sign_Extend_Instruction_ID\[10\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[15\] GND " "Pin \"Sign_Extend_Instruction_ID\[15\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[16\] GND " "Pin \"Sign_Extend_Instruction_ID\[16\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[17\] GND " "Pin \"Sign_Extend_Instruction_ID\[17\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[18\] GND " "Pin \"Sign_Extend_Instruction_ID\[18\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[19\] GND " "Pin \"Sign_Extend_Instruction_ID\[19\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[20\] GND " "Pin \"Sign_Extend_Instruction_ID\[20\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[21\] GND " "Pin \"Sign_Extend_Instruction_ID\[21\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[22\] GND " "Pin \"Sign_Extend_Instruction_ID\[22\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[23\] GND " "Pin \"Sign_Extend_Instruction_ID\[23\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[24\] GND " "Pin \"Sign_Extend_Instruction_ID\[24\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[25\] GND " "Pin \"Sign_Extend_Instruction_ID\[25\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[26\] GND " "Pin \"Sign_Extend_Instruction_ID\[26\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[27\] GND " "Pin \"Sign_Extend_Instruction_ID\[27\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[28\] GND " "Pin \"Sign_Extend_Instruction_ID\[28\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[29\] GND " "Pin \"Sign_Extend_Instruction_ID\[29\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[30\] GND " "Pin \"Sign_Extend_Instruction_ID\[30\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[31\] GND " "Pin \"Sign_Extend_Instruction_ID\[31\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Sign_Extend_Instruction_ID[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Forward_Mem_to_Mem GND " "Pin \"Forward_Mem_to_Mem\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Forward_Mem_to_Mem"} { "Warning" "WMLS_MLS_STUCK_PIN" "Write_Register_EX\[4\] GND " "Pin \"Write_Register_EX\[4\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410362206777 "|MIPS32|Write_Register_EX[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1410362206777 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1410362207875 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_boi1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_boi1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 242 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1 1410362207879 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\|altsyncram_boi1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\|altsyncram_boi1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_boi1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_boi1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 242 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1 1410362207879 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/output_files/MIPS32.map.smsg " "Generated suppressed messages file C:/Users/Frank-Desktop/Documents/MIPS32_verilog/output_files/MIPS32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1410362207938 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 67 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 67 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1410362208283 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1410362208326 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1410362208326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2791 " "Implemented 2791 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1410362208525 ""} { "Info" "ICUT_CUT_TM_OPINS" "353 " "Implemented 353 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1410362208525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2298 " "Implemented 2298 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1410362208525 ""} { "Info" "ICUT_CUT_TM_RAMS" "129 " "Implemented 129 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1410362208525 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1410362208525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1410362208525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410362208550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 11 01:16:48 2014 " "Processing ended: Thu Sep 11 01:16:48 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410362208550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410362208550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410362208550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410362208550 ""}
