#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-44-gf82c6c7b-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2009.vpi";
S_0x5ab8909d5040 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5ab890ce4dc0 .scope module, "tb_cosine_sim" "tb_cosine_sim" 3 16;
 .timescale -9 -12;
P_0x5ab890d4d8e0 .param/l "CLK_PERIOD" 1 3 49, +C4<00000000000000000000000000001010>;
P_0x5ab890d4d920 .param/l "W" 1 3 19, +C4<00000000000000000000000000000101>;
v0x5ab890dca580_4 .array/port v0x5ab890dca580, 4;
L_0x5ab890e24dd0 .functor BUFZ 32, v0x5ab890dca580_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5ab890dca580_3 .array/port v0x5ab890dca580, 3;
L_0x5ab890dfa020 .functor BUFZ 32, v0x5ab890dca580_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5ab890dca580_2 .array/port v0x5ab890dca580, 2;
L_0x5ab890deced0 .functor BUFZ 32, v0x5ab890dca580_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5ab890dca580_1 .array/port v0x5ab890dca580, 1;
L_0x5ab890e41040 .functor BUFZ 32, v0x5ab890dca580_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5ab890dca580_0 .array/port v0x5ab890dca580, 0;
L_0x5ab890e41140 .functor BUFZ 32, v0x5ab890dca580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5ab890dca6b0_4 .array/port v0x5ab890dca6b0, 4;
L_0x5ab890e41210 .functor BUFZ 32, v0x5ab890dca6b0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5ab890dca6b0_3 .array/port v0x5ab890dca6b0, 3;
L_0x5ab890e412e0 .functor BUFZ 32, v0x5ab890dca6b0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5ab890dca6b0_2 .array/port v0x5ab890dca6b0, 2;
L_0x5ab890e41380 .functor BUFZ 32, v0x5ab890dca6b0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5ab890dca6b0_1 .array/port v0x5ab890dca6b0, 1;
L_0x5ab890e414a0 .functor BUFZ 32, v0x5ab890dca6b0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5ab890dca6b0_0 .array/port v0x5ab890dca6b0, 0;
L_0x5ab890e41570 .functor BUFZ 32, v0x5ab890dca6b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5ab890dc9850_0 .var/real "a0", 0 0;
v0x5ab890dc9930_0 .var/real "a1", 0 0;
v0x5ab890dc99f0_0 .var/real "a2", 0 0;
v0x5ab890dc9ac0_0 .var/real "a3", 0 0;
v0x5ab890dc9b80_0 .var/real "a4", 0 0;
v0x5ab890dc9c90_0 .var/real "b0", 0 0;
v0x5ab890dc9d50_0 .var/real "b1", 0 0;
v0x5ab890dc9e10_0 .var/real "b2", 0 0;
v0x5ab890dc9ed0_0 .var/real "b3", 0 0;
v0x5ab890dc9f90_0 .var/real "b4", 0 0;
v0x5ab890dca050_0 .var "clk", 0 0;
v0x5ab890dca0f0_0 .var/real "computed_sim", 0 0;
v0x5ab890dca1b0_0 .var/real "expected_sim", 0 0;
v0x5ab890dca270_0 .var "rst_n", 0 0;
v0x5ab890dca310_0 .net "similarity", 31 0, v0x5ab890dc9110_0;  1 drivers
v0x5ab890dca3e0_0 .var "start", 0 0;
v0x5ab890dca4b0_0 .net "valid", 0 0, v0x5ab890dc9390_0;  1 drivers
v0x5ab890dca580 .array "vec_a", 0 4, 31 0;
v0x5ab890dca6b0 .array "vec_b", 0 4, 31 0;
E_0x5ab8908d9730 .event anyedge, v0x5ab890dc9390_0;
E_0x5ab8908da090 .event posedge, v0x5ab890b76350_0;
S_0x5ab890ce4a70 .scope module, "dut" "cosine_sim" 3 28, 4 5 0, S_0x5ab890ce4dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 160 "vec_a";
    .port_info 4 /INPUT 160 "vec_b";
    .port_info 5 /OUTPUT 32 "similarity";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5ab8908df410 .param/l "DIV" 1 4 89, C4<101>;
P_0x5ab8908df450 .param/l "DONE" 1 4 90, C4<110>;
P_0x5ab8908df490 .param/l "DOT" 1 4 85, C4<001>;
P_0x5ab8908df4d0 .param/l "IDLE" 1 4 84, C4<000>;
P_0x5ab8908df510 .param/l "MAG_A" 1 4 86, C4<010>;
P_0x5ab8908df550 .param/l "MAG_B" 1 4 87, C4<011>;
P_0x5ab8908df590 .param/l "SQRT" 1 4 88, C4<100>;
P_0x5ab8908df5d0 .param/l "W" 0 4 6, +C4<00000000000000000000000000000101>;
L_0x7aa1382d00f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc7750_0 .net *"_ivl_11", 0 0, L_0x7aa1382d00f0;  1 drivers
v0x5ab890dc7850_0 .net *"_ivl_14", 3 0, L_0x5ab890dcc390;  1 drivers
L_0x7aa1382d01c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc7930_0 .net *"_ivl_17", 0 0, L_0x7aa1382d01c8;  1 drivers
v0x5ab890dc79f0_0 .net *"_ivl_2", 3 0, L_0x5ab890dcb3c0;  1 drivers
v0x5ab890dc7ad0_0 .net *"_ivl_20", 3 0, L_0x5ab890dcc5a0;  1 drivers
L_0x7aa1382d0210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc7c00_0 .net *"_ivl_23", 0 0, L_0x7aa1382d0210;  1 drivers
v0x5ab890dc7ce0_0 .net *"_ivl_26", 3 0, L_0x5ab890dcd370;  1 drivers
L_0x7aa1382d02e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc7dc0_0 .net *"_ivl_29", 0 0, L_0x7aa1382d02e8;  1 drivers
v0x5ab890dc7ea0_0 .net *"_ivl_32", 3 0, L_0x5ab890dcd5a0;  1 drivers
L_0x7aa1382d0330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc7f80_0 .net *"_ivl_35", 0 0, L_0x7aa1382d0330;  1 drivers
L_0x7aa1382d00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc8060_0 .net *"_ivl_5", 0 0, L_0x7aa1382d00a8;  1 drivers
v0x5ab890dc8140_0 .net *"_ivl_8", 3 0, L_0x5ab890dcb5f0;  1 drivers
v0x5ab890dc8220_0 .net "clk", 0 0, v0x5ab890dca050_0;  1 drivers
v0x5ab890dc82c0_0 .net "den_o", 31 0, L_0x5ab890e35bb0;  1 drivers
v0x5ab890dc8380_0 .net "div_o", 31 0, L_0x5ab890e40f00;  1 drivers
v0x5ab890dc8440_0 .var "dot_prod", 31 0;
v0x5ab890dc84e0_0 .net "dot_prod_accum", 31 0, v0x5ab890aa4e70_0;  1 drivers
v0x5ab890dc85a0_0 .net "dot_prod_o", 31 0, L_0x5ab890dcb140;  1 drivers
v0x5ab890dc8690_0 .var "index", 2 0;
v0x5ab890dc8770_0 .var "mag_a", 31 0;
v0x5ab890dc8830_0 .net "mag_a_accum", 31 0, v0x5ab8909b3150_0;  1 drivers
v0x5ab890dc8920_0 .net "mag_a_o", 31 0, L_0x5ab890dcc080;  1 drivers
v0x5ab890dc8a30_0 .var "mag_a_sqrt", 31 0;
v0x5ab890dc8af0_0 .net "mag_a_sqrt_o", 31 0, L_0x5ab890e0a7c0;  1 drivers
v0x5ab890dc8b90_0 .var "mag_b", 31 0;
v0x5ab890dc8c30_0 .net "mag_b_accum", 31 0, v0x5ab890cff430_0;  1 drivers
v0x5ab890dc8d20_0 .net "mag_b_o", 31 0, L_0x5ab890dcd060;  1 drivers
v0x5ab890dc8e30_0 .var "mag_b_sqrt", 31 0;
v0x5ab890dc8ef0_0 .net "mag_b_sqrt_o", 31 0, L_0x5ab890e35140;  1 drivers
v0x5ab890dc8f90_0 .var "next_state", 2 0;
v0x5ab890dc9050_0 .net "rst_n", 0 0, v0x5ab890dca270_0;  1 drivers
v0x5ab890dc9110_0 .var "similarity", 31 0;
v0x5ab890dc91f0_0 .net "start", 0 0, v0x5ab890dca3e0_0;  1 drivers
v0x5ab890dc92b0_0 .var "state", 2 0;
v0x5ab890dc9390_0 .var "valid", 0 0;
v0x5ab890dc9450 .array "vec_a", 0 4;
v0x5ab890dc9450_0 .net v0x5ab890dc9450 0, 31 0, L_0x5ab890e41140; 1 drivers
v0x5ab890dc9450_1 .net v0x5ab890dc9450 1, 31 0, L_0x5ab890e41040; 1 drivers
v0x5ab890dc9450_2 .net v0x5ab890dc9450 2, 31 0, L_0x5ab890deced0; 1 drivers
v0x5ab890dc9450_3 .net v0x5ab890dc9450 3, 31 0, L_0x5ab890dfa020; 1 drivers
v0x5ab890dc9450_4 .net v0x5ab890dc9450 4, 31 0, L_0x5ab890e24dd0; 1 drivers
v0x5ab890dc95e0 .array "vec_b", 0 4;
v0x5ab890dc95e0_0 .net v0x5ab890dc95e0 0, 31 0, L_0x5ab890e41570; 1 drivers
v0x5ab890dc95e0_1 .net v0x5ab890dc95e0 1, 31 0, L_0x5ab890e414a0; 1 drivers
v0x5ab890dc95e0_2 .net v0x5ab890dc95e0 2, 31 0, L_0x5ab890e41380; 1 drivers
v0x5ab890dc95e0_3 .net v0x5ab890dc95e0 3, 31 0, L_0x5ab890e412e0; 1 drivers
v0x5ab890dc95e0_4 .net v0x5ab890dc95e0 4, 31 0, L_0x5ab890e41210; 1 drivers
E_0x5ab8909246b0 .event anyedge, v0x5ab890dc92b0_0, v0x5ab890dc91f0_0, v0x5ab890dc8690_0;
E_0x5ab890d51170/0 .event negedge, v0x5ab890dc9050_0;
E_0x5ab890d51170/1 .event posedge, v0x5ab890b76350_0;
E_0x5ab890d51170 .event/or E_0x5ab890d51170/0, E_0x5ab890d51170/1;
L_0x5ab890dcb2f0 .array/port v0x5ab890dc9450, L_0x5ab890dcb3c0;
L_0x5ab890dcb3c0 .concat [ 3 1 0 0], v0x5ab890dc8690_0, L_0x7aa1382d00a8;
L_0x5ab890dcb490 .array/port v0x5ab890dc95e0, L_0x5ab890dcb5f0;
L_0x5ab890dcb5f0 .concat [ 3 1 0 0], v0x5ab890dc8690_0, L_0x7aa1382d00f0;
L_0x5ab890dcc230 .array/port v0x5ab890dc9450, L_0x5ab890dcc390;
L_0x5ab890dcc390 .concat [ 3 1 0 0], v0x5ab890dc8690_0, L_0x7aa1382d01c8;
L_0x5ab890dcc470 .array/port v0x5ab890dc9450, L_0x5ab890dcc5a0;
L_0x5ab890dcc5a0 .concat [ 3 1 0 0], v0x5ab890dc8690_0, L_0x7aa1382d0210;
L_0x5ab890dcd210 .array/port v0x5ab890dc95e0, L_0x5ab890dcd370;
L_0x5ab890dcd370 .concat [ 3 1 0 0], v0x5ab890dc8690_0, L_0x7aa1382d02e8;
L_0x5ab890dcd470 .array/port v0x5ab890dc95e0, L_0x5ab890dcd5a0;
L_0x5ab890dcd5a0 .concat [ 3 1 0 0], v0x5ab890dc8690_0, L_0x7aa1382d0330;
S_0x5ab890cd84f0 .scope module, "u_add_dot" "FloatingAddition" 4 48, 5 2 0, S_0x5ab890ce4a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890a8db10 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
v0x5ab8908e3620_0 .net "A", 31 0, v0x5ab890dc8440_0;  1 drivers
v0x5ab8908ee3f0_0 .net "A_Exponent", 7 0, L_0x5ab890dcdb90;  1 drivers
v0x5ab890ae23c0_0 .net "A_Mantissa", 23 0, L_0x5ab890dcd7b0;  1 drivers
v0x5ab890b1f100_0 .net "A_sign", 0 0, L_0x5ab890dcddb0;  1 drivers
v0x5ab890b1ec60_0 .var "A_swap", 31 0;
v0x5ab8909ad050_0 .net "B", 31 0, L_0x5ab890dcb140;  alias, 1 drivers
v0x5ab890b0b270_0 .net "B_Exponent", 7 0, L_0x5ab890dcdc80;  1 drivers
v0x5ab890b0adf0_0 .net "B_Mantissa", 23 0, L_0x5ab890dcd9f0;  1 drivers
v0x5ab8909a6f30_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890af7400_0 .net "B_sign", 0 0, L_0x5ab890dcde50;  1 drivers
v0x5ab890af74c0_0 .var "B_swap", 31 0;
v0x5ab890af6f80_0 .var "Exponent", 7 0;
v0x5ab8909a0e10_0 .var "Mantissa", 22 0;
v0x5ab890ae83c0_0 .var "Sign", 0 0;
v0x5ab890ae8480_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d0378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890ae7f40_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d0378;  1 drivers
L_0x7aa1382d0408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab89099c840_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d0408;  1 drivers
v0x5ab890acede0_0 .net *"_ivl_23", 30 0, L_0x5ab890dcdf40;  1 drivers
L_0x7aa1382d0450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890ace960_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d0450;  1 drivers
v0x5ab890ac80f0_0 .net *"_ivl_29", 30 0, L_0x5ab890dce220;  1 drivers
v0x5ab890ac7c70_0 .net *"_ivl_3", 22 0, L_0x5ab890dcd6b0;  1 drivers
L_0x7aa1382d03c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890ab8ce0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d03c0;  1 drivers
v0x5ab890ab8860_0 .net *"_ivl_9", 22 0, L_0x5ab890dcd920;  1 drivers
v0x5ab890ab4280_0 .var "carry", 0 0;
v0x5ab890ab4340_0 .net "comp", 0 0, v0x5ab8908b05c0_0;  1 drivers
v0x5ab890ab3e00_0 .var "diff_Exponent", 7 0;
v0x5ab890ab3ec0_0 .var/i "i", 31 0;
v0x5ab890aa4e70_0 .var "result", 31 0;
E_0x5ab890d51870/0 .event anyedge, v0x5ab8908b05c0_0, v0x5ab8908e3620_0, v0x5ab8909ad050_0, v0x5ab8908ee3f0_0;
E_0x5ab890d51870/1 .event anyedge, v0x5ab890b0b270_0, v0x5ab890b0adf0_0, v0x5ab890ab3e00_0, v0x5ab890b1f100_0;
E_0x5ab890d51870/2 .event anyedge, v0x5ab890af7400_0, v0x5ab890ae23c0_0, v0x5ab8909a6f30_0, v0x5ab890ab4280_0;
E_0x5ab890d51870/3 .event anyedge, v0x5ab890ae8480_0, v0x5ab890af6f80_0, v0x5ab890ae83c0_0, v0x5ab8909a0e10_0;
E_0x5ab890d51870 .event/or E_0x5ab890d51870/0, E_0x5ab890d51870/1, E_0x5ab890d51870/2, E_0x5ab890d51870/3;
L_0x5ab890dcd6b0 .part v0x5ab890b1ec60_0, 0, 23;
L_0x5ab890dcd7b0 .concat [ 23 1 0 0], L_0x5ab890dcd6b0, L_0x7aa1382d0378;
L_0x5ab890dcd920 .part v0x5ab890af74c0_0, 0, 23;
L_0x5ab890dcd9f0 .concat [ 23 1 0 0], L_0x5ab890dcd920, L_0x7aa1382d03c0;
L_0x5ab890dcdb90 .part v0x5ab890b1ec60_0, 23, 8;
L_0x5ab890dcdc80 .part v0x5ab890af74c0_0, 23, 8;
L_0x5ab890dcddb0 .part v0x5ab890b1ec60_0, 31, 1;
L_0x5ab890dcde50 .part v0x5ab890af74c0_0, 31, 1;
L_0x5ab890dcdf40 .part v0x5ab890dc8440_0, 0, 31;
L_0x5ab890dce0a0 .concat [ 31 1 0 0], L_0x5ab890dcdf40, L_0x7aa1382d0408;
L_0x5ab890dce220 .part L_0x5ab890dcb140, 0, 31;
L_0x5ab890dce350 .concat [ 31 1 0 0], L_0x5ab890dce220, L_0x7aa1382d0450;
S_0x5ab890cd81a0 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890cd84f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab89090bc80_0 .net "A", 31 0, L_0x5ab890dce0a0;  1 drivers
v0x5ab8908d9a70_0 .net "B", 31 0, L_0x5ab890dce350;  1 drivers
v0x5ab8908b05c0_0 .var "result", 0 0;
E_0x5ab890a7acb0 .event anyedge, v0x5ab89090bc80_0, v0x5ab8908d9a70_0, v0x5ab8908b05c0_0;
S_0x5ab890cc6b30 .scope module, "u_add_mag_a" "FloatingAddition" 4 51, 5 2 0, S_0x5ab890ce4a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab8909ad130 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
v0x5ab890a91000_0 .net "A", 31 0, v0x5ab890dc8770_0;  1 drivers
v0x5ab890a910c0_0 .net "A_Exponent", 7 0, L_0x5ab890dcea50;  1 drivers
v0x5ab890a90b80_0 .net "A_Mantissa", 23 0, L_0x5ab890dce670;  1 drivers
v0x5ab890a90c40_0 .net "A_sign", 0 0, L_0x5ab890dcec70;  1 drivers
v0x5ab890a81bd0_0 .var "A_swap", 31 0;
v0x5ab890a81750_0 .net "B", 31 0, L_0x5ab890dcc080;  alias, 1 drivers
v0x5ab890abe510_0 .net "B_Exponent", 7 0, L_0x5ab890dceb40;  1 drivers
v0x5ab890abe090_0 .net "B_Mantissa", 23 0, L_0x5ab890dce8b0;  1 drivers
v0x5ab89098fd00_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890aaa6a0_0 .net "B_sign", 0 0, L_0x5ab890dced10;  1 drivers
v0x5ab890aaa760_0 .var "B_swap", 31 0;
v0x5ab890aaa220_0 .var "Exponent", 7 0;
v0x5ab890989be0_0 .var "Mantissa", 22 0;
v0x5ab890a96830_0 .var "Sign", 0 0;
v0x5ab890a968f0_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d0498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890a963b0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d0498;  1 drivers
L_0x7aa1382d0528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890983ac0_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d0528;  1 drivers
v0x5ab890a877f0_0 .net *"_ivl_23", 30 0, L_0x5ab890dcee00;  1 drivers
L_0x7aa1382d0570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890a87370_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d0570;  1 drivers
v0x5ab89097f4f0_0 .net *"_ivl_29", 30 0, L_0x5ab890dcf0c0;  1 drivers
v0x5ab890b97b80_0 .net *"_ivl_3", 22 0, L_0x5ab890dce5a0;  1 drivers
L_0x7aa1382d04e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b97700_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d04e0;  1 drivers
v0x5ab8909d04a0_0 .net *"_ivl_9", 22 0, L_0x5ab890dce7e0;  1 drivers
v0x5ab890b36fb0_0 .var "carry", 0 0;
v0x5ab890b37070_0 .net "comp", 0 0, v0x5ab890a9ff90_0;  1 drivers
v0x5ab890b36b30_0 .var "diff_Exponent", 7 0;
v0x5ab890b36bf0_0 .var/i "i", 31 0;
v0x5ab8909b3150_0 .var "result", 31 0;
E_0x5ab8908fb640/0 .event anyedge, v0x5ab890a9ff90_0, v0x5ab890a91000_0, v0x5ab890a81750_0, v0x5ab890a910c0_0;
E_0x5ab8908fb640/1 .event anyedge, v0x5ab890abe510_0, v0x5ab890abe090_0, v0x5ab890b36b30_0, v0x5ab890a90c40_0;
E_0x5ab8908fb640/2 .event anyedge, v0x5ab890aaa6a0_0, v0x5ab890a90b80_0, v0x5ab89098fd00_0, v0x5ab890b36fb0_0;
E_0x5ab8908fb640/3 .event anyedge, v0x5ab890a968f0_0, v0x5ab890aaa220_0, v0x5ab890a96830_0, v0x5ab890989be0_0;
E_0x5ab8908fb640 .event/or E_0x5ab8908fb640/0, E_0x5ab8908fb640/1, E_0x5ab8908fb640/2, E_0x5ab8908fb640/3;
L_0x5ab890dce5a0 .part v0x5ab890a81bd0_0, 0, 23;
L_0x5ab890dce670 .concat [ 23 1 0 0], L_0x5ab890dce5a0, L_0x7aa1382d0498;
L_0x5ab890dce7e0 .part v0x5ab890aaa760_0, 0, 23;
L_0x5ab890dce8b0 .concat [ 23 1 0 0], L_0x5ab890dce7e0, L_0x7aa1382d04e0;
L_0x5ab890dcea50 .part v0x5ab890a81bd0_0, 23, 8;
L_0x5ab890dceb40 .part v0x5ab890aaa760_0, 23, 8;
L_0x5ab890dcec70 .part v0x5ab890a81bd0_0, 31, 1;
L_0x5ab890dced10 .part v0x5ab890aaa760_0, 31, 1;
L_0x5ab890dcee00 .part v0x5ab890dc8770_0, 0, 31;
L_0x5ab890dcef20 .concat [ 31 1 0 0], L_0x5ab890dcee00, L_0x7aa1382d0528;
L_0x5ab890dcf0c0 .part L_0x5ab890dcc080, 0, 31;
L_0x5ab890dcf160 .concat [ 31 1 0 0], L_0x5ab890dcf0c0, L_0x7aa1382d0570;
S_0x5ab890cc67e0 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890cc6b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890aa49f0_0 .net "A", 31 0, L_0x5ab890dcef20;  1 drivers
v0x5ab890aa0410_0 .net "B", 31 0, L_0x5ab890dcf160;  1 drivers
v0x5ab890a9ff90_0 .var "result", 0 0;
E_0x5ab8908fc910 .event anyedge, v0x5ab890aa49f0_0, v0x5ab890aa0410_0, v0x5ab890a9ff90_0;
S_0x5ab890cbfe40 .scope module, "u_add_mag_b" "FloatingAddition" 4 54, 5 2 0, S_0x5ab890ce4a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890ac81d0 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
v0x5ab890a5dba0_0 .net "A", 31 0, v0x5ab890dc8b90_0;  1 drivers
v0x5ab890a5dc60_0 .net "A_Exponent", 7 0, L_0x5ab890dcf750;  1 drivers
v0x5ab890a5d720_0 .net "A_Mantissa", 23 0, L_0x5ab890dcf370;  1 drivers
v0x5ab890a57bd0_0 .net "A_sign", 0 0, L_0x5ab890dcf970;  1 drivers
v0x5ab890a57c90_0 .var "A_swap", 31 0;
v0x5ab890a57750_0 .net "B", 31 0, L_0x5ab890dcd060;  alias, 1 drivers
v0x5ab890a57810_0 .net "B_Exponent", 7 0, L_0x5ab890dcf840;  1 drivers
v0x5ab890a51da0_0 .net "B_Mantissa", 23 0, L_0x5ab890dcf5b0;  1 drivers
v0x5ab890a51920_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890ce9490_0 .net "B_sign", 0 0, L_0x5ab890dcfa10;  1 drivers
v0x5ab890ce9550_0 .var "B_swap", 31 0;
v0x5ab890ce9010_0 .var "Exponent", 7 0;
v0x5ab890d3d210_0 .var "Mantissa", 22 0;
v0x5ab890d3cd90_0 .var "Sign", 0 0;
v0x5ab890d3ce50_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d05b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d36520_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d05b8;  1 drivers
L_0x7aa1382d0648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d360a0_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d0648;  1 drivers
v0x5ab890d36140_0 .net *"_ivl_23", 30 0, L_0x5ab890dcfb00;  1 drivers
L_0x7aa1382d0690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d26c90_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d0690;  1 drivers
v0x5ab890d226b0_0 .net *"_ivl_29", 30 0, L_0x5ab890dcfdc0;  1 drivers
v0x5ab890d22230_0 .net *"_ivl_3", 22 0, L_0x5ab890dcf2a0;  1 drivers
L_0x7aa1382d0600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d132a0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d0600;  1 drivers
v0x5ab890d12e20_0 .net *"_ivl_9", 22 0, L_0x5ab890dcf4e0;  1 drivers
v0x5ab890d0e840_0 .var "carry", 0 0;
v0x5ab890d0e900_0 .net "comp", 0 0, v0x5ab890995e00_0;  1 drivers
v0x5ab890d0e3c0_0 .var "diff_Exponent", 7 0;
v0x5ab890d0e480_0 .var/i "i", 31 0;
v0x5ab890cff430_0 .var "result", 31 0;
E_0x5ab8908fdc70/0 .event anyedge, v0x5ab890995e00_0, v0x5ab890a5dba0_0, v0x5ab890a57750_0, v0x5ab890a5dc60_0;
E_0x5ab8908fdc70/1 .event anyedge, v0x5ab890a57810_0, v0x5ab890a51da0_0, v0x5ab890d0e3c0_0, v0x5ab890a57bd0_0;
E_0x5ab8908fdc70/2 .event anyedge, v0x5ab890ce9490_0, v0x5ab890a5d720_0, v0x5ab890a51920_0, v0x5ab890d0e840_0;
E_0x5ab8908fdc70/3 .event anyedge, v0x5ab890d3ce50_0, v0x5ab890ce9010_0, v0x5ab890d3cd90_0, v0x5ab890d3d210_0;
E_0x5ab8908fdc70 .event/or E_0x5ab8908fdc70/0, E_0x5ab8908fdc70/1, E_0x5ab8908fdc70/2, E_0x5ab8908fdc70/3;
L_0x5ab890dcf2a0 .part v0x5ab890a57c90_0, 0, 23;
L_0x5ab890dcf370 .concat [ 23 1 0 0], L_0x5ab890dcf2a0, L_0x7aa1382d05b8;
L_0x5ab890dcf4e0 .part v0x5ab890ce9550_0, 0, 23;
L_0x5ab890dcf5b0 .concat [ 23 1 0 0], L_0x5ab890dcf4e0, L_0x7aa1382d0600;
L_0x5ab890dcf750 .part v0x5ab890a57c90_0, 23, 8;
L_0x5ab890dcf840 .part v0x5ab890ce9550_0, 23, 8;
L_0x5ab890dcf970 .part v0x5ab890a57c90_0, 31, 1;
L_0x5ab890dcfa10 .part v0x5ab890ce9550_0, 31, 1;
L_0x5ab890dcfb00 .part v0x5ab890dc8b90_0, 0, 31;
L_0x5ab890dcfc20 .concat [ 31 1 0 0], L_0x5ab890dcfb00, L_0x7aa1382d0648;
L_0x5ab890dcfdc0 .part L_0x5ab890dcd060, 0, 31;
L_0x5ab890dcfef0 .concat [ 31 1 0 0], L_0x5ab890dcfdc0, L_0x7aa1382d0690;
S_0x5ab890cbfaf0 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890cbfe40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890ad63a0_0 .net "A", 31 0, L_0x5ab890dcfc20;  1 drivers
v0x5ab890ad5f20_0 .net "B", 31 0, L_0x5ab890dcfef0;  1 drivers
v0x5ab890995e00_0 .var "result", 0 0;
E_0x5ab890900c40 .event anyedge, v0x5ab890ad63a0_0, v0x5ab890ad5f20_0, v0x5ab890995e00_0;
S_0x5ab890cb0a30 .scope module, "u_div" "FloatingDivision" 4 66, 7 3 0, S_0x5ab890ce4a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero_division";
    .port_info 4 /OUTPUT 32 "result";
P_0x5ab890abe170 .param/l "XLEN" 0 7 3, +C4<00000000000000000000000000100000>;
L_0x5ab890e39a20 .functor OR 1, L_0x5ab890e40c90, L_0x5ab890e36000, C4<0>, C4<0>;
v0x5ab890cc5a70_0 .net "A", 31 0, v0x5ab890dc8440_0;  alias, 1 drivers
v0x5ab890cc5560_0 .net "B", 31 0, L_0x5ab890e35bb0;  alias, 1 drivers
v0x5ab890cc5640_0 .net "Exponent", 7 0, L_0x5ab890e3fa10;  1 drivers
v0x5ab890cc4f40_0 .net *"_ivl_1", 7 0, L_0x5ab890e35ce0;  1 drivers
L_0x7aa1382d7a28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890cc5020_0 .net/2u *"_ivl_10", 0 0, L_0x7aa1382d7a28;  1 drivers
v0x5ab890cbd6d0_0 .net *"_ivl_101", 22 0, L_0x5ab890e3fc50;  1 drivers
v0x5ab890cbec90_0 .net *"_ivl_105", 7 0, L_0x5ab890e40870;  1 drivers
v0x5ab890cbed70_0 .net *"_ivl_106", 31 0, L_0x5ab890e40b70;  1 drivers
L_0x7aa1382d87f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890cbe850_0 .net *"_ivl_109", 23 0, L_0x7aa1382d87f0;  1 drivers
L_0x7aa1382d8838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890cbe910_0 .net/2u *"_ivl_110", 31 0, L_0x7aa1382d8838;  1 drivers
v0x5ab890cbe230_0 .net *"_ivl_112", 0 0, L_0x5ab890e40c90;  1 drivers
v0x5ab890cbe2f0_0 .net *"_ivl_115", 0 0, L_0x5ab890e39a20;  1 drivers
L_0x7aa1382d8880 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890cae260_0 .net/2u *"_ivl_116", 31 0, L_0x7aa1382d8880;  1 drivers
L_0x7aa1382d7a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890cae340_0 .net/2u *"_ivl_12", 0 0, L_0x7aa1382d7a70;  1 drivers
L_0x7aa1382d7b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890caf880_0 .net/2u *"_ivl_16", 0 0, L_0x7aa1382d7b48;  1 drivers
L_0x7aa1382d7b90 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890caf960_0 .net/2u *"_ivl_18", 7 0, L_0x7aa1382d7b90;  1 drivers
v0x5ab890caf460_0 .net *"_ivl_2", 31 0, L_0x5ab890e35e10;  1 drivers
v0x5ab890caf500_0 .net *"_ivl_21", 22 0, L_0x5ab890e36c80;  1 drivers
L_0x7aa1382d7d88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890ca97d0_0 .net/2u *"_ivl_28", 0 0, L_0x7aa1382d7d88;  1 drivers
v0x5ab890ca98b0_0 .net *"_ivl_31", 30 0, L_0x5ab890e37c20;  1 drivers
L_0x7aa1382d7e60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890caae20_0 .net/2u *"_ivl_34", 0 0, L_0x7aa1382d7e60;  1 drivers
L_0x7aa1382d7ea8 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890caaf00_0 .net/2u *"_ivl_36", 7 0, L_0x7aa1382d7ea8;  1 drivers
v0x5ab890caa9e0_0 .net *"_ivl_39", 22 0, L_0x5ab890e388c0;  1 drivers
v0x5ab890caaaa0_0 .net *"_ivl_45", 0 0, L_0x5ab890e39890;  1 drivers
v0x5ab890caa3c0_0 .net *"_ivl_47", 0 0, L_0x5ab890e39930;  1 drivers
v0x5ab890caa480_0 .net *"_ivl_49", 30 0, L_0x5ab890e39a90;  1 drivers
L_0x7aa1382d7998 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890c9a3f0_0 .net *"_ivl_5", 23 0, L_0x7aa1382d7998;  1 drivers
L_0x7aa1382d8178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890c9a4d0_0 .net/2u *"_ivl_52", 0 0, L_0x7aa1382d8178;  1 drivers
L_0x7aa1382d81c0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890c9ba30_0 .net/2u *"_ivl_54", 7 0, L_0x7aa1382d81c0;  1 drivers
v0x5ab890c9bb10_0 .net *"_ivl_57", 22 0, L_0x5ab890e3b020;  1 drivers
L_0x7aa1382d79e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890c9b610_0 .net/2u *"_ivl_6", 31 0, L_0x7aa1382d79e0;  1 drivers
v0x5ab890c9afb0_0 .net *"_ivl_63", 0 0, L_0x5ab890e3c0a0;  1 drivers
v0x5ab890c9b090_0 .net *"_ivl_65", 0 0, L_0x5ab890e3c140;  1 drivers
v0x5ab8908e3260_0 .net *"_ivl_67", 30 0, L_0x5ab890e3c2d0;  1 drivers
L_0x7aa1382d8490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab8908e3340_0 .net/2u *"_ivl_70", 0 0, L_0x7aa1382d8490;  1 drivers
L_0x7aa1382d84d8 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab8908e3420_0 .net/2u *"_ivl_72", 7 0, L_0x7aa1382d84d8;  1 drivers
v0x5ab890c95960_0 .net *"_ivl_75", 22 0, L_0x5ab890e3d8d0;  1 drivers
v0x5ab890c95a20_0 .net *"_ivl_8", 0 0, L_0x5ab890e35ee0;  1 drivers
v0x5ab890c96fb0_0 .net *"_ivl_81", 0 0, L_0x5ab890e3e900;  1 drivers
v0x5ab890c97090_0 .net *"_ivl_83", 0 0, L_0x5ab890e3e9a0;  1 drivers
v0x5ab890c96b70_0 .net *"_ivl_85", 30 0, L_0x5ab890e3dbd0;  1 drivers
v0x5ab890c96c50_0 .net *"_ivl_89", 7 0, L_0x5ab890e3f730;  1 drivers
L_0x7aa1382d8718 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890c96550_0 .net/2u *"_ivl_90", 7 0, L_0x7aa1382d8718;  1 drivers
v0x5ab890c96630_0 .net *"_ivl_92", 7 0, L_0x5ab890e3f800;  1 drivers
v0x5ab890c86550_0 .net *"_ivl_95", 7 0, L_0x5ab890e3ed30;  1 drivers
v0x5ab890c86630_0 .net *"_ivl_99", 0 0, L_0x5ab890e3f920;  1 drivers
v0x5ab890c87ba0_0 .net "clk", 0 0, v0x5ab890dca050_0;  alias, 1 drivers
v0x5ab890c87c40_0 .net "reciprocal", 31 0, L_0x5ab890e3fb50;  1 drivers
v0x5ab890c87760_0 .net "result", 31 0, L_0x5ab890e40f00;  alias, 1 drivers
v0x5ab890c87840_0 .net "result_unprotected", 31 0, L_0x5ab890e406f0;  1 drivers
v0x5ab890c87140_0 .net "temp1", 31 0, L_0x5ab890e36a50;  1 drivers
v0x5ab890c871e0_0 .net "temp2", 31 0, L_0x5ab890e386f0;  1 drivers
v0x5ab890c78770_0 .net "temp3", 31 0, v0x5ab890d0b420_0;  1 drivers
v0x5ab890c78810_0 .net "temp4", 31 0, L_0x5ab890e3ae50;  1 drivers
v0x5ab890c78330_0 .net "temp5", 31 0, v0x5ab890c37240_0;  1 drivers
v0x5ab890c783d0_0 .net "temp6", 31 0, L_0x5ab890e3d6a0;  1 drivers
v0x5ab890c77d10_0 .net "temp7", 31 0, v0x5ab890bb7e30_0;  1 drivers
v0x5ab890c77db0_0 .net "x0", 31 0, v0x5ab890c94450_0;  1 drivers
v0x5ab890cb3a30_0 .net "x1", 31 0, L_0x5ab890e3a490;  1 drivers
v0x5ab890cb3af0_0 .net "x2", 31 0, L_0x5ab890e3ccb0;  1 drivers
v0x5ab890cb8c00_0 .net "x3", 31 0, L_0x5ab890e3f610;  1 drivers
v0x5ab890cb8cc0_0 .net "zero_division", 0 0, L_0x5ab890e36000;  1 drivers
L_0x5ab890e35ce0 .part L_0x5ab890e35bb0, 23, 8;
L_0x5ab890e35e10 .concat [ 8 24 0 0], L_0x5ab890e35ce0, L_0x7aa1382d7998;
L_0x5ab890e35ee0 .cmp/eq 32, L_0x5ab890e35e10, L_0x7aa1382d79e0;
L_0x5ab890e36000 .functor MUXZ 1, L_0x7aa1382d7a70, L_0x7aa1382d7a28, L_0x5ab890e35ee0, C4<>;
L_0x5ab890e36c80 .part L_0x5ab890e35bb0, 0, 23;
L_0x5ab890e36d50 .concat [ 23 8 1 0], L_0x5ab890e36c80, L_0x7aa1382d7b90, L_0x7aa1382d7b48;
L_0x5ab890e37c20 .part L_0x5ab890e36a50, 0, 31;
L_0x5ab890e37cc0 .concat [ 31 1 0 0], L_0x5ab890e37c20, L_0x7aa1382d7d88;
L_0x5ab890e388c0 .part L_0x5ab890e35bb0, 0, 23;
L_0x5ab890e38990 .concat [ 23 8 1 0], L_0x5ab890e388c0, L_0x7aa1382d7ea8, L_0x7aa1382d7e60;
L_0x5ab890e39890 .part L_0x5ab890e386f0, 31, 1;
L_0x5ab890e39930 .reduce/nor L_0x5ab890e39890;
L_0x5ab890e39a90 .part L_0x5ab890e386f0, 0, 31;
L_0x5ab890e39bc0 .concat [ 31 1 0 0], L_0x5ab890e39a90, L_0x5ab890e39930;
L_0x5ab890e3b020 .part L_0x5ab890e35bb0, 0, 23;
L_0x5ab890e3b0f0 .concat [ 23 8 1 0], L_0x5ab890e3b020, L_0x7aa1382d81c0, L_0x7aa1382d8178;
L_0x5ab890e3c0a0 .part L_0x5ab890e3ae50, 31, 1;
L_0x5ab890e3c140 .reduce/nor L_0x5ab890e3c0a0;
L_0x5ab890e3c2d0 .part L_0x5ab890e3ae50, 0, 31;
L_0x5ab890e3c370 .concat [ 31 1 0 0], L_0x5ab890e3c2d0, L_0x5ab890e3c140;
L_0x5ab890e3d8d0 .part L_0x5ab890e35bb0, 0, 23;
L_0x5ab890e3dab0 .concat [ 23 8 1 0], L_0x5ab890e3d8d0, L_0x7aa1382d84d8, L_0x7aa1382d8490;
L_0x5ab890e3e900 .part L_0x5ab890e3d6a0, 31, 1;
L_0x5ab890e3e9a0 .reduce/nor L_0x5ab890e3e900;
L_0x5ab890e3dbd0 .part L_0x5ab890e3d6a0, 0, 31;
L_0x5ab890e3ebf0 .concat [ 31 1 0 0], L_0x5ab890e3dbd0, L_0x5ab890e3e9a0;
L_0x5ab890e3f730 .part L_0x5ab890e3f610, 23, 8;
L_0x5ab890e3f800 .arith/sum 8, L_0x5ab890e3f730, L_0x7aa1382d8718;
L_0x5ab890e3ed30 .part L_0x5ab890e35bb0, 23, 8;
L_0x5ab890e3fa10 .arith/sub 8, L_0x5ab890e3f800, L_0x5ab890e3ed30;
L_0x5ab890e3f920 .part L_0x5ab890e35bb0, 31, 1;
L_0x5ab890e3fc50 .part L_0x5ab890e3f610, 0, 23;
L_0x5ab890e3fb50 .concat [ 23 8 1 0], L_0x5ab890e3fc50, L_0x5ab890e3fa10, L_0x5ab890e3f920;
L_0x5ab890e40870 .part v0x5ab890dc8440_0, 23, 8;
L_0x5ab890e40b70 .concat [ 8 24 0 0], L_0x5ab890e40870, L_0x7aa1382d87f0;
L_0x5ab890e40c90 .cmp/eq 32, L_0x5ab890e40b70, L_0x7aa1382d8838;
L_0x5ab890e40f00 .functor MUXZ 32, L_0x5ab890e406f0, L_0x7aa1382d8880, L_0x5ab890e39a20, C4<>;
S_0x5ab890cb06e0 .scope module, "A1" "FloatingAddition" 7 21, 5 2 0, S_0x5ab890cb0a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890989cc0 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d7d40 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v0x5ab890d2c940_0 .net "A", 31 0, L_0x7aa1382d7d40;  1 drivers
v0x5ab890d2ca00_0 .net "A_Exponent", 7 0, L_0x5ab890e37360;  1 drivers
v0x5ab890d2c4c0_0 .net "A_Mantissa", 23 0, L_0x5ab890e37000;  1 drivers
v0x5ab890a4afc0_0 .net "A_sign", 0 0, L_0x5ab890e37540;  1 drivers
v0x5ab890a4b080_0 .var "A_swap", 31 0;
v0x5ab890d18ad0_0 .net "B", 31 0, L_0x5ab890e37cc0;  1 drivers
v0x5ab890d18650_0 .net "B_Exponent", 7 0, L_0x5ab890e37450;  1 drivers
v0x5ab890a44ea0_0 .net "B_Mantissa", 23 0, L_0x5ab890e371c0;  1 drivers
v0x5ab890d04c60_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890d047e0_0 .net "B_sign", 0 0, L_0x5ab890e375e0;  1 drivers
v0x5ab890d048a0_0 .var "B_swap", 31 0;
v0x5ab890a3ed80_0 .var "Exponent", 7 0;
v0x5ab890cf5c20_0 .var "Mantissa", 22 0;
v0x5ab890cf57a0_0 .var "Sign", 0 0;
v0x5ab890cf5860_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d7c20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890a3a7b0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d7c20;  1 drivers
L_0x7aa1382d7cb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890a75050_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d7cb0;  1 drivers
v0x5ab890a750f0_0 .net *"_ivl_23", 30 0, L_0x5ab890e376d0;  1 drivers
L_0x7aa1382d7cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890975420_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d7cf8;  1 drivers
v0x5ab890a6c500_0 .net *"_ivl_29", 30 0, L_0x5ab890e37970;  1 drivers
v0x5ab890a6c080_0 .net *"_ivl_3", 22 0, L_0x5ab890e36f60;  1 drivers
L_0x7aa1382d7c68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab8909729a0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d7c68;  1 drivers
v0x5ab890ce6a80_0 .net *"_ivl_9", 22 0, L_0x5ab890e370f0;  1 drivers
v0x5ab890cbc130_0 .var "carry", 0 0;
v0x5ab890cbc1f0_0 .net "comp", 0 0, v0x5ab890cefb80_0;  1 drivers
v0x5ab890ca82c0_0 .var "diff_Exponent", 7 0;
v0x5ab890ca8380_0 .var/i "i", 31 0;
v0x5ab890c94450_0 .var "result", 31 0;
E_0x5ab8909700f0/0 .event anyedge, v0x5ab890cefb80_0, v0x5ab890d2c940_0, v0x5ab890d18ad0_0, v0x5ab890d2ca00_0;
E_0x5ab8909700f0/1 .event anyedge, v0x5ab890d18650_0, v0x5ab890a44ea0_0, v0x5ab890ca82c0_0, v0x5ab890a4afc0_0;
E_0x5ab8909700f0/2 .event anyedge, v0x5ab890d047e0_0, v0x5ab890d2c4c0_0, v0x5ab890d04c60_0, v0x5ab890cbc130_0;
E_0x5ab8909700f0/3 .event anyedge, v0x5ab890cf5860_0, v0x5ab890a3ed80_0, v0x5ab890cf57a0_0, v0x5ab890cf5c20_0;
E_0x5ab8909700f0 .event/or E_0x5ab8909700f0/0, E_0x5ab8909700f0/1, E_0x5ab8909700f0/2, E_0x5ab8909700f0/3;
L_0x5ab890e36f60 .part v0x5ab890a4b080_0, 0, 23;
L_0x5ab890e37000 .concat [ 23 1 0 0], L_0x5ab890e36f60, L_0x7aa1382d7c20;
L_0x5ab890e370f0 .part v0x5ab890d048a0_0, 0, 23;
L_0x5ab890e371c0 .concat [ 23 1 0 0], L_0x5ab890e370f0, L_0x7aa1382d7c68;
L_0x5ab890e37360 .part v0x5ab890a4b080_0, 23, 8;
L_0x5ab890e37450 .part v0x5ab890d048a0_0, 23, 8;
L_0x5ab890e37540 .part v0x5ab890a4b080_0, 31, 1;
L_0x5ab890e375e0 .part v0x5ab890d048a0_0, 31, 1;
L_0x5ab890e376d0 .part L_0x7aa1382d7d40, 0, 31;
L_0x5ab890e377a0 .concat [ 31 1 0 0], L_0x5ab890e376d0, L_0x7aa1382d7cb0;
L_0x5ab890e37970 .part L_0x5ab890e37cc0, 0, 31;
L_0x5ab890e37a40 .concat [ 31 1 0 0], L_0x5ab890e37970, L_0x7aa1382d7cf8;
S_0x5ab890cabfd0 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890cb06e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890cff060_0 .net "A", 31 0, L_0x5ab890e377a0;  1 drivers
v0x5ab890cf0000_0 .net "B", 31 0, L_0x5ab890e37a40;  1 drivers
v0x5ab890cefb80_0 .var "result", 0 0;
E_0x5ab890a63870 .event anyedge, v0x5ab890cff060_0, v0x5ab890cf0000_0, v0x5ab890cefb80_0;
S_0x5ab890cabc80 .scope module, "A2" "FloatingAddition" 7 26, 5 2 0, S_0x5ab890cb0a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab8909d0580 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d8010 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890c33880_0 .net "A", 31 0, L_0x7aa1382d8010;  1 drivers
v0x5ab890c33940_0 .net "A_Exponent", 7 0, L_0x5ab890e38fd0;  1 drivers
v0x5ab890c24840_0 .net "A_Mantissa", 23 0, L_0x5ab890e38c40;  1 drivers
v0x5ab890c24900_0 .net "A_sign", 0 0, L_0x5ab890e391b0;  1 drivers
v0x5ab890bfa990_0 .var "A_swap", 31 0;
v0x5ab890be6b20_0 .net "B", 31 0, L_0x5ab890e39bc0;  1 drivers
v0x5ab890bd2cb0_0 .net "B_Exponent", 7 0, L_0x5ab890e390c0;  1 drivers
v0x5ab890bc3c70_0 .net "B_Mantissa", 23 0, L_0x5ab890e38e30;  1 drivers
v0x5ab890bb0e00_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890b864b0_0 .net "B_sign", 0 0, L_0x5ab890e39250;  1 drivers
v0x5ab890b86570_0 .var "B_swap", 31 0;
v0x5ab890b72640_0 .var "Exponent", 7 0;
v0x5ab890b5e7d0_0 .var "Mantissa", 22 0;
v0x5ab890b4f790_0 .var "Sign", 0 0;
v0x5ab890b4f850_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d7ef0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b258a0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d7ef0;  1 drivers
L_0x7aa1382d7f80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890b11a30_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d7f80;  1 drivers
v0x5ab890b11ad0_0 .net *"_ivl_23", 30 0, L_0x5ab890e39340;  1 drivers
L_0x7aa1382d7fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890aeeb80_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d7fc8;  1 drivers
v0x5ab890ac4cd0_0 .net *"_ivl_29", 30 0, L_0x5ab890e395e0;  1 drivers
v0x5ab890ab0e60_0 .net *"_ivl_3", 22 0, L_0x5ab890e38ba0;  1 drivers
L_0x7aa1382d7f38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890a9cff0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d7f38;  1 drivers
v0x5ab890a8dfb0_0 .net *"_ivl_9", 22 0, L_0x5ab890e38d60;  1 drivers
v0x5ab890d33100_0 .var "carry", 0 0;
v0x5ab890d331c0_0 .net "comp", 0 0, v0x5ab890c476f0_0;  1 drivers
v0x5ab890d1f290_0 .var "diff_Exponent", 7 0;
v0x5ab890d1f350_0 .var/i "i", 31 0;
v0x5ab890d0b420_0 .var "result", 31 0;
E_0x5ab890a63cf0/0 .event anyedge, v0x5ab890c476f0_0, v0x5ab890c33880_0, v0x5ab890be6b20_0, v0x5ab890c33940_0;
E_0x5ab890a63cf0/1 .event anyedge, v0x5ab890bd2cb0_0, v0x5ab890bc3c70_0, v0x5ab890d1f290_0, v0x5ab890c24900_0;
E_0x5ab890a63cf0/2 .event anyedge, v0x5ab890b864b0_0, v0x5ab890c24840_0, v0x5ab890bb0e00_0, v0x5ab890d33100_0;
E_0x5ab890a63cf0/3 .event anyedge, v0x5ab890b4f850_0, v0x5ab890b72640_0, v0x5ab890b4f790_0, v0x5ab890b5e7d0_0;
E_0x5ab890a63cf0 .event/or E_0x5ab890a63cf0/0, E_0x5ab890a63cf0/1, E_0x5ab890a63cf0/2, E_0x5ab890a63cf0/3;
L_0x5ab890e38ba0 .part v0x5ab890bfa990_0, 0, 23;
L_0x5ab890e38c40 .concat [ 23 1 0 0], L_0x5ab890e38ba0, L_0x7aa1382d7ef0;
L_0x5ab890e38d60 .part v0x5ab890b86570_0, 0, 23;
L_0x5ab890e38e30 .concat [ 23 1 0 0], L_0x5ab890e38d60, L_0x7aa1382d7f38;
L_0x5ab890e38fd0 .part v0x5ab890bfa990_0, 23, 8;
L_0x5ab890e390c0 .part v0x5ab890b86570_0, 23, 8;
L_0x5ab890e391b0 .part v0x5ab890bfa990_0, 31, 1;
L_0x5ab890e39250 .part v0x5ab890b86570_0, 31, 1;
L_0x5ab890e39340 .part L_0x7aa1382d8010, 0, 31;
L_0x5ab890e39410 .concat [ 31 1 0 0], L_0x5ab890e39340, L_0x7aa1382d7f80;
L_0x5ab890e395e0 .part L_0x5ab890e39bc0, 0, 31;
L_0x5ab890e396b0 .concat [ 31 1 0 0], L_0x5ab890e395e0, L_0x7aa1382d7fc8;
S_0x5ab890c9cbc0 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890cabc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890c85410_0 .net "A", 31 0, L_0x5ab890e39410;  1 drivers
v0x5ab890c5b560_0 .net "B", 31 0, L_0x5ab890e396b0;  1 drivers
v0x5ab890c476f0_0 .var "result", 0 0;
E_0x5ab890ce9140 .event anyedge, v0x5ab890c85410_0, v0x5ab890c5b560_0, v0x5ab890c476f0_0;
S_0x5ab890c9c870 .scope module, "A3" "FloatingAddition" 7 31, 5 2 0, S_0x5ab890cb0a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890d22310 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d8328 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890c88d50_0 .net "A", 31 0, L_0x7aa1382d8328;  1 drivers
v0x5ab890c88e30_0 .net "A_Exponent", 7 0, L_0x5ab890e3b7b0;  1 drivers
v0x5ab890c88a00_0 .net "A_Mantissa", 23 0, L_0x5ab890e3b3d0;  1 drivers
v0x5ab890c88ac0_0 .net "A_sign", 0 0, L_0x5ab890e3b990;  1 drivers
v0x5ab890c79920_0 .var "A_swap", 31 0;
v0x5ab890c795d0_0 .net "B", 31 0, L_0x5ab890e3c370;  1 drivers
v0x5ab890c796b0_0 .net "B_Exponent", 7 0, L_0x5ab890e3b8a0;  1 drivers
v0x5ab890c65f60_0 .net "B_Mantissa", 23 0, L_0x5ab890e3b610;  1 drivers
v0x5ab890c66040_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890c65c10_0 .net "B_sign", 0 0, L_0x5ab890e3ba30;  1 drivers
v0x5ab890c65cd0_0 .var "B_swap", 31 0;
v0x5ab890c5f270_0 .var "Exponent", 7 0;
v0x5ab890c5f350_0 .var "Mantissa", 22 0;
v0x5ab890c5ef20_0 .var "Sign", 0 0;
v0x5ab890c5efe0_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d8208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c4fe60_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d8208;  1 drivers
L_0x7aa1382d8298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890c4ff20_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d8298;  1 drivers
v0x5ab890c4b400_0 .net *"_ivl_23", 30 0, L_0x5ab890e3bb20;  1 drivers
L_0x7aa1382d82e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890c4b4e0_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d82e0;  1 drivers
v0x5ab890c4b0b0_0 .net *"_ivl_29", 30 0, L_0x5ab890e3bdf0;  1 drivers
v0x5ab890c4b170_0 .net *"_ivl_3", 22 0, L_0x5ab890e3b330;  1 drivers
L_0x7aa1382d8250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c3bff0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d8250;  1 drivers
v0x5ab890c3c0d0_0 .net *"_ivl_9", 22 0, L_0x5ab890e3b540;  1 drivers
v0x5ab890c3bca0_0 .var "carry", 0 0;
v0x5ab890c3bd60_0 .net "comp", 0 0, v0x5ab890c97ef0_0;  1 drivers
v0x5ab890c37590_0 .var "diff_Exponent", 7 0;
v0x5ab890c37650_0 .var/i "i", 31 0;
v0x5ab890c37240_0 .var "result", 31 0;
E_0x5ab890d133d0/0 .event anyedge, v0x5ab890c97ef0_0, v0x5ab890c88d50_0, v0x5ab890c795d0_0, v0x5ab890c88e30_0;
E_0x5ab890d133d0/1 .event anyedge, v0x5ab890c796b0_0, v0x5ab890c65f60_0, v0x5ab890c37590_0, v0x5ab890c88ac0_0;
E_0x5ab890d133d0/2 .event anyedge, v0x5ab890c65c10_0, v0x5ab890c88a00_0, v0x5ab890c66040_0, v0x5ab890c3bca0_0;
E_0x5ab890d133d0/3 .event anyedge, v0x5ab890c5efe0_0, v0x5ab890c5f270_0, v0x5ab890c5ef20_0, v0x5ab890c5f350_0;
E_0x5ab890d133d0 .event/or E_0x5ab890d133d0/0, E_0x5ab890d133d0/1, E_0x5ab890d133d0/2, E_0x5ab890d133d0/3;
L_0x5ab890e3b330 .part v0x5ab890c79920_0, 0, 23;
L_0x5ab890e3b3d0 .concat [ 23 1 0 0], L_0x5ab890e3b330, L_0x7aa1382d8208;
L_0x5ab890e3b540 .part v0x5ab890c65cd0_0, 0, 23;
L_0x5ab890e3b610 .concat [ 23 1 0 0], L_0x5ab890e3b540, L_0x7aa1382d8250;
L_0x5ab890e3b7b0 .part v0x5ab890c79920_0, 23, 8;
L_0x5ab890e3b8a0 .part v0x5ab890c65cd0_0, 23, 8;
L_0x5ab890e3b990 .part v0x5ab890c79920_0, 31, 1;
L_0x5ab890e3ba30 .part v0x5ab890c65cd0_0, 31, 1;
L_0x5ab890e3bb20 .part L_0x7aa1382d8328, 0, 31;
L_0x5ab890e3bc20 .concat [ 31 1 0 0], L_0x5ab890e3bb20, L_0x7aa1382d8298;
L_0x5ab890e3bdf0 .part L_0x5ab890e3c370, 0, 31;
L_0x5ab890e3bec0 .concat [ 31 1 0 0], L_0x5ab890e3bdf0, L_0x7aa1382d82e0;
S_0x5ab890c98160 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890c9c870;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890cfc3e0_0 .net "A", 31 0, L_0x5ab890e3bc20;  1 drivers
v0x5ab890c97e10_0 .net "B", 31 0, L_0x5ab890e3bec0;  1 drivers
v0x5ab890c97ef0_0 .var "result", 0 0;
E_0x5ab890d18c00 .event anyedge, v0x5ab890cfc3e0_0, v0x5ab890c97e10_0, v0x5ab890c97ef0_0;
S_0x5ab890c28180 .scope module, "A4" "FloatingAddition" 7 36, 5 2 0, S_0x5ab890cb0a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890c37380 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d8640 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890c05390_0 .net "A", 31 0, L_0x7aa1382d8640;  1 drivers
v0x5ab890c05470_0 .net "A_Exponent", 7 0, L_0x5ab890e3e040;  1 drivers
v0x5ab890c05040_0 .net "A_Mantissa", 23 0, L_0x5ab890e3dc90;  1 drivers
v0x5ab890c05100_0 .net "A_sign", 0 0, L_0x5ab890e3e220;  1 drivers
v0x5ab890bfe6a0_0 .var "A_swap", 31 0;
v0x5ab890bfe350_0 .net "B", 31 0, L_0x5ab890e3ebf0;  1 drivers
v0x5ab890bfe430_0 .net "B_Exponent", 7 0, L_0x5ab890e3e130;  1 drivers
v0x5ab890bef290_0 .net "B_Mantissa", 23 0, L_0x5ab890e3dea0;  1 drivers
v0x5ab890bef370_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890beef40_0 .net "B_sign", 0 0, L_0x5ab890e3e2c0;  1 drivers
v0x5ab890bef000_0 .var "B_swap", 31 0;
v0x5ab890bea830_0 .var "Exponent", 7 0;
v0x5ab890bea8f0_0 .var "Mantissa", 22 0;
v0x5ab890bea4e0_0 .var "Sign", 0 0;
v0x5ab890bea5a0_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d8520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890bdb420_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d8520;  1 drivers
L_0x7aa1382d85b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890bdb500_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d85b0;  1 drivers
v0x5ab890bd69c0_0 .net *"_ivl_23", 30 0, L_0x5ab890e3e3b0;  1 drivers
L_0x7aa1382d85f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890bd6aa0_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d85f8;  1 drivers
v0x5ab890bd6670_0 .net *"_ivl_29", 30 0, L_0x5ab890e3e650;  1 drivers
v0x5ab890bd6750_0 .net *"_ivl_3", 22 0, L_0x5ab890e3c4b0;  1 drivers
L_0x7aa1382d8568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890bc75b0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d8568;  1 drivers
v0x5ab890bc7690_0 .net *"_ivl_9", 22 0, L_0x5ab890e3de00;  1 drivers
v0x5ab890bc7260_0 .var "carry", 0 0;
v0x5ab890bc7320_0 .net "comp", 0 0, v0x5ab890c18a00_0;  1 drivers
v0x5ab890bb8180_0 .var "diff_Exponent", 7 0;
v0x5ab890bb8240_0 .var/i "i", 31 0;
v0x5ab890bb7e30_0 .var "result", 31 0;
E_0x5ab890a3eeb0/0 .event anyedge, v0x5ab890c18a00_0, v0x5ab890c05390_0, v0x5ab890bfe350_0, v0x5ab890c05470_0;
E_0x5ab890a3eeb0/1 .event anyedge, v0x5ab890bfe430_0, v0x5ab890bef290_0, v0x5ab890bb8180_0, v0x5ab890c05100_0;
E_0x5ab890a3eeb0/2 .event anyedge, v0x5ab890beef40_0, v0x5ab890c05040_0, v0x5ab890bef370_0, v0x5ab890bc7260_0;
E_0x5ab890a3eeb0/3 .event anyedge, v0x5ab890bea5a0_0, v0x5ab890bea830_0, v0x5ab890bea4e0_0, v0x5ab890bea8f0_0;
E_0x5ab890a3eeb0 .event/or E_0x5ab890a3eeb0/0, E_0x5ab890a3eeb0/1, E_0x5ab890a3eeb0/2, E_0x5ab890a3eeb0/3;
L_0x5ab890e3c4b0 .part v0x5ab890bfe6a0_0, 0, 23;
L_0x5ab890e3dc90 .concat [ 23 1 0 0], L_0x5ab890e3c4b0, L_0x7aa1382d8520;
L_0x5ab890e3de00 .part v0x5ab890bef000_0, 0, 23;
L_0x5ab890e3dea0 .concat [ 23 1 0 0], L_0x5ab890e3de00, L_0x7aa1382d8568;
L_0x5ab890e3e040 .part v0x5ab890bfe6a0_0, 23, 8;
L_0x5ab890e3e130 .part v0x5ab890bef000_0, 23, 8;
L_0x5ab890e3e220 .part v0x5ab890bfe6a0_0, 31, 1;
L_0x5ab890e3e2c0 .part v0x5ab890bef000_0, 31, 1;
L_0x5ab890e3e3b0 .part L_0x7aa1382d8640, 0, 31;
L_0x5ab890e3e480 .concat [ 31 1 0 0], L_0x5ab890e3e3b0, L_0x7aa1382d85b0;
L_0x5ab890e3e650 .part L_0x5ab890e3ebf0, 0, 31;
L_0x5ab890e3e720 .concat [ 31 1 0 0], L_0x5ab890e3e650, L_0x7aa1382d85f8;
S_0x5ab890c27e30 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890c28180;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890c18d50_0 .net "A", 31 0, L_0x5ab890e3e480;  1 drivers
v0x5ab890c18e50_0 .net "B", 31 0, L_0x5ab890e3e720;  1 drivers
v0x5ab890c18a00_0 .var "result", 0 0;
E_0x5ab890a6c160 .event anyedge, v0x5ab890c18d50_0, v0x5ab890c18e50_0, v0x5ab890c18a00_0;
S_0x5ab890976940 .scope module, "M1" "FloatingMultiplication" 7 19, 8 2 0, S_0x5ab890cb0a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890c5b640 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890baf140_0 .net "A", 31 0, L_0x5ab890e36d50;  1 drivers
v0x5ab890baf240_0 .net "A_Exponent", 7 0, L_0x5ab890e36610;  1 drivers
v0x5ab890baedf0_0 .net "A_Mantissa", 23 0, L_0x5ab890e36260;  1 drivers
v0x5ab890baeee0_0 .net "A_sign", 0 0, L_0x5ab890e367f0;  1 drivers
L_0x7aa1382d7bd8 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v0x5ab890ba2870_0 .net "B", 31 0, L_0x7aa1382d7bd8;  1 drivers
v0x5ab890ba2520_0 .net "B_Exponent", 7 0, L_0x5ab890e36700;  1 drivers
v0x5ab890ba2600_0 .net "B_Mantissa", 23 0, L_0x5ab890e36470;  1 drivers
v0x5ab890b90eb0_0 .net "B_sign", 0 0, L_0x5ab890e36890;  1 drivers
v0x5ab890b90f70_0 .var "Exponent", 7 0;
v0x5ab890b90b60_0 .net "Mantissa", 22 0, L_0x5ab890e36980;  1 drivers
v0x5ab890b90c40_0 .var "Sign", 0 0;
v0x5ab890b8a1c0_0 .var "Temp_Exponent", 8 0;
v0x5ab890b8a2a0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d7ab8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b89e70_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d7ab8;  1 drivers
v0x5ab890b89f50_0 .net *"_ivl_3", 22 0, L_0x5ab890e361c0;  1 drivers
L_0x7aa1382d7b00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b7adb0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d7b00;  1 drivers
v0x5ab890b7ae90_0 .net *"_ivl_9", 22 0, L_0x5ab890e363a0;  1 drivers
v0x5ab890b76350_0 .net "clk", 0 0, v0x5ab890dca050_0;  alias, 1 drivers
v0x5ab890b76410_0 .net "result", 31 0, L_0x5ab890e36a50;  alias, 1 drivers
E_0x5ab890bb7f90/0 .event anyedge, v0x5ab890baf240_0, v0x5ab890ba2520_0, v0x5ab890baedf0_0, v0x5ab890ba2600_0;
E_0x5ab890bb7f90/1 .event anyedge, v0x5ab890b8a2a0_0, v0x5ab890b90f70_0, v0x5ab890baeee0_0, v0x5ab890b90eb0_0;
E_0x5ab890bb7f90 .event/or E_0x5ab890bb7f90/0, E_0x5ab890bb7f90/1;
L_0x5ab890e361c0 .part L_0x5ab890e36d50, 0, 23;
L_0x5ab890e36260 .concat [ 23 1 0 0], L_0x5ab890e361c0, L_0x7aa1382d7ab8;
L_0x5ab890e363a0 .part L_0x7aa1382d7bd8, 0, 23;
L_0x5ab890e36470 .concat [ 23 1 0 0], L_0x5ab890e363a0, L_0x7aa1382d7b00;
L_0x5ab890e36610 .part L_0x5ab890e36d50, 23, 8;
L_0x5ab890e36700 .part L_0x7aa1382d7bd8, 23, 8;
L_0x5ab890e367f0 .part L_0x5ab890e36d50, 31, 1;
L_0x5ab890e36890 .part L_0x7aa1382d7bd8, 31, 1;
L_0x5ab890e36980 .part v0x5ab890b8a2a0_0, 23, 23;
L_0x5ab890e36a50 .concat [ 23 8 1 0], L_0x5ab890e36980, v0x5ab890b90f70_0, v0x5ab890b90c40_0;
S_0x5ab890b76000 .scope module, "M2" "FloatingMultiplication" 7 24, 8 2 0, S_0x5ab890cb0a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890b7abb0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890b66f40_0 .net "A", 31 0, L_0x5ab890e38990;  1 drivers
v0x5ab890b67040_0 .net "A_Exponent", 7 0, L_0x5ab890e382d0;  1 drivers
v0x5ab890b66bf0_0 .net "A_Mantissa", 23 0, L_0x5ab890e37f40;  1 drivers
v0x5ab890b66ce0_0 .net "A_sign", 0 0, L_0x5ab890e38460;  1 drivers
v0x5ab890b624e0_0 .net "B", 31 0, v0x5ab890c94450_0;  alias, 1 drivers
v0x5ab890b625d0_0 .net "B_Exponent", 7 0, L_0x5ab890e383c0;  1 drivers
v0x5ab890b62190_0 .net "B_Mantissa", 23 0, L_0x5ab890e381b0;  1 drivers
v0x5ab890b62270_0 .net "B_sign", 0 0, L_0x5ab890e38500;  1 drivers
v0x5ab890b530d0_0 .var "Exponent", 7 0;
v0x5ab890b531b0_0 .net "Mantissa", 22 0, L_0x5ab890e385f0;  1 drivers
v0x5ab890b52d80_0 .var "Sign", 0 0;
v0x5ab890b52e40_0 .var "Temp_Exponent", 8 0;
v0x5ab890b43ca0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d7dd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b43d80_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d7dd0;  1 drivers
v0x5ab890b43950_0 .net *"_ivl_3", 22 0, L_0x5ab890e37ea0;  1 drivers
L_0x7aa1382d7e18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b43a30_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d7e18;  1 drivers
v0x5ab890b302e0_0 .net *"_ivl_9", 22 0, L_0x5ab890e38080;  1 drivers
v0x5ab890b30380_0 .net "clk", 0 0, v0x5ab890dca050_0;  alias, 1 drivers
v0x5ab890b295f0_0 .net "result", 31 0, L_0x5ab890e386f0;  alias, 1 drivers
E_0x5ab890bb82e0/0 .event anyedge, v0x5ab890b67040_0, v0x5ab890b625d0_0, v0x5ab890b66bf0_0, v0x5ab890b62190_0;
E_0x5ab890bb82e0/1 .event anyedge, v0x5ab890b43ca0_0, v0x5ab890b530d0_0, v0x5ab890b66ce0_0, v0x5ab890b62270_0;
E_0x5ab890bb82e0 .event/or E_0x5ab890bb82e0/0, E_0x5ab890bb82e0/1;
L_0x5ab890e37ea0 .part L_0x5ab890e38990, 0, 23;
L_0x5ab890e37f40 .concat [ 23 1 0 0], L_0x5ab890e37ea0, L_0x7aa1382d7dd0;
L_0x5ab890e38080 .part v0x5ab890c94450_0, 0, 23;
L_0x5ab890e381b0 .concat [ 23 1 0 0], L_0x5ab890e38080, L_0x7aa1382d7e18;
L_0x5ab890e382d0 .part L_0x5ab890e38990, 23, 8;
L_0x5ab890e383c0 .part v0x5ab890c94450_0, 23, 8;
L_0x5ab890e38460 .part L_0x5ab890e38990, 31, 1;
L_0x5ab890e38500 .part v0x5ab890c94450_0, 31, 1;
L_0x5ab890e385f0 .part v0x5ab890b43ca0_0, 23, 23;
L_0x5ab890e386f0 .concat [ 23 8 1 0], L_0x5ab890e385f0, v0x5ab890b530d0_0, v0x5ab890b52d80_0;
S_0x5ab890b292a0 .scope module, "M3" "FloatingMultiplication" 7 27, 8 2 0, S_0x5ab890cb0a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890b300e0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890b1a1a0_0 .net "A", 31 0, v0x5ab890c94450_0;  alias, 1 drivers
v0x5ab890b19e50_0 .net "A_Exponent", 7 0, L_0x5ab890e3a0f0;  1 drivers
v0x5ab890b19f30_0 .net "A_Mantissa", 23 0, L_0x5ab890e39da0;  1 drivers
v0x5ab890b15740_0 .net "A_sign", 0 0, L_0x5ab890e3a230;  1 drivers
v0x5ab890b15800_0 .net "B", 31 0, v0x5ab890d0b420_0;  alias, 1 drivers
v0x5ab890b153f0_0 .net "B_Exponent", 7 0, L_0x5ab890e3a190;  1 drivers
v0x5ab890b154b0_0 .net "B_Mantissa", 23 0, L_0x5ab890e39f80;  1 drivers
v0x5ab890b06330_0 .net "B_sign", 0 0, L_0x5ab890e3a2d0;  1 drivers
v0x5ab890b063f0_0 .var "Exponent", 7 0;
v0x5ab890b05fe0_0 .net "Mantissa", 22 0, L_0x5ab890e3a3c0;  1 drivers
v0x5ab890b060c0_0 .var "Sign", 0 0;
v0x5ab890b018d0_0 .var "Temp_Exponent", 8 0;
v0x5ab890b019b0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d8058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b01580_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d8058;  1 drivers
v0x5ab890b01640_0 .net *"_ivl_3", 22 0, L_0x5ab890e39d00;  1 drivers
L_0x7aa1382d80a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890af24c0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d80a0;  1 drivers
v0x5ab890af25a0_0 .net *"_ivl_9", 22 0, L_0x5ab890e39ee0;  1 drivers
v0x5ab890ae3090_0 .net "clk", 0 0, v0x5ab890dca050_0;  alias, 1 drivers
v0x5ab890ae3130_0 .net "result", 31 0, L_0x5ab890e3a490;  alias, 1 drivers
E_0x5ab890bfaac0/0 .event anyedge, v0x5ab890b19e50_0, v0x5ab890b153f0_0, v0x5ab890b19f30_0, v0x5ab890b154b0_0;
E_0x5ab890bfaac0/1 .event anyedge, v0x5ab890b019b0_0, v0x5ab890b063f0_0, v0x5ab890b15740_0, v0x5ab890b06330_0;
E_0x5ab890bfaac0 .event/or E_0x5ab890bfaac0/0, E_0x5ab890bfaac0/1;
L_0x5ab890e39d00 .part v0x5ab890c94450_0, 0, 23;
L_0x5ab890e39da0 .concat [ 23 1 0 0], L_0x5ab890e39d00, L_0x7aa1382d8058;
L_0x5ab890e39ee0 .part v0x5ab890d0b420_0, 0, 23;
L_0x5ab890e39f80 .concat [ 23 1 0 0], L_0x5ab890e39ee0, L_0x7aa1382d80a0;
L_0x5ab890e3a0f0 .part v0x5ab890c94450_0, 23, 8;
L_0x5ab890e3a190 .part v0x5ab890d0b420_0, 23, 8;
L_0x5ab890e3a230 .part v0x5ab890c94450_0, 31, 1;
L_0x5ab890e3a2d0 .part v0x5ab890d0b420_0, 31, 1;
L_0x5ab890e3a3c0 .part v0x5ab890b019b0_0, 23, 23;
L_0x5ab890e3a490 .concat [ 23 8 1 0], L_0x5ab890e3a3c0, v0x5ab890b063f0_0, v0x5ab890b060c0_0;
S_0x5ab890ae2d40 .scope module, "M4" "FloatingMultiplication" 7 30, 8 2 0, S_0x5ab890cb0a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890ac4db0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890acf6d0_0 .net "A", 31 0, L_0x5ab890e3b0f0;  1 drivers
v0x5ab890acf7b0_0 .net "A_Exponent", 7 0, L_0x5ab890e3aa60;  1 drivers
v0x5ab890acf380_0 .net "A_Mantissa", 23 0, L_0x5ab890e3a750;  1 drivers
v0x5ab890acf450_0 .net "A_sign", 0 0, L_0x5ab890e3abf0;  1 drivers
v0x5ab890ac89e0_0 .net "B", 31 0, L_0x5ab890e3a490;  alias, 1 drivers
v0x5ab890ac8690_0 .net "B_Exponent", 7 0, L_0x5ab890e3ab50;  1 drivers
v0x5ab890ac8750_0 .net "B_Mantissa", 23 0, L_0x5ab890e3a8c0;  1 drivers
v0x5ab890ab95d0_0 .net "B_sign", 0 0, L_0x5ab890e3ac90;  1 drivers
v0x5ab890ab9690_0 .var "Exponent", 7 0;
v0x5ab890ab9280_0 .net "Mantissa", 22 0, L_0x5ab890e3ad80;  1 drivers
v0x5ab890ab9360_0 .var "Sign", 0 0;
v0x5ab890ab4b70_0 .var "Temp_Exponent", 8 0;
v0x5ab890ab4c50_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d80e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890ab4820_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d80e8;  1 drivers
v0x5ab890ab48e0_0 .net *"_ivl_3", 22 0, L_0x5ab890e3a650;  1 drivers
L_0x7aa1382d8130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890aa5760_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d8130;  1 drivers
v0x5ab890aa5840_0 .net *"_ivl_9", 22 0, L_0x5ab890e3a820;  1 drivers
v0x5ab890aa0d00_0 .net "clk", 0 0, v0x5ab890dca050_0;  alias, 1 drivers
v0x5ab890aa0da0_0 .net "result", 31 0, L_0x5ab890e3ae50;  alias, 1 drivers
E_0x5ab890c5b690/0 .event anyedge, v0x5ab890acf7b0_0, v0x5ab890ac8690_0, v0x5ab890acf380_0, v0x5ab890ac8750_0;
E_0x5ab890c5b690/1 .event anyedge, v0x5ab890ab4c50_0, v0x5ab890ab9690_0, v0x5ab890acf450_0, v0x5ab890ab95d0_0;
E_0x5ab890c5b690 .event/or E_0x5ab890c5b690/0, E_0x5ab890c5b690/1;
L_0x5ab890e3a650 .part L_0x5ab890e3b0f0, 0, 23;
L_0x5ab890e3a750 .concat [ 23 1 0 0], L_0x5ab890e3a650, L_0x7aa1382d80e8;
L_0x5ab890e3a820 .part L_0x5ab890e3a490, 0, 23;
L_0x5ab890e3a8c0 .concat [ 23 1 0 0], L_0x5ab890e3a820, L_0x7aa1382d8130;
L_0x5ab890e3aa60 .part L_0x5ab890e3b0f0, 23, 8;
L_0x5ab890e3ab50 .part L_0x5ab890e3a490, 23, 8;
L_0x5ab890e3abf0 .part L_0x5ab890e3b0f0, 31, 1;
L_0x5ab890e3ac90 .part L_0x5ab890e3a490, 31, 1;
L_0x5ab890e3ad80 .part v0x5ab890ab4c50_0, 23, 23;
L_0x5ab890e3ae50 .concat [ 23 8 1 0], L_0x5ab890e3ad80, v0x5ab890ab9690_0, v0x5ab890ab9360_0;
S_0x5ab890aa09b0 .scope module, "M5" "FloatingMultiplication" 7 32, 8 2 0, S_0x5ab890cb0a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890ce6b60 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890a918f0_0 .net "A", 31 0, L_0x5ab890e3a490;  alias, 1 drivers
v0x5ab890a915a0_0 .net "A_Exponent", 7 0, L_0x5ab890e3c8b0;  1 drivers
v0x5ab890a91680_0 .net "A_Mantissa", 23 0, L_0x5ab890e3c560;  1 drivers
v0x5ab890a824c0_0 .net "A_sign", 0 0, L_0x5ab890e3c9f0;  1 drivers
v0x5ab890a82580_0 .net "B", 31 0, v0x5ab890c37240_0;  alias, 1 drivers
v0x5ab890a82170_0 .net "B_Exponent", 7 0, L_0x5ab890e3c950;  1 drivers
v0x5ab890a82230_0 .net "B_Mantissa", 23 0, L_0x5ab890e3c740;  1 drivers
v0x5ab890a5e490_0 .net "B_sign", 0 0, L_0x5ab890e3ca90;  1 drivers
v0x5ab890a5e530_0 .var "Exponent", 7 0;
v0x5ab890a5e140_0 .net "Mantissa", 22 0, L_0x5ab890e3cbb0;  1 drivers
v0x5ab890a5e200_0 .var "Sign", 0 0;
v0x5ab890a584c0_0 .var "Temp_Exponent", 8 0;
v0x5ab890a58580_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d8370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890a58170_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d8370;  1 drivers
v0x5ab890a58250_0 .net *"_ivl_3", 22 0, L_0x5ab890e3c230;  1 drivers
L_0x7aa1382d83b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890a52570_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d83b8;  1 drivers
v0x5ab890a52630_0 .net *"_ivl_9", 22 0, L_0x5ab890e3c6a0;  1 drivers
v0x5ab890ce9d80_0 .net "clk", 0 0, v0x5ab890dca050_0;  alias, 1 drivers
v0x5ab890ce9e20_0 .net "result", 31 0, L_0x5ab890e3ccb0;  alias, 1 drivers
E_0x5ab890ac4e00/0 .event anyedge, v0x5ab890a915a0_0, v0x5ab890a82170_0, v0x5ab890a91680_0, v0x5ab890a82230_0;
E_0x5ab890ac4e00/1 .event anyedge, v0x5ab890a58580_0, v0x5ab890a5e530_0, v0x5ab890a824c0_0, v0x5ab890a5e490_0;
E_0x5ab890ac4e00 .event/or E_0x5ab890ac4e00/0, E_0x5ab890ac4e00/1;
L_0x5ab890e3c230 .part L_0x5ab890e3a490, 0, 23;
L_0x5ab890e3c560 .concat [ 23 1 0 0], L_0x5ab890e3c230, L_0x7aa1382d8370;
L_0x5ab890e3c6a0 .part v0x5ab890c37240_0, 0, 23;
L_0x5ab890e3c740 .concat [ 23 1 0 0], L_0x5ab890e3c6a0, L_0x7aa1382d83b8;
L_0x5ab890e3c8b0 .part L_0x5ab890e3a490, 23, 8;
L_0x5ab890e3c950 .part v0x5ab890c37240_0, 23, 8;
L_0x5ab890e3c9f0 .part L_0x5ab890e3a490, 31, 1;
L_0x5ab890e3ca90 .part v0x5ab890c37240_0, 31, 1;
L_0x5ab890e3cbb0 .part v0x5ab890a58580_0, 23, 23;
L_0x5ab890e3ccb0 .concat [ 23 8 1 0], L_0x5ab890e3cbb0, v0x5ab890a5e530_0, v0x5ab890a5e200_0;
S_0x5ab890ce9a30 .scope module, "M6" "FloatingMultiplication" 7 35, 8 2 0, S_0x5ab890cb0a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890a91a20 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d3dc00_0 .net "A", 31 0, L_0x5ab890e3dab0;  1 drivers
v0x5ab890d3d7d0_0 .net "A_Exponent", 7 0, L_0x5ab890e3d280;  1 drivers
v0x5ab890d3d8b0_0 .net "A_Mantissa", 23 0, L_0x5ab890e3cf70;  1 drivers
v0x5ab890d36e60_0 .net "A_sign", 0 0, L_0x5ab890e3d410;  1 drivers
v0x5ab890d36ac0_0 .net "B", 31 0, L_0x5ab890e3ccb0;  alias, 1 drivers
v0x5ab890d27a00_0 .net "B_Exponent", 7 0, L_0x5ab890e3d370;  1 drivers
v0x5ab890d27ac0_0 .net "B_Mantissa", 23 0, L_0x5ab890e3d0e0;  1 drivers
v0x5ab890d276b0_0 .net "B_sign", 0 0, L_0x5ab890e3d4b0;  1 drivers
v0x5ab890d27770_0 .var "Exponent", 7 0;
v0x5ab890d22fa0_0 .net "Mantissa", 22 0, L_0x5ab890e3d5a0;  1 drivers
v0x5ab890d23080_0 .var "Sign", 0 0;
v0x5ab890d22c50_0 .var "Temp_Exponent", 8 0;
v0x5ab890d22d30_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d8400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d13bb0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d8400;  1 drivers
v0x5ab890d13c90_0 .net *"_ivl_3", 22 0, L_0x5ab890e3ce70;  1 drivers
L_0x7aa1382d8448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d13880_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d8448;  1 drivers
v0x5ab890d0f130_0 .net *"_ivl_9", 22 0, L_0x5ab890e3d040;  1 drivers
v0x5ab890d0f1d0_0 .net "clk", 0 0, v0x5ab890dca050_0;  alias, 1 drivers
v0x5ab890cffd20_0 .net "result", 31 0, L_0x5ab890e3d6a0;  alias, 1 drivers
E_0x5ab890ce6bb0/0 .event anyedge, v0x5ab890d3d7d0_0, v0x5ab890d27a00_0, v0x5ab890d3d8b0_0, v0x5ab890d27ac0_0;
E_0x5ab890ce6bb0/1 .event anyedge, v0x5ab890d22d30_0, v0x5ab890d27770_0, v0x5ab890d36e60_0, v0x5ab890d276b0_0;
E_0x5ab890ce6bb0 .event/or E_0x5ab890ce6bb0/0, E_0x5ab890ce6bb0/1;
L_0x5ab890e3ce70 .part L_0x5ab890e3dab0, 0, 23;
L_0x5ab890e3cf70 .concat [ 23 1 0 0], L_0x5ab890e3ce70, L_0x7aa1382d8400;
L_0x5ab890e3d040 .part L_0x5ab890e3ccb0, 0, 23;
L_0x5ab890e3d0e0 .concat [ 23 1 0 0], L_0x5ab890e3d040, L_0x7aa1382d8448;
L_0x5ab890e3d280 .part L_0x5ab890e3dab0, 23, 8;
L_0x5ab890e3d370 .part L_0x5ab890e3ccb0, 23, 8;
L_0x5ab890e3d410 .part L_0x5ab890e3dab0, 31, 1;
L_0x5ab890e3d4b0 .part L_0x5ab890e3ccb0, 31, 1;
L_0x5ab890e3d5a0 .part v0x5ab890d22d30_0, 23, 23;
L_0x5ab890e3d6a0 .concat [ 23 8 1 0], L_0x5ab890e3d5a0, v0x5ab890d27770_0, v0x5ab890d23080_0;
S_0x5ab890cff9d0 .scope module, "M7" "FloatingMultiplication" 7 37, 8 2 0, S_0x5ab890cb0a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d0ef30 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890cf0960_0 .net "A", 31 0, L_0x5ab890e3ccb0;  alias, 1 drivers
v0x5ab890cf05a0_0 .net "A_Exponent", 7 0, L_0x5ab890e3f240;  1 drivers
v0x5ab890cf0680_0 .net "A_Mantissa", 23 0, L_0x5ab890e3ef20;  1 drivers
v0x5ab890cdacd0_0 .net "A_sign", 0 0, L_0x5ab890e3f380;  1 drivers
v0x5ab890cdad90_0 .net "B", 31 0, v0x5ab890bb7e30_0;  alias, 1 drivers
v0x5ab890cd4fe0_0 .net "B_Exponent", 7 0, L_0x5ab890e3f2e0;  1 drivers
v0x5ab890cd50a0_0 .net "B_Mantissa", 23 0, L_0x5ab890e3f100;  1 drivers
v0x5ab890ccacf0_0 .net "B_sign", 0 0, L_0x5ab890e3f420;  1 drivers
v0x5ab890ccadb0_0 .var "Exponent", 7 0;
v0x5ab890c74410_0 .net "Mantissa", 22 0, L_0x5ab890e3f510;  1 drivers
v0x5ab890c744f0_0 .var "Sign", 0 0;
v0x5ab890c6a120_0 .var "Temp_Exponent", 8 0;
v0x5ab890c6a200_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d8688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c13860_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d8688;  1 drivers
v0x5ab890c09530_0 .net *"_ivl_3", 22 0, L_0x5ab890e3ea90;  1 drivers
L_0x7aa1382d86d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c09610_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d86d0;  1 drivers
v0x5ab890bb2ac0_0 .net *"_ivl_9", 22 0, L_0x5ab890e3f060;  1 drivers
v0x5ab890ce1890_0 .net "clk", 0 0, v0x5ab890dca050_0;  alias, 1 drivers
v0x5ab890ce1930_0 .net "result", 31 0, L_0x5ab890e3f610;  alias, 1 drivers
E_0x5ab890d13990/0 .event anyedge, v0x5ab890cf05a0_0, v0x5ab890cd4fe0_0, v0x5ab890cf0680_0, v0x5ab890cd50a0_0;
E_0x5ab890d13990/1 .event anyedge, v0x5ab890c6a200_0, v0x5ab890ccadb0_0, v0x5ab890cdacd0_0, v0x5ab890ccacf0_0;
E_0x5ab890d13990 .event/or E_0x5ab890d13990/0, E_0x5ab890d13990/1;
L_0x5ab890e3ea90 .part L_0x5ab890e3ccb0, 0, 23;
L_0x5ab890e3ef20 .concat [ 23 1 0 0], L_0x5ab890e3ea90, L_0x7aa1382d8688;
L_0x5ab890e3f060 .part v0x5ab890bb7e30_0, 0, 23;
L_0x5ab890e3f100 .concat [ 23 1 0 0], L_0x5ab890e3f060, L_0x7aa1382d86d0;
L_0x5ab890e3f240 .part L_0x5ab890e3ccb0, 23, 8;
L_0x5ab890e3f2e0 .part v0x5ab890bb7e30_0, 23, 8;
L_0x5ab890e3f380 .part L_0x5ab890e3ccb0, 31, 1;
L_0x5ab890e3f420 .part v0x5ab890bb7e30_0, 31, 1;
L_0x5ab890e3f510 .part v0x5ab890c6a200_0, 23, 23;
L_0x5ab890e3f610 .concat [ 23 8 1 0], L_0x5ab890e3f510, v0x5ab890ccadb0_0, v0x5ab890c744f0_0;
S_0x5ab890ce37d0 .scope module, "M8" "FloatingMultiplication" 7 44, 8 2 0, S_0x5ab890cb0a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890ce3c70 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890ce3200_0 .net "A", 31 0, v0x5ab890dc8440_0;  alias, 1 drivers
v0x5ab890cd7340_0 .net "A_Exponent", 7 0, L_0x5ab890e402f0;  1 drivers
v0x5ab890cd7400_0 .net "A_Mantissa", 23 0, L_0x5ab890e3ffd0;  1 drivers
v0x5ab890cd6f00_0 .net "A_sign", 0 0, L_0x5ab890e404c0;  1 drivers
v0x5ab890cd6fc0_0 .net "B", 31 0, L_0x5ab890e3fb50;  alias, 1 drivers
v0x5ab890cd68e0_0 .net "B_Exponent", 7 0, L_0x5ab890e40390;  1 drivers
v0x5ab890cd69c0_0 .net "B_Mantissa", 23 0, L_0x5ab890e401b0;  1 drivers
v0x5ab890cc27c0_0 .net "B_sign", 0 0, L_0x5ab890e40560;  1 drivers
v0x5ab890cc2880_0 .var "Exponent", 7 0;
v0x5ab890cbce90_0 .net "Mantissa", 22 0, L_0x5ab890e40650;  1 drivers
v0x5ab890ca8f50_0 .var "Sign", 0 0;
v0x5ab890ca9010_0 .var "Temp_Exponent", 8 0;
v0x5ab890c950e0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d8760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c951c0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d8760;  1 drivers
v0x5ab890c85cf0_0 .net *"_ivl_3", 22 0, L_0x5ab890e3ff30;  1 drivers
L_0x7aa1382d87a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c85dd0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d87a8;  1 drivers
v0x5ab890c76330_0 .net *"_ivl_9", 22 0, L_0x5ab890e40110;  1 drivers
o0x7aa13831ddb8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890cca020_0 .net "clk", 0 0, o0x7aa13831ddb8;  0 drivers
v0x5ab890cca0e0_0 .net "result", 31 0, L_0x5ab890e406f0;  alias, 1 drivers
E_0x5ab890ce3d40/0 .event anyedge, v0x5ab890cd7340_0, v0x5ab890cd68e0_0, v0x5ab890cd7400_0, v0x5ab890cd69c0_0;
E_0x5ab890ce3d40/1 .event anyedge, v0x5ab890c950e0_0, v0x5ab890cc2880_0, v0x5ab890cd6f00_0, v0x5ab890cc27c0_0;
E_0x5ab890ce3d40 .event/or E_0x5ab890ce3d40/0, E_0x5ab890ce3d40/1;
L_0x5ab890e3ff30 .part v0x5ab890dc8440_0, 0, 23;
L_0x5ab890e3ffd0 .concat [ 23 1 0 0], L_0x5ab890e3ff30, L_0x7aa1382d8760;
L_0x5ab890e40110 .part L_0x5ab890e3fb50, 0, 23;
L_0x5ab890e401b0 .concat [ 23 1 0 0], L_0x5ab890e40110, L_0x7aa1382d87a8;
L_0x5ab890e402f0 .part v0x5ab890dc8440_0, 23, 8;
L_0x5ab890e40390 .part L_0x5ab890e3fb50, 23, 8;
L_0x5ab890e404c0 .part v0x5ab890dc8440_0, 31, 1;
L_0x5ab890e40560 .part L_0x5ab890e3fb50, 31, 1;
L_0x5ab890e40650 .part v0x5ab890c950e0_0, 23, 23;
L_0x5ab890e406f0 .concat [ 23 8 1 0], L_0x5ab890e40650, v0x5ab890cc2880_0, v0x5ab890ca8f50_0;
S_0x5ab890cb8260 .scope module, "u_mult_den" "FloatingMultiplication" 4 63, 8 2 0, S_0x5ab890ce4a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890cb50b0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890cb51a0_0 .net "A", 31 0, v0x5ab890dc8a30_0;  1 drivers
v0x5ab890cb4cb0_0 .net "A_Exponent", 7 0, L_0x5ab890e356c0;  1 drivers
v0x5ab890cb4650_0 .net "A_Mantissa", 23 0, L_0x5ab890e35320;  1 drivers
v0x5ab890cb4740_0 .net "A_sign", 0 0, L_0x5ab890e35800;  1 drivers
v0x5ab890c9fbc0_0 .net "B", 31 0, v0x5ab890dc8e30_0;  1 drivers
v0x5ab890ca4d90_0 .net "B_Exponent", 7 0, L_0x5ab890e35760;  1 drivers
v0x5ab890ca4e70_0 .net "B_Mantissa", 23 0, L_0x5ab890e35550;  1 drivers
v0x5ab890ca43f0_0 .net "B_sign", 0 0, L_0x5ab890e35930;  1 drivers
v0x5ab890ca44b0_0 .var "Exponent", 7 0;
v0x5ab890ca1240_0 .net "Mantissa", 22 0, L_0x5ab890e35ab0;  1 drivers
v0x5ab890ca1320_0 .var "Sign", 0 0;
v0x5ab890ca0e00_0 .var "Temp_Exponent", 8 0;
v0x5ab890ca0ee0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d7908 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890ca07e0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d7908;  1 drivers
v0x5ab890ca08c0_0 .net *"_ivl_3", 22 0, L_0x5ab890e35230;  1 drivers
L_0x7aa1382d7950 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c8bd50_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d7950;  1 drivers
v0x5ab890c8be10_0 .net *"_ivl_9", 22 0, L_0x5ab890e35460;  1 drivers
v0x5ab890c90f20_0 .net "clk", 0 0, v0x5ab890dca050_0;  alias, 1 drivers
v0x5ab890c90580_0 .net "result", 31 0, L_0x5ab890e35bb0;  alias, 1 drivers
E_0x5ab89098fe30/0 .event anyedge, v0x5ab890cb4cb0_0, v0x5ab890ca4d90_0, v0x5ab890cb4650_0, v0x5ab890ca4e70_0;
E_0x5ab89098fe30/1 .event anyedge, v0x5ab890ca0ee0_0, v0x5ab890ca44b0_0, v0x5ab890cb4740_0, v0x5ab890ca43f0_0;
E_0x5ab89098fe30 .event/or E_0x5ab89098fe30/0, E_0x5ab89098fe30/1;
L_0x5ab890e35230 .part v0x5ab890dc8a30_0, 0, 23;
L_0x5ab890e35320 .concat [ 23 1 0 0], L_0x5ab890e35230, L_0x7aa1382d7908;
L_0x5ab890e35460 .part v0x5ab890dc8e30_0, 0, 23;
L_0x5ab890e35550 .concat [ 23 1 0 0], L_0x5ab890e35460, L_0x7aa1382d7950;
L_0x5ab890e356c0 .part v0x5ab890dc8a30_0, 23, 8;
L_0x5ab890e35760 .part v0x5ab890dc8e30_0, 23, 8;
L_0x5ab890e35800 .part v0x5ab890dc8a30_0, 31, 1;
L_0x5ab890e35930 .part v0x5ab890dc8e30_0, 31, 1;
L_0x5ab890e35ab0 .part v0x5ab890ca0ee0_0, 23, 23;
L_0x5ab890e35bb0 .concat [ 23 8 1 0], L_0x5ab890e35ab0, v0x5ab890ca44b0_0, v0x5ab890ca1320_0;
S_0x5ab890c8d3d0 .scope module, "u_mult_dot" "FloatingMultiplication" 4 39, 8 2 0, S_0x5ab890ce4a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890c906d0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890c8d060_0 .net "A", 31 0, L_0x5ab890dcb2f0;  1 drivers
v0x5ab890c8c990_0 .net "A_Exponent", 7 0, L_0x5ab890dcacf0;  1 drivers
v0x5ab890c8ca70_0 .net "A_Mantissa", 23 0, L_0x5ab890dca960;  1 drivers
v0x5ab890c7cd60_0 .net "A_sign", 0 0, L_0x5ab890dcaf10;  1 drivers
v0x5ab890c7ce20_0 .net "B", 31 0, L_0x5ab890dcb490;  1 drivers
v0x5ab890c81f70_0 .net "B_Exponent", 7 0, L_0x5ab890dcade0;  1 drivers
v0x5ab890c81540_0 .net "B_Mantissa", 23 0, L_0x5ab890dcab50;  1 drivers
v0x5ab890c81620_0 .net "B_sign", 0 0, L_0x5ab890dcafb0;  1 drivers
v0x5ab890c7e390_0 .var "Exponent", 7 0;
v0x5ab890c7e470_0 .net "Mantissa", 22 0, L_0x5ab890dcb0a0;  1 drivers
v0x5ab890c7df50_0 .var "Sign", 0 0;
v0x5ab890c7dff0_0 .var "Temp_Exponent", 8 0;
v0x5ab890c7d930_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d0018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c7da10_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d0018;  1 drivers
v0x5ab890c61bf0_0 .net *"_ivl_3", 22 0, L_0x5ab890dca890;  1 drivers
L_0x7aa1382d0060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c61cd0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d0060;  1 drivers
v0x5ab890c5c210_0 .net *"_ivl_9", 22 0, L_0x5ab890dcaa80;  1 drivers
v0x5ab890c5c2b0_0 .net "clk", 0 0, v0x5ab890dca050_0;  alias, 1 drivers
v0x5ab890c34510_0 .net "result", 31 0, L_0x5ab890dcb140;  alias, 1 drivers
E_0x5ab890ce3d80/0 .event anyedge, v0x5ab890c8c990_0, v0x5ab890c81f70_0, v0x5ab890c8ca70_0, v0x5ab890c81540_0;
E_0x5ab890ce3d80/1 .event anyedge, v0x5ab890c7d930_0, v0x5ab890c7e390_0, v0x5ab890c7cd60_0, v0x5ab890c81620_0;
E_0x5ab890ce3d80 .event/or E_0x5ab890ce3d80/0, E_0x5ab890ce3d80/1;
L_0x5ab890dca890 .part L_0x5ab890dcb2f0, 0, 23;
L_0x5ab890dca960 .concat [ 23 1 0 0], L_0x5ab890dca890, L_0x7aa1382d0018;
L_0x5ab890dcaa80 .part L_0x5ab890dcb490, 0, 23;
L_0x5ab890dcab50 .concat [ 23 1 0 0], L_0x5ab890dcaa80, L_0x7aa1382d0060;
L_0x5ab890dcacf0 .part L_0x5ab890dcb2f0, 23, 8;
L_0x5ab890dcade0 .part L_0x5ab890dcb490, 23, 8;
L_0x5ab890dcaf10 .part L_0x5ab890dcb2f0, 31, 1;
L_0x5ab890dcafb0 .part L_0x5ab890dcb490, 31, 1;
L_0x5ab890dcb0a0 .part v0x5ab890c7d930_0, 23, 23;
L_0x5ab890dcb140 .concat [ 23 8 1 0], L_0x5ab890dcb0a0, v0x5ab890c7e390_0, v0x5ab890c7df50_0;
S_0x5ab890c25120 .scope module, "u_mult_mag_a" "FloatingMultiplication" 4 42, 8 2 0, S_0x5ab890ce4a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890c5c350 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890c157f0_0 .net "A", 31 0, L_0x5ab890dcc230;  1 drivers
v0x5ab890c69410_0 .net "A_Exponent", 7 0, L_0x5ab890dcbc00;  1 drivers
v0x5ab890c694f0_0 .net "A_Mantissa", 23 0, L_0x5ab890dcb850;  1 drivers
v0x5ab890c64db0_0 .net "A_sign", 0 0, L_0x5ab890dcbe20;  1 drivers
v0x5ab890c64e50_0 .net "B", 31 0, L_0x5ab890dcc470;  1 drivers
v0x5ab890c64990_0 .net "B_Exponent", 7 0, L_0x5ab890dcbcf0;  1 drivers
v0x5ab890c64a70_0 .net "B_Mantissa", 23 0, L_0x5ab890dcba60;  1 drivers
v0x5ab890c64390_0 .net "B_sign", 0 0, L_0x5ab890dcbec0;  1 drivers
v0x5ab890c64450_0 .var "Exponent", 7 0;
v0x5ab890c5cb40_0 .net "Mantissa", 22 0, L_0x5ab890dcbfb0;  1 drivers
v0x5ab890c5e0c0_0 .var "Sign", 0 0;
v0x5ab890c5e180_0 .var "Temp_Exponent", 8 0;
v0x5ab890c5dc80_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d0138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c5dd60_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d0138;  1 drivers
v0x5ab890c5d680_0 .net *"_ivl_3", 22 0, L_0x5ab890dcb7b0;  1 drivers
L_0x7aa1382d0180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c5d760_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d0180;  1 drivers
v0x5ab890c4d6d0_0 .net *"_ivl_9", 22 0, L_0x5ab890dcb990;  1 drivers
v0x5ab890c4d770_0 .net "clk", 0 0, v0x5ab890dca050_0;  alias, 1 drivers
v0x5ab890c4e870_0 .net "result", 31 0, L_0x5ab890dcc080;  alias, 1 drivers
E_0x5ab890c15760/0 .event anyedge, v0x5ab890c69410_0, v0x5ab890c64990_0, v0x5ab890c694f0_0, v0x5ab890c64a70_0;
E_0x5ab890c15760/1 .event anyedge, v0x5ab890c5dc80_0, v0x5ab890c64450_0, v0x5ab890c64db0_0, v0x5ab890c64390_0;
E_0x5ab890c15760 .event/or E_0x5ab890c15760/0, E_0x5ab890c15760/1;
L_0x5ab890dcb7b0 .part L_0x5ab890dcc230, 0, 23;
L_0x5ab890dcb850 .concat [ 23 1 0 0], L_0x5ab890dcb7b0, L_0x7aa1382d0138;
L_0x5ab890dcb990 .part L_0x5ab890dcc470, 0, 23;
L_0x5ab890dcba60 .concat [ 23 1 0 0], L_0x5ab890dcb990, L_0x7aa1382d0180;
L_0x5ab890dcbc00 .part L_0x5ab890dcc230, 23, 8;
L_0x5ab890dcbcf0 .part L_0x5ab890dcc470, 23, 8;
L_0x5ab890dcbe20 .part L_0x5ab890dcc230, 31, 1;
L_0x5ab890dcbec0 .part L_0x5ab890dcc470, 31, 1;
L_0x5ab890dcbfb0 .part v0x5ab890c5dc80_0, 23, 23;
L_0x5ab890dcc080 .concat [ 23 8 1 0], L_0x5ab890dcbfb0, v0x5ab890c64450_0, v0x5ab890c5e0c0_0;
S_0x5ab890c4e250 .scope module, "u_mult_mag_b" "FloatingMultiplication" 4 45, 8 2 0, S_0x5ab890ce4a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890c4ee00 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890c48c90_0 .net "A", 31 0, L_0x5ab890dcd210;  1 drivers
v0x5ab890c4a250_0 .net "A_Exponent", 7 0, L_0x5ab890dccc10;  1 drivers
v0x5ab890c4a310_0 .net "A_Mantissa", 23 0, L_0x5ab890dcc880;  1 drivers
v0x5ab890c49e10_0 .net "A_sign", 0 0, L_0x5ab890dcce30;  1 drivers
v0x5ab890c49ed0_0 .net "B", 31 0, L_0x5ab890dcd470;  1 drivers
v0x5ab890c49830_0 .net "B_Exponent", 7 0, L_0x5ab890dccd00;  1 drivers
v0x5ab890c39820_0 .net "B_Mantissa", 23 0, L_0x5ab890dcca70;  1 drivers
v0x5ab890c39900_0 .net "B_sign", 0 0, L_0x5ab890dcced0;  1 drivers
v0x5ab890c3ae40_0 .var "Exponent", 7 0;
v0x5ab890c3af20_0 .net "Mantissa", 22 0, L_0x5ab890dccfc0;  1 drivers
v0x5ab890c3aa20_0 .var "Sign", 0 0;
v0x5ab890c3aae0_0 .var "Temp_Exponent", 8 0;
v0x5ab890c3a400_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d0258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c3a4e0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d0258;  1 drivers
v0x5ab890c34dd0_0 .net *"_ivl_3", 22 0, L_0x5ab890dcc7b0;  1 drivers
L_0x7aa1382d02a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c363e0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d02a0;  1 drivers
v0x5ab890c364c0_0 .net *"_ivl_9", 22 0, L_0x5ab890dcc9a0;  1 drivers
v0x5ab890c35980_0 .net "clk", 0 0, v0x5ab890dca050_0;  alias, 1 drivers
v0x5ab890c35a20_0 .net "result", 31 0, L_0x5ab890dcd060;  alias, 1 drivers
E_0x5ab890c48c00/0 .event anyedge, v0x5ab890c4a250_0, v0x5ab890c49830_0, v0x5ab890c4a310_0, v0x5ab890c39820_0;
E_0x5ab890c48c00/1 .event anyedge, v0x5ab890c3a400_0, v0x5ab890c3ae40_0, v0x5ab890c49e10_0, v0x5ab890c39900_0;
E_0x5ab890c48c00 .event/or E_0x5ab890c48c00/0, E_0x5ab890c48c00/1;
L_0x5ab890dcc7b0 .part L_0x5ab890dcd210, 0, 23;
L_0x5ab890dcc880 .concat [ 23 1 0 0], L_0x5ab890dcc7b0, L_0x7aa1382d0258;
L_0x5ab890dcc9a0 .part L_0x5ab890dcd470, 0, 23;
L_0x5ab890dcca70 .concat [ 23 1 0 0], L_0x5ab890dcc9a0, L_0x7aa1382d02a0;
L_0x5ab890dccc10 .part L_0x5ab890dcd210, 23, 8;
L_0x5ab890dccd00 .part L_0x5ab890dcd470, 23, 8;
L_0x5ab890dcce30 .part L_0x5ab890dcd210, 31, 1;
L_0x5ab890dcced0 .part L_0x5ab890dcd470, 31, 1;
L_0x5ab890dccfc0 .part v0x5ab890c3a400_0, 23, 23;
L_0x5ab890dcd060 .concat [ 23 8 1 0], L_0x5ab890dccfc0, v0x5ab890c3ae40_0, v0x5ab890c3aa20_0;
S_0x5ab890c25980 .scope module, "u_sqrt_a" "FloatingSqrt" 4 57, 9 2 0, S_0x5ab890ce4a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /OUTPUT 1 "underflow";
    .port_info 4 /OUTPUT 1 "exception";
    .port_info 5 /OUTPUT 32 "result";
P_0x5ab890c77e70 .param/l "XLEN" 0 9 2, +C4<00000000000000000000000000100000>;
v0x5ab890d6ed60_0 .net "A", 31 0, v0x5ab8909b3150_0;  alias, 1 drivers
v0x5ab890d6ee40_0 .net "Exp_2", 7 0, L_0x5ab890e08e50;  1 drivers
v0x5ab890d6ef00_0 .net "Exponent", 7 0, L_0x5ab890de0100;  1 drivers
v0x5ab890d6eff0_0 .net "Mantissa", 22 0, L_0x5ab890de0230;  1 drivers
v0x5ab890d6f0d0_0 .net "Sign", 0 0, L_0x5ab890de0060;  1 drivers
v0x5ab890d6f190_0 .net *"_ivl_100", 31 0, L_0x5ab890e08a80;  1 drivers
v0x5ab890d6f270_0 .net *"_ivl_102", 31 0, L_0x5ab890e08bc0;  1 drivers
v0x5ab890d6f350_0 .net *"_ivl_106", 31 0, L_0x5ab890e08f40;  1 drivers
L_0x7aa1382d3e88 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d6f430_0 .net *"_ivl_109", 23 0, L_0x7aa1382d3e88;  1 drivers
L_0x7aa1382d3ed0 .functor BUFT 1, C4<00000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v0x5ab890d6f510_0 .net/2u *"_ivl_110", 31 0, L_0x7aa1382d3ed0;  1 drivers
v0x5ab890d6f5f0_0 .net *"_ivl_112", 31 0, L_0x5ab890e09140;  1 drivers
L_0x7aa1382d3f18 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5ab890d6f6d0_0 .net/2u *"_ivl_114", 31 0, L_0x7aa1382d3f18;  1 drivers
v0x5ab890d6f7b0_0 .net *"_ivl_116", 31 0, L_0x5ab890e09280;  1 drivers
v0x5ab890d6f890_0 .net *"_ivl_121", 0 0, L_0x5ab890e095d0;  1 drivers
v0x5ab890d6f970_0 .net *"_ivl_123", 7 0, L_0x5ab890e097a0;  1 drivers
v0x5ab890d6fa50_0 .net *"_ivl_124", 7 0, L_0x5ab890e098d0;  1 drivers
v0x5ab890d6fb30_0 .net *"_ivl_127", 22 0, L_0x5ab890e09670;  1 drivers
L_0x7aa1382d1728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d6fd20_0 .net/2u *"_ivl_14", 0 0, L_0x7aa1382d1728;  1 drivers
L_0x7aa1382d1770 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890d6fe00_0 .net/2u *"_ivl_16", 7 0, L_0x7aa1382d1770;  1 drivers
v0x5ab890d6fee0_0 .net *"_ivl_21", 0 0, L_0x5ab890decca0;  1 drivers
v0x5ab890d6ffc0_0 .net *"_ivl_23", 7 0, L_0x5ab890decd90;  1 drivers
L_0x7aa1382d18d8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ab890d700a0_0 .net/2u *"_ivl_24", 7 0, L_0x7aa1382d18d8;  1 drivers
v0x5ab890d70180_0 .net *"_ivl_26", 7 0, L_0x5ab890dece30;  1 drivers
v0x5ab890d70260_0 .net *"_ivl_29", 22 0, L_0x5ab890decfe0;  1 drivers
L_0x7aa1382d2850 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d70340_0 .net/2u *"_ivl_32", 0 0, L_0x7aa1382d2850;  1 drivers
L_0x7aa1382d2898 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890d70420_0 .net/2u *"_ivl_34", 7 0, L_0x7aa1382d2898;  1 drivers
v0x5ab890d70500_0 .net *"_ivl_39", 0 0, L_0x5ab890df9e90;  1 drivers
v0x5ab890d705e0_0 .net *"_ivl_41", 7 0, L_0x5ab890df9f80;  1 drivers
L_0x7aa1382d2a00 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ab890d706c0_0 .net/2u *"_ivl_42", 7 0, L_0x7aa1382d2a00;  1 drivers
v0x5ab890d707a0_0 .net *"_ivl_44", 7 0, L_0x5ab890dfa090;  1 drivers
v0x5ab890d70880_0 .net *"_ivl_47", 22 0, L_0x5ab890dfa200;  1 drivers
L_0x7aa1382d3978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d70960_0 .net/2u *"_ivl_50", 0 0, L_0x7aa1382d3978;  1 drivers
L_0x7aa1382d39c0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890d70a40_0 .net/2u *"_ivl_52", 7 0, L_0x7aa1382d39c0;  1 drivers
v0x5ab890d70d30_0 .net *"_ivl_57", 0 0, L_0x5ab890e06df0;  1 drivers
v0x5ab890d70e10_0 .net *"_ivl_59", 7 0, L_0x5ab890e06ee0;  1 drivers
L_0x7aa1382d3b28 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ab890d70ef0_0 .net/2u *"_ivl_60", 7 0, L_0x7aa1382d3b28;  1 drivers
v0x5ab890d70fd0_0 .net *"_ivl_62", 7 0, L_0x5ab890e07020;  1 drivers
v0x5ab890d710b0_0 .net *"_ivl_65", 22 0, L_0x5ab890e07190;  1 drivers
L_0x7aa1382d3c00 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0x5ab890d71190_0 .net/2u *"_ivl_68", 7 0, L_0x7aa1382d3c00;  1 drivers
v0x5ab890d71270_0 .net *"_ivl_70", 0 0, L_0x5ab890e07e30;  1 drivers
L_0x7aa1382d3c48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d71330_0 .net/2u *"_ivl_72", 0 0, L_0x7aa1382d3c48;  1 drivers
L_0x7aa1382d3c90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d71410_0 .net/2u *"_ivl_74", 0 0, L_0x7aa1382d3c90;  1 drivers
v0x5ab890d714f0_0 .net *"_ivl_78", 31 0, L_0x5ab890e081d0;  1 drivers
L_0x7aa1382d3cd8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d715d0_0 .net *"_ivl_81", 23 0, L_0x7aa1382d3cd8;  1 drivers
L_0x7aa1382d3d20 .functor BUFT 1, C4<00000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v0x5ab890d716b0_0 .net/2u *"_ivl_82", 31 0, L_0x7aa1382d3d20;  1 drivers
v0x5ab890d71790_0 .net *"_ivl_84", 31 0, L_0x5ab890e08390;  1 drivers
L_0x7aa1382d3d68 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5ab890d71870_0 .net/2u *"_ivl_86", 31 0, L_0x7aa1382d3d68;  1 drivers
v0x5ab890d71950_0 .net *"_ivl_88", 31 0, L_0x5ab890e084d0;  1 drivers
v0x5ab890d71a30_0 .net *"_ivl_90", 31 0, L_0x5ab890e086f0;  1 drivers
L_0x7aa1382d3db0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d71b10_0 .net *"_ivl_93", 23 0, L_0x7aa1382d3db0;  1 drivers
L_0x7aa1382d3df8 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d71bf0_0 .net/2u *"_ivl_94", 31 0, L_0x7aa1382d3df8;  1 drivers
v0x5ab890d71cd0_0 .net *"_ivl_96", 31 0, L_0x5ab890e08820;  1 drivers
L_0x7aa1382d3e40 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5ab890d71db0_0 .net/2u *"_ivl_98", 31 0, L_0x7aa1382d3e40;  1 drivers
o0x7aa13832eb28 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890d71e90_0 .net "clk", 0 0, o0x7aa13832eb28;  0 drivers
o0x7aa13832eb58 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890d71f50_0 .net "exception", 0 0, o0x7aa13832eb58;  0 drivers
o0x7aa13832eb88 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890d72010_0 .net "overflow", 0 0, o0x7aa13832eb88;  0 drivers
v0x5ab890d720d0_0 .net "pos", 0 0, L_0x5ab890e08010;  1 drivers
v0x5ab890d72190_0 .net "remainder", 0 0, L_0x5ab890e094e0;  1 drivers
v0x5ab890d72250_0 .net "result", 31 0, L_0x5ab890e0a7c0;  alias, 1 drivers
L_0x7aa1382d0720 .functor BUFT 1, C4<00111111101101010000010011110011>, C4<0>, C4<0>, C4<0>;
v0x5ab890d72330_0 .net "sqrt_1by05", 31 0, L_0x7aa1382d0720;  1 drivers
L_0x7aa1382d07b0 .functor BUFT 1, C4<00111111001101010000010011110011>, C4<0>, C4<0>, C4<0>;
v0x5ab890d723f0_0 .net "sqrt_1by2", 31 0, L_0x7aa1382d07b0;  1 drivers
L_0x7aa1382d0768 .functor BUFT 1, C4<00111111101101010000010011110011>, C4<0>, C4<0>, C4<0>;
v0x5ab890d724b0_0 .net "sqrt_2", 31 0, L_0x7aa1382d0768;  1 drivers
v0x5ab890d725a0_0 .net "temp", 31 0, L_0x5ab890e09b00;  1 drivers
v0x5ab890d72670_0 .net "temp1", 31 0, L_0x5ab890debdc0;  1 drivers
v0x5ab890d72710_0 .net "temp2", 31 0, v0x5ab890c2c3c0_0;  1 drivers
v0x5ab890d727d0_0 .net "temp3", 31 0, L_0x5ab890df8f30;  1 drivers
v0x5ab890d728c0_0 .net "temp4", 31 0, v0x5ab890bfcb70_0;  1 drivers
v0x5ab890d72980_0 .net "temp5", 31 0, L_0x5ab890e05e00;  1 drivers
v0x5ab890d72a70_0 .net "temp6", 31 0, v0x5ab890bb6b90_0;  1 drivers
v0x5ab890d72b30_0 .net "temp7", 31 0, L_0x5ab890e07ce0;  1 drivers
v0x5ab890d72c00_0 .net "temp8", 31 0, L_0x5ab890e0a6f0;  1 drivers
o0x7aa13832ec78 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890d72cd0_0 .net "underflow", 0 0, o0x7aa13832ec78;  0 drivers
L_0x7aa1382d06d8 .functor BUFT 1, C4<00111111010110101000001001111010>, C4<0>, C4<0>, C4<0>;
v0x5ab890d72d70_0 .net "x0", 31 0, L_0x7aa1382d06d8;  1 drivers
v0x5ab890d72e80_0 .net "x1", 31 0, L_0x5ab890ded160;  1 drivers
v0x5ab890d72f90_0 .net "x2", 31 0, L_0x5ab890dfa3b0;  1 drivers
v0x5ab890d730a0_0 .net "x3", 31 0, L_0x5ab890e06f80;  1 drivers
L_0x5ab890de0060 .part v0x5ab8909b3150_0, 31, 1;
L_0x5ab890de0100 .part v0x5ab8909b3150_0, 23, 8;
L_0x5ab890de0230 .part v0x5ab8909b3150_0, 0, 23;
L_0x5ab890debf00 .concat [ 23 8 1 0], L_0x5ab890de0230, L_0x7aa1382d1770, L_0x7aa1382d1728;
L_0x5ab890decca0 .part v0x5ab890c2c3c0_0, 31, 1;
L_0x5ab890decd90 .part v0x5ab890c2c3c0_0, 23, 8;
L_0x5ab890dece30 .arith/sub 8, L_0x5ab890decd90, L_0x7aa1382d18d8;
L_0x5ab890decfe0 .part v0x5ab890c2c3c0_0, 0, 23;
L_0x5ab890ded160 .concat [ 23 8 1 0], L_0x5ab890decfe0, L_0x5ab890dece30, L_0x5ab890decca0;
L_0x5ab890df9070 .concat [ 23 8 1 0], L_0x5ab890de0230, L_0x7aa1382d2898, L_0x7aa1382d2850;
L_0x5ab890df9e90 .part v0x5ab890bfcb70_0, 31, 1;
L_0x5ab890df9f80 .part v0x5ab890bfcb70_0, 23, 8;
L_0x5ab890dfa090 .arith/sub 8, L_0x5ab890df9f80, L_0x7aa1382d2a00;
L_0x5ab890dfa200 .part v0x5ab890bfcb70_0, 0, 23;
L_0x5ab890dfa3b0 .concat [ 23 8 1 0], L_0x5ab890dfa200, L_0x5ab890dfa090, L_0x5ab890df9e90;
L_0x5ab890e05f40 .concat [ 23 8 1 0], L_0x5ab890de0230, L_0x7aa1382d39c0, L_0x7aa1382d3978;
L_0x5ab890e06df0 .part v0x5ab890bb6b90_0, 31, 1;
L_0x5ab890e06ee0 .part v0x5ab890bb6b90_0, 23, 8;
L_0x5ab890e07020 .arith/sub 8, L_0x5ab890e06ee0, L_0x7aa1382d3b28;
L_0x5ab890e07190 .part v0x5ab890bb6b90_0, 0, 23;
L_0x5ab890e06f80 .concat [ 23 8 1 0], L_0x5ab890e07190, L_0x5ab890e07020, L_0x5ab890e06df0;
L_0x5ab890e07e30 .cmp/ge 8, L_0x5ab890de0100, L_0x7aa1382d3c00;
L_0x5ab890e08010 .functor MUXZ 1, L_0x7aa1382d3c90, L_0x7aa1382d3c48, L_0x5ab890e07e30, C4<>;
L_0x5ab890e081d0 .concat [ 8 24 0 0], L_0x5ab890de0100, L_0x7aa1382d3cd8;
L_0x5ab890e08390 .arith/sub 32, L_0x5ab890e081d0, L_0x7aa1382d3d20;
L_0x5ab890e084d0 .arith/div 32, L_0x5ab890e08390, L_0x7aa1382d3d68;
L_0x5ab890e086f0 .concat [ 8 24 0 0], L_0x5ab890de0100, L_0x7aa1382d3db0;
L_0x5ab890e08820 .arith/sub 32, L_0x5ab890e086f0, L_0x7aa1382d3df8;
L_0x5ab890e08a80 .arith/div 32, L_0x5ab890e08820, L_0x7aa1382d3e40;
L_0x5ab890e08bc0 .functor MUXZ 32, L_0x5ab890e08a80, L_0x5ab890e084d0, L_0x5ab890e08010, C4<>;
L_0x5ab890e08e50 .part L_0x5ab890e08bc0, 0, 8;
L_0x5ab890e08f40 .concat [ 8 24 0 0], L_0x5ab890de0100, L_0x7aa1382d3e88;
L_0x5ab890e09140 .arith/sub 32, L_0x5ab890e08f40, L_0x7aa1382d3ed0;
L_0x5ab890e09280 .arith/mod 32, L_0x5ab890e09140, L_0x7aa1382d3f18;
L_0x5ab890e094e0 .part L_0x5ab890e09280, 0, 1;
L_0x5ab890e095d0 .part L_0x5ab890e07ce0, 31, 1;
L_0x5ab890e097a0 .part L_0x5ab890e07ce0, 23, 8;
L_0x5ab890e098d0 .arith/sum 8, L_0x5ab890e08e50, L_0x5ab890e097a0;
L_0x5ab890e09670 .part L_0x5ab890e07ce0, 0, 23;
L_0x5ab890e09b00 .concat [ 23 8 1 0], L_0x5ab890e09670, L_0x5ab890e098d0, L_0x5ab890e095d0;
L_0x5ab890e0a7c0 .functor MUXZ 32, L_0x5ab890e09b00, L_0x5ab890e0a6f0, L_0x5ab890e094e0, C4<>;
S_0x5ab890c26b90 .scope module, "A1" "FloatingAddition" 9 27, 5 2 0, S_0x5ab890c25980;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890c265c0 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
v0x5ab890c58030_0 .net "A", 31 0, L_0x5ab890debdc0;  alias, 1 drivers
v0x5ab890c580f0_0 .net "A_Exponent", 7 0, L_0x5ab890dec4b0;  1 drivers
v0x5ab890c57690_0 .net "A_Mantissa", 23 0, L_0x5ab890dec160;  1 drivers
v0x5ab890c57750_0 .net "A_sign", 0 0, L_0x5ab890dec690;  1 drivers
v0x5ab890c544e0_0 .var "A_swap", 31 0;
v0x5ab890c540a0_0 .net "B", 31 0, L_0x7aa1382d06d8;  alias, 1 drivers
v0x5ab890c54180_0 .net "B_Exponent", 7 0, L_0x5ab890dec5a0;  1 drivers
v0x5ab890c53a80_0 .net "B_Mantissa", 23 0, L_0x5ab890dec340;  1 drivers
v0x5ab890c53b60_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890c3eff0_0 .net "B_sign", 0 0, L_0x5ab890dec730;  1 drivers
v0x5ab890c3f0b0_0 .var "B_swap", 31 0;
v0x5ab890c441c0_0 .var "Exponent", 7 0;
v0x5ab890c442a0_0 .var "Mantissa", 22 0;
v0x5ab890c43820_0 .var "Sign", 0 0;
v0x5ab890c438e0_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d17b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c40670_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d17b8;  1 drivers
L_0x7aa1382d1848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890c40750_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d1848;  1 drivers
v0x5ab890c3fc10_0 .net *"_ivl_23", 30 0, L_0x5ab890dec820;  1 drivers
L_0x7aa1382d1890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890c3fcf0_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d1890;  1 drivers
v0x5ab890c2b180_0 .net *"_ivl_29", 30 0, L_0x5ab890decaa0;  1 drivers
v0x5ab890c2b260_0 .net *"_ivl_3", 22 0, L_0x5ab890dec0c0;  1 drivers
L_0x7aa1382d1800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c30350_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d1800;  1 drivers
v0x5ab890c30410_0 .net *"_ivl_9", 22 0, L_0x5ab890dec2a0;  1 drivers
v0x5ab890c2f9b0_0 .var "carry", 0 0;
v0x5ab890c2fa70_0 .net "comp", 0 0, v0x5ab890c52e80_0;  1 drivers
v0x5ab890c2c800_0 .var "diff_Exponent", 7 0;
v0x5ab890c2c8c0_0 .var/i "i", 31 0;
v0x5ab890c2c3c0_0 .var "result", 31 0;
E_0x5ab890c36110/0 .event anyedge, v0x5ab890c52e80_0, v0x5ab890c58030_0, v0x5ab890c540a0_0, v0x5ab890c580f0_0;
E_0x5ab890c36110/1 .event anyedge, v0x5ab890c54180_0, v0x5ab890c53a80_0, v0x5ab890c2c800_0, v0x5ab890c57750_0;
E_0x5ab890c36110/2 .event anyedge, v0x5ab890c3eff0_0, v0x5ab890c57690_0, v0x5ab890c53b60_0, v0x5ab890c2f9b0_0;
E_0x5ab890c36110/3 .event anyedge, v0x5ab890c438e0_0, v0x5ab890c441c0_0, v0x5ab890c43820_0, v0x5ab890c442a0_0;
E_0x5ab890c36110 .event/or E_0x5ab890c36110/0, E_0x5ab890c36110/1, E_0x5ab890c36110/2, E_0x5ab890c36110/3;
L_0x5ab890dec0c0 .part v0x5ab890c544e0_0, 0, 23;
L_0x5ab890dec160 .concat [ 23 1 0 0], L_0x5ab890dec0c0, L_0x7aa1382d17b8;
L_0x5ab890dec2a0 .part v0x5ab890c3f0b0_0, 0, 23;
L_0x5ab890dec340 .concat [ 23 1 0 0], L_0x5ab890dec2a0, L_0x7aa1382d1800;
L_0x5ab890dec4b0 .part v0x5ab890c544e0_0, 23, 8;
L_0x5ab890dec5a0 .part v0x5ab890c3f0b0_0, 23, 8;
L_0x5ab890dec690 .part v0x5ab890c544e0_0, 31, 1;
L_0x5ab890dec730 .part v0x5ab890c3f0b0_0, 31, 1;
L_0x5ab890dec820 .part L_0x5ab890debdc0, 0, 31;
L_0x5ab890dec950 .concat [ 31 1 0 0], L_0x5ab890dec820, L_0x7aa1382d1848;
L_0x5ab890decaa0 .part L_0x7aa1382d06d8, 0, 31;
L_0x5ab890decb40 .concat [ 31 1 0 0], L_0x5ab890decaa0, L_0x7aa1382d1890;
S_0x5ab890c17760 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890c26b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890c17140_0 .net "A", 31 0, L_0x5ab890dec950;  1 drivers
v0x5ab890c17220_0 .net "B", 31 0, L_0x5ab890decb40;  1 drivers
v0x5ab890c52e80_0 .var "result", 0 0;
E_0x5ab890c34f00 .event anyedge, v0x5ab890c17140_0, v0x5ab890c17220_0, v0x5ab890c52e80_0;
S_0x5ab890c2bda0 .scope module, "A2" "FloatingAddition" 9 31, 5 2 0, S_0x5ab890c25980;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890c2fb10 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
v0x5ab890c1d430_0 .net "A", 31 0, L_0x5ab890df8f30;  alias, 1 drivers
v0x5ab890c1cd60_0 .net "A_Exponent", 7 0, L_0x5ab890df9640;  1 drivers
v0x5ab890c1ce20_0 .net "A_Mantissa", 23 0, L_0x5ab890df92b0;  1 drivers
v0x5ab890c01020_0 .net "A_sign", 0 0, L_0x5ab890df9820;  1 drivers
v0x5ab890c010e0_0 .var "A_swap", 31 0;
v0x5ab890bfb660_0 .net "B", 31 0, L_0x5ab890ded160;  alias, 1 drivers
v0x5ab890be77b0_0 .net "B_Exponent", 7 0, L_0x5ab890df9730;  1 drivers
v0x5ab890be7890_0 .net "B_Mantissa", 23 0, L_0x5ab890df94a0;  1 drivers
v0x5ab890bd3940_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890bd3a20_0 .net "B_sign", 0 0, L_0x5ab890df98c0;  1 drivers
v0x5ab890bc4550_0 .var "B_swap", 31 0;
v0x5ab890bc4630_0 .var "Exponent", 7 0;
v0x5ab890bb4b90_0 .var "Mantissa", 22 0;
v0x5ab890bb4c70_0 .var "Sign", 0 0;
v0x5ab890c08840_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d28e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c08920_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d28e0;  1 drivers
L_0x7aa1382d2970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890c041e0_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d2970;  1 drivers
v0x5ab890c03dc0_0 .net *"_ivl_23", 30 0, L_0x5ab890df99b0;  1 drivers
L_0x7aa1382d29b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890c03ea0_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d29b8;  1 drivers
v0x5ab890c037c0_0 .net *"_ivl_29", 30 0, L_0x5ab890df9c60;  1 drivers
v0x5ab890bfbea0_0 .net *"_ivl_3", 22 0, L_0x5ab890df9210;  1 drivers
L_0x7aa1382d2928 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890bfbf80_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d2928;  1 drivers
v0x5ab890bfd4f0_0 .net *"_ivl_9", 22 0, L_0x5ab890df93d0;  1 drivers
v0x5ab890bfd5d0_0 .var "carry", 0 0;
v0x5ab890bfd0b0_0 .net "comp", 0 0, v0x5ab890c1d8c0_0;  1 drivers
v0x5ab890bfd150_0 .var "diff_Exponent", 7 0;
v0x5ab890bfca90_0 .var/i "i", 31 0;
v0x5ab890bfcb70_0 .var "result", 31 0;
E_0x5ab890c1c1e0/0 .event anyedge, v0x5ab890c1d8c0_0, v0x5ab890c1d430_0, v0x5ab890bfb660_0, v0x5ab890c1cd60_0;
E_0x5ab890c1c1e0/1 .event anyedge, v0x5ab890be77b0_0, v0x5ab890be7890_0, v0x5ab890bfd150_0, v0x5ab890c01020_0;
E_0x5ab890c1c1e0/2 .event anyedge, v0x5ab890bd3a20_0, v0x5ab890c1ce20_0, v0x5ab890bd3940_0, v0x5ab890bfd5d0_0;
E_0x5ab890c1c1e0/3 .event anyedge, v0x5ab890c08840_0, v0x5ab890bc4630_0, v0x5ab890bb4c70_0, v0x5ab890bb4b90_0;
E_0x5ab890c1c1e0 .event/or E_0x5ab890c1c1e0/0, E_0x5ab890c1c1e0/1, E_0x5ab890c1c1e0/2, E_0x5ab890c1c1e0/3;
L_0x5ab890df9210 .part v0x5ab890c010e0_0, 0, 23;
L_0x5ab890df92b0 .concat [ 23 1 0 0], L_0x5ab890df9210, L_0x7aa1382d28e0;
L_0x5ab890df93d0 .part v0x5ab890bc4550_0, 0, 23;
L_0x5ab890df94a0 .concat [ 23 1 0 0], L_0x5ab890df93d0, L_0x7aa1382d2928;
L_0x5ab890df9640 .part v0x5ab890c010e0_0, 23, 8;
L_0x5ab890df9730 .part v0x5ab890bc4550_0, 23, 8;
L_0x5ab890df9820 .part v0x5ab890c010e0_0, 31, 1;
L_0x5ab890df98c0 .part v0x5ab890bc4550_0, 31, 1;
L_0x5ab890df99b0 .part L_0x5ab890df8f30, 0, 31;
L_0x5ab890df9ae0 .concat [ 31 1 0 0], L_0x5ab890df99b0, L_0x7aa1382d2970;
L_0x5ab890df9c60 .part L_0x5ab890ded160, 0, 31;
L_0x5ab890df9d00 .concat [ 31 1 0 0], L_0x5ab890df9c60, L_0x7aa1382d29b8;
S_0x5ab890c21310 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890c2bda0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890c20a40_0 .net "A", 31 0, L_0x5ab890df9ae0;  1 drivers
v0x5ab890c1d7e0_0 .net "B", 31 0, L_0x5ab890df9d00;  1 drivers
v0x5ab890c1d8c0_0 .var "result", 0 0;
E_0x5ab890c209e0 .event anyedge, v0x5ab890c20a40_0, v0x5ab890c1d7e0_0, v0x5ab890c1d8c0_0;
S_0x5ab890becac0 .scope module, "A3" "FloatingAddition" 9 35, 5 2 0, S_0x5ab890c25980;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890bee110 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
v0x5ab890be9240_0 .net "A", 31 0, L_0x5ab890e05e00;  alias, 1 drivers
v0x5ab890be9320_0 .net "A_Exponent", 7 0, L_0x5ab890e06570;  1 drivers
v0x5ab890be8c40_0 .net "A_Mantissa", 23 0, L_0x5ab890e061f0;  1 drivers
v0x5ab890bd8c50_0 .net "A_sign", 0 0, L_0x5ab890e06750;  1 drivers
v0x5ab890bd8d10_0 .var "A_swap", 31 0;
v0x5ab890bda270_0 .net "B", 31 0, L_0x5ab890dfa3b0;  alias, 1 drivers
v0x5ab890bda350_0 .net "B_Exponent", 7 0, L_0x5ab890e06660;  1 drivers
v0x5ab890bd9e30_0 .net "B_Mantissa", 23 0, L_0x5ab890e06400;  1 drivers
v0x5ab890bd9ef0_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890bd9810_0 .net "B_sign", 0 0, L_0x5ab890e067f0;  1 drivers
v0x5ab890bd98d0_0 .var "B_swap", 31 0;
v0x5ab890bd41c0_0 .var "Exponent", 7 0;
v0x5ab890bd42a0_0 .var "Mantissa", 22 0;
v0x5ab890bd5830_0 .var "Sign", 0 0;
v0x5ab890bd58f0_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d3a08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890bd53f0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d3a08;  1 drivers
L_0x7aa1382d3a98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890bd54d0_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d3a98;  1 drivers
v0x5ab890bc4db0_0 .net *"_ivl_23", 30 0, L_0x5ab890e068e0;  1 drivers
L_0x7aa1382d3ae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890bc4e90_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d3ae0;  1 drivers
v0x5ab890bc6400_0 .net *"_ivl_29", 30 0, L_0x5ab890e06bc0;  1 drivers
v0x5ab890bc64e0_0 .net *"_ivl_3", 22 0, L_0x5ab890e06150;  1 drivers
L_0x7aa1382d3a50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890bc5fc0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d3a50;  1 drivers
v0x5ab890bc6080_0 .net *"_ivl_9", 22 0, L_0x5ab890e06360;  1 drivers
v0x5ab890bc59a0_0 .var "carry", 0 0;
v0x5ab890bc5a60_0 .net "comp", 0 0, v0x5ab890be9760_0;  1 drivers
v0x5ab890bb6fd0_0 .var "diff_Exponent", 7 0;
v0x5ab890bb7090_0 .var/i "i", 31 0;
v0x5ab890bb6b90_0 .var "result", 31 0;
E_0x5ab890bee250/0 .event anyedge, v0x5ab890be9760_0, v0x5ab890be9240_0, v0x5ab890bda270_0, v0x5ab890be9320_0;
E_0x5ab890bee250/1 .event anyedge, v0x5ab890bda350_0, v0x5ab890bd9e30_0, v0x5ab890bb6fd0_0, v0x5ab890bd8c50_0;
E_0x5ab890bee250/2 .event anyedge, v0x5ab890bd9810_0, v0x5ab890be8c40_0, v0x5ab890bd9ef0_0, v0x5ab890bc59a0_0;
E_0x5ab890bee250/3 .event anyedge, v0x5ab890bd58f0_0, v0x5ab890bd41c0_0, v0x5ab890bd5830_0, v0x5ab890bd42a0_0;
E_0x5ab890bee250 .event/or E_0x5ab890bee250/0, E_0x5ab890bee250/1, E_0x5ab890bee250/2, E_0x5ab890bee250/3;
L_0x5ab890e06150 .part v0x5ab890bd8d10_0, 0, 23;
L_0x5ab890e061f0 .concat [ 23 1 0 0], L_0x5ab890e06150, L_0x7aa1382d3a08;
L_0x5ab890e06360 .part v0x5ab890bd98d0_0, 0, 23;
L_0x5ab890e06400 .concat [ 23 1 0 0], L_0x5ab890e06360, L_0x7aa1382d3a50;
L_0x5ab890e06570 .part v0x5ab890bd8d10_0, 23, 8;
L_0x5ab890e06660 .part v0x5ab890bd98d0_0, 23, 8;
L_0x5ab890e06750 .part v0x5ab890bd8d10_0, 31, 1;
L_0x5ab890e067f0 .part v0x5ab890bd98d0_0, 31, 1;
L_0x5ab890e068e0 .part L_0x5ab890e05e00, 0, 31;
L_0x5ab890e06a40 .concat [ 31 1 0 0], L_0x5ab890e068e0, L_0x7aa1382d3a98;
L_0x5ab890e06bc0 .part L_0x5ab890dfa3b0, 0, 31;
L_0x5ab890e06c60 .concat [ 31 1 0 0], L_0x5ab890e06bc0, L_0x7aa1382d3ae0;
S_0x5ab890bed680 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890becac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890be8050_0 .net "A", 31 0, L_0x5ab890e06a40;  1 drivers
v0x5ab890be9680_0 .net "B", 31 0, L_0x5ab890e06c60;  1 drivers
v0x5ab890be9760_0 .var "result", 0 0;
E_0x5ab890beddf0 .event anyedge, v0x5ab890be8050_0, v0x5ab890be9680_0, v0x5ab890be9760_0;
S_0x5ab890bb6570 .scope module, "D1" "FloatingDivision" 9 26, 7 3 0, S_0x5ab890c25980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero_division";
    .port_info 4 /OUTPUT 32 "result";
P_0x5ab890bc5b00 .param/l "XLEN" 0 7 3, +C4<00000000000000000000000000100000>;
L_0x5ab890de4210 .functor OR 1, L_0x5ab890deba80, L_0x5ab890de0670, C4<0>, C4<0>;
v0x5ab890ac6e30_0 .net "A", 31 0, L_0x5ab890debf00;  1 drivers
v0x5ab890ab6e00_0 .net "B", 31 0, L_0x7aa1382d06d8;  alias, 1 drivers
v0x5ab890ab6ea0_0 .net "Exponent", 7 0, L_0x5ab890dea6c0;  1 drivers
v0x5ab890ab8420_0 .net *"_ivl_1", 7 0, L_0x5ab890de02d0;  1 drivers
L_0x7aa1382d0888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890ab8500_0 .net/2u *"_ivl_10", 0 0, L_0x7aa1382d0888;  1 drivers
v0x5ab890ab7fe0_0 .net *"_ivl_101", 22 0, L_0x5ab890dea9a0;  1 drivers
v0x5ab890ab80a0_0 .net *"_ivl_105", 7 0, L_0x5ab890deb7a0;  1 drivers
v0x5ab890ab79c0_0 .net *"_ivl_106", 31 0, L_0x5ab890deb990;  1 drivers
L_0x7aa1382d1650 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890ab7aa0_0 .net *"_ivl_109", 23 0, L_0x7aa1382d1650;  1 drivers
L_0x7aa1382d1698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890ab2370_0 .net/2u *"_ivl_110", 31 0, L_0x7aa1382d1698;  1 drivers
v0x5ab890ab2450_0 .net *"_ivl_112", 0 0, L_0x5ab890deba80;  1 drivers
v0x5ab890ab39c0_0 .net *"_ivl_115", 0 0, L_0x5ab890de4210;  1 drivers
L_0x7aa1382d16e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890ab3a80_0 .net/2u *"_ivl_116", 31 0, L_0x7aa1382d16e0;  1 drivers
L_0x7aa1382d08d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890ab3580_0 .net/2u *"_ivl_12", 0 0, L_0x7aa1382d08d0;  1 drivers
L_0x7aa1382d09a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890ab3660_0 .net/2u *"_ivl_16", 0 0, L_0x7aa1382d09a8;  1 drivers
L_0x7aa1382d09f0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890ab2f60_0 .net/2u *"_ivl_18", 7 0, L_0x7aa1382d09f0;  1 drivers
v0x5ab890ab3040_0 .net *"_ivl_2", 31 0, L_0x5ab890de0400;  1 drivers
v0x5ab890aa45b0_0 .net *"_ivl_21", 22 0, L_0x5ab890de14d0;  1 drivers
L_0x7aa1382d0be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890aa4690_0 .net/2u *"_ivl_28", 0 0, L_0x7aa1382d0be8;  1 drivers
v0x5ab890aa4170_0 .net *"_ivl_31", 30 0, L_0x5ab890de2470;  1 drivers
L_0x7aa1382d0cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890aa4250_0 .net/2u *"_ivl_34", 0 0, L_0x7aa1382d0cc0;  1 drivers
L_0x7aa1382d0d08 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890aa3b50_0 .net/2u *"_ivl_36", 7 0, L_0x7aa1382d0d08;  1 drivers
v0x5ab890aa3c30_0 .net *"_ivl_39", 22 0, L_0x5ab890de30e0;  1 drivers
v0x5ab890a9e500_0 .net *"_ivl_45", 0 0, L_0x5ab890de4080;  1 drivers
v0x5ab890a9e5e0_0 .net *"_ivl_47", 0 0, L_0x5ab890de4120;  1 drivers
v0x5ab890a9fb50_0 .net *"_ivl_49", 30 0, L_0x5ab890de4280;  1 drivers
L_0x7aa1382d07f8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890a9fc30_0 .net *"_ivl_5", 23 0, L_0x7aa1382d07f8;  1 drivers
L_0x7aa1382d0fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890a9f710_0 .net/2u *"_ivl_52", 0 0, L_0x7aa1382d0fd8;  1 drivers
L_0x7aa1382d1020 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890a9f7d0_0 .net/2u *"_ivl_54", 7 0, L_0x7aa1382d1020;  1 drivers
v0x5ab890a9f0f0_0 .net *"_ivl_57", 22 0, L_0x5ab890de5920;  1 drivers
L_0x7aa1382d0840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890a9f1d0_0 .net/2u *"_ivl_6", 31 0, L_0x7aa1382d0840;  1 drivers
v0x5ab890a8f110_0 .net *"_ivl_63", 0 0, L_0x5ab890de68b0;  1 drivers
v0x5ab890a8f1f0_0 .net *"_ivl_65", 0 0, L_0x5ab890de6950;  1 drivers
v0x5ab8908ee080_0 .net *"_ivl_67", 30 0, L_0x5ab890de6ae0;  1 drivers
L_0x7aa1382d12f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab8908ee160_0 .net/2u *"_ivl_70", 0 0, L_0x7aa1382d12f0;  1 drivers
L_0x7aa1382d1338 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab8908ee240_0 .net/2u *"_ivl_72", 7 0, L_0x7aa1382d1338;  1 drivers
v0x5ab890a90740_0 .net *"_ivl_75", 22 0, L_0x5ab890de8390;  1 drivers
v0x5ab890a90820_0 .net *"_ivl_8", 0 0, L_0x5ab890de0500;  1 drivers
v0x5ab890a90300_0 .net *"_ivl_81", 0 0, L_0x5ab890de9430;  1 drivers
v0x5ab890a903e0_0 .net *"_ivl_83", 0 0, L_0x5ab890de94d0;  1 drivers
v0x5ab890a8fce0_0 .net *"_ivl_85", 30 0, L_0x5ab890de9690;  1 drivers
v0x5ab890a8fdc0_0 .net *"_ivl_89", 7 0, L_0x5ab890dea370;  1 drivers
L_0x7aa1382d1578 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890a81330_0 .net/2u *"_ivl_90", 7 0, L_0x7aa1382d1578;  1 drivers
v0x5ab890a81410_0 .net *"_ivl_92", 7 0, L_0x5ab890dea410;  1 drivers
v0x5ab890a80f10_0 .net *"_ivl_95", 7 0, L_0x5ab890dea620;  1 drivers
v0x5ab890a808b0_0 .net *"_ivl_99", 0 0, L_0x5ab890dea900;  1 drivers
o0x7aa138322ac8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890a80990_0 .net "clk", 0 0, o0x7aa138322ac8;  0 drivers
v0x5ab890abc5d0_0 .net "reciprocal", 31 0, L_0x5ab890deabe0;  1 drivers
v0x5ab890abc690_0 .net "result", 31 0, L_0x5ab890debdc0;  alias, 1 drivers
v0x5ab890ac17a0_0 .net "result_unprotected", 31 0, L_0x5ab890deb670;  1 drivers
v0x5ab890ac1870_0 .net "temp1", 31 0, L_0x5ab890de1270;  1 drivers
v0x5ab890ac0e00_0 .net "temp2", 31 0, L_0x5ab890de2ee0;  1 drivers
v0x5ab890ac0ec0_0 .net "temp3", 31 0, v0x5ab890b9f340_0;  1 drivers
v0x5ab890abdc50_0 .net "temp4", 31 0, L_0x5ab890de56f0;  1 drivers
v0x5ab890abdd10_0 .net "temp5", 31 0, v0x5ab890b8f8c0_0;  1 drivers
v0x5ab890abd810_0 .net "temp6", 31 0, L_0x5ab890de81c0;  1 drivers
v0x5ab890abd8d0_0 .net "temp7", 31 0, v0x5ab890b609b0_0;  1 drivers
v0x5ab890abd1f0_0 .net "x0", 31 0, v0x5ab890bbc7b0_0;  1 drivers
v0x5ab890abd2b0_0 .net "x1", 31 0, L_0x5ab890de4cd0;  1 drivers
v0x5ab890aa8760_0 .net "x2", 31 0, L_0x5ab890de7830;  1 drivers
v0x5ab890aa8820_0 .net "x3", 31 0, L_0x5ab890dea250;  1 drivers
v0x5ab890aad930_0 .net "zero_division", 0 0, L_0x5ab890de0670;  1 drivers
L_0x5ab890de02d0 .part L_0x7aa1382d06d8, 23, 8;
L_0x5ab890de0400 .concat [ 8 24 0 0], L_0x5ab890de02d0, L_0x7aa1382d07f8;
L_0x5ab890de0500 .cmp/eq 32, L_0x5ab890de0400, L_0x7aa1382d0840;
L_0x5ab890de0670 .functor MUXZ 1, L_0x7aa1382d08d0, L_0x7aa1382d0888, L_0x5ab890de0500, C4<>;
L_0x5ab890de14d0 .part L_0x7aa1382d06d8, 0, 23;
L_0x5ab890de15a0 .concat [ 23 8 1 0], L_0x5ab890de14d0, L_0x7aa1382d09f0, L_0x7aa1382d09a8;
L_0x5ab890de2470 .part L_0x5ab890de1270, 0, 31;
L_0x5ab890de2510 .concat [ 31 1 0 0], L_0x5ab890de2470, L_0x7aa1382d0be8;
L_0x5ab890de30e0 .part L_0x7aa1382d06d8, 0, 23;
L_0x5ab890de31b0 .concat [ 23 8 1 0], L_0x5ab890de30e0, L_0x7aa1382d0d08, L_0x7aa1382d0cc0;
L_0x5ab890de4080 .part L_0x5ab890de2ee0, 31, 1;
L_0x5ab890de4120 .reduce/nor L_0x5ab890de4080;
L_0x5ab890de4280 .part L_0x5ab890de2ee0, 0, 31;
L_0x5ab890de43b0 .concat [ 31 1 0 0], L_0x5ab890de4280, L_0x5ab890de4120;
L_0x5ab890de5920 .part L_0x7aa1382d06d8, 0, 23;
L_0x5ab890de59c0 .concat [ 23 8 1 0], L_0x5ab890de5920, L_0x7aa1382d1020, L_0x7aa1382d0fd8;
L_0x5ab890de68b0 .part L_0x5ab890de56f0, 31, 1;
L_0x5ab890de6950 .reduce/nor L_0x5ab890de68b0;
L_0x5ab890de6ae0 .part L_0x5ab890de56f0, 0, 31;
L_0x5ab890de6b80 .concat [ 31 1 0 0], L_0x5ab890de6ae0, L_0x5ab890de6950;
L_0x5ab890de8390 .part L_0x7aa1382d06d8, 0, 23;
L_0x5ab890de8570 .concat [ 23 8 1 0], L_0x5ab890de8390, L_0x7aa1382d1338, L_0x7aa1382d12f0;
L_0x5ab890de9430 .part L_0x5ab890de81c0, 31, 1;
L_0x5ab890de94d0 .reduce/nor L_0x5ab890de9430;
L_0x5ab890de9690 .part L_0x5ab890de81c0, 0, 31;
L_0x5ab890de97c0 .concat [ 31 1 0 0], L_0x5ab890de9690, L_0x5ab890de94d0;
L_0x5ab890dea370 .part L_0x5ab890dea250, 23, 8;
L_0x5ab890dea410 .arith/sum 8, L_0x5ab890dea370, L_0x7aa1382d1578;
L_0x5ab890dea620 .part L_0x7aa1382d06d8, 23, 8;
L_0x5ab890dea6c0 .arith/sub 8, L_0x5ab890dea410, L_0x5ab890dea620;
L_0x5ab890dea900 .part L_0x7aa1382d06d8, 31, 1;
L_0x5ab890dea9a0 .part L_0x5ab890dea250, 0, 23;
L_0x5ab890deabe0 .concat [ 23 8 1 0], L_0x5ab890dea9a0, L_0x5ab890dea6c0, L_0x5ab890dea900;
L_0x5ab890deb7a0 .part L_0x5ab890debf00, 23, 8;
L_0x5ab890deb990 .concat [ 8 24 0 0], L_0x5ab890deb7a0, L_0x7aa1382d1650;
L_0x5ab890deba80 .cmp/eq 32, L_0x5ab890deb990, L_0x7aa1382d1698;
L_0x5ab890debdc0 .functor MUXZ 32, L_0x5ab890deb670, L_0x7aa1382d16e0, L_0x5ab890de4210, C4<>;
S_0x5ab890bf7460 .scope module, "A1" "FloatingAddition" 7 21, 5 2 0, S_0x5ab890bb6570;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890bf23c0 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d0ba0 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v0x5ab890be35f0_0 .net "A", 31 0, L_0x7aa1382d0ba0;  1 drivers
v0x5ab890be36d0_0 .net "A_Exponent", 7 0, L_0x5ab890de1bb0;  1 drivers
v0x5ab890be2c50_0 .net "A_Mantissa", 23 0, L_0x5ab890de1880;  1 drivers
v0x5ab890be2d60_0 .net "A_sign", 0 0, L_0x5ab890de1d90;  1 drivers
v0x5ab890bdfaa0_0 .var "A_swap", 31 0;
v0x5ab890bdfb80_0 .net "B", 31 0, L_0x5ab890de2510;  1 drivers
v0x5ab890bdf680_0 .net "B_Exponent", 7 0, L_0x5ab890de1ca0;  1 drivers
v0x5ab890bdf760_0 .net "B_Mantissa", 23 0, L_0x5ab890de1a40;  1 drivers
v0x5ab890bdf080_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890bca5b0_0 .net "B_sign", 0 0, L_0x5ab890de1e30;  1 drivers
v0x5ab890bca670_0 .var "B_swap", 31 0;
v0x5ab890bcf780_0 .var "Exponent", 7 0;
v0x5ab890bcf860_0 .var "Mantissa", 22 0;
v0x5ab890bcede0_0 .var "Sign", 0 0;
v0x5ab890bceea0_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d0a80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890bcbc30_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d0a80;  1 drivers
L_0x7aa1382d0b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890bcbd10_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d0b10;  1 drivers
v0x5ab890bcb1d0_0 .net *"_ivl_23", 30 0, L_0x5ab890de1f20;  1 drivers
L_0x7aa1382d0b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890bcb2b0_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d0b58;  1 drivers
v0x5ab890bbb570_0 .net *"_ivl_29", 30 0, L_0x5ab890de21f0;  1 drivers
v0x5ab890bbb650_0 .net *"_ivl_3", 22 0, L_0x5ab890de17e0;  1 drivers
L_0x7aa1382d0ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890bc0740_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d0ac8;  1 drivers
v0x5ab890bc0820_0 .net *"_ivl_9", 22 0, L_0x5ab890de1970;  1 drivers
v0x5ab890bbfda0_0 .var "carry", 0 0;
v0x5ab890bbfe40_0 .net "comp", 0 0, v0x5ab890bde420_0;  1 drivers
v0x5ab890bbcbf0_0 .var "diff_Exponent", 7 0;
v0x5ab890bbccb0_0 .var/i "i", 31 0;
v0x5ab890bbc7b0_0 .var "result", 31 0;
E_0x5ab890bf6b80/0 .event anyedge, v0x5ab890bde420_0, v0x5ab890be35f0_0, v0x5ab890bdfb80_0, v0x5ab890be36d0_0;
E_0x5ab890bf6b80/1 .event anyedge, v0x5ab890bdf680_0, v0x5ab890bdf760_0, v0x5ab890bbcbf0_0, v0x5ab890be2d60_0;
E_0x5ab890bf6b80/2 .event anyedge, v0x5ab890bca5b0_0, v0x5ab890be2c50_0, v0x5ab890bdf080_0, v0x5ab890bbfda0_0;
E_0x5ab890bf6b80/3 .event anyedge, v0x5ab890bceea0_0, v0x5ab890bcf780_0, v0x5ab890bcede0_0, v0x5ab890bcf860_0;
E_0x5ab890bf6b80 .event/or E_0x5ab890bf6b80/0, E_0x5ab890bf6b80/1, E_0x5ab890bf6b80/2, E_0x5ab890bf6b80/3;
L_0x5ab890de17e0 .part v0x5ab890bdfaa0_0, 0, 23;
L_0x5ab890de1880 .concat [ 23 1 0 0], L_0x5ab890de17e0, L_0x7aa1382d0a80;
L_0x5ab890de1970 .part v0x5ab890bca670_0, 0, 23;
L_0x5ab890de1a40 .concat [ 23 1 0 0], L_0x5ab890de1970, L_0x7aa1382d0ac8;
L_0x5ab890de1bb0 .part v0x5ab890bdfaa0_0, 23, 8;
L_0x5ab890de1ca0 .part v0x5ab890bca670_0, 23, 8;
L_0x5ab890de1d90 .part v0x5ab890bdfaa0_0, 31, 1;
L_0x5ab890de1e30 .part v0x5ab890bca670_0, 31, 1;
L_0x5ab890de1f20 .part L_0x7aa1382d0ba0, 0, 31;
L_0x5ab890de2020 .concat [ 31 1 0 0], L_0x5ab890de1f20, L_0x7aa1382d0b10;
L_0x5ab890de21f0 .part L_0x5ab890de2510, 0, 31;
L_0x5ab890de2290 .concat [ 31 1 0 0], L_0x5ab890de21f0, L_0x7aa1382d0b58;
S_0x5ab890bf3910 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890bf7460;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890bf2eb0_0 .net "A", 31 0, L_0x5ab890de2020;  1 drivers
v0x5ab890bf2fb0_0 .net "B", 31 0, L_0x5ab890de2290;  1 drivers
v0x5ab890bde420_0 .var "result", 0 0;
E_0x5ab890bf3590 .event anyedge, v0x5ab890bf2eb0_0, v0x5ab890bf2fb0_0, v0x5ab890bde420_0;
S_0x5ab890bbc190 .scope module, "A2" "FloatingAddition" 7 26, 5 2 0, S_0x5ab890bb6570;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890bbc910 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d0e70 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890cccb40_0 .net "A", 31 0, L_0x7aa1382d0e70;  1 drivers
v0x5ab890ccc4e0_0 .net "A_Exponent", 7 0, L_0x5ab890de37c0;  1 drivers
v0x5ab890ccc5c0_0 .net "A_Mantissa", 23 0, L_0x5ab890de3460;  1 drivers
v0x5ab890c6acf0_0 .net "A_sign", 0 0, L_0x5ab890de39a0;  1 drivers
v0x5ab890c6adb0_0 .var "A_swap", 31 0;
v0x5ab890c6fec0_0 .net "B", 31 0, L_0x5ab890de43b0;  1 drivers
v0x5ab890c6ffa0_0 .net "B_Exponent", 7 0, L_0x5ab890de38b0;  1 drivers
v0x5ab890c6f520_0 .net "B_Mantissa", 23 0, L_0x5ab890de3620;  1 drivers
v0x5ab890c6f600_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890c6c390_0 .net "B_sign", 0 0, L_0x5ab890de3a40;  1 drivers
v0x5ab890c6c450_0 .var "B_swap", 31 0;
v0x5ab890c6bf50_0 .var "Exponent", 7 0;
v0x5ab890c6c030_0 .var "Mantissa", 22 0;
v0x5ab890c6b950_0 .var "Sign", 0 0;
v0x5ab890c6ba10_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d0d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c0a160_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d0d50;  1 drivers
L_0x7aa1382d0de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890c0f2f0_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d0de0;  1 drivers
v0x5ab890c0e950_0 .net *"_ivl_23", 30 0, L_0x5ab890de3b30;  1 drivers
L_0x7aa1382d0e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890c0ea30_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d0e28;  1 drivers
v0x5ab890c0b7a0_0 .net *"_ivl_29", 30 0, L_0x5ab890de3dd0;  1 drivers
v0x5ab890c0b880_0 .net *"_ivl_3", 22 0, L_0x5ab890de33c0;  1 drivers
L_0x7aa1382d0d98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c0b360_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d0d98;  1 drivers
v0x5ab890c0b440_0 .net *"_ivl_9", 22 0, L_0x5ab890de3550;  1 drivers
v0x5ab890c0ad60_0 .var "carry", 0 0;
v0x5ab890c0ae20_0 .net "comp", 0 0, v0x5ab890ccd020_0;  1 drivers
v0x5ab890ba5050_0 .var "diff_Exponent", 7 0;
v0x5ab890ba5110_0 .var/i "i", 31 0;
v0x5ab890b9f340_0 .var "result", 31 0;
E_0x5ab890ccb8c0/0 .event anyedge, v0x5ab890ccd020_0, v0x5ab890cccb40_0, v0x5ab890c6fec0_0, v0x5ab890ccc4e0_0;
E_0x5ab890ccb8c0/1 .event anyedge, v0x5ab890c6ffa0_0, v0x5ab890c6f520_0, v0x5ab890ba5050_0, v0x5ab890c6acf0_0;
E_0x5ab890ccb8c0/2 .event anyedge, v0x5ab890c6c390_0, v0x5ab890ccc5c0_0, v0x5ab890c6f600_0, v0x5ab890c0ad60_0;
E_0x5ab890ccb8c0/3 .event anyedge, v0x5ab890c6ba10_0, v0x5ab890c6bf50_0, v0x5ab890c6b950_0, v0x5ab890c6c030_0;
E_0x5ab890ccb8c0 .event/or E_0x5ab890ccb8c0/0, E_0x5ab890ccb8c0/1, E_0x5ab890ccb8c0/2, E_0x5ab890ccb8c0/3;
L_0x5ab890de33c0 .part v0x5ab890c6adb0_0, 0, 23;
L_0x5ab890de3460 .concat [ 23 1 0 0], L_0x5ab890de33c0, L_0x7aa1382d0d50;
L_0x5ab890de3550 .part v0x5ab890c6c450_0, 0, 23;
L_0x5ab890de3620 .concat [ 23 1 0 0], L_0x5ab890de3550, L_0x7aa1382d0d98;
L_0x5ab890de37c0 .part v0x5ab890c6adb0_0, 23, 8;
L_0x5ab890de38b0 .part v0x5ab890c6c450_0, 23, 8;
L_0x5ab890de39a0 .part v0x5ab890c6adb0_0, 31, 1;
L_0x5ab890de3a40 .part v0x5ab890c6c450_0, 31, 1;
L_0x5ab890de3b30 .part L_0x7aa1382d0e70, 0, 31;
L_0x5ab890de3c00 .concat [ 31 1 0 0], L_0x5ab890de3b30, L_0x7aa1382d0de0;
L_0x5ab890de3dd0 .part L_0x5ab890de43b0, 0, 31;
L_0x5ab890de3ea0 .concat [ 31 1 0 0], L_0x5ab890de3dd0, L_0x7aa1382d0e28;
S_0x5ab890cd0a90 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890bbc190;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890cd0150_0 .net "A", 31 0, L_0x5ab890de3c00;  1 drivers
v0x5ab890cccf40_0 .net "B", 31 0, L_0x5ab890de3ea0;  1 drivers
v0x5ab890ccd020_0 .var "result", 0 0;
E_0x5ab890cd00f0 .event anyedge, v0x5ab890cd0150_0, v0x5ab890cccf40_0, v0x5ab890ccd020_0;
S_0x5ab890b95050 .scope module, "A3" "FloatingAddition" 7 31, 5 2 0, S_0x5ab890bb6570;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890b9f4a0 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d1188 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890babc10_0 .net "A", 31 0, L_0x7aa1382d1188;  1 drivers
v0x5ab890babcf0_0 .net "A_Exponent", 7 0, L_0x5ab890de6020;  1 drivers
v0x5ab890badf90_0 .net "A_Mantissa", 23 0, L_0x5ab890de5ca0;  1 drivers
v0x5ab890bae050_0 .net "A_sign", 0 0, L_0x5ab890de6200;  1 drivers
v0x5ab890badb50_0 .var "A_swap", 31 0;
v0x5ab890bad530_0 .net "B", 31 0, L_0x5ab890de6b80;  1 drivers
v0x5ab890bad610_0 .net "B_Exponent", 7 0, L_0x5ab890de6110;  1 drivers
v0x5ab890ba16c0_0 .net "B_Mantissa", 23 0, L_0x5ab890de5eb0;  1 drivers
v0x5ab890ba17a0_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890ba1280_0 .net "B_sign", 0 0, L_0x5ab890de62a0;  1 drivers
v0x5ab890ba1340_0 .var "B_swap", 31 0;
v0x5ab890ba0c60_0 .var "Exponent", 7 0;
v0x5ab890ba0d40_0 .var "Mantissa", 22 0;
v0x5ab890b8cb40_0 .var "Sign", 0 0;
v0x5ab890b8cc00_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d1068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b87140_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d1068;  1 drivers
L_0x7aa1382d10f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890b87220_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d10f8;  1 drivers
v0x5ab890b5f460_0 .net *"_ivl_23", 30 0, L_0x5ab890de6390;  1 drivers
L_0x7aa1382d1140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890b5f540_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d1140;  1 drivers
v0x5ab890b50070_0 .net *"_ivl_29", 30 0, L_0x5ab890de6630;  1 drivers
v0x5ab890b50150_0 .net *"_ivl_3", 22 0, L_0x5ab890de5c00;  1 drivers
L_0x7aa1382d10b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b406b0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d10b0;  1 drivers
v0x5ab890b40770_0 .net *"_ivl_9", 22 0, L_0x5ab890de5e10;  1 drivers
v0x5ab890b94360_0 .var "carry", 0 0;
v0x5ab890b94420_0 .net "comp", 0 0, v0x5ab890a7ce00_0;  1 drivers
v0x5ab890b8fd00_0 .var "diff_Exponent", 7 0;
v0x5ab890b8fdc0_0 .var/i "i", 31 0;
v0x5ab890b8f8c0_0 .var "result", 31 0;
E_0x5ab890b3e860/0 .event anyedge, v0x5ab890a7ce00_0, v0x5ab890babc10_0, v0x5ab890bad530_0, v0x5ab890babcf0_0;
E_0x5ab890b3e860/1 .event anyedge, v0x5ab890bad610_0, v0x5ab890ba16c0_0, v0x5ab890b8fd00_0, v0x5ab890bae050_0;
E_0x5ab890b3e860/2 .event anyedge, v0x5ab890ba1280_0, v0x5ab890badf90_0, v0x5ab890ba17a0_0, v0x5ab890b94360_0;
E_0x5ab890b3e860/3 .event anyedge, v0x5ab890b8cc00_0, v0x5ab890ba0c60_0, v0x5ab890b8cb40_0, v0x5ab890ba0d40_0;
E_0x5ab890b3e860 .event/or E_0x5ab890b3e860/0, E_0x5ab890b3e860/1, E_0x5ab890b3e860/2, E_0x5ab890b3e860/3;
L_0x5ab890de5c00 .part v0x5ab890badb50_0, 0, 23;
L_0x5ab890de5ca0 .concat [ 23 1 0 0], L_0x5ab890de5c00, L_0x7aa1382d1068;
L_0x5ab890de5e10 .part v0x5ab890ba1340_0, 0, 23;
L_0x5ab890de5eb0 .concat [ 23 1 0 0], L_0x5ab890de5e10, L_0x7aa1382d10b0;
L_0x5ab890de6020 .part v0x5ab890badb50_0, 23, 8;
L_0x5ab890de6110 .part v0x5ab890ba1340_0, 23, 8;
L_0x5ab890de6200 .part v0x5ab890badb50_0, 31, 1;
L_0x5ab890de62a0 .part v0x5ab890ba1340_0, 31, 1;
L_0x5ab890de6390 .part L_0x7aa1382d1188, 0, 31;
L_0x5ab890de6460 .concat [ 31 1 0 0], L_0x5ab890de6390, L_0x7aa1382d10f8;
L_0x5ab890de6630 .part L_0x5ab890de6b80, 0, 31;
L_0x5ab890de66d0 .concat [ 31 1 0 0], L_0x5ab890de6630, L_0x7aa1382d1140;
S_0x5ab890addb60 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890b95050;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890ad3870_0 .net "A", 31 0, L_0x5ab890de6460;  1 drivers
v0x5ab890ad3970_0 .net "B", 31 0, L_0x5ab890de66d0;  1 drivers
v0x5ab890a7ce00_0 .var "result", 0 0;
E_0x5ab890b34580 .event anyedge, v0x5ab890ad3870_0, v0x5ab890ad3970_0, v0x5ab890a7ce00_0;
S_0x5ab890b8f2a0 .scope module, "A4" "FloatingAddition" 7 36, 5 2 0, S_0x5ab890bb6570;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890b944c0 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d14a0 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890b78660_0 .net "A", 31 0, L_0x7aa1382d14a0;  1 drivers
v0x5ab890b79c00_0 .net "A_Exponent", 7 0, L_0x5ab890de8bd0;  1 drivers
v0x5ab890b79ce0_0 .net "A_Mantissa", 23 0, L_0x5ab890de87f0;  1 drivers
v0x5ab890b797c0_0 .net "A_sign", 0 0, L_0x5ab890de8db0;  1 drivers
v0x5ab890b79880_0 .var "A_swap", 31 0;
v0x5ab890b791c0_0 .net "B", 31 0, L_0x5ab890de97c0;  1 drivers
v0x5ab890b792a0_0 .net "B_Exponent", 7 0, L_0x5ab890de8cc0;  1 drivers
v0x5ab890b73b90_0 .net "B_Mantissa", 23 0, L_0x5ab890de8a30;  1 drivers
v0x5ab890b751a0_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890b75280_0 .net "B_sign", 0 0, L_0x5ab890de8e50;  1 drivers
v0x5ab890b74d60_0 .var "B_swap", 31 0;
v0x5ab890b74e40_0 .var "Exponent", 7 0;
v0x5ab890b74740_0 .var "Mantissa", 22 0;
v0x5ab890b74820_0 .var "Sign", 0 0;
v0x5ab890b64770_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d1380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b64850_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d1380;  1 drivers
L_0x7aa1382d1410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890b65d90_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d1410;  1 drivers
v0x5ab890b65950_0 .net *"_ivl_23", 30 0, L_0x5ab890de8f40;  1 drivers
L_0x7aa1382d1458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890b65a30_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d1458;  1 drivers
v0x5ab890b65350_0 .net *"_ivl_29", 30 0, L_0x5ab890de91b0;  1 drivers
v0x5ab890b65430_0 .net *"_ivl_3", 22 0, L_0x5ab890de8750;  1 drivers
L_0x7aa1382d13c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b5fd20_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d13c8;  1 drivers
v0x5ab890b61330_0 .net *"_ivl_9", 22 0, L_0x5ab890de8960;  1 drivers
v0x5ab890b61410_0 .var "carry", 0 0;
v0x5ab890b60ef0_0 .net "comp", 0 0, v0x5ab890b88690_0;  1 drivers
v0x5ab890b60f90_0 .var "diff_Exponent", 7 0;
v0x5ab890b608d0_0 .var/i "i", 31 0;
v0x5ab890b609b0_0 .var "result", 31 0;
E_0x5ab890b87a30/0 .event anyedge, v0x5ab890b88690_0, v0x5ab890b78660_0, v0x5ab890b791c0_0, v0x5ab890b79c00_0;
E_0x5ab890b87a30/1 .event anyedge, v0x5ab890b792a0_0, v0x5ab890b73b90_0, v0x5ab890b60f90_0, v0x5ab890b797c0_0;
E_0x5ab890b87a30/2 .event anyedge, v0x5ab890b75280_0, v0x5ab890b79ce0_0, v0x5ab890b751a0_0, v0x5ab890b61410_0;
E_0x5ab890b87a30/3 .event anyedge, v0x5ab890b64770_0, v0x5ab890b74e40_0, v0x5ab890b74820_0, v0x5ab890b74740_0;
E_0x5ab890b87a30 .event/or E_0x5ab890b87a30/0, E_0x5ab890b87a30/1, E_0x5ab890b87a30/2, E_0x5ab890b87a30/3;
L_0x5ab890de8750 .part v0x5ab890b79880_0, 0, 23;
L_0x5ab890de87f0 .concat [ 23 1 0 0], L_0x5ab890de8750, L_0x7aa1382d1380;
L_0x5ab890de8960 .part v0x5ab890b74d60_0, 0, 23;
L_0x5ab890de8a30 .concat [ 23 1 0 0], L_0x5ab890de8960, L_0x7aa1382d13c8;
L_0x5ab890de8bd0 .part v0x5ab890b79880_0, 23, 8;
L_0x5ab890de8cc0 .part v0x5ab890b74d60_0, 23, 8;
L_0x5ab890de8db0 .part v0x5ab890b79880_0, 31, 1;
L_0x5ab890de8e50 .part v0x5ab890b74d60_0, 31, 1;
L_0x5ab890de8f40 .part L_0x7aa1382d14a0, 0, 31;
L_0x5ab890de8fe0 .concat [ 31 1 0 0], L_0x5ab890de8f40, L_0x7aa1382d1410;
L_0x5ab890de91b0 .part L_0x5ab890de97c0, 0, 31;
L_0x5ab890de9250 .concat [ 31 1 0 0], L_0x5ab890de91b0, L_0x7aa1382d1458;
S_0x5ab890b89010 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890b8f2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890b88cc0_0 .net "A", 31 0, L_0x5ab890de8fe0;  1 drivers
v0x5ab890b885b0_0 .net "B", 31 0, L_0x5ab890de9250;  1 drivers
v0x5ab890b88690_0 .var "result", 0 0;
E_0x5ab890b88c40 .event anyedge, v0x5ab890b88cc0_0, v0x5ab890b885b0_0, v0x5ab890b88690_0;
S_0x5ab890b508d0 .scope module, "M1" "FloatingMultiplication" 7 19, 8 2 0, S_0x5ab890bb6570;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890b51f70 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890b51ae0_0 .net "A", 31 0, L_0x5ab890de15a0;  1 drivers
v0x5ab890b51bc0_0 .net "A_Exponent", 7 0, L_0x5ab890de0e60;  1 drivers
v0x5ab890b514c0_0 .net "A_Mantissa", 23 0, L_0x5ab890de0ae0;  1 drivers
v0x5ab890b515d0_0 .net "A_sign", 0 0, L_0x5ab890de1040;  1 drivers
L_0x7aa1382d0a38 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v0x5ab890b42b10_0 .net "B", 31 0, L_0x7aa1382d0a38;  1 drivers
v0x5ab890b426b0_0 .net "B_Exponent", 7 0, L_0x5ab890de0f50;  1 drivers
v0x5ab890b42790_0 .net "B_Mantissa", 23 0, L_0x5ab890de0cf0;  1 drivers
v0x5ab890b42090_0 .net "B_sign", 0 0, L_0x5ab890de10e0;  1 drivers
v0x5ab890b42150_0 .var "Exponent", 7 0;
v0x5ab890b7de80_0 .net "Mantissa", 22 0, L_0x5ab890de11d0;  1 drivers
v0x5ab890b82f80_0 .var "Sign", 0 0;
v0x5ab890b83040_0 .var "Temp_Exponent", 8 0;
v0x5ab890b825e0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d0918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b826c0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d0918;  1 drivers
v0x5ab890b7f430_0 .net *"_ivl_3", 22 0, L_0x5ab890de0a40;  1 drivers
L_0x7aa1382d0960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b7f4f0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d0960;  1 drivers
v0x5ab890b7eff0_0 .net *"_ivl_9", 22 0, L_0x5ab890de0c50;  1 drivers
v0x5ab890b7e9d0_0 .net "clk", 0 0, o0x7aa138322ac8;  alias, 0 drivers
v0x5ab890b7ea90_0 .net "result", 31 0, L_0x5ab890de1270;  alias, 1 drivers
E_0x5ab890b52010/0 .event anyedge, v0x5ab890b51bc0_0, v0x5ab890b426b0_0, v0x5ab890b514c0_0, v0x5ab890b42790_0;
E_0x5ab890b52010/1 .event anyedge, v0x5ab890b825e0_0, v0x5ab890b42150_0, v0x5ab890b515d0_0, v0x5ab890b42090_0;
E_0x5ab890b52010 .event/or E_0x5ab890b52010/0, E_0x5ab890b52010/1;
L_0x5ab890de0a40 .part L_0x5ab890de15a0, 0, 23;
L_0x5ab890de0ae0 .concat [ 23 1 0 0], L_0x5ab890de0a40, L_0x7aa1382d0918;
L_0x5ab890de0c50 .part L_0x7aa1382d0a38, 0, 23;
L_0x5ab890de0cf0 .concat [ 23 1 0 0], L_0x5ab890de0c50, L_0x7aa1382d0960;
L_0x5ab890de0e60 .part L_0x5ab890de15a0, 23, 8;
L_0x5ab890de0f50 .part L_0x7aa1382d0a38, 23, 8;
L_0x5ab890de1040 .part L_0x5ab890de15a0, 31, 1;
L_0x5ab890de10e0 .part L_0x7aa1382d0a38, 31, 1;
L_0x5ab890de11d0 .part v0x5ab890b825e0_0, 23, 23;
L_0x5ab890de1270 .concat [ 23 8 1 0], L_0x5ab890de11d0, v0x5ab890b42150_0, v0x5ab890b82f80_0;
S_0x5ab890b6f110 .scope module, "M2" "FloatingMultiplication" 7 24, 8 2 0, S_0x5ab890bb6570;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890b69fc0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890b6e770_0 .net "A", 31 0, L_0x5ab890de31b0;  1 drivers
v0x5ab890b6e870_0 .net "A_Exponent", 7 0, L_0x5ab890de2b20;  1 drivers
v0x5ab890b6b600_0 .net "A_Mantissa", 23 0, L_0x5ab890de2790;  1 drivers
v0x5ab890b6b180_0 .net "A_sign", 0 0, L_0x5ab890de2cb0;  1 drivers
v0x5ab890b6b240_0 .net "B", 31 0, v0x5ab890bbc7b0_0;  alias, 1 drivers
v0x5ab890b6ab60_0 .net "B_Exponent", 7 0, L_0x5ab890de2c10;  1 drivers
v0x5ab890b6ac20_0 .net "B_Mantissa", 23 0, L_0x5ab890de2a00;  1 drivers
v0x5ab890b560d0_0 .net "B_sign", 0 0, L_0x5ab890de2d50;  1 drivers
v0x5ab890b56190_0 .var "Exponent", 7 0;
v0x5ab890b5b370_0 .net "Mantissa", 22 0, L_0x5ab890de2e40;  1 drivers
v0x5ab890b5a900_0 .var "Sign", 0 0;
v0x5ab890b5a9c0_0 .var "Temp_Exponent", 8 0;
v0x5ab890b57750_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d0c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b57830_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d0c30;  1 drivers
v0x5ab890b57310_0 .net *"_ivl_3", 22 0, L_0x5ab890de26f0;  1 drivers
L_0x7aa1382d0c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b573f0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d0c78;  1 drivers
v0x5ab890b56cf0_0 .net *"_ivl_9", 22 0, L_0x5ab890de28d0;  1 drivers
v0x5ab890b47090_0 .net "clk", 0 0, o0x7aa138322ac8;  alias, 0 drivers
v0x5ab890b47160_0 .net "result", 31 0, L_0x5ab890de2ee0;  alias, 1 drivers
E_0x5ab890b6a060/0 .event anyedge, v0x5ab890b6e870_0, v0x5ab890b6ab60_0, v0x5ab890b6b600_0, v0x5ab890b6ac20_0;
E_0x5ab890b6a060/1 .event anyedge, v0x5ab890b57750_0, v0x5ab890b56190_0, v0x5ab890b6b180_0, v0x5ab890b560d0_0;
E_0x5ab890b6a060 .event/or E_0x5ab890b6a060/0, E_0x5ab890b6a060/1;
L_0x5ab890de26f0 .part L_0x5ab890de31b0, 0, 23;
L_0x5ab890de2790 .concat [ 23 1 0 0], L_0x5ab890de26f0, L_0x7aa1382d0c30;
L_0x5ab890de28d0 .part v0x5ab890bbc7b0_0, 0, 23;
L_0x5ab890de2a00 .concat [ 23 1 0 0], L_0x5ab890de28d0, L_0x7aa1382d0c78;
L_0x5ab890de2b20 .part L_0x5ab890de31b0, 23, 8;
L_0x5ab890de2c10 .part v0x5ab890bbc7b0_0, 23, 8;
L_0x5ab890de2cb0 .part L_0x5ab890de31b0, 31, 1;
L_0x5ab890de2d50 .part v0x5ab890bbc7b0_0, 31, 1;
L_0x5ab890de2e40 .part v0x5ab890b57750_0, 23, 23;
L_0x5ab890de2ee0 .concat [ 23 8 1 0], L_0x5ab890de2e40, v0x5ab890b56190_0, v0x5ab890b5a900_0;
S_0x5ab890b4b8c0 .scope module, "M3" "FloatingMultiplication" 7 27, 8 2 0, S_0x5ab890bb6570;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890b4c2e0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890b48760_0 .net "A", 31 0, v0x5ab890bbc7b0_0;  alias, 1 drivers
v0x5ab890b482d0_0 .net "A_Exponent", 7 0, L_0x5ab890de4960;  1 drivers
v0x5ab890b483b0_0 .net "A_Mantissa", 23 0, L_0x5ab890de4610;  1 drivers
v0x5ab890b47cb0_0 .net "A_sign", 0 0, L_0x5ab890de4aa0;  1 drivers
v0x5ab890b47d70_0 .net "B", 31 0, v0x5ab890b9f340_0;  alias, 1 drivers
v0x5ab890b2bf70_0 .net "B_Exponent", 7 0, L_0x5ab890de4a00;  1 drivers
v0x5ab890b2c030_0 .net "B_Mantissa", 23 0, L_0x5ab890de47f0;  1 drivers
v0x5ab890b263f0_0 .net "B_sign", 0 0, L_0x5ab890de4b40;  1 drivers
v0x5ab890b264b0_0 .var "Exponent", 7 0;
v0x5ab890b12790_0 .net "Mantissa", 22 0, L_0x5ab890de4c30;  1 drivers
v0x5ab890afe850_0 .var "Sign", 0 0;
v0x5ab890afe8f0_0 .var "Temp_Exponent", 8 0;
v0x5ab890aef460_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d0eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890aef540_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d0eb8;  1 drivers
v0x5ab890adfaa0_0 .net *"_ivl_3", 22 0, L_0x5ab890de4570;  1 drivers
L_0x7aa1382d0f00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890adfb80_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d0f00;  1 drivers
v0x5ab890b33790_0 .net *"_ivl_9", 22 0, L_0x5ab890de4750;  1 drivers
v0x5ab890b2f150_0 .net "clk", 0 0, o0x7aa138322ac8;  alias, 0 drivers
v0x5ab890b2f1f0_0 .net "result", 31 0, L_0x5ab890de4cd0;  alias, 1 drivers
E_0x5ab890b4c3b0/0 .event anyedge, v0x5ab890b482d0_0, v0x5ab890b2bf70_0, v0x5ab890b483b0_0, v0x5ab890b2c030_0;
E_0x5ab890b4c3b0/1 .event anyedge, v0x5ab890aef460_0, v0x5ab890b264b0_0, v0x5ab890b47cb0_0, v0x5ab890b263f0_0;
E_0x5ab890b4c3b0 .event/or E_0x5ab890b4c3b0/0, E_0x5ab890b4c3b0/1;
L_0x5ab890de4570 .part v0x5ab890bbc7b0_0, 0, 23;
L_0x5ab890de4610 .concat [ 23 1 0 0], L_0x5ab890de4570, L_0x7aa1382d0eb8;
L_0x5ab890de4750 .part v0x5ab890b9f340_0, 0, 23;
L_0x5ab890de47f0 .concat [ 23 1 0 0], L_0x5ab890de4750, L_0x7aa1382d0f00;
L_0x5ab890de4960 .part v0x5ab890bbc7b0_0, 23, 8;
L_0x5ab890de4a00 .part v0x5ab890b9f340_0, 23, 8;
L_0x5ab890de4aa0 .part v0x5ab890bbc7b0_0, 31, 1;
L_0x5ab890de4b40 .part v0x5ab890b9f340_0, 31, 1;
L_0x5ab890de4c30 .part v0x5ab890aef460_0, 23, 23;
L_0x5ab890de4cd0 .concat [ 23 8 1 0], L_0x5ab890de4c30, v0x5ab890b264b0_0, v0x5ab890afe850_0;
S_0x5ab890b2e6d0 .scope module, "M4" "FloatingMultiplication" 7 30, 8 2 0, S_0x5ab890bb6570;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890b2edc0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890b26e80_0 .net "A", 31 0, L_0x5ab890de59c0;  1 drivers
v0x5ab890b28440_0 .net "A_Exponent", 7 0, L_0x5ab890de52d0;  1 drivers
v0x5ab890b28500_0 .net "A_Mantissa", 23 0, L_0x5ab890de4fc0;  1 drivers
v0x5ab890b28000_0 .net "A_sign", 0 0, L_0x5ab890de5460;  1 drivers
v0x5ab890b280c0_0 .net "B", 31 0, L_0x5ab890de4cd0;  alias, 1 drivers
v0x5ab890b27a00_0 .net "B_Exponent", 7 0, L_0x5ab890de53c0;  1 drivers
v0x5ab890b27ae0_0 .net "B_Mantissa", 23 0, L_0x5ab890de5130;  1 drivers
v0x5ab890b17a10_0 .net "B_sign", 0 0, L_0x5ab890de5500;  1 drivers
v0x5ab890b17ad0_0 .var "Exponent", 7 0;
v0x5ab890b190c0_0 .net "Mantissa", 22 0, L_0x5ab890de55f0;  1 drivers
v0x5ab890b18bb0_0 .var "Sign", 0 0;
v0x5ab890b18c70_0 .var "Temp_Exponent", 8 0;
v0x5ab890b18590_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d0f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b18670_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d0f48;  1 drivers
v0x5ab890b12f60_0 .net *"_ivl_3", 22 0, L_0x5ab890de4ec0;  1 drivers
L_0x7aa1382d0f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b13040_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d0f90;  1 drivers
v0x5ab890b145d0_0 .net *"_ivl_9", 22 0, L_0x5ab890de5090;  1 drivers
v0x5ab890b14670_0 .net "clk", 0 0, o0x7aa138322ac8;  alias, 0 drivers
v0x5ab890b13b30_0 .net "result", 31 0, L_0x5ab890de56f0;  alias, 1 drivers
E_0x5ab890b26df0/0 .event anyedge, v0x5ab890b28440_0, v0x5ab890b27a00_0, v0x5ab890b28500_0, v0x5ab890b27ae0_0;
E_0x5ab890b26df0/1 .event anyedge, v0x5ab890b18590_0, v0x5ab890b17ad0_0, v0x5ab890b28000_0, v0x5ab890b17a10_0;
E_0x5ab890b26df0 .event/or E_0x5ab890b26df0/0, E_0x5ab890b26df0/1;
L_0x5ab890de4ec0 .part L_0x5ab890de59c0, 0, 23;
L_0x5ab890de4fc0 .concat [ 23 1 0 0], L_0x5ab890de4ec0, L_0x7aa1382d0f48;
L_0x5ab890de5090 .part L_0x5ab890de4cd0, 0, 23;
L_0x5ab890de5130 .concat [ 23 1 0 0], L_0x5ab890de5090, L_0x7aa1382d0f90;
L_0x5ab890de52d0 .part L_0x5ab890de59c0, 23, 8;
L_0x5ab890de53c0 .part L_0x5ab890de4cd0, 23, 8;
L_0x5ab890de5460 .part L_0x5ab890de59c0, 31, 1;
L_0x5ab890de5500 .part L_0x5ab890de4cd0, 31, 1;
L_0x5ab890de55f0 .part v0x5ab890b18590_0, 23, 23;
L_0x5ab890de56f0 .concat [ 23 8 1 0], L_0x5ab890de55f0, v0x5ab890b17ad0_0, v0x5ab890b18bb0_0;
S_0x5ab890b03b60 .scope module, "M5" "FloatingMultiplication" 7 32, 8 2 0, S_0x5ab890bb6570;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890b51f20 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890b05290_0 .net "A", 31 0, L_0x5ab890de4cd0;  alias, 1 drivers
v0x5ab890b04d90_0 .net "A_Exponent", 7 0, L_0x5ab890de7510;  1 drivers
v0x5ab890b04e50_0 .net "A_Mantissa", 23 0, L_0x5ab890de6e80;  1 drivers
v0x5ab890b04740_0 .net "A_sign", 0 0, L_0x5ab890de7650;  1 drivers
v0x5ab890b04800_0 .net "B", 31 0, v0x5ab890b8f8c0_0;  alias, 1 drivers
v0x5ab890aff140_0 .net "B_Exponent", 7 0, L_0x5ab890de75b0;  1 drivers
v0x5ab890b00720_0 .net "B_Mantissa", 23 0, L_0x5ab890de7470;  1 drivers
v0x5ab890b00800_0 .net "B_sign", 0 0, L_0x5ab890de76f0;  1 drivers
v0x5ab890b002e0_0 .var "Exponent", 7 0;
v0x5ab890affcc0_0 .net "Mantissa", 22 0, L_0x5ab890de7790;  1 drivers
v0x5ab890affda0_0 .var "Sign", 0 0;
v0x5ab890aefcc0_0 .var "Temp_Exponent", 8 0;
v0x5ab890aefda0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d11d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890af1310_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d11d0;  1 drivers
v0x5ab890af13f0_0 .net *"_ivl_3", 22 0, L_0x5ab890de6a40;  1 drivers
L_0x7aa1382d1218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890af0ed0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d1218;  1 drivers
v0x5ab890af0f90_0 .net *"_ivl_9", 22 0, L_0x5ab890de73d0;  1 drivers
v0x5ab890ae1ee0_0 .net "clk", 0 0, o0x7aa138322ac8;  alias, 0 drivers
v0x5ab890ae1f80_0 .net "result", 31 0, L_0x5ab890de7830;  alias, 1 drivers
E_0x5ab890b2ee60/0 .event anyedge, v0x5ab890b04d90_0, v0x5ab890aff140_0, v0x5ab890b04e50_0, v0x5ab890b00720_0;
E_0x5ab890b2ee60/1 .event anyedge, v0x5ab890aefda0_0, v0x5ab890b002e0_0, v0x5ab890b04740_0, v0x5ab890b00800_0;
E_0x5ab890b2ee60 .event/or E_0x5ab890b2ee60/0, E_0x5ab890b2ee60/1;
L_0x5ab890de6a40 .part L_0x5ab890de4cd0, 0, 23;
L_0x5ab890de6e80 .concat [ 23 1 0 0], L_0x5ab890de6a40, L_0x7aa1382d11d0;
L_0x5ab890de73d0 .part v0x5ab890b8f8c0_0, 0, 23;
L_0x5ab890de7470 .concat [ 23 1 0 0], L_0x5ab890de73d0, L_0x7aa1382d1218;
L_0x5ab890de7510 .part L_0x5ab890de4cd0, 23, 8;
L_0x5ab890de75b0 .part v0x5ab890b8f8c0_0, 23, 8;
L_0x5ab890de7650 .part L_0x5ab890de4cd0, 31, 1;
L_0x5ab890de76f0 .part v0x5ab890b8f8c0_0, 31, 1;
L_0x5ab890de7790 .part v0x5ab890aefda0_0, 23, 23;
L_0x5ab890de7830 .concat [ 23 8 1 0], L_0x5ab890de7790, v0x5ab890b002e0_0, v0x5ab890affda0_0;
S_0x5ab890ae1aa0 .scope module, "M6" "FloatingMultiplication" 7 35, 8 2 0, S_0x5ab890bb6570;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890aff0d0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890b1d1a0_0 .net "A", 31 0, L_0x5ab890de8570;  1 drivers
v0x5ab890b1d280_0 .net "A_Exponent", 7 0, L_0x5ab890de7da0;  1 drivers
v0x5ab890b22370_0 .net "A_Mantissa", 23 0, L_0x5ab890de7a60;  1 drivers
v0x5ab890b22480_0 .net "A_sign", 0 0, L_0x5ab890de7f30;  1 drivers
v0x5ab890b219d0_0 .net "B", 31 0, L_0x5ab890de7830;  alias, 1 drivers
v0x5ab890b21a90_0 .net "B_Exponent", 7 0, L_0x5ab890de7e90;  1 drivers
v0x5ab890b1e820_0 .net "B_Mantissa", 23 0, L_0x5ab890de7c00;  1 drivers
v0x5ab890b1e900_0 .net "B_sign", 0 0, L_0x5ab890de7fd0;  1 drivers
v0x5ab890b1e3e0_0 .var "Exponent", 7 0;
v0x5ab890b1ddc0_0 .net "Mantissa", 22 0, L_0x5ab890de80f0;  1 drivers
v0x5ab890b1dea0_0 .var "Sign", 0 0;
v0x5ab890b09330_0 .var "Temp_Exponent", 8 0;
v0x5ab890b09410_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d1260 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b0e500_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d1260;  1 drivers
v0x5ab890b0e5e0_0 .net *"_ivl_3", 22 0, L_0x5ab890de79c0;  1 drivers
L_0x7aa1382d12a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b0db60_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d12a8;  1 drivers
v0x5ab890b0dc20_0 .net *"_ivl_9", 22 0, L_0x5ab890de7b30;  1 drivers
v0x5ab890b0a570_0 .net "clk", 0 0, o0x7aa138322ac8;  alias, 0 drivers
v0x5ab890b0a610_0 .net "result", 31 0, L_0x5ab890de81c0;  alias, 1 drivers
E_0x5ab890ae1510/0 .event anyedge, v0x5ab890b1d280_0, v0x5ab890b21a90_0, v0x5ab890b22370_0, v0x5ab890b1e820_0;
E_0x5ab890ae1510/1 .event anyedge, v0x5ab890b09410_0, v0x5ab890b1e3e0_0, v0x5ab890b22480_0, v0x5ab890b1e900_0;
E_0x5ab890ae1510 .event/or E_0x5ab890ae1510/0, E_0x5ab890ae1510/1;
L_0x5ab890de79c0 .part L_0x5ab890de8570, 0, 23;
L_0x5ab890de7a60 .concat [ 23 1 0 0], L_0x5ab890de79c0, L_0x7aa1382d1260;
L_0x5ab890de7b30 .part L_0x5ab890de7830, 0, 23;
L_0x5ab890de7c00 .concat [ 23 1 0 0], L_0x5ab890de7b30, L_0x7aa1382d12a8;
L_0x5ab890de7da0 .part L_0x5ab890de8570, 23, 8;
L_0x5ab890de7e90 .part L_0x5ab890de7830, 23, 8;
L_0x5ab890de7f30 .part L_0x5ab890de8570, 31, 1;
L_0x5ab890de7fd0 .part L_0x5ab890de7830, 31, 1;
L_0x5ab890de80f0 .part v0x5ab890b09410_0, 23, 23;
L_0x5ab890de81c0 .concat [ 23 8 1 0], L_0x5ab890de80f0, v0x5ab890b1e3e0_0, v0x5ab890b1dea0_0;
S_0x5ab890b09f50 .scope module, "M7" "FloatingMultiplication" 7 37, 8 2 0, S_0x5ab890bb6570;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890af54c0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890afa690_0 .net "A", 31 0, L_0x5ab890de7830;  alias, 1 drivers
v0x5ab890af9cf0_0 .net "A_Exponent", 7 0, L_0x5ab890de9ee0;  1 drivers
v0x5ab890af9dd0_0 .net "A_Mantissa", 23 0, L_0x5ab890de9b90;  1 drivers
v0x5ab890af6b40_0 .net "A_sign", 0 0, L_0x5ab890dea020;  1 drivers
v0x5ab890af6c00_0 .net "B", 31 0, v0x5ab890b609b0_0;  alias, 1 drivers
v0x5ab890af6700_0 .net "B_Exponent", 7 0, L_0x5ab890de9f80;  1 drivers
v0x5ab890af67c0_0 .net "B_Mantissa", 23 0, L_0x5ab890de9d70;  1 drivers
v0x5ab890af60e0_0 .net "B_sign", 0 0, L_0x5ab890dea0c0;  1 drivers
v0x5ab890af61a0_0 .var "Exponent", 7 0;
v0x5ab890ae6480_0 .net "Mantissa", 22 0, L_0x5ab890dea1b0;  1 drivers
v0x5ab890ae6560_0 .var "Sign", 0 0;
v0x5ab890aeb650_0 .var "Temp_Exponent", 8 0;
v0x5ab890aeb730_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d14e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890aeacb0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d14e8;  1 drivers
v0x5ab890aead90_0 .net *"_ivl_3", 22 0, L_0x5ab890de99e0;  1 drivers
L_0x7aa1382d1530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890ae7b00_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d1530;  1 drivers
v0x5ab890ae7bc0_0 .net *"_ivl_9", 22 0, L_0x5ab890de9cd0;  1 drivers
v0x5ab890ae70a0_0 .net "clk", 0 0, o0x7aa138322ac8;  alias, 0 drivers
v0x5ab890ae7140_0 .net "result", 31 0, L_0x5ab890dea250;  alias, 1 drivers
E_0x5ab890b0ab20/0 .event anyedge, v0x5ab890af9cf0_0, v0x5ab890af6700_0, v0x5ab890af9dd0_0, v0x5ab890af67c0_0;
E_0x5ab890b0ab20/1 .event anyedge, v0x5ab890aeb730_0, v0x5ab890af61a0_0, v0x5ab890af6b40_0, v0x5ab890af60e0_0;
E_0x5ab890b0ab20 .event/or E_0x5ab890b0ab20/0, E_0x5ab890b0ab20/1;
L_0x5ab890de99e0 .part L_0x5ab890de7830, 0, 23;
L_0x5ab890de9b90 .concat [ 23 1 0 0], L_0x5ab890de99e0, L_0x7aa1382d14e8;
L_0x5ab890de9cd0 .part v0x5ab890b609b0_0, 0, 23;
L_0x5ab890de9d70 .concat [ 23 1 0 0], L_0x5ab890de9cd0, L_0x7aa1382d1530;
L_0x5ab890de9ee0 .part L_0x5ab890de7830, 23, 8;
L_0x5ab890de9f80 .part v0x5ab890b609b0_0, 23, 8;
L_0x5ab890dea020 .part L_0x5ab890de7830, 31, 1;
L_0x5ab890dea0c0 .part v0x5ab890b609b0_0, 31, 1;
L_0x5ab890dea1b0 .part v0x5ab890aeb730_0, 23, 23;
L_0x5ab890dea250 .concat [ 23 8 1 0], L_0x5ab890dea1b0, v0x5ab890af61a0_0, v0x5ab890ae6560_0;
S_0x5ab890acb360 .scope module, "M8" "FloatingMultiplication" 7 44, 8 2 0, S_0x5ab890bb6570;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890ac5960 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890ab1af0_0 .net "A", 31 0, L_0x5ab890debf00;  alias, 1 drivers
v0x5ab890ab1bd0_0 .net "A_Exponent", 7 0, L_0x5ab890deb1e0;  1 drivers
v0x5ab890a9dc80_0 .net "A_Mantissa", 23 0, L_0x5ab890deae90;  1 drivers
v0x5ab890a9dd60_0 .net "A_sign", 0 0, L_0x5ab890deb3b0;  1 drivers
v0x5ab890a8e890_0 .net "B", 31 0, L_0x5ab890deabe0;  alias, 1 drivers
v0x5ab890a7eed0_0 .net "B_Exponent", 7 0, L_0x5ab890deb280;  1 drivers
v0x5ab890a7efb0_0 .net "B_Mantissa", 23 0, L_0x5ab890deb070;  1 drivers
v0x5ab890ad2b80_0 .net "B_sign", 0 0, L_0x5ab890deb4e0;  1 drivers
v0x5ab890ad2c40_0 .var "Exponent", 7 0;
v0x5ab890ace5f0_0 .net "Mantissa", 22 0, L_0x5ab890deb5d0;  1 drivers
v0x5ab890ace0e0_0 .var "Sign", 0 0;
v0x5ab890ace1a0_0 .var "Temp_Exponent", 8 0;
v0x5ab890acdac0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d15c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890acdba0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d15c0;  1 drivers
v0x5ab890ac61e0_0 .net *"_ivl_3", 22 0, L_0x5ab890deada0;  1 drivers
L_0x7aa1382d1608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890ac62c0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d1608;  1 drivers
v0x5ab890ac7830_0 .net *"_ivl_9", 22 0, L_0x5ab890deafd0;  1 drivers
o0x7aa138324628 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890ac73f0_0 .net "clk", 0 0, o0x7aa138324628;  0 drivers
v0x5ab890ac7490_0 .net "result", 31 0, L_0x5ab890deb670;  alias, 1 drivers
E_0x5ab890ac5a30/0 .event anyedge, v0x5ab890ab1bd0_0, v0x5ab890a7eed0_0, v0x5ab890a9dc80_0, v0x5ab890a7efb0_0;
E_0x5ab890ac5a30/1 .event anyedge, v0x5ab890acdac0_0, v0x5ab890ad2c40_0, v0x5ab890a9dd60_0, v0x5ab890ad2b80_0;
E_0x5ab890ac5a30 .event/or E_0x5ab890ac5a30/0, E_0x5ab890ac5a30/1;
L_0x5ab890deada0 .part L_0x5ab890debf00, 0, 23;
L_0x5ab890deae90 .concat [ 23 1 0 0], L_0x5ab890deada0, L_0x7aa1382d15c0;
L_0x5ab890deafd0 .part L_0x5ab890deabe0, 0, 23;
L_0x5ab890deb070 .concat [ 23 1 0 0], L_0x5ab890deafd0, L_0x7aa1382d1608;
L_0x5ab890deb1e0 .part L_0x5ab890debf00, 23, 8;
L_0x5ab890deb280 .part L_0x5ab890deabe0, 23, 8;
L_0x5ab890deb3b0 .part L_0x5ab890debf00, 31, 1;
L_0x5ab890deb4e0 .part L_0x5ab890deabe0, 31, 1;
L_0x5ab890deb5d0 .part v0x5ab890acdac0_0, 23, 23;
L_0x5ab890deb670 .concat [ 23 8 1 0], L_0x5ab890deb5d0, v0x5ab890ad2c40_0, v0x5ab890ace0e0_0;
S_0x5ab890aacf90 .scope module, "D2" "FloatingDivision" 9 30, 7 3 0, S_0x5ab890c25980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero_division";
    .port_info 4 /OUTPUT 32 "result";
P_0x5ab890aada70 .param/l "XLEN" 0 7 3, +C4<00000000000000000000000000100000>;
L_0x5ab890df0f60 .functor OR 1, L_0x5ab890df8bf0, L_0x5ab890ded600, C4<0>, C4<0>;
v0x5ab890901720_0 .net "A", 31 0, L_0x5ab890df9070;  1 drivers
v0x5ab890901800_0 .net "B", 31 0, L_0x5ab890ded160;  alias, 1 drivers
v0x5ab8909018d0_0 .net "Exponent", 7 0, L_0x5ab890df77a0;  1 drivers
v0x5ab890917b20_0 .net *"_ivl_1", 7 0, L_0x5ab890ded2a0;  1 drivers
L_0x7aa1382d19b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890917c00_0 .net/2u *"_ivl_10", 0 0, L_0x7aa1382d19b0;  1 drivers
v0x5ab890917ce0_0 .net *"_ivl_101", 22 0, L_0x5ab890df7a80;  1 drivers
v0x5ab890917dc0_0 .net *"_ivl_105", 7 0, L_0x5ab890df88e0;  1 drivers
v0x5ab890917ea0_0 .net *"_ivl_106", 31 0, L_0x5ab890df8ad0;  1 drivers
L_0x7aa1382d2778 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab89089c4e0_0 .net *"_ivl_109", 23 0, L_0x7aa1382d2778;  1 drivers
L_0x7aa1382d27c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab89089c5c0_0 .net/2u *"_ivl_110", 31 0, L_0x7aa1382d27c0;  1 drivers
v0x5ab89089c6a0_0 .net *"_ivl_112", 0 0, L_0x5ab890df8bf0;  1 drivers
v0x5ab89089c760_0 .net *"_ivl_115", 0 0, L_0x5ab890df0f60;  1 drivers
L_0x7aa1382d2808 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab89089c820_0 .net/2u *"_ivl_116", 31 0, L_0x7aa1382d2808;  1 drivers
L_0x7aa1382d19f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab89089c900_0 .net/2u *"_ivl_12", 0 0, L_0x7aa1382d19f8;  1 drivers
L_0x7aa1382d1ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d52140_0 .net/2u *"_ivl_16", 0 0, L_0x7aa1382d1ad0;  1 drivers
L_0x7aa1382d1b18 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890d521e0_0 .net/2u *"_ivl_18", 7 0, L_0x7aa1382d1b18;  1 drivers
v0x5ab890d52280_0 .net *"_ivl_2", 31 0, L_0x5ab890ded3d0;  1 drivers
v0x5ab890d52430_0 .net *"_ivl_21", 22 0, L_0x5ab890dee250;  1 drivers
L_0x7aa1382d1d10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d524d0_0 .net/2u *"_ivl_28", 0 0, L_0x7aa1382d1d10;  1 drivers
v0x5ab890d52570_0 .net *"_ivl_31", 30 0, L_0x5ab890def1f0;  1 drivers
L_0x7aa1382d1de8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d52630_0 .net/2u *"_ivl_34", 0 0, L_0x7aa1382d1de8;  1 drivers
L_0x7aa1382d1e30 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890d52710_0 .net/2u *"_ivl_36", 7 0, L_0x7aa1382d1e30;  1 drivers
v0x5ab890d527f0_0 .net *"_ivl_39", 22 0, L_0x5ab890defe60;  1 drivers
v0x5ab890d528d0_0 .net *"_ivl_45", 0 0, L_0x5ab890df0dd0;  1 drivers
v0x5ab890d529b0_0 .net *"_ivl_47", 0 0, L_0x5ab890df0e70;  1 drivers
v0x5ab890d52a70_0 .net *"_ivl_49", 30 0, L_0x5ab890df0fd0;  1 drivers
L_0x7aa1382d1920 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d52b50_0 .net *"_ivl_5", 23 0, L_0x7aa1382d1920;  1 drivers
L_0x7aa1382d2100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d52c30_0 .net/2u *"_ivl_52", 0 0, L_0x7aa1382d2100;  1 drivers
L_0x7aa1382d2148 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890d52d10_0 .net/2u *"_ivl_54", 7 0, L_0x7aa1382d2148;  1 drivers
v0x5ab890d52df0_0 .net *"_ivl_57", 22 0, L_0x5ab890df2550;  1 drivers
L_0x7aa1382d1968 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d52ed0_0 .net/2u *"_ivl_6", 31 0, L_0x7aa1382d1968;  1 drivers
v0x5ab890d52fb0_0 .net *"_ivl_63", 0 0, L_0x5ab890df3510;  1 drivers
v0x5ab890d53090_0 .net *"_ivl_65", 0 0, L_0x5ab890df35b0;  1 drivers
v0x5ab890d53360_0 .net *"_ivl_67", 30 0, L_0x5ab890df3740;  1 drivers
L_0x7aa1382d2418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d53440_0 .net/2u *"_ivl_70", 0 0, L_0x7aa1382d2418;  1 drivers
L_0x7aa1382d2460 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890d53520_0 .net/2u *"_ivl_72", 7 0, L_0x7aa1382d2460;  1 drivers
v0x5ab890d53600_0 .net *"_ivl_75", 22 0, L_0x5ab890df5570;  1 drivers
v0x5ab890d536e0_0 .net *"_ivl_8", 0 0, L_0x5ab890ded4c0;  1 drivers
v0x5ab890d537a0_0 .net *"_ivl_81", 0 0, L_0x5ab890df63f0;  1 drivers
v0x5ab890d53880_0 .net *"_ivl_83", 0 0, L_0x5ab890df6490;  1 drivers
v0x5ab890d53940_0 .net *"_ivl_85", 30 0, L_0x5ab890df6680;  1 drivers
v0x5ab890d53a20_0 .net *"_ivl_89", 7 0, L_0x5ab890df73f0;  1 drivers
L_0x7aa1382d26a0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890d53b00_0 .net/2u *"_ivl_90", 7 0, L_0x7aa1382d26a0;  1 drivers
v0x5ab890d53be0_0 .net *"_ivl_92", 7 0, L_0x5ab890df74f0;  1 drivers
v0x5ab890d53cc0_0 .net *"_ivl_95", 7 0, L_0x5ab890df7700;  1 drivers
v0x5ab890d53da0_0 .net *"_ivl_99", 0 0, L_0x5ab890df79e0;  1 drivers
o0x7aa138326ed8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890d53e80_0 .net "clk", 0 0, o0x7aa138326ed8;  0 drivers
v0x5ab890d53f20_0 .net "reciprocal", 31 0, L_0x5ab890df7cc0;  1 drivers
v0x5ab890d53fe0_0 .net "result", 31 0, L_0x5ab890df8f30;  alias, 1 drivers
v0x5ab890d540b0_0 .net "result_unprotected", 31 0, L_0x5ab890df87b0;  1 drivers
v0x5ab890d54180_0 .net "temp1", 31 0, L_0x5ab890dee080;  1 drivers
v0x5ab890d54250_0 .net "temp2", 31 0, L_0x5ab890defc90;  1 drivers
v0x5ab890d54320_0 .net "temp3", 31 0, v0x5ab890a515c0_0;  1 drivers
v0x5ab890d543e0_0 .net "temp4", 31 0, L_0x5ab890df23b0;  1 drivers
v0x5ab890d544a0_0 .net "temp5", 31 0, v0x5ab890d26850_0;  1 drivers
v0x5ab890d54590_0 .net "temp6", 31 0, L_0x5ab890df4b90;  1 drivers
v0x5ab890d54650_0 .net "temp7", 31 0, v0x5ab890ceedc0_0;  1 drivers
v0x5ab890d54740_0 .net "x0", 31 0, v0x5ab890b96940_0;  1 drivers
v0x5ab890d54800_0 .net "x1", 31 0, L_0x5ab890df1a50;  1 drivers
v0x5ab890d548c0_0 .net "x2", 31 0, L_0x5ab890df41d0;  1 drivers
v0x5ab890d54980_0 .net "x3", 31 0, L_0x5ab890df72d0;  1 drivers
v0x5ab890d54a40_0 .net "zero_division", 0 0, L_0x5ab890ded600;  1 drivers
L_0x5ab890ded2a0 .part L_0x5ab890ded160, 23, 8;
L_0x5ab890ded3d0 .concat [ 8 24 0 0], L_0x5ab890ded2a0, L_0x7aa1382d1920;
L_0x5ab890ded4c0 .cmp/eq 32, L_0x5ab890ded3d0, L_0x7aa1382d1968;
L_0x5ab890ded600 .functor MUXZ 1, L_0x7aa1382d19f8, L_0x7aa1382d19b0, L_0x5ab890ded4c0, C4<>;
L_0x5ab890dee250 .part L_0x5ab890ded160, 0, 23;
L_0x5ab890dee320 .concat [ 23 8 1 0], L_0x5ab890dee250, L_0x7aa1382d1b18, L_0x7aa1382d1ad0;
L_0x5ab890def1f0 .part L_0x5ab890dee080, 0, 31;
L_0x5ab890def290 .concat [ 31 1 0 0], L_0x5ab890def1f0, L_0x7aa1382d1d10;
L_0x5ab890defe60 .part L_0x5ab890ded160, 0, 23;
L_0x5ab890deff30 .concat [ 23 8 1 0], L_0x5ab890defe60, L_0x7aa1382d1e30, L_0x7aa1382d1de8;
L_0x5ab890df0dd0 .part L_0x5ab890defc90, 31, 1;
L_0x5ab890df0e70 .reduce/nor L_0x5ab890df0dd0;
L_0x5ab890df0fd0 .part L_0x5ab890defc90, 0, 31;
L_0x5ab890df1100 .concat [ 31 1 0 0], L_0x5ab890df0fd0, L_0x5ab890df0e70;
L_0x5ab890df2550 .part L_0x5ab890ded160, 0, 23;
L_0x5ab890df2620 .concat [ 23 8 1 0], L_0x5ab890df2550, L_0x7aa1382d2148, L_0x7aa1382d2100;
L_0x5ab890df3510 .part L_0x5ab890df23b0, 31, 1;
L_0x5ab890df35b0 .reduce/nor L_0x5ab890df3510;
L_0x5ab890df3740 .part L_0x5ab890df23b0, 0, 31;
L_0x5ab890df37e0 .concat [ 31 1 0 0], L_0x5ab890df3740, L_0x5ab890df35b0;
L_0x5ab890df5570 .part L_0x5ab890ded160, 0, 23;
L_0x5ab890df5720 .concat [ 23 8 1 0], L_0x5ab890df5570, L_0x7aa1382d2460, L_0x7aa1382d2418;
L_0x5ab890df63f0 .part L_0x5ab890df4b90, 31, 1;
L_0x5ab890df6490 .reduce/nor L_0x5ab890df63f0;
L_0x5ab890df6680 .part L_0x5ab890df4b90, 0, 31;
L_0x5ab890df67b0 .concat [ 31 1 0 0], L_0x5ab890df6680, L_0x5ab890df6490;
L_0x5ab890df73f0 .part L_0x5ab890df72d0, 23, 8;
L_0x5ab890df74f0 .arith/sum 8, L_0x5ab890df73f0, L_0x7aa1382d26a0;
L_0x5ab890df7700 .part L_0x5ab890ded160, 23, 8;
L_0x5ab890df77a0 .arith/sub 8, L_0x5ab890df74f0, L_0x5ab890df7700;
L_0x5ab890df79e0 .part L_0x5ab890ded160, 31, 1;
L_0x5ab890df7a80 .part L_0x5ab890df72d0, 0, 23;
L_0x5ab890df7cc0 .concat [ 23 8 1 0], L_0x5ab890df7a80, L_0x5ab890df77a0, L_0x5ab890df79e0;
L_0x5ab890df88e0 .part L_0x5ab890df9070, 23, 8;
L_0x5ab890df8ad0 .concat [ 8 24 0 0], L_0x5ab890df88e0, L_0x7aa1382d2778;
L_0x5ab890df8bf0 .cmp/eq 32, L_0x5ab890df8ad0, L_0x7aa1382d27c0;
L_0x5ab890df8f30 .functor MUXZ 32, L_0x5ab890df87b0, L_0x7aa1382d2808, L_0x5ab890df0f60, C4<>;
S_0x5ab890aa99a0 .scope module, "A1" "FloatingAddition" 7 21, 5 2 0, S_0x5ab890aacf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890aa9ee0 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d1cc8 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v0x5ab890a95ff0_0 .net "A", 31 0, L_0x7aa1382d1cc8;  1 drivers
v0x5ab890a95b30_0 .net "A_Exponent", 7 0, L_0x5ab890dee960;  1 drivers
v0x5ab890a95c10_0 .net "A_Mantissa", 23 0, L_0x5ab890dee600;  1 drivers
v0x5ab890a95510_0 .net "A_sign", 0 0, L_0x5ab890deeb40;  1 drivers
v0x5ab890a955d0_0 .var "A_swap", 31 0;
v0x5ab890a858d0_0 .net "B", 31 0, L_0x5ab890def290;  1 drivers
v0x5ab890a859b0_0 .net "B_Exponent", 7 0, L_0x5ab890deea50;  1 drivers
v0x5ab890a8aac0_0 .net "B_Mantissa", 23 0, L_0x5ab890dee7c0;  1 drivers
v0x5ab890a8a0e0_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890a8a1c0_0 .net "B_sign", 0 0, L_0x5ab890deebe0;  1 drivers
v0x5ab890a86f30_0 .var "B_swap", 31 0;
v0x5ab890a87010_0 .var "Exponent", 7 0;
v0x5ab890a86af0_0 .var "Mantissa", 22 0;
v0x5ab890a86bd0_0 .var "Sign", 0 0;
v0x5ab890a864d0_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d1ba8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890a865b0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d1ba8;  1 drivers
L_0x7aa1382d1c38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890b95c40_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d1c38;  1 drivers
v0x5ab890b95d20_0 .net *"_ivl_23", 30 0, L_0x5ab890deecd0;  1 drivers
L_0x7aa1382d1c80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890b9ae10_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d1c80;  1 drivers
v0x5ab890b9aef0_0 .net *"_ivl_29", 30 0, L_0x5ab890deef70;  1 drivers
v0x5ab890b9a470_0 .net *"_ivl_3", 22 0, L_0x5ab890dee560;  1 drivers
L_0x7aa1382d1bf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b9a550_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d1bf0;  1 drivers
v0x5ab890b972e0_0 .net *"_ivl_9", 22 0, L_0x5ab890dee6f0;  1 drivers
v0x5ab890b973c0_0 .var "carry", 0 0;
v0x5ab890b96ea0_0 .net "comp", 0 0, v0x5ab890a99200_0;  1 drivers
v0x5ab890b96f40_0 .var "diff_Exponent", 7 0;
v0x5ab890b96860_0 .var/i "i", 31 0;
v0x5ab890b96940_0 .var "result", 31 0;
E_0x5ab890a81040/0 .event anyedge, v0x5ab890a99200_0, v0x5ab890a95ff0_0, v0x5ab890a858d0_0, v0x5ab890a95b30_0;
E_0x5ab890a81040/1 .event anyedge, v0x5ab890a859b0_0, v0x5ab890a8aac0_0, v0x5ab890b96f40_0, v0x5ab890a95510_0;
E_0x5ab890a81040/2 .event anyedge, v0x5ab890a8a1c0_0, v0x5ab890a95c10_0, v0x5ab890a8a0e0_0, v0x5ab890b973c0_0;
E_0x5ab890a81040/3 .event anyedge, v0x5ab890a864d0_0, v0x5ab890a87010_0, v0x5ab890a86bd0_0, v0x5ab890a86af0_0;
E_0x5ab890a81040 .event/or E_0x5ab890a81040/0, E_0x5ab890a81040/1, E_0x5ab890a81040/2, E_0x5ab890a81040/3;
L_0x5ab890dee560 .part v0x5ab890a955d0_0, 0, 23;
L_0x5ab890dee600 .concat [ 23 1 0 0], L_0x5ab890dee560, L_0x7aa1382d1ba8;
L_0x5ab890dee6f0 .part v0x5ab890a86f30_0, 0, 23;
L_0x5ab890dee7c0 .concat [ 23 1 0 0], L_0x5ab890dee6f0, L_0x7aa1382d1bf0;
L_0x5ab890dee960 .part v0x5ab890a955d0_0, 23, 8;
L_0x5ab890deea50 .part v0x5ab890a86f30_0, 23, 8;
L_0x5ab890deeb40 .part v0x5ab890a955d0_0, 31, 1;
L_0x5ab890deebe0 .part v0x5ab890a86f30_0, 31, 1;
L_0x5ab890deecd0 .part L_0x7aa1382d1cc8, 0, 31;
L_0x5ab890deeda0 .concat [ 31 1 0 0], L_0x5ab890deecd0, L_0x7aa1382d1c38;
L_0x5ab890deef70 .part L_0x5ab890def290, 0, 31;
L_0x5ab890def010 .concat [ 31 1 0 0], L_0x5ab890deef70, L_0x7aa1382d1c80;
S_0x5ab890a948f0 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890aa99a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890a99b70_0 .net "A", 31 0, L_0x5ab890deeda0;  1 drivers
v0x5ab890a99120_0 .net "B", 31 0, L_0x5ab890def010;  1 drivers
v0x5ab890a99200_0 .var "result", 0 0;
E_0x5ab890aa94f0 .event anyedge, v0x5ab890a99b70_0, v0x5ab890a99120_0, v0x5ab890a99200_0;
S_0x5ab890b3a240 .scope module, "A2" "FloatingAddition" 7 26, 5 2 0, S_0x5ab890aacf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890b350f0 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d1f98 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890ad44e0_0 .net "A", 31 0, L_0x7aa1382d1f98;  1 drivers
v0x5ab890ad9630_0 .net "A_Exponent", 7 0, L_0x5ab890df0570;  1 drivers
v0x5ab890ad9710_0 .net "A_Mantissa", 23 0, L_0x5ab890df01e0;  1 drivers
v0x5ab890ad8c90_0 .net "A_sign", 0 0, L_0x5ab890df0750;  1 drivers
v0x5ab890ad8d50_0 .var "A_swap", 31 0;
v0x5ab890ad5b00_0 .net "B", 31 0, L_0x5ab890df1100;  1 drivers
v0x5ab890ad5be0_0 .net "B_Exponent", 7 0, L_0x5ab890df0660;  1 drivers
v0x5ab890ad56e0_0 .net "B_Mantissa", 23 0, L_0x5ab890df03d0;  1 drivers
v0x5ab890ad5080_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890ad5160_0 .net "B_sign", 0 0, L_0x5ab890df07f0;  1 drivers
v0x5ab890a5bc90_0 .var "B_swap", 31 0;
v0x5ab890a5bd70_0 .var "Exponent", 7 0;
v0x5ab890a5d2e0_0 .var "Mantissa", 22 0;
v0x5ab890a5d3c0_0 .var "Sign", 0 0;
v0x5ab890a5cea0_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d1e78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890a5cf80_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d1e78;  1 drivers
L_0x7aa1382d1f08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890a5c880_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d1f08;  1 drivers
v0x5ab890a55cc0_0 .net *"_ivl_23", 30 0, L_0x5ab890df08e0;  1 drivers
L_0x7aa1382d1f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890a55da0_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d1f50;  1 drivers
v0x5ab890a57330_0 .net *"_ivl_29", 30 0, L_0x5ab890df0b50;  1 drivers
v0x5ab890a57410_0 .net *"_ivl_3", 22 0, L_0x5ab890df0140;  1 drivers
L_0x7aa1382d1ec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890a56f10_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d1ec0;  1 drivers
v0x5ab890a568b0_0 .net *"_ivl_9", 22 0, L_0x5ab890df0300;  1 drivers
v0x5ab890a56990_0 .var "carry", 0 0;
v0x5ab890a4ffb0_0 .net "comp", 0 0, v0x5ab890b35d70_0;  1 drivers
v0x5ab890a50050_0 .var "diff_Exponent", 7 0;
v0x5ab890a514e0_0 .var/i "i", 31 0;
v0x5ab890a515c0_0 .var "result", 31 0;
E_0x5ab890b39910/0 .event anyedge, v0x5ab890b35d70_0, v0x5ab890ad44e0_0, v0x5ab890ad5b00_0, v0x5ab890ad9630_0;
E_0x5ab890b39910/1 .event anyedge, v0x5ab890ad5be0_0, v0x5ab890ad56e0_0, v0x5ab890a50050_0, v0x5ab890ad8c90_0;
E_0x5ab890b39910/2 .event anyedge, v0x5ab890ad5160_0, v0x5ab890ad9710_0, v0x5ab890ad5080_0, v0x5ab890a56990_0;
E_0x5ab890b39910/3 .event anyedge, v0x5ab890a5cea0_0, v0x5ab890a5bd70_0, v0x5ab890a5d3c0_0, v0x5ab890a5d2e0_0;
E_0x5ab890b39910 .event/or E_0x5ab890b39910/0, E_0x5ab890b39910/1, E_0x5ab890b39910/2, E_0x5ab890b39910/3;
L_0x5ab890df0140 .part v0x5ab890ad8d50_0, 0, 23;
L_0x5ab890df01e0 .concat [ 23 1 0 0], L_0x5ab890df0140, L_0x7aa1382d1e78;
L_0x5ab890df0300 .part v0x5ab890a5bc90_0, 0, 23;
L_0x5ab890df03d0 .concat [ 23 1 0 0], L_0x5ab890df0300, L_0x7aa1382d1ec0;
L_0x5ab890df0570 .part v0x5ab890ad8d50_0, 23, 8;
L_0x5ab890df0660 .part v0x5ab890a5bc90_0, 23, 8;
L_0x5ab890df0750 .part v0x5ab890ad8d50_0, 31, 1;
L_0x5ab890df07f0 .part v0x5ab890a5bc90_0, 31, 1;
L_0x5ab890df08e0 .part L_0x7aa1382d1f98, 0, 31;
L_0x5ab890df0980 .concat [ 31 1 0 0], L_0x5ab890df08e0, L_0x7aa1382d1f08;
L_0x5ab890df0b50 .part L_0x5ab890df1100, 0, 31;
L_0x5ab890df0bf0 .concat [ 31 1 0 0], L_0x5ab890df0b50, L_0x7aa1382d1f50;
S_0x5ab890b366f0 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890b3a240;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890b363a0_0 .net "A", 31 0, L_0x5ab890df0980;  1 drivers
v0x5ab890b35c90_0 .net "B", 31 0, L_0x5ab890df0bf0;  1 drivers
v0x5ab890b35d70_0 .var "result", 0 0;
E_0x5ab890b36320 .event anyedge, v0x5ab890b363a0_0, v0x5ab890b35c90_0, v0x5ab890b35d70_0;
S_0x5ab890a510a0 .scope module, "A3" "FloatingAddition" 7 31, 5 2 0, S_0x5ab890aacf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890a50b10 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d22b0 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d39790_0 .net "A", 31 0, L_0x7aa1382d22b0;  1 drivers
v0x5ab890d39850_0 .net "A_Exponent", 7 0, L_0x5ab890df2c80;  1 drivers
v0x5ab890d33d90_0 .net "A_Mantissa", 23 0, L_0x5ab890df2900;  1 drivers
v0x5ab890d33e80_0 .net "A_sign", 0 0, L_0x5ab890df2e60;  1 drivers
v0x5ab890d1ff20_0 .var "A_swap", 31 0;
v0x5ab890d0c0b0_0 .net "B", 31 0, L_0x5ab890df37e0;  1 drivers
v0x5ab890d0c190_0 .net "B_Exponent", 7 0, L_0x5ab890df2d70;  1 drivers
v0x5ab890cfccc0_0 .net "B_Mantissa", 23 0, L_0x5ab890df2b10;  1 drivers
v0x5ab890cfcda0_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890ced300_0 .net "B_sign", 0 0, L_0x5ab890df2f00;  1 drivers
v0x5ab890ced3c0_0 .var "B_swap", 31 0;
v0x5ab890d40fb0_0 .var "Exponent", 7 0;
v0x5ab890d41090_0 .var "Mantissa", 22 0;
v0x5ab890d3c950_0 .var "Sign", 0 0;
v0x5ab890d3c9f0_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d2190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d3c510_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d2190;  1 drivers
L_0x7aa1382d2220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d3c5f0_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d2220;  1 drivers
v0x5ab890d34610_0 .net *"_ivl_23", 30 0, L_0x5ab890df2ff0;  1 drivers
L_0x7aa1382d2268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d346f0_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d2268;  1 drivers
v0x5ab890d35c60_0 .net *"_ivl_29", 30 0, L_0x5ab890df3290;  1 drivers
v0x5ab890d35d40_0 .net *"_ivl_3", 22 0, L_0x5ab890df2860;  1 drivers
L_0x7aa1382d21d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d35820_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d21d8;  1 drivers
v0x5ab890d35900_0 .net *"_ivl_9", 22 0, L_0x5ab890df2a40;  1 drivers
v0x5ab890d35200_0 .var "carry", 0 0;
v0x5ab890d352c0_0 .net "comp", 0 0, v0x5ab890ce81b0_0;  1 drivers
v0x5ab890d25230_0 .var "diff_Exponent", 7 0;
v0x5ab890d252f0_0 .var/i "i", 31 0;
v0x5ab890d26850_0 .var "result", 31 0;
E_0x5ab890a50c50/0 .event anyedge, v0x5ab890ce81b0_0, v0x5ab890d39790_0, v0x5ab890d0c0b0_0, v0x5ab890d39850_0;
E_0x5ab890a50c50/1 .event anyedge, v0x5ab890d0c190_0, v0x5ab890cfccc0_0, v0x5ab890d25230_0, v0x5ab890d33e80_0;
E_0x5ab890a50c50/2 .event anyedge, v0x5ab890ced300_0, v0x5ab890d33d90_0, v0x5ab890cfcda0_0, v0x5ab890d35200_0;
E_0x5ab890a50c50/3 .event anyedge, v0x5ab890d3c9f0_0, v0x5ab890d40fb0_0, v0x5ab890d3c950_0, v0x5ab890d41090_0;
E_0x5ab890a50c50 .event/or E_0x5ab890a50c50/0, E_0x5ab890a50c50/1, E_0x5ab890a50c50/2, E_0x5ab890a50c50/3;
L_0x5ab890df2860 .part v0x5ab890d1ff20_0, 0, 23;
L_0x5ab890df2900 .concat [ 23 1 0 0], L_0x5ab890df2860, L_0x7aa1382d2190;
L_0x5ab890df2a40 .part v0x5ab890ced3c0_0, 0, 23;
L_0x5ab890df2b10 .concat [ 23 1 0 0], L_0x5ab890df2a40, L_0x7aa1382d21d8;
L_0x5ab890df2c80 .part v0x5ab890d1ff20_0, 23, 8;
L_0x5ab890df2d70 .part v0x5ab890ced3c0_0, 23, 8;
L_0x5ab890df2e60 .part v0x5ab890d1ff20_0, 31, 1;
L_0x5ab890df2f00 .part v0x5ab890ced3c0_0, 31, 1;
L_0x5ab890df2ff0 .part L_0x7aa1382d22b0, 0, 31;
L_0x5ab890df30c0 .concat [ 31 1 0 0], L_0x5ab890df2ff0, L_0x7aa1382d2220;
L_0x5ab890df3290 .part L_0x5ab890df37e0, 0, 31;
L_0x5ab890df3330 .concat [ 31 1 0 0], L_0x5ab890df3290, L_0x7aa1382d2268;
S_0x5ab890ce8bd0 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890a510a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890ce8790_0 .net "A", 31 0, L_0x5ab890df30c0;  1 drivers
v0x5ab890ce8890_0 .net "B", 31 0, L_0x5ab890df3330;  1 drivers
v0x5ab890ce81b0_0 .var "result", 0 0;
E_0x5ab890ce76d0 .event anyedge, v0x5ab890ce8790_0, v0x5ab890ce8890_0, v0x5ab890ce81b0_0;
S_0x5ab890d26410 .scope module, "A4" "FloatingAddition" 7 36, 5 2 0, S_0x5ab890aacf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890d35360 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d25c8 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d113c0_0 .net "A", 31 0, L_0x7aa1382d25c8;  1 drivers
v0x5ab890d114c0_0 .net "A_Exponent", 7 0, L_0x5ab890df5bf0;  1 drivers
v0x5ab890d129e0_0 .net "A_Mantissa", 23 0, L_0x5ab890df5920;  1 drivers
v0x5ab890d12a80_0 .net "A_sign", 0 0, L_0x5ab890df5dd0;  1 drivers
v0x5ab890d125a0_0 .var "A_swap", 31 0;
v0x5ab890d12680_0 .net "B", 31 0, L_0x5ab890df67b0;  1 drivers
v0x5ab890d11f80_0 .net "B_Exponent", 7 0, L_0x5ab890df5ce0;  1 drivers
v0x5ab890d12060_0 .net "B_Mantissa", 23 0, L_0x5ab890df5ab0;  1 drivers
v0x5ab890d0c930_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890d0ca10_0 .net "B_sign", 0 0, L_0x5ab890df5e70;  1 drivers
v0x5ab890d0df80_0 .var "B_swap", 31 0;
v0x5ab890d0e060_0 .var "Exponent", 7 0;
v0x5ab890d0db40_0 .var "Mantissa", 22 0;
v0x5ab890d0dc20_0 .var "Sign", 0 0;
v0x5ab890d0d520_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d24a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d0d600_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d24a8;  1 drivers
L_0x7aa1382d2538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890cfd520_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d2538;  1 drivers
v0x5ab890cfebb0_0 .net *"_ivl_23", 30 0, L_0x5ab890df5f60;  1 drivers
L_0x7aa1382d2580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890cfe730_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d2580;  1 drivers
v0x5ab890cfe810_0 .net *"_ivl_29", 30 0, L_0x5ab890df61a0;  1 drivers
v0x5ab890cfe110_0 .net *"_ivl_3", 22 0, L_0x5ab890df5880;  1 drivers
L_0x7aa1382d24f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890cfe1f0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d24f0;  1 drivers
v0x5ab890cef740_0 .net *"_ivl_9", 22 0, L_0x5ab890df5a10;  1 drivers
v0x5ab890cef820_0 .var "carry", 0 0;
v0x5ab890cef300_0 .net "comp", 0 0, v0x5ab890d21390_0;  1 drivers
v0x5ab890cef3a0_0 .var "diff_Exponent", 7 0;
v0x5ab890ceece0_0 .var/i "i", 31 0;
v0x5ab890ceedc0_0 .var "result", 31 0;
E_0x5ab890d3c060/0 .event anyedge, v0x5ab890d21390_0, v0x5ab890d113c0_0, v0x5ab890d12680_0, v0x5ab890d114c0_0;
E_0x5ab890d3c060/1 .event anyedge, v0x5ab890d11f80_0, v0x5ab890d12060_0, v0x5ab890cef3a0_0, v0x5ab890d12a80_0;
E_0x5ab890d3c060/2 .event anyedge, v0x5ab890d0ca10_0, v0x5ab890d129e0_0, v0x5ab890d0c930_0, v0x5ab890cef820_0;
E_0x5ab890d3c060/3 .event anyedge, v0x5ab890d0d520_0, v0x5ab890d0e060_0, v0x5ab890d0dc20_0, v0x5ab890d0db40_0;
E_0x5ab890d3c060 .event/or E_0x5ab890d3c060/0, E_0x5ab890d3c060/1, E_0x5ab890d3c060/2, E_0x5ab890d3c060/3;
L_0x5ab890df5880 .part v0x5ab890d125a0_0, 0, 23;
L_0x5ab890df5920 .concat [ 23 1 0 0], L_0x5ab890df5880, L_0x7aa1382d24a8;
L_0x5ab890df5a10 .part v0x5ab890d0df80_0, 0, 23;
L_0x5ab890df5ab0 .concat [ 23 1 0 0], L_0x5ab890df5a10, L_0x7aa1382d24f0;
L_0x5ab890df5bf0 .part v0x5ab890d125a0_0, 23, 8;
L_0x5ab890df5ce0 .part v0x5ab890d0df80_0, 23, 8;
L_0x5ab890df5dd0 .part v0x5ab890d125a0_0, 31, 1;
L_0x5ab890df5e70 .part v0x5ab890d0df80_0, 31, 1;
L_0x5ab890df5f60 .part L_0x7aa1382d25c8, 0, 31;
L_0x5ab890df6000 .concat [ 31 1 0 0], L_0x5ab890df5f60, L_0x7aa1382d2538;
L_0x5ab890df61a0 .part L_0x5ab890df67b0, 0, 31;
L_0x5ab890df6240 .concat [ 31 1 0 0], L_0x5ab890df61a0, L_0x7aa1382d2580;
S_0x5ab890d207a0 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890d26410;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890d21ee0_0 .net "A", 31 0, L_0x5ab890df6000;  1 drivers
v0x5ab890d219f0_0 .net "B", 31 0, L_0x5ab890df6240;  1 drivers
v0x5ab890d21390_0 .var "result", 0 0;
E_0x5ab890d21e60 .event anyedge, v0x5ab890d21ee0_0, v0x5ab890d219f0_0, v0x5ab890d21390_0;
S_0x5ab890d2aa20 .scope module, "M1" "FloatingMultiplication" 7 19, 8 2 0, S_0x5ab890aacf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d2fc20 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d2f230_0 .net "A", 31 0, L_0x5ab890dee320;  1 drivers
v0x5ab890d2f330_0 .net "A_Exponent", 7 0, L_0x5ab890dedc40;  1 drivers
v0x5ab890d2c0c0_0 .net "A_Mantissa", 23 0, L_0x5ab890ded860;  1 drivers
v0x5ab890d2bc40_0 .net "A_sign", 0 0, L_0x5ab890dede20;  1 drivers
L_0x7aa1382d1b60 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v0x5ab890d2bd00_0 .net "B", 31 0, L_0x7aa1382d1b60;  1 drivers
v0x5ab890d2b620_0 .net "B_Exponent", 7 0, L_0x5ab890dedd30;  1 drivers
v0x5ab890d2b700_0 .net "B_Mantissa", 23 0, L_0x5ab890dedaa0;  1 drivers
v0x5ab890d16b90_0 .net "B_sign", 0 0, L_0x5ab890dedec0;  1 drivers
v0x5ab890d16c30_0 .var "Exponent", 7 0;
v0x5ab890d1be30_0 .net "Mantissa", 22 0, L_0x5ab890dedfb0;  1 drivers
v0x5ab890d1b3c0_0 .var "Sign", 0 0;
v0x5ab890d1b480_0 .var "Temp_Exponent", 8 0;
v0x5ab890d18210_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d1a40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d182f0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d1a40;  1 drivers
v0x5ab890d17dd0_0 .net *"_ivl_3", 22 0, L_0x5ab890ded7c0;  1 drivers
L_0x7aa1382d1a88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d17eb0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d1a88;  1 drivers
v0x5ab890d177b0_0 .net *"_ivl_9", 22 0, L_0x5ab890ded9d0;  1 drivers
v0x5ab890d02d40_0 .net "clk", 0 0, o0x7aa138326ed8;  alias, 0 drivers
v0x5ab890d02e00_0 .net "result", 31 0, L_0x5ab890dee080;  alias, 1 drivers
E_0x5ab890d2fcf0/0 .event anyedge, v0x5ab890d2f330_0, v0x5ab890d2b620_0, v0x5ab890d2c0c0_0, v0x5ab890d2b700_0;
E_0x5ab890d2fcf0/1 .event anyedge, v0x5ab890d18210_0, v0x5ab890d16c30_0, v0x5ab890d2bc40_0, v0x5ab890d16b90_0;
E_0x5ab890d2fcf0 .event/or E_0x5ab890d2fcf0/0, E_0x5ab890d2fcf0/1;
L_0x5ab890ded7c0 .part L_0x5ab890dee320, 0, 23;
L_0x5ab890ded860 .concat [ 23 1 0 0], L_0x5ab890ded7c0, L_0x7aa1382d1a40;
L_0x5ab890ded9d0 .part L_0x7aa1382d1b60, 0, 23;
L_0x5ab890dedaa0 .concat [ 23 1 0 0], L_0x5ab890ded9d0, L_0x7aa1382d1a88;
L_0x5ab890dedc40 .part L_0x5ab890dee320, 23, 8;
L_0x5ab890dedd30 .part L_0x7aa1382d1b60, 23, 8;
L_0x5ab890dede20 .part L_0x5ab890dee320, 31, 1;
L_0x5ab890dedec0 .part L_0x7aa1382d1b60, 31, 1;
L_0x5ab890dedfb0 .part v0x5ab890d18210_0, 23, 23;
L_0x5ab890dee080 .concat [ 23 8 1 0], L_0x5ab890dedfb0, v0x5ab890d16c30_0, v0x5ab890d1b3c0_0;
S_0x5ab890d07550 .scope module, "M2" "FloatingMultiplication" 7 24, 8 2 0, S_0x5ab890aacf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d07f90 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d043f0_0 .net "A", 31 0, L_0x5ab890deff30;  1 drivers
v0x5ab890d03f60_0 .net "A_Exponent", 7 0, L_0x5ab890def8a0;  1 drivers
v0x5ab890d04040_0 .net "A_Mantissa", 23 0, L_0x5ab890def510;  1 drivers
v0x5ab890d03940_0 .net "A_sign", 0 0, L_0x5ab890defa30;  1 drivers
v0x5ab890d03a00_0 .net "B", 31 0, v0x5ab890b96940_0;  alias, 1 drivers
v0x5ab890cf3ce0_0 .net "B_Exponent", 7 0, L_0x5ab890def990;  1 drivers
v0x5ab890cf3da0_0 .net "B_Mantissa", 23 0, L_0x5ab890def780;  1 drivers
v0x5ab890cf8eb0_0 .net "B_sign", 0 0, L_0x5ab890defad0;  1 drivers
v0x5ab890cf8f70_0 .var "Exponent", 7 0;
v0x5ab890cf85e0_0 .net "Mantissa", 22 0, L_0x5ab890defbc0;  1 drivers
v0x5ab890cf5360_0 .var "Sign", 0 0;
v0x5ab890cf5420_0 .var "Temp_Exponent", 8 0;
v0x5ab890cf4f20_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d1d58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890cf5000_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d1d58;  1 drivers
v0x5ab890cf4900_0 .net *"_ivl_3", 22 0, L_0x5ab890def470;  1 drivers
L_0x7aa1382d1da0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890cf49e0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d1da0;  1 drivers
v0x5ab890a73260_0 .net *"_ivl_9", 22 0, L_0x5ab890def650;  1 drivers
v0x5ab890a78320_0 .net "clk", 0 0, o0x7aa138326ed8;  alias, 0 drivers
v0x5ab890a783c0_0 .net "result", 31 0, L_0x5ab890defc90;  alias, 1 drivers
E_0x5ab890d08060/0 .event anyedge, v0x5ab890d03f60_0, v0x5ab890cf3ce0_0, v0x5ab890d04040_0, v0x5ab890cf3da0_0;
E_0x5ab890d08060/1 .event anyedge, v0x5ab890cf4f20_0, v0x5ab890cf8f70_0, v0x5ab890d03940_0, v0x5ab890cf8eb0_0;
E_0x5ab890d08060 .event/or E_0x5ab890d08060/0, E_0x5ab890d08060/1;
L_0x5ab890def470 .part L_0x5ab890deff30, 0, 23;
L_0x5ab890def510 .concat [ 23 1 0 0], L_0x5ab890def470, L_0x7aa1382d1d58;
L_0x5ab890def650 .part v0x5ab890b96940_0, 0, 23;
L_0x5ab890def780 .concat [ 23 1 0 0], L_0x5ab890def650, L_0x7aa1382d1da0;
L_0x5ab890def8a0 .part L_0x5ab890deff30, 23, 8;
L_0x5ab890def990 .part v0x5ab890b96940_0, 23, 8;
L_0x5ab890defa30 .part L_0x5ab890deff30, 31, 1;
L_0x5ab890defad0 .part v0x5ab890b96940_0, 31, 1;
L_0x5ab890defbc0 .part v0x5ab890cf4f20_0, 23, 23;
L_0x5ab890defc90 .concat [ 23 8 1 0], L_0x5ab890defbc0, v0x5ab890cf8f70_0, v0x5ab890cf5360_0;
S_0x5ab890a74790 .scope module, "M3" "FloatingMultiplication" 7 27, 8 2 0, S_0x5ab890aacf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890a779f0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890a743e0_0 .net "A", 31 0, v0x5ab890b96940_0;  alias, 1 drivers
v0x5ab890a73d80_0 .net "A_Exponent", 7 0, L_0x5ab890df16b0;  1 drivers
v0x5ab890a6a710_0 .net "A_Mantissa", 23 0, L_0x5ab890df1360;  1 drivers
v0x5ab890a6a7d0_0 .net "A_sign", 0 0, L_0x5ab890df17f0;  1 drivers
v0x5ab890a6f790_0 .net "B", 31 0, v0x5ab890a515c0_0;  alias, 1 drivers
v0x5ab890a6f8a0_0 .net "B_Exponent", 7 0, L_0x5ab890df1750;  1 drivers
v0x5ab890a6edf0_0 .net "B_Mantissa", 23 0, L_0x5ab890df1540;  1 drivers
v0x5ab890a6eed0_0 .net "B_sign", 0 0, L_0x5ab890df1890;  1 drivers
v0x5ab890a6bc40_0 .var "Exponent", 7 0;
v0x5ab890a6b800_0 .net "Mantissa", 22 0, L_0x5ab890df1980;  1 drivers
v0x5ab890a6b8e0_0 .var "Sign", 0 0;
v0x5ab890a6b1e0_0 .var "Temp_Exponent", 8 0;
v0x5ab890a6b2c0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d1fe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890a61c80_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d1fe0;  1 drivers
v0x5ab890a61d60_0 .net *"_ivl_3", 22 0, L_0x5ab890df12c0;  1 drivers
L_0x7aa1382d2028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890a66e50_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d2028;  1 drivers
v0x5ab890a66f10_0 .net *"_ivl_9", 22 0, L_0x5ab890df14a0;  1 drivers
v0x5ab890cde660_0 .net "clk", 0 0, o0x7aa138326ed8;  alias, 0 drivers
v0x5ab890cde700_0 .net "result", 31 0, L_0x5ab890df1a50;  alias, 1 drivers
E_0x5ab890a74350/0 .event anyedge, v0x5ab890a73d80_0, v0x5ab890a6f8a0_0, v0x5ab890a6a710_0, v0x5ab890a6edf0_0;
E_0x5ab890a74350/1 .event anyedge, v0x5ab890a6b2c0_0, v0x5ab890a6bc40_0, v0x5ab890a6a7d0_0, v0x5ab890a6eed0_0;
E_0x5ab890a74350 .event/or E_0x5ab890a74350/0, E_0x5ab890a74350/1;
L_0x5ab890df12c0 .part v0x5ab890b96940_0, 0, 23;
L_0x5ab890df1360 .concat [ 23 1 0 0], L_0x5ab890df12c0, L_0x7aa1382d1fe0;
L_0x5ab890df14a0 .part v0x5ab890a515c0_0, 0, 23;
L_0x5ab890df1540 .concat [ 23 1 0 0], L_0x5ab890df14a0, L_0x7aa1382d2028;
L_0x5ab890df16b0 .part v0x5ab890b96940_0, 23, 8;
L_0x5ab890df1750 .part v0x5ab890a515c0_0, 23, 8;
L_0x5ab890df17f0 .part v0x5ab890b96940_0, 31, 1;
L_0x5ab890df1890 .part v0x5ab890a515c0_0, 31, 1;
L_0x5ab890df1980 .part v0x5ab890a6b2c0_0, 23, 23;
L_0x5ab890df1a50 .concat [ 23 8 1 0], L_0x5ab890df1980, v0x5ab890a6bc40_0, v0x5ab890a6b8e0_0;
S_0x5ab890ce2630 .scope module, "M4" "FloatingMultiplication" 7 30, 8 2 0, S_0x5ab890aacf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890ce27c0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890cd5d60_0 .net "A", 31 0, L_0x5ab890df2620;  1 drivers
v0x5ab890cd5e60_0 .net "A_Exponent", 7 0, L_0x5ab890df1fc0;  1 drivers
v0x5ab890cb30c0_0 .net "A_Mantissa", 23 0, L_0x5ab890df1cb0;  1 drivers
v0x5ab890cb31b0_0 .net "A_sign", 0 0, L_0x5ab890df2150;  1 drivers
v0x5ab890c9f250_0 .net "B", 31 0, L_0x5ab890df1a50;  alias, 1 drivers
v0x5ab890c9f360_0 .net "B_Exponent", 7 0, L_0x5ab890df20b0;  1 drivers
v0x5ab890c8b470_0 .net "B_Mantissa", 23 0, L_0x5ab890df1e20;  1 drivers
v0x5ab890c8b550_0 .net "B_sign", 0 0, L_0x5ab890df21f0;  1 drivers
v0x5ab890c7c040_0 .var "Exponent", 7 0;
v0x5ab890cc3720_0 .net "Mantissa", 22 0, L_0x5ab890df22e0;  1 drivers
v0x5ab890cc3800_0 .var "Sign", 0 0;
v0x5ab890cc43a0_0 .var "Temp_Exponent", 8 0;
v0x5ab890cc4480_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d2070 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c77190_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d2070;  1 drivers
v0x5ab890c77270_0 .net *"_ivl_3", 22 0, L_0x5ab890df1bb0;  1 drivers
L_0x7aa1382d20b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c524f0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d20b8;  1 drivers
v0x5ab890c525b0_0 .net *"_ivl_9", 22 0, L_0x5ab890df1d80;  1 drivers
v0x5ab890c2a8a0_0 .net "clk", 0 0, o0x7aa138326ed8;  alias, 0 drivers
v0x5ab890c2a940_0 .net "result", 31 0, L_0x5ab890df23b0;  alias, 1 drivers
E_0x5ab890ce03c0/0 .event anyedge, v0x5ab890cd5e60_0, v0x5ab890c9f360_0, v0x5ab890cb30c0_0, v0x5ab890c8b470_0;
E_0x5ab890ce03c0/1 .event anyedge, v0x5ab890cc4480_0, v0x5ab890c7c040_0, v0x5ab890cb31b0_0, v0x5ab890c8b550_0;
E_0x5ab890ce03c0 .event/or E_0x5ab890ce03c0/0, E_0x5ab890ce03c0/1;
L_0x5ab890df1bb0 .part L_0x5ab890df2620, 0, 23;
L_0x5ab890df1cb0 .concat [ 23 1 0 0], L_0x5ab890df1bb0, L_0x7aa1382d2070;
L_0x5ab890df1d80 .part L_0x5ab890df1a50, 0, 23;
L_0x5ab890df1e20 .concat [ 23 1 0 0], L_0x5ab890df1d80, L_0x7aa1382d20b8;
L_0x5ab890df1fc0 .part L_0x5ab890df2620, 23, 8;
L_0x5ab890df20b0 .part L_0x5ab890df1a50, 23, 8;
L_0x5ab890df2150 .part L_0x5ab890df2620, 31, 1;
L_0x5ab890df21f0 .part L_0x5ab890df1a50, 31, 1;
L_0x5ab890df22e0 .part v0x5ab890cc4480_0, 23, 23;
L_0x5ab890df23b0 .concat [ 23 8 1 0], L_0x5ab890df22e0, v0x5ab890c7c040_0, v0x5ab890cc3800_0;
S_0x5ab890c1b470 .scope module, "M5" "FloatingMultiplication" 7 32, 8 2 0, S_0x5ab890aacf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d2fbd0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890c62b50_0 .net "A", 31 0, L_0x5ab890df1a50;  alias, 1 drivers
v0x5ab890c62c80_0 .net "A_Exponent", 7 0, L_0x5ab890df3e30;  1 drivers
v0x5ab890c637d0_0 .net "A_Mantissa", 23 0, L_0x5ab890df3ae0;  1 drivers
v0x5ab890c638b0_0 .net "A_sign", 0 0, L_0x5ab890df3f70;  1 drivers
v0x5ab890c165c0_0 .net "B", 31 0, v0x5ab890d26850_0;  alias, 1 drivers
v0x5ab890c166d0_0 .net "B_Exponent", 7 0, L_0x5ab890df3ed0;  1 drivers
v0x5ab890bf1920_0 .net "B_Mantissa", 23 0, L_0x5ab890df3cc0;  1 drivers
v0x5ab890bf1a00_0 .net "B_sign", 0 0, L_0x5ab890df4010;  1 drivers
v0x5ab890bddab0_0 .var "Exponent", 7 0;
v0x5ab890bc9cd0_0 .net "Mantissa", 22 0, L_0x5ab890df4100;  1 drivers
v0x5ab890bc9db0_0 .var "Sign", 0 0;
v0x5ab890bba8a0_0 .var "Temp_Exponent", 8 0;
v0x5ab890bba980_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d22f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c01f80_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d22f8;  1 drivers
v0x5ab890c02040_0 .net *"_ivl_3", 22 0, L_0x5ab890df36a0;  1 drivers
L_0x7aa1382d2340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890c02c00_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d2340;  1 drivers
v0x5ab890c02ce0_0 .net *"_ivl_9", 22 0, L_0x5ab890df3c20;  1 drivers
v0x5ab890baa5f0_0 .net "clk", 0 0, o0x7aa138326ed8;  alias, 0 drivers
v0x5ab890baa690_0 .net "result", 31 0, L_0x5ab890df41d0;  alias, 1 drivers
E_0x5ab890c7c1b0/0 .event anyedge, v0x5ab890c62c80_0, v0x5ab890c166d0_0, v0x5ab890c637d0_0, v0x5ab890bf1920_0;
E_0x5ab890c7c1b0/1 .event anyedge, v0x5ab890bba980_0, v0x5ab890bddab0_0, v0x5ab890c638b0_0, v0x5ab890bf1a00_0;
E_0x5ab890c7c1b0 .event/or E_0x5ab890c7c1b0/0, E_0x5ab890c7c1b0/1;
L_0x5ab890df36a0 .part L_0x5ab890df1a50, 0, 23;
L_0x5ab890df3ae0 .concat [ 23 1 0 0], L_0x5ab890df36a0, L_0x7aa1382d22f8;
L_0x5ab890df3c20 .part v0x5ab890d26850_0, 0, 23;
L_0x5ab890df3cc0 .concat [ 23 1 0 0], L_0x5ab890df3c20, L_0x7aa1382d2340;
L_0x5ab890df3e30 .part L_0x5ab890df1a50, 23, 8;
L_0x5ab890df3ed0 .part v0x5ab890d26850_0, 23, 8;
L_0x5ab890df3f70 .part L_0x5ab890df1a50, 31, 1;
L_0x5ab890df4010 .part v0x5ab890d26850_0, 31, 1;
L_0x5ab890df4100 .part v0x5ab890bba980_0, 23, 23;
L_0x5ab890df41d0 .concat [ 23 8 1 0], L_0x5ab890df4100, v0x5ab890bddab0_0, v0x5ab890bc9db0_0;
S_0x5ab890ba89e0 .scope module, "M6" "FloatingMultiplication" 7 35, 8 2 0, S_0x5ab890aacf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890c16660 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890bac9b0_0 .net "A", 31 0, L_0x5ab890df5720;  1 drivers
v0x5ab890bacab0_0 .net "A_Exponent", 7 0, L_0x5ab890df47a0;  1 drivers
v0x5ab890ba00e0_0 .net "A_Mantissa", 23 0, L_0x5ab890df4490;  1 drivers
v0x5ab890ba01d0_0 .net "A_sign", 0 0, L_0x5ab890df4930;  1 drivers
v0x5ab890b7d440_0 .net "B", 31 0, L_0x5ab890df41d0;  alias, 1 drivers
v0x5ab890b7d550_0 .net "B_Exponent", 7 0, L_0x5ab890df4890;  1 drivers
v0x5ab890b695d0_0 .net "B_Mantissa", 23 0, L_0x5ab890df4600;  1 drivers
v0x5ab890b696b0_0 .net "B_sign", 0 0, L_0x5ab890df49d0;  1 drivers
v0x5ab890b557f0_0 .var "Exponent", 7 0;
v0x5ab890b463c0_0 .net "Mantissa", 22 0, L_0x5ab890df4ac0;  1 drivers
v0x5ab890b464a0_0 .var "Sign", 0 0;
v0x5ab890b8daa0_0 .var "Temp_Exponent", 8 0;
v0x5ab890b8db80_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d2388 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b8e720_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d2388;  1 drivers
v0x5ab890b8e800_0 .net *"_ivl_3", 22 0, L_0x5ab890df4390;  1 drivers
L_0x7aa1382d23d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890b41510_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d23d0;  1 drivers
v0x5ab890b415d0_0 .net *"_ivl_9", 22 0, L_0x5ab890df4560;  1 drivers
v0x5ab890b089c0_0 .net "clk", 0 0, o0x7aa138326ed8;  alias, 0 drivers
v0x5ab890b08a60_0 .net "result", 31 0, L_0x5ab890df4b90;  alias, 1 drivers
E_0x5ab890c77330/0 .event anyedge, v0x5ab890bacab0_0, v0x5ab890b7d550_0, v0x5ab890ba00e0_0, v0x5ab890b695d0_0;
E_0x5ab890c77330/1 .event anyedge, v0x5ab890b8db80_0, v0x5ab890b557f0_0, v0x5ab890ba01d0_0, v0x5ab890b696b0_0;
E_0x5ab890c77330 .event/or E_0x5ab890c77330/0, E_0x5ab890c77330/1;
L_0x5ab890df4390 .part L_0x5ab890df5720, 0, 23;
L_0x5ab890df4490 .concat [ 23 1 0 0], L_0x5ab890df4390, L_0x7aa1382d2388;
L_0x5ab890df4560 .part L_0x5ab890df41d0, 0, 23;
L_0x5ab890df4600 .concat [ 23 1 0 0], L_0x5ab890df4560, L_0x7aa1382d23d0;
L_0x5ab890df47a0 .part L_0x5ab890df5720, 23, 8;
L_0x5ab890df4890 .part L_0x5ab890df41d0, 23, 8;
L_0x5ab890df4930 .part L_0x5ab890df5720, 31, 1;
L_0x5ab890df49d0 .part L_0x5ab890df41d0, 31, 1;
L_0x5ab890df4ac0 .part v0x5ab890b8db80_0, 23, 23;
L_0x5ab890df4b90 .concat [ 23 8 1 0], L_0x5ab890df4ac0, v0x5ab890b557f0_0, v0x5ab890b464a0_0;
S_0x5ab890af4be0 .scope module, "M7" "FloatingMultiplication" 7 37, 8 2 0, S_0x5ab890aacf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890af4d70 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890ae57b0_0 .net "A", 31 0, L_0x5ab890df41d0;  alias, 1 drivers
v0x5ab890ae58a0_0 .net "A_Exponent", 7 0, L_0x5ab890df6f30;  1 drivers
v0x5ab890b2ced0_0 .net "A_Mantissa", 23 0, L_0x5ab890df6b80;  1 drivers
v0x5ab890b2cf90_0 .net "A_sign", 0 0, L_0x5ab890df7070;  1 drivers
v0x5ab890b2db50_0 .net "B", 31 0, v0x5ab890ceedc0_0;  alias, 1 drivers
v0x5ab890b2dc60_0 .net "B_Exponent", 7 0, L_0x5ab890df6fd0;  1 drivers
v0x5ab890ae0900_0 .net "B_Mantissa", 23 0, L_0x5ab890df6d90;  1 drivers
v0x5ab890ae09e0_0 .net "B_sign", 0 0, L_0x5ab890df7110;  1 drivers
v0x5ab890abbc60_0 .var "Exponent", 7 0;
v0x5ab890abbd40_0 .net "Mantissa", 22 0, L_0x5ab890df7200;  1 drivers
v0x5ab890aa7df0_0 .var "Sign", 0 0;
v0x5ab890aa7e90_0 .var "Temp_Exponent", 8 0;
v0x5ab890a94010_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d2610 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890a940f0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d2610;  1 drivers
v0x5ab890a84be0_0 .net *"_ivl_3", 22 0, L_0x5ab890df69d0;  1 drivers
L_0x7aa1382d2658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890a84ca0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d2658;  1 drivers
v0x5ab890acc2c0_0 .net *"_ivl_9", 22 0, L_0x5ab890df6cf0;  1 drivers
v0x5ab890accf40_0 .net "clk", 0 0, o0x7aa138326ed8;  alias, 0 drivers
v0x5ab890accfe0_0 .net "result", 31 0, L_0x5ab890df72d0;  alias, 1 drivers
E_0x5ab890c02120/0 .event anyedge, v0x5ab890ae58a0_0, v0x5ab890b2dc60_0, v0x5ab890b2ced0_0, v0x5ab890ae0900_0;
E_0x5ab890c02120/1 .event anyedge, v0x5ab890a94010_0, v0x5ab890abbc60_0, v0x5ab890b2cf90_0, v0x5ab890ae09e0_0;
E_0x5ab890c02120 .event/or E_0x5ab890c02120/0, E_0x5ab890c02120/1;
L_0x5ab890df69d0 .part L_0x5ab890df41d0, 0, 23;
L_0x5ab890df6b80 .concat [ 23 1 0 0], L_0x5ab890df69d0, L_0x7aa1382d2610;
L_0x5ab890df6cf0 .part v0x5ab890ceedc0_0, 0, 23;
L_0x5ab890df6d90 .concat [ 23 1 0 0], L_0x5ab890df6cf0, L_0x7aa1382d2658;
L_0x5ab890df6f30 .part L_0x5ab890df41d0, 23, 8;
L_0x5ab890df6fd0 .part v0x5ab890ceedc0_0, 23, 8;
L_0x5ab890df7070 .part L_0x5ab890df41d0, 31, 1;
L_0x5ab890df7110 .part v0x5ab890ceedc0_0, 31, 1;
L_0x5ab890df7200 .part v0x5ab890a94010_0, 23, 23;
L_0x5ab890df72d0 .concat [ 23 8 1 0], L_0x5ab890df7200, v0x5ab890abbc60_0, v0x5ab890aa7df0_0;
S_0x5ab890a7fd30 .scope module, "M8" "FloatingMultiplication" 7 44, 8 2 0, S_0x5ab890aacf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890a7fec0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d2a090_0 .net "A", 31 0, L_0x5ab890df9070;  alias, 1 drivers
v0x5ab890d2a190_0 .net "A_Exponent", 7 0, L_0x5ab890df82c0;  1 drivers
v0x5ab890d16220_0 .net "A_Mantissa", 23 0, L_0x5ab890df7f70;  1 drivers
v0x5ab890d16310_0 .net "A_sign", 0 0, L_0x5ab890df8490;  1 drivers
v0x5ab890d02440_0 .net "B", 31 0, L_0x5ab890df7cc0;  alias, 1 drivers
v0x5ab890d02570_0 .net "B_Exponent", 7 0, L_0x5ab890df8360;  1 drivers
v0x5ab890cf3030_0 .net "B_Mantissa", 23 0, L_0x5ab890df8150;  1 drivers
v0x5ab890cf3110_0 .net "B_sign", 0 0, L_0x5ab890df85c0;  1 drivers
v0x5ab890d3a6f0_0 .var "Exponent", 7 0;
v0x5ab890d3b370_0 .net "Mantissa", 22 0, L_0x5ab890df86b0;  1 drivers
v0x5ab890d3b450_0 .var "Sign", 0 0;
v0x5ab890cee160_0 .var "Temp_Exponent", 8 0;
v0x5ab890cee240_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d26e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab8908f5410_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d26e8;  1 drivers
v0x5ab8908f54d0_0 .net *"_ivl_3", 22 0, L_0x5ab890df7e80;  1 drivers
L_0x7aa1382d2730 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab8908f55b0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d2730;  1 drivers
v0x5ab8908f5690_0 .net *"_ivl_9", 22 0, L_0x5ab890df80b0;  1 drivers
o0x7aa138328a38 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890901500_0 .net "clk", 0 0, o0x7aa138328a38;  0 drivers
v0x5ab8909015c0_0 .net "result", 31 0, L_0x5ab890df87b0;  alias, 1 drivers
E_0x5ab890b8e8c0/0 .event anyedge, v0x5ab890d2a190_0, v0x5ab890d02570_0, v0x5ab890d16220_0, v0x5ab890cf3030_0;
E_0x5ab890b8e8c0/1 .event anyedge, v0x5ab890cee240_0, v0x5ab890d3a6f0_0, v0x5ab890d16310_0, v0x5ab890cf3110_0;
E_0x5ab890b8e8c0 .event/or E_0x5ab890b8e8c0/0, E_0x5ab890b8e8c0/1;
L_0x5ab890df7e80 .part L_0x5ab890df9070, 0, 23;
L_0x5ab890df7f70 .concat [ 23 1 0 0], L_0x5ab890df7e80, L_0x7aa1382d26e8;
L_0x5ab890df80b0 .part L_0x5ab890df7cc0, 0, 23;
L_0x5ab890df8150 .concat [ 23 1 0 0], L_0x5ab890df80b0, L_0x7aa1382d2730;
L_0x5ab890df82c0 .part L_0x5ab890df9070, 23, 8;
L_0x5ab890df8360 .part L_0x5ab890df7cc0, 23, 8;
L_0x5ab890df8490 .part L_0x5ab890df9070, 31, 1;
L_0x5ab890df85c0 .part L_0x5ab890df7cc0, 31, 1;
L_0x5ab890df86b0 .part v0x5ab890cee240_0, 23, 23;
L_0x5ab890df87b0 .concat [ 23 8 1 0], L_0x5ab890df86b0, v0x5ab890d3a6f0_0, v0x5ab890d3b450_0;
S_0x5ab890d54b80 .scope module, "D3" "FloatingDivision" 9 34, 7 3 0, S_0x5ab890c25980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero_division";
    .port_info 4 /OUTPUT 32 "result";
P_0x5ab890d54d60 .param/l "XLEN" 0 7 3, +C4<00000000000000000000000000100000>;
L_0x5ab890dfe2d0 .functor OR 1, L_0x5ab890e05ac0, L_0x5ab890dfa850, C4<0>, C4<0>;
v0x5ab890d68af0_0 .net "A", 31 0, L_0x5ab890e05f40;  1 drivers
v0x5ab890d68bd0_0 .net "B", 31 0, L_0x5ab890dfa3b0;  alias, 1 drivers
v0x5ab890d68ca0_0 .net "Exponent", 7 0, L_0x5ab890e04670;  1 drivers
v0x5ab890d68d70_0 .net *"_ivl_1", 7 0, L_0x5ab890dfa4f0;  1 drivers
L_0x7aa1382d2ad8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d68e50_0 .net/2u *"_ivl_10", 0 0, L_0x7aa1382d2ad8;  1 drivers
v0x5ab890d68f30_0 .net *"_ivl_101", 22 0, L_0x5ab890e04950;  1 drivers
v0x5ab890d69010_0 .net *"_ivl_105", 7 0, L_0x5ab890e057b0;  1 drivers
v0x5ab890d690f0_0 .net *"_ivl_106", 31 0, L_0x5ab890e059a0;  1 drivers
L_0x7aa1382d38a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d691d0_0 .net *"_ivl_109", 23 0, L_0x7aa1382d38a0;  1 drivers
L_0x7aa1382d38e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d692b0_0 .net/2u *"_ivl_110", 31 0, L_0x7aa1382d38e8;  1 drivers
v0x5ab890d69390_0 .net *"_ivl_112", 0 0, L_0x5ab890e05ac0;  1 drivers
v0x5ab890d69450_0 .net *"_ivl_115", 0 0, L_0x5ab890dfe2d0;  1 drivers
L_0x7aa1382d3930 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d69510_0 .net/2u *"_ivl_116", 31 0, L_0x7aa1382d3930;  1 drivers
L_0x7aa1382d2b20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d695f0_0 .net/2u *"_ivl_12", 0 0, L_0x7aa1382d2b20;  1 drivers
L_0x7aa1382d2bf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d696d0_0 .net/2u *"_ivl_16", 0 0, L_0x7aa1382d2bf8;  1 drivers
L_0x7aa1382d2c40 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890d697b0_0 .net/2u *"_ivl_18", 7 0, L_0x7aa1382d2c40;  1 drivers
v0x5ab890d69890_0 .net *"_ivl_2", 31 0, L_0x5ab890dfa620;  1 drivers
v0x5ab890d69a80_0 .net *"_ivl_21", 22 0, L_0x5ab890dfb4d0;  1 drivers
L_0x7aa1382d2e38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d69b60_0 .net/2u *"_ivl_28", 0 0, L_0x7aa1382d2e38;  1 drivers
v0x5ab890d69c40_0 .net *"_ivl_31", 30 0, L_0x5ab890dfc470;  1 drivers
L_0x7aa1382d2f10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d69d20_0 .net/2u *"_ivl_34", 0 0, L_0x7aa1382d2f10;  1 drivers
L_0x7aa1382d2f58 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890d69e00_0 .net/2u *"_ivl_36", 7 0, L_0x7aa1382d2f58;  1 drivers
v0x5ab890d69ee0_0 .net *"_ivl_39", 22 0, L_0x5ab890dfd140;  1 drivers
v0x5ab890d69fc0_0 .net *"_ivl_45", 0 0, L_0x5ab890dfe140;  1 drivers
v0x5ab890d6a0a0_0 .net *"_ivl_47", 0 0, L_0x5ab890dfe1e0;  1 drivers
v0x5ab890d6a160_0 .net *"_ivl_49", 30 0, L_0x5ab890dfe340;  1 drivers
L_0x7aa1382d2a48 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d6a240_0 .net *"_ivl_5", 23 0, L_0x7aa1382d2a48;  1 drivers
L_0x7aa1382d3228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d6a320_0 .net/2u *"_ivl_52", 0 0, L_0x7aa1382d3228;  1 drivers
L_0x7aa1382d3270 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890d6a400_0 .net/2u *"_ivl_54", 7 0, L_0x7aa1382d3270;  1 drivers
v0x5ab890d6a4e0_0 .net *"_ivl_57", 22 0, L_0x5ab890dff9e0;  1 drivers
L_0x7aa1382d2a90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d6a5c0_0 .net/2u *"_ivl_6", 31 0, L_0x7aa1382d2a90;  1 drivers
v0x5ab890d6a6a0_0 .net *"_ivl_63", 0 0, L_0x5ab890e00a60;  1 drivers
v0x5ab890d6a780_0 .net *"_ivl_65", 0 0, L_0x5ab890e00b00;  1 drivers
v0x5ab890d6aa50_0 .net *"_ivl_67", 30 0, L_0x5ab890e00c90;  1 drivers
L_0x7aa1382d3540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d6ab30_0 .net/2u *"_ivl_70", 0 0, L_0x7aa1382d3540;  1 drivers
L_0x7aa1382d3588 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890d6ac10_0 .net/2u *"_ivl_72", 7 0, L_0x7aa1382d3588;  1 drivers
v0x5ab890d6acf0_0 .net *"_ivl_75", 22 0, L_0x5ab890e021c0;  1 drivers
v0x5ab890d6add0_0 .net *"_ivl_8", 0 0, L_0x5ab890dfa710;  1 drivers
v0x5ab890d6ae90_0 .net *"_ivl_81", 0 0, L_0x5ab890e032f0;  1 drivers
v0x5ab890d6af70_0 .net *"_ivl_83", 0 0, L_0x5ab890e03390;  1 drivers
v0x5ab890d6b030_0 .net *"_ivl_85", 30 0, L_0x5ab890e03550;  1 drivers
v0x5ab890d6b110_0 .net *"_ivl_89", 7 0, L_0x5ab890e042c0;  1 drivers
L_0x7aa1382d37c8 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890d6b1f0_0 .net/2u *"_ivl_90", 7 0, L_0x7aa1382d37c8;  1 drivers
v0x5ab890d6b2d0_0 .net *"_ivl_92", 7 0, L_0x5ab890e043c0;  1 drivers
v0x5ab890d6b3b0_0 .net *"_ivl_95", 7 0, L_0x5ab890e045d0;  1 drivers
v0x5ab890d6b490_0 .net *"_ivl_99", 0 0, L_0x5ab890e048b0;  1 drivers
o0x7aa13832b2e8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890d6b570_0 .net "clk", 0 0, o0x7aa13832b2e8;  0 drivers
v0x5ab890d6b610_0 .net "reciprocal", 31 0, L_0x5ab890e04b90;  1 drivers
v0x5ab890d6b6d0_0 .net "result", 31 0, L_0x5ab890e05e00;  alias, 1 drivers
v0x5ab890d6b7a0_0 .net "result_unprotected", 31 0, L_0x5ab890e05680;  1 drivers
v0x5ab890d6b870_0 .net "temp1", 31 0, L_0x5ab890dfb300;  1 drivers
v0x5ab890d6b940_0 .net "temp2", 31 0, L_0x5ab890dfcf70;  1 drivers
v0x5ab890d6ba10_0 .net "temp3", 31 0, v0x5ab890d59420_0;  1 drivers
v0x5ab890d6bab0_0 .net "temp4", 31 0, L_0x5ab890dff810;  1 drivers
v0x5ab890d6bb70_0 .net "temp5", 31 0, v0x5ab890d5b7c0_0;  1 drivers
v0x5ab890d6bc60_0 .net "temp6", 31 0, L_0x5ab890e01f90;  1 drivers
v0x5ab890d6bd20_0 .net "temp7", 31 0, v0x5ab890d5db50_0;  1 drivers
v0x5ab890d6be10_0 .net "x0", 31 0, v0x5ab890d57090_0;  1 drivers
v0x5ab890d6bed0_0 .net "x1", 31 0, L_0x5ab890dfee20;  1 drivers
v0x5ab890d6bf90_0 .net "x2", 31 0, L_0x5ab890e015d0;  1 drivers
v0x5ab890d6c050_0 .net "x3", 31 0, L_0x5ab890e041a0;  1 drivers
v0x5ab890d6c110_0 .net "zero_division", 0 0, L_0x5ab890dfa850;  1 drivers
L_0x5ab890dfa4f0 .part L_0x5ab890dfa3b0, 23, 8;
L_0x5ab890dfa620 .concat [ 8 24 0 0], L_0x5ab890dfa4f0, L_0x7aa1382d2a48;
L_0x5ab890dfa710 .cmp/eq 32, L_0x5ab890dfa620, L_0x7aa1382d2a90;
L_0x5ab890dfa850 .functor MUXZ 1, L_0x7aa1382d2b20, L_0x7aa1382d2ad8, L_0x5ab890dfa710, C4<>;
L_0x5ab890dfb4d0 .part L_0x5ab890dfa3b0, 0, 23;
L_0x5ab890dfb5a0 .concat [ 23 8 1 0], L_0x5ab890dfb4d0, L_0x7aa1382d2c40, L_0x7aa1382d2bf8;
L_0x5ab890dfc470 .part L_0x5ab890dfb300, 0, 31;
L_0x5ab890dfc510 .concat [ 31 1 0 0], L_0x5ab890dfc470, L_0x7aa1382d2e38;
L_0x5ab890dfd140 .part L_0x5ab890dfa3b0, 0, 23;
L_0x5ab890dfd210 .concat [ 23 8 1 0], L_0x5ab890dfd140, L_0x7aa1382d2f58, L_0x7aa1382d2f10;
L_0x5ab890dfe140 .part L_0x5ab890dfcf70, 31, 1;
L_0x5ab890dfe1e0 .reduce/nor L_0x5ab890dfe140;
L_0x5ab890dfe340 .part L_0x5ab890dfcf70, 0, 31;
L_0x5ab890dfe470 .concat [ 31 1 0 0], L_0x5ab890dfe340, L_0x5ab890dfe1e0;
L_0x5ab890dff9e0 .part L_0x5ab890dfa3b0, 0, 23;
L_0x5ab890dffab0 .concat [ 23 8 1 0], L_0x5ab890dff9e0, L_0x7aa1382d3270, L_0x7aa1382d3228;
L_0x5ab890e00a60 .part L_0x5ab890dff810, 31, 1;
L_0x5ab890e00b00 .reduce/nor L_0x5ab890e00a60;
L_0x5ab890e00c90 .part L_0x5ab890dff810, 0, 31;
L_0x5ab890e00d30 .concat [ 31 1 0 0], L_0x5ab890e00c90, L_0x5ab890e00b00;
L_0x5ab890e021c0 .part L_0x5ab890dfa3b0, 0, 23;
L_0x5ab890e023a0 .concat [ 23 8 1 0], L_0x5ab890e021c0, L_0x7aa1382d3588, L_0x7aa1382d3540;
L_0x5ab890e032f0 .part L_0x5ab890e01f90, 31, 1;
L_0x5ab890e03390 .reduce/nor L_0x5ab890e032f0;
L_0x5ab890e03550 .part L_0x5ab890e01f90, 0, 31;
L_0x5ab890e03680 .concat [ 31 1 0 0], L_0x5ab890e03550, L_0x5ab890e03390;
L_0x5ab890e042c0 .part L_0x5ab890e041a0, 23, 8;
L_0x5ab890e043c0 .arith/sum 8, L_0x5ab890e042c0, L_0x7aa1382d37c8;
L_0x5ab890e045d0 .part L_0x5ab890dfa3b0, 23, 8;
L_0x5ab890e04670 .arith/sub 8, L_0x5ab890e043c0, L_0x5ab890e045d0;
L_0x5ab890e048b0 .part L_0x5ab890dfa3b0, 31, 1;
L_0x5ab890e04950 .part L_0x5ab890e041a0, 0, 23;
L_0x5ab890e04b90 .concat [ 23 8 1 0], L_0x5ab890e04950, L_0x5ab890e04670, L_0x5ab890e048b0;
L_0x5ab890e057b0 .part L_0x5ab890e05f40, 23, 8;
L_0x5ab890e059a0 .concat [ 8 24 0 0], L_0x5ab890e057b0, L_0x7aa1382d38a0;
L_0x5ab890e05ac0 .cmp/eq 32, L_0x5ab890e059a0, L_0x7aa1382d38e8;
L_0x5ab890e05e00 .functor MUXZ 32, L_0x5ab890e05680, L_0x7aa1382d3930, L_0x5ab890dfe2d0, C4<>;
S_0x5ab890d54ee0 .scope module, "A1" "FloatingAddition" 7 21, 5 2 0, S_0x5ab890d54b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890d550e0 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d2df0 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v0x5ab890d55970_0 .net "A", 31 0, L_0x7aa1382d2df0;  1 drivers
v0x5ab890d55a50_0 .net "A_Exponent", 7 0, L_0x5ab890dfbbe0;  1 drivers
v0x5ab890d55b30_0 .net "A_Mantissa", 23 0, L_0x5ab890dfb880;  1 drivers
v0x5ab890d55c20_0 .net "A_sign", 0 0, L_0x5ab890dfbdc0;  1 drivers
v0x5ab890d55ce0_0 .var "A_swap", 31 0;
v0x5ab890d55e10_0 .net "B", 31 0, L_0x5ab890dfc510;  1 drivers
v0x5ab890d55ef0_0 .net "B_Exponent", 7 0, L_0x5ab890dfbcd0;  1 drivers
v0x5ab890d55fd0_0 .net "B_Mantissa", 23 0, L_0x5ab890dfba40;  1 drivers
v0x5ab890d560b0_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890d56190_0 .net "B_sign", 0 0, L_0x5ab890dfbe60;  1 drivers
v0x5ab890d56250_0 .var "B_swap", 31 0;
v0x5ab890d56330_0 .var "Exponent", 7 0;
v0x5ab890d56410_0 .var "Mantissa", 22 0;
v0x5ab890d564f0_0 .var "Sign", 0 0;
v0x5ab890d565b0_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d2cd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d56690_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d2cd0;  1 drivers
L_0x7aa1382d2d60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d56770_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d2d60;  1 drivers
v0x5ab890d56850_0 .net *"_ivl_23", 30 0, L_0x5ab890dfbf50;  1 drivers
L_0x7aa1382d2da8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d56930_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d2da8;  1 drivers
v0x5ab890d56a10_0 .net *"_ivl_29", 30 0, L_0x5ab890dfc1c0;  1 drivers
v0x5ab890d56af0_0 .net *"_ivl_3", 22 0, L_0x5ab890dfb7e0;  1 drivers
L_0x7aa1382d2d18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d56bd0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d2d18;  1 drivers
v0x5ab890d56cb0_0 .net *"_ivl_9", 22 0, L_0x5ab890dfb970;  1 drivers
v0x5ab890d56d90_0 .var "carry", 0 0;
v0x5ab890d56e50_0 .net "comp", 0 0, v0x5ab890d55820_0;  1 drivers
v0x5ab890d56ef0_0 .var "diff_Exponent", 7 0;
v0x5ab890d56fb0_0 .var/i "i", 31 0;
v0x5ab890d57090_0 .var "result", 31 0;
E_0x5ab890d55240/0 .event anyedge, v0x5ab890d55820_0, v0x5ab890d55970_0, v0x5ab890d55e10_0, v0x5ab890d55a50_0;
E_0x5ab890d55240/1 .event anyedge, v0x5ab890d55ef0_0, v0x5ab890d55fd0_0, v0x5ab890d56ef0_0, v0x5ab890d55c20_0;
E_0x5ab890d55240/2 .event anyedge, v0x5ab890d56190_0, v0x5ab890d55b30_0, v0x5ab890d560b0_0, v0x5ab890d56d90_0;
E_0x5ab890d55240/3 .event anyedge, v0x5ab890d565b0_0, v0x5ab890d56330_0, v0x5ab890d564f0_0, v0x5ab890d56410_0;
E_0x5ab890d55240 .event/or E_0x5ab890d55240/0, E_0x5ab890d55240/1, E_0x5ab890d55240/2, E_0x5ab890d55240/3;
L_0x5ab890dfb7e0 .part v0x5ab890d55ce0_0, 0, 23;
L_0x5ab890dfb880 .concat [ 23 1 0 0], L_0x5ab890dfb7e0, L_0x7aa1382d2cd0;
L_0x5ab890dfb970 .part v0x5ab890d56250_0, 0, 23;
L_0x5ab890dfba40 .concat [ 23 1 0 0], L_0x5ab890dfb970, L_0x7aa1382d2d18;
L_0x5ab890dfbbe0 .part v0x5ab890d55ce0_0, 23, 8;
L_0x5ab890dfbcd0 .part v0x5ab890d56250_0, 23, 8;
L_0x5ab890dfbdc0 .part v0x5ab890d55ce0_0, 31, 1;
L_0x5ab890dfbe60 .part v0x5ab890d56250_0, 31, 1;
L_0x5ab890dfbf50 .part L_0x7aa1382d2df0, 0, 31;
L_0x5ab890dfc050 .concat [ 31 1 0 0], L_0x5ab890dfbf50, L_0x7aa1382d2d60;
L_0x5ab890dfc1c0 .part L_0x5ab890dfc510, 0, 31;
L_0x5ab890dfc290 .concat [ 31 1 0 0], L_0x5ab890dfc1c0, L_0x7aa1382d2da8;
S_0x5ab890d55330 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890d54ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890d55640_0 .net "A", 31 0, L_0x5ab890dfc050;  1 drivers
v0x5ab890d55740_0 .net "B", 31 0, L_0x5ab890dfc290;  1 drivers
v0x5ab890d55820_0 .var "result", 0 0;
E_0x5ab890d555c0 .event anyedge, v0x5ab890d55640_0, v0x5ab890d55740_0, v0x5ab890d55820_0;
S_0x5ab890d571f0 .scope module, "A2" "FloatingAddition" 7 26, 5 2 0, S_0x5ab890d54b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890d57380 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d30c0 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d57bf0_0 .net "A", 31 0, L_0x7aa1382d30c0;  1 drivers
v0x5ab890d57cd0_0 .net "A_Exponent", 7 0, L_0x5ab890dfd850;  1 drivers
v0x5ab890d57db0_0 .net "A_Mantissa", 23 0, L_0x5ab890dfd4c0;  1 drivers
v0x5ab890d57ea0_0 .net "A_sign", 0 0, L_0x5ab890dfda30;  1 drivers
v0x5ab890d57f60_0 .var "A_swap", 31 0;
v0x5ab890d58090_0 .net "B", 31 0, L_0x5ab890dfe470;  1 drivers
v0x5ab890d58170_0 .net "B_Exponent", 7 0, L_0x5ab890dfd940;  1 drivers
v0x5ab890d58250_0 .net "B_Mantissa", 23 0, L_0x5ab890dfd6b0;  1 drivers
v0x5ab890d58330_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890d58410_0 .net "B_sign", 0 0, L_0x5ab890dfdad0;  1 drivers
v0x5ab890d584d0_0 .var "B_swap", 31 0;
v0x5ab890d585b0_0 .var "Exponent", 7 0;
v0x5ab890d58690_0 .var "Mantissa", 22 0;
v0x5ab890d58770_0 .var "Sign", 0 0;
v0x5ab890d58830_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d2fa0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d58910_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d2fa0;  1 drivers
L_0x7aa1382d3030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d589f0_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d3030;  1 drivers
v0x5ab890d58be0_0 .net *"_ivl_23", 30 0, L_0x5ab890dfdbc0;  1 drivers
L_0x7aa1382d3078 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d58cc0_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d3078;  1 drivers
v0x5ab890d58da0_0 .net *"_ivl_29", 30 0, L_0x5ab890dfde90;  1 drivers
v0x5ab890d58e80_0 .net *"_ivl_3", 22 0, L_0x5ab890dfd420;  1 drivers
L_0x7aa1382d2fe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d58f60_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d2fe8;  1 drivers
v0x5ab890d59040_0 .net *"_ivl_9", 22 0, L_0x5ab890dfd5e0;  1 drivers
v0x5ab890d59120_0 .var "carry", 0 0;
v0x5ab890d591e0_0 .net "comp", 0 0, v0x5ab890d57aa0_0;  1 drivers
v0x5ab890d59280_0 .var "diff_Exponent", 7 0;
v0x5ab890d59340_0 .var/i "i", 31 0;
v0x5ab890d59420_0 .var "result", 31 0;
E_0x5ab890d574c0/0 .event anyedge, v0x5ab890d57aa0_0, v0x5ab890d57bf0_0, v0x5ab890d58090_0, v0x5ab890d57cd0_0;
E_0x5ab890d574c0/1 .event anyedge, v0x5ab890d58170_0, v0x5ab890d58250_0, v0x5ab890d59280_0, v0x5ab890d57ea0_0;
E_0x5ab890d574c0/2 .event anyedge, v0x5ab890d58410_0, v0x5ab890d57db0_0, v0x5ab890d58330_0, v0x5ab890d59120_0;
E_0x5ab890d574c0/3 .event anyedge, v0x5ab890d58830_0, v0x5ab890d585b0_0, v0x5ab890d58770_0, v0x5ab890d58690_0;
E_0x5ab890d574c0 .event/or E_0x5ab890d574c0/0, E_0x5ab890d574c0/1, E_0x5ab890d574c0/2, E_0x5ab890d574c0/3;
L_0x5ab890dfd420 .part v0x5ab890d57f60_0, 0, 23;
L_0x5ab890dfd4c0 .concat [ 23 1 0 0], L_0x5ab890dfd420, L_0x7aa1382d2fa0;
L_0x5ab890dfd5e0 .part v0x5ab890d584d0_0, 0, 23;
L_0x5ab890dfd6b0 .concat [ 23 1 0 0], L_0x5ab890dfd5e0, L_0x7aa1382d2fe8;
L_0x5ab890dfd850 .part v0x5ab890d57f60_0, 23, 8;
L_0x5ab890dfd940 .part v0x5ab890d584d0_0, 23, 8;
L_0x5ab890dfda30 .part v0x5ab890d57f60_0, 31, 1;
L_0x5ab890dfdad0 .part v0x5ab890d584d0_0, 31, 1;
L_0x5ab890dfdbc0 .part L_0x7aa1382d30c0, 0, 31;
L_0x5ab890dfdcc0 .concat [ 31 1 0 0], L_0x5ab890dfdbc0, L_0x7aa1382d3030;
L_0x5ab890dfde90 .part L_0x5ab890dfe470, 0, 31;
L_0x5ab890dfdf60 .concat [ 31 1 0 0], L_0x5ab890dfde90, L_0x7aa1382d3078;
S_0x5ab890d575b0 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890d571f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890d578c0_0 .net "A", 31 0, L_0x5ab890dfdcc0;  1 drivers
v0x5ab890d579c0_0 .net "B", 31 0, L_0x5ab890dfdf60;  1 drivers
v0x5ab890d57aa0_0 .var "result", 0 0;
E_0x5ab890d57840 .event anyedge, v0x5ab890d578c0_0, v0x5ab890d579c0_0, v0x5ab890d57aa0_0;
S_0x5ab890d59580 .scope module, "A3" "FloatingAddition" 7 31, 5 2 0, S_0x5ab890d54b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890d59740 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d33d8 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d59f90_0 .net "A", 31 0, L_0x7aa1382d33d8;  1 drivers
v0x5ab890d5a070_0 .net "A_Exponent", 7 0, L_0x5ab890e00170;  1 drivers
v0x5ab890d5a150_0 .net "A_Mantissa", 23 0, L_0x5ab890dffd90;  1 drivers
v0x5ab890d5a240_0 .net "A_sign", 0 0, L_0x5ab890e00350;  1 drivers
v0x5ab890d5a300_0 .var "A_swap", 31 0;
v0x5ab890d5a430_0 .net "B", 31 0, L_0x5ab890e00d30;  1 drivers
v0x5ab890d5a510_0 .net "B_Exponent", 7 0, L_0x5ab890e00260;  1 drivers
v0x5ab890d5a5f0_0 .net "B_Mantissa", 23 0, L_0x5ab890dfffd0;  1 drivers
v0x5ab890d5a6d0_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890d5a7b0_0 .net "B_sign", 0 0, L_0x5ab890e003f0;  1 drivers
v0x5ab890d5a870_0 .var "B_swap", 31 0;
v0x5ab890d5a950_0 .var "Exponent", 7 0;
v0x5ab890d5aa30_0 .var "Mantissa", 22 0;
v0x5ab890d5ab10_0 .var "Sign", 0 0;
v0x5ab890d5abd0_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d32b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d5acb0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d32b8;  1 drivers
L_0x7aa1382d3348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d5ad90_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d3348;  1 drivers
v0x5ab890d5af80_0 .net *"_ivl_23", 30 0, L_0x5ab890e004e0;  1 drivers
L_0x7aa1382d3390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d5b060_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d3390;  1 drivers
v0x5ab890d5b140_0 .net *"_ivl_29", 30 0, L_0x5ab890e007b0;  1 drivers
v0x5ab890d5b220_0 .net *"_ivl_3", 22 0, L_0x5ab890dffcf0;  1 drivers
L_0x7aa1382d3300 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d5b300_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d3300;  1 drivers
v0x5ab890d5b3e0_0 .net *"_ivl_9", 22 0, L_0x5ab890dfff00;  1 drivers
v0x5ab890d5b4c0_0 .var "carry", 0 0;
v0x5ab890d5b580_0 .net "comp", 0 0, v0x5ab890d59e40_0;  1 drivers
v0x5ab890d5b620_0 .var "diff_Exponent", 7 0;
v0x5ab890d5b6e0_0 .var/i "i", 31 0;
v0x5ab890d5b7c0_0 .var "result", 31 0;
E_0x5ab890d59880/0 .event anyedge, v0x5ab890d59e40_0, v0x5ab890d59f90_0, v0x5ab890d5a430_0, v0x5ab890d5a070_0;
E_0x5ab890d59880/1 .event anyedge, v0x5ab890d5a510_0, v0x5ab890d5a5f0_0, v0x5ab890d5b620_0, v0x5ab890d5a240_0;
E_0x5ab890d59880/2 .event anyedge, v0x5ab890d5a7b0_0, v0x5ab890d5a150_0, v0x5ab890d5a6d0_0, v0x5ab890d5b4c0_0;
E_0x5ab890d59880/3 .event anyedge, v0x5ab890d5abd0_0, v0x5ab890d5a950_0, v0x5ab890d5ab10_0, v0x5ab890d5aa30_0;
E_0x5ab890d59880 .event/or E_0x5ab890d59880/0, E_0x5ab890d59880/1, E_0x5ab890d59880/2, E_0x5ab890d59880/3;
L_0x5ab890dffcf0 .part v0x5ab890d5a300_0, 0, 23;
L_0x5ab890dffd90 .concat [ 23 1 0 0], L_0x5ab890dffcf0, L_0x7aa1382d32b8;
L_0x5ab890dfff00 .part v0x5ab890d5a870_0, 0, 23;
L_0x5ab890dfffd0 .concat [ 23 1 0 0], L_0x5ab890dfff00, L_0x7aa1382d3300;
L_0x5ab890e00170 .part v0x5ab890d5a300_0, 23, 8;
L_0x5ab890e00260 .part v0x5ab890d5a870_0, 23, 8;
L_0x5ab890e00350 .part v0x5ab890d5a300_0, 31, 1;
L_0x5ab890e003f0 .part v0x5ab890d5a870_0, 31, 1;
L_0x5ab890e004e0 .part L_0x7aa1382d33d8, 0, 31;
L_0x5ab890e005e0 .concat [ 31 1 0 0], L_0x5ab890e004e0, L_0x7aa1382d3348;
L_0x5ab890e007b0 .part L_0x5ab890e00d30, 0, 31;
L_0x5ab890e00880 .concat [ 31 1 0 0], L_0x5ab890e007b0, L_0x7aa1382d3390;
S_0x5ab890d59950 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890d59580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890d59c60_0 .net "A", 31 0, L_0x5ab890e005e0;  1 drivers
v0x5ab890d59d60_0 .net "B", 31 0, L_0x5ab890e00880;  1 drivers
v0x5ab890d59e40_0 .var "result", 0 0;
E_0x5ab890d59be0 .event anyedge, v0x5ab890d59c60_0, v0x5ab890d59d60_0, v0x5ab890d59e40_0;
S_0x5ab890d5b920 .scope module, "A4" "FloatingAddition" 7 36, 5 2 0, S_0x5ab890d54b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890d5bab0 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d36f0 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d5c320_0 .net "A", 31 0, L_0x7aa1382d36f0;  1 drivers
v0x5ab890d5c400_0 .net "A_Exponent", 7 0, L_0x5ab890e02a00;  1 drivers
v0x5ab890d5c4e0_0 .net "A_Mantissa", 23 0, L_0x5ab890e02620;  1 drivers
v0x5ab890d5c5d0_0 .net "A_sign", 0 0, L_0x5ab890e02be0;  1 drivers
v0x5ab890d5c690_0 .var "A_swap", 31 0;
v0x5ab890d5c7c0_0 .net "B", 31 0, L_0x5ab890e03680;  1 drivers
v0x5ab890d5c8a0_0 .net "B_Exponent", 7 0, L_0x5ab890e02af0;  1 drivers
v0x5ab890d5c980_0 .net "B_Mantissa", 23 0, L_0x5ab890e02860;  1 drivers
v0x5ab890d5ca60_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890d5cb40_0 .net "B_sign", 0 0, L_0x5ab890e02c80;  1 drivers
v0x5ab890d5cc00_0 .var "B_swap", 31 0;
v0x5ab890d5cce0_0 .var "Exponent", 7 0;
v0x5ab890d5cdc0_0 .var "Mantissa", 22 0;
v0x5ab890d5cea0_0 .var "Sign", 0 0;
v0x5ab890d5cf60_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d35d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d5d040_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d35d0;  1 drivers
L_0x7aa1382d3660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d5d120_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d3660;  1 drivers
v0x5ab890d5d310_0 .net *"_ivl_23", 30 0, L_0x5ab890e02d70;  1 drivers
L_0x7aa1382d36a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d5d3f0_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d36a8;  1 drivers
v0x5ab890d5d4d0_0 .net *"_ivl_29", 30 0, L_0x5ab890e03040;  1 drivers
v0x5ab890d5d5b0_0 .net *"_ivl_3", 22 0, L_0x5ab890e02580;  1 drivers
L_0x7aa1382d3618 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d5d690_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d3618;  1 drivers
v0x5ab890d5d770_0 .net *"_ivl_9", 22 0, L_0x5ab890e02790;  1 drivers
v0x5ab890d5d850_0 .var "carry", 0 0;
v0x5ab890d5d910_0 .net "comp", 0 0, v0x5ab890d5c1d0_0;  1 drivers
v0x5ab890d5d9b0_0 .var "diff_Exponent", 7 0;
v0x5ab890d5da70_0 .var/i "i", 31 0;
v0x5ab890d5db50_0 .var "result", 31 0;
E_0x5ab890d5bbf0/0 .event anyedge, v0x5ab890d5c1d0_0, v0x5ab890d5c320_0, v0x5ab890d5c7c0_0, v0x5ab890d5c400_0;
E_0x5ab890d5bbf0/1 .event anyedge, v0x5ab890d5c8a0_0, v0x5ab890d5c980_0, v0x5ab890d5d9b0_0, v0x5ab890d5c5d0_0;
E_0x5ab890d5bbf0/2 .event anyedge, v0x5ab890d5cb40_0, v0x5ab890d5c4e0_0, v0x5ab890d5ca60_0, v0x5ab890d5d850_0;
E_0x5ab890d5bbf0/3 .event anyedge, v0x5ab890d5cf60_0, v0x5ab890d5cce0_0, v0x5ab890d5cea0_0, v0x5ab890d5cdc0_0;
E_0x5ab890d5bbf0 .event/or E_0x5ab890d5bbf0/0, E_0x5ab890d5bbf0/1, E_0x5ab890d5bbf0/2, E_0x5ab890d5bbf0/3;
L_0x5ab890e02580 .part v0x5ab890d5c690_0, 0, 23;
L_0x5ab890e02620 .concat [ 23 1 0 0], L_0x5ab890e02580, L_0x7aa1382d35d0;
L_0x5ab890e02790 .part v0x5ab890d5cc00_0, 0, 23;
L_0x5ab890e02860 .concat [ 23 1 0 0], L_0x5ab890e02790, L_0x7aa1382d3618;
L_0x5ab890e02a00 .part v0x5ab890d5c690_0, 23, 8;
L_0x5ab890e02af0 .part v0x5ab890d5cc00_0, 23, 8;
L_0x5ab890e02be0 .part v0x5ab890d5c690_0, 31, 1;
L_0x5ab890e02c80 .part v0x5ab890d5cc00_0, 31, 1;
L_0x5ab890e02d70 .part L_0x7aa1382d36f0, 0, 31;
L_0x5ab890e02e70 .concat [ 31 1 0 0], L_0x5ab890e02d70, L_0x7aa1382d3660;
L_0x5ab890e03040 .part L_0x5ab890e03680, 0, 31;
L_0x5ab890e03110 .concat [ 31 1 0 0], L_0x5ab890e03040, L_0x7aa1382d36a8;
S_0x5ab890d5bce0 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890d5b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890d5bff0_0 .net "A", 31 0, L_0x5ab890e02e70;  1 drivers
v0x5ab890d5c0f0_0 .net "B", 31 0, L_0x5ab890e03110;  1 drivers
v0x5ab890d5c1d0_0 .var "result", 0 0;
E_0x5ab890d5bf70 .event anyedge, v0x5ab890d5bff0_0, v0x5ab890d5c0f0_0, v0x5ab890d5c1d0_0;
S_0x5ab890d5dcb0 .scope module, "M1" "FloatingMultiplication" 7 19, 8 2 0, S_0x5ab890d54b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d5de90 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d5dff0_0 .net "A", 31 0, L_0x5ab890dfb5a0;  1 drivers
v0x5ab890d5e0f0_0 .net "A_Exponent", 7 0, L_0x5ab890dfaec0;  1 drivers
v0x5ab890d5e1d0_0 .net "A_Mantissa", 23 0, L_0x5ab890dfaae0;  1 drivers
v0x5ab890d5e2c0_0 .net "A_sign", 0 0, L_0x5ab890dfb0a0;  1 drivers
L_0x7aa1382d2c88 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v0x5ab890d5e380_0 .net "B", 31 0, L_0x7aa1382d2c88;  1 drivers
v0x5ab890d5e4b0_0 .net "B_Exponent", 7 0, L_0x5ab890dfafb0;  1 drivers
v0x5ab890d5e590_0 .net "B_Mantissa", 23 0, L_0x5ab890dfad20;  1 drivers
v0x5ab890d5e670_0 .net "B_sign", 0 0, L_0x5ab890dfb140;  1 drivers
v0x5ab890d5e730_0 .var "Exponent", 7 0;
v0x5ab890d5e8a0_0 .net "Mantissa", 22 0, L_0x5ab890dfb230;  1 drivers
v0x5ab890d5e980_0 .var "Sign", 0 0;
v0x5ab890d5ea40_0 .var "Temp_Exponent", 8 0;
v0x5ab890d5eb20_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d2b68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d5ec00_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d2b68;  1 drivers
v0x5ab890d5ece0_0 .net *"_ivl_3", 22 0, L_0x5ab890dfaa40;  1 drivers
L_0x7aa1382d2bb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d5edc0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d2bb0;  1 drivers
v0x5ab890d5eea0_0 .net *"_ivl_9", 22 0, L_0x5ab890dfac50;  1 drivers
v0x5ab890d5f090_0 .net "clk", 0 0, o0x7aa13832b2e8;  alias, 0 drivers
v0x5ab890d5f150_0 .net "result", 31 0, L_0x5ab890dfb300;  alias, 1 drivers
E_0x5ab890d5df60/0 .event anyedge, v0x5ab890d5e0f0_0, v0x5ab890d5e4b0_0, v0x5ab890d5e1d0_0, v0x5ab890d5e590_0;
E_0x5ab890d5df60/1 .event anyedge, v0x5ab890d5eb20_0, v0x5ab890d5e730_0, v0x5ab890d5e2c0_0, v0x5ab890d5e670_0;
E_0x5ab890d5df60 .event/or E_0x5ab890d5df60/0, E_0x5ab890d5df60/1;
L_0x5ab890dfaa40 .part L_0x5ab890dfb5a0, 0, 23;
L_0x5ab890dfaae0 .concat [ 23 1 0 0], L_0x5ab890dfaa40, L_0x7aa1382d2b68;
L_0x5ab890dfac50 .part L_0x7aa1382d2c88, 0, 23;
L_0x5ab890dfad20 .concat [ 23 1 0 0], L_0x5ab890dfac50, L_0x7aa1382d2bb0;
L_0x5ab890dfaec0 .part L_0x5ab890dfb5a0, 23, 8;
L_0x5ab890dfafb0 .part L_0x7aa1382d2c88, 23, 8;
L_0x5ab890dfb0a0 .part L_0x5ab890dfb5a0, 31, 1;
L_0x5ab890dfb140 .part L_0x7aa1382d2c88, 31, 1;
L_0x5ab890dfb230 .part v0x5ab890d5eb20_0, 23, 23;
L_0x5ab890dfb300 .concat [ 23 8 1 0], L_0x5ab890dfb230, v0x5ab890d5e730_0, v0x5ab890d5e980_0;
S_0x5ab890d5f2b0 .scope module, "M2" "FloatingMultiplication" 7 24, 8 2 0, S_0x5ab890d54b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d5f440 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d5f5c0_0 .net "A", 31 0, L_0x5ab890dfd210;  1 drivers
v0x5ab890d5f6c0_0 .net "A_Exponent", 7 0, L_0x5ab890dfcb50;  1 drivers
v0x5ab890d5f7a0_0 .net "A_Mantissa", 23 0, L_0x5ab890dfc790;  1 drivers
v0x5ab890d5f890_0 .net "A_sign", 0 0, L_0x5ab890dfcce0;  1 drivers
v0x5ab890d5f950_0 .net "B", 31 0, v0x5ab890d57090_0;  alias, 1 drivers
v0x5ab890d5fa60_0 .net "B_Exponent", 7 0, L_0x5ab890dfcc40;  1 drivers
v0x5ab890d5fb20_0 .net "B_Mantissa", 23 0, L_0x5ab890dfca00;  1 drivers
v0x5ab890d5fc00_0 .net "B_sign", 0 0, L_0x5ab890dfcd80;  1 drivers
v0x5ab890d5fcc0_0 .var "Exponent", 7 0;
v0x5ab890d5fe30_0 .net "Mantissa", 22 0, L_0x5ab890dfce70;  1 drivers
v0x5ab890d5ff10_0 .var "Sign", 0 0;
v0x5ab890d5ffd0_0 .var "Temp_Exponent", 8 0;
v0x5ab890d600b0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d2e80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d60190_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d2e80;  1 drivers
v0x5ab890d60270_0 .net *"_ivl_3", 22 0, L_0x5ab890dfc6f0;  1 drivers
L_0x7aa1382d2ec8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d60350_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d2ec8;  1 drivers
v0x5ab890d60430_0 .net *"_ivl_9", 22 0, L_0x5ab890dfc8d0;  1 drivers
v0x5ab890d60620_0 .net "clk", 0 0, o0x7aa13832b2e8;  alias, 0 drivers
v0x5ab890d606f0_0 .net "result", 31 0, L_0x5ab890dfcf70;  alias, 1 drivers
E_0x5ab890d5f510/0 .event anyedge, v0x5ab890d5f6c0_0, v0x5ab890d5fa60_0, v0x5ab890d5f7a0_0, v0x5ab890d5fb20_0;
E_0x5ab890d5f510/1 .event anyedge, v0x5ab890d600b0_0, v0x5ab890d5fcc0_0, v0x5ab890d5f890_0, v0x5ab890d5fc00_0;
E_0x5ab890d5f510 .event/or E_0x5ab890d5f510/0, E_0x5ab890d5f510/1;
L_0x5ab890dfc6f0 .part L_0x5ab890dfd210, 0, 23;
L_0x5ab890dfc790 .concat [ 23 1 0 0], L_0x5ab890dfc6f0, L_0x7aa1382d2e80;
L_0x5ab890dfc8d0 .part v0x5ab890d57090_0, 0, 23;
L_0x5ab890dfca00 .concat [ 23 1 0 0], L_0x5ab890dfc8d0, L_0x7aa1382d2ec8;
L_0x5ab890dfcb50 .part L_0x5ab890dfd210, 23, 8;
L_0x5ab890dfcc40 .part v0x5ab890d57090_0, 23, 8;
L_0x5ab890dfcce0 .part L_0x5ab890dfd210, 31, 1;
L_0x5ab890dfcd80 .part v0x5ab890d57090_0, 31, 1;
L_0x5ab890dfce70 .part v0x5ab890d600b0_0, 23, 23;
L_0x5ab890dfcf70 .concat [ 23 8 1 0], L_0x5ab890dfce70, v0x5ab890d5fcc0_0, v0x5ab890d5ff10_0;
S_0x5ab890d60860 .scope module, "M3" "FloatingMultiplication" 7 27, 8 2 0, S_0x5ab890d54b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d609f0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d60b70_0 .net "A", 31 0, v0x5ab890d57090_0;  alias, 1 drivers
v0x5ab890d60ca0_0 .net "A_Exponent", 7 0, L_0x5ab890dfea20;  1 drivers
v0x5ab890d60d80_0 .net "A_Mantissa", 23 0, L_0x5ab890dfe6d0;  1 drivers
v0x5ab890d60e40_0 .net "A_sign", 0 0, L_0x5ab890dfeb60;  1 drivers
v0x5ab890d60f00_0 .net "B", 31 0, v0x5ab890d59420_0;  alias, 1 drivers
v0x5ab890d61010_0 .net "B_Exponent", 7 0, L_0x5ab890dfeac0;  1 drivers
v0x5ab890d610d0_0 .net "B_Mantissa", 23 0, L_0x5ab890dfe8b0;  1 drivers
v0x5ab890d611b0_0 .net "B_sign", 0 0, L_0x5ab890dfec00;  1 drivers
v0x5ab890d61270_0 .var "Exponent", 7 0;
v0x5ab890d613e0_0 .net "Mantissa", 22 0, L_0x5ab890dfed20;  1 drivers
v0x5ab890d614c0_0 .var "Sign", 0 0;
v0x5ab890d61580_0 .var "Temp_Exponent", 8 0;
v0x5ab890d61660_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d3108 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d61740_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d3108;  1 drivers
v0x5ab890d61820_0 .net *"_ivl_3", 22 0, L_0x5ab890dfe630;  1 drivers
L_0x7aa1382d3150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d61900_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d3150;  1 drivers
v0x5ab890d619e0_0 .net *"_ivl_9", 22 0, L_0x5ab890dfe810;  1 drivers
v0x5ab890d61bd0_0 .net "clk", 0 0, o0x7aa13832b2e8;  alias, 0 drivers
v0x5ab890d61c70_0 .net "result", 31 0, L_0x5ab890dfee20;  alias, 1 drivers
E_0x5ab890d60ac0/0 .event anyedge, v0x5ab890d60ca0_0, v0x5ab890d61010_0, v0x5ab890d60d80_0, v0x5ab890d610d0_0;
E_0x5ab890d60ac0/1 .event anyedge, v0x5ab890d61660_0, v0x5ab890d61270_0, v0x5ab890d60e40_0, v0x5ab890d611b0_0;
E_0x5ab890d60ac0 .event/or E_0x5ab890d60ac0/0, E_0x5ab890d60ac0/1;
L_0x5ab890dfe630 .part v0x5ab890d57090_0, 0, 23;
L_0x5ab890dfe6d0 .concat [ 23 1 0 0], L_0x5ab890dfe630, L_0x7aa1382d3108;
L_0x5ab890dfe810 .part v0x5ab890d59420_0, 0, 23;
L_0x5ab890dfe8b0 .concat [ 23 1 0 0], L_0x5ab890dfe810, L_0x7aa1382d3150;
L_0x5ab890dfea20 .part v0x5ab890d57090_0, 23, 8;
L_0x5ab890dfeac0 .part v0x5ab890d59420_0, 23, 8;
L_0x5ab890dfeb60 .part v0x5ab890d57090_0, 31, 1;
L_0x5ab890dfec00 .part v0x5ab890d59420_0, 31, 1;
L_0x5ab890dfed20 .part v0x5ab890d61660_0, 23, 23;
L_0x5ab890dfee20 .concat [ 23 8 1 0], L_0x5ab890dfed20, v0x5ab890d61270_0, v0x5ab890d614c0_0;
S_0x5ab890d61dd0 .scope module, "M4" "FloatingMultiplication" 7 30, 8 2 0, S_0x5ab890d54b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d61fb0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d62130_0 .net "A", 31 0, L_0x5ab890dffab0;  1 drivers
v0x5ab890d62230_0 .net "A_Exponent", 7 0, L_0x5ab890dff3f0;  1 drivers
v0x5ab890d62310_0 .net "A_Mantissa", 23 0, L_0x5ab890dff0e0;  1 drivers
v0x5ab890d62400_0 .net "A_sign", 0 0, L_0x5ab890dff580;  1 drivers
v0x5ab890d624c0_0 .net "B", 31 0, L_0x5ab890dfee20;  alias, 1 drivers
v0x5ab890d625d0_0 .net "B_Exponent", 7 0, L_0x5ab890dff4e0;  1 drivers
v0x5ab890d62690_0 .net "B_Mantissa", 23 0, L_0x5ab890dff250;  1 drivers
v0x5ab890d62770_0 .net "B_sign", 0 0, L_0x5ab890dff620;  1 drivers
v0x5ab890d62830_0 .var "Exponent", 7 0;
v0x5ab890d629a0_0 .net "Mantissa", 22 0, L_0x5ab890dff710;  1 drivers
v0x5ab890d62a80_0 .var "Sign", 0 0;
v0x5ab890d62b40_0 .var "Temp_Exponent", 8 0;
v0x5ab890d62c20_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d3198 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d62d00_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d3198;  1 drivers
v0x5ab890d62de0_0 .net *"_ivl_3", 22 0, L_0x5ab890dfefe0;  1 drivers
L_0x7aa1382d31e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d62ec0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d31e0;  1 drivers
v0x5ab890d62fa0_0 .net *"_ivl_9", 22 0, L_0x5ab890dff1b0;  1 drivers
v0x5ab890d63190_0 .net "clk", 0 0, o0x7aa13832b2e8;  alias, 0 drivers
v0x5ab890d63230_0 .net "result", 31 0, L_0x5ab890dff810;  alias, 1 drivers
E_0x5ab890d62080/0 .event anyedge, v0x5ab890d62230_0, v0x5ab890d625d0_0, v0x5ab890d62310_0, v0x5ab890d62690_0;
E_0x5ab890d62080/1 .event anyedge, v0x5ab890d62c20_0, v0x5ab890d62830_0, v0x5ab890d62400_0, v0x5ab890d62770_0;
E_0x5ab890d62080 .event/or E_0x5ab890d62080/0, E_0x5ab890d62080/1;
L_0x5ab890dfefe0 .part L_0x5ab890dffab0, 0, 23;
L_0x5ab890dff0e0 .concat [ 23 1 0 0], L_0x5ab890dfefe0, L_0x7aa1382d3198;
L_0x5ab890dff1b0 .part L_0x5ab890dfee20, 0, 23;
L_0x5ab890dff250 .concat [ 23 1 0 0], L_0x5ab890dff1b0, L_0x7aa1382d31e0;
L_0x5ab890dff3f0 .part L_0x5ab890dffab0, 23, 8;
L_0x5ab890dff4e0 .part L_0x5ab890dfee20, 23, 8;
L_0x5ab890dff580 .part L_0x5ab890dffab0, 31, 1;
L_0x5ab890dff620 .part L_0x5ab890dfee20, 31, 1;
L_0x5ab890dff710 .part v0x5ab890d62c20_0, 23, 23;
L_0x5ab890dff810 .concat [ 23 8 1 0], L_0x5ab890dff710, v0x5ab890d62830_0, v0x5ab890d62a80_0;
S_0x5ab890d633c0 .scope module, "M5" "FloatingMultiplication" 7 32, 8 2 0, S_0x5ab890d54b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d5de40 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d63710_0 .net "A", 31 0, L_0x5ab890dfee20;  alias, 1 drivers
v0x5ab890d63840_0 .net "A_Exponent", 7 0, L_0x5ab890e01260;  1 drivers
v0x5ab890d63920_0 .net "A_Mantissa", 23 0, L_0x5ab890e01030;  1 drivers
v0x5ab890d639e0_0 .net "A_sign", 0 0, L_0x5ab890e013a0;  1 drivers
v0x5ab890d63aa0_0 .net "B", 31 0, v0x5ab890d5b7c0_0;  alias, 1 drivers
v0x5ab890d63bb0_0 .net "B_Exponent", 7 0, L_0x5ab890e01300;  1 drivers
v0x5ab890d63c70_0 .net "B_Mantissa", 23 0, L_0x5ab890e01170;  1 drivers
v0x5ab890d63d50_0 .net "B_sign", 0 0, L_0x5ab890e01440;  1 drivers
v0x5ab890d63e10_0 .var "Exponent", 7 0;
v0x5ab890d63f80_0 .net "Mantissa", 22 0, L_0x5ab890e01530;  1 drivers
v0x5ab890d64060_0 .var "Sign", 0 0;
v0x5ab890d64120_0 .var "Temp_Exponent", 8 0;
v0x5ab890d64200_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d3420 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d642e0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d3420;  1 drivers
v0x5ab890d643c0_0 .net *"_ivl_3", 22 0, L_0x5ab890e00bf0;  1 drivers
L_0x7aa1382d3468 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d644a0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d3468;  1 drivers
v0x5ab890d64580_0 .net *"_ivl_9", 22 0, L_0x5ab890e010d0;  1 drivers
v0x5ab890d64770_0 .net "clk", 0 0, o0x7aa13832b2e8;  alias, 0 drivers
v0x5ab890d64810_0 .net "result", 31 0, L_0x5ab890e015d0;  alias, 1 drivers
E_0x5ab890d63660/0 .event anyedge, v0x5ab890d63840_0, v0x5ab890d63bb0_0, v0x5ab890d63920_0, v0x5ab890d63c70_0;
E_0x5ab890d63660/1 .event anyedge, v0x5ab890d64200_0, v0x5ab890d63e10_0, v0x5ab890d639e0_0, v0x5ab890d63d50_0;
E_0x5ab890d63660 .event/or E_0x5ab890d63660/0, E_0x5ab890d63660/1;
L_0x5ab890e00bf0 .part L_0x5ab890dfee20, 0, 23;
L_0x5ab890e01030 .concat [ 23 1 0 0], L_0x5ab890e00bf0, L_0x7aa1382d3420;
L_0x5ab890e010d0 .part v0x5ab890d5b7c0_0, 0, 23;
L_0x5ab890e01170 .concat [ 23 1 0 0], L_0x5ab890e010d0, L_0x7aa1382d3468;
L_0x5ab890e01260 .part L_0x5ab890dfee20, 23, 8;
L_0x5ab890e01300 .part v0x5ab890d5b7c0_0, 23, 8;
L_0x5ab890e013a0 .part L_0x5ab890dfee20, 31, 1;
L_0x5ab890e01440 .part v0x5ab890d5b7c0_0, 31, 1;
L_0x5ab890e01530 .part v0x5ab890d64200_0, 23, 23;
L_0x5ab890e015d0 .concat [ 23 8 1 0], L_0x5ab890e01530, v0x5ab890d63e10_0, v0x5ab890d64060_0;
S_0x5ab890d649a0 .scope module, "M6" "FloatingMultiplication" 7 35, 8 2 0, S_0x5ab890d54b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d63b40 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d64cf0_0 .net "A", 31 0, L_0x5ab890e023a0;  1 drivers
v0x5ab890d64df0_0 .net "A_Exponent", 7 0, L_0x5ab890e01b10;  1 drivers
v0x5ab890d64ed0_0 .net "A_Mantissa", 23 0, L_0x5ab890e01800;  1 drivers
v0x5ab890d64fc0_0 .net "A_sign", 0 0, L_0x5ab890e01cd0;  1 drivers
v0x5ab890d65080_0 .net "B", 31 0, L_0x5ab890e015d0;  alias, 1 drivers
v0x5ab890d65190_0 .net "B_Exponent", 7 0, L_0x5ab890e01c00;  1 drivers
v0x5ab890d65250_0 .net "B_Mantissa", 23 0, L_0x5ab890e01970;  1 drivers
v0x5ab890d65330_0 .net "B_sign", 0 0, L_0x5ab890e01d70;  1 drivers
v0x5ab890d653f0_0 .var "Exponent", 7 0;
v0x5ab890d65560_0 .net "Mantissa", 22 0, L_0x5ab890e01e90;  1 drivers
v0x5ab890d65640_0 .var "Sign", 0 0;
v0x5ab890d65700_0 .var "Temp_Exponent", 8 0;
v0x5ab890d657e0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d34b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d658c0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d34b0;  1 drivers
v0x5ab890d659a0_0 .net *"_ivl_3", 22 0, L_0x5ab890e01760;  1 drivers
L_0x7aa1382d34f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d65a80_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d34f8;  1 drivers
v0x5ab890d65b60_0 .net *"_ivl_9", 22 0, L_0x5ab890e018a0;  1 drivers
v0x5ab890d65d50_0 .net "clk", 0 0, o0x7aa13832b2e8;  alias, 0 drivers
v0x5ab890d65df0_0 .net "result", 31 0, L_0x5ab890e01f90;  alias, 1 drivers
E_0x5ab890d64c40/0 .event anyedge, v0x5ab890d64df0_0, v0x5ab890d65190_0, v0x5ab890d64ed0_0, v0x5ab890d65250_0;
E_0x5ab890d64c40/1 .event anyedge, v0x5ab890d657e0_0, v0x5ab890d653f0_0, v0x5ab890d64fc0_0, v0x5ab890d65330_0;
E_0x5ab890d64c40 .event/or E_0x5ab890d64c40/0, E_0x5ab890d64c40/1;
L_0x5ab890e01760 .part L_0x5ab890e023a0, 0, 23;
L_0x5ab890e01800 .concat [ 23 1 0 0], L_0x5ab890e01760, L_0x7aa1382d34b0;
L_0x5ab890e018a0 .part L_0x5ab890e015d0, 0, 23;
L_0x5ab890e01970 .concat [ 23 1 0 0], L_0x5ab890e018a0, L_0x7aa1382d34f8;
L_0x5ab890e01b10 .part L_0x5ab890e023a0, 23, 8;
L_0x5ab890e01c00 .part L_0x5ab890e015d0, 23, 8;
L_0x5ab890e01cd0 .part L_0x5ab890e023a0, 31, 1;
L_0x5ab890e01d70 .part L_0x5ab890e015d0, 31, 1;
L_0x5ab890e01e90 .part v0x5ab890d657e0_0, 23, 23;
L_0x5ab890e01f90 .concat [ 23 8 1 0], L_0x5ab890e01e90, v0x5ab890d653f0_0, v0x5ab890d65640_0;
S_0x5ab890d65f80 .scope module, "M7" "FloatingMultiplication" 7 37, 8 2 0, S_0x5ab890d54b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d66110 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d66290_0 .net "A", 31 0, L_0x5ab890e015d0;  alias, 1 drivers
v0x5ab890d663c0_0 .net "A_Exponent", 7 0, L_0x5ab890e03da0;  1 drivers
v0x5ab890d664a0_0 .net "A_Mantissa", 23 0, L_0x5ab890e03a50;  1 drivers
v0x5ab890d66560_0 .net "A_sign", 0 0, L_0x5ab890e03ee0;  1 drivers
v0x5ab890d66620_0 .net "B", 31 0, v0x5ab890d5db50_0;  alias, 1 drivers
v0x5ab890d66730_0 .net "B_Exponent", 7 0, L_0x5ab890e03e40;  1 drivers
v0x5ab890d667f0_0 .net "B_Mantissa", 23 0, L_0x5ab890e03c30;  1 drivers
v0x5ab890d668d0_0 .net "B_sign", 0 0, L_0x5ab890e03f80;  1 drivers
v0x5ab890d66990_0 .var "Exponent", 7 0;
v0x5ab890d66b00_0 .net "Mantissa", 22 0, L_0x5ab890e040a0;  1 drivers
v0x5ab890d66be0_0 .var "Sign", 0 0;
v0x5ab890d66ca0_0 .var "Temp_Exponent", 8 0;
v0x5ab890d66d80_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d3738 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d66e60_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d3738;  1 drivers
v0x5ab890d66f40_0 .net *"_ivl_3", 22 0, L_0x5ab890e038a0;  1 drivers
L_0x7aa1382d3780 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d67020_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d3780;  1 drivers
v0x5ab890d67100_0 .net *"_ivl_9", 22 0, L_0x5ab890e03b90;  1 drivers
v0x5ab890d672f0_0 .net "clk", 0 0, o0x7aa13832b2e8;  alias, 0 drivers
v0x5ab890d67390_0 .net "result", 31 0, L_0x5ab890e041a0;  alias, 1 drivers
E_0x5ab890d661e0/0 .event anyedge, v0x5ab890d663c0_0, v0x5ab890d66730_0, v0x5ab890d664a0_0, v0x5ab890d667f0_0;
E_0x5ab890d661e0/1 .event anyedge, v0x5ab890d66d80_0, v0x5ab890d66990_0, v0x5ab890d66560_0, v0x5ab890d668d0_0;
E_0x5ab890d661e0 .event/or E_0x5ab890d661e0/0, E_0x5ab890d661e0/1;
L_0x5ab890e038a0 .part L_0x5ab890e015d0, 0, 23;
L_0x5ab890e03a50 .concat [ 23 1 0 0], L_0x5ab890e038a0, L_0x7aa1382d3738;
L_0x5ab890e03b90 .part v0x5ab890d5db50_0, 0, 23;
L_0x5ab890e03c30 .concat [ 23 1 0 0], L_0x5ab890e03b90, L_0x7aa1382d3780;
L_0x5ab890e03da0 .part L_0x5ab890e015d0, 23, 8;
L_0x5ab890e03e40 .part v0x5ab890d5db50_0, 23, 8;
L_0x5ab890e03ee0 .part L_0x5ab890e015d0, 31, 1;
L_0x5ab890e03f80 .part v0x5ab890d5db50_0, 31, 1;
L_0x5ab890e040a0 .part v0x5ab890d66d80_0, 23, 23;
L_0x5ab890e041a0 .concat [ 23 8 1 0], L_0x5ab890e040a0, v0x5ab890d66990_0, v0x5ab890d66be0_0;
S_0x5ab890d67520 .scope module, "M8" "FloatingMultiplication" 7 44, 8 2 0, S_0x5ab890d54b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d676b0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d67830_0 .net "A", 31 0, L_0x5ab890e05f40;  alias, 1 drivers
v0x5ab890d67930_0 .net "A_Exponent", 7 0, L_0x5ab890e05190;  1 drivers
v0x5ab890d67a10_0 .net "A_Mantissa", 23 0, L_0x5ab890e04e40;  1 drivers
v0x5ab890d67b00_0 .net "A_sign", 0 0, L_0x5ab890e05360;  1 drivers
v0x5ab890d67bc0_0 .net "B", 31 0, L_0x5ab890e04b90;  alias, 1 drivers
v0x5ab890d67cf0_0 .net "B_Exponent", 7 0, L_0x5ab890e05230;  1 drivers
v0x5ab890d67dd0_0 .net "B_Mantissa", 23 0, L_0x5ab890e05020;  1 drivers
v0x5ab890d67eb0_0 .net "B_sign", 0 0, L_0x5ab890e05490;  1 drivers
v0x5ab890d67f70_0 .var "Exponent", 7 0;
v0x5ab890d680e0_0 .net "Mantissa", 22 0, L_0x5ab890e05580;  1 drivers
v0x5ab890d681c0_0 .var "Sign", 0 0;
v0x5ab890d68280_0 .var "Temp_Exponent", 8 0;
v0x5ab890d68360_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d3810 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d68440_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d3810;  1 drivers
v0x5ab890d68520_0 .net *"_ivl_3", 22 0, L_0x5ab890e04d50;  1 drivers
L_0x7aa1382d3858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d68600_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d3858;  1 drivers
v0x5ab890d686e0_0 .net *"_ivl_9", 22 0, L_0x5ab890e04f80;  1 drivers
o0x7aa13832ce48 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890d688d0_0 .net "clk", 0 0, o0x7aa13832ce48;  0 drivers
v0x5ab890d68990_0 .net "result", 31 0, L_0x5ab890e05680;  alias, 1 drivers
E_0x5ab890d67780/0 .event anyedge, v0x5ab890d67930_0, v0x5ab890d67cf0_0, v0x5ab890d67a10_0, v0x5ab890d67dd0_0;
E_0x5ab890d67780/1 .event anyedge, v0x5ab890d68360_0, v0x5ab890d67f70_0, v0x5ab890d67b00_0, v0x5ab890d67eb0_0;
E_0x5ab890d67780 .event/or E_0x5ab890d67780/0, E_0x5ab890d67780/1;
L_0x5ab890e04d50 .part L_0x5ab890e05f40, 0, 23;
L_0x5ab890e04e40 .concat [ 23 1 0 0], L_0x5ab890e04d50, L_0x7aa1382d3810;
L_0x5ab890e04f80 .part L_0x5ab890e04b90, 0, 23;
L_0x5ab890e05020 .concat [ 23 1 0 0], L_0x5ab890e04f80, L_0x7aa1382d3858;
L_0x5ab890e05190 .part L_0x5ab890e05f40, 23, 8;
L_0x5ab890e05230 .part L_0x5ab890e04b90, 23, 8;
L_0x5ab890e05360 .part L_0x5ab890e05f40, 31, 1;
L_0x5ab890e05490 .part L_0x5ab890e04b90, 31, 1;
L_0x5ab890e05580 .part v0x5ab890d68360_0, 23, 23;
L_0x5ab890e05680 .concat [ 23 8 1 0], L_0x5ab890e05580, v0x5ab890d67f70_0, v0x5ab890d681c0_0;
S_0x5ab890d6c280 .scope module, "M1" "FloatingMultiplication" 9 37, 8 2 0, S_0x5ab890c25980;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d6c460 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d6c5e0_0 .net "A", 31 0, L_0x5ab890e06f80;  alias, 1 drivers
v0x5ab890d6c6e0_0 .net "A_Exponent", 7 0, L_0x5ab890e077c0;  1 drivers
v0x5ab890d6c7c0_0 .net "A_Mantissa", 23 0, L_0x5ab890e07470;  1 drivers
v0x5ab890d6c8b0_0 .net "A_sign", 0 0, L_0x5ab890e07a20;  1 drivers
v0x5ab890d6c970_0 .net "B", 31 0, L_0x7aa1382d0720;  alias, 1 drivers
v0x5ab890d6caa0_0 .net "B_Exponent", 7 0, L_0x5ab890e078f0;  1 drivers
v0x5ab890d6cb80_0 .net "B_Mantissa", 23 0, L_0x5ab890e07650;  1 drivers
v0x5ab890d6cc60_0 .net "B_sign", 0 0, L_0x5ab890e07ac0;  1 drivers
v0x5ab890d6cd20_0 .var "Exponent", 7 0;
v0x5ab890d6ce90_0 .net "Mantissa", 22 0, L_0x5ab890e07be0;  1 drivers
v0x5ab890d6cf70_0 .var "Sign", 0 0;
v0x5ab890d6d030_0 .var "Temp_Exponent", 8 0;
v0x5ab890d6d110_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d3b70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d6d1f0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d3b70;  1 drivers
v0x5ab890d6d2d0_0 .net *"_ivl_3", 22 0, L_0x5ab890e073d0;  1 drivers
L_0x7aa1382d3bb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d6d3b0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d3bb8;  1 drivers
v0x5ab890d6d490_0 .net *"_ivl_9", 22 0, L_0x5ab890e075b0;  1 drivers
o0x7aa13832dbf8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890d6d570_0 .net "clk", 0 0, o0x7aa13832dbf8;  0 drivers
v0x5ab890d6d630_0 .net "result", 31 0, L_0x5ab890e07ce0;  alias, 1 drivers
E_0x5ab890d6c530/0 .event anyedge, v0x5ab890d6c6e0_0, v0x5ab890d6caa0_0, v0x5ab890d6c7c0_0, v0x5ab890d6cb80_0;
E_0x5ab890d6c530/1 .event anyedge, v0x5ab890d6d110_0, v0x5ab890d6cd20_0, v0x5ab890d6c8b0_0, v0x5ab890d6cc60_0;
E_0x5ab890d6c530 .event/or E_0x5ab890d6c530/0, E_0x5ab890d6c530/1;
L_0x5ab890e073d0 .part L_0x5ab890e06f80, 0, 23;
L_0x5ab890e07470 .concat [ 23 1 0 0], L_0x5ab890e073d0, L_0x7aa1382d3b70;
L_0x5ab890e075b0 .part L_0x7aa1382d0720, 0, 23;
L_0x5ab890e07650 .concat [ 23 1 0 0], L_0x5ab890e075b0, L_0x7aa1382d3bb8;
L_0x5ab890e077c0 .part L_0x5ab890e06f80, 23, 8;
L_0x5ab890e078f0 .part L_0x7aa1382d0720, 23, 8;
L_0x5ab890e07a20 .part L_0x5ab890e06f80, 31, 1;
L_0x5ab890e07ac0 .part L_0x7aa1382d0720, 31, 1;
L_0x5ab890e07be0 .part v0x5ab890d6d110_0, 23, 23;
L_0x5ab890e07ce0 .concat [ 23 8 1 0], L_0x5ab890e07be0, v0x5ab890d6cd20_0, v0x5ab890d6cf70_0;
S_0x5ab890d6d790 .scope module, "M2" "FloatingMultiplication" 9 44, 8 2 0, S_0x5ab890c25980;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d6d920 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d6daa0_0 .net "A", 31 0, L_0x5ab890e09b00;  alias, 1 drivers
v0x5ab890d6dba0_0 .net "A_Exponent", 7 0, L_0x5ab890e0a1a0;  1 drivers
v0x5ab890d6dc80_0 .net "A_Mantissa", 23 0, L_0x5ab890e09e80;  1 drivers
v0x5ab890d6dd70_0 .net "A_sign", 0 0, L_0x5ab890e0a400;  1 drivers
v0x5ab890d6de30_0 .net "B", 31 0, L_0x7aa1382d0768;  alias, 1 drivers
v0x5ab890d6df60_0 .net "B_Exponent", 7 0, L_0x5ab890e0a2d0;  1 drivers
v0x5ab890d6e040_0 .net "B_Mantissa", 23 0, L_0x5ab890e0a060;  1 drivers
v0x5ab890d6e120_0 .net "B_sign", 0 0, L_0x5ab890e0a4d0;  1 drivers
v0x5ab890d6e1e0_0 .var "Exponent", 7 0;
v0x5ab890d6e350_0 .net "Mantissa", 22 0, L_0x5ab890e0a5f0;  1 drivers
v0x5ab890d6e430_0 .var "Sign", 0 0;
v0x5ab890d6e4f0_0 .var "Temp_Exponent", 8 0;
v0x5ab890d6e5d0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d3f60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d6e6b0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d3f60;  1 drivers
v0x5ab890d6e790_0 .net *"_ivl_3", 22 0, L_0x5ab890e09de0;  1 drivers
L_0x7aa1382d3fa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d6e870_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d3fa8;  1 drivers
v0x5ab890d6e950_0 .net *"_ivl_9", 22 0, L_0x5ab890e09fc0;  1 drivers
o0x7aa13832e048 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890d6eb40_0 .net "clk", 0 0, o0x7aa13832e048;  0 drivers
v0x5ab890d6ec00_0 .net "result", 31 0, L_0x5ab890e0a6f0;  alias, 1 drivers
E_0x5ab890d6d9f0/0 .event anyedge, v0x5ab890d6dba0_0, v0x5ab890d6df60_0, v0x5ab890d6dc80_0, v0x5ab890d6e040_0;
E_0x5ab890d6d9f0/1 .event anyedge, v0x5ab890d6e5d0_0, v0x5ab890d6e1e0_0, v0x5ab890d6dd70_0, v0x5ab890d6e120_0;
E_0x5ab890d6d9f0 .event/or E_0x5ab890d6d9f0/0, E_0x5ab890d6d9f0/1;
L_0x5ab890e09de0 .part L_0x5ab890e09b00, 0, 23;
L_0x5ab890e09e80 .concat [ 23 1 0 0], L_0x5ab890e09de0, L_0x7aa1382d3f60;
L_0x5ab890e09fc0 .part L_0x7aa1382d0768, 0, 23;
L_0x5ab890e0a060 .concat [ 23 1 0 0], L_0x5ab890e09fc0, L_0x7aa1382d3fa8;
L_0x5ab890e0a1a0 .part L_0x5ab890e09b00, 23, 8;
L_0x5ab890e0a2d0 .part L_0x7aa1382d0768, 23, 8;
L_0x5ab890e0a400 .part L_0x5ab890e09b00, 31, 1;
L_0x5ab890e0a4d0 .part L_0x7aa1382d0768, 31, 1;
L_0x5ab890e0a5f0 .part v0x5ab890d6e5d0_0, 23, 23;
L_0x5ab890e0a6f0 .concat [ 23 8 1 0], L_0x5ab890e0a5f0, v0x5ab890d6e1e0_0, v0x5ab890d6e430_0;
S_0x5ab890d73240 .scope module, "u_sqrt_b" "FloatingSqrt" 4 60, 9 2 0, S_0x5ab890ce4a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /OUTPUT 1 "underflow";
    .port_info 4 /OUTPUT 1 "exception";
    .port_info 5 /OUTPUT 32 "result";
P_0x5ab890d73420 .param/l "XLEN" 0 9 2, +C4<00000000000000000000000000100000>;
v0x5ab890dc2e60_0 .net "A", 31 0, v0x5ab890cff430_0;  alias, 1 drivers
v0x5ab890dc2f40_0 .net "Exp_2", 7 0, L_0x5ab890e339b0;  1 drivers
v0x5ab890dc3000_0 .net "Exponent", 7 0, L_0x5ab890e0a9f0;  1 drivers
v0x5ab890dc30f0_0 .net "Mantissa", 22 0, L_0x5ab890e0ab20;  1 drivers
v0x5ab890dc31d0_0 .net "Sign", 0 0, L_0x5ab890e0a950;  1 drivers
v0x5ab890dc3290_0 .net *"_ivl_100", 31 0, L_0x5ab890e333d0;  1 drivers
v0x5ab890dc3370_0 .net *"_ivl_102", 31 0, L_0x5ab890e33810;  1 drivers
v0x5ab890dc3450_0 .net *"_ivl_106", 31 0, L_0x5ab890e33aa0;  1 drivers
L_0x7aa1382d77a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc3530_0 .net *"_ivl_109", 23 0, L_0x7aa1382d77a0;  1 drivers
L_0x7aa1382d77e8 .functor BUFT 1, C4<00000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc3610_0 .net/2u *"_ivl_110", 31 0, L_0x7aa1382d77e8;  1 drivers
v0x5ab890dc36f0_0 .net *"_ivl_112", 31 0, L_0x5ab890e33900;  1 drivers
L_0x7aa1382d7830 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc37d0_0 .net/2u *"_ivl_114", 31 0, L_0x7aa1382d7830;  1 drivers
v0x5ab890dc38b0_0 .net *"_ivl_116", 31 0, L_0x5ab890e33cf0;  1 drivers
v0x5ab890dc3990_0 .net *"_ivl_121", 0 0, L_0x5ab890e34040;  1 drivers
v0x5ab890dc3a70_0 .net *"_ivl_123", 7 0, L_0x5ab890e33e30;  1 drivers
v0x5ab890dc3b50_0 .net *"_ivl_124", 7 0, L_0x5ab890e342a0;  1 drivers
v0x5ab890dc3c30_0 .net *"_ivl_127", 22 0, L_0x5ab890e340e0;  1 drivers
L_0x7aa1382d5040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc3e20_0 .net/2u *"_ivl_14", 0 0, L_0x7aa1382d5040;  1 drivers
L_0x7aa1382d5088 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc3f00_0 .net/2u *"_ivl_16", 7 0, L_0x7aa1382d5088;  1 drivers
v0x5ab890dc3fe0_0 .net *"_ivl_21", 0 0, L_0x5ab890e17d30;  1 drivers
v0x5ab890dc40c0_0 .net *"_ivl_23", 7 0, L_0x5ab890e17e20;  1 drivers
L_0x7aa1382d51f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc41a0_0 .net/2u *"_ivl_24", 7 0, L_0x7aa1382d51f0;  1 drivers
v0x5ab890dc4280_0 .net *"_ivl_26", 7 0, L_0x5ab890e17ec0;  1 drivers
v0x5ab890dc4360_0 .net *"_ivl_29", 22 0, L_0x5ab890e18000;  1 drivers
L_0x7aa1382d6168 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc4440_0 .net/2u *"_ivl_32", 0 0, L_0x7aa1382d6168;  1 drivers
L_0x7aa1382d61b0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc4520_0 .net/2u *"_ivl_34", 7 0, L_0x7aa1382d61b0;  1 drivers
v0x5ab890dc4600_0 .net *"_ivl_39", 0 0, L_0x5ab890e24c40;  1 drivers
v0x5ab890dc46e0_0 .net *"_ivl_41", 7 0, L_0x5ab890e24d30;  1 drivers
L_0x7aa1382d6318 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc47c0_0 .net/2u *"_ivl_42", 7 0, L_0x7aa1382d6318;  1 drivers
v0x5ab890dc48a0_0 .net *"_ivl_44", 7 0, L_0x5ab890e24e40;  1 drivers
v0x5ab890dc4980_0 .net *"_ivl_47", 22 0, L_0x5ab890e24fb0;  1 drivers
L_0x7aa1382d7290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc4a60_0 .net/2u *"_ivl_50", 0 0, L_0x7aa1382d7290;  1 drivers
L_0x7aa1382d72d8 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc4b40_0 .net/2u *"_ivl_52", 7 0, L_0x7aa1382d72d8;  1 drivers
v0x5ab890dc4e30_0 .net *"_ivl_57", 0 0, L_0x5ab890e31d40;  1 drivers
v0x5ab890dc4f10_0 .net *"_ivl_59", 7 0, L_0x5ab890e31e30;  1 drivers
L_0x7aa1382d7440 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc4ff0_0 .net/2u *"_ivl_60", 7 0, L_0x7aa1382d7440;  1 drivers
v0x5ab890dc50d0_0 .net *"_ivl_62", 7 0, L_0x5ab890e31f70;  1 drivers
v0x5ab890dc51b0_0 .net *"_ivl_65", 22 0, L_0x5ab890e320e0;  1 drivers
L_0x7aa1382d7518 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc5290_0 .net/2u *"_ivl_68", 7 0, L_0x7aa1382d7518;  1 drivers
v0x5ab890dc5370_0 .net *"_ivl_70", 0 0, L_0x5ab890e32d30;  1 drivers
L_0x7aa1382d7560 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc5430_0 .net/2u *"_ivl_72", 0 0, L_0x7aa1382d7560;  1 drivers
L_0x7aa1382d75a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc5510_0 .net/2u *"_ivl_74", 0 0, L_0x7aa1382d75a8;  1 drivers
v0x5ab890dc55f0_0 .net *"_ivl_78", 31 0, L_0x5ab890e33030;  1 drivers
L_0x7aa1382d75f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc56d0_0 .net *"_ivl_81", 23 0, L_0x7aa1382d75f0;  1 drivers
L_0x7aa1382d7638 .functor BUFT 1, C4<00000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc57b0_0 .net/2u *"_ivl_82", 31 0, L_0x7aa1382d7638;  1 drivers
v0x5ab890dc5890_0 .net *"_ivl_84", 31 0, L_0x5ab890e331a0;  1 drivers
L_0x7aa1382d7680 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc5970_0 .net/2u *"_ivl_86", 31 0, L_0x7aa1382d7680;  1 drivers
v0x5ab890dc5a50_0 .net *"_ivl_88", 31 0, L_0x5ab890e33290;  1 drivers
v0x5ab890dc5b30_0 .net *"_ivl_90", 31 0, L_0x5ab890e330d0;  1 drivers
L_0x7aa1382d76c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc5c10_0 .net *"_ivl_93", 23 0, L_0x7aa1382d76c8;  1 drivers
L_0x7aa1382d7710 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc5cf0_0 .net/2u *"_ivl_94", 31 0, L_0x7aa1382d7710;  1 drivers
v0x5ab890dc5dd0_0 .net *"_ivl_96", 31 0, L_0x5ab890e33540;  1 drivers
L_0x7aa1382d7758 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc5eb0_0 .net/2u *"_ivl_98", 31 0, L_0x7aa1382d7758;  1 drivers
o0x7aa13833e098 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890dc5f90_0 .net "clk", 0 0, o0x7aa13833e098;  0 drivers
o0x7aa13833e0c8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890dc6050_0 .net "exception", 0 0, o0x7aa13833e0c8;  0 drivers
o0x7aa13833e0f8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890dc6110_0 .net "overflow", 0 0, o0x7aa13833e0f8;  0 drivers
v0x5ab890dc61d0_0 .net "pos", 0 0, L_0x5ab890e32180;  1 drivers
v0x5ab890dc6290_0 .net "remainder", 0 0, L_0x5ab890e33f50;  1 drivers
v0x5ab890dc6350_0 .net "result", 31 0, L_0x5ab890e35140;  alias, 1 drivers
L_0x7aa1382d4038 .functor BUFT 1, C4<00111111101101010000010011110011>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc6430_0 .net "sqrt_1by05", 31 0, L_0x7aa1382d4038;  1 drivers
L_0x7aa1382d40c8 .functor BUFT 1, C4<00111111001101010000010011110011>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc64f0_0 .net "sqrt_1by2", 31 0, L_0x7aa1382d40c8;  1 drivers
L_0x7aa1382d4080 .functor BUFT 1, C4<00111111101101010000010011110011>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc65b0_0 .net "sqrt_2", 31 0, L_0x7aa1382d4080;  1 drivers
v0x5ab890dc66a0_0 .net "temp", 31 0, L_0x5ab890e34480;  1 drivers
v0x5ab890dc6770_0 .net "temp1", 31 0, L_0x5ab890e16d60;  1 drivers
v0x5ab890dc6810_0 .net "temp2", 31 0, v0x5ab890d75710_0;  1 drivers
v0x5ab890dc6ce0_0 .net "temp3", 31 0, L_0x5ab890e23cb0;  1 drivers
v0x5ab890dc6dd0_0 .net "temp4", 31 0, v0x5ab890d77aa0_0;  1 drivers
v0x5ab890dc6e90_0 .net "temp5", 31 0, L_0x5ab890e30cf0;  1 drivers
v0x5ab890dc6f80_0 .net "temp6", 31 0, v0x5ab890d79e40_0;  1 drivers
v0x5ab890dc7040_0 .net "temp7", 31 0, L_0x5ab890e32c30;  1 drivers
v0x5ab890dc7110_0 .net "temp8", 31 0, L_0x5ab890e34fe0;  1 drivers
o0x7aa13833e1e8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890dc71e0_0 .net "underflow", 0 0, o0x7aa13833e1e8;  0 drivers
L_0x7aa1382d3ff0 .functor BUFT 1, C4<00111111010110101000001001111010>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc7280_0 .net "x0", 31 0, L_0x7aa1382d3ff0;  1 drivers
v0x5ab890dc7390_0 .net "x1", 31 0, L_0x5ab890e18180;  1 drivers
v0x5ab890dc74a0_0 .net "x2", 31 0, L_0x5ab890e25160;  1 drivers
v0x5ab890dc75b0_0 .net "x3", 31 0, L_0x5ab890e31ed0;  1 drivers
L_0x5ab890e0a950 .part v0x5ab890cff430_0, 31, 1;
L_0x5ab890e0a9f0 .part v0x5ab890cff430_0, 23, 8;
L_0x5ab890e0ab20 .part v0x5ab890cff430_0, 0, 23;
L_0x5ab890e16ea0 .concat [ 23 8 1 0], L_0x5ab890e0ab20, L_0x7aa1382d5088, L_0x7aa1382d5040;
L_0x5ab890e17d30 .part v0x5ab890d75710_0, 31, 1;
L_0x5ab890e17e20 .part v0x5ab890d75710_0, 23, 8;
L_0x5ab890e17ec0 .arith/sub 8, L_0x5ab890e17e20, L_0x7aa1382d51f0;
L_0x5ab890e18000 .part v0x5ab890d75710_0, 0, 23;
L_0x5ab890e18180 .concat [ 23 8 1 0], L_0x5ab890e18000, L_0x5ab890e17ec0, L_0x5ab890e17d30;
L_0x5ab890e23df0 .concat [ 23 8 1 0], L_0x5ab890e0ab20, L_0x7aa1382d61b0, L_0x7aa1382d6168;
L_0x5ab890e24c40 .part v0x5ab890d77aa0_0, 31, 1;
L_0x5ab890e24d30 .part v0x5ab890d77aa0_0, 23, 8;
L_0x5ab890e24e40 .arith/sub 8, L_0x5ab890e24d30, L_0x7aa1382d6318;
L_0x5ab890e24fb0 .part v0x5ab890d77aa0_0, 0, 23;
L_0x5ab890e25160 .concat [ 23 8 1 0], L_0x5ab890e24fb0, L_0x5ab890e24e40, L_0x5ab890e24c40;
L_0x5ab890e30e30 .concat [ 23 8 1 0], L_0x5ab890e0ab20, L_0x7aa1382d72d8, L_0x7aa1382d7290;
L_0x5ab890e31d40 .part v0x5ab890d79e40_0, 31, 1;
L_0x5ab890e31e30 .part v0x5ab890d79e40_0, 23, 8;
L_0x5ab890e31f70 .arith/sub 8, L_0x5ab890e31e30, L_0x7aa1382d7440;
L_0x5ab890e320e0 .part v0x5ab890d79e40_0, 0, 23;
L_0x5ab890e31ed0 .concat [ 23 8 1 0], L_0x5ab890e320e0, L_0x5ab890e31f70, L_0x5ab890e31d40;
L_0x5ab890e32d30 .cmp/ge 8, L_0x5ab890e0a9f0, L_0x7aa1382d7518;
L_0x5ab890e32180 .functor MUXZ 1, L_0x7aa1382d75a8, L_0x7aa1382d7560, L_0x5ab890e32d30, C4<>;
L_0x5ab890e33030 .concat [ 8 24 0 0], L_0x5ab890e0a9f0, L_0x7aa1382d75f0;
L_0x5ab890e331a0 .arith/sub 32, L_0x5ab890e33030, L_0x7aa1382d7638;
L_0x5ab890e33290 .arith/div 32, L_0x5ab890e331a0, L_0x7aa1382d7680;
L_0x5ab890e330d0 .concat [ 8 24 0 0], L_0x5ab890e0a9f0, L_0x7aa1382d76c8;
L_0x5ab890e33540 .arith/sub 32, L_0x5ab890e330d0, L_0x7aa1382d7710;
L_0x5ab890e333d0 .arith/div 32, L_0x5ab890e33540, L_0x7aa1382d7758;
L_0x5ab890e33810 .functor MUXZ 32, L_0x5ab890e333d0, L_0x5ab890e33290, L_0x5ab890e32180, C4<>;
L_0x5ab890e339b0 .part L_0x5ab890e33810, 0, 8;
L_0x5ab890e33aa0 .concat [ 8 24 0 0], L_0x5ab890e0a9f0, L_0x7aa1382d77a0;
L_0x5ab890e33900 .arith/sub 32, L_0x5ab890e33aa0, L_0x7aa1382d77e8;
L_0x5ab890e33cf0 .arith/mod 32, L_0x5ab890e33900, L_0x7aa1382d7830;
L_0x5ab890e33f50 .part L_0x5ab890e33cf0, 0, 1;
L_0x5ab890e34040 .part L_0x5ab890e32c30, 31, 1;
L_0x5ab890e33e30 .part L_0x5ab890e32c30, 23, 8;
L_0x5ab890e342a0 .arith/sum 8, L_0x5ab890e339b0, L_0x5ab890e33e30;
L_0x5ab890e340e0 .part L_0x5ab890e32c30, 0, 23;
L_0x5ab890e34480 .concat [ 23 8 1 0], L_0x5ab890e340e0, L_0x5ab890e342a0, L_0x5ab890e34040;
L_0x5ab890e35140 .functor MUXZ 32, L_0x5ab890e34480, L_0x5ab890e34fe0, L_0x5ab890e33f50, C4<>;
S_0x5ab890d73590 .scope module, "A1" "FloatingAddition" 9 27, 5 2 0, S_0x5ab890d73240;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890d73790 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
v0x5ab890d73ff0_0 .net "A", 31 0, L_0x5ab890e16d60;  alias, 1 drivers
v0x5ab890d740d0_0 .net "A_Exponent", 7 0, L_0x5ab890e174b0;  1 drivers
v0x5ab890d741b0_0 .net "A_Mantissa", 23 0, L_0x5ab890e17100;  1 drivers
v0x5ab890d742a0_0 .net "A_sign", 0 0, L_0x5ab890e17690;  1 drivers
v0x5ab890d74360_0 .var "A_swap", 31 0;
v0x5ab890d74490_0 .net "B", 31 0, L_0x7aa1382d3ff0;  alias, 1 drivers
v0x5ab890d74570_0 .net "B_Exponent", 7 0, L_0x5ab890e175a0;  1 drivers
v0x5ab890d74650_0 .net "B_Mantissa", 23 0, L_0x5ab890e17310;  1 drivers
v0x5ab890d74730_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890d74810_0 .net "B_sign", 0 0, L_0x5ab890e17730;  1 drivers
v0x5ab890d748d0_0 .var "B_swap", 31 0;
v0x5ab890d749b0_0 .var "Exponent", 7 0;
v0x5ab890d74a90_0 .var "Mantissa", 22 0;
v0x5ab890d74b70_0 .var "Sign", 0 0;
v0x5ab890d74c30_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d50d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d74d10_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d50d0;  1 drivers
L_0x7aa1382d5160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d74df0_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d5160;  1 drivers
v0x5ab890d74ed0_0 .net *"_ivl_23", 30 0, L_0x5ab890e17820;  1 drivers
L_0x7aa1382d51a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d74fb0_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d51a8;  1 drivers
v0x5ab890d75090_0 .net *"_ivl_29", 30 0, L_0x5ab890e17b00;  1 drivers
v0x5ab890d75170_0 .net *"_ivl_3", 22 0, L_0x5ab890e17060;  1 drivers
L_0x7aa1382d5118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d75250_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d5118;  1 drivers
v0x5ab890d75330_0 .net *"_ivl_9", 22 0, L_0x5ab890e17240;  1 drivers
v0x5ab890d75410_0 .var "carry", 0 0;
v0x5ab890d754d0_0 .net "comp", 0 0, v0x5ab890d73ea0_0;  1 drivers
v0x5ab890d75570_0 .var "diff_Exponent", 7 0;
v0x5ab890d75630_0 .var/i "i", 31 0;
v0x5ab890d75710_0 .var "result", 31 0;
E_0x5ab890d738c0/0 .event anyedge, v0x5ab890d73ea0_0, v0x5ab890d73ff0_0, v0x5ab890d74490_0, v0x5ab890d740d0_0;
E_0x5ab890d738c0/1 .event anyedge, v0x5ab890d74570_0, v0x5ab890d74650_0, v0x5ab890d75570_0, v0x5ab890d742a0_0;
E_0x5ab890d738c0/2 .event anyedge, v0x5ab890d74810_0, v0x5ab890d741b0_0, v0x5ab890d74730_0, v0x5ab890d75410_0;
E_0x5ab890d738c0/3 .event anyedge, v0x5ab890d74c30_0, v0x5ab890d749b0_0, v0x5ab890d74b70_0, v0x5ab890d74a90_0;
E_0x5ab890d738c0 .event/or E_0x5ab890d738c0/0, E_0x5ab890d738c0/1, E_0x5ab890d738c0/2, E_0x5ab890d738c0/3;
L_0x5ab890e17060 .part v0x5ab890d74360_0, 0, 23;
L_0x5ab890e17100 .concat [ 23 1 0 0], L_0x5ab890e17060, L_0x7aa1382d50d0;
L_0x5ab890e17240 .part v0x5ab890d748d0_0, 0, 23;
L_0x5ab890e17310 .concat [ 23 1 0 0], L_0x5ab890e17240, L_0x7aa1382d5118;
L_0x5ab890e174b0 .part v0x5ab890d74360_0, 23, 8;
L_0x5ab890e175a0 .part v0x5ab890d748d0_0, 23, 8;
L_0x5ab890e17690 .part v0x5ab890d74360_0, 31, 1;
L_0x5ab890e17730 .part v0x5ab890d748d0_0, 31, 1;
L_0x5ab890e17820 .part L_0x5ab890e16d60, 0, 31;
L_0x5ab890e17980 .concat [ 31 1 0 0], L_0x5ab890e17820, L_0x7aa1382d5160;
L_0x5ab890e17b00 .part L_0x7aa1382d3ff0, 0, 31;
L_0x5ab890e17ba0 .concat [ 31 1 0 0], L_0x5ab890e17b00, L_0x7aa1382d51a8;
S_0x5ab890d739b0 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890d73590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890d73cc0_0 .net "A", 31 0, L_0x5ab890e17980;  1 drivers
v0x5ab890d73dc0_0 .net "B", 31 0, L_0x5ab890e17ba0;  1 drivers
v0x5ab890d73ea0_0 .var "result", 0 0;
E_0x5ab890d73c40 .event anyedge, v0x5ab890d73cc0_0, v0x5ab890d73dc0_0, v0x5ab890d73ea0_0;
S_0x5ab890d75870 .scope module, "A2" "FloatingAddition" 9 31, 5 2 0, S_0x5ab890d73240;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890d75a00 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
v0x5ab890d76270_0 .net "A", 31 0, L_0x5ab890e23cb0;  alias, 1 drivers
v0x5ab890d76350_0 .net "A_Exponent", 7 0, L_0x5ab890e243c0;  1 drivers
v0x5ab890d76430_0 .net "A_Mantissa", 23 0, L_0x5ab890e24030;  1 drivers
v0x5ab890d76520_0 .net "A_sign", 0 0, L_0x5ab890e245a0;  1 drivers
v0x5ab890d765e0_0 .var "A_swap", 31 0;
v0x5ab890d76710_0 .net "B", 31 0, L_0x5ab890e18180;  alias, 1 drivers
v0x5ab890d767f0_0 .net "B_Exponent", 7 0, L_0x5ab890e244b0;  1 drivers
v0x5ab890d768d0_0 .net "B_Mantissa", 23 0, L_0x5ab890e24220;  1 drivers
v0x5ab890d769b0_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890d76a90_0 .net "B_sign", 0 0, L_0x5ab890e24640;  1 drivers
v0x5ab890d76b50_0 .var "B_swap", 31 0;
v0x5ab890d76c30_0 .var "Exponent", 7 0;
v0x5ab890d76d10_0 .var "Mantissa", 22 0;
v0x5ab890d76df0_0 .var "Sign", 0 0;
v0x5ab890d76eb0_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d61f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d76f90_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d61f8;  1 drivers
L_0x7aa1382d6288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d77070_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d6288;  1 drivers
v0x5ab890d77260_0 .net *"_ivl_23", 30 0, L_0x5ab890e24730;  1 drivers
L_0x7aa1382d62d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d77340_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d62d0;  1 drivers
v0x5ab890d77420_0 .net *"_ivl_29", 30 0, L_0x5ab890e24a10;  1 drivers
v0x5ab890d77500_0 .net *"_ivl_3", 22 0, L_0x5ab890e23f90;  1 drivers
L_0x7aa1382d6240 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d775e0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d6240;  1 drivers
v0x5ab890d776c0_0 .net *"_ivl_9", 22 0, L_0x5ab890e24150;  1 drivers
v0x5ab890d777a0_0 .var "carry", 0 0;
v0x5ab890d77860_0 .net "comp", 0 0, v0x5ab890d76120_0;  1 drivers
v0x5ab890d77900_0 .var "diff_Exponent", 7 0;
v0x5ab890d779c0_0 .var/i "i", 31 0;
v0x5ab890d77aa0_0 .var "result", 31 0;
E_0x5ab890d75b40/0 .event anyedge, v0x5ab890d76120_0, v0x5ab890d76270_0, v0x5ab890d76710_0, v0x5ab890d76350_0;
E_0x5ab890d75b40/1 .event anyedge, v0x5ab890d767f0_0, v0x5ab890d768d0_0, v0x5ab890d77900_0, v0x5ab890d76520_0;
E_0x5ab890d75b40/2 .event anyedge, v0x5ab890d76a90_0, v0x5ab890d76430_0, v0x5ab890d769b0_0, v0x5ab890d777a0_0;
E_0x5ab890d75b40/3 .event anyedge, v0x5ab890d76eb0_0, v0x5ab890d76c30_0, v0x5ab890d76df0_0, v0x5ab890d76d10_0;
E_0x5ab890d75b40 .event/or E_0x5ab890d75b40/0, E_0x5ab890d75b40/1, E_0x5ab890d75b40/2, E_0x5ab890d75b40/3;
L_0x5ab890e23f90 .part v0x5ab890d765e0_0, 0, 23;
L_0x5ab890e24030 .concat [ 23 1 0 0], L_0x5ab890e23f90, L_0x7aa1382d61f8;
L_0x5ab890e24150 .part v0x5ab890d76b50_0, 0, 23;
L_0x5ab890e24220 .concat [ 23 1 0 0], L_0x5ab890e24150, L_0x7aa1382d6240;
L_0x5ab890e243c0 .part v0x5ab890d765e0_0, 23, 8;
L_0x5ab890e244b0 .part v0x5ab890d76b50_0, 23, 8;
L_0x5ab890e245a0 .part v0x5ab890d765e0_0, 31, 1;
L_0x5ab890e24640 .part v0x5ab890d76b50_0, 31, 1;
L_0x5ab890e24730 .part L_0x5ab890e23cb0, 0, 31;
L_0x5ab890e24890 .concat [ 31 1 0 0], L_0x5ab890e24730, L_0x7aa1382d6288;
L_0x5ab890e24a10 .part L_0x5ab890e18180, 0, 31;
L_0x5ab890e24ab0 .concat [ 31 1 0 0], L_0x5ab890e24a10, L_0x7aa1382d62d0;
S_0x5ab890d75c30 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890d75870;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890d75f40_0 .net "A", 31 0, L_0x5ab890e24890;  1 drivers
v0x5ab890d76040_0 .net "B", 31 0, L_0x5ab890e24ab0;  1 drivers
v0x5ab890d76120_0 .var "result", 0 0;
E_0x5ab890d75ec0 .event anyedge, v0x5ab890d75f40_0, v0x5ab890d76040_0, v0x5ab890d76120_0;
S_0x5ab890d77c00 .scope module, "A3" "FloatingAddition" 9 35, 5 2 0, S_0x5ab890d73240;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890d77dc0 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
v0x5ab890d78610_0 .net "A", 31 0, L_0x5ab890e30cf0;  alias, 1 drivers
v0x5ab890d786f0_0 .net "A_Exponent", 7 0, L_0x5ab890e314c0;  1 drivers
v0x5ab890d787d0_0 .net "A_Mantissa", 23 0, L_0x5ab890e310e0;  1 drivers
v0x5ab890d788c0_0 .net "A_sign", 0 0, L_0x5ab890e316a0;  1 drivers
v0x5ab890d78980_0 .var "A_swap", 31 0;
v0x5ab890d78ab0_0 .net "B", 31 0, L_0x5ab890e25160;  alias, 1 drivers
v0x5ab890d78b90_0 .net "B_Exponent", 7 0, L_0x5ab890e315b0;  1 drivers
v0x5ab890d78c70_0 .net "B_Mantissa", 23 0, L_0x5ab890e31320;  1 drivers
v0x5ab890d78d50_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890d78e30_0 .net "B_sign", 0 0, L_0x5ab890e31740;  1 drivers
v0x5ab890d78ef0_0 .var "B_swap", 31 0;
v0x5ab890d78fd0_0 .var "Exponent", 7 0;
v0x5ab890d790b0_0 .var "Mantissa", 22 0;
v0x5ab890d79190_0 .var "Sign", 0 0;
v0x5ab890d79250_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d7320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d79330_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d7320;  1 drivers
L_0x7aa1382d73b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d79410_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d73b0;  1 drivers
v0x5ab890d79600_0 .net *"_ivl_23", 30 0, L_0x5ab890e31830;  1 drivers
L_0x7aa1382d73f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d796e0_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d73f8;  1 drivers
v0x5ab890d797c0_0 .net *"_ivl_29", 30 0, L_0x5ab890e31b10;  1 drivers
v0x5ab890d798a0_0 .net *"_ivl_3", 22 0, L_0x5ab890e31040;  1 drivers
L_0x7aa1382d7368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d79980_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d7368;  1 drivers
v0x5ab890d79a60_0 .net *"_ivl_9", 22 0, L_0x5ab890e31250;  1 drivers
v0x5ab890d79b40_0 .var "carry", 0 0;
v0x5ab890d79c00_0 .net "comp", 0 0, v0x5ab890d784c0_0;  1 drivers
v0x5ab890d79ca0_0 .var "diff_Exponent", 7 0;
v0x5ab890d79d60_0 .var/i "i", 31 0;
v0x5ab890d79e40_0 .var "result", 31 0;
E_0x5ab890d77f00/0 .event anyedge, v0x5ab890d784c0_0, v0x5ab890d78610_0, v0x5ab890d78ab0_0, v0x5ab890d786f0_0;
E_0x5ab890d77f00/1 .event anyedge, v0x5ab890d78b90_0, v0x5ab890d78c70_0, v0x5ab890d79ca0_0, v0x5ab890d788c0_0;
E_0x5ab890d77f00/2 .event anyedge, v0x5ab890d78e30_0, v0x5ab890d787d0_0, v0x5ab890d78d50_0, v0x5ab890d79b40_0;
E_0x5ab890d77f00/3 .event anyedge, v0x5ab890d79250_0, v0x5ab890d78fd0_0, v0x5ab890d79190_0, v0x5ab890d790b0_0;
E_0x5ab890d77f00 .event/or E_0x5ab890d77f00/0, E_0x5ab890d77f00/1, E_0x5ab890d77f00/2, E_0x5ab890d77f00/3;
L_0x5ab890e31040 .part v0x5ab890d78980_0, 0, 23;
L_0x5ab890e310e0 .concat [ 23 1 0 0], L_0x5ab890e31040, L_0x7aa1382d7320;
L_0x5ab890e31250 .part v0x5ab890d78ef0_0, 0, 23;
L_0x5ab890e31320 .concat [ 23 1 0 0], L_0x5ab890e31250, L_0x7aa1382d7368;
L_0x5ab890e314c0 .part v0x5ab890d78980_0, 23, 8;
L_0x5ab890e315b0 .part v0x5ab890d78ef0_0, 23, 8;
L_0x5ab890e316a0 .part v0x5ab890d78980_0, 31, 1;
L_0x5ab890e31740 .part v0x5ab890d78ef0_0, 31, 1;
L_0x5ab890e31830 .part L_0x5ab890e30cf0, 0, 31;
L_0x5ab890e31990 .concat [ 31 1 0 0], L_0x5ab890e31830, L_0x7aa1382d73b0;
L_0x5ab890e31b10 .part L_0x5ab890e25160, 0, 31;
L_0x5ab890e31bb0 .concat [ 31 1 0 0], L_0x5ab890e31b10, L_0x7aa1382d73f8;
S_0x5ab890d77fd0 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890d77c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890d782e0_0 .net "A", 31 0, L_0x5ab890e31990;  1 drivers
v0x5ab890d783e0_0 .net "B", 31 0, L_0x5ab890e31bb0;  1 drivers
v0x5ab890d784c0_0 .var "result", 0 0;
E_0x5ab890d78260 .event anyedge, v0x5ab890d782e0_0, v0x5ab890d783e0_0, v0x5ab890d784c0_0;
S_0x5ab890d79fa0 .scope module, "D1" "FloatingDivision" 9 26, 7 3 0, S_0x5ab890d73240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero_division";
    .port_info 4 /OUTPUT 32 "result";
P_0x5ab890d7a130 .param/l "XLEN" 0 7 3, +C4<00000000000000000000000000100000>;
L_0x5ab890e0eaa0 .functor OR 1, L_0x5ab890e16a20, L_0x5ab890e0af60, C4<0>, C4<0>;
v0x5ab890d8dfe0_0 .net "A", 31 0, L_0x5ab890e16ea0;  1 drivers
v0x5ab890d8e0c0_0 .net "B", 31 0, L_0x7aa1382d3ff0;  alias, 1 drivers
v0x5ab890d8e190_0 .net "Exponent", 7 0, L_0x5ab890e155d0;  1 drivers
v0x5ab890d8e260_0 .net *"_ivl_1", 7 0, L_0x5ab890e0abc0;  1 drivers
L_0x7aa1382d41a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8e340_0 .net/2u *"_ivl_10", 0 0, L_0x7aa1382d41a0;  1 drivers
v0x5ab890d8e420_0 .net *"_ivl_101", 22 0, L_0x5ab890e158b0;  1 drivers
v0x5ab890d8e500_0 .net *"_ivl_105", 7 0, L_0x5ab890e16710;  1 drivers
v0x5ab890d8e5e0_0 .net *"_ivl_106", 31 0, L_0x5ab890e16900;  1 drivers
L_0x7aa1382d4f68 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8e6c0_0 .net *"_ivl_109", 23 0, L_0x7aa1382d4f68;  1 drivers
L_0x7aa1382d4fb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8e7a0_0 .net/2u *"_ivl_110", 31 0, L_0x7aa1382d4fb0;  1 drivers
v0x5ab890d8e880_0 .net *"_ivl_112", 0 0, L_0x5ab890e16a20;  1 drivers
v0x5ab890d8e940_0 .net *"_ivl_115", 0 0, L_0x5ab890e0eaa0;  1 drivers
L_0x7aa1382d4ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8ea00_0 .net/2u *"_ivl_116", 31 0, L_0x7aa1382d4ff8;  1 drivers
L_0x7aa1382d41e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8eae0_0 .net/2u *"_ivl_12", 0 0, L_0x7aa1382d41e8;  1 drivers
L_0x7aa1382d42c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8ebc0_0 .net/2u *"_ivl_16", 0 0, L_0x7aa1382d42c0;  1 drivers
L_0x7aa1382d4308 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8eca0_0 .net/2u *"_ivl_18", 7 0, L_0x7aa1382d4308;  1 drivers
v0x5ab890d8ed80_0 .net *"_ivl_2", 31 0, L_0x5ab890e0ad20;  1 drivers
v0x5ab890d8ef70_0 .net *"_ivl_21", 22 0, L_0x5ab890e0bc40;  1 drivers
L_0x7aa1382d4500 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8f050_0 .net/2u *"_ivl_28", 0 0, L_0x7aa1382d4500;  1 drivers
v0x5ab890d8f130_0 .net *"_ivl_31", 30 0, L_0x5ab890e0cc40;  1 drivers
L_0x7aa1382d45d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8f210_0 .net/2u *"_ivl_34", 0 0, L_0x7aa1382d45d8;  1 drivers
L_0x7aa1382d4620 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8f2f0_0 .net/2u *"_ivl_36", 7 0, L_0x7aa1382d4620;  1 drivers
v0x5ab890d8f3d0_0 .net *"_ivl_39", 22 0, L_0x5ab890e0d910;  1 drivers
v0x5ab890d8f4b0_0 .net *"_ivl_45", 0 0, L_0x5ab890e0e910;  1 drivers
v0x5ab890d8f590_0 .net *"_ivl_47", 0 0, L_0x5ab890e0e9b0;  1 drivers
v0x5ab890d8f650_0 .net *"_ivl_49", 30 0, L_0x5ab890e0eb10;  1 drivers
L_0x7aa1382d4110 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8f730_0 .net *"_ivl_5", 23 0, L_0x7aa1382d4110;  1 drivers
L_0x7aa1382d48f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8f810_0 .net/2u *"_ivl_52", 0 0, L_0x7aa1382d48f0;  1 drivers
L_0x7aa1382d4938 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8f8f0_0 .net/2u *"_ivl_54", 7 0, L_0x7aa1382d4938;  1 drivers
v0x5ab890d8f9d0_0 .net *"_ivl_57", 22 0, L_0x5ab890e10870;  1 drivers
L_0x7aa1382d4158 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8fab0_0 .net/2u *"_ivl_6", 31 0, L_0x7aa1382d4158;  1 drivers
v0x5ab890d8fb90_0 .net *"_ivl_63", 0 0, L_0x5ab890e118f0;  1 drivers
v0x5ab890d8fc70_0 .net *"_ivl_65", 0 0, L_0x5ab890e11990;  1 drivers
v0x5ab890d8fd30_0 .net *"_ivl_67", 30 0, L_0x5ab890e11b20;  1 drivers
L_0x7aa1382d4c08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8fe10_0 .net/2u *"_ivl_70", 0 0, L_0x7aa1382d4c08;  1 drivers
L_0x7aa1382d4c50 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8fef0_0 .net/2u *"_ivl_72", 7 0, L_0x7aa1382d4c50;  1 drivers
v0x5ab890d8ffd0_0 .net *"_ivl_75", 22 0, L_0x5ab890e13120;  1 drivers
v0x5ab890d900b0_0 .net *"_ivl_8", 0 0, L_0x5ab890e0adf0;  1 drivers
v0x5ab890d90170_0 .net *"_ivl_81", 0 0, L_0x5ab890e14250;  1 drivers
v0x5ab890d90250_0 .net *"_ivl_83", 0 0, L_0x5ab890e142f0;  1 drivers
v0x5ab890d90310_0 .net *"_ivl_85", 30 0, L_0x5ab890e144b0;  1 drivers
v0x5ab890d903f0_0 .net *"_ivl_89", 7 0, L_0x5ab890e15220;  1 drivers
L_0x7aa1382d4e90 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890d904d0_0 .net/2u *"_ivl_90", 7 0, L_0x7aa1382d4e90;  1 drivers
v0x5ab890d905b0_0 .net *"_ivl_92", 7 0, L_0x5ab890e15320;  1 drivers
v0x5ab890d90690_0 .net *"_ivl_95", 7 0, L_0x5ab890e15530;  1 drivers
v0x5ab890d90770_0 .net *"_ivl_99", 0 0, L_0x5ab890e15810;  1 drivers
o0x7aa138332038 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890d90850_0 .net "clk", 0 0, o0x7aa138332038;  0 drivers
v0x5ab890d908f0_0 .net "reciprocal", 31 0, L_0x5ab890e15af0;  1 drivers
v0x5ab890d909b0_0 .net "result", 31 0, L_0x5ab890e16d60;  alias, 1 drivers
v0x5ab890d90a80_0 .net "result_unprotected", 31 0, L_0x5ab890e165e0;  1 drivers
v0x5ab890d90b50_0 .net "temp1", 31 0, L_0x5ab890e0ba10;  1 drivers
v0x5ab890d90c20_0 .net "temp2", 31 0, L_0x5ab890e0d740;  1 drivers
v0x5ab890d90cf0_0 .net "temp3", 31 0, v0x5ab890d7e910_0;  1 drivers
v0x5ab890d90d90_0 .net "temp4", 31 0, L_0x5ab890e10640;  1 drivers
v0x5ab890d90e50_0 .net "temp5", 31 0, v0x5ab890d80cb0_0;  1 drivers
v0x5ab890d90f40_0 .net "temp6", 31 0, L_0x5ab890e12ef0;  1 drivers
v0x5ab890d91000_0 .net "temp7", 31 0, v0x5ab890d83040_0;  1 drivers
v0x5ab890d910f0_0 .net "x0", 31 0, v0x5ab890d7c580_0;  1 drivers
v0x5ab890d911b0_0 .net "x1", 31 0, L_0x5ab890df5370;  1 drivers
v0x5ab890d91270_0 .net "x2", 31 0, L_0x5ab890e12500;  1 drivers
v0x5ab890d91330_0 .net "x3", 31 0, L_0x5ab890e15100;  1 drivers
v0x5ab890d913f0_0 .net "zero_division", 0 0, L_0x5ab890e0af60;  1 drivers
L_0x5ab890e0abc0 .part L_0x7aa1382d3ff0, 23, 8;
L_0x5ab890e0ad20 .concat [ 8 24 0 0], L_0x5ab890e0abc0, L_0x7aa1382d4110;
L_0x5ab890e0adf0 .cmp/eq 32, L_0x5ab890e0ad20, L_0x7aa1382d4158;
L_0x5ab890e0af60 .functor MUXZ 1, L_0x7aa1382d41e8, L_0x7aa1382d41a0, L_0x5ab890e0adf0, C4<>;
L_0x5ab890e0bc40 .part L_0x7aa1382d3ff0, 0, 23;
L_0x5ab890e0bd10 .concat [ 23 8 1 0], L_0x5ab890e0bc40, L_0x7aa1382d4308, L_0x7aa1382d42c0;
L_0x5ab890e0cc40 .part L_0x5ab890e0ba10, 0, 31;
L_0x5ab890e0cce0 .concat [ 31 1 0 0], L_0x5ab890e0cc40, L_0x7aa1382d4500;
L_0x5ab890e0d910 .part L_0x7aa1382d3ff0, 0, 23;
L_0x5ab890e0d9e0 .concat [ 23 8 1 0], L_0x5ab890e0d910, L_0x7aa1382d4620, L_0x7aa1382d45d8;
L_0x5ab890e0e910 .part L_0x5ab890e0d740, 31, 1;
L_0x5ab890e0e9b0 .reduce/nor L_0x5ab890e0e910;
L_0x5ab890e0eb10 .part L_0x5ab890e0d740, 0, 31;
L_0x5ab890e0ec40 .concat [ 31 1 0 0], L_0x5ab890e0eb10, L_0x5ab890e0e9b0;
L_0x5ab890e10870 .part L_0x7aa1382d3ff0, 0, 23;
L_0x5ab890e10940 .concat [ 23 8 1 0], L_0x5ab890e10870, L_0x7aa1382d4938, L_0x7aa1382d48f0;
L_0x5ab890e118f0 .part L_0x5ab890e10640, 31, 1;
L_0x5ab890e11990 .reduce/nor L_0x5ab890e118f0;
L_0x5ab890e11b20 .part L_0x5ab890e10640, 0, 31;
L_0x5ab890e11bc0 .concat [ 31 1 0 0], L_0x5ab890e11b20, L_0x5ab890e11990;
L_0x5ab890e13120 .part L_0x7aa1382d3ff0, 0, 23;
L_0x5ab890e13300 .concat [ 23 8 1 0], L_0x5ab890e13120, L_0x7aa1382d4c50, L_0x7aa1382d4c08;
L_0x5ab890e14250 .part L_0x5ab890e12ef0, 31, 1;
L_0x5ab890e142f0 .reduce/nor L_0x5ab890e14250;
L_0x5ab890e144b0 .part L_0x5ab890e12ef0, 0, 31;
L_0x5ab890e145e0 .concat [ 31 1 0 0], L_0x5ab890e144b0, L_0x5ab890e142f0;
L_0x5ab890e15220 .part L_0x5ab890e15100, 23, 8;
L_0x5ab890e15320 .arith/sum 8, L_0x5ab890e15220, L_0x7aa1382d4e90;
L_0x5ab890e15530 .part L_0x7aa1382d3ff0, 23, 8;
L_0x5ab890e155d0 .arith/sub 8, L_0x5ab890e15320, L_0x5ab890e15530;
L_0x5ab890e15810 .part L_0x7aa1382d3ff0, 31, 1;
L_0x5ab890e158b0 .part L_0x5ab890e15100, 0, 23;
L_0x5ab890e15af0 .concat [ 23 8 1 0], L_0x5ab890e158b0, L_0x5ab890e155d0, L_0x5ab890e15810;
L_0x5ab890e16710 .part L_0x5ab890e16ea0, 23, 8;
L_0x5ab890e16900 .concat [ 8 24 0 0], L_0x5ab890e16710, L_0x7aa1382d4f68;
L_0x5ab890e16a20 .cmp/eq 32, L_0x5ab890e16900, L_0x7aa1382d4fb0;
L_0x5ab890e16d60 .functor MUXZ 32, L_0x5ab890e165e0, L_0x7aa1382d4ff8, L_0x5ab890e0eaa0, C4<>;
S_0x5ab890d7a2e0 .scope module, "A1" "FloatingAddition" 7 21, 5 2 0, S_0x5ab890d79fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890d7a4c0 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d44b8 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v0x5ab890d7ad50_0 .net "A", 31 0, L_0x7aa1382d44b8;  1 drivers
v0x5ab890d7ae30_0 .net "A_Exponent", 7 0, L_0x5ab890e0c350;  1 drivers
v0x5ab890d7af10_0 .net "A_Mantissa", 23 0, L_0x5ab890e0bff0;  1 drivers
v0x5ab890d7b000_0 .net "A_sign", 0 0, L_0x5ab890e0c530;  1 drivers
v0x5ab890d7b0c0_0 .var "A_swap", 31 0;
v0x5ab890d7b1f0_0 .net "B", 31 0, L_0x5ab890e0cce0;  1 drivers
v0x5ab890d7b2d0_0 .net "B_Exponent", 7 0, L_0x5ab890e0c440;  1 drivers
v0x5ab890d7b3b0_0 .net "B_Mantissa", 23 0, L_0x5ab890e0c1b0;  1 drivers
v0x5ab890d7b490_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890d7b570_0 .net "B_sign", 0 0, L_0x5ab890e0c5d0;  1 drivers
v0x5ab890d7b630_0 .var "B_swap", 31 0;
v0x5ab890d7b710_0 .var "Exponent", 7 0;
v0x5ab890d7b7f0_0 .var "Mantissa", 22 0;
v0x5ab890d7b8d0_0 .var "Sign", 0 0;
v0x5ab890d7b990_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d4398 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d7ba70_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d4398;  1 drivers
L_0x7aa1382d4428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d7bb50_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d4428;  1 drivers
v0x5ab890d7bd40_0 .net *"_ivl_23", 30 0, L_0x5ab890e0c6c0;  1 drivers
L_0x7aa1382d4470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d7be20_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d4470;  1 drivers
v0x5ab890d7bf00_0 .net *"_ivl_29", 30 0, L_0x5ab890e0c990;  1 drivers
v0x5ab890d7bfe0_0 .net *"_ivl_3", 22 0, L_0x5ab890e0bf50;  1 drivers
L_0x7aa1382d43e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d7c0c0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d43e0;  1 drivers
v0x5ab890d7c1a0_0 .net *"_ivl_9", 22 0, L_0x5ab890e0c0e0;  1 drivers
v0x5ab890d7c280_0 .var "carry", 0 0;
v0x5ab890d7c340_0 .net "comp", 0 0, v0x5ab890d7ac00_0;  1 drivers
v0x5ab890d7c3e0_0 .var "diff_Exponent", 7 0;
v0x5ab890d7c4a0_0 .var/i "i", 31 0;
v0x5ab890d7c580_0 .var "result", 31 0;
E_0x5ab890d7a620/0 .event anyedge, v0x5ab890d7ac00_0, v0x5ab890d7ad50_0, v0x5ab890d7b1f0_0, v0x5ab890d7ae30_0;
E_0x5ab890d7a620/1 .event anyedge, v0x5ab890d7b2d0_0, v0x5ab890d7b3b0_0, v0x5ab890d7c3e0_0, v0x5ab890d7b000_0;
E_0x5ab890d7a620/2 .event anyedge, v0x5ab890d7b570_0, v0x5ab890d7af10_0, v0x5ab890d7b490_0, v0x5ab890d7c280_0;
E_0x5ab890d7a620/3 .event anyedge, v0x5ab890d7b990_0, v0x5ab890d7b710_0, v0x5ab890d7b8d0_0, v0x5ab890d7b7f0_0;
E_0x5ab890d7a620 .event/or E_0x5ab890d7a620/0, E_0x5ab890d7a620/1, E_0x5ab890d7a620/2, E_0x5ab890d7a620/3;
L_0x5ab890e0bf50 .part v0x5ab890d7b0c0_0, 0, 23;
L_0x5ab890e0bff0 .concat [ 23 1 0 0], L_0x5ab890e0bf50, L_0x7aa1382d4398;
L_0x5ab890e0c0e0 .part v0x5ab890d7b630_0, 0, 23;
L_0x5ab890e0c1b0 .concat [ 23 1 0 0], L_0x5ab890e0c0e0, L_0x7aa1382d43e0;
L_0x5ab890e0c350 .part v0x5ab890d7b0c0_0, 23, 8;
L_0x5ab890e0c440 .part v0x5ab890d7b630_0, 23, 8;
L_0x5ab890e0c530 .part v0x5ab890d7b0c0_0, 31, 1;
L_0x5ab890e0c5d0 .part v0x5ab890d7b630_0, 31, 1;
L_0x5ab890e0c6c0 .part L_0x7aa1382d44b8, 0, 31;
L_0x5ab890e0c7c0 .concat [ 31 1 0 0], L_0x5ab890e0c6c0, L_0x7aa1382d4428;
L_0x5ab890e0c990 .part L_0x5ab890e0cce0, 0, 31;
L_0x5ab890e0ca60 .concat [ 31 1 0 0], L_0x5ab890e0c990, L_0x7aa1382d4470;
S_0x5ab890d7a710 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890d7a2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890d7aa20_0 .net "A", 31 0, L_0x5ab890e0c7c0;  1 drivers
v0x5ab890d7ab20_0 .net "B", 31 0, L_0x5ab890e0ca60;  1 drivers
v0x5ab890d7ac00_0 .var "result", 0 0;
E_0x5ab890d7a9a0 .event anyedge, v0x5ab890d7aa20_0, v0x5ab890d7ab20_0, v0x5ab890d7ac00_0;
S_0x5ab890d7c6e0 .scope module, "A2" "FloatingAddition" 7 26, 5 2 0, S_0x5ab890d79fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890d7c870 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d4788 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d7d0e0_0 .net "A", 31 0, L_0x7aa1382d4788;  1 drivers
v0x5ab890d7d1c0_0 .net "A_Exponent", 7 0, L_0x5ab890e0e020;  1 drivers
v0x5ab890d7d2a0_0 .net "A_Mantissa", 23 0, L_0x5ab890e0dc90;  1 drivers
v0x5ab890d7d390_0 .net "A_sign", 0 0, L_0x5ab890e0e200;  1 drivers
v0x5ab890d7d450_0 .var "A_swap", 31 0;
v0x5ab890d7d580_0 .net "B", 31 0, L_0x5ab890e0ec40;  1 drivers
v0x5ab890d7d660_0 .net "B_Exponent", 7 0, L_0x5ab890e0e110;  1 drivers
v0x5ab890d7d740_0 .net "B_Mantissa", 23 0, L_0x5ab890e0de80;  1 drivers
v0x5ab890d7d820_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890d7d900_0 .net "B_sign", 0 0, L_0x5ab890e0e2a0;  1 drivers
v0x5ab890d7d9c0_0 .var "B_swap", 31 0;
v0x5ab890d7daa0_0 .var "Exponent", 7 0;
v0x5ab890d7db80_0 .var "Mantissa", 22 0;
v0x5ab890d7dc60_0 .var "Sign", 0 0;
v0x5ab890d7dd20_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d4668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d7de00_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d4668;  1 drivers
L_0x7aa1382d46f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d7dee0_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d46f8;  1 drivers
v0x5ab890d7e0d0_0 .net *"_ivl_23", 30 0, L_0x5ab890e0e390;  1 drivers
L_0x7aa1382d4740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d7e1b0_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d4740;  1 drivers
v0x5ab890d7e290_0 .net *"_ivl_29", 30 0, L_0x5ab890e0e660;  1 drivers
v0x5ab890d7e370_0 .net *"_ivl_3", 22 0, L_0x5ab890e0dbf0;  1 drivers
L_0x7aa1382d46b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d7e450_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d46b0;  1 drivers
v0x5ab890d7e530_0 .net *"_ivl_9", 22 0, L_0x5ab890e0ddb0;  1 drivers
v0x5ab890d7e610_0 .var "carry", 0 0;
v0x5ab890d7e6d0_0 .net "comp", 0 0, v0x5ab890d7cf90_0;  1 drivers
v0x5ab890d7e770_0 .var "diff_Exponent", 7 0;
v0x5ab890d7e830_0 .var/i "i", 31 0;
v0x5ab890d7e910_0 .var "result", 31 0;
E_0x5ab890d7c9b0/0 .event anyedge, v0x5ab890d7cf90_0, v0x5ab890d7d0e0_0, v0x5ab890d7d580_0, v0x5ab890d7d1c0_0;
E_0x5ab890d7c9b0/1 .event anyedge, v0x5ab890d7d660_0, v0x5ab890d7d740_0, v0x5ab890d7e770_0, v0x5ab890d7d390_0;
E_0x5ab890d7c9b0/2 .event anyedge, v0x5ab890d7d900_0, v0x5ab890d7d2a0_0, v0x5ab890d7d820_0, v0x5ab890d7e610_0;
E_0x5ab890d7c9b0/3 .event anyedge, v0x5ab890d7dd20_0, v0x5ab890d7daa0_0, v0x5ab890d7dc60_0, v0x5ab890d7db80_0;
E_0x5ab890d7c9b0 .event/or E_0x5ab890d7c9b0/0, E_0x5ab890d7c9b0/1, E_0x5ab890d7c9b0/2, E_0x5ab890d7c9b0/3;
L_0x5ab890e0dbf0 .part v0x5ab890d7d450_0, 0, 23;
L_0x5ab890e0dc90 .concat [ 23 1 0 0], L_0x5ab890e0dbf0, L_0x7aa1382d4668;
L_0x5ab890e0ddb0 .part v0x5ab890d7d9c0_0, 0, 23;
L_0x5ab890e0de80 .concat [ 23 1 0 0], L_0x5ab890e0ddb0, L_0x7aa1382d46b0;
L_0x5ab890e0e020 .part v0x5ab890d7d450_0, 23, 8;
L_0x5ab890e0e110 .part v0x5ab890d7d9c0_0, 23, 8;
L_0x5ab890e0e200 .part v0x5ab890d7d450_0, 31, 1;
L_0x5ab890e0e2a0 .part v0x5ab890d7d9c0_0, 31, 1;
L_0x5ab890e0e390 .part L_0x7aa1382d4788, 0, 31;
L_0x5ab890e0e490 .concat [ 31 1 0 0], L_0x5ab890e0e390, L_0x7aa1382d46f8;
L_0x5ab890e0e660 .part L_0x5ab890e0ec40, 0, 31;
L_0x5ab890e0e730 .concat [ 31 1 0 0], L_0x5ab890e0e660, L_0x7aa1382d4740;
S_0x5ab890d7caa0 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890d7c6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890d7cdb0_0 .net "A", 31 0, L_0x5ab890e0e490;  1 drivers
v0x5ab890d7ceb0_0 .net "B", 31 0, L_0x5ab890e0e730;  1 drivers
v0x5ab890d7cf90_0 .var "result", 0 0;
E_0x5ab890d7cd30 .event anyedge, v0x5ab890d7cdb0_0, v0x5ab890d7ceb0_0, v0x5ab890d7cf90_0;
S_0x5ab890d7ea70 .scope module, "A3" "FloatingAddition" 7 31, 5 2 0, S_0x5ab890d79fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890d7ec30 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d4aa0 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d7f480_0 .net "A", 31 0, L_0x7aa1382d4aa0;  1 drivers
v0x5ab890d7f560_0 .net "A_Exponent", 7 0, L_0x5ab890e11000;  1 drivers
v0x5ab890d7f640_0 .net "A_Mantissa", 23 0, L_0x5ab890e10c20;  1 drivers
v0x5ab890d7f730_0 .net "A_sign", 0 0, L_0x5ab890e111e0;  1 drivers
v0x5ab890d7f7f0_0 .var "A_swap", 31 0;
v0x5ab890d7f920_0 .net "B", 31 0, L_0x5ab890e11bc0;  1 drivers
v0x5ab890d7fa00_0 .net "B_Exponent", 7 0, L_0x5ab890e110f0;  1 drivers
v0x5ab890d7fae0_0 .net "B_Mantissa", 23 0, L_0x5ab890e10e60;  1 drivers
v0x5ab890d7fbc0_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890d7fca0_0 .net "B_sign", 0 0, L_0x5ab890e11280;  1 drivers
v0x5ab890d7fd60_0 .var "B_swap", 31 0;
v0x5ab890d7fe40_0 .var "Exponent", 7 0;
v0x5ab890d7ff20_0 .var "Mantissa", 22 0;
v0x5ab890d80000_0 .var "Sign", 0 0;
v0x5ab890d800c0_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d4980 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d801a0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d4980;  1 drivers
L_0x7aa1382d4a10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d80280_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d4a10;  1 drivers
v0x5ab890d80470_0 .net *"_ivl_23", 30 0, L_0x5ab890e11370;  1 drivers
L_0x7aa1382d4a58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d80550_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d4a58;  1 drivers
v0x5ab890d80630_0 .net *"_ivl_29", 30 0, L_0x5ab890e11640;  1 drivers
v0x5ab890d80710_0 .net *"_ivl_3", 22 0, L_0x5ab890e10b80;  1 drivers
L_0x7aa1382d49c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d807f0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d49c8;  1 drivers
v0x5ab890d808d0_0 .net *"_ivl_9", 22 0, L_0x5ab890e10d90;  1 drivers
v0x5ab890d809b0_0 .var "carry", 0 0;
v0x5ab890d80a70_0 .net "comp", 0 0, v0x5ab890d7f330_0;  1 drivers
v0x5ab890d80b10_0 .var "diff_Exponent", 7 0;
v0x5ab890d80bd0_0 .var/i "i", 31 0;
v0x5ab890d80cb0_0 .var "result", 31 0;
E_0x5ab890d7ed70/0 .event anyedge, v0x5ab890d7f330_0, v0x5ab890d7f480_0, v0x5ab890d7f920_0, v0x5ab890d7f560_0;
E_0x5ab890d7ed70/1 .event anyedge, v0x5ab890d7fa00_0, v0x5ab890d7fae0_0, v0x5ab890d80b10_0, v0x5ab890d7f730_0;
E_0x5ab890d7ed70/2 .event anyedge, v0x5ab890d7fca0_0, v0x5ab890d7f640_0, v0x5ab890d7fbc0_0, v0x5ab890d809b0_0;
E_0x5ab890d7ed70/3 .event anyedge, v0x5ab890d800c0_0, v0x5ab890d7fe40_0, v0x5ab890d80000_0, v0x5ab890d7ff20_0;
E_0x5ab890d7ed70 .event/or E_0x5ab890d7ed70/0, E_0x5ab890d7ed70/1, E_0x5ab890d7ed70/2, E_0x5ab890d7ed70/3;
L_0x5ab890e10b80 .part v0x5ab890d7f7f0_0, 0, 23;
L_0x5ab890e10c20 .concat [ 23 1 0 0], L_0x5ab890e10b80, L_0x7aa1382d4980;
L_0x5ab890e10d90 .part v0x5ab890d7fd60_0, 0, 23;
L_0x5ab890e10e60 .concat [ 23 1 0 0], L_0x5ab890e10d90, L_0x7aa1382d49c8;
L_0x5ab890e11000 .part v0x5ab890d7f7f0_0, 23, 8;
L_0x5ab890e110f0 .part v0x5ab890d7fd60_0, 23, 8;
L_0x5ab890e111e0 .part v0x5ab890d7f7f0_0, 31, 1;
L_0x5ab890e11280 .part v0x5ab890d7fd60_0, 31, 1;
L_0x5ab890e11370 .part L_0x7aa1382d4aa0, 0, 31;
L_0x5ab890e11470 .concat [ 31 1 0 0], L_0x5ab890e11370, L_0x7aa1382d4a10;
L_0x5ab890e11640 .part L_0x5ab890e11bc0, 0, 31;
L_0x5ab890e11710 .concat [ 31 1 0 0], L_0x5ab890e11640, L_0x7aa1382d4a58;
S_0x5ab890d7ee40 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890d7ea70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890d7f150_0 .net "A", 31 0, L_0x5ab890e11470;  1 drivers
v0x5ab890d7f250_0 .net "B", 31 0, L_0x5ab890e11710;  1 drivers
v0x5ab890d7f330_0 .var "result", 0 0;
E_0x5ab890d7f0d0 .event anyedge, v0x5ab890d7f150_0, v0x5ab890d7f250_0, v0x5ab890d7f330_0;
S_0x5ab890d80e10 .scope module, "A4" "FloatingAddition" 7 36, 5 2 0, S_0x5ab890d79fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890d80fa0 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d4db8 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d81810_0 .net "A", 31 0, L_0x7aa1382d4db8;  1 drivers
v0x5ab890d818f0_0 .net "A_Exponent", 7 0, L_0x5ab890e13960;  1 drivers
v0x5ab890d819d0_0 .net "A_Mantissa", 23 0, L_0x5ab890e13580;  1 drivers
v0x5ab890d81ac0_0 .net "A_sign", 0 0, L_0x5ab890e13b40;  1 drivers
v0x5ab890d81b80_0 .var "A_swap", 31 0;
v0x5ab890d81cb0_0 .net "B", 31 0, L_0x5ab890e145e0;  1 drivers
v0x5ab890d81d90_0 .net "B_Exponent", 7 0, L_0x5ab890e13a50;  1 drivers
v0x5ab890d81e70_0 .net "B_Mantissa", 23 0, L_0x5ab890e137c0;  1 drivers
v0x5ab890d81f50_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890d82030_0 .net "B_sign", 0 0, L_0x5ab890e13be0;  1 drivers
v0x5ab890d820f0_0 .var "B_swap", 31 0;
v0x5ab890d821d0_0 .var "Exponent", 7 0;
v0x5ab890d822b0_0 .var "Mantissa", 22 0;
v0x5ab890d82390_0 .var "Sign", 0 0;
v0x5ab890d82450_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d4c98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d82530_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d4c98;  1 drivers
L_0x7aa1382d4d28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d82610_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d4d28;  1 drivers
v0x5ab890d82800_0 .net *"_ivl_23", 30 0, L_0x5ab890e13cd0;  1 drivers
L_0x7aa1382d4d70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d828e0_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d4d70;  1 drivers
v0x5ab890d829c0_0 .net *"_ivl_29", 30 0, L_0x5ab890e13fa0;  1 drivers
v0x5ab890d82aa0_0 .net *"_ivl_3", 22 0, L_0x5ab890e134e0;  1 drivers
L_0x7aa1382d4ce0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d82b80_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d4ce0;  1 drivers
v0x5ab890d82c60_0 .net *"_ivl_9", 22 0, L_0x5ab890e136f0;  1 drivers
v0x5ab890d82d40_0 .var "carry", 0 0;
v0x5ab890d82e00_0 .net "comp", 0 0, v0x5ab890d816c0_0;  1 drivers
v0x5ab890d82ea0_0 .var "diff_Exponent", 7 0;
v0x5ab890d82f60_0 .var/i "i", 31 0;
v0x5ab890d83040_0 .var "result", 31 0;
E_0x5ab890d810e0/0 .event anyedge, v0x5ab890d816c0_0, v0x5ab890d81810_0, v0x5ab890d81cb0_0, v0x5ab890d818f0_0;
E_0x5ab890d810e0/1 .event anyedge, v0x5ab890d81d90_0, v0x5ab890d81e70_0, v0x5ab890d82ea0_0, v0x5ab890d81ac0_0;
E_0x5ab890d810e0/2 .event anyedge, v0x5ab890d82030_0, v0x5ab890d819d0_0, v0x5ab890d81f50_0, v0x5ab890d82d40_0;
E_0x5ab890d810e0/3 .event anyedge, v0x5ab890d82450_0, v0x5ab890d821d0_0, v0x5ab890d82390_0, v0x5ab890d822b0_0;
E_0x5ab890d810e0 .event/or E_0x5ab890d810e0/0, E_0x5ab890d810e0/1, E_0x5ab890d810e0/2, E_0x5ab890d810e0/3;
L_0x5ab890e134e0 .part v0x5ab890d81b80_0, 0, 23;
L_0x5ab890e13580 .concat [ 23 1 0 0], L_0x5ab890e134e0, L_0x7aa1382d4c98;
L_0x5ab890e136f0 .part v0x5ab890d820f0_0, 0, 23;
L_0x5ab890e137c0 .concat [ 23 1 0 0], L_0x5ab890e136f0, L_0x7aa1382d4ce0;
L_0x5ab890e13960 .part v0x5ab890d81b80_0, 23, 8;
L_0x5ab890e13a50 .part v0x5ab890d820f0_0, 23, 8;
L_0x5ab890e13b40 .part v0x5ab890d81b80_0, 31, 1;
L_0x5ab890e13be0 .part v0x5ab890d820f0_0, 31, 1;
L_0x5ab890e13cd0 .part L_0x7aa1382d4db8, 0, 31;
L_0x5ab890e13dd0 .concat [ 31 1 0 0], L_0x5ab890e13cd0, L_0x7aa1382d4d28;
L_0x5ab890e13fa0 .part L_0x5ab890e145e0, 0, 31;
L_0x5ab890e14070 .concat [ 31 1 0 0], L_0x5ab890e13fa0, L_0x7aa1382d4d70;
S_0x5ab890d811d0 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890d80e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890d814e0_0 .net "A", 31 0, L_0x5ab890e13dd0;  1 drivers
v0x5ab890d815e0_0 .net "B", 31 0, L_0x5ab890e14070;  1 drivers
v0x5ab890d816c0_0 .var "result", 0 0;
E_0x5ab890d81460 .event anyedge, v0x5ab890d814e0_0, v0x5ab890d815e0_0, v0x5ab890d816c0_0;
S_0x5ab890d831a0 .scope module, "M1" "FloatingMultiplication" 7 19, 8 2 0, S_0x5ab890d79fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d83380 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d834e0_0 .net "A", 31 0, L_0x5ab890e0bd10;  1 drivers
v0x5ab890d835e0_0 .net "A_Exponent", 7 0, L_0x5ab890e0b5d0;  1 drivers
v0x5ab890d836c0_0 .net "A_Mantissa", 23 0, L_0x5ab890e0b1f0;  1 drivers
v0x5ab890d837b0_0 .net "A_sign", 0 0, L_0x5ab890e0b7b0;  1 drivers
L_0x7aa1382d4350 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v0x5ab890d83870_0 .net "B", 31 0, L_0x7aa1382d4350;  1 drivers
v0x5ab890d839a0_0 .net "B_Exponent", 7 0, L_0x5ab890e0b6c0;  1 drivers
v0x5ab890d83a80_0 .net "B_Mantissa", 23 0, L_0x5ab890e0b430;  1 drivers
v0x5ab890d83b60_0 .net "B_sign", 0 0, L_0x5ab890e0b850;  1 drivers
v0x5ab890d83c20_0 .var "Exponent", 7 0;
v0x5ab890d83d90_0 .net "Mantissa", 22 0, L_0x5ab890e0b940;  1 drivers
v0x5ab890d83e70_0 .var "Sign", 0 0;
v0x5ab890d83f30_0 .var "Temp_Exponent", 8 0;
v0x5ab890d84010_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d4230 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d840f0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d4230;  1 drivers
v0x5ab890d841d0_0 .net *"_ivl_3", 22 0, L_0x5ab890e0b150;  1 drivers
L_0x7aa1382d4278 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d842b0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d4278;  1 drivers
v0x5ab890d84390_0 .net *"_ivl_9", 22 0, L_0x5ab890e0b360;  1 drivers
v0x5ab890d84580_0 .net "clk", 0 0, o0x7aa138332038;  alias, 0 drivers
v0x5ab890d84640_0 .net "result", 31 0, L_0x5ab890e0ba10;  alias, 1 drivers
E_0x5ab890d83450/0 .event anyedge, v0x5ab890d835e0_0, v0x5ab890d839a0_0, v0x5ab890d836c0_0, v0x5ab890d83a80_0;
E_0x5ab890d83450/1 .event anyedge, v0x5ab890d84010_0, v0x5ab890d83c20_0, v0x5ab890d837b0_0, v0x5ab890d83b60_0;
E_0x5ab890d83450 .event/or E_0x5ab890d83450/0, E_0x5ab890d83450/1;
L_0x5ab890e0b150 .part L_0x5ab890e0bd10, 0, 23;
L_0x5ab890e0b1f0 .concat [ 23 1 0 0], L_0x5ab890e0b150, L_0x7aa1382d4230;
L_0x5ab890e0b360 .part L_0x7aa1382d4350, 0, 23;
L_0x5ab890e0b430 .concat [ 23 1 0 0], L_0x5ab890e0b360, L_0x7aa1382d4278;
L_0x5ab890e0b5d0 .part L_0x5ab890e0bd10, 23, 8;
L_0x5ab890e0b6c0 .part L_0x7aa1382d4350, 23, 8;
L_0x5ab890e0b7b0 .part L_0x5ab890e0bd10, 31, 1;
L_0x5ab890e0b850 .part L_0x7aa1382d4350, 31, 1;
L_0x5ab890e0b940 .part v0x5ab890d84010_0, 23, 23;
L_0x5ab890e0ba10 .concat [ 23 8 1 0], L_0x5ab890e0b940, v0x5ab890d83c20_0, v0x5ab890d83e70_0;
S_0x5ab890d847a0 .scope module, "M2" "FloatingMultiplication" 7 24, 8 2 0, S_0x5ab890d79fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d84930 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d84ab0_0 .net "A", 31 0, L_0x5ab890e0d9e0;  1 drivers
v0x5ab890d84bb0_0 .net "A_Exponent", 7 0, L_0x5ab890e0d320;  1 drivers
v0x5ab890d84c90_0 .net "A_Mantissa", 23 0, L_0x5ab890e0cf60;  1 drivers
v0x5ab890d84d80_0 .net "A_sign", 0 0, L_0x5ab890e0d4b0;  1 drivers
v0x5ab890d84e40_0 .net "B", 31 0, v0x5ab890d7c580_0;  alias, 1 drivers
v0x5ab890d84f50_0 .net "B_Exponent", 7 0, L_0x5ab890e0d410;  1 drivers
v0x5ab890d85010_0 .net "B_Mantissa", 23 0, L_0x5ab890e0d1d0;  1 drivers
v0x5ab890d850f0_0 .net "B_sign", 0 0, L_0x5ab890e0d550;  1 drivers
v0x5ab890d851b0_0 .var "Exponent", 7 0;
v0x5ab890d85320_0 .net "Mantissa", 22 0, L_0x5ab890e0d640;  1 drivers
v0x5ab890d85400_0 .var "Sign", 0 0;
v0x5ab890d854c0_0 .var "Temp_Exponent", 8 0;
v0x5ab890d855a0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d4548 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d85680_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d4548;  1 drivers
v0x5ab890d85760_0 .net *"_ivl_3", 22 0, L_0x5ab890e0cec0;  1 drivers
L_0x7aa1382d4590 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d85840_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d4590;  1 drivers
v0x5ab890d85920_0 .net *"_ivl_9", 22 0, L_0x5ab890e0d0a0;  1 drivers
v0x5ab890d85b10_0 .net "clk", 0 0, o0x7aa138332038;  alias, 0 drivers
v0x5ab890d85be0_0 .net "result", 31 0, L_0x5ab890e0d740;  alias, 1 drivers
E_0x5ab890d84a00/0 .event anyedge, v0x5ab890d84bb0_0, v0x5ab890d84f50_0, v0x5ab890d84c90_0, v0x5ab890d85010_0;
E_0x5ab890d84a00/1 .event anyedge, v0x5ab890d855a0_0, v0x5ab890d851b0_0, v0x5ab890d84d80_0, v0x5ab890d850f0_0;
E_0x5ab890d84a00 .event/or E_0x5ab890d84a00/0, E_0x5ab890d84a00/1;
L_0x5ab890e0cec0 .part L_0x5ab890e0d9e0, 0, 23;
L_0x5ab890e0cf60 .concat [ 23 1 0 0], L_0x5ab890e0cec0, L_0x7aa1382d4548;
L_0x5ab890e0d0a0 .part v0x5ab890d7c580_0, 0, 23;
L_0x5ab890e0d1d0 .concat [ 23 1 0 0], L_0x5ab890e0d0a0, L_0x7aa1382d4590;
L_0x5ab890e0d320 .part L_0x5ab890e0d9e0, 23, 8;
L_0x5ab890e0d410 .part v0x5ab890d7c580_0, 23, 8;
L_0x5ab890e0d4b0 .part L_0x5ab890e0d9e0, 31, 1;
L_0x5ab890e0d550 .part v0x5ab890d7c580_0, 31, 1;
L_0x5ab890e0d640 .part v0x5ab890d855a0_0, 23, 23;
L_0x5ab890e0d740 .concat [ 23 8 1 0], L_0x5ab890e0d640, v0x5ab890d851b0_0, v0x5ab890d85400_0;
S_0x5ab890d85d50 .scope module, "M3" "FloatingMultiplication" 7 27, 8 2 0, S_0x5ab890d79fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d85ee0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d86060_0 .net "A", 31 0, v0x5ab890d7c580_0;  alias, 1 drivers
v0x5ab890d86190_0 .net "A_Exponent", 7 0, L_0x5ab890df4f70;  1 drivers
v0x5ab890d86270_0 .net "A_Mantissa", 23 0, L_0x5ab890e0ee20;  1 drivers
v0x5ab890d86330_0 .net "A_sign", 0 0, L_0x5ab890df50b0;  1 drivers
v0x5ab890d863f0_0 .net "B", 31 0, v0x5ab890d7e910_0;  alias, 1 drivers
v0x5ab890d86500_0 .net "B_Exponent", 7 0, L_0x5ab890df5010;  1 drivers
v0x5ab890d865c0_0 .net "B_Mantissa", 23 0, L_0x5ab890df4e00;  1 drivers
v0x5ab890d866a0_0 .net "B_sign", 0 0, L_0x5ab890df5150;  1 drivers
v0x5ab890d86760_0 .var "Exponent", 7 0;
v0x5ab890d868d0_0 .net "Mantissa", 22 0, L_0x5ab890df5270;  1 drivers
v0x5ab890d869b0_0 .var "Sign", 0 0;
v0x5ab890d86a70_0 .var "Temp_Exponent", 8 0;
v0x5ab890d86b50_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d47d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d86c30_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d47d0;  1 drivers
v0x5ab890d86d10_0 .net *"_ivl_3", 22 0, L_0x5ab890e0ed80;  1 drivers
L_0x7aa1382d4818 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d86df0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d4818;  1 drivers
v0x5ab890d86ed0_0 .net *"_ivl_9", 22 0, L_0x5ab890df4d60;  1 drivers
v0x5ab890d870c0_0 .net "clk", 0 0, o0x7aa138332038;  alias, 0 drivers
v0x5ab890d87160_0 .net "result", 31 0, L_0x5ab890df5370;  alias, 1 drivers
E_0x5ab890d85fb0/0 .event anyedge, v0x5ab890d86190_0, v0x5ab890d86500_0, v0x5ab890d86270_0, v0x5ab890d865c0_0;
E_0x5ab890d85fb0/1 .event anyedge, v0x5ab890d86b50_0, v0x5ab890d86760_0, v0x5ab890d86330_0, v0x5ab890d866a0_0;
E_0x5ab890d85fb0 .event/or E_0x5ab890d85fb0/0, E_0x5ab890d85fb0/1;
L_0x5ab890e0ed80 .part v0x5ab890d7c580_0, 0, 23;
L_0x5ab890e0ee20 .concat [ 23 1 0 0], L_0x5ab890e0ed80, L_0x7aa1382d47d0;
L_0x5ab890df4d60 .part v0x5ab890d7e910_0, 0, 23;
L_0x5ab890df4e00 .concat [ 23 1 0 0], L_0x5ab890df4d60, L_0x7aa1382d4818;
L_0x5ab890df4f70 .part v0x5ab890d7c580_0, 23, 8;
L_0x5ab890df5010 .part v0x5ab890d7e910_0, 23, 8;
L_0x5ab890df50b0 .part v0x5ab890d7c580_0, 31, 1;
L_0x5ab890df5150 .part v0x5ab890d7e910_0, 31, 1;
L_0x5ab890df5270 .part v0x5ab890d86b50_0, 23, 23;
L_0x5ab890df5370 .concat [ 23 8 1 0], L_0x5ab890df5270, v0x5ab890d86760_0, v0x5ab890d869b0_0;
S_0x5ab890d872c0 .scope module, "M4" "FloatingMultiplication" 7 30, 8 2 0, S_0x5ab890d79fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d874a0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d87620_0 .net "A", 31 0, L_0x5ab890e10940;  1 drivers
v0x5ab890d87720_0 .net "A_Exponent", 7 0, L_0x5ab890e101f0;  1 drivers
v0x5ab890d87800_0 .net "A_Mantissa", 23 0, L_0x5ab890e10010;  1 drivers
v0x5ab890d878f0_0 .net "A_sign", 0 0, L_0x5ab890e10380;  1 drivers
v0x5ab890d879b0_0 .net "B", 31 0, L_0x5ab890df5370;  alias, 1 drivers
v0x5ab890d87ac0_0 .net "B_Exponent", 7 0, L_0x5ab890e102e0;  1 drivers
v0x5ab890d87b80_0 .net "B_Mantissa", 23 0, L_0x5ab890e10150;  1 drivers
v0x5ab890d87c60_0 .net "B_sign", 0 0, L_0x5ab890e10420;  1 drivers
v0x5ab890d87d20_0 .var "Exponent", 7 0;
v0x5ab890d87e90_0 .net "Mantissa", 22 0, L_0x5ab890e10540;  1 drivers
v0x5ab890d87f70_0 .var "Sign", 0 0;
v0x5ab890d88030_0 .var "Temp_Exponent", 8 0;
v0x5ab890d88110_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d4860 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d881f0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d4860;  1 drivers
v0x5ab890d882d0_0 .net *"_ivl_3", 22 0, L_0x5ab890e0ff70;  1 drivers
L_0x7aa1382d48a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d883b0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d48a8;  1 drivers
v0x5ab890d88490_0 .net *"_ivl_9", 22 0, L_0x5ab890e100b0;  1 drivers
v0x5ab890d88680_0 .net "clk", 0 0, o0x7aa138332038;  alias, 0 drivers
v0x5ab890d88720_0 .net "result", 31 0, L_0x5ab890e10640;  alias, 1 drivers
E_0x5ab890d87570/0 .event anyedge, v0x5ab890d87720_0, v0x5ab890d87ac0_0, v0x5ab890d87800_0, v0x5ab890d87b80_0;
E_0x5ab890d87570/1 .event anyedge, v0x5ab890d88110_0, v0x5ab890d87d20_0, v0x5ab890d878f0_0, v0x5ab890d87c60_0;
E_0x5ab890d87570 .event/or E_0x5ab890d87570/0, E_0x5ab890d87570/1;
L_0x5ab890e0ff70 .part L_0x5ab890e10940, 0, 23;
L_0x5ab890e10010 .concat [ 23 1 0 0], L_0x5ab890e0ff70, L_0x7aa1382d4860;
L_0x5ab890e100b0 .part L_0x5ab890df5370, 0, 23;
L_0x5ab890e10150 .concat [ 23 1 0 0], L_0x5ab890e100b0, L_0x7aa1382d48a8;
L_0x5ab890e101f0 .part L_0x5ab890e10940, 23, 8;
L_0x5ab890e102e0 .part L_0x5ab890df5370, 23, 8;
L_0x5ab890e10380 .part L_0x5ab890e10940, 31, 1;
L_0x5ab890e10420 .part L_0x5ab890df5370, 31, 1;
L_0x5ab890e10540 .part v0x5ab890d88110_0, 23, 23;
L_0x5ab890e10640 .concat [ 23 8 1 0], L_0x5ab890e10540, v0x5ab890d87d20_0, v0x5ab890d87f70_0;
S_0x5ab890d888b0 .scope module, "M5" "FloatingMultiplication" 7 32, 8 2 0, S_0x5ab890d79fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d83330 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d88c00_0 .net "A", 31 0, L_0x5ab890df5370;  alias, 1 drivers
v0x5ab890d88d30_0 .net "A_Exponent", 7 0, L_0x5ab890e12100;  1 drivers
v0x5ab890d88e10_0 .net "A_Mantissa", 23 0, L_0x5ab890e11db0;  1 drivers
v0x5ab890d88ed0_0 .net "A_sign", 0 0, L_0x5ab890e12240;  1 drivers
v0x5ab890d88f90_0 .net "B", 31 0, v0x5ab890d80cb0_0;  alias, 1 drivers
v0x5ab890d890a0_0 .net "B_Exponent", 7 0, L_0x5ab890e121a0;  1 drivers
v0x5ab890d89160_0 .net "B_Mantissa", 23 0, L_0x5ab890e11f90;  1 drivers
v0x5ab890d89240_0 .net "B_sign", 0 0, L_0x5ab890e122e0;  1 drivers
v0x5ab890d89300_0 .var "Exponent", 7 0;
v0x5ab890d89470_0 .net "Mantissa", 22 0, L_0x5ab890e12400;  1 drivers
v0x5ab890d89550_0 .var "Sign", 0 0;
v0x5ab890d89610_0 .var "Temp_Exponent", 8 0;
v0x5ab890d896f0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d4ae8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d897d0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d4ae8;  1 drivers
v0x5ab890d898b0_0 .net *"_ivl_3", 22 0, L_0x5ab890e11a80;  1 drivers
L_0x7aa1382d4b30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d89990_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d4b30;  1 drivers
v0x5ab890d89a70_0 .net *"_ivl_9", 22 0, L_0x5ab890e11ef0;  1 drivers
v0x5ab890d89c60_0 .net "clk", 0 0, o0x7aa138332038;  alias, 0 drivers
v0x5ab890d89d00_0 .net "result", 31 0, L_0x5ab890e12500;  alias, 1 drivers
E_0x5ab890d88b50/0 .event anyedge, v0x5ab890d88d30_0, v0x5ab890d890a0_0, v0x5ab890d88e10_0, v0x5ab890d89160_0;
E_0x5ab890d88b50/1 .event anyedge, v0x5ab890d896f0_0, v0x5ab890d89300_0, v0x5ab890d88ed0_0, v0x5ab890d89240_0;
E_0x5ab890d88b50 .event/or E_0x5ab890d88b50/0, E_0x5ab890d88b50/1;
L_0x5ab890e11a80 .part L_0x5ab890df5370, 0, 23;
L_0x5ab890e11db0 .concat [ 23 1 0 0], L_0x5ab890e11a80, L_0x7aa1382d4ae8;
L_0x5ab890e11ef0 .part v0x5ab890d80cb0_0, 0, 23;
L_0x5ab890e11f90 .concat [ 23 1 0 0], L_0x5ab890e11ef0, L_0x7aa1382d4b30;
L_0x5ab890e12100 .part L_0x5ab890df5370, 23, 8;
L_0x5ab890e121a0 .part v0x5ab890d80cb0_0, 23, 8;
L_0x5ab890e12240 .part L_0x5ab890df5370, 31, 1;
L_0x5ab890e122e0 .part v0x5ab890d80cb0_0, 31, 1;
L_0x5ab890e12400 .part v0x5ab890d896f0_0, 23, 23;
L_0x5ab890e12500 .concat [ 23 8 1 0], L_0x5ab890e12400, v0x5ab890d89300_0, v0x5ab890d89550_0;
S_0x5ab890d89e90 .scope module, "M6" "FloatingMultiplication" 7 35, 8 2 0, S_0x5ab890d79fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d89030 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d8a1e0_0 .net "A", 31 0, L_0x5ab890e13300;  1 drivers
v0x5ab890d8a2e0_0 .net "A_Exponent", 7 0, L_0x5ab890e12ad0;  1 drivers
v0x5ab890d8a3c0_0 .net "A_Mantissa", 23 0, L_0x5ab890e127c0;  1 drivers
v0x5ab890d8a4b0_0 .net "A_sign", 0 0, L_0x5ab890e12c60;  1 drivers
v0x5ab890d8a570_0 .net "B", 31 0, L_0x5ab890e12500;  alias, 1 drivers
v0x5ab890d8a680_0 .net "B_Exponent", 7 0, L_0x5ab890e12bc0;  1 drivers
v0x5ab890d8a740_0 .net "B_Mantissa", 23 0, L_0x5ab890e12930;  1 drivers
v0x5ab890d8a820_0 .net "B_sign", 0 0, L_0x5ab890e12d00;  1 drivers
v0x5ab890d8a8e0_0 .var "Exponent", 7 0;
v0x5ab890d8aa50_0 .net "Mantissa", 22 0, L_0x5ab890e12df0;  1 drivers
v0x5ab890d8ab30_0 .var "Sign", 0 0;
v0x5ab890d8abf0_0 .var "Temp_Exponent", 8 0;
v0x5ab890d8acd0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d4b78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8adb0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d4b78;  1 drivers
v0x5ab890d8ae90_0 .net *"_ivl_3", 22 0, L_0x5ab890e126c0;  1 drivers
L_0x7aa1382d4bc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8af70_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d4bc0;  1 drivers
v0x5ab890d8b050_0 .net *"_ivl_9", 22 0, L_0x5ab890e12890;  1 drivers
v0x5ab890d8b240_0 .net "clk", 0 0, o0x7aa138332038;  alias, 0 drivers
v0x5ab890d8b2e0_0 .net "result", 31 0, L_0x5ab890e12ef0;  alias, 1 drivers
E_0x5ab890d8a130/0 .event anyedge, v0x5ab890d8a2e0_0, v0x5ab890d8a680_0, v0x5ab890d8a3c0_0, v0x5ab890d8a740_0;
E_0x5ab890d8a130/1 .event anyedge, v0x5ab890d8acd0_0, v0x5ab890d8a8e0_0, v0x5ab890d8a4b0_0, v0x5ab890d8a820_0;
E_0x5ab890d8a130 .event/or E_0x5ab890d8a130/0, E_0x5ab890d8a130/1;
L_0x5ab890e126c0 .part L_0x5ab890e13300, 0, 23;
L_0x5ab890e127c0 .concat [ 23 1 0 0], L_0x5ab890e126c0, L_0x7aa1382d4b78;
L_0x5ab890e12890 .part L_0x5ab890e12500, 0, 23;
L_0x5ab890e12930 .concat [ 23 1 0 0], L_0x5ab890e12890, L_0x7aa1382d4bc0;
L_0x5ab890e12ad0 .part L_0x5ab890e13300, 23, 8;
L_0x5ab890e12bc0 .part L_0x5ab890e12500, 23, 8;
L_0x5ab890e12c60 .part L_0x5ab890e13300, 31, 1;
L_0x5ab890e12d00 .part L_0x5ab890e12500, 31, 1;
L_0x5ab890e12df0 .part v0x5ab890d8acd0_0, 23, 23;
L_0x5ab890e12ef0 .concat [ 23 8 1 0], L_0x5ab890e12df0, v0x5ab890d8a8e0_0, v0x5ab890d8ab30_0;
S_0x5ab890d8b470 .scope module, "M7" "FloatingMultiplication" 7 37, 8 2 0, S_0x5ab890d79fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d8b600 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d8b780_0 .net "A", 31 0, L_0x5ab890e12500;  alias, 1 drivers
v0x5ab890d8b8b0_0 .net "A_Exponent", 7 0, L_0x5ab890e14d00;  1 drivers
v0x5ab890d8b990_0 .net "A_Mantissa", 23 0, L_0x5ab890e149b0;  1 drivers
v0x5ab890d8ba50_0 .net "A_sign", 0 0, L_0x5ab890e14e40;  1 drivers
v0x5ab890d8bb10_0 .net "B", 31 0, v0x5ab890d83040_0;  alias, 1 drivers
v0x5ab890d8bc20_0 .net "B_Exponent", 7 0, L_0x5ab890e14da0;  1 drivers
v0x5ab890d8bce0_0 .net "B_Mantissa", 23 0, L_0x5ab890e14b90;  1 drivers
v0x5ab890d8bdc0_0 .net "B_sign", 0 0, L_0x5ab890e14ee0;  1 drivers
v0x5ab890d8be80_0 .var "Exponent", 7 0;
v0x5ab890d8bff0_0 .net "Mantissa", 22 0, L_0x5ab890e15000;  1 drivers
v0x5ab890d8c0d0_0 .var "Sign", 0 0;
v0x5ab890d8c190_0 .var "Temp_Exponent", 8 0;
v0x5ab890d8c270_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d4e00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8c350_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d4e00;  1 drivers
v0x5ab890d8c430_0 .net *"_ivl_3", 22 0, L_0x5ab890e14800;  1 drivers
L_0x7aa1382d4e48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8c510_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d4e48;  1 drivers
v0x5ab890d8c5f0_0 .net *"_ivl_9", 22 0, L_0x5ab890e14af0;  1 drivers
v0x5ab890d8c7e0_0 .net "clk", 0 0, o0x7aa138332038;  alias, 0 drivers
v0x5ab890d8c880_0 .net "result", 31 0, L_0x5ab890e15100;  alias, 1 drivers
E_0x5ab890d8b6d0/0 .event anyedge, v0x5ab890d8b8b0_0, v0x5ab890d8bc20_0, v0x5ab890d8b990_0, v0x5ab890d8bce0_0;
E_0x5ab890d8b6d0/1 .event anyedge, v0x5ab890d8c270_0, v0x5ab890d8be80_0, v0x5ab890d8ba50_0, v0x5ab890d8bdc0_0;
E_0x5ab890d8b6d0 .event/or E_0x5ab890d8b6d0/0, E_0x5ab890d8b6d0/1;
L_0x5ab890e14800 .part L_0x5ab890e12500, 0, 23;
L_0x5ab890e149b0 .concat [ 23 1 0 0], L_0x5ab890e14800, L_0x7aa1382d4e00;
L_0x5ab890e14af0 .part v0x5ab890d83040_0, 0, 23;
L_0x5ab890e14b90 .concat [ 23 1 0 0], L_0x5ab890e14af0, L_0x7aa1382d4e48;
L_0x5ab890e14d00 .part L_0x5ab890e12500, 23, 8;
L_0x5ab890e14da0 .part v0x5ab890d83040_0, 23, 8;
L_0x5ab890e14e40 .part L_0x5ab890e12500, 31, 1;
L_0x5ab890e14ee0 .part v0x5ab890d83040_0, 31, 1;
L_0x5ab890e15000 .part v0x5ab890d8c270_0, 23, 23;
L_0x5ab890e15100 .concat [ 23 8 1 0], L_0x5ab890e15000, v0x5ab890d8be80_0, v0x5ab890d8c0d0_0;
S_0x5ab890d8ca10 .scope module, "M8" "FloatingMultiplication" 7 44, 8 2 0, S_0x5ab890d79fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d8cba0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d8cd20_0 .net "A", 31 0, L_0x5ab890e16ea0;  alias, 1 drivers
v0x5ab890d8ce20_0 .net "A_Exponent", 7 0, L_0x5ab890e160f0;  1 drivers
v0x5ab890d8cf00_0 .net "A_Mantissa", 23 0, L_0x5ab890e15da0;  1 drivers
v0x5ab890d8cff0_0 .net "A_sign", 0 0, L_0x5ab890e162c0;  1 drivers
v0x5ab890d8d0b0_0 .net "B", 31 0, L_0x5ab890e15af0;  alias, 1 drivers
v0x5ab890d8d1e0_0 .net "B_Exponent", 7 0, L_0x5ab890e16190;  1 drivers
v0x5ab890d8d2c0_0 .net "B_Mantissa", 23 0, L_0x5ab890e15f80;  1 drivers
v0x5ab890d8d3a0_0 .net "B_sign", 0 0, L_0x5ab890e163f0;  1 drivers
v0x5ab890d8d460_0 .var "Exponent", 7 0;
v0x5ab890d8d5d0_0 .net "Mantissa", 22 0, L_0x5ab890e164e0;  1 drivers
v0x5ab890d8d6b0_0 .var "Sign", 0 0;
v0x5ab890d8d770_0 .var "Temp_Exponent", 8 0;
v0x5ab890d8d850_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d4ed8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8d930_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d4ed8;  1 drivers
v0x5ab890d8da10_0 .net *"_ivl_3", 22 0, L_0x5ab890e15cb0;  1 drivers
L_0x7aa1382d4f20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d8daf0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d4f20;  1 drivers
v0x5ab890d8dbd0_0 .net *"_ivl_9", 22 0, L_0x5ab890e15ee0;  1 drivers
o0x7aa138333b98 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890d8ddc0_0 .net "clk", 0 0, o0x7aa138333b98;  0 drivers
v0x5ab890d8de80_0 .net "result", 31 0, L_0x5ab890e165e0;  alias, 1 drivers
E_0x5ab890d8cc70/0 .event anyedge, v0x5ab890d8ce20_0, v0x5ab890d8d1e0_0, v0x5ab890d8cf00_0, v0x5ab890d8d2c0_0;
E_0x5ab890d8cc70/1 .event anyedge, v0x5ab890d8d850_0, v0x5ab890d8d460_0, v0x5ab890d8cff0_0, v0x5ab890d8d3a0_0;
E_0x5ab890d8cc70 .event/or E_0x5ab890d8cc70/0, E_0x5ab890d8cc70/1;
L_0x5ab890e15cb0 .part L_0x5ab890e16ea0, 0, 23;
L_0x5ab890e15da0 .concat [ 23 1 0 0], L_0x5ab890e15cb0, L_0x7aa1382d4ed8;
L_0x5ab890e15ee0 .part L_0x5ab890e15af0, 0, 23;
L_0x5ab890e15f80 .concat [ 23 1 0 0], L_0x5ab890e15ee0, L_0x7aa1382d4f20;
L_0x5ab890e160f0 .part L_0x5ab890e16ea0, 23, 8;
L_0x5ab890e16190 .part L_0x5ab890e15af0, 23, 8;
L_0x5ab890e162c0 .part L_0x5ab890e16ea0, 31, 1;
L_0x5ab890e163f0 .part L_0x5ab890e15af0, 31, 1;
L_0x5ab890e164e0 .part v0x5ab890d8d850_0, 23, 23;
L_0x5ab890e165e0 .concat [ 23 8 1 0], L_0x5ab890e164e0, v0x5ab890d8d460_0, v0x5ab890d8d6b0_0;
S_0x5ab890d91560 .scope module, "D2" "FloatingDivision" 9 30, 7 3 0, S_0x5ab890d73240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero_division";
    .port_info 4 /OUTPUT 32 "result";
P_0x5ab890d91790 .param/l "XLEN" 0 7 3, +C4<00000000000000000000000000100000>;
L_0x5ab890e1c100 .functor OR 1, L_0x5ab890e23970, L_0x5ab890e18620, C4<0>, C4<0>;
v0x5ab890da54f0_0 .net "A", 31 0, L_0x5ab890e23df0;  1 drivers
v0x5ab890da55d0_0 .net "B", 31 0, L_0x5ab890e18180;  alias, 1 drivers
v0x5ab890da56a0_0 .net "Exponent", 7 0, L_0x5ab890e224f0;  1 drivers
v0x5ab890da5770_0 .net *"_ivl_1", 7 0, L_0x5ab890e182c0;  1 drivers
L_0x7aa1382d52c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890da5850_0 .net/2u *"_ivl_10", 0 0, L_0x7aa1382d52c8;  1 drivers
v0x5ab890da5930_0 .net *"_ivl_101", 22 0, L_0x5ab890e22800;  1 drivers
v0x5ab890da5a10_0 .net *"_ivl_105", 7 0, L_0x5ab890e23660;  1 drivers
v0x5ab890da5af0_0 .net *"_ivl_106", 31 0, L_0x5ab890e23850;  1 drivers
L_0x7aa1382d6090 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890da5bd0_0 .net *"_ivl_109", 23 0, L_0x7aa1382d6090;  1 drivers
L_0x7aa1382d60d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890da5cb0_0 .net/2u *"_ivl_110", 31 0, L_0x7aa1382d60d8;  1 drivers
v0x5ab890da5d90_0 .net *"_ivl_112", 0 0, L_0x5ab890e23970;  1 drivers
v0x5ab890da5e50_0 .net *"_ivl_115", 0 0, L_0x5ab890e1c100;  1 drivers
L_0x7aa1382d6120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890da5f10_0 .net/2u *"_ivl_116", 31 0, L_0x7aa1382d6120;  1 drivers
L_0x7aa1382d5310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890da5ff0_0 .net/2u *"_ivl_12", 0 0, L_0x7aa1382d5310;  1 drivers
L_0x7aa1382d53e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890da60d0_0 .net/2u *"_ivl_16", 0 0, L_0x7aa1382d53e8;  1 drivers
L_0x7aa1382d5430 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890da61b0_0 .net/2u *"_ivl_18", 7 0, L_0x7aa1382d5430;  1 drivers
v0x5ab890da6290_0 .net *"_ivl_2", 31 0, L_0x5ab890e183f0;  1 drivers
v0x5ab890da6480_0 .net *"_ivl_21", 22 0, L_0x5ab890e192a0;  1 drivers
L_0x7aa1382d5628 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890da6560_0 .net/2u *"_ivl_28", 0 0, L_0x7aa1382d5628;  1 drivers
v0x5ab890da6640_0 .net *"_ivl_31", 30 0, L_0x5ab890e1a2a0;  1 drivers
L_0x7aa1382d5700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890da6720_0 .net/2u *"_ivl_34", 0 0, L_0x7aa1382d5700;  1 drivers
L_0x7aa1382d5748 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890da6800_0 .net/2u *"_ivl_36", 7 0, L_0x7aa1382d5748;  1 drivers
v0x5ab890da68e0_0 .net *"_ivl_39", 22 0, L_0x5ab890e1af70;  1 drivers
v0x5ab890da69c0_0 .net *"_ivl_45", 0 0, L_0x5ab890e1bf70;  1 drivers
v0x5ab890da6aa0_0 .net *"_ivl_47", 0 0, L_0x5ab890e1c010;  1 drivers
v0x5ab890da6b60_0 .net *"_ivl_49", 30 0, L_0x5ab890e1c170;  1 drivers
L_0x7aa1382d5238 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890da6c40_0 .net *"_ivl_5", 23 0, L_0x7aa1382d5238;  1 drivers
L_0x7aa1382d5a18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890da6d20_0 .net/2u *"_ivl_52", 0 0, L_0x7aa1382d5a18;  1 drivers
L_0x7aa1382d5a60 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890da6e00_0 .net/2u *"_ivl_54", 7 0, L_0x7aa1382d5a60;  1 drivers
v0x5ab890da6ee0_0 .net *"_ivl_57", 22 0, L_0x5ab890e1d790;  1 drivers
L_0x7aa1382d5280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890da6fc0_0 .net/2u *"_ivl_6", 31 0, L_0x7aa1382d5280;  1 drivers
v0x5ab890da70a0_0 .net *"_ivl_63", 0 0, L_0x5ab890e1e810;  1 drivers
v0x5ab890da7180_0 .net *"_ivl_65", 0 0, L_0x5ab890e1e8b0;  1 drivers
v0x5ab890da7450_0 .net *"_ivl_67", 30 0, L_0x5ab890e1ea40;  1 drivers
L_0x7aa1382d5d30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890da7530_0 .net/2u *"_ivl_70", 0 0, L_0x7aa1382d5d30;  1 drivers
L_0x7aa1382d5d78 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890da7610_0 .net/2u *"_ivl_72", 7 0, L_0x7aa1382d5d78;  1 drivers
v0x5ab890da76f0_0 .net *"_ivl_75", 22 0, L_0x5ab890e20150;  1 drivers
v0x5ab890da77d0_0 .net *"_ivl_8", 0 0, L_0x5ab890e184e0;  1 drivers
v0x5ab890da7890_0 .net *"_ivl_81", 0 0, L_0x5ab890e21280;  1 drivers
v0x5ab890da7970_0 .net *"_ivl_83", 0 0, L_0x5ab890e21320;  1 drivers
v0x5ab890da7a30_0 .net *"_ivl_85", 30 0, L_0x5ab890e214e0;  1 drivers
v0x5ab890da7b10_0 .net *"_ivl_89", 7 0, L_0x5ab890e22120;  1 drivers
L_0x7aa1382d5fb8 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890da7bf0_0 .net/2u *"_ivl_90", 7 0, L_0x7aa1382d5fb8;  1 drivers
v0x5ab890da7cd0_0 .net *"_ivl_92", 7 0, L_0x5ab890e221c0;  1 drivers
v0x5ab890da7db0_0 .net *"_ivl_95", 7 0, L_0x5ab890e22420;  1 drivers
v0x5ab890da7e90_0 .net *"_ivl_99", 0 0, L_0x5ab890e22760;  1 drivers
o0x7aa138336448 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890da7f70_0 .net "clk", 0 0, o0x7aa138336448;  0 drivers
v0x5ab890da8010_0 .net "reciprocal", 31 0, L_0x5ab890e22a40;  1 drivers
v0x5ab890da80d0_0 .net "result", 31 0, L_0x5ab890e23cb0;  alias, 1 drivers
v0x5ab890da81a0_0 .net "result_unprotected", 31 0, L_0x5ab890e23530;  1 drivers
v0x5ab890da8270_0 .net "temp1", 31 0, L_0x5ab890e190d0;  1 drivers
v0x5ab890da8340_0 .net "temp2", 31 0, L_0x5ab890e1ada0;  1 drivers
v0x5ab890da8410_0 .net "temp3", 31 0, v0x5ab890d95e20_0;  1 drivers
v0x5ab890da84b0_0 .net "temp4", 31 0, L_0x5ab890e1d5c0;  1 drivers
v0x5ab890da8570_0 .net "temp5", 31 0, v0x5ab890d981c0_0;  1 drivers
v0x5ab890da8660_0 .net "temp6", 31 0, L_0x5ab890e1ff20;  1 drivers
v0x5ab890da8720_0 .net "temp7", 31 0, v0x5ab890d9a550_0;  1 drivers
v0x5ab890da8810_0 .net "x0", 31 0, v0x5ab890d93a90_0;  1 drivers
v0x5ab890da88d0_0 .net "x1", 31 0, L_0x5ab890e1cbd0;  1 drivers
v0x5ab890da8990_0 .net "x2", 31 0, L_0x5ab890e1f530;  1 drivers
v0x5ab890da8a50_0 .net "x3", 31 0, L_0x5ab890e22080;  1 drivers
v0x5ab890da8b10_0 .net "zero_division", 0 0, L_0x5ab890e18620;  1 drivers
L_0x5ab890e182c0 .part L_0x5ab890e18180, 23, 8;
L_0x5ab890e183f0 .concat [ 8 24 0 0], L_0x5ab890e182c0, L_0x7aa1382d5238;
L_0x5ab890e184e0 .cmp/eq 32, L_0x5ab890e183f0, L_0x7aa1382d5280;
L_0x5ab890e18620 .functor MUXZ 1, L_0x7aa1382d5310, L_0x7aa1382d52c8, L_0x5ab890e184e0, C4<>;
L_0x5ab890e192a0 .part L_0x5ab890e18180, 0, 23;
L_0x5ab890e19370 .concat [ 23 8 1 0], L_0x5ab890e192a0, L_0x7aa1382d5430, L_0x7aa1382d53e8;
L_0x5ab890e1a2a0 .part L_0x5ab890e190d0, 0, 31;
L_0x5ab890e1a340 .concat [ 31 1 0 0], L_0x5ab890e1a2a0, L_0x7aa1382d5628;
L_0x5ab890e1af70 .part L_0x5ab890e18180, 0, 23;
L_0x5ab890e1b040 .concat [ 23 8 1 0], L_0x5ab890e1af70, L_0x7aa1382d5748, L_0x7aa1382d5700;
L_0x5ab890e1bf70 .part L_0x5ab890e1ada0, 31, 1;
L_0x5ab890e1c010 .reduce/nor L_0x5ab890e1bf70;
L_0x5ab890e1c170 .part L_0x5ab890e1ada0, 0, 31;
L_0x5ab890e1c2a0 .concat [ 31 1 0 0], L_0x5ab890e1c170, L_0x5ab890e1c010;
L_0x5ab890e1d790 .part L_0x5ab890e18180, 0, 23;
L_0x5ab890e1d860 .concat [ 23 8 1 0], L_0x5ab890e1d790, L_0x7aa1382d5a60, L_0x7aa1382d5a18;
L_0x5ab890e1e810 .part L_0x5ab890e1d5c0, 31, 1;
L_0x5ab890e1e8b0 .reduce/nor L_0x5ab890e1e810;
L_0x5ab890e1ea40 .part L_0x5ab890e1d5c0, 0, 31;
L_0x5ab890e1eae0 .concat [ 31 1 0 0], L_0x5ab890e1ea40, L_0x5ab890e1e8b0;
L_0x5ab890e20150 .part L_0x5ab890e18180, 0, 23;
L_0x5ab890e20330 .concat [ 23 8 1 0], L_0x5ab890e20150, L_0x7aa1382d5d78, L_0x7aa1382d5d30;
L_0x5ab890e21280 .part L_0x5ab890e1ff20, 31, 1;
L_0x5ab890e21320 .reduce/nor L_0x5ab890e21280;
L_0x5ab890e214e0 .part L_0x5ab890e1ff20, 0, 31;
L_0x5ab890e21610 .concat [ 31 1 0 0], L_0x5ab890e214e0, L_0x5ab890e21320;
L_0x5ab890e22120 .part L_0x5ab890e22080, 23, 8;
L_0x5ab890e221c0 .arith/sum 8, L_0x5ab890e22120, L_0x7aa1382d5fb8;
L_0x5ab890e22420 .part L_0x5ab890e18180, 23, 8;
L_0x5ab890e224f0 .arith/sub 8, L_0x5ab890e221c0, L_0x5ab890e22420;
L_0x5ab890e22760 .part L_0x5ab890e18180, 31, 1;
L_0x5ab890e22800 .part L_0x5ab890e22080, 0, 23;
L_0x5ab890e22a40 .concat [ 23 8 1 0], L_0x5ab890e22800, L_0x5ab890e224f0, L_0x5ab890e22760;
L_0x5ab890e23660 .part L_0x5ab890e23df0, 23, 8;
L_0x5ab890e23850 .concat [ 8 24 0 0], L_0x5ab890e23660, L_0x7aa1382d6090;
L_0x5ab890e23970 .cmp/eq 32, L_0x5ab890e23850, L_0x7aa1382d60d8;
L_0x5ab890e23cb0 .functor MUXZ 32, L_0x5ab890e23530, L_0x7aa1382d6120, L_0x5ab890e1c100, C4<>;
S_0x5ab890d918e0 .scope module, "A1" "FloatingAddition" 7 21, 5 2 0, S_0x5ab890d91560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890d91ae0 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d55e0 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v0x5ab890d92370_0 .net "A", 31 0, L_0x7aa1382d55e0;  1 drivers
v0x5ab890d92450_0 .net "A_Exponent", 7 0, L_0x5ab890e199b0;  1 drivers
v0x5ab890d92530_0 .net "A_Mantissa", 23 0, L_0x5ab890e19650;  1 drivers
v0x5ab890d92620_0 .net "A_sign", 0 0, L_0x5ab890e19b90;  1 drivers
v0x5ab890d926e0_0 .var "A_swap", 31 0;
v0x5ab890d92810_0 .net "B", 31 0, L_0x5ab890e1a340;  1 drivers
v0x5ab890d928f0_0 .net "B_Exponent", 7 0, L_0x5ab890e19aa0;  1 drivers
v0x5ab890d929d0_0 .net "B_Mantissa", 23 0, L_0x5ab890e19810;  1 drivers
v0x5ab890d92ab0_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890d92b90_0 .net "B_sign", 0 0, L_0x5ab890e19c30;  1 drivers
v0x5ab890d92c50_0 .var "B_swap", 31 0;
v0x5ab890d92d30_0 .var "Exponent", 7 0;
v0x5ab890d92e10_0 .var "Mantissa", 22 0;
v0x5ab890d92ef0_0 .var "Sign", 0 0;
v0x5ab890d92fb0_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d54c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d93090_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d54c0;  1 drivers
L_0x7aa1382d5550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d93170_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d5550;  1 drivers
v0x5ab890d93250_0 .net *"_ivl_23", 30 0, L_0x5ab890e19d20;  1 drivers
L_0x7aa1382d5598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d93330_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d5598;  1 drivers
v0x5ab890d93410_0 .net *"_ivl_29", 30 0, L_0x5ab890e19ff0;  1 drivers
v0x5ab890d934f0_0 .net *"_ivl_3", 22 0, L_0x5ab890e195b0;  1 drivers
L_0x7aa1382d5508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d935d0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d5508;  1 drivers
v0x5ab890d936b0_0 .net *"_ivl_9", 22 0, L_0x5ab890e19740;  1 drivers
v0x5ab890d93790_0 .var "carry", 0 0;
v0x5ab890d93850_0 .net "comp", 0 0, v0x5ab890d92220_0;  1 drivers
v0x5ab890d938f0_0 .var "diff_Exponent", 7 0;
v0x5ab890d939b0_0 .var/i "i", 31 0;
v0x5ab890d93a90_0 .var "result", 31 0;
E_0x5ab890d91c40/0 .event anyedge, v0x5ab890d92220_0, v0x5ab890d92370_0, v0x5ab890d92810_0, v0x5ab890d92450_0;
E_0x5ab890d91c40/1 .event anyedge, v0x5ab890d928f0_0, v0x5ab890d929d0_0, v0x5ab890d938f0_0, v0x5ab890d92620_0;
E_0x5ab890d91c40/2 .event anyedge, v0x5ab890d92b90_0, v0x5ab890d92530_0, v0x5ab890d92ab0_0, v0x5ab890d93790_0;
E_0x5ab890d91c40/3 .event anyedge, v0x5ab890d92fb0_0, v0x5ab890d92d30_0, v0x5ab890d92ef0_0, v0x5ab890d92e10_0;
E_0x5ab890d91c40 .event/or E_0x5ab890d91c40/0, E_0x5ab890d91c40/1, E_0x5ab890d91c40/2, E_0x5ab890d91c40/3;
L_0x5ab890e195b0 .part v0x5ab890d926e0_0, 0, 23;
L_0x5ab890e19650 .concat [ 23 1 0 0], L_0x5ab890e195b0, L_0x7aa1382d54c0;
L_0x5ab890e19740 .part v0x5ab890d92c50_0, 0, 23;
L_0x5ab890e19810 .concat [ 23 1 0 0], L_0x5ab890e19740, L_0x7aa1382d5508;
L_0x5ab890e199b0 .part v0x5ab890d926e0_0, 23, 8;
L_0x5ab890e19aa0 .part v0x5ab890d92c50_0, 23, 8;
L_0x5ab890e19b90 .part v0x5ab890d926e0_0, 31, 1;
L_0x5ab890e19c30 .part v0x5ab890d92c50_0, 31, 1;
L_0x5ab890e19d20 .part L_0x7aa1382d55e0, 0, 31;
L_0x5ab890e19e20 .concat [ 31 1 0 0], L_0x5ab890e19d20, L_0x7aa1382d5550;
L_0x5ab890e19ff0 .part L_0x5ab890e1a340, 0, 31;
L_0x5ab890e1a0c0 .concat [ 31 1 0 0], L_0x5ab890e19ff0, L_0x7aa1382d5598;
S_0x5ab890d91d30 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890d918e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890d92040_0 .net "A", 31 0, L_0x5ab890e19e20;  1 drivers
v0x5ab890d92140_0 .net "B", 31 0, L_0x5ab890e1a0c0;  1 drivers
v0x5ab890d92220_0 .var "result", 0 0;
E_0x5ab890d91fc0 .event anyedge, v0x5ab890d92040_0, v0x5ab890d92140_0, v0x5ab890d92220_0;
S_0x5ab890d93bf0 .scope module, "A2" "FloatingAddition" 7 26, 5 2 0, S_0x5ab890d91560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890d93d80 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d58b0 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d945f0_0 .net "A", 31 0, L_0x7aa1382d58b0;  1 drivers
v0x5ab890d946d0_0 .net "A_Exponent", 7 0, L_0x5ab890e1b680;  1 drivers
v0x5ab890d947b0_0 .net "A_Mantissa", 23 0, L_0x5ab890e1b2f0;  1 drivers
v0x5ab890d948a0_0 .net "A_sign", 0 0, L_0x5ab890e1b860;  1 drivers
v0x5ab890d94960_0 .var "A_swap", 31 0;
v0x5ab890d94a90_0 .net "B", 31 0, L_0x5ab890e1c2a0;  1 drivers
v0x5ab890d94b70_0 .net "B_Exponent", 7 0, L_0x5ab890e1b770;  1 drivers
v0x5ab890d94c50_0 .net "B_Mantissa", 23 0, L_0x5ab890e1b4e0;  1 drivers
v0x5ab890d94d30_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890d94e10_0 .net "B_sign", 0 0, L_0x5ab890e1b900;  1 drivers
v0x5ab890d94ed0_0 .var "B_swap", 31 0;
v0x5ab890d94fb0_0 .var "Exponent", 7 0;
v0x5ab890d95090_0 .var "Mantissa", 22 0;
v0x5ab890d95170_0 .var "Sign", 0 0;
v0x5ab890d95230_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d5790 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d95310_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d5790;  1 drivers
L_0x7aa1382d5820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d953f0_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d5820;  1 drivers
v0x5ab890d955e0_0 .net *"_ivl_23", 30 0, L_0x5ab890e1b9f0;  1 drivers
L_0x7aa1382d5868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d956c0_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d5868;  1 drivers
v0x5ab890d957a0_0 .net *"_ivl_29", 30 0, L_0x5ab890e1bcc0;  1 drivers
v0x5ab890d95880_0 .net *"_ivl_3", 22 0, L_0x5ab890e1b250;  1 drivers
L_0x7aa1382d57d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d95960_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d57d8;  1 drivers
v0x5ab890d95a40_0 .net *"_ivl_9", 22 0, L_0x5ab890e1b410;  1 drivers
v0x5ab890d95b20_0 .var "carry", 0 0;
v0x5ab890d95be0_0 .net "comp", 0 0, v0x5ab890d944a0_0;  1 drivers
v0x5ab890d95c80_0 .var "diff_Exponent", 7 0;
v0x5ab890d95d40_0 .var/i "i", 31 0;
v0x5ab890d95e20_0 .var "result", 31 0;
E_0x5ab890d93ec0/0 .event anyedge, v0x5ab890d944a0_0, v0x5ab890d945f0_0, v0x5ab890d94a90_0, v0x5ab890d946d0_0;
E_0x5ab890d93ec0/1 .event anyedge, v0x5ab890d94b70_0, v0x5ab890d94c50_0, v0x5ab890d95c80_0, v0x5ab890d948a0_0;
E_0x5ab890d93ec0/2 .event anyedge, v0x5ab890d94e10_0, v0x5ab890d947b0_0, v0x5ab890d94d30_0, v0x5ab890d95b20_0;
E_0x5ab890d93ec0/3 .event anyedge, v0x5ab890d95230_0, v0x5ab890d94fb0_0, v0x5ab890d95170_0, v0x5ab890d95090_0;
E_0x5ab890d93ec0 .event/or E_0x5ab890d93ec0/0, E_0x5ab890d93ec0/1, E_0x5ab890d93ec0/2, E_0x5ab890d93ec0/3;
L_0x5ab890e1b250 .part v0x5ab890d94960_0, 0, 23;
L_0x5ab890e1b2f0 .concat [ 23 1 0 0], L_0x5ab890e1b250, L_0x7aa1382d5790;
L_0x5ab890e1b410 .part v0x5ab890d94ed0_0, 0, 23;
L_0x5ab890e1b4e0 .concat [ 23 1 0 0], L_0x5ab890e1b410, L_0x7aa1382d57d8;
L_0x5ab890e1b680 .part v0x5ab890d94960_0, 23, 8;
L_0x5ab890e1b770 .part v0x5ab890d94ed0_0, 23, 8;
L_0x5ab890e1b860 .part v0x5ab890d94960_0, 31, 1;
L_0x5ab890e1b900 .part v0x5ab890d94ed0_0, 31, 1;
L_0x5ab890e1b9f0 .part L_0x7aa1382d58b0, 0, 31;
L_0x5ab890e1baf0 .concat [ 31 1 0 0], L_0x5ab890e1b9f0, L_0x7aa1382d5820;
L_0x5ab890e1bcc0 .part L_0x5ab890e1c2a0, 0, 31;
L_0x5ab890e1bd90 .concat [ 31 1 0 0], L_0x5ab890e1bcc0, L_0x7aa1382d5868;
S_0x5ab890d93fb0 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890d93bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890d942c0_0 .net "A", 31 0, L_0x5ab890e1baf0;  1 drivers
v0x5ab890d943c0_0 .net "B", 31 0, L_0x5ab890e1bd90;  1 drivers
v0x5ab890d944a0_0 .var "result", 0 0;
E_0x5ab890d94240 .event anyedge, v0x5ab890d942c0_0, v0x5ab890d943c0_0, v0x5ab890d944a0_0;
S_0x5ab890d95f80 .scope module, "A3" "FloatingAddition" 7 31, 5 2 0, S_0x5ab890d91560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890d96140 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d5bc8 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d96990_0 .net "A", 31 0, L_0x7aa1382d5bc8;  1 drivers
v0x5ab890d96a70_0 .net "A_Exponent", 7 0, L_0x5ab890e1df20;  1 drivers
v0x5ab890d96b50_0 .net "A_Mantissa", 23 0, L_0x5ab890e1db40;  1 drivers
v0x5ab890d96c40_0 .net "A_sign", 0 0, L_0x5ab890e1e100;  1 drivers
v0x5ab890d96d00_0 .var "A_swap", 31 0;
v0x5ab890d96e30_0 .net "B", 31 0, L_0x5ab890e1eae0;  1 drivers
v0x5ab890d96f10_0 .net "B_Exponent", 7 0, L_0x5ab890e1e010;  1 drivers
v0x5ab890d96ff0_0 .net "B_Mantissa", 23 0, L_0x5ab890e1dd80;  1 drivers
v0x5ab890d970d0_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890d971b0_0 .net "B_sign", 0 0, L_0x5ab890e1e1a0;  1 drivers
v0x5ab890d97270_0 .var "B_swap", 31 0;
v0x5ab890d97350_0 .var "Exponent", 7 0;
v0x5ab890d97430_0 .var "Mantissa", 22 0;
v0x5ab890d97510_0 .var "Sign", 0 0;
v0x5ab890d975d0_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d5aa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d976b0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d5aa8;  1 drivers
L_0x7aa1382d5b38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d97790_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d5b38;  1 drivers
v0x5ab890d97980_0 .net *"_ivl_23", 30 0, L_0x5ab890e1e290;  1 drivers
L_0x7aa1382d5b80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d97a60_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d5b80;  1 drivers
v0x5ab890d97b40_0 .net *"_ivl_29", 30 0, L_0x5ab890e1e560;  1 drivers
v0x5ab890d97c20_0 .net *"_ivl_3", 22 0, L_0x5ab890e1daa0;  1 drivers
L_0x7aa1382d5af0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d97d00_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d5af0;  1 drivers
v0x5ab890d97de0_0 .net *"_ivl_9", 22 0, L_0x5ab890e1dcb0;  1 drivers
v0x5ab890d97ec0_0 .var "carry", 0 0;
v0x5ab890d97f80_0 .net "comp", 0 0, v0x5ab890d96840_0;  1 drivers
v0x5ab890d98020_0 .var "diff_Exponent", 7 0;
v0x5ab890d980e0_0 .var/i "i", 31 0;
v0x5ab890d981c0_0 .var "result", 31 0;
E_0x5ab890d96280/0 .event anyedge, v0x5ab890d96840_0, v0x5ab890d96990_0, v0x5ab890d96e30_0, v0x5ab890d96a70_0;
E_0x5ab890d96280/1 .event anyedge, v0x5ab890d96f10_0, v0x5ab890d96ff0_0, v0x5ab890d98020_0, v0x5ab890d96c40_0;
E_0x5ab890d96280/2 .event anyedge, v0x5ab890d971b0_0, v0x5ab890d96b50_0, v0x5ab890d970d0_0, v0x5ab890d97ec0_0;
E_0x5ab890d96280/3 .event anyedge, v0x5ab890d975d0_0, v0x5ab890d97350_0, v0x5ab890d97510_0, v0x5ab890d97430_0;
E_0x5ab890d96280 .event/or E_0x5ab890d96280/0, E_0x5ab890d96280/1, E_0x5ab890d96280/2, E_0x5ab890d96280/3;
L_0x5ab890e1daa0 .part v0x5ab890d96d00_0, 0, 23;
L_0x5ab890e1db40 .concat [ 23 1 0 0], L_0x5ab890e1daa0, L_0x7aa1382d5aa8;
L_0x5ab890e1dcb0 .part v0x5ab890d97270_0, 0, 23;
L_0x5ab890e1dd80 .concat [ 23 1 0 0], L_0x5ab890e1dcb0, L_0x7aa1382d5af0;
L_0x5ab890e1df20 .part v0x5ab890d96d00_0, 23, 8;
L_0x5ab890e1e010 .part v0x5ab890d97270_0, 23, 8;
L_0x5ab890e1e100 .part v0x5ab890d96d00_0, 31, 1;
L_0x5ab890e1e1a0 .part v0x5ab890d97270_0, 31, 1;
L_0x5ab890e1e290 .part L_0x7aa1382d5bc8, 0, 31;
L_0x5ab890e1e390 .concat [ 31 1 0 0], L_0x5ab890e1e290, L_0x7aa1382d5b38;
L_0x5ab890e1e560 .part L_0x5ab890e1eae0, 0, 31;
L_0x5ab890e1e630 .concat [ 31 1 0 0], L_0x5ab890e1e560, L_0x7aa1382d5b80;
S_0x5ab890d96350 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890d95f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890d96660_0 .net "A", 31 0, L_0x5ab890e1e390;  1 drivers
v0x5ab890d96760_0 .net "B", 31 0, L_0x5ab890e1e630;  1 drivers
v0x5ab890d96840_0 .var "result", 0 0;
E_0x5ab890d965e0 .event anyedge, v0x5ab890d96660_0, v0x5ab890d96760_0, v0x5ab890d96840_0;
S_0x5ab890d98320 .scope module, "A4" "FloatingAddition" 7 36, 5 2 0, S_0x5ab890d91560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890d984b0 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d5ee0 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890d98d20_0 .net "A", 31 0, L_0x7aa1382d5ee0;  1 drivers
v0x5ab890d98e00_0 .net "A_Exponent", 7 0, L_0x5ab890e20990;  1 drivers
v0x5ab890d98ee0_0 .net "A_Mantissa", 23 0, L_0x5ab890e205b0;  1 drivers
v0x5ab890d98fd0_0 .net "A_sign", 0 0, L_0x5ab890e20b70;  1 drivers
v0x5ab890d99090_0 .var "A_swap", 31 0;
v0x5ab890d991c0_0 .net "B", 31 0, L_0x5ab890e21610;  1 drivers
v0x5ab890d992a0_0 .net "B_Exponent", 7 0, L_0x5ab890e20a80;  1 drivers
v0x5ab890d99380_0 .net "B_Mantissa", 23 0, L_0x5ab890e207f0;  1 drivers
v0x5ab890d99460_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890d99540_0 .net "B_sign", 0 0, L_0x5ab890e20c10;  1 drivers
v0x5ab890d99600_0 .var "B_swap", 31 0;
v0x5ab890d996e0_0 .var "Exponent", 7 0;
v0x5ab890d997c0_0 .var "Mantissa", 22 0;
v0x5ab890d998a0_0 .var "Sign", 0 0;
v0x5ab890d99960_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d5dc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d99a40_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d5dc0;  1 drivers
L_0x7aa1382d5e50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d99b20_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d5e50;  1 drivers
v0x5ab890d99d10_0 .net *"_ivl_23", 30 0, L_0x5ab890e20d00;  1 drivers
L_0x7aa1382d5e98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890d99df0_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d5e98;  1 drivers
v0x5ab890d99ed0_0 .net *"_ivl_29", 30 0, L_0x5ab890e20fd0;  1 drivers
v0x5ab890d99fb0_0 .net *"_ivl_3", 22 0, L_0x5ab890e20510;  1 drivers
L_0x7aa1382d5e08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d9a090_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d5e08;  1 drivers
v0x5ab890d9a170_0 .net *"_ivl_9", 22 0, L_0x5ab890e20720;  1 drivers
v0x5ab890d9a250_0 .var "carry", 0 0;
v0x5ab890d9a310_0 .net "comp", 0 0, v0x5ab890d98bd0_0;  1 drivers
v0x5ab890d9a3b0_0 .var "diff_Exponent", 7 0;
v0x5ab890d9a470_0 .var/i "i", 31 0;
v0x5ab890d9a550_0 .var "result", 31 0;
E_0x5ab890d985f0/0 .event anyedge, v0x5ab890d98bd0_0, v0x5ab890d98d20_0, v0x5ab890d991c0_0, v0x5ab890d98e00_0;
E_0x5ab890d985f0/1 .event anyedge, v0x5ab890d992a0_0, v0x5ab890d99380_0, v0x5ab890d9a3b0_0, v0x5ab890d98fd0_0;
E_0x5ab890d985f0/2 .event anyedge, v0x5ab890d99540_0, v0x5ab890d98ee0_0, v0x5ab890d99460_0, v0x5ab890d9a250_0;
E_0x5ab890d985f0/3 .event anyedge, v0x5ab890d99960_0, v0x5ab890d996e0_0, v0x5ab890d998a0_0, v0x5ab890d997c0_0;
E_0x5ab890d985f0 .event/or E_0x5ab890d985f0/0, E_0x5ab890d985f0/1, E_0x5ab890d985f0/2, E_0x5ab890d985f0/3;
L_0x5ab890e20510 .part v0x5ab890d99090_0, 0, 23;
L_0x5ab890e205b0 .concat [ 23 1 0 0], L_0x5ab890e20510, L_0x7aa1382d5dc0;
L_0x5ab890e20720 .part v0x5ab890d99600_0, 0, 23;
L_0x5ab890e207f0 .concat [ 23 1 0 0], L_0x5ab890e20720, L_0x7aa1382d5e08;
L_0x5ab890e20990 .part v0x5ab890d99090_0, 23, 8;
L_0x5ab890e20a80 .part v0x5ab890d99600_0, 23, 8;
L_0x5ab890e20b70 .part v0x5ab890d99090_0, 31, 1;
L_0x5ab890e20c10 .part v0x5ab890d99600_0, 31, 1;
L_0x5ab890e20d00 .part L_0x7aa1382d5ee0, 0, 31;
L_0x5ab890e20e00 .concat [ 31 1 0 0], L_0x5ab890e20d00, L_0x7aa1382d5e50;
L_0x5ab890e20fd0 .part L_0x5ab890e21610, 0, 31;
L_0x5ab890e210a0 .concat [ 31 1 0 0], L_0x5ab890e20fd0, L_0x7aa1382d5e98;
S_0x5ab890d986e0 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890d98320;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890d989f0_0 .net "A", 31 0, L_0x5ab890e20e00;  1 drivers
v0x5ab890d98af0_0 .net "B", 31 0, L_0x5ab890e210a0;  1 drivers
v0x5ab890d98bd0_0 .var "result", 0 0;
E_0x5ab890d98970 .event anyedge, v0x5ab890d989f0_0, v0x5ab890d98af0_0, v0x5ab890d98bd0_0;
S_0x5ab890d9a6b0 .scope module, "M1" "FloatingMultiplication" 7 19, 8 2 0, S_0x5ab890d91560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d9a890 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d9a9f0_0 .net "A", 31 0, L_0x5ab890e19370;  1 drivers
v0x5ab890d9aaf0_0 .net "A_Exponent", 7 0, L_0x5ab890e18c90;  1 drivers
v0x5ab890d9abd0_0 .net "A_Mantissa", 23 0, L_0x5ab890e188b0;  1 drivers
v0x5ab890d9acc0_0 .net "A_sign", 0 0, L_0x5ab890e18e70;  1 drivers
L_0x7aa1382d5478 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v0x5ab890d9ad80_0 .net "B", 31 0, L_0x7aa1382d5478;  1 drivers
v0x5ab890d9aeb0_0 .net "B_Exponent", 7 0, L_0x5ab890e18d80;  1 drivers
v0x5ab890d9af90_0 .net "B_Mantissa", 23 0, L_0x5ab890e18af0;  1 drivers
v0x5ab890d9b070_0 .net "B_sign", 0 0, L_0x5ab890e18f10;  1 drivers
v0x5ab890d9b130_0 .var "Exponent", 7 0;
v0x5ab890d9b2a0_0 .net "Mantissa", 22 0, L_0x5ab890e19000;  1 drivers
v0x5ab890d9b380_0 .var "Sign", 0 0;
v0x5ab890d9b440_0 .var "Temp_Exponent", 8 0;
v0x5ab890d9b520_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d5358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d9b600_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d5358;  1 drivers
v0x5ab890d9b6e0_0 .net *"_ivl_3", 22 0, L_0x5ab890e18810;  1 drivers
L_0x7aa1382d53a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d9b7c0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d53a0;  1 drivers
v0x5ab890d9b8a0_0 .net *"_ivl_9", 22 0, L_0x5ab890e18a20;  1 drivers
v0x5ab890d9ba90_0 .net "clk", 0 0, o0x7aa138336448;  alias, 0 drivers
v0x5ab890d9bb50_0 .net "result", 31 0, L_0x5ab890e190d0;  alias, 1 drivers
E_0x5ab890d9a960/0 .event anyedge, v0x5ab890d9aaf0_0, v0x5ab890d9aeb0_0, v0x5ab890d9abd0_0, v0x5ab890d9af90_0;
E_0x5ab890d9a960/1 .event anyedge, v0x5ab890d9b520_0, v0x5ab890d9b130_0, v0x5ab890d9acc0_0, v0x5ab890d9b070_0;
E_0x5ab890d9a960 .event/or E_0x5ab890d9a960/0, E_0x5ab890d9a960/1;
L_0x5ab890e18810 .part L_0x5ab890e19370, 0, 23;
L_0x5ab890e188b0 .concat [ 23 1 0 0], L_0x5ab890e18810, L_0x7aa1382d5358;
L_0x5ab890e18a20 .part L_0x7aa1382d5478, 0, 23;
L_0x5ab890e18af0 .concat [ 23 1 0 0], L_0x5ab890e18a20, L_0x7aa1382d53a0;
L_0x5ab890e18c90 .part L_0x5ab890e19370, 23, 8;
L_0x5ab890e18d80 .part L_0x7aa1382d5478, 23, 8;
L_0x5ab890e18e70 .part L_0x5ab890e19370, 31, 1;
L_0x5ab890e18f10 .part L_0x7aa1382d5478, 31, 1;
L_0x5ab890e19000 .part v0x5ab890d9b520_0, 23, 23;
L_0x5ab890e190d0 .concat [ 23 8 1 0], L_0x5ab890e19000, v0x5ab890d9b130_0, v0x5ab890d9b380_0;
S_0x5ab890d9bcb0 .scope module, "M2" "FloatingMultiplication" 7 24, 8 2 0, S_0x5ab890d91560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d9be40 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d9bfc0_0 .net "A", 31 0, L_0x5ab890e1b040;  1 drivers
v0x5ab890d9c0c0_0 .net "A_Exponent", 7 0, L_0x5ab890e1a980;  1 drivers
v0x5ab890d9c1a0_0 .net "A_Mantissa", 23 0, L_0x5ab890e1a5c0;  1 drivers
v0x5ab890d9c290_0 .net "A_sign", 0 0, L_0x5ab890e1ab10;  1 drivers
v0x5ab890d9c350_0 .net "B", 31 0, v0x5ab890d93a90_0;  alias, 1 drivers
v0x5ab890d9c460_0 .net "B_Exponent", 7 0, L_0x5ab890e1aa70;  1 drivers
v0x5ab890d9c520_0 .net "B_Mantissa", 23 0, L_0x5ab890e1a830;  1 drivers
v0x5ab890d9c600_0 .net "B_sign", 0 0, L_0x5ab890e1abb0;  1 drivers
v0x5ab890d9c6c0_0 .var "Exponent", 7 0;
v0x5ab890d9c830_0 .net "Mantissa", 22 0, L_0x5ab890e1aca0;  1 drivers
v0x5ab890d9c910_0 .var "Sign", 0 0;
v0x5ab890d9c9d0_0 .var "Temp_Exponent", 8 0;
v0x5ab890d9cab0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d5670 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d9cb90_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d5670;  1 drivers
v0x5ab890d9cc70_0 .net *"_ivl_3", 22 0, L_0x5ab890e1a520;  1 drivers
L_0x7aa1382d56b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d9cd50_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d56b8;  1 drivers
v0x5ab890d9ce30_0 .net *"_ivl_9", 22 0, L_0x5ab890e1a700;  1 drivers
v0x5ab890d9d020_0 .net "clk", 0 0, o0x7aa138336448;  alias, 0 drivers
v0x5ab890d9d0f0_0 .net "result", 31 0, L_0x5ab890e1ada0;  alias, 1 drivers
E_0x5ab890d9bf10/0 .event anyedge, v0x5ab890d9c0c0_0, v0x5ab890d9c460_0, v0x5ab890d9c1a0_0, v0x5ab890d9c520_0;
E_0x5ab890d9bf10/1 .event anyedge, v0x5ab890d9cab0_0, v0x5ab890d9c6c0_0, v0x5ab890d9c290_0, v0x5ab890d9c600_0;
E_0x5ab890d9bf10 .event/or E_0x5ab890d9bf10/0, E_0x5ab890d9bf10/1;
L_0x5ab890e1a520 .part L_0x5ab890e1b040, 0, 23;
L_0x5ab890e1a5c0 .concat [ 23 1 0 0], L_0x5ab890e1a520, L_0x7aa1382d5670;
L_0x5ab890e1a700 .part v0x5ab890d93a90_0, 0, 23;
L_0x5ab890e1a830 .concat [ 23 1 0 0], L_0x5ab890e1a700, L_0x7aa1382d56b8;
L_0x5ab890e1a980 .part L_0x5ab890e1b040, 23, 8;
L_0x5ab890e1aa70 .part v0x5ab890d93a90_0, 23, 8;
L_0x5ab890e1ab10 .part L_0x5ab890e1b040, 31, 1;
L_0x5ab890e1abb0 .part v0x5ab890d93a90_0, 31, 1;
L_0x5ab890e1aca0 .part v0x5ab890d9cab0_0, 23, 23;
L_0x5ab890e1ada0 .concat [ 23 8 1 0], L_0x5ab890e1aca0, v0x5ab890d9c6c0_0, v0x5ab890d9c910_0;
S_0x5ab890d9d260 .scope module, "M3" "FloatingMultiplication" 7 27, 8 2 0, S_0x5ab890d91560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d9d3f0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d9d570_0 .net "A", 31 0, v0x5ab890d93a90_0;  alias, 1 drivers
v0x5ab890d9d6a0_0 .net "A_Exponent", 7 0, L_0x5ab890e1c7d0;  1 drivers
v0x5ab890d9d780_0 .net "A_Mantissa", 23 0, L_0x5ab890e1c480;  1 drivers
v0x5ab890d9d840_0 .net "A_sign", 0 0, L_0x5ab890e1c910;  1 drivers
v0x5ab890d9d900_0 .net "B", 31 0, v0x5ab890d95e20_0;  alias, 1 drivers
v0x5ab890d9da10_0 .net "B_Exponent", 7 0, L_0x5ab890e1c870;  1 drivers
v0x5ab890d9dad0_0 .net "B_Mantissa", 23 0, L_0x5ab890e1c660;  1 drivers
v0x5ab890d9dbb0_0 .net "B_sign", 0 0, L_0x5ab890e1c9b0;  1 drivers
v0x5ab890d9dc70_0 .var "Exponent", 7 0;
v0x5ab890d9dde0_0 .net "Mantissa", 22 0, L_0x5ab890e1cad0;  1 drivers
v0x5ab890d9dec0_0 .var "Sign", 0 0;
v0x5ab890d9df80_0 .var "Temp_Exponent", 8 0;
v0x5ab890d9e060_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d58f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d9e140_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d58f8;  1 drivers
v0x5ab890d9e220_0 .net *"_ivl_3", 22 0, L_0x5ab890e1c3e0;  1 drivers
L_0x7aa1382d5940 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d9e300_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d5940;  1 drivers
v0x5ab890d9e3e0_0 .net *"_ivl_9", 22 0, L_0x5ab890e1c5c0;  1 drivers
v0x5ab890d9e5d0_0 .net "clk", 0 0, o0x7aa138336448;  alias, 0 drivers
v0x5ab890d9e670_0 .net "result", 31 0, L_0x5ab890e1cbd0;  alias, 1 drivers
E_0x5ab890d9d4c0/0 .event anyedge, v0x5ab890d9d6a0_0, v0x5ab890d9da10_0, v0x5ab890d9d780_0, v0x5ab890d9dad0_0;
E_0x5ab890d9d4c0/1 .event anyedge, v0x5ab890d9e060_0, v0x5ab890d9dc70_0, v0x5ab890d9d840_0, v0x5ab890d9dbb0_0;
E_0x5ab890d9d4c0 .event/or E_0x5ab890d9d4c0/0, E_0x5ab890d9d4c0/1;
L_0x5ab890e1c3e0 .part v0x5ab890d93a90_0, 0, 23;
L_0x5ab890e1c480 .concat [ 23 1 0 0], L_0x5ab890e1c3e0, L_0x7aa1382d58f8;
L_0x5ab890e1c5c0 .part v0x5ab890d95e20_0, 0, 23;
L_0x5ab890e1c660 .concat [ 23 1 0 0], L_0x5ab890e1c5c0, L_0x7aa1382d5940;
L_0x5ab890e1c7d0 .part v0x5ab890d93a90_0, 23, 8;
L_0x5ab890e1c870 .part v0x5ab890d95e20_0, 23, 8;
L_0x5ab890e1c910 .part v0x5ab890d93a90_0, 31, 1;
L_0x5ab890e1c9b0 .part v0x5ab890d95e20_0, 31, 1;
L_0x5ab890e1cad0 .part v0x5ab890d9e060_0, 23, 23;
L_0x5ab890e1cbd0 .concat [ 23 8 1 0], L_0x5ab890e1cad0, v0x5ab890d9dc70_0, v0x5ab890d9dec0_0;
S_0x5ab890d9e7d0 .scope module, "M4" "FloatingMultiplication" 7 30, 8 2 0, S_0x5ab890d91560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d9e9b0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890d9eb30_0 .net "A", 31 0, L_0x5ab890e1d860;  1 drivers
v0x5ab890d9ec30_0 .net "A_Exponent", 7 0, L_0x5ab890e1d1a0;  1 drivers
v0x5ab890d9ed10_0 .net "A_Mantissa", 23 0, L_0x5ab890e1ce90;  1 drivers
v0x5ab890d9ee00_0 .net "A_sign", 0 0, L_0x5ab890e1d330;  1 drivers
v0x5ab890d9eec0_0 .net "B", 31 0, L_0x5ab890e1cbd0;  alias, 1 drivers
v0x5ab890d9efd0_0 .net "B_Exponent", 7 0, L_0x5ab890e1d290;  1 drivers
v0x5ab890d9f090_0 .net "B_Mantissa", 23 0, L_0x5ab890e1d000;  1 drivers
v0x5ab890d9f170_0 .net "B_sign", 0 0, L_0x5ab890e1d3d0;  1 drivers
v0x5ab890d9f230_0 .var "Exponent", 7 0;
v0x5ab890d9f3a0_0 .net "Mantissa", 22 0, L_0x5ab890e1d4c0;  1 drivers
v0x5ab890d9f480_0 .var "Sign", 0 0;
v0x5ab890d9f540_0 .var "Temp_Exponent", 8 0;
v0x5ab890d9f620_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d5988 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d9f700_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d5988;  1 drivers
v0x5ab890d9f7e0_0 .net *"_ivl_3", 22 0, L_0x5ab890e1cd90;  1 drivers
L_0x7aa1382d59d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890d9f8c0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d59d0;  1 drivers
v0x5ab890d9f9a0_0 .net *"_ivl_9", 22 0, L_0x5ab890e1cf60;  1 drivers
v0x5ab890d9fb90_0 .net "clk", 0 0, o0x7aa138336448;  alias, 0 drivers
v0x5ab890d9fc30_0 .net "result", 31 0, L_0x5ab890e1d5c0;  alias, 1 drivers
E_0x5ab890d9ea80/0 .event anyedge, v0x5ab890d9ec30_0, v0x5ab890d9efd0_0, v0x5ab890d9ed10_0, v0x5ab890d9f090_0;
E_0x5ab890d9ea80/1 .event anyedge, v0x5ab890d9f620_0, v0x5ab890d9f230_0, v0x5ab890d9ee00_0, v0x5ab890d9f170_0;
E_0x5ab890d9ea80 .event/or E_0x5ab890d9ea80/0, E_0x5ab890d9ea80/1;
L_0x5ab890e1cd90 .part L_0x5ab890e1d860, 0, 23;
L_0x5ab890e1ce90 .concat [ 23 1 0 0], L_0x5ab890e1cd90, L_0x7aa1382d5988;
L_0x5ab890e1cf60 .part L_0x5ab890e1cbd0, 0, 23;
L_0x5ab890e1d000 .concat [ 23 1 0 0], L_0x5ab890e1cf60, L_0x7aa1382d59d0;
L_0x5ab890e1d1a0 .part L_0x5ab890e1d860, 23, 8;
L_0x5ab890e1d290 .part L_0x5ab890e1cbd0, 23, 8;
L_0x5ab890e1d330 .part L_0x5ab890e1d860, 31, 1;
L_0x5ab890e1d3d0 .part L_0x5ab890e1cbd0, 31, 1;
L_0x5ab890e1d4c0 .part v0x5ab890d9f620_0, 23, 23;
L_0x5ab890e1d5c0 .concat [ 23 8 1 0], L_0x5ab890e1d4c0, v0x5ab890d9f230_0, v0x5ab890d9f480_0;
S_0x5ab890d9fdc0 .scope module, "M5" "FloatingMultiplication" 7 32, 8 2 0, S_0x5ab890d91560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890d9a840 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890da0110_0 .net "A", 31 0, L_0x5ab890e1cbd0;  alias, 1 drivers
v0x5ab890da0240_0 .net "A_Exponent", 7 0, L_0x5ab890e1f130;  1 drivers
v0x5ab890da0320_0 .net "A_Mantissa", 23 0, L_0x5ab890e1ede0;  1 drivers
v0x5ab890da03e0_0 .net "A_sign", 0 0, L_0x5ab890e1f270;  1 drivers
v0x5ab890da04a0_0 .net "B", 31 0, v0x5ab890d981c0_0;  alias, 1 drivers
v0x5ab890da05b0_0 .net "B_Exponent", 7 0, L_0x5ab890e1f1d0;  1 drivers
v0x5ab890da0670_0 .net "B_Mantissa", 23 0, L_0x5ab890e1efc0;  1 drivers
v0x5ab890da0750_0 .net "B_sign", 0 0, L_0x5ab890e1f310;  1 drivers
v0x5ab890da0810_0 .var "Exponent", 7 0;
v0x5ab890da0980_0 .net "Mantissa", 22 0, L_0x5ab890e1f430;  1 drivers
v0x5ab890da0a60_0 .var "Sign", 0 0;
v0x5ab890da0b20_0 .var "Temp_Exponent", 8 0;
v0x5ab890da0c00_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d5c10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890da0ce0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d5c10;  1 drivers
v0x5ab890da0dc0_0 .net *"_ivl_3", 22 0, L_0x5ab890e1e9a0;  1 drivers
L_0x7aa1382d5c58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890da0ea0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d5c58;  1 drivers
v0x5ab890da0f80_0 .net *"_ivl_9", 22 0, L_0x5ab890e1ef20;  1 drivers
v0x5ab890da1170_0 .net "clk", 0 0, o0x7aa138336448;  alias, 0 drivers
v0x5ab890da1210_0 .net "result", 31 0, L_0x5ab890e1f530;  alias, 1 drivers
E_0x5ab890da0060/0 .event anyedge, v0x5ab890da0240_0, v0x5ab890da05b0_0, v0x5ab890da0320_0, v0x5ab890da0670_0;
E_0x5ab890da0060/1 .event anyedge, v0x5ab890da0c00_0, v0x5ab890da0810_0, v0x5ab890da03e0_0, v0x5ab890da0750_0;
E_0x5ab890da0060 .event/or E_0x5ab890da0060/0, E_0x5ab890da0060/1;
L_0x5ab890e1e9a0 .part L_0x5ab890e1cbd0, 0, 23;
L_0x5ab890e1ede0 .concat [ 23 1 0 0], L_0x5ab890e1e9a0, L_0x7aa1382d5c10;
L_0x5ab890e1ef20 .part v0x5ab890d981c0_0, 0, 23;
L_0x5ab890e1efc0 .concat [ 23 1 0 0], L_0x5ab890e1ef20, L_0x7aa1382d5c58;
L_0x5ab890e1f130 .part L_0x5ab890e1cbd0, 23, 8;
L_0x5ab890e1f1d0 .part v0x5ab890d981c0_0, 23, 8;
L_0x5ab890e1f270 .part L_0x5ab890e1cbd0, 31, 1;
L_0x5ab890e1f310 .part v0x5ab890d981c0_0, 31, 1;
L_0x5ab890e1f430 .part v0x5ab890da0c00_0, 23, 23;
L_0x5ab890e1f530 .concat [ 23 8 1 0], L_0x5ab890e1f430, v0x5ab890da0810_0, v0x5ab890da0a60_0;
S_0x5ab890da13a0 .scope module, "M6" "FloatingMultiplication" 7 35, 8 2 0, S_0x5ab890d91560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890da0540 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890da16f0_0 .net "A", 31 0, L_0x5ab890e20330;  1 drivers
v0x5ab890da17f0_0 .net "A_Exponent", 7 0, L_0x5ab890e1fb00;  1 drivers
v0x5ab890da18d0_0 .net "A_Mantissa", 23 0, L_0x5ab890e1f7f0;  1 drivers
v0x5ab890da19c0_0 .net "A_sign", 0 0, L_0x5ab890e1fc90;  1 drivers
v0x5ab890da1a80_0 .net "B", 31 0, L_0x5ab890e1f530;  alias, 1 drivers
v0x5ab890da1b90_0 .net "B_Exponent", 7 0, L_0x5ab890e1fbf0;  1 drivers
v0x5ab890da1c50_0 .net "B_Mantissa", 23 0, L_0x5ab890e1f960;  1 drivers
v0x5ab890da1d30_0 .net "B_sign", 0 0, L_0x5ab890e1fd30;  1 drivers
v0x5ab890da1df0_0 .var "Exponent", 7 0;
v0x5ab890da1f60_0 .net "Mantissa", 22 0, L_0x5ab890e1fe20;  1 drivers
v0x5ab890da2040_0 .var "Sign", 0 0;
v0x5ab890da2100_0 .var "Temp_Exponent", 8 0;
v0x5ab890da21e0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d5ca0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890da22c0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d5ca0;  1 drivers
v0x5ab890da23a0_0 .net *"_ivl_3", 22 0, L_0x5ab890e1f6f0;  1 drivers
L_0x7aa1382d5ce8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890da2480_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d5ce8;  1 drivers
v0x5ab890da2560_0 .net *"_ivl_9", 22 0, L_0x5ab890e1f8c0;  1 drivers
v0x5ab890da2750_0 .net "clk", 0 0, o0x7aa138336448;  alias, 0 drivers
v0x5ab890da27f0_0 .net "result", 31 0, L_0x5ab890e1ff20;  alias, 1 drivers
E_0x5ab890da1640/0 .event anyedge, v0x5ab890da17f0_0, v0x5ab890da1b90_0, v0x5ab890da18d0_0, v0x5ab890da1c50_0;
E_0x5ab890da1640/1 .event anyedge, v0x5ab890da21e0_0, v0x5ab890da1df0_0, v0x5ab890da19c0_0, v0x5ab890da1d30_0;
E_0x5ab890da1640 .event/or E_0x5ab890da1640/0, E_0x5ab890da1640/1;
L_0x5ab890e1f6f0 .part L_0x5ab890e20330, 0, 23;
L_0x5ab890e1f7f0 .concat [ 23 1 0 0], L_0x5ab890e1f6f0, L_0x7aa1382d5ca0;
L_0x5ab890e1f8c0 .part L_0x5ab890e1f530, 0, 23;
L_0x5ab890e1f960 .concat [ 23 1 0 0], L_0x5ab890e1f8c0, L_0x7aa1382d5ce8;
L_0x5ab890e1fb00 .part L_0x5ab890e20330, 23, 8;
L_0x5ab890e1fbf0 .part L_0x5ab890e1f530, 23, 8;
L_0x5ab890e1fc90 .part L_0x5ab890e20330, 31, 1;
L_0x5ab890e1fd30 .part L_0x5ab890e1f530, 31, 1;
L_0x5ab890e1fe20 .part v0x5ab890da21e0_0, 23, 23;
L_0x5ab890e1ff20 .concat [ 23 8 1 0], L_0x5ab890e1fe20, v0x5ab890da1df0_0, v0x5ab890da2040_0;
S_0x5ab890da2980 .scope module, "M7" "FloatingMultiplication" 7 37, 8 2 0, S_0x5ab890d91560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890da2b10 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890da2c90_0 .net "A", 31 0, L_0x5ab890e1f530;  alias, 1 drivers
v0x5ab890da2dc0_0 .net "A_Exponent", 7 0, L_0x5ab890e21d30;  1 drivers
v0x5ab890da2ea0_0 .net "A_Mantissa", 23 0, L_0x5ab890e219e0;  1 drivers
v0x5ab890da2f60_0 .net "A_sign", 0 0, L_0x5ab890e21e70;  1 drivers
v0x5ab890da3020_0 .net "B", 31 0, v0x5ab890d9a550_0;  alias, 1 drivers
v0x5ab890da3130_0 .net "B_Exponent", 7 0, L_0x5ab890e21dd0;  1 drivers
v0x5ab890da31f0_0 .net "B_Mantissa", 23 0, L_0x5ab890e21bc0;  1 drivers
v0x5ab890da32d0_0 .net "B_sign", 0 0, L_0x5ab890e21f10;  1 drivers
v0x5ab890da3390_0 .var "Exponent", 7 0;
v0x5ab890da3500_0 .net "Mantissa", 22 0, L_0x5ab890e21fe0;  1 drivers
v0x5ab890da35e0_0 .var "Sign", 0 0;
v0x5ab890da36a0_0 .var "Temp_Exponent", 8 0;
v0x5ab890da3780_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d5f28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890da3860_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d5f28;  1 drivers
v0x5ab890da3940_0 .net *"_ivl_3", 22 0, L_0x5ab890e21830;  1 drivers
L_0x7aa1382d5f70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890da3a20_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d5f70;  1 drivers
v0x5ab890da3b00_0 .net *"_ivl_9", 22 0, L_0x5ab890e21b20;  1 drivers
v0x5ab890da3cf0_0 .net "clk", 0 0, o0x7aa138336448;  alias, 0 drivers
v0x5ab890da3d90_0 .net "result", 31 0, L_0x5ab890e22080;  alias, 1 drivers
E_0x5ab890da2be0/0 .event anyedge, v0x5ab890da2dc0_0, v0x5ab890da3130_0, v0x5ab890da2ea0_0, v0x5ab890da31f0_0;
E_0x5ab890da2be0/1 .event anyedge, v0x5ab890da3780_0, v0x5ab890da3390_0, v0x5ab890da2f60_0, v0x5ab890da32d0_0;
E_0x5ab890da2be0 .event/or E_0x5ab890da2be0/0, E_0x5ab890da2be0/1;
L_0x5ab890e21830 .part L_0x5ab890e1f530, 0, 23;
L_0x5ab890e219e0 .concat [ 23 1 0 0], L_0x5ab890e21830, L_0x7aa1382d5f28;
L_0x5ab890e21b20 .part v0x5ab890d9a550_0, 0, 23;
L_0x5ab890e21bc0 .concat [ 23 1 0 0], L_0x5ab890e21b20, L_0x7aa1382d5f70;
L_0x5ab890e21d30 .part L_0x5ab890e1f530, 23, 8;
L_0x5ab890e21dd0 .part v0x5ab890d9a550_0, 23, 8;
L_0x5ab890e21e70 .part L_0x5ab890e1f530, 31, 1;
L_0x5ab890e21f10 .part v0x5ab890d9a550_0, 31, 1;
L_0x5ab890e21fe0 .part v0x5ab890da3780_0, 23, 23;
L_0x5ab890e22080 .concat [ 23 8 1 0], L_0x5ab890e21fe0, v0x5ab890da3390_0, v0x5ab890da35e0_0;
S_0x5ab890da3f20 .scope module, "M8" "FloatingMultiplication" 7 44, 8 2 0, S_0x5ab890d91560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890da40b0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890da4230_0 .net "A", 31 0, L_0x5ab890e23df0;  alias, 1 drivers
v0x5ab890da4330_0 .net "A_Exponent", 7 0, L_0x5ab890e23040;  1 drivers
v0x5ab890da4410_0 .net "A_Mantissa", 23 0, L_0x5ab890e22cf0;  1 drivers
v0x5ab890da4500_0 .net "A_sign", 0 0, L_0x5ab890e23210;  1 drivers
v0x5ab890da45c0_0 .net "B", 31 0, L_0x5ab890e22a40;  alias, 1 drivers
v0x5ab890da46f0_0 .net "B_Exponent", 7 0, L_0x5ab890e230e0;  1 drivers
v0x5ab890da47d0_0 .net "B_Mantissa", 23 0, L_0x5ab890e22ed0;  1 drivers
v0x5ab890da48b0_0 .net "B_sign", 0 0, L_0x5ab890e23340;  1 drivers
v0x5ab890da4970_0 .var "Exponent", 7 0;
v0x5ab890da4ae0_0 .net "Mantissa", 22 0, L_0x5ab890e23430;  1 drivers
v0x5ab890da4bc0_0 .var "Sign", 0 0;
v0x5ab890da4c80_0 .var "Temp_Exponent", 8 0;
v0x5ab890da4d60_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d6000 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890da4e40_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d6000;  1 drivers
v0x5ab890da4f20_0 .net *"_ivl_3", 22 0, L_0x5ab890e22c00;  1 drivers
L_0x7aa1382d6048 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890da5000_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d6048;  1 drivers
v0x5ab890da50e0_0 .net *"_ivl_9", 22 0, L_0x5ab890e22e30;  1 drivers
o0x7aa138337fa8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890da52d0_0 .net "clk", 0 0, o0x7aa138337fa8;  0 drivers
v0x5ab890da5390_0 .net "result", 31 0, L_0x5ab890e23530;  alias, 1 drivers
E_0x5ab890da4180/0 .event anyedge, v0x5ab890da4330_0, v0x5ab890da46f0_0, v0x5ab890da4410_0, v0x5ab890da47d0_0;
E_0x5ab890da4180/1 .event anyedge, v0x5ab890da4d60_0, v0x5ab890da4970_0, v0x5ab890da4500_0, v0x5ab890da48b0_0;
E_0x5ab890da4180 .event/or E_0x5ab890da4180/0, E_0x5ab890da4180/1;
L_0x5ab890e22c00 .part L_0x5ab890e23df0, 0, 23;
L_0x5ab890e22cf0 .concat [ 23 1 0 0], L_0x5ab890e22c00, L_0x7aa1382d6000;
L_0x5ab890e22e30 .part L_0x5ab890e22a40, 0, 23;
L_0x5ab890e22ed0 .concat [ 23 1 0 0], L_0x5ab890e22e30, L_0x7aa1382d6048;
L_0x5ab890e23040 .part L_0x5ab890e23df0, 23, 8;
L_0x5ab890e230e0 .part L_0x5ab890e22a40, 23, 8;
L_0x5ab890e23210 .part L_0x5ab890e23df0, 31, 1;
L_0x5ab890e23340 .part L_0x5ab890e22a40, 31, 1;
L_0x5ab890e23430 .part v0x5ab890da4d60_0, 23, 23;
L_0x5ab890e23530 .concat [ 23 8 1 0], L_0x5ab890e23430, v0x5ab890da4970_0, v0x5ab890da4bc0_0;
S_0x5ab890da8c80 .scope module, "D3" "FloatingDivision" 9 34, 7 3 0, S_0x5ab890d73240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero_division";
    .port_info 4 /OUTPUT 32 "result";
P_0x5ab890da8e60 .param/l "XLEN" 0 7 3, +C4<00000000000000000000000000100000>;
L_0x5ab890e29080 .functor OR 1, L_0x5ab890e309b0, L_0x5ab890e25600, C4<0>, C4<0>;
v0x5ab890dbcbf0_0 .net "A", 31 0, L_0x5ab890e30e30;  1 drivers
v0x5ab890dbccd0_0 .net "B", 31 0, L_0x5ab890e25160;  alias, 1 drivers
v0x5ab890dbcda0_0 .net "Exponent", 7 0, L_0x5ab890e2f560;  1 drivers
v0x5ab890dbce70_0 .net *"_ivl_1", 7 0, L_0x5ab890e252a0;  1 drivers
L_0x7aa1382d63f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbcf50_0 .net/2u *"_ivl_10", 0 0, L_0x7aa1382d63f0;  1 drivers
v0x5ab890dbd030_0 .net *"_ivl_101", 22 0, L_0x5ab890e2f840;  1 drivers
v0x5ab890dbd110_0 .net *"_ivl_105", 7 0, L_0x5ab890e306a0;  1 drivers
v0x5ab890dbd1f0_0 .net *"_ivl_106", 31 0, L_0x5ab890e30890;  1 drivers
L_0x7aa1382d71b8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbd2d0_0 .net *"_ivl_109", 23 0, L_0x7aa1382d71b8;  1 drivers
L_0x7aa1382d7200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbd3b0_0 .net/2u *"_ivl_110", 31 0, L_0x7aa1382d7200;  1 drivers
v0x5ab890dbd490_0 .net *"_ivl_112", 0 0, L_0x5ab890e309b0;  1 drivers
v0x5ab890dbd550_0 .net *"_ivl_115", 0 0, L_0x5ab890e29080;  1 drivers
L_0x7aa1382d7248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbd610_0 .net/2u *"_ivl_116", 31 0, L_0x7aa1382d7248;  1 drivers
L_0x7aa1382d6438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbd6f0_0 .net/2u *"_ivl_12", 0 0, L_0x7aa1382d6438;  1 drivers
L_0x7aa1382d6510 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbd7d0_0 .net/2u *"_ivl_16", 0 0, L_0x7aa1382d6510;  1 drivers
L_0x7aa1382d6558 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbd8b0_0 .net/2u *"_ivl_18", 7 0, L_0x7aa1382d6558;  1 drivers
v0x5ab890dbd990_0 .net *"_ivl_2", 31 0, L_0x5ab890e253d0;  1 drivers
v0x5ab890dbdb80_0 .net *"_ivl_21", 22 0, L_0x5ab890e26280;  1 drivers
L_0x7aa1382d6750 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbdc60_0 .net/2u *"_ivl_28", 0 0, L_0x7aa1382d6750;  1 drivers
v0x5ab890dbdd40_0 .net *"_ivl_31", 30 0, L_0x5ab890e27220;  1 drivers
L_0x7aa1382d6828 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbde20_0 .net/2u *"_ivl_34", 0 0, L_0x7aa1382d6828;  1 drivers
L_0x7aa1382d6870 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbdf00_0 .net/2u *"_ivl_36", 7 0, L_0x7aa1382d6870;  1 drivers
v0x5ab890dbdfe0_0 .net *"_ivl_39", 22 0, L_0x5ab890e27ef0;  1 drivers
v0x5ab890dbe0c0_0 .net *"_ivl_45", 0 0, L_0x5ab890e28ef0;  1 drivers
v0x5ab890dbe1a0_0 .net *"_ivl_47", 0 0, L_0x5ab890e28f90;  1 drivers
v0x5ab890dbe260_0 .net *"_ivl_49", 30 0, L_0x5ab890e290f0;  1 drivers
L_0x7aa1382d6360 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbe340_0 .net *"_ivl_5", 23 0, L_0x7aa1382d6360;  1 drivers
L_0x7aa1382d6b40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbe420_0 .net/2u *"_ivl_52", 0 0, L_0x7aa1382d6b40;  1 drivers
L_0x7aa1382d6b88 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbe500_0 .net/2u *"_ivl_54", 7 0, L_0x7aa1382d6b88;  1 drivers
v0x5ab890dbe5e0_0 .net *"_ivl_57", 22 0, L_0x5ab890e2a790;  1 drivers
L_0x7aa1382d63a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbe6c0_0 .net/2u *"_ivl_6", 31 0, L_0x7aa1382d63a8;  1 drivers
v0x5ab890dbe7a0_0 .net *"_ivl_63", 0 0, L_0x5ab890e2b810;  1 drivers
v0x5ab890dbe880_0 .net *"_ivl_65", 0 0, L_0x5ab890e2b8b0;  1 drivers
v0x5ab890dbeb50_0 .net *"_ivl_67", 30 0, L_0x5ab890e2ba40;  1 drivers
L_0x7aa1382d6e58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbec30_0 .net/2u *"_ivl_70", 0 0, L_0x7aa1382d6e58;  1 drivers
L_0x7aa1382d6ea0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbed10_0 .net/2u *"_ivl_72", 7 0, L_0x7aa1382d6ea0;  1 drivers
v0x5ab890dbedf0_0 .net *"_ivl_75", 22 0, L_0x5ab890e2d150;  1 drivers
v0x5ab890dbeed0_0 .net *"_ivl_8", 0 0, L_0x5ab890e254c0;  1 drivers
v0x5ab890dbef90_0 .net *"_ivl_81", 0 0, L_0x5ab890e2e280;  1 drivers
v0x5ab890dbf070_0 .net *"_ivl_83", 0 0, L_0x5ab890e2e320;  1 drivers
v0x5ab890dbf130_0 .net *"_ivl_85", 30 0, L_0x5ab890e2d450;  1 drivers
v0x5ab890dbf210_0 .net *"_ivl_89", 7 0, L_0x5ab890e2f1b0;  1 drivers
L_0x7aa1382d70e0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbf2f0_0 .net/2u *"_ivl_90", 7 0, L_0x7aa1382d70e0;  1 drivers
v0x5ab890dbf3d0_0 .net *"_ivl_92", 7 0, L_0x5ab890e2f2b0;  1 drivers
v0x5ab890dbf4b0_0 .net *"_ivl_95", 7 0, L_0x5ab890e2f4c0;  1 drivers
v0x5ab890dbf590_0 .net *"_ivl_99", 0 0, L_0x5ab890e2f7a0;  1 drivers
o0x7aa13833a858 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890dbf670_0 .net "clk", 0 0, o0x7aa13833a858;  0 drivers
v0x5ab890dbf710_0 .net "reciprocal", 31 0, L_0x5ab890e2fa80;  1 drivers
v0x5ab890dbf7d0_0 .net "result", 31 0, L_0x5ab890e30cf0;  alias, 1 drivers
v0x5ab890dbf8a0_0 .net "result_unprotected", 31 0, L_0x5ab890e30570;  1 drivers
v0x5ab890dbf970_0 .net "temp1", 31 0, L_0x5ab890e260b0;  1 drivers
v0x5ab890dbfa40_0 .net "temp2", 31 0, L_0x5ab890e27d20;  1 drivers
v0x5ab890dbfb10_0 .net "temp3", 31 0, v0x5ab890dad520_0;  1 drivers
v0x5ab890dbfbb0_0 .net "temp4", 31 0, L_0x5ab890e2a5c0;  1 drivers
v0x5ab890dbfc70_0 .net "temp5", 31 0, v0x5ab890daf8c0_0;  1 drivers
v0x5ab890dbfd60_0 .net "temp6", 31 0, L_0x5ab890e2cf20;  1 drivers
v0x5ab890dbfe20_0 .net "temp7", 31 0, v0x5ab890db1c50_0;  1 drivers
v0x5ab890dbff10_0 .net "x0", 31 0, v0x5ab890dab190_0;  1 drivers
v0x5ab890dbffd0_0 .net "x1", 31 0, L_0x5ab890e29bd0;  1 drivers
v0x5ab890dc0090_0 .net "x2", 31 0, L_0x5ab890e2c530;  1 drivers
v0x5ab890dc0150_0 .net "x3", 31 0, L_0x5ab890e2f090;  1 drivers
v0x5ab890dc0210_0 .net "zero_division", 0 0, L_0x5ab890e25600;  1 drivers
L_0x5ab890e252a0 .part L_0x5ab890e25160, 23, 8;
L_0x5ab890e253d0 .concat [ 8 24 0 0], L_0x5ab890e252a0, L_0x7aa1382d6360;
L_0x5ab890e254c0 .cmp/eq 32, L_0x5ab890e253d0, L_0x7aa1382d63a8;
L_0x5ab890e25600 .functor MUXZ 1, L_0x7aa1382d6438, L_0x7aa1382d63f0, L_0x5ab890e254c0, C4<>;
L_0x5ab890e26280 .part L_0x5ab890e25160, 0, 23;
L_0x5ab890e26350 .concat [ 23 8 1 0], L_0x5ab890e26280, L_0x7aa1382d6558, L_0x7aa1382d6510;
L_0x5ab890e27220 .part L_0x5ab890e260b0, 0, 31;
L_0x5ab890e272c0 .concat [ 31 1 0 0], L_0x5ab890e27220, L_0x7aa1382d6750;
L_0x5ab890e27ef0 .part L_0x5ab890e25160, 0, 23;
L_0x5ab890e27fc0 .concat [ 23 8 1 0], L_0x5ab890e27ef0, L_0x7aa1382d6870, L_0x7aa1382d6828;
L_0x5ab890e28ef0 .part L_0x5ab890e27d20, 31, 1;
L_0x5ab890e28f90 .reduce/nor L_0x5ab890e28ef0;
L_0x5ab890e290f0 .part L_0x5ab890e27d20, 0, 31;
L_0x5ab890e29220 .concat [ 31 1 0 0], L_0x5ab890e290f0, L_0x5ab890e28f90;
L_0x5ab890e2a790 .part L_0x5ab890e25160, 0, 23;
L_0x5ab890e2a860 .concat [ 23 8 1 0], L_0x5ab890e2a790, L_0x7aa1382d6b88, L_0x7aa1382d6b40;
L_0x5ab890e2b810 .part L_0x5ab890e2a5c0, 31, 1;
L_0x5ab890e2b8b0 .reduce/nor L_0x5ab890e2b810;
L_0x5ab890e2ba40 .part L_0x5ab890e2a5c0, 0, 31;
L_0x5ab890e2bae0 .concat [ 31 1 0 0], L_0x5ab890e2ba40, L_0x5ab890e2b8b0;
L_0x5ab890e2d150 .part L_0x5ab890e25160, 0, 23;
L_0x5ab890e2d330 .concat [ 23 8 1 0], L_0x5ab890e2d150, L_0x7aa1382d6ea0, L_0x7aa1382d6e58;
L_0x5ab890e2e280 .part L_0x5ab890e2cf20, 31, 1;
L_0x5ab890e2e320 .reduce/nor L_0x5ab890e2e280;
L_0x5ab890e2d450 .part L_0x5ab890e2cf20, 0, 31;
L_0x5ab890e2e570 .concat [ 31 1 0 0], L_0x5ab890e2d450, L_0x5ab890e2e320;
L_0x5ab890e2f1b0 .part L_0x5ab890e2f090, 23, 8;
L_0x5ab890e2f2b0 .arith/sum 8, L_0x5ab890e2f1b0, L_0x7aa1382d70e0;
L_0x5ab890e2f4c0 .part L_0x5ab890e25160, 23, 8;
L_0x5ab890e2f560 .arith/sub 8, L_0x5ab890e2f2b0, L_0x5ab890e2f4c0;
L_0x5ab890e2f7a0 .part L_0x5ab890e25160, 31, 1;
L_0x5ab890e2f840 .part L_0x5ab890e2f090, 0, 23;
L_0x5ab890e2fa80 .concat [ 23 8 1 0], L_0x5ab890e2f840, L_0x5ab890e2f560, L_0x5ab890e2f7a0;
L_0x5ab890e306a0 .part L_0x5ab890e30e30, 23, 8;
L_0x5ab890e30890 .concat [ 8 24 0 0], L_0x5ab890e306a0, L_0x7aa1382d71b8;
L_0x5ab890e309b0 .cmp/eq 32, L_0x5ab890e30890, L_0x7aa1382d7200;
L_0x5ab890e30cf0 .functor MUXZ 32, L_0x5ab890e30570, L_0x7aa1382d7248, L_0x5ab890e29080, C4<>;
S_0x5ab890da8fe0 .scope module, "A1" "FloatingAddition" 7 21, 5 2 0, S_0x5ab890da8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890da91e0 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d6708 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v0x5ab890da9a70_0 .net "A", 31 0, L_0x7aa1382d6708;  1 drivers
v0x5ab890da9b50_0 .net "A_Exponent", 7 0, L_0x5ab890e26990;  1 drivers
v0x5ab890da9c30_0 .net "A_Mantissa", 23 0, L_0x5ab890e26630;  1 drivers
v0x5ab890da9d20_0 .net "A_sign", 0 0, L_0x5ab890e26b70;  1 drivers
v0x5ab890da9de0_0 .var "A_swap", 31 0;
v0x5ab890da9f10_0 .net "B", 31 0, L_0x5ab890e272c0;  1 drivers
v0x5ab890da9ff0_0 .net "B_Exponent", 7 0, L_0x5ab890e26a80;  1 drivers
v0x5ab890daa0d0_0 .net "B_Mantissa", 23 0, L_0x5ab890e267f0;  1 drivers
v0x5ab890daa1b0_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890daa290_0 .net "B_sign", 0 0, L_0x5ab890e26c10;  1 drivers
v0x5ab890daa350_0 .var "B_swap", 31 0;
v0x5ab890daa430_0 .var "Exponent", 7 0;
v0x5ab890daa510_0 .var "Mantissa", 22 0;
v0x5ab890daa5f0_0 .var "Sign", 0 0;
v0x5ab890daa6b0_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d65e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890daa790_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d65e8;  1 drivers
L_0x7aa1382d6678 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890daa870_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d6678;  1 drivers
v0x5ab890daa950_0 .net *"_ivl_23", 30 0, L_0x5ab890e26d00;  1 drivers
L_0x7aa1382d66c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890daaa30_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d66c0;  1 drivers
v0x5ab890daab10_0 .net *"_ivl_29", 30 0, L_0x5ab890e26f70;  1 drivers
v0x5ab890daabf0_0 .net *"_ivl_3", 22 0, L_0x5ab890e26590;  1 drivers
L_0x7aa1382d6630 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890daacd0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d6630;  1 drivers
v0x5ab890daadb0_0 .net *"_ivl_9", 22 0, L_0x5ab890e26720;  1 drivers
v0x5ab890daae90_0 .var "carry", 0 0;
v0x5ab890daaf50_0 .net "comp", 0 0, v0x5ab890da9920_0;  1 drivers
v0x5ab890daaff0_0 .var "diff_Exponent", 7 0;
v0x5ab890dab0b0_0 .var/i "i", 31 0;
v0x5ab890dab190_0 .var "result", 31 0;
E_0x5ab890da9340/0 .event anyedge, v0x5ab890da9920_0, v0x5ab890da9a70_0, v0x5ab890da9f10_0, v0x5ab890da9b50_0;
E_0x5ab890da9340/1 .event anyedge, v0x5ab890da9ff0_0, v0x5ab890daa0d0_0, v0x5ab890daaff0_0, v0x5ab890da9d20_0;
E_0x5ab890da9340/2 .event anyedge, v0x5ab890daa290_0, v0x5ab890da9c30_0, v0x5ab890daa1b0_0, v0x5ab890daae90_0;
E_0x5ab890da9340/3 .event anyedge, v0x5ab890daa6b0_0, v0x5ab890daa430_0, v0x5ab890daa5f0_0, v0x5ab890daa510_0;
E_0x5ab890da9340 .event/or E_0x5ab890da9340/0, E_0x5ab890da9340/1, E_0x5ab890da9340/2, E_0x5ab890da9340/3;
L_0x5ab890e26590 .part v0x5ab890da9de0_0, 0, 23;
L_0x5ab890e26630 .concat [ 23 1 0 0], L_0x5ab890e26590, L_0x7aa1382d65e8;
L_0x5ab890e26720 .part v0x5ab890daa350_0, 0, 23;
L_0x5ab890e267f0 .concat [ 23 1 0 0], L_0x5ab890e26720, L_0x7aa1382d6630;
L_0x5ab890e26990 .part v0x5ab890da9de0_0, 23, 8;
L_0x5ab890e26a80 .part v0x5ab890daa350_0, 23, 8;
L_0x5ab890e26b70 .part v0x5ab890da9de0_0, 31, 1;
L_0x5ab890e26c10 .part v0x5ab890daa350_0, 31, 1;
L_0x5ab890e26d00 .part L_0x7aa1382d6708, 0, 31;
L_0x5ab890e26e00 .concat [ 31 1 0 0], L_0x5ab890e26d00, L_0x7aa1382d6678;
L_0x5ab890e26f70 .part L_0x5ab890e272c0, 0, 31;
L_0x5ab890e27040 .concat [ 31 1 0 0], L_0x5ab890e26f70, L_0x7aa1382d66c0;
S_0x5ab890da9430 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890da8fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890da9740_0 .net "A", 31 0, L_0x5ab890e26e00;  1 drivers
v0x5ab890da9840_0 .net "B", 31 0, L_0x5ab890e27040;  1 drivers
v0x5ab890da9920_0 .var "result", 0 0;
E_0x5ab890da96c0 .event anyedge, v0x5ab890da9740_0, v0x5ab890da9840_0, v0x5ab890da9920_0;
S_0x5ab890dab2f0 .scope module, "A2" "FloatingAddition" 7 26, 5 2 0, S_0x5ab890da8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890dab480 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d69d8 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890dabcf0_0 .net "A", 31 0, L_0x7aa1382d69d8;  1 drivers
v0x5ab890dabdd0_0 .net "A_Exponent", 7 0, L_0x5ab890e28600;  1 drivers
v0x5ab890dabeb0_0 .net "A_Mantissa", 23 0, L_0x5ab890e28270;  1 drivers
v0x5ab890dabfa0_0 .net "A_sign", 0 0, L_0x5ab890e287e0;  1 drivers
v0x5ab890dac060_0 .var "A_swap", 31 0;
v0x5ab890dac190_0 .net "B", 31 0, L_0x5ab890e29220;  1 drivers
v0x5ab890dac270_0 .net "B_Exponent", 7 0, L_0x5ab890e286f0;  1 drivers
v0x5ab890dac350_0 .net "B_Mantissa", 23 0, L_0x5ab890e28460;  1 drivers
v0x5ab890dac430_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890dac510_0 .net "B_sign", 0 0, L_0x5ab890e28880;  1 drivers
v0x5ab890dac5d0_0 .var "B_swap", 31 0;
v0x5ab890dac6b0_0 .var "Exponent", 7 0;
v0x5ab890dac790_0 .var "Mantissa", 22 0;
v0x5ab890dac870_0 .var "Sign", 0 0;
v0x5ab890dac930_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d68b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890daca10_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d68b8;  1 drivers
L_0x7aa1382d6948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890dacaf0_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d6948;  1 drivers
v0x5ab890dacce0_0 .net *"_ivl_23", 30 0, L_0x5ab890e28970;  1 drivers
L_0x7aa1382d6990 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890dacdc0_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d6990;  1 drivers
v0x5ab890dacea0_0 .net *"_ivl_29", 30 0, L_0x5ab890e28c40;  1 drivers
v0x5ab890dacf80_0 .net *"_ivl_3", 22 0, L_0x5ab890e281d0;  1 drivers
L_0x7aa1382d6900 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890dad060_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d6900;  1 drivers
v0x5ab890dad140_0 .net *"_ivl_9", 22 0, L_0x5ab890e28390;  1 drivers
v0x5ab890dad220_0 .var "carry", 0 0;
v0x5ab890dad2e0_0 .net "comp", 0 0, v0x5ab890dabba0_0;  1 drivers
v0x5ab890dad380_0 .var "diff_Exponent", 7 0;
v0x5ab890dad440_0 .var/i "i", 31 0;
v0x5ab890dad520_0 .var "result", 31 0;
E_0x5ab890dab5c0/0 .event anyedge, v0x5ab890dabba0_0, v0x5ab890dabcf0_0, v0x5ab890dac190_0, v0x5ab890dabdd0_0;
E_0x5ab890dab5c0/1 .event anyedge, v0x5ab890dac270_0, v0x5ab890dac350_0, v0x5ab890dad380_0, v0x5ab890dabfa0_0;
E_0x5ab890dab5c0/2 .event anyedge, v0x5ab890dac510_0, v0x5ab890dabeb0_0, v0x5ab890dac430_0, v0x5ab890dad220_0;
E_0x5ab890dab5c0/3 .event anyedge, v0x5ab890dac930_0, v0x5ab890dac6b0_0, v0x5ab890dac870_0, v0x5ab890dac790_0;
E_0x5ab890dab5c0 .event/or E_0x5ab890dab5c0/0, E_0x5ab890dab5c0/1, E_0x5ab890dab5c0/2, E_0x5ab890dab5c0/3;
L_0x5ab890e281d0 .part v0x5ab890dac060_0, 0, 23;
L_0x5ab890e28270 .concat [ 23 1 0 0], L_0x5ab890e281d0, L_0x7aa1382d68b8;
L_0x5ab890e28390 .part v0x5ab890dac5d0_0, 0, 23;
L_0x5ab890e28460 .concat [ 23 1 0 0], L_0x5ab890e28390, L_0x7aa1382d6900;
L_0x5ab890e28600 .part v0x5ab890dac060_0, 23, 8;
L_0x5ab890e286f0 .part v0x5ab890dac5d0_0, 23, 8;
L_0x5ab890e287e0 .part v0x5ab890dac060_0, 31, 1;
L_0x5ab890e28880 .part v0x5ab890dac5d0_0, 31, 1;
L_0x5ab890e28970 .part L_0x7aa1382d69d8, 0, 31;
L_0x5ab890e28a70 .concat [ 31 1 0 0], L_0x5ab890e28970, L_0x7aa1382d6948;
L_0x5ab890e28c40 .part L_0x5ab890e29220, 0, 31;
L_0x5ab890e28d10 .concat [ 31 1 0 0], L_0x5ab890e28c40, L_0x7aa1382d6990;
S_0x5ab890dab6b0 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890dab2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890dab9c0_0 .net "A", 31 0, L_0x5ab890e28a70;  1 drivers
v0x5ab890dabac0_0 .net "B", 31 0, L_0x5ab890e28d10;  1 drivers
v0x5ab890dabba0_0 .var "result", 0 0;
E_0x5ab890dab940 .event anyedge, v0x5ab890dab9c0_0, v0x5ab890dabac0_0, v0x5ab890dabba0_0;
S_0x5ab890dad680 .scope module, "A3" "FloatingAddition" 7 31, 5 2 0, S_0x5ab890da8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890dad840 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d6cf0 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890dae090_0 .net "A", 31 0, L_0x7aa1382d6cf0;  1 drivers
v0x5ab890dae170_0 .net "A_Exponent", 7 0, L_0x5ab890e2af20;  1 drivers
v0x5ab890dae250_0 .net "A_Mantissa", 23 0, L_0x5ab890e2ab40;  1 drivers
v0x5ab890dae340_0 .net "A_sign", 0 0, L_0x5ab890e2b100;  1 drivers
v0x5ab890dae400_0 .var "A_swap", 31 0;
v0x5ab890dae530_0 .net "B", 31 0, L_0x5ab890e2bae0;  1 drivers
v0x5ab890dae610_0 .net "B_Exponent", 7 0, L_0x5ab890e2b010;  1 drivers
v0x5ab890dae6f0_0 .net "B_Mantissa", 23 0, L_0x5ab890e2ad80;  1 drivers
v0x5ab890dae7d0_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890dae8b0_0 .net "B_sign", 0 0, L_0x5ab890e2b1a0;  1 drivers
v0x5ab890dae970_0 .var "B_swap", 31 0;
v0x5ab890daea50_0 .var "Exponent", 7 0;
v0x5ab890daeb30_0 .var "Mantissa", 22 0;
v0x5ab890daec10_0 .var "Sign", 0 0;
v0x5ab890daecd0_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d6bd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890daedb0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d6bd0;  1 drivers
L_0x7aa1382d6c60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890daee90_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d6c60;  1 drivers
v0x5ab890daf080_0 .net *"_ivl_23", 30 0, L_0x5ab890e2b290;  1 drivers
L_0x7aa1382d6ca8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890daf160_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d6ca8;  1 drivers
v0x5ab890daf240_0 .net *"_ivl_29", 30 0, L_0x5ab890e2b560;  1 drivers
v0x5ab890daf320_0 .net *"_ivl_3", 22 0, L_0x5ab890e2aaa0;  1 drivers
L_0x7aa1382d6c18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890daf400_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d6c18;  1 drivers
v0x5ab890daf4e0_0 .net *"_ivl_9", 22 0, L_0x5ab890e2acb0;  1 drivers
v0x5ab890daf5c0_0 .var "carry", 0 0;
v0x5ab890daf680_0 .net "comp", 0 0, v0x5ab890dadf40_0;  1 drivers
v0x5ab890daf720_0 .var "diff_Exponent", 7 0;
v0x5ab890daf7e0_0 .var/i "i", 31 0;
v0x5ab890daf8c0_0 .var "result", 31 0;
E_0x5ab890dad980/0 .event anyedge, v0x5ab890dadf40_0, v0x5ab890dae090_0, v0x5ab890dae530_0, v0x5ab890dae170_0;
E_0x5ab890dad980/1 .event anyedge, v0x5ab890dae610_0, v0x5ab890dae6f0_0, v0x5ab890daf720_0, v0x5ab890dae340_0;
E_0x5ab890dad980/2 .event anyedge, v0x5ab890dae8b0_0, v0x5ab890dae250_0, v0x5ab890dae7d0_0, v0x5ab890daf5c0_0;
E_0x5ab890dad980/3 .event anyedge, v0x5ab890daecd0_0, v0x5ab890daea50_0, v0x5ab890daec10_0, v0x5ab890daeb30_0;
E_0x5ab890dad980 .event/or E_0x5ab890dad980/0, E_0x5ab890dad980/1, E_0x5ab890dad980/2, E_0x5ab890dad980/3;
L_0x5ab890e2aaa0 .part v0x5ab890dae400_0, 0, 23;
L_0x5ab890e2ab40 .concat [ 23 1 0 0], L_0x5ab890e2aaa0, L_0x7aa1382d6bd0;
L_0x5ab890e2acb0 .part v0x5ab890dae970_0, 0, 23;
L_0x5ab890e2ad80 .concat [ 23 1 0 0], L_0x5ab890e2acb0, L_0x7aa1382d6c18;
L_0x5ab890e2af20 .part v0x5ab890dae400_0, 23, 8;
L_0x5ab890e2b010 .part v0x5ab890dae970_0, 23, 8;
L_0x5ab890e2b100 .part v0x5ab890dae400_0, 31, 1;
L_0x5ab890e2b1a0 .part v0x5ab890dae970_0, 31, 1;
L_0x5ab890e2b290 .part L_0x7aa1382d6cf0, 0, 31;
L_0x5ab890e2b390 .concat [ 31 1 0 0], L_0x5ab890e2b290, L_0x7aa1382d6c60;
L_0x5ab890e2b560 .part L_0x5ab890e2bae0, 0, 31;
L_0x5ab890e2b630 .concat [ 31 1 0 0], L_0x5ab890e2b560, L_0x7aa1382d6ca8;
S_0x5ab890dada50 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890dad680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890dadd60_0 .net "A", 31 0, L_0x5ab890e2b390;  1 drivers
v0x5ab890dade60_0 .net "B", 31 0, L_0x5ab890e2b630;  1 drivers
v0x5ab890dadf40_0 .var "result", 0 0;
E_0x5ab890dadce0 .event anyedge, v0x5ab890dadd60_0, v0x5ab890dade60_0, v0x5ab890dadf40_0;
S_0x5ab890dafa20 .scope module, "A4" "FloatingAddition" 7 36, 5 2 0, S_0x5ab890da8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0x5ab890dafbb0 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
L_0x7aa1382d7008 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab890db0420_0 .net "A", 31 0, L_0x7aa1382d7008;  1 drivers
v0x5ab890db0500_0 .net "A_Exponent", 7 0, L_0x5ab890e2d990;  1 drivers
v0x5ab890db05e0_0 .net "A_Mantissa", 23 0, L_0x5ab890e2d5b0;  1 drivers
v0x5ab890db06d0_0 .net "A_sign", 0 0, L_0x5ab890e2db70;  1 drivers
v0x5ab890db0790_0 .var "A_swap", 31 0;
v0x5ab890db08c0_0 .net "B", 31 0, L_0x5ab890e2e570;  1 drivers
v0x5ab890db09a0_0 .net "B_Exponent", 7 0, L_0x5ab890e2da80;  1 drivers
v0x5ab890db0a80_0 .net "B_Mantissa", 23 0, L_0x5ab890e2d7f0;  1 drivers
v0x5ab890db0b60_0 .var "B_shifted_mantissa", 23 0;
v0x5ab890db0c40_0 .net "B_sign", 0 0, L_0x5ab890e2dc10;  1 drivers
v0x5ab890db0d00_0 .var "B_swap", 31 0;
v0x5ab890db0de0_0 .var "Exponent", 7 0;
v0x5ab890db0ec0_0 .var "Mantissa", 22 0;
v0x5ab890db0fa0_0 .var "Sign", 0 0;
v0x5ab890db1060_0 .var "Temp_Mantissa", 23 0;
L_0x7aa1382d6ee8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890db1140_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d6ee8;  1 drivers
L_0x7aa1382d6f78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890db1220_0 .net/2u *"_ivl_20", 0 0, L_0x7aa1382d6f78;  1 drivers
v0x5ab890db1410_0 .net *"_ivl_23", 30 0, L_0x5ab890e2dd00;  1 drivers
L_0x7aa1382d6fc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab890db14f0_0 .net/2u *"_ivl_26", 0 0, L_0x7aa1382d6fc0;  1 drivers
v0x5ab890db15d0_0 .net *"_ivl_29", 30 0, L_0x5ab890e2dfd0;  1 drivers
v0x5ab890db16b0_0 .net *"_ivl_3", 22 0, L_0x5ab890e2d510;  1 drivers
L_0x7aa1382d6f30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890db1790_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d6f30;  1 drivers
v0x5ab890db1870_0 .net *"_ivl_9", 22 0, L_0x5ab890e2d720;  1 drivers
v0x5ab890db1950_0 .var "carry", 0 0;
v0x5ab890db1a10_0 .net "comp", 0 0, v0x5ab890db02d0_0;  1 drivers
v0x5ab890db1ab0_0 .var "diff_Exponent", 7 0;
v0x5ab890db1b70_0 .var/i "i", 31 0;
v0x5ab890db1c50_0 .var "result", 31 0;
E_0x5ab890dafcf0/0 .event anyedge, v0x5ab890db02d0_0, v0x5ab890db0420_0, v0x5ab890db08c0_0, v0x5ab890db0500_0;
E_0x5ab890dafcf0/1 .event anyedge, v0x5ab890db09a0_0, v0x5ab890db0a80_0, v0x5ab890db1ab0_0, v0x5ab890db06d0_0;
E_0x5ab890dafcf0/2 .event anyedge, v0x5ab890db0c40_0, v0x5ab890db05e0_0, v0x5ab890db0b60_0, v0x5ab890db1950_0;
E_0x5ab890dafcf0/3 .event anyedge, v0x5ab890db1060_0, v0x5ab890db0de0_0, v0x5ab890db0fa0_0, v0x5ab890db0ec0_0;
E_0x5ab890dafcf0 .event/or E_0x5ab890dafcf0/0, E_0x5ab890dafcf0/1, E_0x5ab890dafcf0/2, E_0x5ab890dafcf0/3;
L_0x5ab890e2d510 .part v0x5ab890db0790_0, 0, 23;
L_0x5ab890e2d5b0 .concat [ 23 1 0 0], L_0x5ab890e2d510, L_0x7aa1382d6ee8;
L_0x5ab890e2d720 .part v0x5ab890db0d00_0, 0, 23;
L_0x5ab890e2d7f0 .concat [ 23 1 0 0], L_0x5ab890e2d720, L_0x7aa1382d6f30;
L_0x5ab890e2d990 .part v0x5ab890db0790_0, 23, 8;
L_0x5ab890e2da80 .part v0x5ab890db0d00_0, 23, 8;
L_0x5ab890e2db70 .part v0x5ab890db0790_0, 31, 1;
L_0x5ab890e2dc10 .part v0x5ab890db0d00_0, 31, 1;
L_0x5ab890e2dd00 .part L_0x7aa1382d7008, 0, 31;
L_0x5ab890e2de00 .concat [ 31 1 0 0], L_0x5ab890e2dd00, L_0x7aa1382d6f78;
L_0x5ab890e2dfd0 .part L_0x5ab890e2e570, 0, 31;
L_0x5ab890e2e0a0 .concat [ 31 1 0 0], L_0x5ab890e2dfd0, L_0x7aa1382d6fc0;
S_0x5ab890dafde0 .scope module, "comp_abs" "FloatingCompare" 5 25, 6 7 0, S_0x5ab890dafa20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0x5ab890db00f0_0 .net "A", 31 0, L_0x5ab890e2de00;  1 drivers
v0x5ab890db01f0_0 .net "B", 31 0, L_0x5ab890e2e0a0;  1 drivers
v0x5ab890db02d0_0 .var "result", 0 0;
E_0x5ab890db0070 .event anyedge, v0x5ab890db00f0_0, v0x5ab890db01f0_0, v0x5ab890db02d0_0;
S_0x5ab890db1db0 .scope module, "M1" "FloatingMultiplication" 7 19, 8 2 0, S_0x5ab890da8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890db1f90 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890db20f0_0 .net "A", 31 0, L_0x5ab890e26350;  1 drivers
v0x5ab890db21f0_0 .net "A_Exponent", 7 0, L_0x5ab890e25c70;  1 drivers
v0x5ab890db22d0_0 .net "A_Mantissa", 23 0, L_0x5ab890e25890;  1 drivers
v0x5ab890db23c0_0 .net "A_sign", 0 0, L_0x5ab890e25e50;  1 drivers
L_0x7aa1382d65a0 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v0x5ab890db2480_0 .net "B", 31 0, L_0x7aa1382d65a0;  1 drivers
v0x5ab890db25b0_0 .net "B_Exponent", 7 0, L_0x5ab890e25d60;  1 drivers
v0x5ab890db2690_0 .net "B_Mantissa", 23 0, L_0x5ab890e25ad0;  1 drivers
v0x5ab890db2770_0 .net "B_sign", 0 0, L_0x5ab890e25ef0;  1 drivers
v0x5ab890db2830_0 .var "Exponent", 7 0;
v0x5ab890db29a0_0 .net "Mantissa", 22 0, L_0x5ab890e25fe0;  1 drivers
v0x5ab890db2a80_0 .var "Sign", 0 0;
v0x5ab890db2b40_0 .var "Temp_Exponent", 8 0;
v0x5ab890db2c20_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d6480 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890db2d00_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d6480;  1 drivers
v0x5ab890db2de0_0 .net *"_ivl_3", 22 0, L_0x5ab890e257f0;  1 drivers
L_0x7aa1382d64c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890db2ec0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d64c8;  1 drivers
v0x5ab890db2fa0_0 .net *"_ivl_9", 22 0, L_0x5ab890e25a00;  1 drivers
v0x5ab890db3190_0 .net "clk", 0 0, o0x7aa13833a858;  alias, 0 drivers
v0x5ab890db3250_0 .net "result", 31 0, L_0x5ab890e260b0;  alias, 1 drivers
E_0x5ab890db2060/0 .event anyedge, v0x5ab890db21f0_0, v0x5ab890db25b0_0, v0x5ab890db22d0_0, v0x5ab890db2690_0;
E_0x5ab890db2060/1 .event anyedge, v0x5ab890db2c20_0, v0x5ab890db2830_0, v0x5ab890db23c0_0, v0x5ab890db2770_0;
E_0x5ab890db2060 .event/or E_0x5ab890db2060/0, E_0x5ab890db2060/1;
L_0x5ab890e257f0 .part L_0x5ab890e26350, 0, 23;
L_0x5ab890e25890 .concat [ 23 1 0 0], L_0x5ab890e257f0, L_0x7aa1382d6480;
L_0x5ab890e25a00 .part L_0x7aa1382d65a0, 0, 23;
L_0x5ab890e25ad0 .concat [ 23 1 0 0], L_0x5ab890e25a00, L_0x7aa1382d64c8;
L_0x5ab890e25c70 .part L_0x5ab890e26350, 23, 8;
L_0x5ab890e25d60 .part L_0x7aa1382d65a0, 23, 8;
L_0x5ab890e25e50 .part L_0x5ab890e26350, 31, 1;
L_0x5ab890e25ef0 .part L_0x7aa1382d65a0, 31, 1;
L_0x5ab890e25fe0 .part v0x5ab890db2c20_0, 23, 23;
L_0x5ab890e260b0 .concat [ 23 8 1 0], L_0x5ab890e25fe0, v0x5ab890db2830_0, v0x5ab890db2a80_0;
S_0x5ab890db33b0 .scope module, "M2" "FloatingMultiplication" 7 24, 8 2 0, S_0x5ab890da8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890db3540 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890db36c0_0 .net "A", 31 0, L_0x5ab890e27fc0;  1 drivers
v0x5ab890db37c0_0 .net "A_Exponent", 7 0, L_0x5ab890e27900;  1 drivers
v0x5ab890db38a0_0 .net "A_Mantissa", 23 0, L_0x5ab890e27540;  1 drivers
v0x5ab890db3990_0 .net "A_sign", 0 0, L_0x5ab890e27a90;  1 drivers
v0x5ab890db3a50_0 .net "B", 31 0, v0x5ab890dab190_0;  alias, 1 drivers
v0x5ab890db3b60_0 .net "B_Exponent", 7 0, L_0x5ab890e279f0;  1 drivers
v0x5ab890db3c20_0 .net "B_Mantissa", 23 0, L_0x5ab890e277b0;  1 drivers
v0x5ab890db3d00_0 .net "B_sign", 0 0, L_0x5ab890e27b30;  1 drivers
v0x5ab890db3dc0_0 .var "Exponent", 7 0;
v0x5ab890db3f30_0 .net "Mantissa", 22 0, L_0x5ab890e27c20;  1 drivers
v0x5ab890db4010_0 .var "Sign", 0 0;
v0x5ab890db40d0_0 .var "Temp_Exponent", 8 0;
v0x5ab890db41b0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d6798 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890db4290_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d6798;  1 drivers
v0x5ab890db4370_0 .net *"_ivl_3", 22 0, L_0x5ab890e274a0;  1 drivers
L_0x7aa1382d67e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890db4450_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d67e0;  1 drivers
v0x5ab890db4530_0 .net *"_ivl_9", 22 0, L_0x5ab890e27680;  1 drivers
v0x5ab890db4720_0 .net "clk", 0 0, o0x7aa13833a858;  alias, 0 drivers
v0x5ab890db47f0_0 .net "result", 31 0, L_0x5ab890e27d20;  alias, 1 drivers
E_0x5ab890db3610/0 .event anyedge, v0x5ab890db37c0_0, v0x5ab890db3b60_0, v0x5ab890db38a0_0, v0x5ab890db3c20_0;
E_0x5ab890db3610/1 .event anyedge, v0x5ab890db41b0_0, v0x5ab890db3dc0_0, v0x5ab890db3990_0, v0x5ab890db3d00_0;
E_0x5ab890db3610 .event/or E_0x5ab890db3610/0, E_0x5ab890db3610/1;
L_0x5ab890e274a0 .part L_0x5ab890e27fc0, 0, 23;
L_0x5ab890e27540 .concat [ 23 1 0 0], L_0x5ab890e274a0, L_0x7aa1382d6798;
L_0x5ab890e27680 .part v0x5ab890dab190_0, 0, 23;
L_0x5ab890e277b0 .concat [ 23 1 0 0], L_0x5ab890e27680, L_0x7aa1382d67e0;
L_0x5ab890e27900 .part L_0x5ab890e27fc0, 23, 8;
L_0x5ab890e279f0 .part v0x5ab890dab190_0, 23, 8;
L_0x5ab890e27a90 .part L_0x5ab890e27fc0, 31, 1;
L_0x5ab890e27b30 .part v0x5ab890dab190_0, 31, 1;
L_0x5ab890e27c20 .part v0x5ab890db41b0_0, 23, 23;
L_0x5ab890e27d20 .concat [ 23 8 1 0], L_0x5ab890e27c20, v0x5ab890db3dc0_0, v0x5ab890db4010_0;
S_0x5ab890db4960 .scope module, "M3" "FloatingMultiplication" 7 27, 8 2 0, S_0x5ab890da8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890db4af0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890db4c70_0 .net "A", 31 0, v0x5ab890dab190_0;  alias, 1 drivers
v0x5ab890db4da0_0 .net "A_Exponent", 7 0, L_0x5ab890e297d0;  1 drivers
v0x5ab890db4e80_0 .net "A_Mantissa", 23 0, L_0x5ab890e29480;  1 drivers
v0x5ab890db4f40_0 .net "A_sign", 0 0, L_0x5ab890e29910;  1 drivers
v0x5ab890db5000_0 .net "B", 31 0, v0x5ab890dad520_0;  alias, 1 drivers
v0x5ab890db5110_0 .net "B_Exponent", 7 0, L_0x5ab890e29870;  1 drivers
v0x5ab890db51d0_0 .net "B_Mantissa", 23 0, L_0x5ab890e29660;  1 drivers
v0x5ab890db52b0_0 .net "B_sign", 0 0, L_0x5ab890e299b0;  1 drivers
v0x5ab890db5370_0 .var "Exponent", 7 0;
v0x5ab890db54e0_0 .net "Mantissa", 22 0, L_0x5ab890e29ad0;  1 drivers
v0x5ab890db55c0_0 .var "Sign", 0 0;
v0x5ab890db5680_0 .var "Temp_Exponent", 8 0;
v0x5ab890db5760_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d6a20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890db5840_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d6a20;  1 drivers
v0x5ab890db5920_0 .net *"_ivl_3", 22 0, L_0x5ab890e293e0;  1 drivers
L_0x7aa1382d6a68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890db5a00_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d6a68;  1 drivers
v0x5ab890db5ae0_0 .net *"_ivl_9", 22 0, L_0x5ab890e295c0;  1 drivers
v0x5ab890db5cd0_0 .net "clk", 0 0, o0x7aa13833a858;  alias, 0 drivers
v0x5ab890db5d70_0 .net "result", 31 0, L_0x5ab890e29bd0;  alias, 1 drivers
E_0x5ab890db4bc0/0 .event anyedge, v0x5ab890db4da0_0, v0x5ab890db5110_0, v0x5ab890db4e80_0, v0x5ab890db51d0_0;
E_0x5ab890db4bc0/1 .event anyedge, v0x5ab890db5760_0, v0x5ab890db5370_0, v0x5ab890db4f40_0, v0x5ab890db52b0_0;
E_0x5ab890db4bc0 .event/or E_0x5ab890db4bc0/0, E_0x5ab890db4bc0/1;
L_0x5ab890e293e0 .part v0x5ab890dab190_0, 0, 23;
L_0x5ab890e29480 .concat [ 23 1 0 0], L_0x5ab890e293e0, L_0x7aa1382d6a20;
L_0x5ab890e295c0 .part v0x5ab890dad520_0, 0, 23;
L_0x5ab890e29660 .concat [ 23 1 0 0], L_0x5ab890e295c0, L_0x7aa1382d6a68;
L_0x5ab890e297d0 .part v0x5ab890dab190_0, 23, 8;
L_0x5ab890e29870 .part v0x5ab890dad520_0, 23, 8;
L_0x5ab890e29910 .part v0x5ab890dab190_0, 31, 1;
L_0x5ab890e299b0 .part v0x5ab890dad520_0, 31, 1;
L_0x5ab890e29ad0 .part v0x5ab890db5760_0, 23, 23;
L_0x5ab890e29bd0 .concat [ 23 8 1 0], L_0x5ab890e29ad0, v0x5ab890db5370_0, v0x5ab890db55c0_0;
S_0x5ab890db5ed0 .scope module, "M4" "FloatingMultiplication" 7 30, 8 2 0, S_0x5ab890da8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890db60b0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890db6230_0 .net "A", 31 0, L_0x5ab890e2a860;  1 drivers
v0x5ab890db6330_0 .net "A_Exponent", 7 0, L_0x5ab890e2a1a0;  1 drivers
v0x5ab890db6410_0 .net "A_Mantissa", 23 0, L_0x5ab890e29e90;  1 drivers
v0x5ab890db6500_0 .net "A_sign", 0 0, L_0x5ab890e2a330;  1 drivers
v0x5ab890db65c0_0 .net "B", 31 0, L_0x5ab890e29bd0;  alias, 1 drivers
v0x5ab890db66d0_0 .net "B_Exponent", 7 0, L_0x5ab890e2a290;  1 drivers
v0x5ab890db6790_0 .net "B_Mantissa", 23 0, L_0x5ab890e2a000;  1 drivers
v0x5ab890db6870_0 .net "B_sign", 0 0, L_0x5ab890e2a3d0;  1 drivers
v0x5ab890db6930_0 .var "Exponent", 7 0;
v0x5ab890db6aa0_0 .net "Mantissa", 22 0, L_0x5ab890e2a4c0;  1 drivers
v0x5ab890db6b80_0 .var "Sign", 0 0;
v0x5ab890db6c40_0 .var "Temp_Exponent", 8 0;
v0x5ab890db6d20_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d6ab0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890db6e00_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d6ab0;  1 drivers
v0x5ab890db6ee0_0 .net *"_ivl_3", 22 0, L_0x5ab890e29d90;  1 drivers
L_0x7aa1382d6af8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890db6fc0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d6af8;  1 drivers
v0x5ab890db70a0_0 .net *"_ivl_9", 22 0, L_0x5ab890e29f60;  1 drivers
v0x5ab890db7290_0 .net "clk", 0 0, o0x7aa13833a858;  alias, 0 drivers
v0x5ab890db7330_0 .net "result", 31 0, L_0x5ab890e2a5c0;  alias, 1 drivers
E_0x5ab890db6180/0 .event anyedge, v0x5ab890db6330_0, v0x5ab890db66d0_0, v0x5ab890db6410_0, v0x5ab890db6790_0;
E_0x5ab890db6180/1 .event anyedge, v0x5ab890db6d20_0, v0x5ab890db6930_0, v0x5ab890db6500_0, v0x5ab890db6870_0;
E_0x5ab890db6180 .event/or E_0x5ab890db6180/0, E_0x5ab890db6180/1;
L_0x5ab890e29d90 .part L_0x5ab890e2a860, 0, 23;
L_0x5ab890e29e90 .concat [ 23 1 0 0], L_0x5ab890e29d90, L_0x7aa1382d6ab0;
L_0x5ab890e29f60 .part L_0x5ab890e29bd0, 0, 23;
L_0x5ab890e2a000 .concat [ 23 1 0 0], L_0x5ab890e29f60, L_0x7aa1382d6af8;
L_0x5ab890e2a1a0 .part L_0x5ab890e2a860, 23, 8;
L_0x5ab890e2a290 .part L_0x5ab890e29bd0, 23, 8;
L_0x5ab890e2a330 .part L_0x5ab890e2a860, 31, 1;
L_0x5ab890e2a3d0 .part L_0x5ab890e29bd0, 31, 1;
L_0x5ab890e2a4c0 .part v0x5ab890db6d20_0, 23, 23;
L_0x5ab890e2a5c0 .concat [ 23 8 1 0], L_0x5ab890e2a4c0, v0x5ab890db6930_0, v0x5ab890db6b80_0;
S_0x5ab890db74c0 .scope module, "M5" "FloatingMultiplication" 7 32, 8 2 0, S_0x5ab890da8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890db1f40 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890db7810_0 .net "A", 31 0, L_0x5ab890e29bd0;  alias, 1 drivers
v0x5ab890db7940_0 .net "A_Exponent", 7 0, L_0x5ab890e2c130;  1 drivers
v0x5ab890db7a20_0 .net "A_Mantissa", 23 0, L_0x5ab890e2bde0;  1 drivers
v0x5ab890db7ae0_0 .net "A_sign", 0 0, L_0x5ab890e2c270;  1 drivers
v0x5ab890db7ba0_0 .net "B", 31 0, v0x5ab890daf8c0_0;  alias, 1 drivers
v0x5ab890db7cb0_0 .net "B_Exponent", 7 0, L_0x5ab890e2c1d0;  1 drivers
v0x5ab890db7d70_0 .net "B_Mantissa", 23 0, L_0x5ab890e2bfc0;  1 drivers
v0x5ab890db7e50_0 .net "B_sign", 0 0, L_0x5ab890e2c310;  1 drivers
v0x5ab890db7f10_0 .var "Exponent", 7 0;
v0x5ab890db8080_0 .net "Mantissa", 22 0, L_0x5ab890e2c430;  1 drivers
v0x5ab890db8160_0 .var "Sign", 0 0;
v0x5ab890db8220_0 .var "Temp_Exponent", 8 0;
v0x5ab890db8300_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d6d38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890db83e0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d6d38;  1 drivers
v0x5ab890db84c0_0 .net *"_ivl_3", 22 0, L_0x5ab890e2b9a0;  1 drivers
L_0x7aa1382d6d80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890db85a0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d6d80;  1 drivers
v0x5ab890db8680_0 .net *"_ivl_9", 22 0, L_0x5ab890e2bf20;  1 drivers
v0x5ab890db8870_0 .net "clk", 0 0, o0x7aa13833a858;  alias, 0 drivers
v0x5ab890db8910_0 .net "result", 31 0, L_0x5ab890e2c530;  alias, 1 drivers
E_0x5ab890db7760/0 .event anyedge, v0x5ab890db7940_0, v0x5ab890db7cb0_0, v0x5ab890db7a20_0, v0x5ab890db7d70_0;
E_0x5ab890db7760/1 .event anyedge, v0x5ab890db8300_0, v0x5ab890db7f10_0, v0x5ab890db7ae0_0, v0x5ab890db7e50_0;
E_0x5ab890db7760 .event/or E_0x5ab890db7760/0, E_0x5ab890db7760/1;
L_0x5ab890e2b9a0 .part L_0x5ab890e29bd0, 0, 23;
L_0x5ab890e2bde0 .concat [ 23 1 0 0], L_0x5ab890e2b9a0, L_0x7aa1382d6d38;
L_0x5ab890e2bf20 .part v0x5ab890daf8c0_0, 0, 23;
L_0x5ab890e2bfc0 .concat [ 23 1 0 0], L_0x5ab890e2bf20, L_0x7aa1382d6d80;
L_0x5ab890e2c130 .part L_0x5ab890e29bd0, 23, 8;
L_0x5ab890e2c1d0 .part v0x5ab890daf8c0_0, 23, 8;
L_0x5ab890e2c270 .part L_0x5ab890e29bd0, 31, 1;
L_0x5ab890e2c310 .part v0x5ab890daf8c0_0, 31, 1;
L_0x5ab890e2c430 .part v0x5ab890db8300_0, 23, 23;
L_0x5ab890e2c530 .concat [ 23 8 1 0], L_0x5ab890e2c430, v0x5ab890db7f10_0, v0x5ab890db8160_0;
S_0x5ab890db8aa0 .scope module, "M6" "FloatingMultiplication" 7 35, 8 2 0, S_0x5ab890da8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890db7c40 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890db8df0_0 .net "A", 31 0, L_0x5ab890e2d330;  1 drivers
v0x5ab890db8ef0_0 .net "A_Exponent", 7 0, L_0x5ab890e2cb00;  1 drivers
v0x5ab890db8fd0_0 .net "A_Mantissa", 23 0, L_0x5ab890e2c7f0;  1 drivers
v0x5ab890db90c0_0 .net "A_sign", 0 0, L_0x5ab890e2cc90;  1 drivers
v0x5ab890db9180_0 .net "B", 31 0, L_0x5ab890e2c530;  alias, 1 drivers
v0x5ab890db9290_0 .net "B_Exponent", 7 0, L_0x5ab890e2cbf0;  1 drivers
v0x5ab890db9350_0 .net "B_Mantissa", 23 0, L_0x5ab890e2c960;  1 drivers
v0x5ab890db9430_0 .net "B_sign", 0 0, L_0x5ab890e2cd30;  1 drivers
v0x5ab890db94f0_0 .var "Exponent", 7 0;
v0x5ab890db9660_0 .net "Mantissa", 22 0, L_0x5ab890e2ce20;  1 drivers
v0x5ab890db9740_0 .var "Sign", 0 0;
v0x5ab890db9800_0 .var "Temp_Exponent", 8 0;
v0x5ab890db98e0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d6dc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890db99c0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d6dc8;  1 drivers
v0x5ab890db9aa0_0 .net *"_ivl_3", 22 0, L_0x5ab890e2c6f0;  1 drivers
L_0x7aa1382d6e10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890db9b80_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d6e10;  1 drivers
v0x5ab890db9c60_0 .net *"_ivl_9", 22 0, L_0x5ab890e2c8c0;  1 drivers
v0x5ab890db9e50_0 .net "clk", 0 0, o0x7aa13833a858;  alias, 0 drivers
v0x5ab890db9ef0_0 .net "result", 31 0, L_0x5ab890e2cf20;  alias, 1 drivers
E_0x5ab890db8d40/0 .event anyedge, v0x5ab890db8ef0_0, v0x5ab890db9290_0, v0x5ab890db8fd0_0, v0x5ab890db9350_0;
E_0x5ab890db8d40/1 .event anyedge, v0x5ab890db98e0_0, v0x5ab890db94f0_0, v0x5ab890db90c0_0, v0x5ab890db9430_0;
E_0x5ab890db8d40 .event/or E_0x5ab890db8d40/0, E_0x5ab890db8d40/1;
L_0x5ab890e2c6f0 .part L_0x5ab890e2d330, 0, 23;
L_0x5ab890e2c7f0 .concat [ 23 1 0 0], L_0x5ab890e2c6f0, L_0x7aa1382d6dc8;
L_0x5ab890e2c8c0 .part L_0x5ab890e2c530, 0, 23;
L_0x5ab890e2c960 .concat [ 23 1 0 0], L_0x5ab890e2c8c0, L_0x7aa1382d6e10;
L_0x5ab890e2cb00 .part L_0x5ab890e2d330, 23, 8;
L_0x5ab890e2cbf0 .part L_0x5ab890e2c530, 23, 8;
L_0x5ab890e2cc90 .part L_0x5ab890e2d330, 31, 1;
L_0x5ab890e2cd30 .part L_0x5ab890e2c530, 31, 1;
L_0x5ab890e2ce20 .part v0x5ab890db98e0_0, 23, 23;
L_0x5ab890e2cf20 .concat [ 23 8 1 0], L_0x5ab890e2ce20, v0x5ab890db94f0_0, v0x5ab890db9740_0;
S_0x5ab890dba080 .scope module, "M7" "FloatingMultiplication" 7 37, 8 2 0, S_0x5ab890da8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890dba210 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890dba390_0 .net "A", 31 0, L_0x5ab890e2c530;  alias, 1 drivers
v0x5ab890dba4c0_0 .net "A_Exponent", 7 0, L_0x5ab890e2ec90;  1 drivers
v0x5ab890dba5a0_0 .net "A_Mantissa", 23 0, L_0x5ab890e2e940;  1 drivers
v0x5ab890dba660_0 .net "A_sign", 0 0, L_0x5ab890e2edd0;  1 drivers
v0x5ab890dba720_0 .net "B", 31 0, v0x5ab890db1c50_0;  alias, 1 drivers
v0x5ab890dba830_0 .net "B_Exponent", 7 0, L_0x5ab890e2ed30;  1 drivers
v0x5ab890dba8f0_0 .net "B_Mantissa", 23 0, L_0x5ab890e2eb20;  1 drivers
v0x5ab890dba9d0_0 .net "B_sign", 0 0, L_0x5ab890e2ee70;  1 drivers
v0x5ab890dbaa90_0 .var "Exponent", 7 0;
v0x5ab890dbac00_0 .net "Mantissa", 22 0, L_0x5ab890e2ef90;  1 drivers
v0x5ab890dbace0_0 .var "Sign", 0 0;
v0x5ab890dbada0_0 .var "Temp_Exponent", 8 0;
v0x5ab890dbae80_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d7050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbaf60_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d7050;  1 drivers
v0x5ab890dbb040_0 .net *"_ivl_3", 22 0, L_0x5ab890e2e790;  1 drivers
L_0x7aa1382d7098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbb120_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d7098;  1 drivers
v0x5ab890dbb200_0 .net *"_ivl_9", 22 0, L_0x5ab890e2ea80;  1 drivers
v0x5ab890dbb3f0_0 .net "clk", 0 0, o0x7aa13833a858;  alias, 0 drivers
v0x5ab890dbb490_0 .net "result", 31 0, L_0x5ab890e2f090;  alias, 1 drivers
E_0x5ab890dba2e0/0 .event anyedge, v0x5ab890dba4c0_0, v0x5ab890dba830_0, v0x5ab890dba5a0_0, v0x5ab890dba8f0_0;
E_0x5ab890dba2e0/1 .event anyedge, v0x5ab890dbae80_0, v0x5ab890dbaa90_0, v0x5ab890dba660_0, v0x5ab890dba9d0_0;
E_0x5ab890dba2e0 .event/or E_0x5ab890dba2e0/0, E_0x5ab890dba2e0/1;
L_0x5ab890e2e790 .part L_0x5ab890e2c530, 0, 23;
L_0x5ab890e2e940 .concat [ 23 1 0 0], L_0x5ab890e2e790, L_0x7aa1382d7050;
L_0x5ab890e2ea80 .part v0x5ab890db1c50_0, 0, 23;
L_0x5ab890e2eb20 .concat [ 23 1 0 0], L_0x5ab890e2ea80, L_0x7aa1382d7098;
L_0x5ab890e2ec90 .part L_0x5ab890e2c530, 23, 8;
L_0x5ab890e2ed30 .part v0x5ab890db1c50_0, 23, 8;
L_0x5ab890e2edd0 .part L_0x5ab890e2c530, 31, 1;
L_0x5ab890e2ee70 .part v0x5ab890db1c50_0, 31, 1;
L_0x5ab890e2ef90 .part v0x5ab890dbae80_0, 23, 23;
L_0x5ab890e2f090 .concat [ 23 8 1 0], L_0x5ab890e2ef90, v0x5ab890dbaa90_0, v0x5ab890dbace0_0;
S_0x5ab890dbb620 .scope module, "M8" "FloatingMultiplication" 7 44, 8 2 0, S_0x5ab890da8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890dbb7b0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890dbb930_0 .net "A", 31 0, L_0x5ab890e30e30;  alias, 1 drivers
v0x5ab890dbba30_0 .net "A_Exponent", 7 0, L_0x5ab890e30080;  1 drivers
v0x5ab890dbbb10_0 .net "A_Mantissa", 23 0, L_0x5ab890e2fd30;  1 drivers
v0x5ab890dbbc00_0 .net "A_sign", 0 0, L_0x5ab890e30250;  1 drivers
v0x5ab890dbbcc0_0 .net "B", 31 0, L_0x5ab890e2fa80;  alias, 1 drivers
v0x5ab890dbbdf0_0 .net "B_Exponent", 7 0, L_0x5ab890e30120;  1 drivers
v0x5ab890dbbed0_0 .net "B_Mantissa", 23 0, L_0x5ab890e2ff10;  1 drivers
v0x5ab890dbbfb0_0 .net "B_sign", 0 0, L_0x5ab890e30380;  1 drivers
v0x5ab890dbc070_0 .var "Exponent", 7 0;
v0x5ab890dbc1e0_0 .net "Mantissa", 22 0, L_0x5ab890e30470;  1 drivers
v0x5ab890dbc2c0_0 .var "Sign", 0 0;
v0x5ab890dbc380_0 .var "Temp_Exponent", 8 0;
v0x5ab890dbc460_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d7128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbc540_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d7128;  1 drivers
v0x5ab890dbc620_0 .net *"_ivl_3", 22 0, L_0x5ab890e2fc40;  1 drivers
L_0x7aa1382d7170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890dbc700_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d7170;  1 drivers
v0x5ab890dbc7e0_0 .net *"_ivl_9", 22 0, L_0x5ab890e2fe70;  1 drivers
o0x7aa13833c3b8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890dbc9d0_0 .net "clk", 0 0, o0x7aa13833c3b8;  0 drivers
v0x5ab890dbca90_0 .net "result", 31 0, L_0x5ab890e30570;  alias, 1 drivers
E_0x5ab890dbb880/0 .event anyedge, v0x5ab890dbba30_0, v0x5ab890dbbdf0_0, v0x5ab890dbbb10_0, v0x5ab890dbbed0_0;
E_0x5ab890dbb880/1 .event anyedge, v0x5ab890dbc460_0, v0x5ab890dbc070_0, v0x5ab890dbbc00_0, v0x5ab890dbbfb0_0;
E_0x5ab890dbb880 .event/or E_0x5ab890dbb880/0, E_0x5ab890dbb880/1;
L_0x5ab890e2fc40 .part L_0x5ab890e30e30, 0, 23;
L_0x5ab890e2fd30 .concat [ 23 1 0 0], L_0x5ab890e2fc40, L_0x7aa1382d7128;
L_0x5ab890e2fe70 .part L_0x5ab890e2fa80, 0, 23;
L_0x5ab890e2ff10 .concat [ 23 1 0 0], L_0x5ab890e2fe70, L_0x7aa1382d7170;
L_0x5ab890e30080 .part L_0x5ab890e30e30, 23, 8;
L_0x5ab890e30120 .part L_0x5ab890e2fa80, 23, 8;
L_0x5ab890e30250 .part L_0x5ab890e30e30, 31, 1;
L_0x5ab890e30380 .part L_0x5ab890e2fa80, 31, 1;
L_0x5ab890e30470 .part v0x5ab890dbc460_0, 23, 23;
L_0x5ab890e30570 .concat [ 23 8 1 0], L_0x5ab890e30470, v0x5ab890dbc070_0, v0x5ab890dbc2c0_0;
S_0x5ab890dc0380 .scope module, "M1" "FloatingMultiplication" 9 37, 8 2 0, S_0x5ab890d73240;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890dc0560 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890dc06e0_0 .net "A", 31 0, L_0x5ab890e31ed0;  alias, 1 drivers
v0x5ab890dc07e0_0 .net "A_Exponent", 7 0, L_0x5ab890e32710;  1 drivers
v0x5ab890dc08c0_0 .net "A_Mantissa", 23 0, L_0x5ab890e323c0;  1 drivers
v0x5ab890dc09b0_0 .net "A_sign", 0 0, L_0x5ab890e32970;  1 drivers
v0x5ab890dc0a70_0 .net "B", 31 0, L_0x7aa1382d4038;  alias, 1 drivers
v0x5ab890dc0ba0_0 .net "B_Exponent", 7 0, L_0x5ab890e32840;  1 drivers
v0x5ab890dc0c80_0 .net "B_Mantissa", 23 0, L_0x5ab890e325a0;  1 drivers
v0x5ab890dc0d60_0 .net "B_sign", 0 0, L_0x5ab890e32a10;  1 drivers
v0x5ab890dc0e20_0 .var "Exponent", 7 0;
v0x5ab890dc0f90_0 .net "Mantissa", 22 0, L_0x5ab890e32b30;  1 drivers
v0x5ab890dc1070_0 .var "Sign", 0 0;
v0x5ab890dc1130_0 .var "Temp_Exponent", 8 0;
v0x5ab890dc1210_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d7488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc12f0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d7488;  1 drivers
v0x5ab890dc13d0_0 .net *"_ivl_3", 22 0, L_0x5ab890e32320;  1 drivers
L_0x7aa1382d74d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc14b0_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d74d0;  1 drivers
v0x5ab890dc1590_0 .net *"_ivl_9", 22 0, L_0x5ab890e32500;  1 drivers
o0x7aa13833d168 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890dc1670_0 .net "clk", 0 0, o0x7aa13833d168;  0 drivers
v0x5ab890dc1730_0 .net "result", 31 0, L_0x5ab890e32c30;  alias, 1 drivers
E_0x5ab890dc0630/0 .event anyedge, v0x5ab890dc07e0_0, v0x5ab890dc0ba0_0, v0x5ab890dc08c0_0, v0x5ab890dc0c80_0;
E_0x5ab890dc0630/1 .event anyedge, v0x5ab890dc1210_0, v0x5ab890dc0e20_0, v0x5ab890dc09b0_0, v0x5ab890dc0d60_0;
E_0x5ab890dc0630 .event/or E_0x5ab890dc0630/0, E_0x5ab890dc0630/1;
L_0x5ab890e32320 .part L_0x5ab890e31ed0, 0, 23;
L_0x5ab890e323c0 .concat [ 23 1 0 0], L_0x5ab890e32320, L_0x7aa1382d7488;
L_0x5ab890e32500 .part L_0x7aa1382d4038, 0, 23;
L_0x5ab890e325a0 .concat [ 23 1 0 0], L_0x5ab890e32500, L_0x7aa1382d74d0;
L_0x5ab890e32710 .part L_0x5ab890e31ed0, 23, 8;
L_0x5ab890e32840 .part L_0x7aa1382d4038, 23, 8;
L_0x5ab890e32970 .part L_0x5ab890e31ed0, 31, 1;
L_0x5ab890e32a10 .part L_0x7aa1382d4038, 31, 1;
L_0x5ab890e32b30 .part v0x5ab890dc1210_0, 23, 23;
L_0x5ab890e32c30 .concat [ 23 8 1 0], L_0x5ab890e32b30, v0x5ab890dc0e20_0, v0x5ab890dc1070_0;
S_0x5ab890dc1890 .scope module, "M2" "FloatingMultiplication" 9 44, 8 2 0, S_0x5ab890d73240;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "result";
P_0x5ab890dc1a20 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x5ab890dc1ba0_0 .net "A", 31 0, L_0x5ab890e34480;  alias, 1 drivers
v0x5ab890dc1ca0_0 .net "A_Exponent", 7 0, L_0x5ab890e34b20;  1 drivers
v0x5ab890dc1d80_0 .net "A_Mantissa", 23 0, L_0x5ab890e34800;  1 drivers
v0x5ab890dc1e70_0 .net "A_sign", 0 0, L_0x5ab890e34d80;  1 drivers
v0x5ab890dc1f30_0 .net "B", 31 0, L_0x7aa1382d4080;  alias, 1 drivers
v0x5ab890dc2060_0 .net "B_Exponent", 7 0, L_0x5ab890e34c50;  1 drivers
v0x5ab890dc2140_0 .net "B_Mantissa", 23 0, L_0x5ab890e349e0;  1 drivers
v0x5ab890dc2220_0 .net "B_sign", 0 0, L_0x5ab890e34e20;  1 drivers
v0x5ab890dc22e0_0 .var "Exponent", 7 0;
v0x5ab890dc2450_0 .net "Mantissa", 22 0, L_0x5ab890e34f10;  1 drivers
v0x5ab890dc2530_0 .var "Sign", 0 0;
v0x5ab890dc25f0_0 .var "Temp_Exponent", 8 0;
v0x5ab890dc26d0_0 .var "Temp_Mantissa", 47 0;
L_0x7aa1382d7878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc27b0_0 .net/2u *"_ivl_0", 0 0, L_0x7aa1382d7878;  1 drivers
v0x5ab890dc2890_0 .net *"_ivl_3", 22 0, L_0x5ab890e34760;  1 drivers
L_0x7aa1382d78c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ab890dc2970_0 .net/2u *"_ivl_6", 0 0, L_0x7aa1382d78c0;  1 drivers
v0x5ab890dc2a50_0 .net *"_ivl_9", 22 0, L_0x5ab890e34940;  1 drivers
o0x7aa13833d5b8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5ab890dc2c40_0 .net "clk", 0 0, o0x7aa13833d5b8;  0 drivers
v0x5ab890dc2d00_0 .net "result", 31 0, L_0x5ab890e34fe0;  alias, 1 drivers
E_0x5ab890dc1af0/0 .event anyedge, v0x5ab890dc1ca0_0, v0x5ab890dc2060_0, v0x5ab890dc1d80_0, v0x5ab890dc2140_0;
E_0x5ab890dc1af0/1 .event anyedge, v0x5ab890dc26d0_0, v0x5ab890dc22e0_0, v0x5ab890dc1e70_0, v0x5ab890dc2220_0;
E_0x5ab890dc1af0 .event/or E_0x5ab890dc1af0/0, E_0x5ab890dc1af0/1;
L_0x5ab890e34760 .part L_0x5ab890e34480, 0, 23;
L_0x5ab890e34800 .concat [ 23 1 0 0], L_0x5ab890e34760, L_0x7aa1382d7878;
L_0x5ab890e34940 .part L_0x7aa1382d4080, 0, 23;
L_0x5ab890e349e0 .concat [ 23 1 0 0], L_0x5ab890e34940, L_0x7aa1382d78c0;
L_0x5ab890e34b20 .part L_0x5ab890e34480, 23, 8;
L_0x5ab890e34c50 .part L_0x7aa1382d4080, 23, 8;
L_0x5ab890e34d80 .part L_0x5ab890e34480, 31, 1;
L_0x5ab890e34e20 .part L_0x7aa1382d4080, 31, 1;
L_0x5ab890e34f10 .part v0x5ab890dc26d0_0, 23, 23;
L_0x5ab890e34fe0 .concat [ 23 8 1 0], L_0x5ab890e34f10, v0x5ab890dc22e0_0, v0x5ab890dc2530_0;
    .scope S_0x5ab890c8d3d0;
T_0 ;
    %load/vec4 v0x5ab890c7dff0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890c7e390_0, 0, 8;
    %end;
    .thread T_0, $init;
    .scope S_0x5ab890c8d3d0;
T_1 ;
    %wait E_0x5ab890ce3d80;
    %load/vec4 v0x5ab890c8c990_0;
    %pad/u 32;
    %load/vec4 v0x5ab890c81f70_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x5ab890c8c990_0;
    %pad/u 9;
    %load/vec4 v0x5ab890c81f70_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x5ab890c7dff0_0, 0, 9;
    %load/vec4 v0x5ab890c8ca70_0;
    %pad/u 48;
    %load/vec4 v0x5ab890c81540_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890c7d930_0, 0, 48;
    %load/vec4 v0x5ab890c7d930_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5ab890c7d930_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890c7d930_0, 0, 48;
    %load/vec4 v0x5ab890c7e390_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890c7e390_0, 0, 8;
T_1.2 ;
    %load/vec4 v0x5ab890c7cd60_0;
    %load/vec4 v0x5ab890c81620_0;
    %xor;
    %store/vec4 v0x5ab890c7df50_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5ab890c25120;
T_2 ;
    %load/vec4 v0x5ab890c5e180_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890c64450_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_0x5ab890c25120;
T_3 ;
    %wait E_0x5ab890c15760;
    %load/vec4 v0x5ab890c69410_0;
    %pad/u 32;
    %load/vec4 v0x5ab890c64990_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x5ab890c69410_0;
    %pad/u 9;
    %load/vec4 v0x5ab890c64990_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0x5ab890c5e180_0, 0, 9;
    %load/vec4 v0x5ab890c694f0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890c64a70_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890c5dc80_0, 0, 48;
    %load/vec4 v0x5ab890c5dc80_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5ab890c5dc80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890c5dc80_0, 0, 48;
    %load/vec4 v0x5ab890c64450_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890c64450_0, 0, 8;
T_3.2 ;
    %load/vec4 v0x5ab890c64db0_0;
    %load/vec4 v0x5ab890c64390_0;
    %xor;
    %store/vec4 v0x5ab890c5e0c0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5ab890c4e250;
T_4 ;
    %load/vec4 v0x5ab890c3aae0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890c3ae40_0, 0, 8;
    %end;
    .thread T_4, $init;
    .scope S_0x5ab890c4e250;
T_5 ;
    %wait E_0x5ab890c48c00;
    %load/vec4 v0x5ab890c4a250_0;
    %pad/u 32;
    %load/vec4 v0x5ab890c49830_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x5ab890c4a250_0;
    %pad/u 9;
    %load/vec4 v0x5ab890c49830_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x5ab890c3aae0_0, 0, 9;
    %load/vec4 v0x5ab890c4a310_0;
    %pad/u 48;
    %load/vec4 v0x5ab890c39820_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890c3a400_0, 0, 48;
    %load/vec4 v0x5ab890c3a400_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5ab890c3a400_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890c3a400_0, 0, 48;
    %load/vec4 v0x5ab890c3ae40_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890c3ae40_0, 0, 8;
T_5.2 ;
    %load/vec4 v0x5ab890c49e10_0;
    %load/vec4 v0x5ab890c39900_0;
    %xor;
    %store/vec4 v0x5ab890c3aa20_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5ab890cd81a0;
T_6 ;
    %wait E_0x5ab890a7acb0;
    %load/vec4 v0x5ab89090bc80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab8908d9a70_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x5ab89090bc80_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab8908b05c0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5ab89090bc80_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab8908d9a70_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x5ab8908d9a70_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab89090bc80_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %store/vec4 v0x5ab8908b05c0_0, 0, 1;
    %load/vec4 v0x5ab89090bc80_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x5ab8908b05c0_0;
    %inv;
    %store/vec4 v0x5ab8908b05c0_0, 0, 1;
T_6.6 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5ab8908d9a70_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab89090bc80_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %store/vec4 v0x5ab8908b05c0_0, 0, 1;
    %load/vec4 v0x5ab89090bc80_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0x5ab8908b05c0_0;
    %inv;
    %store/vec4 v0x5ab8908b05c0_0, 0, 1;
T_6.10 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5ab890cd84f0;
T_7 ;
    %wait E_0x5ab890d51870;
    %load/vec4 v0x5ab890ab4340_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x5ab8908e3620_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x5ab8909ad050_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x5ab890b1ec60_0, 0, 32;
    %load/vec4 v0x5ab890ab4340_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x5ab8909ad050_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x5ab8908e3620_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x5ab890af74c0_0, 0, 32;
    %load/vec4 v0x5ab8908ee3f0_0;
    %load/vec4 v0x5ab890b0b270_0;
    %sub;
    %store/vec4 v0x5ab890ab3e00_0, 0, 8;
    %load/vec4 v0x5ab890b0adf0_0;
    %ix/getv 4, v0x5ab890ab3e00_0;
    %shiftr 4;
    %store/vec4 v0x5ab8909a6f30_0, 0, 24;
    %load/vec4 v0x5ab890b1f100_0;
    %load/vec4 v0x5ab890af7400_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x5ab890ae23c0_0;
    %pad/u 25;
    %load/vec4 v0x5ab8909a6f30_0;
    %pad/u 25;
    %add;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v0x5ab890ae23c0_0;
    %pad/u 25;
    %load/vec4 v0x5ab8909a6f30_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890ae8480_0, 0, 24;
    %store/vec4 v0x5ab890ab4280_0, 0, 1;
    %load/vec4 v0x5ab8908ee3f0_0;
    %store/vec4 v0x5ab890af6f80_0, 0, 8;
    %load/vec4 v0x5ab890ab4280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x5ab890ae8480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890ae8480_0, 0, 24;
    %load/vec4 v0x5ab890af6f80_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %load/vec4 v0x5ab890af6f80_0;
    %addi 1, 0, 8;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x5ab890af6f80_0, 0, 8;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x5ab890ae8480_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890ae8480_0, 0, 24;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890ab3ec0_0, 0, 32;
T_7.12 ; Top of for-loop
    %load/vec4 v0x5ab890ae8480_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_7.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890af6f80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_7.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.15, 9;
    %load/vec4 v0x5ab890ab3ec0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_7.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_7.13, 8;
    %load/vec4 v0x5ab890ae8480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890ae8480_0, 0, 24;
    %load/vec4 v0x5ab890af6f80_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890af6f80_0, 0, 8;
T_7.14 ; for-loop step statement
    %load/vec4 v0x5ab890ab3ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890ab3ec0_0, 0, 32;
    %jmp T_7.12;
T_7.13 ; for-loop exit label
T_7.11 ;
T_7.7 ;
    %load/vec4 v0x5ab890b1f100_0;
    %store/vec4 v0x5ab890ae83c0_0, 0, 1;
    %load/vec4 v0x5ab890ae8480_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab8909a0e10_0, 0, 23;
    %load/vec4 v0x5ab890ae83c0_0;
    %load/vec4 v0x5ab890af6f80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab8909a0e10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890aa4e70_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5ab890cc67e0;
T_8 ;
    %wait E_0x5ab8908fc910;
    %load/vec4 v0x5ab890aa49f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890aa0410_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x5ab890aa49f0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890a9ff90_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5ab890aa49f0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890aa0410_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x5ab890aa0410_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890aa49f0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %store/vec4 v0x5ab890a9ff90_0, 0, 1;
    %load/vec4 v0x5ab890aa49f0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x5ab890a9ff90_0;
    %inv;
    %store/vec4 v0x5ab890a9ff90_0, 0, 1;
T_8.6 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5ab890aa0410_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890aa49f0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v0x5ab890a9ff90_0, 0, 1;
    %load/vec4 v0x5ab890aa49f0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0x5ab890a9ff90_0;
    %inv;
    %store/vec4 v0x5ab890a9ff90_0, 0, 1;
T_8.10 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5ab890cc6b30;
T_9 ;
    %wait E_0x5ab8908fb640;
    %load/vec4 v0x5ab890b37070_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x5ab890a91000_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x5ab890a81750_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0x5ab890a81bd0_0, 0, 32;
    %load/vec4 v0x5ab890b37070_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0x5ab890a81750_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0x5ab890a91000_0;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %store/vec4 v0x5ab890aaa760_0, 0, 32;
    %load/vec4 v0x5ab890a910c0_0;
    %load/vec4 v0x5ab890abe510_0;
    %sub;
    %store/vec4 v0x5ab890b36b30_0, 0, 8;
    %load/vec4 v0x5ab890abe090_0;
    %ix/getv 4, v0x5ab890b36b30_0;
    %shiftr 4;
    %store/vec4 v0x5ab89098fd00_0, 0, 24;
    %load/vec4 v0x5ab890a90c40_0;
    %load/vec4 v0x5ab890aaa6a0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_9.4, 8;
    %load/vec4 v0x5ab890a90b80_0;
    %pad/u 25;
    %load/vec4 v0x5ab89098fd00_0;
    %pad/u 25;
    %add;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %load/vec4 v0x5ab890a90b80_0;
    %pad/u 25;
    %load/vec4 v0x5ab89098fd00_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890a968f0_0, 0, 24;
    %store/vec4 v0x5ab890b36fb0_0, 0, 1;
    %load/vec4 v0x5ab890a910c0_0;
    %store/vec4 v0x5ab890aaa220_0, 0, 8;
    %load/vec4 v0x5ab890b36fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x5ab890a968f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890a968f0_0, 0, 24;
    %load/vec4 v0x5ab890aaa220_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %load/vec4 v0x5ab890aaa220_0;
    %addi 1, 0, 8;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v0x5ab890aaa220_0, 0, 8;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x5ab890a968f0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890a968f0_0, 0, 24;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890b36bf0_0, 0, 32;
T_9.12 ; Top of for-loop
    %load/vec4 v0x5ab890a968f0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_9.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890aaa220_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_9.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.15, 9;
    %load/vec4 v0x5ab890b36bf0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_9.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_9.13, 8;
    %load/vec4 v0x5ab890a968f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890a968f0_0, 0, 24;
    %load/vec4 v0x5ab890aaa220_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890aaa220_0, 0, 8;
T_9.14 ; for-loop step statement
    %load/vec4 v0x5ab890b36bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890b36bf0_0, 0, 32;
    %jmp T_9.12;
T_9.13 ; for-loop exit label
T_9.11 ;
T_9.7 ;
    %load/vec4 v0x5ab890a90c40_0;
    %store/vec4 v0x5ab890a96830_0, 0, 1;
    %load/vec4 v0x5ab890a968f0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890989be0_0, 0, 23;
    %load/vec4 v0x5ab890a96830_0;
    %load/vec4 v0x5ab890aaa220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890989be0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab8909b3150_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5ab890cbfaf0;
T_10 ;
    %wait E_0x5ab890900c40;
    %load/vec4 v0x5ab890ad63a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890ad5f20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x5ab890ad63a0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890995e00_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5ab890ad63a0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890ad5f20_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x5ab890ad5f20_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890ad63a0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %store/vec4 v0x5ab890995e00_0, 0, 1;
    %load/vec4 v0x5ab890ad63a0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x5ab890995e00_0;
    %inv;
    %store/vec4 v0x5ab890995e00_0, 0, 1;
T_10.6 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x5ab890ad5f20_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890ad63a0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %store/vec4 v0x5ab890995e00_0, 0, 1;
    %load/vec4 v0x5ab890ad63a0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0x5ab890995e00_0;
    %inv;
    %store/vec4 v0x5ab890995e00_0, 0, 1;
T_10.10 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5ab890cbfe40;
T_11 ;
    %wait E_0x5ab8908fdc70;
    %load/vec4 v0x5ab890d0e900_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0x5ab890a5dba0_0;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x5ab890a57750_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0x5ab890a57c90_0, 0, 32;
    %load/vec4 v0x5ab890d0e900_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.2, 8;
    %load/vec4 v0x5ab890a57750_0;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v0x5ab890a5dba0_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %store/vec4 v0x5ab890ce9550_0, 0, 32;
    %load/vec4 v0x5ab890a5dc60_0;
    %load/vec4 v0x5ab890a57810_0;
    %sub;
    %store/vec4 v0x5ab890d0e3c0_0, 0, 8;
    %load/vec4 v0x5ab890a51da0_0;
    %ix/getv 4, v0x5ab890d0e3c0_0;
    %shiftr 4;
    %store/vec4 v0x5ab890a51920_0, 0, 24;
    %load/vec4 v0x5ab890a57bd0_0;
    %load/vec4 v0x5ab890ce9490_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_11.4, 8;
    %load/vec4 v0x5ab890a5d720_0;
    %pad/u 25;
    %load/vec4 v0x5ab890a51920_0;
    %pad/u 25;
    %add;
    %jmp/1 T_11.5, 8;
T_11.4 ; End of true expr.
    %load/vec4 v0x5ab890a5d720_0;
    %pad/u 25;
    %load/vec4 v0x5ab890a51920_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_11.5, 8;
 ; End of false expr.
    %blend;
T_11.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890d3ce50_0, 0, 24;
    %store/vec4 v0x5ab890d0e840_0, 0, 1;
    %load/vec4 v0x5ab890a5dc60_0;
    %store/vec4 v0x5ab890ce9010_0, 0, 8;
    %load/vec4 v0x5ab890d0e840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x5ab890d3ce50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890d3ce50_0, 0, 24;
    %load/vec4 v0x5ab890ce9010_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_11.8, 8;
    %load/vec4 v0x5ab890ce9010_0;
    %addi 1, 0, 8;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %store/vec4 v0x5ab890ce9010_0, 0, 8;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x5ab890d3ce50_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890d3ce50_0, 0, 24;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890d0e480_0, 0, 32;
T_11.12 ; Top of for-loop
    %load/vec4 v0x5ab890d3ce50_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_11.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890ce9010_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_11.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.15, 9;
    %load/vec4 v0x5ab890d0e480_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_11.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_11.13, 8;
    %load/vec4 v0x5ab890d3ce50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d3ce50_0, 0, 24;
    %load/vec4 v0x5ab890ce9010_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890ce9010_0, 0, 8;
T_11.14 ; for-loop step statement
    %load/vec4 v0x5ab890d0e480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890d0e480_0, 0, 32;
    %jmp T_11.12;
T_11.13 ; for-loop exit label
T_11.11 ;
T_11.7 ;
    %load/vec4 v0x5ab890a57bd0_0;
    %store/vec4 v0x5ab890d3cd90_0, 0, 1;
    %load/vec4 v0x5ab890d3ce50_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890d3d210_0, 0, 23;
    %load/vec4 v0x5ab890d3cd90_0;
    %load/vec4 v0x5ab890ce9010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890d3d210_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890cff430_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5ab890b508d0;
T_12 ;
    %load/vec4 v0x5ab890b83040_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890b42150_0, 0, 8;
    %end;
    .thread T_12, $init;
    .scope S_0x5ab890b508d0;
T_13 ;
    %wait E_0x5ab890b52010;
    %load/vec4 v0x5ab890b51bc0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890b426b0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_13.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0x5ab890b51bc0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890b426b0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0x5ab890b83040_0, 0, 9;
    %load/vec4 v0x5ab890b514c0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890b42790_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890b825e0_0, 0, 48;
    %load/vec4 v0x5ab890b825e0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5ab890b825e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890b825e0_0, 0, 48;
    %load/vec4 v0x5ab890b42150_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890b42150_0, 0, 8;
T_13.2 ;
    %load/vec4 v0x5ab890b515d0_0;
    %load/vec4 v0x5ab890b42090_0;
    %xor;
    %store/vec4 v0x5ab890b82f80_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5ab890bf3910;
T_14 ;
    %wait E_0x5ab890bf3590;
    %load/vec4 v0x5ab890bf2eb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890bf2fb0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x5ab890bf2eb0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890bde420_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5ab890bf2eb0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890bf2fb0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x5ab890bf2fb0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890bf2eb0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_14.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %store/vec4 v0x5ab890bde420_0, 0, 1;
    %load/vec4 v0x5ab890bf2eb0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x5ab890bde420_0;
    %inv;
    %store/vec4 v0x5ab890bde420_0, 0, 1;
T_14.6 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5ab890bf2fb0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890bf2eb0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %store/vec4 v0x5ab890bde420_0, 0, 1;
    %load/vec4 v0x5ab890bf2eb0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v0x5ab890bde420_0;
    %inv;
    %store/vec4 v0x5ab890bde420_0, 0, 1;
T_14.10 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5ab890bf7460;
T_15 ;
    %wait E_0x5ab890bf6b80;
    %load/vec4 v0x5ab890bbfe40_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0x5ab890be35f0_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x5ab890bdfb80_0;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0x5ab890bdfaa0_0, 0, 32;
    %load/vec4 v0x5ab890bbfe40_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.2, 8;
    %load/vec4 v0x5ab890bdfb80_0;
    %jmp/1 T_15.3, 8;
T_15.2 ; End of true expr.
    %load/vec4 v0x5ab890be35f0_0;
    %jmp/0 T_15.3, 8;
 ; End of false expr.
    %blend;
T_15.3;
    %store/vec4 v0x5ab890bca670_0, 0, 32;
    %load/vec4 v0x5ab890be36d0_0;
    %load/vec4 v0x5ab890bdf680_0;
    %sub;
    %store/vec4 v0x5ab890bbcbf0_0, 0, 8;
    %load/vec4 v0x5ab890bdf760_0;
    %ix/getv 4, v0x5ab890bbcbf0_0;
    %shiftr 4;
    %store/vec4 v0x5ab890bdf080_0, 0, 24;
    %load/vec4 v0x5ab890be2d60_0;
    %load/vec4 v0x5ab890bca5b0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_15.4, 8;
    %load/vec4 v0x5ab890be2c50_0;
    %pad/u 25;
    %load/vec4 v0x5ab890bdf080_0;
    %pad/u 25;
    %add;
    %jmp/1 T_15.5, 8;
T_15.4 ; End of true expr.
    %load/vec4 v0x5ab890be2c50_0;
    %pad/u 25;
    %load/vec4 v0x5ab890bdf080_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_15.5, 8;
 ; End of false expr.
    %blend;
T_15.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890bceea0_0, 0, 24;
    %store/vec4 v0x5ab890bbfda0_0, 0, 1;
    %load/vec4 v0x5ab890be36d0_0;
    %store/vec4 v0x5ab890bcf780_0, 0, 8;
    %load/vec4 v0x5ab890bbfda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x5ab890bceea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890bceea0_0, 0, 24;
    %load/vec4 v0x5ab890bcf780_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_15.8, 8;
    %load/vec4 v0x5ab890bcf780_0;
    %addi 1, 0, 8;
    %jmp/1 T_15.9, 8;
T_15.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_15.9, 8;
 ; End of false expr.
    %blend;
T_15.9;
    %store/vec4 v0x5ab890bcf780_0, 0, 8;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x5ab890bceea0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890bceea0_0, 0, 24;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890bbccb0_0, 0, 32;
T_15.12 ; Top of for-loop
    %load/vec4 v0x5ab890bceea0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_15.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890bcf780_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_15.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.15, 9;
    %load/vec4 v0x5ab890bbccb0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_15.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_15.13, 8;
    %load/vec4 v0x5ab890bceea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890bceea0_0, 0, 24;
    %load/vec4 v0x5ab890bcf780_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890bcf780_0, 0, 8;
T_15.14 ; for-loop step statement
    %load/vec4 v0x5ab890bbccb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890bbccb0_0, 0, 32;
    %jmp T_15.12;
T_15.13 ; for-loop exit label
T_15.11 ;
T_15.7 ;
    %load/vec4 v0x5ab890be2d60_0;
    %store/vec4 v0x5ab890bcede0_0, 0, 1;
    %load/vec4 v0x5ab890bceea0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890bcf860_0, 0, 23;
    %load/vec4 v0x5ab890bcede0_0;
    %load/vec4 v0x5ab890bcf780_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890bcf860_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890bbc7b0_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5ab890b6f110;
T_16 ;
    %load/vec4 v0x5ab890b5a9c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890b56190_0, 0, 8;
    %end;
    .thread T_16, $init;
    .scope S_0x5ab890b6f110;
T_17 ;
    %wait E_0x5ab890b6a060;
    %load/vec4 v0x5ab890b6e870_0;
    %pad/u 32;
    %load/vec4 v0x5ab890b6ab60_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0x5ab890b6e870_0;
    %pad/u 9;
    %load/vec4 v0x5ab890b6ab60_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v0x5ab890b5a9c0_0, 0, 9;
    %load/vec4 v0x5ab890b6b600_0;
    %pad/u 48;
    %load/vec4 v0x5ab890b6ac20_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890b57750_0, 0, 48;
    %load/vec4 v0x5ab890b57750_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5ab890b57750_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890b57750_0, 0, 48;
    %load/vec4 v0x5ab890b56190_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890b56190_0, 0, 8;
T_17.2 ;
    %load/vec4 v0x5ab890b6b180_0;
    %load/vec4 v0x5ab890b560d0_0;
    %xor;
    %store/vec4 v0x5ab890b5a900_0, 0, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5ab890cd0a90;
T_18 ;
    %wait E_0x5ab890cd00f0;
    %load/vec4 v0x5ab890cd0150_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890cccf40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x5ab890cd0150_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890ccd020_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5ab890cd0150_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890cccf40_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x5ab890cccf40_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890cd0150_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_18.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_18.5, 8;
T_18.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_18.5, 8;
 ; End of false expr.
    %blend;
T_18.5;
    %store/vec4 v0x5ab890ccd020_0, 0, 1;
    %load/vec4 v0x5ab890cd0150_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x5ab890ccd020_0;
    %inv;
    %store/vec4 v0x5ab890ccd020_0, 0, 1;
T_18.6 ;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x5ab890cccf40_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890cd0150_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_18.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_18.9, 8;
T_18.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_18.9, 8;
 ; End of false expr.
    %blend;
T_18.9;
    %store/vec4 v0x5ab890ccd020_0, 0, 1;
    %load/vec4 v0x5ab890cd0150_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %load/vec4 v0x5ab890ccd020_0;
    %inv;
    %store/vec4 v0x5ab890ccd020_0, 0, 1;
T_18.10 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5ab890bbc190;
T_19 ;
    %wait E_0x5ab890ccb8c0;
    %load/vec4 v0x5ab890c0ae20_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.0, 8;
    %load/vec4 v0x5ab890cccb40_0;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v0x5ab890c6fec0_0;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %store/vec4 v0x5ab890c6adb0_0, 0, 32;
    %load/vec4 v0x5ab890c0ae20_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.2, 8;
    %load/vec4 v0x5ab890c6fec0_0;
    %jmp/1 T_19.3, 8;
T_19.2 ; End of true expr.
    %load/vec4 v0x5ab890cccb40_0;
    %jmp/0 T_19.3, 8;
 ; End of false expr.
    %blend;
T_19.3;
    %store/vec4 v0x5ab890c6c450_0, 0, 32;
    %load/vec4 v0x5ab890ccc4e0_0;
    %load/vec4 v0x5ab890c6ffa0_0;
    %sub;
    %store/vec4 v0x5ab890ba5050_0, 0, 8;
    %load/vec4 v0x5ab890c6f520_0;
    %ix/getv 4, v0x5ab890ba5050_0;
    %shiftr 4;
    %store/vec4 v0x5ab890c6f600_0, 0, 24;
    %load/vec4 v0x5ab890c6acf0_0;
    %load/vec4 v0x5ab890c6c390_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_19.4, 8;
    %load/vec4 v0x5ab890ccc5c0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890c6f600_0;
    %pad/u 25;
    %add;
    %jmp/1 T_19.5, 8;
T_19.4 ; End of true expr.
    %load/vec4 v0x5ab890ccc5c0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890c6f600_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_19.5, 8;
 ; End of false expr.
    %blend;
T_19.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890c6ba10_0, 0, 24;
    %store/vec4 v0x5ab890c0ad60_0, 0, 1;
    %load/vec4 v0x5ab890ccc4e0_0;
    %store/vec4 v0x5ab890c6bf50_0, 0, 8;
    %load/vec4 v0x5ab890c0ad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x5ab890c6ba10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890c6ba10_0, 0, 24;
    %load/vec4 v0x5ab890c6bf50_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_19.8, 8;
    %load/vec4 v0x5ab890c6bf50_0;
    %addi 1, 0, 8;
    %jmp/1 T_19.9, 8;
T_19.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_19.9, 8;
 ; End of false expr.
    %blend;
T_19.9;
    %store/vec4 v0x5ab890c6bf50_0, 0, 8;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x5ab890c6ba10_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_19.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890c6ba10_0, 0, 24;
    %jmp T_19.11;
T_19.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890ba5110_0, 0, 32;
T_19.12 ; Top of for-loop
    %load/vec4 v0x5ab890c6ba10_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_19.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890c6bf50_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.15, 9;
    %load/vec4 v0x5ab890ba5110_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_19.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_19.13, 8;
    %load/vec4 v0x5ab890c6ba10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890c6ba10_0, 0, 24;
    %load/vec4 v0x5ab890c6bf50_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890c6bf50_0, 0, 8;
T_19.14 ; for-loop step statement
    %load/vec4 v0x5ab890ba5110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890ba5110_0, 0, 32;
    %jmp T_19.12;
T_19.13 ; for-loop exit label
T_19.11 ;
T_19.7 ;
    %load/vec4 v0x5ab890c6acf0_0;
    %store/vec4 v0x5ab890c6b950_0, 0, 1;
    %load/vec4 v0x5ab890c6ba10_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890c6c030_0, 0, 23;
    %load/vec4 v0x5ab890c6b950_0;
    %load/vec4 v0x5ab890c6bf50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890c6c030_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890b9f340_0, 0, 32;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5ab890b4b8c0;
T_20 ;
    %load/vec4 v0x5ab890afe8f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890b264b0_0, 0, 8;
    %end;
    .thread T_20, $init;
    .scope S_0x5ab890b4b8c0;
T_21 ;
    %wait E_0x5ab890b4c3b0;
    %load/vec4 v0x5ab890b482d0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890b2bf70_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_21.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %load/vec4 v0x5ab890b482d0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890b2bf70_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %store/vec4 v0x5ab890afe8f0_0, 0, 9;
    %load/vec4 v0x5ab890b483b0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890b2c030_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890aef460_0, 0, 48;
    %load/vec4 v0x5ab890aef460_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x5ab890aef460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890aef460_0, 0, 48;
    %load/vec4 v0x5ab890b264b0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890b264b0_0, 0, 8;
T_21.2 ;
    %load/vec4 v0x5ab890b47cb0_0;
    %load/vec4 v0x5ab890b263f0_0;
    %xor;
    %store/vec4 v0x5ab890afe850_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5ab890b2e6d0;
T_22 ;
    %load/vec4 v0x5ab890b18c70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890b17ad0_0, 0, 8;
    %end;
    .thread T_22, $init;
    .scope S_0x5ab890b2e6d0;
T_23 ;
    %wait E_0x5ab890b26df0;
    %load/vec4 v0x5ab890b28440_0;
    %pad/u 32;
    %load/vec4 v0x5ab890b27a00_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0x5ab890b28440_0;
    %pad/u 9;
    %load/vec4 v0x5ab890b27a00_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0x5ab890b18c70_0, 0, 9;
    %load/vec4 v0x5ab890b28500_0;
    %pad/u 48;
    %load/vec4 v0x5ab890b27ae0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890b18590_0, 0, 48;
    %load/vec4 v0x5ab890b18590_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x5ab890b18590_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890b18590_0, 0, 48;
    %load/vec4 v0x5ab890b17ad0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890b17ad0_0, 0, 8;
T_23.2 ;
    %load/vec4 v0x5ab890b28000_0;
    %load/vec4 v0x5ab890b17a10_0;
    %xor;
    %store/vec4 v0x5ab890b18bb0_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5ab890addb60;
T_24 ;
    %wait E_0x5ab890b34580;
    %load/vec4 v0x5ab890ad3870_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890ad3970_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x5ab890ad3870_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890a7ce00_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5ab890ad3870_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890ad3970_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_24.2, 4;
    %load/vec4 v0x5ab890ad3970_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890ad3870_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_24.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_24.5, 8;
T_24.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_24.5, 8;
 ; End of false expr.
    %blend;
T_24.5;
    %store/vec4 v0x5ab890a7ce00_0, 0, 1;
    %load/vec4 v0x5ab890ad3870_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x5ab890a7ce00_0;
    %inv;
    %store/vec4 v0x5ab890a7ce00_0, 0, 1;
T_24.6 ;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x5ab890ad3970_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890ad3870_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_24.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_24.9, 8;
T_24.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_24.9, 8;
 ; End of false expr.
    %blend;
T_24.9;
    %store/vec4 v0x5ab890a7ce00_0, 0, 1;
    %load/vec4 v0x5ab890ad3870_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %load/vec4 v0x5ab890a7ce00_0;
    %inv;
    %store/vec4 v0x5ab890a7ce00_0, 0, 1;
T_24.10 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5ab890b95050;
T_25 ;
    %wait E_0x5ab890b3e860;
    %load/vec4 v0x5ab890b94420_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.0, 8;
    %load/vec4 v0x5ab890babc10_0;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %load/vec4 v0x5ab890bad530_0;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %store/vec4 v0x5ab890badb50_0, 0, 32;
    %load/vec4 v0x5ab890b94420_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.2, 8;
    %load/vec4 v0x5ab890bad530_0;
    %jmp/1 T_25.3, 8;
T_25.2 ; End of true expr.
    %load/vec4 v0x5ab890babc10_0;
    %jmp/0 T_25.3, 8;
 ; End of false expr.
    %blend;
T_25.3;
    %store/vec4 v0x5ab890ba1340_0, 0, 32;
    %load/vec4 v0x5ab890babcf0_0;
    %load/vec4 v0x5ab890bad610_0;
    %sub;
    %store/vec4 v0x5ab890b8fd00_0, 0, 8;
    %load/vec4 v0x5ab890ba16c0_0;
    %ix/getv 4, v0x5ab890b8fd00_0;
    %shiftr 4;
    %store/vec4 v0x5ab890ba17a0_0, 0, 24;
    %load/vec4 v0x5ab890bae050_0;
    %load/vec4 v0x5ab890ba1280_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_25.4, 8;
    %load/vec4 v0x5ab890badf90_0;
    %pad/u 25;
    %load/vec4 v0x5ab890ba17a0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_25.5, 8;
T_25.4 ; End of true expr.
    %load/vec4 v0x5ab890badf90_0;
    %pad/u 25;
    %load/vec4 v0x5ab890ba17a0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_25.5, 8;
 ; End of false expr.
    %blend;
T_25.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890b8cc00_0, 0, 24;
    %store/vec4 v0x5ab890b94360_0, 0, 1;
    %load/vec4 v0x5ab890babcf0_0;
    %store/vec4 v0x5ab890ba0c60_0, 0, 8;
    %load/vec4 v0x5ab890b94360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x5ab890b8cc00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890b8cc00_0, 0, 24;
    %load/vec4 v0x5ab890ba0c60_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_25.8, 8;
    %load/vec4 v0x5ab890ba0c60_0;
    %addi 1, 0, 8;
    %jmp/1 T_25.9, 8;
T_25.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_25.9, 8;
 ; End of false expr.
    %blend;
T_25.9;
    %store/vec4 v0x5ab890ba0c60_0, 0, 8;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x5ab890b8cc00_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_25.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890b8cc00_0, 0, 24;
    %jmp T_25.11;
T_25.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890b8fdc0_0, 0, 32;
T_25.12 ; Top of for-loop
    %load/vec4 v0x5ab890b8cc00_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_25.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890ba0c60_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_25.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.15, 9;
    %load/vec4 v0x5ab890b8fdc0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_25.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_25.13, 8;
    %load/vec4 v0x5ab890b8cc00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890b8cc00_0, 0, 24;
    %load/vec4 v0x5ab890ba0c60_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890ba0c60_0, 0, 8;
T_25.14 ; for-loop step statement
    %load/vec4 v0x5ab890b8fdc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890b8fdc0_0, 0, 32;
    %jmp T_25.12;
T_25.13 ; for-loop exit label
T_25.11 ;
T_25.7 ;
    %load/vec4 v0x5ab890bae050_0;
    %store/vec4 v0x5ab890b8cb40_0, 0, 1;
    %load/vec4 v0x5ab890b8cc00_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890ba0d40_0, 0, 23;
    %load/vec4 v0x5ab890b8cb40_0;
    %load/vec4 v0x5ab890ba0c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890ba0d40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890b8f8c0_0, 0, 32;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5ab890b03b60;
T_26 ;
    %load/vec4 v0x5ab890aefcc0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890b002e0_0, 0, 8;
    %end;
    .thread T_26, $init;
    .scope S_0x5ab890b03b60;
T_27 ;
    %wait E_0x5ab890b2ee60;
    %load/vec4 v0x5ab890b04d90_0;
    %pad/u 32;
    %load/vec4 v0x5ab890aff140_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_27.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0x5ab890b04d90_0;
    %pad/u 9;
    %load/vec4 v0x5ab890aff140_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0x5ab890aefcc0_0, 0, 9;
    %load/vec4 v0x5ab890b04e50_0;
    %pad/u 48;
    %load/vec4 v0x5ab890b00720_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890aefda0_0, 0, 48;
    %load/vec4 v0x5ab890aefda0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x5ab890aefda0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890aefda0_0, 0, 48;
    %load/vec4 v0x5ab890b002e0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890b002e0_0, 0, 8;
T_27.2 ;
    %load/vec4 v0x5ab890b04740_0;
    %load/vec4 v0x5ab890b00800_0;
    %xor;
    %store/vec4 v0x5ab890affda0_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5ab890ae1aa0;
T_28 ;
    %load/vec4 v0x5ab890b09330_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890b1e3e0_0, 0, 8;
    %end;
    .thread T_28, $init;
    .scope S_0x5ab890ae1aa0;
T_29 ;
    %wait E_0x5ab890ae1510;
    %load/vec4 v0x5ab890b1d280_0;
    %pad/u 32;
    %load/vec4 v0x5ab890b21a90_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_29.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x5ab890b1d280_0;
    %pad/u 9;
    %load/vec4 v0x5ab890b21a90_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x5ab890b09330_0, 0, 9;
    %load/vec4 v0x5ab890b22370_0;
    %pad/u 48;
    %load/vec4 v0x5ab890b1e820_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890b09410_0, 0, 48;
    %load/vec4 v0x5ab890b09410_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x5ab890b09410_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890b09410_0, 0, 48;
    %load/vec4 v0x5ab890b1e3e0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890b1e3e0_0, 0, 8;
T_29.2 ;
    %load/vec4 v0x5ab890b22480_0;
    %load/vec4 v0x5ab890b1e900_0;
    %xor;
    %store/vec4 v0x5ab890b1dea0_0, 0, 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5ab890b89010;
T_30 ;
    %wait E_0x5ab890b88c40;
    %load/vec4 v0x5ab890b88cc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890b885b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0x5ab890b88cc0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890b88690_0, 0, 1;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5ab890b88cc0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890b885b0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_30.2, 4;
    %load/vec4 v0x5ab890b885b0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890b88cc0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_30.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_30.5, 8;
T_30.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_30.5, 8;
 ; End of false expr.
    %blend;
T_30.5;
    %store/vec4 v0x5ab890b88690_0, 0, 1;
    %load/vec4 v0x5ab890b88cc0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x5ab890b88690_0;
    %inv;
    %store/vec4 v0x5ab890b88690_0, 0, 1;
T_30.6 ;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x5ab890b885b0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890b88cc0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_30.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_30.9, 8;
T_30.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_30.9, 8;
 ; End of false expr.
    %blend;
T_30.9;
    %store/vec4 v0x5ab890b88690_0, 0, 1;
    %load/vec4 v0x5ab890b88cc0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %load/vec4 v0x5ab890b88690_0;
    %inv;
    %store/vec4 v0x5ab890b88690_0, 0, 1;
T_30.10 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x5ab890b8f2a0;
T_31 ;
    %wait E_0x5ab890b87a30;
    %load/vec4 v0x5ab890b60ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.0, 8;
    %load/vec4 v0x5ab890b78660_0;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v0x5ab890b791c0_0;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v0x5ab890b79880_0, 0, 32;
    %load/vec4 v0x5ab890b60ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.2, 8;
    %load/vec4 v0x5ab890b791c0_0;
    %jmp/1 T_31.3, 8;
T_31.2 ; End of true expr.
    %load/vec4 v0x5ab890b78660_0;
    %jmp/0 T_31.3, 8;
 ; End of false expr.
    %blend;
T_31.3;
    %store/vec4 v0x5ab890b74d60_0, 0, 32;
    %load/vec4 v0x5ab890b79c00_0;
    %load/vec4 v0x5ab890b792a0_0;
    %sub;
    %store/vec4 v0x5ab890b60f90_0, 0, 8;
    %load/vec4 v0x5ab890b73b90_0;
    %ix/getv 4, v0x5ab890b60f90_0;
    %shiftr 4;
    %store/vec4 v0x5ab890b751a0_0, 0, 24;
    %load/vec4 v0x5ab890b797c0_0;
    %load/vec4 v0x5ab890b75280_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_31.4, 8;
    %load/vec4 v0x5ab890b79ce0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890b751a0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_31.5, 8;
T_31.4 ; End of true expr.
    %load/vec4 v0x5ab890b79ce0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890b751a0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_31.5, 8;
 ; End of false expr.
    %blend;
T_31.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890b64770_0, 0, 24;
    %store/vec4 v0x5ab890b61410_0, 0, 1;
    %load/vec4 v0x5ab890b79c00_0;
    %store/vec4 v0x5ab890b74e40_0, 0, 8;
    %load/vec4 v0x5ab890b61410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x5ab890b64770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890b64770_0, 0, 24;
    %load/vec4 v0x5ab890b74e40_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_31.8, 8;
    %load/vec4 v0x5ab890b74e40_0;
    %addi 1, 0, 8;
    %jmp/1 T_31.9, 8;
T_31.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_31.9, 8;
 ; End of false expr.
    %blend;
T_31.9;
    %store/vec4 v0x5ab890b74e40_0, 0, 8;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v0x5ab890b64770_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_31.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890b64770_0, 0, 24;
    %jmp T_31.11;
T_31.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890b608d0_0, 0, 32;
T_31.12 ; Top of for-loop
    %load/vec4 v0x5ab890b64770_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_31.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890b74e40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_31.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.15, 9;
    %load/vec4 v0x5ab890b608d0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_31.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_31.13, 8;
    %load/vec4 v0x5ab890b64770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890b64770_0, 0, 24;
    %load/vec4 v0x5ab890b74e40_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890b74e40_0, 0, 8;
T_31.14 ; for-loop step statement
    %load/vec4 v0x5ab890b608d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890b608d0_0, 0, 32;
    %jmp T_31.12;
T_31.13 ; for-loop exit label
T_31.11 ;
T_31.7 ;
    %load/vec4 v0x5ab890b797c0_0;
    %store/vec4 v0x5ab890b74820_0, 0, 1;
    %load/vec4 v0x5ab890b64770_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890b74740_0, 0, 23;
    %load/vec4 v0x5ab890b74820_0;
    %load/vec4 v0x5ab890b74e40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890b74740_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890b609b0_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5ab890b09f50;
T_32 ;
    %load/vec4 v0x5ab890aeb650_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890af61a0_0, 0, 8;
    %end;
    .thread T_32, $init;
    .scope S_0x5ab890b09f50;
T_33 ;
    %wait E_0x5ab890b0ab20;
    %load/vec4 v0x5ab890af9cf0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890af6700_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_33.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %load/vec4 v0x5ab890af9cf0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890af6700_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %store/vec4 v0x5ab890aeb650_0, 0, 9;
    %load/vec4 v0x5ab890af9dd0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890af67c0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890aeb730_0, 0, 48;
    %load/vec4 v0x5ab890aeb730_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x5ab890aeb730_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890aeb730_0, 0, 48;
    %load/vec4 v0x5ab890af61a0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890af61a0_0, 0, 8;
T_33.2 ;
    %load/vec4 v0x5ab890af6b40_0;
    %load/vec4 v0x5ab890af60e0_0;
    %xor;
    %store/vec4 v0x5ab890ae6560_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x5ab890acb360;
T_34 ;
    %load/vec4 v0x5ab890ace1a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890ad2c40_0, 0, 8;
    %end;
    .thread T_34, $init;
    .scope S_0x5ab890acb360;
T_35 ;
    %wait E_0x5ab890ac5a30;
    %load/vec4 v0x5ab890ab1bd0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890a7eed0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_35.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_35.1, 8;
T_35.0 ; End of true expr.
    %load/vec4 v0x5ab890ab1bd0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890a7eed0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_35.1, 8;
 ; End of false expr.
    %blend;
T_35.1;
    %store/vec4 v0x5ab890ace1a0_0, 0, 9;
    %load/vec4 v0x5ab890a9dc80_0;
    %pad/u 48;
    %load/vec4 v0x5ab890a7efb0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890acdac0_0, 0, 48;
    %load/vec4 v0x5ab890acdac0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x5ab890acdac0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890acdac0_0, 0, 48;
    %load/vec4 v0x5ab890ad2c40_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890ad2c40_0, 0, 8;
T_35.2 ;
    %load/vec4 v0x5ab890a9dd60_0;
    %load/vec4 v0x5ab890ad2b80_0;
    %xor;
    %store/vec4 v0x5ab890ace0e0_0, 0, 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x5ab890c17760;
T_36 ;
    %wait E_0x5ab890c34f00;
    %load/vec4 v0x5ab890c17140_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890c17220_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_36.0, 4;
    %load/vec4 v0x5ab890c17140_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890c52e80_0, 0, 1;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5ab890c17140_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890c17220_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_36.2, 4;
    %load/vec4 v0x5ab890c17220_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890c17140_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_36.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_36.5, 8;
T_36.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_36.5, 8;
 ; End of false expr.
    %blend;
T_36.5;
    %store/vec4 v0x5ab890c52e80_0, 0, 1;
    %load/vec4 v0x5ab890c17140_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %load/vec4 v0x5ab890c52e80_0;
    %inv;
    %store/vec4 v0x5ab890c52e80_0, 0, 1;
T_36.6 ;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x5ab890c17220_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890c17140_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_36.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_36.9, 8;
T_36.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_36.9, 8;
 ; End of false expr.
    %blend;
T_36.9;
    %store/vec4 v0x5ab890c52e80_0, 0, 1;
    %load/vec4 v0x5ab890c17140_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.10, 8;
    %load/vec4 v0x5ab890c52e80_0;
    %inv;
    %store/vec4 v0x5ab890c52e80_0, 0, 1;
T_36.10 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x5ab890c26b90;
T_37 ;
    %wait E_0x5ab890c36110;
    %load/vec4 v0x5ab890c2fa70_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.0, 8;
    %load/vec4 v0x5ab890c58030_0;
    %jmp/1 T_37.1, 8;
T_37.0 ; End of true expr.
    %load/vec4 v0x5ab890c540a0_0;
    %jmp/0 T_37.1, 8;
 ; End of false expr.
    %blend;
T_37.1;
    %store/vec4 v0x5ab890c544e0_0, 0, 32;
    %load/vec4 v0x5ab890c2fa70_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.2, 8;
    %load/vec4 v0x5ab890c540a0_0;
    %jmp/1 T_37.3, 8;
T_37.2 ; End of true expr.
    %load/vec4 v0x5ab890c58030_0;
    %jmp/0 T_37.3, 8;
 ; End of false expr.
    %blend;
T_37.3;
    %store/vec4 v0x5ab890c3f0b0_0, 0, 32;
    %load/vec4 v0x5ab890c580f0_0;
    %load/vec4 v0x5ab890c54180_0;
    %sub;
    %store/vec4 v0x5ab890c2c800_0, 0, 8;
    %load/vec4 v0x5ab890c53a80_0;
    %ix/getv 4, v0x5ab890c2c800_0;
    %shiftr 4;
    %store/vec4 v0x5ab890c53b60_0, 0, 24;
    %load/vec4 v0x5ab890c57750_0;
    %load/vec4 v0x5ab890c3eff0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_37.4, 8;
    %load/vec4 v0x5ab890c57690_0;
    %pad/u 25;
    %load/vec4 v0x5ab890c53b60_0;
    %pad/u 25;
    %add;
    %jmp/1 T_37.5, 8;
T_37.4 ; End of true expr.
    %load/vec4 v0x5ab890c57690_0;
    %pad/u 25;
    %load/vec4 v0x5ab890c53b60_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_37.5, 8;
 ; End of false expr.
    %blend;
T_37.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890c438e0_0, 0, 24;
    %store/vec4 v0x5ab890c2f9b0_0, 0, 1;
    %load/vec4 v0x5ab890c580f0_0;
    %store/vec4 v0x5ab890c441c0_0, 0, 8;
    %load/vec4 v0x5ab890c2f9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %load/vec4 v0x5ab890c438e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890c438e0_0, 0, 24;
    %load/vec4 v0x5ab890c441c0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_37.8, 8;
    %load/vec4 v0x5ab890c441c0_0;
    %addi 1, 0, 8;
    %jmp/1 T_37.9, 8;
T_37.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_37.9, 8;
 ; End of false expr.
    %blend;
T_37.9;
    %store/vec4 v0x5ab890c441c0_0, 0, 8;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0x5ab890c438e0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_37.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890c438e0_0, 0, 24;
    %jmp T_37.11;
T_37.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890c2c8c0_0, 0, 32;
T_37.12 ; Top of for-loop
    %load/vec4 v0x5ab890c438e0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_37.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890c441c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_37.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.15, 9;
    %load/vec4 v0x5ab890c2c8c0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_37.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_37.13, 8;
    %load/vec4 v0x5ab890c438e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890c438e0_0, 0, 24;
    %load/vec4 v0x5ab890c441c0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890c441c0_0, 0, 8;
T_37.14 ; for-loop step statement
    %load/vec4 v0x5ab890c2c8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890c2c8c0_0, 0, 32;
    %jmp T_37.12;
T_37.13 ; for-loop exit label
T_37.11 ;
T_37.7 ;
    %load/vec4 v0x5ab890c57750_0;
    %store/vec4 v0x5ab890c43820_0, 0, 1;
    %load/vec4 v0x5ab890c438e0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890c442a0_0, 0, 23;
    %load/vec4 v0x5ab890c43820_0;
    %load/vec4 v0x5ab890c441c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890c442a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890c2c3c0_0, 0, 32;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x5ab890d2aa20;
T_38 ;
    %load/vec4 v0x5ab890d1b480_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d16c30_0, 0, 8;
    %end;
    .thread T_38, $init;
    .scope S_0x5ab890d2aa20;
T_39 ;
    %wait E_0x5ab890d2fcf0;
    %load/vec4 v0x5ab890d2f330_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d2b620_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_39.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %load/vec4 v0x5ab890d2f330_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d2b620_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %store/vec4 v0x5ab890d1b480_0, 0, 9;
    %load/vec4 v0x5ab890d2c0c0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d2b700_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d18210_0, 0, 48;
    %load/vec4 v0x5ab890d18210_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x5ab890d18210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d18210_0, 0, 48;
    %load/vec4 v0x5ab890d16c30_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d16c30_0, 0, 8;
T_39.2 ;
    %load/vec4 v0x5ab890d2bc40_0;
    %load/vec4 v0x5ab890d16b90_0;
    %xor;
    %store/vec4 v0x5ab890d1b3c0_0, 0, 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x5ab890a948f0;
T_40 ;
    %wait E_0x5ab890aa94f0;
    %load/vec4 v0x5ab890a99b70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890a99120_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.0, 4;
    %load/vec4 v0x5ab890a99b70_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890a99200_0, 0, 1;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x5ab890a99b70_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890a99120_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_40.2, 4;
    %load/vec4 v0x5ab890a99120_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890a99b70_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_40.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_40.5, 8;
T_40.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_40.5, 8;
 ; End of false expr.
    %blend;
T_40.5;
    %store/vec4 v0x5ab890a99200_0, 0, 1;
    %load/vec4 v0x5ab890a99b70_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %load/vec4 v0x5ab890a99200_0;
    %inv;
    %store/vec4 v0x5ab890a99200_0, 0, 1;
T_40.6 ;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x5ab890a99120_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890a99b70_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_40.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_40.9, 8;
T_40.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_40.9, 8;
 ; End of false expr.
    %blend;
T_40.9;
    %store/vec4 v0x5ab890a99200_0, 0, 1;
    %load/vec4 v0x5ab890a99b70_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.10, 8;
    %load/vec4 v0x5ab890a99200_0;
    %inv;
    %store/vec4 v0x5ab890a99200_0, 0, 1;
T_40.10 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x5ab890aa99a0;
T_41 ;
    %wait E_0x5ab890a81040;
    %load/vec4 v0x5ab890b96ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.0, 8;
    %load/vec4 v0x5ab890a95ff0_0;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %load/vec4 v0x5ab890a858d0_0;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %store/vec4 v0x5ab890a955d0_0, 0, 32;
    %load/vec4 v0x5ab890b96ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.2, 8;
    %load/vec4 v0x5ab890a858d0_0;
    %jmp/1 T_41.3, 8;
T_41.2 ; End of true expr.
    %load/vec4 v0x5ab890a95ff0_0;
    %jmp/0 T_41.3, 8;
 ; End of false expr.
    %blend;
T_41.3;
    %store/vec4 v0x5ab890a86f30_0, 0, 32;
    %load/vec4 v0x5ab890a95b30_0;
    %load/vec4 v0x5ab890a859b0_0;
    %sub;
    %store/vec4 v0x5ab890b96f40_0, 0, 8;
    %load/vec4 v0x5ab890a8aac0_0;
    %ix/getv 4, v0x5ab890b96f40_0;
    %shiftr 4;
    %store/vec4 v0x5ab890a8a0e0_0, 0, 24;
    %load/vec4 v0x5ab890a95510_0;
    %load/vec4 v0x5ab890a8a1c0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_41.4, 8;
    %load/vec4 v0x5ab890a95c10_0;
    %pad/u 25;
    %load/vec4 v0x5ab890a8a0e0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_41.5, 8;
T_41.4 ; End of true expr.
    %load/vec4 v0x5ab890a95c10_0;
    %pad/u 25;
    %load/vec4 v0x5ab890a8a0e0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_41.5, 8;
 ; End of false expr.
    %blend;
T_41.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890a864d0_0, 0, 24;
    %store/vec4 v0x5ab890b973c0_0, 0, 1;
    %load/vec4 v0x5ab890a95b30_0;
    %store/vec4 v0x5ab890a87010_0, 0, 8;
    %load/vec4 v0x5ab890b973c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %load/vec4 v0x5ab890a864d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890a864d0_0, 0, 24;
    %load/vec4 v0x5ab890a87010_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_41.8, 8;
    %load/vec4 v0x5ab890a87010_0;
    %addi 1, 0, 8;
    %jmp/1 T_41.9, 8;
T_41.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_41.9, 8;
 ; End of false expr.
    %blend;
T_41.9;
    %store/vec4 v0x5ab890a87010_0, 0, 8;
    %jmp T_41.7;
T_41.6 ;
    %load/vec4 v0x5ab890a864d0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_41.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890a864d0_0, 0, 24;
    %jmp T_41.11;
T_41.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890b96860_0, 0, 32;
T_41.12 ; Top of for-loop
    %load/vec4 v0x5ab890a864d0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_41.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890a87010_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_41.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.15, 9;
    %load/vec4 v0x5ab890b96860_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_41.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_41.13, 8;
    %load/vec4 v0x5ab890a864d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890a864d0_0, 0, 24;
    %load/vec4 v0x5ab890a87010_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890a87010_0, 0, 8;
T_41.14 ; for-loop step statement
    %load/vec4 v0x5ab890b96860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890b96860_0, 0, 32;
    %jmp T_41.12;
T_41.13 ; for-loop exit label
T_41.11 ;
T_41.7 ;
    %load/vec4 v0x5ab890a95510_0;
    %store/vec4 v0x5ab890a86bd0_0, 0, 1;
    %load/vec4 v0x5ab890a864d0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890a86af0_0, 0, 23;
    %load/vec4 v0x5ab890a86bd0_0;
    %load/vec4 v0x5ab890a87010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890a86af0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890b96940_0, 0, 32;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x5ab890d07550;
T_42 ;
    %load/vec4 v0x5ab890cf5420_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890cf8f70_0, 0, 8;
    %end;
    .thread T_42, $init;
    .scope S_0x5ab890d07550;
T_43 ;
    %wait E_0x5ab890d08060;
    %load/vec4 v0x5ab890d03f60_0;
    %pad/u 32;
    %load/vec4 v0x5ab890cf3ce0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_43.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %load/vec4 v0x5ab890d03f60_0;
    %pad/u 9;
    %load/vec4 v0x5ab890cf3ce0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %store/vec4 v0x5ab890cf5420_0, 0, 9;
    %load/vec4 v0x5ab890d04040_0;
    %pad/u 48;
    %load/vec4 v0x5ab890cf3da0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890cf4f20_0, 0, 48;
    %load/vec4 v0x5ab890cf4f20_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x5ab890cf4f20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890cf4f20_0, 0, 48;
    %load/vec4 v0x5ab890cf8f70_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890cf8f70_0, 0, 8;
T_43.2 ;
    %load/vec4 v0x5ab890d03940_0;
    %load/vec4 v0x5ab890cf8eb0_0;
    %xor;
    %store/vec4 v0x5ab890cf5360_0, 0, 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x5ab890b366f0;
T_44 ;
    %wait E_0x5ab890b36320;
    %load/vec4 v0x5ab890b363a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890b35c90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_44.0, 4;
    %load/vec4 v0x5ab890b363a0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890b35d70_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5ab890b363a0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890b35c90_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_44.2, 4;
    %load/vec4 v0x5ab890b35c90_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890b363a0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_44.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_44.5, 8;
T_44.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_44.5, 8;
 ; End of false expr.
    %blend;
T_44.5;
    %store/vec4 v0x5ab890b35d70_0, 0, 1;
    %load/vec4 v0x5ab890b363a0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.6, 8;
    %load/vec4 v0x5ab890b35d70_0;
    %inv;
    %store/vec4 v0x5ab890b35d70_0, 0, 1;
T_44.6 ;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x5ab890b35c90_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890b363a0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_44.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_44.9, 8;
T_44.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_44.9, 8;
 ; End of false expr.
    %blend;
T_44.9;
    %store/vec4 v0x5ab890b35d70_0, 0, 1;
    %load/vec4 v0x5ab890b363a0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.10, 8;
    %load/vec4 v0x5ab890b35d70_0;
    %inv;
    %store/vec4 v0x5ab890b35d70_0, 0, 1;
T_44.10 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x5ab890b3a240;
T_45 ;
    %wait E_0x5ab890b39910;
    %load/vec4 v0x5ab890a4ffb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %load/vec4 v0x5ab890ad44e0_0;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %load/vec4 v0x5ab890ad5b00_0;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0x5ab890ad8d50_0, 0, 32;
    %load/vec4 v0x5ab890a4ffb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_45.2, 8;
    %load/vec4 v0x5ab890ad5b00_0;
    %jmp/1 T_45.3, 8;
T_45.2 ; End of true expr.
    %load/vec4 v0x5ab890ad44e0_0;
    %jmp/0 T_45.3, 8;
 ; End of false expr.
    %blend;
T_45.3;
    %store/vec4 v0x5ab890a5bc90_0, 0, 32;
    %load/vec4 v0x5ab890ad9630_0;
    %load/vec4 v0x5ab890ad5be0_0;
    %sub;
    %store/vec4 v0x5ab890a50050_0, 0, 8;
    %load/vec4 v0x5ab890ad56e0_0;
    %ix/getv 4, v0x5ab890a50050_0;
    %shiftr 4;
    %store/vec4 v0x5ab890ad5080_0, 0, 24;
    %load/vec4 v0x5ab890ad8c90_0;
    %load/vec4 v0x5ab890ad5160_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_45.4, 8;
    %load/vec4 v0x5ab890ad9710_0;
    %pad/u 25;
    %load/vec4 v0x5ab890ad5080_0;
    %pad/u 25;
    %add;
    %jmp/1 T_45.5, 8;
T_45.4 ; End of true expr.
    %load/vec4 v0x5ab890ad9710_0;
    %pad/u 25;
    %load/vec4 v0x5ab890ad5080_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_45.5, 8;
 ; End of false expr.
    %blend;
T_45.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890a5cea0_0, 0, 24;
    %store/vec4 v0x5ab890a56990_0, 0, 1;
    %load/vec4 v0x5ab890ad9630_0;
    %store/vec4 v0x5ab890a5bd70_0, 0, 8;
    %load/vec4 v0x5ab890a56990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.6, 8;
    %load/vec4 v0x5ab890a5cea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890a5cea0_0, 0, 24;
    %load/vec4 v0x5ab890a5bd70_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_45.8, 8;
    %load/vec4 v0x5ab890a5bd70_0;
    %addi 1, 0, 8;
    %jmp/1 T_45.9, 8;
T_45.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_45.9, 8;
 ; End of false expr.
    %blend;
T_45.9;
    %store/vec4 v0x5ab890a5bd70_0, 0, 8;
    %jmp T_45.7;
T_45.6 ;
    %load/vec4 v0x5ab890a5cea0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_45.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890a5cea0_0, 0, 24;
    %jmp T_45.11;
T_45.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890a514e0_0, 0, 32;
T_45.12 ; Top of for-loop
    %load/vec4 v0x5ab890a5cea0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_45.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890a5bd70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_45.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_45.15, 9;
    %load/vec4 v0x5ab890a514e0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_45.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_45.13, 8;
    %load/vec4 v0x5ab890a5cea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890a5cea0_0, 0, 24;
    %load/vec4 v0x5ab890a5bd70_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890a5bd70_0, 0, 8;
T_45.14 ; for-loop step statement
    %load/vec4 v0x5ab890a514e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890a514e0_0, 0, 32;
    %jmp T_45.12;
T_45.13 ; for-loop exit label
T_45.11 ;
T_45.7 ;
    %load/vec4 v0x5ab890ad8c90_0;
    %store/vec4 v0x5ab890a5d3c0_0, 0, 1;
    %load/vec4 v0x5ab890a5cea0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890a5d2e0_0, 0, 23;
    %load/vec4 v0x5ab890a5d3c0_0;
    %load/vec4 v0x5ab890a5bd70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890a5d2e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890a515c0_0, 0, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x5ab890a74790;
T_46 ;
    %load/vec4 v0x5ab890a6b1e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890a6bc40_0, 0, 8;
    %end;
    .thread T_46, $init;
    .scope S_0x5ab890a74790;
T_47 ;
    %wait E_0x5ab890a74350;
    %load/vec4 v0x5ab890a73d80_0;
    %pad/u 32;
    %load/vec4 v0x5ab890a6f8a0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_47.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %load/vec4 v0x5ab890a73d80_0;
    %pad/u 9;
    %load/vec4 v0x5ab890a6f8a0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %store/vec4 v0x5ab890a6b1e0_0, 0, 9;
    %load/vec4 v0x5ab890a6a710_0;
    %pad/u 48;
    %load/vec4 v0x5ab890a6edf0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890a6b2c0_0, 0, 48;
    %load/vec4 v0x5ab890a6b2c0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x5ab890a6b2c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890a6b2c0_0, 0, 48;
    %load/vec4 v0x5ab890a6bc40_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890a6bc40_0, 0, 8;
T_47.2 ;
    %load/vec4 v0x5ab890a6a7d0_0;
    %load/vec4 v0x5ab890a6eed0_0;
    %xor;
    %store/vec4 v0x5ab890a6b8e0_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x5ab890ce2630;
T_48 ;
    %load/vec4 v0x5ab890cc43a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890c7c040_0, 0, 8;
    %end;
    .thread T_48, $init;
    .scope S_0x5ab890ce2630;
T_49 ;
    %wait E_0x5ab890ce03c0;
    %load/vec4 v0x5ab890cd5e60_0;
    %pad/u 32;
    %load/vec4 v0x5ab890c9f360_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0x5ab890cd5e60_0;
    %pad/u 9;
    %load/vec4 v0x5ab890c9f360_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x5ab890cc43a0_0, 0, 9;
    %load/vec4 v0x5ab890cb30c0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890c8b470_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890cc4480_0, 0, 48;
    %load/vec4 v0x5ab890cc4480_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x5ab890cc4480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890cc4480_0, 0, 48;
    %load/vec4 v0x5ab890c7c040_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890c7c040_0, 0, 8;
T_49.2 ;
    %load/vec4 v0x5ab890cb31b0_0;
    %load/vec4 v0x5ab890c8b550_0;
    %xor;
    %store/vec4 v0x5ab890cc3800_0, 0, 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x5ab890ce8bd0;
T_50 ;
    %wait E_0x5ab890ce76d0;
    %load/vec4 v0x5ab890ce8790_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890ce8890_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_50.0, 4;
    %load/vec4 v0x5ab890ce8790_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890ce81b0_0, 0, 1;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x5ab890ce8790_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890ce8890_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_50.2, 4;
    %load/vec4 v0x5ab890ce8890_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890ce8790_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_50.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_50.5, 8;
T_50.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_50.5, 8;
 ; End of false expr.
    %blend;
T_50.5;
    %store/vec4 v0x5ab890ce81b0_0, 0, 1;
    %load/vec4 v0x5ab890ce8790_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.6, 8;
    %load/vec4 v0x5ab890ce81b0_0;
    %inv;
    %store/vec4 v0x5ab890ce81b0_0, 0, 1;
T_50.6 ;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x5ab890ce8890_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890ce8790_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_50.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_50.9, 8;
T_50.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_50.9, 8;
 ; End of false expr.
    %blend;
T_50.9;
    %store/vec4 v0x5ab890ce81b0_0, 0, 1;
    %load/vec4 v0x5ab890ce8790_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.10, 8;
    %load/vec4 v0x5ab890ce81b0_0;
    %inv;
    %store/vec4 v0x5ab890ce81b0_0, 0, 1;
T_50.10 ;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x5ab890a510a0;
T_51 ;
    %wait E_0x5ab890a50c50;
    %load/vec4 v0x5ab890d352c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.0, 8;
    %load/vec4 v0x5ab890d39790_0;
    %jmp/1 T_51.1, 8;
T_51.0 ; End of true expr.
    %load/vec4 v0x5ab890d0c0b0_0;
    %jmp/0 T_51.1, 8;
 ; End of false expr.
    %blend;
T_51.1;
    %store/vec4 v0x5ab890d1ff20_0, 0, 32;
    %load/vec4 v0x5ab890d352c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.2, 8;
    %load/vec4 v0x5ab890d0c0b0_0;
    %jmp/1 T_51.3, 8;
T_51.2 ; End of true expr.
    %load/vec4 v0x5ab890d39790_0;
    %jmp/0 T_51.3, 8;
 ; End of false expr.
    %blend;
T_51.3;
    %store/vec4 v0x5ab890ced3c0_0, 0, 32;
    %load/vec4 v0x5ab890d39850_0;
    %load/vec4 v0x5ab890d0c190_0;
    %sub;
    %store/vec4 v0x5ab890d25230_0, 0, 8;
    %load/vec4 v0x5ab890cfccc0_0;
    %ix/getv 4, v0x5ab890d25230_0;
    %shiftr 4;
    %store/vec4 v0x5ab890cfcda0_0, 0, 24;
    %load/vec4 v0x5ab890d33e80_0;
    %load/vec4 v0x5ab890ced300_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_51.4, 8;
    %load/vec4 v0x5ab890d33d90_0;
    %pad/u 25;
    %load/vec4 v0x5ab890cfcda0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_51.5, 8;
T_51.4 ; End of true expr.
    %load/vec4 v0x5ab890d33d90_0;
    %pad/u 25;
    %load/vec4 v0x5ab890cfcda0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_51.5, 8;
 ; End of false expr.
    %blend;
T_51.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890d3c9f0_0, 0, 24;
    %store/vec4 v0x5ab890d35200_0, 0, 1;
    %load/vec4 v0x5ab890d39850_0;
    %store/vec4 v0x5ab890d40fb0_0, 0, 8;
    %load/vec4 v0x5ab890d35200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.6, 8;
    %load/vec4 v0x5ab890d3c9f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890d3c9f0_0, 0, 24;
    %load/vec4 v0x5ab890d40fb0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_51.8, 8;
    %load/vec4 v0x5ab890d40fb0_0;
    %addi 1, 0, 8;
    %jmp/1 T_51.9, 8;
T_51.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_51.9, 8;
 ; End of false expr.
    %blend;
T_51.9;
    %store/vec4 v0x5ab890d40fb0_0, 0, 8;
    %jmp T_51.7;
T_51.6 ;
    %load/vec4 v0x5ab890d3c9f0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_51.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890d3c9f0_0, 0, 24;
    %jmp T_51.11;
T_51.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890d252f0_0, 0, 32;
T_51.12 ; Top of for-loop
    %load/vec4 v0x5ab890d3c9f0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_51.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890d40fb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_51.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_51.15, 9;
    %load/vec4 v0x5ab890d252f0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_51.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_51.13, 8;
    %load/vec4 v0x5ab890d3c9f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d3c9f0_0, 0, 24;
    %load/vec4 v0x5ab890d40fb0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890d40fb0_0, 0, 8;
T_51.14 ; for-loop step statement
    %load/vec4 v0x5ab890d252f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890d252f0_0, 0, 32;
    %jmp T_51.12;
T_51.13 ; for-loop exit label
T_51.11 ;
T_51.7 ;
    %load/vec4 v0x5ab890d33e80_0;
    %store/vec4 v0x5ab890d3c950_0, 0, 1;
    %load/vec4 v0x5ab890d3c9f0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890d41090_0, 0, 23;
    %load/vec4 v0x5ab890d3c950_0;
    %load/vec4 v0x5ab890d40fb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890d41090_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890d26850_0, 0, 32;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x5ab890c1b470;
T_52 ;
    %load/vec4 v0x5ab890bba8a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890bddab0_0, 0, 8;
    %end;
    .thread T_52, $init;
    .scope S_0x5ab890c1b470;
T_53 ;
    %wait E_0x5ab890c7c1b0;
    %load/vec4 v0x5ab890c62c80_0;
    %pad/u 32;
    %load/vec4 v0x5ab890c166d0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_53.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_53.1, 8;
T_53.0 ; End of true expr.
    %load/vec4 v0x5ab890c62c80_0;
    %pad/u 9;
    %load/vec4 v0x5ab890c166d0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_53.1, 8;
 ; End of false expr.
    %blend;
T_53.1;
    %store/vec4 v0x5ab890bba8a0_0, 0, 9;
    %load/vec4 v0x5ab890c637d0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890bf1920_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890bba980_0, 0, 48;
    %load/vec4 v0x5ab890bba980_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x5ab890bba980_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890bba980_0, 0, 48;
    %load/vec4 v0x5ab890bddab0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890bddab0_0, 0, 8;
T_53.2 ;
    %load/vec4 v0x5ab890c638b0_0;
    %load/vec4 v0x5ab890bf1a00_0;
    %xor;
    %store/vec4 v0x5ab890bc9db0_0, 0, 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x5ab890ba89e0;
T_54 ;
    %load/vec4 v0x5ab890b8daa0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890b557f0_0, 0, 8;
    %end;
    .thread T_54, $init;
    .scope S_0x5ab890ba89e0;
T_55 ;
    %wait E_0x5ab890c77330;
    %load/vec4 v0x5ab890bacab0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890b7d550_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_55.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_55.1, 8;
T_55.0 ; End of true expr.
    %load/vec4 v0x5ab890bacab0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890b7d550_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_55.1, 8;
 ; End of false expr.
    %blend;
T_55.1;
    %store/vec4 v0x5ab890b8daa0_0, 0, 9;
    %load/vec4 v0x5ab890ba00e0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890b695d0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890b8db80_0, 0, 48;
    %load/vec4 v0x5ab890b8db80_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x5ab890b8db80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890b8db80_0, 0, 48;
    %load/vec4 v0x5ab890b557f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890b557f0_0, 0, 8;
T_55.2 ;
    %load/vec4 v0x5ab890ba01d0_0;
    %load/vec4 v0x5ab890b696b0_0;
    %xor;
    %store/vec4 v0x5ab890b464a0_0, 0, 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x5ab890d207a0;
T_56 ;
    %wait E_0x5ab890d21e60;
    %load/vec4 v0x5ab890d21ee0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890d219f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_56.0, 4;
    %load/vec4 v0x5ab890d21ee0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890d21390_0, 0, 1;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x5ab890d21ee0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d219f0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_56.2, 4;
    %load/vec4 v0x5ab890d219f0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d21ee0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_56.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_56.5, 8;
T_56.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_56.5, 8;
 ; End of false expr.
    %blend;
T_56.5;
    %store/vec4 v0x5ab890d21390_0, 0, 1;
    %load/vec4 v0x5ab890d21ee0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.6, 8;
    %load/vec4 v0x5ab890d21390_0;
    %inv;
    %store/vec4 v0x5ab890d21390_0, 0, 1;
T_56.6 ;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x5ab890d219f0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890d21ee0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_56.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_56.9, 8;
T_56.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_56.9, 8;
 ; End of false expr.
    %blend;
T_56.9;
    %store/vec4 v0x5ab890d21390_0, 0, 1;
    %load/vec4 v0x5ab890d21ee0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.10, 8;
    %load/vec4 v0x5ab890d21390_0;
    %inv;
    %store/vec4 v0x5ab890d21390_0, 0, 1;
T_56.10 ;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x5ab890d26410;
T_57 ;
    %wait E_0x5ab890d3c060;
    %load/vec4 v0x5ab890cef300_0;
    %flag_set/vec4 8;
    %jmp/0 T_57.0, 8;
    %load/vec4 v0x5ab890d113c0_0;
    %jmp/1 T_57.1, 8;
T_57.0 ; End of true expr.
    %load/vec4 v0x5ab890d12680_0;
    %jmp/0 T_57.1, 8;
 ; End of false expr.
    %blend;
T_57.1;
    %store/vec4 v0x5ab890d125a0_0, 0, 32;
    %load/vec4 v0x5ab890cef300_0;
    %flag_set/vec4 8;
    %jmp/0 T_57.2, 8;
    %load/vec4 v0x5ab890d12680_0;
    %jmp/1 T_57.3, 8;
T_57.2 ; End of true expr.
    %load/vec4 v0x5ab890d113c0_0;
    %jmp/0 T_57.3, 8;
 ; End of false expr.
    %blend;
T_57.3;
    %store/vec4 v0x5ab890d0df80_0, 0, 32;
    %load/vec4 v0x5ab890d114c0_0;
    %load/vec4 v0x5ab890d11f80_0;
    %sub;
    %store/vec4 v0x5ab890cef3a0_0, 0, 8;
    %load/vec4 v0x5ab890d12060_0;
    %ix/getv 4, v0x5ab890cef3a0_0;
    %shiftr 4;
    %store/vec4 v0x5ab890d0c930_0, 0, 24;
    %load/vec4 v0x5ab890d12a80_0;
    %load/vec4 v0x5ab890d0ca10_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_57.4, 8;
    %load/vec4 v0x5ab890d129e0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d0c930_0;
    %pad/u 25;
    %add;
    %jmp/1 T_57.5, 8;
T_57.4 ; End of true expr.
    %load/vec4 v0x5ab890d129e0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d0c930_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_57.5, 8;
 ; End of false expr.
    %blend;
T_57.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890d0d520_0, 0, 24;
    %store/vec4 v0x5ab890cef820_0, 0, 1;
    %load/vec4 v0x5ab890d114c0_0;
    %store/vec4 v0x5ab890d0e060_0, 0, 8;
    %load/vec4 v0x5ab890cef820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.6, 8;
    %load/vec4 v0x5ab890d0d520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890d0d520_0, 0, 24;
    %load/vec4 v0x5ab890d0e060_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_57.8, 8;
    %load/vec4 v0x5ab890d0e060_0;
    %addi 1, 0, 8;
    %jmp/1 T_57.9, 8;
T_57.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_57.9, 8;
 ; End of false expr.
    %blend;
T_57.9;
    %store/vec4 v0x5ab890d0e060_0, 0, 8;
    %jmp T_57.7;
T_57.6 ;
    %load/vec4 v0x5ab890d0d520_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_57.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890d0d520_0, 0, 24;
    %jmp T_57.11;
T_57.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890ceece0_0, 0, 32;
T_57.12 ; Top of for-loop
    %load/vec4 v0x5ab890d0d520_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_57.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890d0e060_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_57.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.15, 9;
    %load/vec4 v0x5ab890ceece0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_57.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_57.13, 8;
    %load/vec4 v0x5ab890d0d520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d0d520_0, 0, 24;
    %load/vec4 v0x5ab890d0e060_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890d0e060_0, 0, 8;
T_57.14 ; for-loop step statement
    %load/vec4 v0x5ab890ceece0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890ceece0_0, 0, 32;
    %jmp T_57.12;
T_57.13 ; for-loop exit label
T_57.11 ;
T_57.7 ;
    %load/vec4 v0x5ab890d12a80_0;
    %store/vec4 v0x5ab890d0dc20_0, 0, 1;
    %load/vec4 v0x5ab890d0d520_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890d0db40_0, 0, 23;
    %load/vec4 v0x5ab890d0dc20_0;
    %load/vec4 v0x5ab890d0e060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890d0db40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890ceedc0_0, 0, 32;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x5ab890af4be0;
T_58 ;
    %load/vec4 v0x5ab890aa7e90_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890abbc60_0, 0, 8;
    %end;
    .thread T_58, $init;
    .scope S_0x5ab890af4be0;
T_59 ;
    %wait E_0x5ab890c02120;
    %load/vec4 v0x5ab890ae58a0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890b2dc60_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_59.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_59.1, 8;
T_59.0 ; End of true expr.
    %load/vec4 v0x5ab890ae58a0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890b2dc60_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_59.1, 8;
 ; End of false expr.
    %blend;
T_59.1;
    %store/vec4 v0x5ab890aa7e90_0, 0, 9;
    %load/vec4 v0x5ab890b2ced0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890ae0900_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890a94010_0, 0, 48;
    %load/vec4 v0x5ab890a94010_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x5ab890a94010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890a94010_0, 0, 48;
    %load/vec4 v0x5ab890abbc60_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890abbc60_0, 0, 8;
T_59.2 ;
    %load/vec4 v0x5ab890b2cf90_0;
    %load/vec4 v0x5ab890ae09e0_0;
    %xor;
    %store/vec4 v0x5ab890aa7df0_0, 0, 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x5ab890a7fd30;
T_60 ;
    %load/vec4 v0x5ab890cee160_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d3a6f0_0, 0, 8;
    %end;
    .thread T_60, $init;
    .scope S_0x5ab890a7fd30;
T_61 ;
    %wait E_0x5ab890b8e8c0;
    %load/vec4 v0x5ab890d2a190_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d02570_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_61.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_61.1, 8;
T_61.0 ; End of true expr.
    %load/vec4 v0x5ab890d2a190_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d02570_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_61.1, 8;
 ; End of false expr.
    %blend;
T_61.1;
    %store/vec4 v0x5ab890cee160_0, 0, 9;
    %load/vec4 v0x5ab890d16220_0;
    %pad/u 48;
    %load/vec4 v0x5ab890cf3030_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890cee240_0, 0, 48;
    %load/vec4 v0x5ab890cee240_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x5ab890cee240_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890cee240_0, 0, 48;
    %load/vec4 v0x5ab890d3a6f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d3a6f0_0, 0, 8;
T_61.2 ;
    %load/vec4 v0x5ab890d16310_0;
    %load/vec4 v0x5ab890cf3110_0;
    %xor;
    %store/vec4 v0x5ab890d3b450_0, 0, 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x5ab890c21310;
T_62 ;
    %wait E_0x5ab890c209e0;
    %load/vec4 v0x5ab890c20a40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890c1d7e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_62.0, 4;
    %load/vec4 v0x5ab890c20a40_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890c1d8c0_0, 0, 1;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x5ab890c20a40_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890c1d7e0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_62.2, 4;
    %load/vec4 v0x5ab890c1d7e0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890c20a40_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_62.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_62.5, 8;
T_62.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_62.5, 8;
 ; End of false expr.
    %blend;
T_62.5;
    %store/vec4 v0x5ab890c1d8c0_0, 0, 1;
    %load/vec4 v0x5ab890c20a40_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.6, 8;
    %load/vec4 v0x5ab890c1d8c0_0;
    %inv;
    %store/vec4 v0x5ab890c1d8c0_0, 0, 1;
T_62.6 ;
    %jmp T_62.3;
T_62.2 ;
    %load/vec4 v0x5ab890c1d7e0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890c20a40_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_62.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_62.9, 8;
T_62.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_62.9, 8;
 ; End of false expr.
    %blend;
T_62.9;
    %store/vec4 v0x5ab890c1d8c0_0, 0, 1;
    %load/vec4 v0x5ab890c20a40_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.10, 8;
    %load/vec4 v0x5ab890c1d8c0_0;
    %inv;
    %store/vec4 v0x5ab890c1d8c0_0, 0, 1;
T_62.10 ;
T_62.3 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x5ab890c2bda0;
T_63 ;
    %wait E_0x5ab890c1c1e0;
    %load/vec4 v0x5ab890bfd0b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_63.0, 8;
    %load/vec4 v0x5ab890c1d430_0;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %load/vec4 v0x5ab890bfb660_0;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %store/vec4 v0x5ab890c010e0_0, 0, 32;
    %load/vec4 v0x5ab890bfd0b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_63.2, 8;
    %load/vec4 v0x5ab890bfb660_0;
    %jmp/1 T_63.3, 8;
T_63.2 ; End of true expr.
    %load/vec4 v0x5ab890c1d430_0;
    %jmp/0 T_63.3, 8;
 ; End of false expr.
    %blend;
T_63.3;
    %store/vec4 v0x5ab890bc4550_0, 0, 32;
    %load/vec4 v0x5ab890c1cd60_0;
    %load/vec4 v0x5ab890be77b0_0;
    %sub;
    %store/vec4 v0x5ab890bfd150_0, 0, 8;
    %load/vec4 v0x5ab890be7890_0;
    %ix/getv 4, v0x5ab890bfd150_0;
    %shiftr 4;
    %store/vec4 v0x5ab890bd3940_0, 0, 24;
    %load/vec4 v0x5ab890c01020_0;
    %load/vec4 v0x5ab890bd3a20_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_63.4, 8;
    %load/vec4 v0x5ab890c1ce20_0;
    %pad/u 25;
    %load/vec4 v0x5ab890bd3940_0;
    %pad/u 25;
    %add;
    %jmp/1 T_63.5, 8;
T_63.4 ; End of true expr.
    %load/vec4 v0x5ab890c1ce20_0;
    %pad/u 25;
    %load/vec4 v0x5ab890bd3940_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_63.5, 8;
 ; End of false expr.
    %blend;
T_63.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890c08840_0, 0, 24;
    %store/vec4 v0x5ab890bfd5d0_0, 0, 1;
    %load/vec4 v0x5ab890c1cd60_0;
    %store/vec4 v0x5ab890bc4630_0, 0, 8;
    %load/vec4 v0x5ab890bfd5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.6, 8;
    %load/vec4 v0x5ab890c08840_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890c08840_0, 0, 24;
    %load/vec4 v0x5ab890bc4630_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_63.8, 8;
    %load/vec4 v0x5ab890bc4630_0;
    %addi 1, 0, 8;
    %jmp/1 T_63.9, 8;
T_63.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_63.9, 8;
 ; End of false expr.
    %blend;
T_63.9;
    %store/vec4 v0x5ab890bc4630_0, 0, 8;
    %jmp T_63.7;
T_63.6 ;
    %load/vec4 v0x5ab890c08840_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_63.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890c08840_0, 0, 24;
    %jmp T_63.11;
T_63.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890bfca90_0, 0, 32;
T_63.12 ; Top of for-loop
    %load/vec4 v0x5ab890c08840_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_63.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890bc4630_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_63.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.15, 9;
    %load/vec4 v0x5ab890bfca90_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_63.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_63.13, 8;
    %load/vec4 v0x5ab890c08840_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890c08840_0, 0, 24;
    %load/vec4 v0x5ab890bc4630_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890bc4630_0, 0, 8;
T_63.14 ; for-loop step statement
    %load/vec4 v0x5ab890bfca90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890bfca90_0, 0, 32;
    %jmp T_63.12;
T_63.13 ; for-loop exit label
T_63.11 ;
T_63.7 ;
    %load/vec4 v0x5ab890c01020_0;
    %store/vec4 v0x5ab890bb4c70_0, 0, 1;
    %load/vec4 v0x5ab890c08840_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890bb4b90_0, 0, 23;
    %load/vec4 v0x5ab890bb4c70_0;
    %load/vec4 v0x5ab890bc4630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890bb4b90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890bfcb70_0, 0, 32;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x5ab890d5dcb0;
T_64 ;
    %load/vec4 v0x5ab890d5ea40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d5e730_0, 0, 8;
    %end;
    .thread T_64, $init;
    .scope S_0x5ab890d5dcb0;
T_65 ;
    %wait E_0x5ab890d5df60;
    %load/vec4 v0x5ab890d5e0f0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d5e4b0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_65.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_65.1, 8;
T_65.0 ; End of true expr.
    %load/vec4 v0x5ab890d5e0f0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d5e4b0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_65.1, 8;
 ; End of false expr.
    %blend;
T_65.1;
    %store/vec4 v0x5ab890d5ea40_0, 0, 9;
    %load/vec4 v0x5ab890d5e1d0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d5e590_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d5eb20_0, 0, 48;
    %load/vec4 v0x5ab890d5eb20_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0x5ab890d5eb20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d5eb20_0, 0, 48;
    %load/vec4 v0x5ab890d5e730_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d5e730_0, 0, 8;
T_65.2 ;
    %load/vec4 v0x5ab890d5e2c0_0;
    %load/vec4 v0x5ab890d5e670_0;
    %xor;
    %store/vec4 v0x5ab890d5e980_0, 0, 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x5ab890d55330;
T_66 ;
    %wait E_0x5ab890d555c0;
    %load/vec4 v0x5ab890d55640_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890d55740_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_66.0, 4;
    %load/vec4 v0x5ab890d55640_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890d55820_0, 0, 1;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x5ab890d55640_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d55740_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_66.2, 4;
    %load/vec4 v0x5ab890d55740_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d55640_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_66.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_66.5, 8;
T_66.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_66.5, 8;
 ; End of false expr.
    %blend;
T_66.5;
    %store/vec4 v0x5ab890d55820_0, 0, 1;
    %load/vec4 v0x5ab890d55640_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.6, 8;
    %load/vec4 v0x5ab890d55820_0;
    %inv;
    %store/vec4 v0x5ab890d55820_0, 0, 1;
T_66.6 ;
    %jmp T_66.3;
T_66.2 ;
    %load/vec4 v0x5ab890d55740_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890d55640_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_66.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_66.9, 8;
T_66.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_66.9, 8;
 ; End of false expr.
    %blend;
T_66.9;
    %store/vec4 v0x5ab890d55820_0, 0, 1;
    %load/vec4 v0x5ab890d55640_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.10, 8;
    %load/vec4 v0x5ab890d55820_0;
    %inv;
    %store/vec4 v0x5ab890d55820_0, 0, 1;
T_66.10 ;
T_66.3 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x5ab890d54ee0;
T_67 ;
    %wait E_0x5ab890d55240;
    %load/vec4 v0x5ab890d56e50_0;
    %flag_set/vec4 8;
    %jmp/0 T_67.0, 8;
    %load/vec4 v0x5ab890d55970_0;
    %jmp/1 T_67.1, 8;
T_67.0 ; End of true expr.
    %load/vec4 v0x5ab890d55e10_0;
    %jmp/0 T_67.1, 8;
 ; End of false expr.
    %blend;
T_67.1;
    %store/vec4 v0x5ab890d55ce0_0, 0, 32;
    %load/vec4 v0x5ab890d56e50_0;
    %flag_set/vec4 8;
    %jmp/0 T_67.2, 8;
    %load/vec4 v0x5ab890d55e10_0;
    %jmp/1 T_67.3, 8;
T_67.2 ; End of true expr.
    %load/vec4 v0x5ab890d55970_0;
    %jmp/0 T_67.3, 8;
 ; End of false expr.
    %blend;
T_67.3;
    %store/vec4 v0x5ab890d56250_0, 0, 32;
    %load/vec4 v0x5ab890d55a50_0;
    %load/vec4 v0x5ab890d55ef0_0;
    %sub;
    %store/vec4 v0x5ab890d56ef0_0, 0, 8;
    %load/vec4 v0x5ab890d55fd0_0;
    %ix/getv 4, v0x5ab890d56ef0_0;
    %shiftr 4;
    %store/vec4 v0x5ab890d560b0_0, 0, 24;
    %load/vec4 v0x5ab890d55c20_0;
    %load/vec4 v0x5ab890d56190_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_67.4, 8;
    %load/vec4 v0x5ab890d55b30_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d560b0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_67.5, 8;
T_67.4 ; End of true expr.
    %load/vec4 v0x5ab890d55b30_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d560b0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_67.5, 8;
 ; End of false expr.
    %blend;
T_67.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890d565b0_0, 0, 24;
    %store/vec4 v0x5ab890d56d90_0, 0, 1;
    %load/vec4 v0x5ab890d55a50_0;
    %store/vec4 v0x5ab890d56330_0, 0, 8;
    %load/vec4 v0x5ab890d56d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %load/vec4 v0x5ab890d565b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890d565b0_0, 0, 24;
    %load/vec4 v0x5ab890d56330_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_67.8, 8;
    %load/vec4 v0x5ab890d56330_0;
    %addi 1, 0, 8;
    %jmp/1 T_67.9, 8;
T_67.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_67.9, 8;
 ; End of false expr.
    %blend;
T_67.9;
    %store/vec4 v0x5ab890d56330_0, 0, 8;
    %jmp T_67.7;
T_67.6 ;
    %load/vec4 v0x5ab890d565b0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_67.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890d565b0_0, 0, 24;
    %jmp T_67.11;
T_67.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890d56fb0_0, 0, 32;
T_67.12 ; Top of for-loop
    %load/vec4 v0x5ab890d565b0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_67.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890d56330_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_67.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.15, 9;
    %load/vec4 v0x5ab890d56fb0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_67.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_67.13, 8;
    %load/vec4 v0x5ab890d565b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d565b0_0, 0, 24;
    %load/vec4 v0x5ab890d56330_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890d56330_0, 0, 8;
T_67.14 ; for-loop step statement
    %load/vec4 v0x5ab890d56fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890d56fb0_0, 0, 32;
    %jmp T_67.12;
T_67.13 ; for-loop exit label
T_67.11 ;
T_67.7 ;
    %load/vec4 v0x5ab890d55c20_0;
    %store/vec4 v0x5ab890d564f0_0, 0, 1;
    %load/vec4 v0x5ab890d565b0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890d56410_0, 0, 23;
    %load/vec4 v0x5ab890d564f0_0;
    %load/vec4 v0x5ab890d56330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890d56410_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890d57090_0, 0, 32;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x5ab890d5f2b0;
T_68 ;
    %load/vec4 v0x5ab890d5ffd0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d5fcc0_0, 0, 8;
    %end;
    .thread T_68, $init;
    .scope S_0x5ab890d5f2b0;
T_69 ;
    %wait E_0x5ab890d5f510;
    %load/vec4 v0x5ab890d5f6c0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d5fa60_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_69.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_69.1, 8;
T_69.0 ; End of true expr.
    %load/vec4 v0x5ab890d5f6c0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d5fa60_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_69.1, 8;
 ; End of false expr.
    %blend;
T_69.1;
    %store/vec4 v0x5ab890d5ffd0_0, 0, 9;
    %load/vec4 v0x5ab890d5f7a0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d5fb20_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d600b0_0, 0, 48;
    %load/vec4 v0x5ab890d600b0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x5ab890d600b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d600b0_0, 0, 48;
    %load/vec4 v0x5ab890d5fcc0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d5fcc0_0, 0, 8;
T_69.2 ;
    %load/vec4 v0x5ab890d5f890_0;
    %load/vec4 v0x5ab890d5fc00_0;
    %xor;
    %store/vec4 v0x5ab890d5ff10_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x5ab890d575b0;
T_70 ;
    %wait E_0x5ab890d57840;
    %load/vec4 v0x5ab890d578c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890d579c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_70.0, 4;
    %load/vec4 v0x5ab890d578c0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890d57aa0_0, 0, 1;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x5ab890d578c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d579c0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_70.2, 4;
    %load/vec4 v0x5ab890d579c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d578c0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_70.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_70.5, 8;
T_70.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_70.5, 8;
 ; End of false expr.
    %blend;
T_70.5;
    %store/vec4 v0x5ab890d57aa0_0, 0, 1;
    %load/vec4 v0x5ab890d578c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.6, 8;
    %load/vec4 v0x5ab890d57aa0_0;
    %inv;
    %store/vec4 v0x5ab890d57aa0_0, 0, 1;
T_70.6 ;
    %jmp T_70.3;
T_70.2 ;
    %load/vec4 v0x5ab890d579c0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890d578c0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_70.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_70.9, 8;
T_70.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_70.9, 8;
 ; End of false expr.
    %blend;
T_70.9;
    %store/vec4 v0x5ab890d57aa0_0, 0, 1;
    %load/vec4 v0x5ab890d578c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.10, 8;
    %load/vec4 v0x5ab890d57aa0_0;
    %inv;
    %store/vec4 v0x5ab890d57aa0_0, 0, 1;
T_70.10 ;
T_70.3 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x5ab890d571f0;
T_71 ;
    %wait E_0x5ab890d574c0;
    %load/vec4 v0x5ab890d591e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_71.0, 8;
    %load/vec4 v0x5ab890d57bf0_0;
    %jmp/1 T_71.1, 8;
T_71.0 ; End of true expr.
    %load/vec4 v0x5ab890d58090_0;
    %jmp/0 T_71.1, 8;
 ; End of false expr.
    %blend;
T_71.1;
    %store/vec4 v0x5ab890d57f60_0, 0, 32;
    %load/vec4 v0x5ab890d591e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_71.2, 8;
    %load/vec4 v0x5ab890d58090_0;
    %jmp/1 T_71.3, 8;
T_71.2 ; End of true expr.
    %load/vec4 v0x5ab890d57bf0_0;
    %jmp/0 T_71.3, 8;
 ; End of false expr.
    %blend;
T_71.3;
    %store/vec4 v0x5ab890d584d0_0, 0, 32;
    %load/vec4 v0x5ab890d57cd0_0;
    %load/vec4 v0x5ab890d58170_0;
    %sub;
    %store/vec4 v0x5ab890d59280_0, 0, 8;
    %load/vec4 v0x5ab890d58250_0;
    %ix/getv 4, v0x5ab890d59280_0;
    %shiftr 4;
    %store/vec4 v0x5ab890d58330_0, 0, 24;
    %load/vec4 v0x5ab890d57ea0_0;
    %load/vec4 v0x5ab890d58410_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_71.4, 8;
    %load/vec4 v0x5ab890d57db0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d58330_0;
    %pad/u 25;
    %add;
    %jmp/1 T_71.5, 8;
T_71.4 ; End of true expr.
    %load/vec4 v0x5ab890d57db0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d58330_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_71.5, 8;
 ; End of false expr.
    %blend;
T_71.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890d58830_0, 0, 24;
    %store/vec4 v0x5ab890d59120_0, 0, 1;
    %load/vec4 v0x5ab890d57cd0_0;
    %store/vec4 v0x5ab890d585b0_0, 0, 8;
    %load/vec4 v0x5ab890d59120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.6, 8;
    %load/vec4 v0x5ab890d58830_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890d58830_0, 0, 24;
    %load/vec4 v0x5ab890d585b0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_71.8, 8;
    %load/vec4 v0x5ab890d585b0_0;
    %addi 1, 0, 8;
    %jmp/1 T_71.9, 8;
T_71.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_71.9, 8;
 ; End of false expr.
    %blend;
T_71.9;
    %store/vec4 v0x5ab890d585b0_0, 0, 8;
    %jmp T_71.7;
T_71.6 ;
    %load/vec4 v0x5ab890d58830_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_71.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890d58830_0, 0, 24;
    %jmp T_71.11;
T_71.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890d59340_0, 0, 32;
T_71.12 ; Top of for-loop
    %load/vec4 v0x5ab890d58830_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_71.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890d585b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_71.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_71.15, 9;
    %load/vec4 v0x5ab890d59340_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_71.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_71.13, 8;
    %load/vec4 v0x5ab890d58830_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d58830_0, 0, 24;
    %load/vec4 v0x5ab890d585b0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890d585b0_0, 0, 8;
T_71.14 ; for-loop step statement
    %load/vec4 v0x5ab890d59340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890d59340_0, 0, 32;
    %jmp T_71.12;
T_71.13 ; for-loop exit label
T_71.11 ;
T_71.7 ;
    %load/vec4 v0x5ab890d57ea0_0;
    %store/vec4 v0x5ab890d58770_0, 0, 1;
    %load/vec4 v0x5ab890d58830_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890d58690_0, 0, 23;
    %load/vec4 v0x5ab890d58770_0;
    %load/vec4 v0x5ab890d585b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890d58690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890d59420_0, 0, 32;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x5ab890d60860;
T_72 ;
    %load/vec4 v0x5ab890d61580_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d61270_0, 0, 8;
    %end;
    .thread T_72, $init;
    .scope S_0x5ab890d60860;
T_73 ;
    %wait E_0x5ab890d60ac0;
    %load/vec4 v0x5ab890d60ca0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d61010_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_73.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_73.1, 8;
T_73.0 ; End of true expr.
    %load/vec4 v0x5ab890d60ca0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d61010_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_73.1, 8;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v0x5ab890d61580_0, 0, 9;
    %load/vec4 v0x5ab890d60d80_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d610d0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d61660_0, 0, 48;
    %load/vec4 v0x5ab890d61660_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x5ab890d61660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d61660_0, 0, 48;
    %load/vec4 v0x5ab890d61270_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d61270_0, 0, 8;
T_73.2 ;
    %load/vec4 v0x5ab890d60e40_0;
    %load/vec4 v0x5ab890d611b0_0;
    %xor;
    %store/vec4 v0x5ab890d614c0_0, 0, 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x5ab890d61dd0;
T_74 ;
    %load/vec4 v0x5ab890d62b40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d62830_0, 0, 8;
    %end;
    .thread T_74, $init;
    .scope S_0x5ab890d61dd0;
T_75 ;
    %wait E_0x5ab890d62080;
    %load/vec4 v0x5ab890d62230_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d625d0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_75.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_75.1, 8;
T_75.0 ; End of true expr.
    %load/vec4 v0x5ab890d62230_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d625d0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_75.1, 8;
 ; End of false expr.
    %blend;
T_75.1;
    %store/vec4 v0x5ab890d62b40_0, 0, 9;
    %load/vec4 v0x5ab890d62310_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d62690_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d62c20_0, 0, 48;
    %load/vec4 v0x5ab890d62c20_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0x5ab890d62c20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d62c20_0, 0, 48;
    %load/vec4 v0x5ab890d62830_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d62830_0, 0, 8;
T_75.2 ;
    %load/vec4 v0x5ab890d62400_0;
    %load/vec4 v0x5ab890d62770_0;
    %xor;
    %store/vec4 v0x5ab890d62a80_0, 0, 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x5ab890d59950;
T_76 ;
    %wait E_0x5ab890d59be0;
    %load/vec4 v0x5ab890d59c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890d59d60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_76.0, 4;
    %load/vec4 v0x5ab890d59c60_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890d59e40_0, 0, 1;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x5ab890d59c60_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d59d60_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_76.2, 4;
    %load/vec4 v0x5ab890d59d60_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d59c60_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_76.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_76.5, 8;
T_76.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_76.5, 8;
 ; End of false expr.
    %blend;
T_76.5;
    %store/vec4 v0x5ab890d59e40_0, 0, 1;
    %load/vec4 v0x5ab890d59c60_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.6, 8;
    %load/vec4 v0x5ab890d59e40_0;
    %inv;
    %store/vec4 v0x5ab890d59e40_0, 0, 1;
T_76.6 ;
    %jmp T_76.3;
T_76.2 ;
    %load/vec4 v0x5ab890d59d60_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890d59c60_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_76.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_76.9, 8;
T_76.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_76.9, 8;
 ; End of false expr.
    %blend;
T_76.9;
    %store/vec4 v0x5ab890d59e40_0, 0, 1;
    %load/vec4 v0x5ab890d59c60_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.10, 8;
    %load/vec4 v0x5ab890d59e40_0;
    %inv;
    %store/vec4 v0x5ab890d59e40_0, 0, 1;
T_76.10 ;
T_76.3 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x5ab890d59580;
T_77 ;
    %wait E_0x5ab890d59880;
    %load/vec4 v0x5ab890d5b580_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.0, 8;
    %load/vec4 v0x5ab890d59f90_0;
    %jmp/1 T_77.1, 8;
T_77.0 ; End of true expr.
    %load/vec4 v0x5ab890d5a430_0;
    %jmp/0 T_77.1, 8;
 ; End of false expr.
    %blend;
T_77.1;
    %store/vec4 v0x5ab890d5a300_0, 0, 32;
    %load/vec4 v0x5ab890d5b580_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.2, 8;
    %load/vec4 v0x5ab890d5a430_0;
    %jmp/1 T_77.3, 8;
T_77.2 ; End of true expr.
    %load/vec4 v0x5ab890d59f90_0;
    %jmp/0 T_77.3, 8;
 ; End of false expr.
    %blend;
T_77.3;
    %store/vec4 v0x5ab890d5a870_0, 0, 32;
    %load/vec4 v0x5ab890d5a070_0;
    %load/vec4 v0x5ab890d5a510_0;
    %sub;
    %store/vec4 v0x5ab890d5b620_0, 0, 8;
    %load/vec4 v0x5ab890d5a5f0_0;
    %ix/getv 4, v0x5ab890d5b620_0;
    %shiftr 4;
    %store/vec4 v0x5ab890d5a6d0_0, 0, 24;
    %load/vec4 v0x5ab890d5a240_0;
    %load/vec4 v0x5ab890d5a7b0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_77.4, 8;
    %load/vec4 v0x5ab890d5a150_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d5a6d0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_77.5, 8;
T_77.4 ; End of true expr.
    %load/vec4 v0x5ab890d5a150_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d5a6d0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_77.5, 8;
 ; End of false expr.
    %blend;
T_77.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890d5abd0_0, 0, 24;
    %store/vec4 v0x5ab890d5b4c0_0, 0, 1;
    %load/vec4 v0x5ab890d5a070_0;
    %store/vec4 v0x5ab890d5a950_0, 0, 8;
    %load/vec4 v0x5ab890d5b4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.6, 8;
    %load/vec4 v0x5ab890d5abd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890d5abd0_0, 0, 24;
    %load/vec4 v0x5ab890d5a950_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_77.8, 8;
    %load/vec4 v0x5ab890d5a950_0;
    %addi 1, 0, 8;
    %jmp/1 T_77.9, 8;
T_77.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_77.9, 8;
 ; End of false expr.
    %blend;
T_77.9;
    %store/vec4 v0x5ab890d5a950_0, 0, 8;
    %jmp T_77.7;
T_77.6 ;
    %load/vec4 v0x5ab890d5abd0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_77.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890d5abd0_0, 0, 24;
    %jmp T_77.11;
T_77.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890d5b6e0_0, 0, 32;
T_77.12 ; Top of for-loop
    %load/vec4 v0x5ab890d5abd0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_77.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890d5a950_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_77.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.15, 9;
    %load/vec4 v0x5ab890d5b6e0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_77.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_77.13, 8;
    %load/vec4 v0x5ab890d5abd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d5abd0_0, 0, 24;
    %load/vec4 v0x5ab890d5a950_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890d5a950_0, 0, 8;
T_77.14 ; for-loop step statement
    %load/vec4 v0x5ab890d5b6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890d5b6e0_0, 0, 32;
    %jmp T_77.12;
T_77.13 ; for-loop exit label
T_77.11 ;
T_77.7 ;
    %load/vec4 v0x5ab890d5a240_0;
    %store/vec4 v0x5ab890d5ab10_0, 0, 1;
    %load/vec4 v0x5ab890d5abd0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890d5aa30_0, 0, 23;
    %load/vec4 v0x5ab890d5ab10_0;
    %load/vec4 v0x5ab890d5a950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890d5aa30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890d5b7c0_0, 0, 32;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x5ab890d633c0;
T_78 ;
    %load/vec4 v0x5ab890d64120_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d63e10_0, 0, 8;
    %end;
    .thread T_78, $init;
    .scope S_0x5ab890d633c0;
T_79 ;
    %wait E_0x5ab890d63660;
    %load/vec4 v0x5ab890d63840_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d63bb0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_79.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_79.1, 8;
T_79.0 ; End of true expr.
    %load/vec4 v0x5ab890d63840_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d63bb0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_79.1, 8;
 ; End of false expr.
    %blend;
T_79.1;
    %store/vec4 v0x5ab890d64120_0, 0, 9;
    %load/vec4 v0x5ab890d63920_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d63c70_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d64200_0, 0, 48;
    %load/vec4 v0x5ab890d64200_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x5ab890d64200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d64200_0, 0, 48;
    %load/vec4 v0x5ab890d63e10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d63e10_0, 0, 8;
T_79.2 ;
    %load/vec4 v0x5ab890d639e0_0;
    %load/vec4 v0x5ab890d63d50_0;
    %xor;
    %store/vec4 v0x5ab890d64060_0, 0, 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x5ab890d649a0;
T_80 ;
    %load/vec4 v0x5ab890d65700_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d653f0_0, 0, 8;
    %end;
    .thread T_80, $init;
    .scope S_0x5ab890d649a0;
T_81 ;
    %wait E_0x5ab890d64c40;
    %load/vec4 v0x5ab890d64df0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d65190_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_81.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_81.1, 8;
T_81.0 ; End of true expr.
    %load/vec4 v0x5ab890d64df0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d65190_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_81.1, 8;
 ; End of false expr.
    %blend;
T_81.1;
    %store/vec4 v0x5ab890d65700_0, 0, 9;
    %load/vec4 v0x5ab890d64ed0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d65250_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d657e0_0, 0, 48;
    %load/vec4 v0x5ab890d657e0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0x5ab890d657e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d657e0_0, 0, 48;
    %load/vec4 v0x5ab890d653f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d653f0_0, 0, 8;
T_81.2 ;
    %load/vec4 v0x5ab890d64fc0_0;
    %load/vec4 v0x5ab890d65330_0;
    %xor;
    %store/vec4 v0x5ab890d65640_0, 0, 1;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x5ab890d5bce0;
T_82 ;
    %wait E_0x5ab890d5bf70;
    %load/vec4 v0x5ab890d5bff0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890d5c0f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_82.0, 4;
    %load/vec4 v0x5ab890d5bff0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890d5c1d0_0, 0, 1;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x5ab890d5bff0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d5c0f0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_82.2, 4;
    %load/vec4 v0x5ab890d5c0f0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d5bff0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_82.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_82.5, 8;
T_82.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_82.5, 8;
 ; End of false expr.
    %blend;
T_82.5;
    %store/vec4 v0x5ab890d5c1d0_0, 0, 1;
    %load/vec4 v0x5ab890d5bff0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.6, 8;
    %load/vec4 v0x5ab890d5c1d0_0;
    %inv;
    %store/vec4 v0x5ab890d5c1d0_0, 0, 1;
T_82.6 ;
    %jmp T_82.3;
T_82.2 ;
    %load/vec4 v0x5ab890d5c0f0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890d5bff0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_82.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_82.9, 8;
T_82.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_82.9, 8;
 ; End of false expr.
    %blend;
T_82.9;
    %store/vec4 v0x5ab890d5c1d0_0, 0, 1;
    %load/vec4 v0x5ab890d5bff0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.10, 8;
    %load/vec4 v0x5ab890d5c1d0_0;
    %inv;
    %store/vec4 v0x5ab890d5c1d0_0, 0, 1;
T_82.10 ;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x5ab890d5b920;
T_83 ;
    %wait E_0x5ab890d5bbf0;
    %load/vec4 v0x5ab890d5d910_0;
    %flag_set/vec4 8;
    %jmp/0 T_83.0, 8;
    %load/vec4 v0x5ab890d5c320_0;
    %jmp/1 T_83.1, 8;
T_83.0 ; End of true expr.
    %load/vec4 v0x5ab890d5c7c0_0;
    %jmp/0 T_83.1, 8;
 ; End of false expr.
    %blend;
T_83.1;
    %store/vec4 v0x5ab890d5c690_0, 0, 32;
    %load/vec4 v0x5ab890d5d910_0;
    %flag_set/vec4 8;
    %jmp/0 T_83.2, 8;
    %load/vec4 v0x5ab890d5c7c0_0;
    %jmp/1 T_83.3, 8;
T_83.2 ; End of true expr.
    %load/vec4 v0x5ab890d5c320_0;
    %jmp/0 T_83.3, 8;
 ; End of false expr.
    %blend;
T_83.3;
    %store/vec4 v0x5ab890d5cc00_0, 0, 32;
    %load/vec4 v0x5ab890d5c400_0;
    %load/vec4 v0x5ab890d5c8a0_0;
    %sub;
    %store/vec4 v0x5ab890d5d9b0_0, 0, 8;
    %load/vec4 v0x5ab890d5c980_0;
    %ix/getv 4, v0x5ab890d5d9b0_0;
    %shiftr 4;
    %store/vec4 v0x5ab890d5ca60_0, 0, 24;
    %load/vec4 v0x5ab890d5c5d0_0;
    %load/vec4 v0x5ab890d5cb40_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_83.4, 8;
    %load/vec4 v0x5ab890d5c4e0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d5ca60_0;
    %pad/u 25;
    %add;
    %jmp/1 T_83.5, 8;
T_83.4 ; End of true expr.
    %load/vec4 v0x5ab890d5c4e0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d5ca60_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_83.5, 8;
 ; End of false expr.
    %blend;
T_83.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890d5cf60_0, 0, 24;
    %store/vec4 v0x5ab890d5d850_0, 0, 1;
    %load/vec4 v0x5ab890d5c400_0;
    %store/vec4 v0x5ab890d5cce0_0, 0, 8;
    %load/vec4 v0x5ab890d5d850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.6, 8;
    %load/vec4 v0x5ab890d5cf60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890d5cf60_0, 0, 24;
    %load/vec4 v0x5ab890d5cce0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_83.8, 8;
    %load/vec4 v0x5ab890d5cce0_0;
    %addi 1, 0, 8;
    %jmp/1 T_83.9, 8;
T_83.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_83.9, 8;
 ; End of false expr.
    %blend;
T_83.9;
    %store/vec4 v0x5ab890d5cce0_0, 0, 8;
    %jmp T_83.7;
T_83.6 ;
    %load/vec4 v0x5ab890d5cf60_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_83.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890d5cf60_0, 0, 24;
    %jmp T_83.11;
T_83.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890d5da70_0, 0, 32;
T_83.12 ; Top of for-loop
    %load/vec4 v0x5ab890d5cf60_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_83.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890d5cce0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_83.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.15, 9;
    %load/vec4 v0x5ab890d5da70_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_83.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_83.13, 8;
    %load/vec4 v0x5ab890d5cf60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d5cf60_0, 0, 24;
    %load/vec4 v0x5ab890d5cce0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890d5cce0_0, 0, 8;
T_83.14 ; for-loop step statement
    %load/vec4 v0x5ab890d5da70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890d5da70_0, 0, 32;
    %jmp T_83.12;
T_83.13 ; for-loop exit label
T_83.11 ;
T_83.7 ;
    %load/vec4 v0x5ab890d5c5d0_0;
    %store/vec4 v0x5ab890d5cea0_0, 0, 1;
    %load/vec4 v0x5ab890d5cf60_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890d5cdc0_0, 0, 23;
    %load/vec4 v0x5ab890d5cea0_0;
    %load/vec4 v0x5ab890d5cce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890d5cdc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890d5db50_0, 0, 32;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x5ab890d65f80;
T_84 ;
    %load/vec4 v0x5ab890d66ca0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d66990_0, 0, 8;
    %end;
    .thread T_84, $init;
    .scope S_0x5ab890d65f80;
T_85 ;
    %wait E_0x5ab890d661e0;
    %load/vec4 v0x5ab890d663c0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d66730_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_85.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_85.1, 8;
T_85.0 ; End of true expr.
    %load/vec4 v0x5ab890d663c0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d66730_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_85.1, 8;
 ; End of false expr.
    %blend;
T_85.1;
    %store/vec4 v0x5ab890d66ca0_0, 0, 9;
    %load/vec4 v0x5ab890d664a0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d667f0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d66d80_0, 0, 48;
    %load/vec4 v0x5ab890d66d80_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0x5ab890d66d80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d66d80_0, 0, 48;
    %load/vec4 v0x5ab890d66990_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d66990_0, 0, 8;
T_85.2 ;
    %load/vec4 v0x5ab890d66560_0;
    %load/vec4 v0x5ab890d668d0_0;
    %xor;
    %store/vec4 v0x5ab890d66be0_0, 0, 1;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x5ab890d67520;
T_86 ;
    %load/vec4 v0x5ab890d68280_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d67f70_0, 0, 8;
    %end;
    .thread T_86, $init;
    .scope S_0x5ab890d67520;
T_87 ;
    %wait E_0x5ab890d67780;
    %load/vec4 v0x5ab890d67930_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d67cf0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_87.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0x5ab890d67930_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d67cf0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %store/vec4 v0x5ab890d68280_0, 0, 9;
    %load/vec4 v0x5ab890d67a10_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d67dd0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d68360_0, 0, 48;
    %load/vec4 v0x5ab890d68360_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0x5ab890d68360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d68360_0, 0, 48;
    %load/vec4 v0x5ab890d67f70_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d67f70_0, 0, 8;
T_87.2 ;
    %load/vec4 v0x5ab890d67b00_0;
    %load/vec4 v0x5ab890d67eb0_0;
    %xor;
    %store/vec4 v0x5ab890d681c0_0, 0, 1;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x5ab890bed680;
T_88 ;
    %wait E_0x5ab890beddf0;
    %load/vec4 v0x5ab890be8050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890be9680_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_88.0, 4;
    %load/vec4 v0x5ab890be8050_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890be9760_0, 0, 1;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x5ab890be8050_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890be9680_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_88.2, 4;
    %load/vec4 v0x5ab890be9680_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890be8050_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_88.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_88.5, 8;
T_88.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_88.5, 8;
 ; End of false expr.
    %blend;
T_88.5;
    %store/vec4 v0x5ab890be9760_0, 0, 1;
    %load/vec4 v0x5ab890be8050_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.6, 8;
    %load/vec4 v0x5ab890be9760_0;
    %inv;
    %store/vec4 v0x5ab890be9760_0, 0, 1;
T_88.6 ;
    %jmp T_88.3;
T_88.2 ;
    %load/vec4 v0x5ab890be9680_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890be8050_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_88.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_88.9, 8;
T_88.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_88.9, 8;
 ; End of false expr.
    %blend;
T_88.9;
    %store/vec4 v0x5ab890be9760_0, 0, 1;
    %load/vec4 v0x5ab890be8050_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.10, 8;
    %load/vec4 v0x5ab890be9760_0;
    %inv;
    %store/vec4 v0x5ab890be9760_0, 0, 1;
T_88.10 ;
T_88.3 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x5ab890becac0;
T_89 ;
    %wait E_0x5ab890bee250;
    %load/vec4 v0x5ab890bc5a60_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.0, 8;
    %load/vec4 v0x5ab890be9240_0;
    %jmp/1 T_89.1, 8;
T_89.0 ; End of true expr.
    %load/vec4 v0x5ab890bda270_0;
    %jmp/0 T_89.1, 8;
 ; End of false expr.
    %blend;
T_89.1;
    %store/vec4 v0x5ab890bd8d10_0, 0, 32;
    %load/vec4 v0x5ab890bc5a60_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.2, 8;
    %load/vec4 v0x5ab890bda270_0;
    %jmp/1 T_89.3, 8;
T_89.2 ; End of true expr.
    %load/vec4 v0x5ab890be9240_0;
    %jmp/0 T_89.3, 8;
 ; End of false expr.
    %blend;
T_89.3;
    %store/vec4 v0x5ab890bd98d0_0, 0, 32;
    %load/vec4 v0x5ab890be9320_0;
    %load/vec4 v0x5ab890bda350_0;
    %sub;
    %store/vec4 v0x5ab890bb6fd0_0, 0, 8;
    %load/vec4 v0x5ab890bd9e30_0;
    %ix/getv 4, v0x5ab890bb6fd0_0;
    %shiftr 4;
    %store/vec4 v0x5ab890bd9ef0_0, 0, 24;
    %load/vec4 v0x5ab890bd8c50_0;
    %load/vec4 v0x5ab890bd9810_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_89.4, 8;
    %load/vec4 v0x5ab890be8c40_0;
    %pad/u 25;
    %load/vec4 v0x5ab890bd9ef0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_89.5, 8;
T_89.4 ; End of true expr.
    %load/vec4 v0x5ab890be8c40_0;
    %pad/u 25;
    %load/vec4 v0x5ab890bd9ef0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_89.5, 8;
 ; End of false expr.
    %blend;
T_89.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890bd58f0_0, 0, 24;
    %store/vec4 v0x5ab890bc59a0_0, 0, 1;
    %load/vec4 v0x5ab890be9320_0;
    %store/vec4 v0x5ab890bd41c0_0, 0, 8;
    %load/vec4 v0x5ab890bc59a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.6, 8;
    %load/vec4 v0x5ab890bd58f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890bd58f0_0, 0, 24;
    %load/vec4 v0x5ab890bd41c0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_89.8, 8;
    %load/vec4 v0x5ab890bd41c0_0;
    %addi 1, 0, 8;
    %jmp/1 T_89.9, 8;
T_89.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_89.9, 8;
 ; End of false expr.
    %blend;
T_89.9;
    %store/vec4 v0x5ab890bd41c0_0, 0, 8;
    %jmp T_89.7;
T_89.6 ;
    %load/vec4 v0x5ab890bd58f0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_89.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890bd58f0_0, 0, 24;
    %jmp T_89.11;
T_89.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890bb7090_0, 0, 32;
T_89.12 ; Top of for-loop
    %load/vec4 v0x5ab890bd58f0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_89.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890bd41c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_89.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_89.15, 9;
    %load/vec4 v0x5ab890bb7090_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_89.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_89.13, 8;
    %load/vec4 v0x5ab890bd58f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890bd58f0_0, 0, 24;
    %load/vec4 v0x5ab890bd41c0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890bd41c0_0, 0, 8;
T_89.14 ; for-loop step statement
    %load/vec4 v0x5ab890bb7090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890bb7090_0, 0, 32;
    %jmp T_89.12;
T_89.13 ; for-loop exit label
T_89.11 ;
T_89.7 ;
    %load/vec4 v0x5ab890bd8c50_0;
    %store/vec4 v0x5ab890bd5830_0, 0, 1;
    %load/vec4 v0x5ab890bd58f0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890bd42a0_0, 0, 23;
    %load/vec4 v0x5ab890bd5830_0;
    %load/vec4 v0x5ab890bd41c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890bd42a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890bb6b90_0, 0, 32;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x5ab890d6c280;
T_90 ;
    %load/vec4 v0x5ab890d6d030_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d6cd20_0, 0, 8;
    %end;
    .thread T_90, $init;
    .scope S_0x5ab890d6c280;
T_91 ;
    %wait E_0x5ab890d6c530;
    %load/vec4 v0x5ab890d6c6e0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d6caa0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_91.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_91.1, 8;
T_91.0 ; End of true expr.
    %load/vec4 v0x5ab890d6c6e0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d6caa0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_91.1, 8;
 ; End of false expr.
    %blend;
T_91.1;
    %store/vec4 v0x5ab890d6d030_0, 0, 9;
    %load/vec4 v0x5ab890d6c7c0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d6cb80_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d6d110_0, 0, 48;
    %load/vec4 v0x5ab890d6d110_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0x5ab890d6d110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d6d110_0, 0, 48;
    %load/vec4 v0x5ab890d6cd20_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d6cd20_0, 0, 8;
T_91.2 ;
    %load/vec4 v0x5ab890d6c8b0_0;
    %load/vec4 v0x5ab890d6cc60_0;
    %xor;
    %store/vec4 v0x5ab890d6cf70_0, 0, 1;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0x5ab890d6d790;
T_92 ;
    %load/vec4 v0x5ab890d6e4f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d6e1e0_0, 0, 8;
    %end;
    .thread T_92, $init;
    .scope S_0x5ab890d6d790;
T_93 ;
    %wait E_0x5ab890d6d9f0;
    %load/vec4 v0x5ab890d6dba0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d6df60_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_93.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_93.1, 8;
T_93.0 ; End of true expr.
    %load/vec4 v0x5ab890d6dba0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d6df60_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_93.1, 8;
 ; End of false expr.
    %blend;
T_93.1;
    %store/vec4 v0x5ab890d6e4f0_0, 0, 9;
    %load/vec4 v0x5ab890d6dc80_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d6e040_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d6e5d0_0, 0, 48;
    %load/vec4 v0x5ab890d6e5d0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %load/vec4 v0x5ab890d6e5d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d6e5d0_0, 0, 48;
    %load/vec4 v0x5ab890d6e1e0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d6e1e0_0, 0, 8;
T_93.2 ;
    %load/vec4 v0x5ab890d6dd70_0;
    %load/vec4 v0x5ab890d6e120_0;
    %xor;
    %store/vec4 v0x5ab890d6e430_0, 0, 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x5ab890d831a0;
T_94 ;
    %load/vec4 v0x5ab890d83f30_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d83c20_0, 0, 8;
    %end;
    .thread T_94, $init;
    .scope S_0x5ab890d831a0;
T_95 ;
    %wait E_0x5ab890d83450;
    %load/vec4 v0x5ab890d835e0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d839a0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_95.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_95.1, 8;
T_95.0 ; End of true expr.
    %load/vec4 v0x5ab890d835e0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d839a0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_95.1, 8;
 ; End of false expr.
    %blend;
T_95.1;
    %store/vec4 v0x5ab890d83f30_0, 0, 9;
    %load/vec4 v0x5ab890d836c0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d83a80_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d84010_0, 0, 48;
    %load/vec4 v0x5ab890d84010_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %load/vec4 v0x5ab890d84010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d84010_0, 0, 48;
    %load/vec4 v0x5ab890d83c20_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d83c20_0, 0, 8;
T_95.2 ;
    %load/vec4 v0x5ab890d837b0_0;
    %load/vec4 v0x5ab890d83b60_0;
    %xor;
    %store/vec4 v0x5ab890d83e70_0, 0, 1;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0x5ab890d7a710;
T_96 ;
    %wait E_0x5ab890d7a9a0;
    %load/vec4 v0x5ab890d7aa20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890d7ab20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_96.0, 4;
    %load/vec4 v0x5ab890d7aa20_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890d7ac00_0, 0, 1;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x5ab890d7aa20_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d7ab20_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_96.2, 4;
    %load/vec4 v0x5ab890d7ab20_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d7aa20_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_96.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_96.5, 8;
T_96.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_96.5, 8;
 ; End of false expr.
    %blend;
T_96.5;
    %store/vec4 v0x5ab890d7ac00_0, 0, 1;
    %load/vec4 v0x5ab890d7aa20_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.6, 8;
    %load/vec4 v0x5ab890d7ac00_0;
    %inv;
    %store/vec4 v0x5ab890d7ac00_0, 0, 1;
T_96.6 ;
    %jmp T_96.3;
T_96.2 ;
    %load/vec4 v0x5ab890d7ab20_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890d7aa20_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_96.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_96.9, 8;
T_96.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_96.9, 8;
 ; End of false expr.
    %blend;
T_96.9;
    %store/vec4 v0x5ab890d7ac00_0, 0, 1;
    %load/vec4 v0x5ab890d7aa20_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.10, 8;
    %load/vec4 v0x5ab890d7ac00_0;
    %inv;
    %store/vec4 v0x5ab890d7ac00_0, 0, 1;
T_96.10 ;
T_96.3 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x5ab890d7a2e0;
T_97 ;
    %wait E_0x5ab890d7a620;
    %load/vec4 v0x5ab890d7c340_0;
    %flag_set/vec4 8;
    %jmp/0 T_97.0, 8;
    %load/vec4 v0x5ab890d7ad50_0;
    %jmp/1 T_97.1, 8;
T_97.0 ; End of true expr.
    %load/vec4 v0x5ab890d7b1f0_0;
    %jmp/0 T_97.1, 8;
 ; End of false expr.
    %blend;
T_97.1;
    %store/vec4 v0x5ab890d7b0c0_0, 0, 32;
    %load/vec4 v0x5ab890d7c340_0;
    %flag_set/vec4 8;
    %jmp/0 T_97.2, 8;
    %load/vec4 v0x5ab890d7b1f0_0;
    %jmp/1 T_97.3, 8;
T_97.2 ; End of true expr.
    %load/vec4 v0x5ab890d7ad50_0;
    %jmp/0 T_97.3, 8;
 ; End of false expr.
    %blend;
T_97.3;
    %store/vec4 v0x5ab890d7b630_0, 0, 32;
    %load/vec4 v0x5ab890d7ae30_0;
    %load/vec4 v0x5ab890d7b2d0_0;
    %sub;
    %store/vec4 v0x5ab890d7c3e0_0, 0, 8;
    %load/vec4 v0x5ab890d7b3b0_0;
    %ix/getv 4, v0x5ab890d7c3e0_0;
    %shiftr 4;
    %store/vec4 v0x5ab890d7b490_0, 0, 24;
    %load/vec4 v0x5ab890d7b000_0;
    %load/vec4 v0x5ab890d7b570_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_97.4, 8;
    %load/vec4 v0x5ab890d7af10_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d7b490_0;
    %pad/u 25;
    %add;
    %jmp/1 T_97.5, 8;
T_97.4 ; End of true expr.
    %load/vec4 v0x5ab890d7af10_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d7b490_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_97.5, 8;
 ; End of false expr.
    %blend;
T_97.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890d7b990_0, 0, 24;
    %store/vec4 v0x5ab890d7c280_0, 0, 1;
    %load/vec4 v0x5ab890d7ae30_0;
    %store/vec4 v0x5ab890d7b710_0, 0, 8;
    %load/vec4 v0x5ab890d7c280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.6, 8;
    %load/vec4 v0x5ab890d7b990_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890d7b990_0, 0, 24;
    %load/vec4 v0x5ab890d7b710_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_97.8, 8;
    %load/vec4 v0x5ab890d7b710_0;
    %addi 1, 0, 8;
    %jmp/1 T_97.9, 8;
T_97.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_97.9, 8;
 ; End of false expr.
    %blend;
T_97.9;
    %store/vec4 v0x5ab890d7b710_0, 0, 8;
    %jmp T_97.7;
T_97.6 ;
    %load/vec4 v0x5ab890d7b990_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_97.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890d7b990_0, 0, 24;
    %jmp T_97.11;
T_97.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890d7c4a0_0, 0, 32;
T_97.12 ; Top of for-loop
    %load/vec4 v0x5ab890d7b990_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_97.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890d7b710_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_97.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_97.15, 9;
    %load/vec4 v0x5ab890d7c4a0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_97.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_97.13, 8;
    %load/vec4 v0x5ab890d7b990_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d7b990_0, 0, 24;
    %load/vec4 v0x5ab890d7b710_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890d7b710_0, 0, 8;
T_97.14 ; for-loop step statement
    %load/vec4 v0x5ab890d7c4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890d7c4a0_0, 0, 32;
    %jmp T_97.12;
T_97.13 ; for-loop exit label
T_97.11 ;
T_97.7 ;
    %load/vec4 v0x5ab890d7b000_0;
    %store/vec4 v0x5ab890d7b8d0_0, 0, 1;
    %load/vec4 v0x5ab890d7b990_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890d7b7f0_0, 0, 23;
    %load/vec4 v0x5ab890d7b8d0_0;
    %load/vec4 v0x5ab890d7b710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890d7b7f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890d7c580_0, 0, 32;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x5ab890d847a0;
T_98 ;
    %load/vec4 v0x5ab890d854c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d851b0_0, 0, 8;
    %end;
    .thread T_98, $init;
    .scope S_0x5ab890d847a0;
T_99 ;
    %wait E_0x5ab890d84a00;
    %load/vec4 v0x5ab890d84bb0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d84f50_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_99.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_99.1, 8;
T_99.0 ; End of true expr.
    %load/vec4 v0x5ab890d84bb0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d84f50_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_99.1, 8;
 ; End of false expr.
    %blend;
T_99.1;
    %store/vec4 v0x5ab890d854c0_0, 0, 9;
    %load/vec4 v0x5ab890d84c90_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d85010_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d855a0_0, 0, 48;
    %load/vec4 v0x5ab890d855a0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v0x5ab890d855a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d855a0_0, 0, 48;
    %load/vec4 v0x5ab890d851b0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d851b0_0, 0, 8;
T_99.2 ;
    %load/vec4 v0x5ab890d84d80_0;
    %load/vec4 v0x5ab890d850f0_0;
    %xor;
    %store/vec4 v0x5ab890d85400_0, 0, 1;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x5ab890d7caa0;
T_100 ;
    %wait E_0x5ab890d7cd30;
    %load/vec4 v0x5ab890d7cdb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890d7ceb0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_100.0, 4;
    %load/vec4 v0x5ab890d7cdb0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890d7cf90_0, 0, 1;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x5ab890d7cdb0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d7ceb0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_100.2, 4;
    %load/vec4 v0x5ab890d7ceb0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d7cdb0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_100.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_100.5, 8;
T_100.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_100.5, 8;
 ; End of false expr.
    %blend;
T_100.5;
    %store/vec4 v0x5ab890d7cf90_0, 0, 1;
    %load/vec4 v0x5ab890d7cdb0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.6, 8;
    %load/vec4 v0x5ab890d7cf90_0;
    %inv;
    %store/vec4 v0x5ab890d7cf90_0, 0, 1;
T_100.6 ;
    %jmp T_100.3;
T_100.2 ;
    %load/vec4 v0x5ab890d7ceb0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890d7cdb0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_100.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_100.9, 8;
T_100.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_100.9, 8;
 ; End of false expr.
    %blend;
T_100.9;
    %store/vec4 v0x5ab890d7cf90_0, 0, 1;
    %load/vec4 v0x5ab890d7cdb0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.10, 8;
    %load/vec4 v0x5ab890d7cf90_0;
    %inv;
    %store/vec4 v0x5ab890d7cf90_0, 0, 1;
T_100.10 ;
T_100.3 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0x5ab890d7c6e0;
T_101 ;
    %wait E_0x5ab890d7c9b0;
    %load/vec4 v0x5ab890d7e6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_101.0, 8;
    %load/vec4 v0x5ab890d7d0e0_0;
    %jmp/1 T_101.1, 8;
T_101.0 ; End of true expr.
    %load/vec4 v0x5ab890d7d580_0;
    %jmp/0 T_101.1, 8;
 ; End of false expr.
    %blend;
T_101.1;
    %store/vec4 v0x5ab890d7d450_0, 0, 32;
    %load/vec4 v0x5ab890d7e6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_101.2, 8;
    %load/vec4 v0x5ab890d7d580_0;
    %jmp/1 T_101.3, 8;
T_101.2 ; End of true expr.
    %load/vec4 v0x5ab890d7d0e0_0;
    %jmp/0 T_101.3, 8;
 ; End of false expr.
    %blend;
T_101.3;
    %store/vec4 v0x5ab890d7d9c0_0, 0, 32;
    %load/vec4 v0x5ab890d7d1c0_0;
    %load/vec4 v0x5ab890d7d660_0;
    %sub;
    %store/vec4 v0x5ab890d7e770_0, 0, 8;
    %load/vec4 v0x5ab890d7d740_0;
    %ix/getv 4, v0x5ab890d7e770_0;
    %shiftr 4;
    %store/vec4 v0x5ab890d7d820_0, 0, 24;
    %load/vec4 v0x5ab890d7d390_0;
    %load/vec4 v0x5ab890d7d900_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_101.4, 8;
    %load/vec4 v0x5ab890d7d2a0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d7d820_0;
    %pad/u 25;
    %add;
    %jmp/1 T_101.5, 8;
T_101.4 ; End of true expr.
    %load/vec4 v0x5ab890d7d2a0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d7d820_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_101.5, 8;
 ; End of false expr.
    %blend;
T_101.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890d7dd20_0, 0, 24;
    %store/vec4 v0x5ab890d7e610_0, 0, 1;
    %load/vec4 v0x5ab890d7d1c0_0;
    %store/vec4 v0x5ab890d7daa0_0, 0, 8;
    %load/vec4 v0x5ab890d7e610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.6, 8;
    %load/vec4 v0x5ab890d7dd20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890d7dd20_0, 0, 24;
    %load/vec4 v0x5ab890d7daa0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_101.8, 8;
    %load/vec4 v0x5ab890d7daa0_0;
    %addi 1, 0, 8;
    %jmp/1 T_101.9, 8;
T_101.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_101.9, 8;
 ; End of false expr.
    %blend;
T_101.9;
    %store/vec4 v0x5ab890d7daa0_0, 0, 8;
    %jmp T_101.7;
T_101.6 ;
    %load/vec4 v0x5ab890d7dd20_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_101.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890d7dd20_0, 0, 24;
    %jmp T_101.11;
T_101.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890d7e830_0, 0, 32;
T_101.12 ; Top of for-loop
    %load/vec4 v0x5ab890d7dd20_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_101.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890d7daa0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_101.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.15, 9;
    %load/vec4 v0x5ab890d7e830_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_101.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_101.13, 8;
    %load/vec4 v0x5ab890d7dd20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d7dd20_0, 0, 24;
    %load/vec4 v0x5ab890d7daa0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890d7daa0_0, 0, 8;
T_101.14 ; for-loop step statement
    %load/vec4 v0x5ab890d7e830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890d7e830_0, 0, 32;
    %jmp T_101.12;
T_101.13 ; for-loop exit label
T_101.11 ;
T_101.7 ;
    %load/vec4 v0x5ab890d7d390_0;
    %store/vec4 v0x5ab890d7dc60_0, 0, 1;
    %load/vec4 v0x5ab890d7dd20_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890d7db80_0, 0, 23;
    %load/vec4 v0x5ab890d7dc60_0;
    %load/vec4 v0x5ab890d7daa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890d7db80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890d7e910_0, 0, 32;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x5ab890d85d50;
T_102 ;
    %load/vec4 v0x5ab890d86a70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d86760_0, 0, 8;
    %end;
    .thread T_102, $init;
    .scope S_0x5ab890d85d50;
T_103 ;
    %wait E_0x5ab890d85fb0;
    %load/vec4 v0x5ab890d86190_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d86500_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_103.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_103.1, 8;
T_103.0 ; End of true expr.
    %load/vec4 v0x5ab890d86190_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d86500_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_103.1, 8;
 ; End of false expr.
    %blend;
T_103.1;
    %store/vec4 v0x5ab890d86a70_0, 0, 9;
    %load/vec4 v0x5ab890d86270_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d865c0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d86b50_0, 0, 48;
    %load/vec4 v0x5ab890d86b50_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %load/vec4 v0x5ab890d86b50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d86b50_0, 0, 48;
    %load/vec4 v0x5ab890d86760_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d86760_0, 0, 8;
T_103.2 ;
    %load/vec4 v0x5ab890d86330_0;
    %load/vec4 v0x5ab890d866a0_0;
    %xor;
    %store/vec4 v0x5ab890d869b0_0, 0, 1;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0x5ab890d872c0;
T_104 ;
    %load/vec4 v0x5ab890d88030_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d87d20_0, 0, 8;
    %end;
    .thread T_104, $init;
    .scope S_0x5ab890d872c0;
T_105 ;
    %wait E_0x5ab890d87570;
    %load/vec4 v0x5ab890d87720_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d87ac0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_105.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_105.1, 8;
T_105.0 ; End of true expr.
    %load/vec4 v0x5ab890d87720_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d87ac0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_105.1, 8;
 ; End of false expr.
    %blend;
T_105.1;
    %store/vec4 v0x5ab890d88030_0, 0, 9;
    %load/vec4 v0x5ab890d87800_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d87b80_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d88110_0, 0, 48;
    %load/vec4 v0x5ab890d88110_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x5ab890d88110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d88110_0, 0, 48;
    %load/vec4 v0x5ab890d87d20_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d87d20_0, 0, 8;
T_105.2 ;
    %load/vec4 v0x5ab890d878f0_0;
    %load/vec4 v0x5ab890d87c60_0;
    %xor;
    %store/vec4 v0x5ab890d87f70_0, 0, 1;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0x5ab890d7ee40;
T_106 ;
    %wait E_0x5ab890d7f0d0;
    %load/vec4 v0x5ab890d7f150_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890d7f250_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_106.0, 4;
    %load/vec4 v0x5ab890d7f150_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890d7f330_0, 0, 1;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x5ab890d7f150_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d7f250_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_106.2, 4;
    %load/vec4 v0x5ab890d7f250_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d7f150_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_106.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_106.5, 8;
T_106.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_106.5, 8;
 ; End of false expr.
    %blend;
T_106.5;
    %store/vec4 v0x5ab890d7f330_0, 0, 1;
    %load/vec4 v0x5ab890d7f150_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.6, 8;
    %load/vec4 v0x5ab890d7f330_0;
    %inv;
    %store/vec4 v0x5ab890d7f330_0, 0, 1;
T_106.6 ;
    %jmp T_106.3;
T_106.2 ;
    %load/vec4 v0x5ab890d7f250_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890d7f150_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_106.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_106.9, 8;
T_106.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_106.9, 8;
 ; End of false expr.
    %blend;
T_106.9;
    %store/vec4 v0x5ab890d7f330_0, 0, 1;
    %load/vec4 v0x5ab890d7f150_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.10, 8;
    %load/vec4 v0x5ab890d7f330_0;
    %inv;
    %store/vec4 v0x5ab890d7f330_0, 0, 1;
T_106.10 ;
T_106.3 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x5ab890d7ea70;
T_107 ;
    %wait E_0x5ab890d7ed70;
    %load/vec4 v0x5ab890d80a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_107.0, 8;
    %load/vec4 v0x5ab890d7f480_0;
    %jmp/1 T_107.1, 8;
T_107.0 ; End of true expr.
    %load/vec4 v0x5ab890d7f920_0;
    %jmp/0 T_107.1, 8;
 ; End of false expr.
    %blend;
T_107.1;
    %store/vec4 v0x5ab890d7f7f0_0, 0, 32;
    %load/vec4 v0x5ab890d80a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_107.2, 8;
    %load/vec4 v0x5ab890d7f920_0;
    %jmp/1 T_107.3, 8;
T_107.2 ; End of true expr.
    %load/vec4 v0x5ab890d7f480_0;
    %jmp/0 T_107.3, 8;
 ; End of false expr.
    %blend;
T_107.3;
    %store/vec4 v0x5ab890d7fd60_0, 0, 32;
    %load/vec4 v0x5ab890d7f560_0;
    %load/vec4 v0x5ab890d7fa00_0;
    %sub;
    %store/vec4 v0x5ab890d80b10_0, 0, 8;
    %load/vec4 v0x5ab890d7fae0_0;
    %ix/getv 4, v0x5ab890d80b10_0;
    %shiftr 4;
    %store/vec4 v0x5ab890d7fbc0_0, 0, 24;
    %load/vec4 v0x5ab890d7f730_0;
    %load/vec4 v0x5ab890d7fca0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_107.4, 8;
    %load/vec4 v0x5ab890d7f640_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d7fbc0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_107.5, 8;
T_107.4 ; End of true expr.
    %load/vec4 v0x5ab890d7f640_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d7fbc0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_107.5, 8;
 ; End of false expr.
    %blend;
T_107.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890d800c0_0, 0, 24;
    %store/vec4 v0x5ab890d809b0_0, 0, 1;
    %load/vec4 v0x5ab890d7f560_0;
    %store/vec4 v0x5ab890d7fe40_0, 0, 8;
    %load/vec4 v0x5ab890d809b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.6, 8;
    %load/vec4 v0x5ab890d800c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890d800c0_0, 0, 24;
    %load/vec4 v0x5ab890d7fe40_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_107.8, 8;
    %load/vec4 v0x5ab890d7fe40_0;
    %addi 1, 0, 8;
    %jmp/1 T_107.9, 8;
T_107.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_107.9, 8;
 ; End of false expr.
    %blend;
T_107.9;
    %store/vec4 v0x5ab890d7fe40_0, 0, 8;
    %jmp T_107.7;
T_107.6 ;
    %load/vec4 v0x5ab890d800c0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_107.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890d800c0_0, 0, 24;
    %jmp T_107.11;
T_107.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890d80bd0_0, 0, 32;
T_107.12 ; Top of for-loop
    %load/vec4 v0x5ab890d800c0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_107.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890d7fe40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_107.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_107.15, 9;
    %load/vec4 v0x5ab890d80bd0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_107.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_107.13, 8;
    %load/vec4 v0x5ab890d800c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d800c0_0, 0, 24;
    %load/vec4 v0x5ab890d7fe40_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890d7fe40_0, 0, 8;
T_107.14 ; for-loop step statement
    %load/vec4 v0x5ab890d80bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890d80bd0_0, 0, 32;
    %jmp T_107.12;
T_107.13 ; for-loop exit label
T_107.11 ;
T_107.7 ;
    %load/vec4 v0x5ab890d7f730_0;
    %store/vec4 v0x5ab890d80000_0, 0, 1;
    %load/vec4 v0x5ab890d800c0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890d7ff20_0, 0, 23;
    %load/vec4 v0x5ab890d80000_0;
    %load/vec4 v0x5ab890d7fe40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890d7ff20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890d80cb0_0, 0, 32;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_0x5ab890d888b0;
T_108 ;
    %load/vec4 v0x5ab890d89610_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d89300_0, 0, 8;
    %end;
    .thread T_108, $init;
    .scope S_0x5ab890d888b0;
T_109 ;
    %wait E_0x5ab890d88b50;
    %load/vec4 v0x5ab890d88d30_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d890a0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_109.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_109.1, 8;
T_109.0 ; End of true expr.
    %load/vec4 v0x5ab890d88d30_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d890a0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_109.1, 8;
 ; End of false expr.
    %blend;
T_109.1;
    %store/vec4 v0x5ab890d89610_0, 0, 9;
    %load/vec4 v0x5ab890d88e10_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d89160_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d896f0_0, 0, 48;
    %load/vec4 v0x5ab890d896f0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x5ab890d896f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d896f0_0, 0, 48;
    %load/vec4 v0x5ab890d89300_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d89300_0, 0, 8;
T_109.2 ;
    %load/vec4 v0x5ab890d88ed0_0;
    %load/vec4 v0x5ab890d89240_0;
    %xor;
    %store/vec4 v0x5ab890d89550_0, 0, 1;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x5ab890d89e90;
T_110 ;
    %load/vec4 v0x5ab890d8abf0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d8a8e0_0, 0, 8;
    %end;
    .thread T_110, $init;
    .scope S_0x5ab890d89e90;
T_111 ;
    %wait E_0x5ab890d8a130;
    %load/vec4 v0x5ab890d8a2e0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d8a680_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_111.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_111.1, 8;
T_111.0 ; End of true expr.
    %load/vec4 v0x5ab890d8a2e0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d8a680_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_111.1, 8;
 ; End of false expr.
    %blend;
T_111.1;
    %store/vec4 v0x5ab890d8abf0_0, 0, 9;
    %load/vec4 v0x5ab890d8a3c0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d8a740_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d8acd0_0, 0, 48;
    %load/vec4 v0x5ab890d8acd0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x5ab890d8acd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d8acd0_0, 0, 48;
    %load/vec4 v0x5ab890d8a8e0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d8a8e0_0, 0, 8;
T_111.2 ;
    %load/vec4 v0x5ab890d8a4b0_0;
    %load/vec4 v0x5ab890d8a820_0;
    %xor;
    %store/vec4 v0x5ab890d8ab30_0, 0, 1;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x5ab890d811d0;
T_112 ;
    %wait E_0x5ab890d81460;
    %load/vec4 v0x5ab890d814e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890d815e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_112.0, 4;
    %load/vec4 v0x5ab890d814e0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890d816c0_0, 0, 1;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x5ab890d814e0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d815e0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_112.2, 4;
    %load/vec4 v0x5ab890d815e0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d814e0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_112.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_112.5, 8;
T_112.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_112.5, 8;
 ; End of false expr.
    %blend;
T_112.5;
    %store/vec4 v0x5ab890d816c0_0, 0, 1;
    %load/vec4 v0x5ab890d814e0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.6, 8;
    %load/vec4 v0x5ab890d816c0_0;
    %inv;
    %store/vec4 v0x5ab890d816c0_0, 0, 1;
T_112.6 ;
    %jmp T_112.3;
T_112.2 ;
    %load/vec4 v0x5ab890d815e0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890d814e0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_112.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_112.9, 8;
T_112.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_112.9, 8;
 ; End of false expr.
    %blend;
T_112.9;
    %store/vec4 v0x5ab890d816c0_0, 0, 1;
    %load/vec4 v0x5ab890d814e0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.10, 8;
    %load/vec4 v0x5ab890d816c0_0;
    %inv;
    %store/vec4 v0x5ab890d816c0_0, 0, 1;
T_112.10 ;
T_112.3 ;
T_112.1 ;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x5ab890d80e10;
T_113 ;
    %wait E_0x5ab890d810e0;
    %load/vec4 v0x5ab890d82e00_0;
    %flag_set/vec4 8;
    %jmp/0 T_113.0, 8;
    %load/vec4 v0x5ab890d81810_0;
    %jmp/1 T_113.1, 8;
T_113.0 ; End of true expr.
    %load/vec4 v0x5ab890d81cb0_0;
    %jmp/0 T_113.1, 8;
 ; End of false expr.
    %blend;
T_113.1;
    %store/vec4 v0x5ab890d81b80_0, 0, 32;
    %load/vec4 v0x5ab890d82e00_0;
    %flag_set/vec4 8;
    %jmp/0 T_113.2, 8;
    %load/vec4 v0x5ab890d81cb0_0;
    %jmp/1 T_113.3, 8;
T_113.2 ; End of true expr.
    %load/vec4 v0x5ab890d81810_0;
    %jmp/0 T_113.3, 8;
 ; End of false expr.
    %blend;
T_113.3;
    %store/vec4 v0x5ab890d820f0_0, 0, 32;
    %load/vec4 v0x5ab890d818f0_0;
    %load/vec4 v0x5ab890d81d90_0;
    %sub;
    %store/vec4 v0x5ab890d82ea0_0, 0, 8;
    %load/vec4 v0x5ab890d81e70_0;
    %ix/getv 4, v0x5ab890d82ea0_0;
    %shiftr 4;
    %store/vec4 v0x5ab890d81f50_0, 0, 24;
    %load/vec4 v0x5ab890d81ac0_0;
    %load/vec4 v0x5ab890d82030_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_113.4, 8;
    %load/vec4 v0x5ab890d819d0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d81f50_0;
    %pad/u 25;
    %add;
    %jmp/1 T_113.5, 8;
T_113.4 ; End of true expr.
    %load/vec4 v0x5ab890d819d0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d81f50_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_113.5, 8;
 ; End of false expr.
    %blend;
T_113.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890d82450_0, 0, 24;
    %store/vec4 v0x5ab890d82d40_0, 0, 1;
    %load/vec4 v0x5ab890d818f0_0;
    %store/vec4 v0x5ab890d821d0_0, 0, 8;
    %load/vec4 v0x5ab890d82d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.6, 8;
    %load/vec4 v0x5ab890d82450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890d82450_0, 0, 24;
    %load/vec4 v0x5ab890d821d0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_113.8, 8;
    %load/vec4 v0x5ab890d821d0_0;
    %addi 1, 0, 8;
    %jmp/1 T_113.9, 8;
T_113.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_113.9, 8;
 ; End of false expr.
    %blend;
T_113.9;
    %store/vec4 v0x5ab890d821d0_0, 0, 8;
    %jmp T_113.7;
T_113.6 ;
    %load/vec4 v0x5ab890d82450_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_113.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890d82450_0, 0, 24;
    %jmp T_113.11;
T_113.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890d82f60_0, 0, 32;
T_113.12 ; Top of for-loop
    %load/vec4 v0x5ab890d82450_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_113.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890d821d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_113.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_113.15, 9;
    %load/vec4 v0x5ab890d82f60_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_113.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_113.13, 8;
    %load/vec4 v0x5ab890d82450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d82450_0, 0, 24;
    %load/vec4 v0x5ab890d821d0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890d821d0_0, 0, 8;
T_113.14 ; for-loop step statement
    %load/vec4 v0x5ab890d82f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890d82f60_0, 0, 32;
    %jmp T_113.12;
T_113.13 ; for-loop exit label
T_113.11 ;
T_113.7 ;
    %load/vec4 v0x5ab890d81ac0_0;
    %store/vec4 v0x5ab890d82390_0, 0, 1;
    %load/vec4 v0x5ab890d82450_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890d822b0_0, 0, 23;
    %load/vec4 v0x5ab890d82390_0;
    %load/vec4 v0x5ab890d821d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890d822b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890d83040_0, 0, 32;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x5ab890d8b470;
T_114 ;
    %load/vec4 v0x5ab890d8c190_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d8be80_0, 0, 8;
    %end;
    .thread T_114, $init;
    .scope S_0x5ab890d8b470;
T_115 ;
    %wait E_0x5ab890d8b6d0;
    %load/vec4 v0x5ab890d8b8b0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d8bc20_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_115.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_115.1, 8;
T_115.0 ; End of true expr.
    %load/vec4 v0x5ab890d8b8b0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d8bc20_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_115.1, 8;
 ; End of false expr.
    %blend;
T_115.1;
    %store/vec4 v0x5ab890d8c190_0, 0, 9;
    %load/vec4 v0x5ab890d8b990_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d8bce0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d8c270_0, 0, 48;
    %load/vec4 v0x5ab890d8c270_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x5ab890d8c270_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d8c270_0, 0, 48;
    %load/vec4 v0x5ab890d8be80_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d8be80_0, 0, 8;
T_115.2 ;
    %load/vec4 v0x5ab890d8ba50_0;
    %load/vec4 v0x5ab890d8bdc0_0;
    %xor;
    %store/vec4 v0x5ab890d8c0d0_0, 0, 1;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x5ab890d8ca10;
T_116 ;
    %load/vec4 v0x5ab890d8d770_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d8d460_0, 0, 8;
    %end;
    .thread T_116, $init;
    .scope S_0x5ab890d8ca10;
T_117 ;
    %wait E_0x5ab890d8cc70;
    %load/vec4 v0x5ab890d8ce20_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d8d1e0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_117.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_117.1, 8;
T_117.0 ; End of true expr.
    %load/vec4 v0x5ab890d8ce20_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d8d1e0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_117.1, 8;
 ; End of false expr.
    %blend;
T_117.1;
    %store/vec4 v0x5ab890d8d770_0, 0, 9;
    %load/vec4 v0x5ab890d8cf00_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d8d2c0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d8d850_0, 0, 48;
    %load/vec4 v0x5ab890d8d850_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x5ab890d8d850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d8d850_0, 0, 48;
    %load/vec4 v0x5ab890d8d460_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d8d460_0, 0, 8;
T_117.2 ;
    %load/vec4 v0x5ab890d8cff0_0;
    %load/vec4 v0x5ab890d8d3a0_0;
    %xor;
    %store/vec4 v0x5ab890d8d6b0_0, 0, 1;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0x5ab890d739b0;
T_118 ;
    %wait E_0x5ab890d73c40;
    %load/vec4 v0x5ab890d73cc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890d73dc0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_118.0, 4;
    %load/vec4 v0x5ab890d73cc0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890d73ea0_0, 0, 1;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x5ab890d73cc0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d73dc0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_118.2, 4;
    %load/vec4 v0x5ab890d73dc0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d73cc0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_118.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_118.5, 8;
T_118.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_118.5, 8;
 ; End of false expr.
    %blend;
T_118.5;
    %store/vec4 v0x5ab890d73ea0_0, 0, 1;
    %load/vec4 v0x5ab890d73cc0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.6, 8;
    %load/vec4 v0x5ab890d73ea0_0;
    %inv;
    %store/vec4 v0x5ab890d73ea0_0, 0, 1;
T_118.6 ;
    %jmp T_118.3;
T_118.2 ;
    %load/vec4 v0x5ab890d73dc0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890d73cc0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_118.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_118.9, 8;
T_118.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_118.9, 8;
 ; End of false expr.
    %blend;
T_118.9;
    %store/vec4 v0x5ab890d73ea0_0, 0, 1;
    %load/vec4 v0x5ab890d73cc0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.10, 8;
    %load/vec4 v0x5ab890d73ea0_0;
    %inv;
    %store/vec4 v0x5ab890d73ea0_0, 0, 1;
T_118.10 ;
T_118.3 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x5ab890d73590;
T_119 ;
    %wait E_0x5ab890d738c0;
    %load/vec4 v0x5ab890d754d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_119.0, 8;
    %load/vec4 v0x5ab890d73ff0_0;
    %jmp/1 T_119.1, 8;
T_119.0 ; End of true expr.
    %load/vec4 v0x5ab890d74490_0;
    %jmp/0 T_119.1, 8;
 ; End of false expr.
    %blend;
T_119.1;
    %store/vec4 v0x5ab890d74360_0, 0, 32;
    %load/vec4 v0x5ab890d754d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_119.2, 8;
    %load/vec4 v0x5ab890d74490_0;
    %jmp/1 T_119.3, 8;
T_119.2 ; End of true expr.
    %load/vec4 v0x5ab890d73ff0_0;
    %jmp/0 T_119.3, 8;
 ; End of false expr.
    %blend;
T_119.3;
    %store/vec4 v0x5ab890d748d0_0, 0, 32;
    %load/vec4 v0x5ab890d740d0_0;
    %load/vec4 v0x5ab890d74570_0;
    %sub;
    %store/vec4 v0x5ab890d75570_0, 0, 8;
    %load/vec4 v0x5ab890d74650_0;
    %ix/getv 4, v0x5ab890d75570_0;
    %shiftr 4;
    %store/vec4 v0x5ab890d74730_0, 0, 24;
    %load/vec4 v0x5ab890d742a0_0;
    %load/vec4 v0x5ab890d74810_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_119.4, 8;
    %load/vec4 v0x5ab890d741b0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d74730_0;
    %pad/u 25;
    %add;
    %jmp/1 T_119.5, 8;
T_119.4 ; End of true expr.
    %load/vec4 v0x5ab890d741b0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d74730_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_119.5, 8;
 ; End of false expr.
    %blend;
T_119.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890d74c30_0, 0, 24;
    %store/vec4 v0x5ab890d75410_0, 0, 1;
    %load/vec4 v0x5ab890d740d0_0;
    %store/vec4 v0x5ab890d749b0_0, 0, 8;
    %load/vec4 v0x5ab890d75410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.6, 8;
    %load/vec4 v0x5ab890d74c30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890d74c30_0, 0, 24;
    %load/vec4 v0x5ab890d749b0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_119.8, 8;
    %load/vec4 v0x5ab890d749b0_0;
    %addi 1, 0, 8;
    %jmp/1 T_119.9, 8;
T_119.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_119.9, 8;
 ; End of false expr.
    %blend;
T_119.9;
    %store/vec4 v0x5ab890d749b0_0, 0, 8;
    %jmp T_119.7;
T_119.6 ;
    %load/vec4 v0x5ab890d74c30_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_119.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890d74c30_0, 0, 24;
    %jmp T_119.11;
T_119.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890d75630_0, 0, 32;
T_119.12 ; Top of for-loop
    %load/vec4 v0x5ab890d74c30_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_119.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890d749b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_119.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_119.15, 9;
    %load/vec4 v0x5ab890d75630_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_119.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_119.13, 8;
    %load/vec4 v0x5ab890d74c30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d74c30_0, 0, 24;
    %load/vec4 v0x5ab890d749b0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890d749b0_0, 0, 8;
T_119.14 ; for-loop step statement
    %load/vec4 v0x5ab890d75630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890d75630_0, 0, 32;
    %jmp T_119.12;
T_119.13 ; for-loop exit label
T_119.11 ;
T_119.7 ;
    %load/vec4 v0x5ab890d742a0_0;
    %store/vec4 v0x5ab890d74b70_0, 0, 1;
    %load/vec4 v0x5ab890d74c30_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890d74a90_0, 0, 23;
    %load/vec4 v0x5ab890d74b70_0;
    %load/vec4 v0x5ab890d749b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890d74a90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890d75710_0, 0, 32;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x5ab890d9a6b0;
T_120 ;
    %load/vec4 v0x5ab890d9b440_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d9b130_0, 0, 8;
    %end;
    .thread T_120, $init;
    .scope S_0x5ab890d9a6b0;
T_121 ;
    %wait E_0x5ab890d9a960;
    %load/vec4 v0x5ab890d9aaf0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d9aeb0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_121.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_121.1, 8;
T_121.0 ; End of true expr.
    %load/vec4 v0x5ab890d9aaf0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d9aeb0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_121.1, 8;
 ; End of false expr.
    %blend;
T_121.1;
    %store/vec4 v0x5ab890d9b440_0, 0, 9;
    %load/vec4 v0x5ab890d9abd0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d9af90_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d9b520_0, 0, 48;
    %load/vec4 v0x5ab890d9b520_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %load/vec4 v0x5ab890d9b520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d9b520_0, 0, 48;
    %load/vec4 v0x5ab890d9b130_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d9b130_0, 0, 8;
T_121.2 ;
    %load/vec4 v0x5ab890d9acc0_0;
    %load/vec4 v0x5ab890d9b070_0;
    %xor;
    %store/vec4 v0x5ab890d9b380_0, 0, 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x5ab890d91d30;
T_122 ;
    %wait E_0x5ab890d91fc0;
    %load/vec4 v0x5ab890d92040_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890d92140_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_122.0, 4;
    %load/vec4 v0x5ab890d92040_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890d92220_0, 0, 1;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x5ab890d92040_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d92140_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_122.2, 4;
    %load/vec4 v0x5ab890d92140_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d92040_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_122.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_122.5, 8;
T_122.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_122.5, 8;
 ; End of false expr.
    %blend;
T_122.5;
    %store/vec4 v0x5ab890d92220_0, 0, 1;
    %load/vec4 v0x5ab890d92040_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.6, 8;
    %load/vec4 v0x5ab890d92220_0;
    %inv;
    %store/vec4 v0x5ab890d92220_0, 0, 1;
T_122.6 ;
    %jmp T_122.3;
T_122.2 ;
    %load/vec4 v0x5ab890d92140_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890d92040_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_122.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_122.9, 8;
T_122.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_122.9, 8;
 ; End of false expr.
    %blend;
T_122.9;
    %store/vec4 v0x5ab890d92220_0, 0, 1;
    %load/vec4 v0x5ab890d92040_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.10, 8;
    %load/vec4 v0x5ab890d92220_0;
    %inv;
    %store/vec4 v0x5ab890d92220_0, 0, 1;
T_122.10 ;
T_122.3 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x5ab890d918e0;
T_123 ;
    %wait E_0x5ab890d91c40;
    %load/vec4 v0x5ab890d93850_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %load/vec4 v0x5ab890d92370_0;
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %load/vec4 v0x5ab890d92810_0;
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v0x5ab890d926e0_0, 0, 32;
    %load/vec4 v0x5ab890d93850_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.2, 8;
    %load/vec4 v0x5ab890d92810_0;
    %jmp/1 T_123.3, 8;
T_123.2 ; End of true expr.
    %load/vec4 v0x5ab890d92370_0;
    %jmp/0 T_123.3, 8;
 ; End of false expr.
    %blend;
T_123.3;
    %store/vec4 v0x5ab890d92c50_0, 0, 32;
    %load/vec4 v0x5ab890d92450_0;
    %load/vec4 v0x5ab890d928f0_0;
    %sub;
    %store/vec4 v0x5ab890d938f0_0, 0, 8;
    %load/vec4 v0x5ab890d929d0_0;
    %ix/getv 4, v0x5ab890d938f0_0;
    %shiftr 4;
    %store/vec4 v0x5ab890d92ab0_0, 0, 24;
    %load/vec4 v0x5ab890d92620_0;
    %load/vec4 v0x5ab890d92b90_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_123.4, 8;
    %load/vec4 v0x5ab890d92530_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d92ab0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_123.5, 8;
T_123.4 ; End of true expr.
    %load/vec4 v0x5ab890d92530_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d92ab0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_123.5, 8;
 ; End of false expr.
    %blend;
T_123.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890d92fb0_0, 0, 24;
    %store/vec4 v0x5ab890d93790_0, 0, 1;
    %load/vec4 v0x5ab890d92450_0;
    %store/vec4 v0x5ab890d92d30_0, 0, 8;
    %load/vec4 v0x5ab890d93790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.6, 8;
    %load/vec4 v0x5ab890d92fb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890d92fb0_0, 0, 24;
    %load/vec4 v0x5ab890d92d30_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_123.8, 8;
    %load/vec4 v0x5ab890d92d30_0;
    %addi 1, 0, 8;
    %jmp/1 T_123.9, 8;
T_123.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_123.9, 8;
 ; End of false expr.
    %blend;
T_123.9;
    %store/vec4 v0x5ab890d92d30_0, 0, 8;
    %jmp T_123.7;
T_123.6 ;
    %load/vec4 v0x5ab890d92fb0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_123.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890d92fb0_0, 0, 24;
    %jmp T_123.11;
T_123.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890d939b0_0, 0, 32;
T_123.12 ; Top of for-loop
    %load/vec4 v0x5ab890d92fb0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_123.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890d92d30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_123.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_123.15, 9;
    %load/vec4 v0x5ab890d939b0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_123.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_123.13, 8;
    %load/vec4 v0x5ab890d92fb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d92fb0_0, 0, 24;
    %load/vec4 v0x5ab890d92d30_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890d92d30_0, 0, 8;
T_123.14 ; for-loop step statement
    %load/vec4 v0x5ab890d939b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890d939b0_0, 0, 32;
    %jmp T_123.12;
T_123.13 ; for-loop exit label
T_123.11 ;
T_123.7 ;
    %load/vec4 v0x5ab890d92620_0;
    %store/vec4 v0x5ab890d92ef0_0, 0, 1;
    %load/vec4 v0x5ab890d92fb0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890d92e10_0, 0, 23;
    %load/vec4 v0x5ab890d92ef0_0;
    %load/vec4 v0x5ab890d92d30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890d92e10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890d93a90_0, 0, 32;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x5ab890d9bcb0;
T_124 ;
    %load/vec4 v0x5ab890d9c9d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d9c6c0_0, 0, 8;
    %end;
    .thread T_124, $init;
    .scope S_0x5ab890d9bcb0;
T_125 ;
    %wait E_0x5ab890d9bf10;
    %load/vec4 v0x5ab890d9c0c0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d9c460_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_125.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_125.1, 8;
T_125.0 ; End of true expr.
    %load/vec4 v0x5ab890d9c0c0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d9c460_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_125.1, 8;
 ; End of false expr.
    %blend;
T_125.1;
    %store/vec4 v0x5ab890d9c9d0_0, 0, 9;
    %load/vec4 v0x5ab890d9c1a0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d9c520_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d9cab0_0, 0, 48;
    %load/vec4 v0x5ab890d9cab0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %load/vec4 v0x5ab890d9cab0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d9cab0_0, 0, 48;
    %load/vec4 v0x5ab890d9c6c0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d9c6c0_0, 0, 8;
T_125.2 ;
    %load/vec4 v0x5ab890d9c290_0;
    %load/vec4 v0x5ab890d9c600_0;
    %xor;
    %store/vec4 v0x5ab890d9c910_0, 0, 1;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x5ab890d93fb0;
T_126 ;
    %wait E_0x5ab890d94240;
    %load/vec4 v0x5ab890d942c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890d943c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_126.0, 4;
    %load/vec4 v0x5ab890d942c0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890d944a0_0, 0, 1;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x5ab890d942c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d943c0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_126.2, 4;
    %load/vec4 v0x5ab890d943c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d942c0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_126.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_126.5, 8;
T_126.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_126.5, 8;
 ; End of false expr.
    %blend;
T_126.5;
    %store/vec4 v0x5ab890d944a0_0, 0, 1;
    %load/vec4 v0x5ab890d942c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.6, 8;
    %load/vec4 v0x5ab890d944a0_0;
    %inv;
    %store/vec4 v0x5ab890d944a0_0, 0, 1;
T_126.6 ;
    %jmp T_126.3;
T_126.2 ;
    %load/vec4 v0x5ab890d943c0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890d942c0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_126.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_126.9, 8;
T_126.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_126.9, 8;
 ; End of false expr.
    %blend;
T_126.9;
    %store/vec4 v0x5ab890d944a0_0, 0, 1;
    %load/vec4 v0x5ab890d942c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.10, 8;
    %load/vec4 v0x5ab890d944a0_0;
    %inv;
    %store/vec4 v0x5ab890d944a0_0, 0, 1;
T_126.10 ;
T_126.3 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_0x5ab890d93bf0;
T_127 ;
    %wait E_0x5ab890d93ec0;
    %load/vec4 v0x5ab890d95be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_127.0, 8;
    %load/vec4 v0x5ab890d945f0_0;
    %jmp/1 T_127.1, 8;
T_127.0 ; End of true expr.
    %load/vec4 v0x5ab890d94a90_0;
    %jmp/0 T_127.1, 8;
 ; End of false expr.
    %blend;
T_127.1;
    %store/vec4 v0x5ab890d94960_0, 0, 32;
    %load/vec4 v0x5ab890d95be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_127.2, 8;
    %load/vec4 v0x5ab890d94a90_0;
    %jmp/1 T_127.3, 8;
T_127.2 ; End of true expr.
    %load/vec4 v0x5ab890d945f0_0;
    %jmp/0 T_127.3, 8;
 ; End of false expr.
    %blend;
T_127.3;
    %store/vec4 v0x5ab890d94ed0_0, 0, 32;
    %load/vec4 v0x5ab890d946d0_0;
    %load/vec4 v0x5ab890d94b70_0;
    %sub;
    %store/vec4 v0x5ab890d95c80_0, 0, 8;
    %load/vec4 v0x5ab890d94c50_0;
    %ix/getv 4, v0x5ab890d95c80_0;
    %shiftr 4;
    %store/vec4 v0x5ab890d94d30_0, 0, 24;
    %load/vec4 v0x5ab890d948a0_0;
    %load/vec4 v0x5ab890d94e10_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_127.4, 8;
    %load/vec4 v0x5ab890d947b0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d94d30_0;
    %pad/u 25;
    %add;
    %jmp/1 T_127.5, 8;
T_127.4 ; End of true expr.
    %load/vec4 v0x5ab890d947b0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d94d30_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_127.5, 8;
 ; End of false expr.
    %blend;
T_127.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890d95230_0, 0, 24;
    %store/vec4 v0x5ab890d95b20_0, 0, 1;
    %load/vec4 v0x5ab890d946d0_0;
    %store/vec4 v0x5ab890d94fb0_0, 0, 8;
    %load/vec4 v0x5ab890d95b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.6, 8;
    %load/vec4 v0x5ab890d95230_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890d95230_0, 0, 24;
    %load/vec4 v0x5ab890d94fb0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_127.8, 8;
    %load/vec4 v0x5ab890d94fb0_0;
    %addi 1, 0, 8;
    %jmp/1 T_127.9, 8;
T_127.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_127.9, 8;
 ; End of false expr.
    %blend;
T_127.9;
    %store/vec4 v0x5ab890d94fb0_0, 0, 8;
    %jmp T_127.7;
T_127.6 ;
    %load/vec4 v0x5ab890d95230_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_127.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890d95230_0, 0, 24;
    %jmp T_127.11;
T_127.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890d95d40_0, 0, 32;
T_127.12 ; Top of for-loop
    %load/vec4 v0x5ab890d95230_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_127.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890d94fb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_127.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_127.15, 9;
    %load/vec4 v0x5ab890d95d40_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_127.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_127.13, 8;
    %load/vec4 v0x5ab890d95230_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d95230_0, 0, 24;
    %load/vec4 v0x5ab890d94fb0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890d94fb0_0, 0, 8;
T_127.14 ; for-loop step statement
    %load/vec4 v0x5ab890d95d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890d95d40_0, 0, 32;
    %jmp T_127.12;
T_127.13 ; for-loop exit label
T_127.11 ;
T_127.7 ;
    %load/vec4 v0x5ab890d948a0_0;
    %store/vec4 v0x5ab890d95170_0, 0, 1;
    %load/vec4 v0x5ab890d95230_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890d95090_0, 0, 23;
    %load/vec4 v0x5ab890d95170_0;
    %load/vec4 v0x5ab890d94fb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890d95090_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890d95e20_0, 0, 32;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x5ab890d9d260;
T_128 ;
    %load/vec4 v0x5ab890d9df80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d9dc70_0, 0, 8;
    %end;
    .thread T_128, $init;
    .scope S_0x5ab890d9d260;
T_129 ;
    %wait E_0x5ab890d9d4c0;
    %load/vec4 v0x5ab890d9d6a0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d9da10_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_129.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_129.1, 8;
T_129.0 ; End of true expr.
    %load/vec4 v0x5ab890d9d6a0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d9da10_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_129.1, 8;
 ; End of false expr.
    %blend;
T_129.1;
    %store/vec4 v0x5ab890d9df80_0, 0, 9;
    %load/vec4 v0x5ab890d9d780_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d9dad0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d9e060_0, 0, 48;
    %load/vec4 v0x5ab890d9e060_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.2, 8;
    %load/vec4 v0x5ab890d9e060_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d9e060_0, 0, 48;
    %load/vec4 v0x5ab890d9dc70_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d9dc70_0, 0, 8;
T_129.2 ;
    %load/vec4 v0x5ab890d9d840_0;
    %load/vec4 v0x5ab890d9dbb0_0;
    %xor;
    %store/vec4 v0x5ab890d9dec0_0, 0, 1;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x5ab890d9e7d0;
T_130 ;
    %load/vec4 v0x5ab890d9f540_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d9f230_0, 0, 8;
    %end;
    .thread T_130, $init;
    .scope S_0x5ab890d9e7d0;
T_131 ;
    %wait E_0x5ab890d9ea80;
    %load/vec4 v0x5ab890d9ec30_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d9efd0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_131.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_131.1, 8;
T_131.0 ; End of true expr.
    %load/vec4 v0x5ab890d9ec30_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d9efd0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_131.1, 8;
 ; End of false expr.
    %blend;
T_131.1;
    %store/vec4 v0x5ab890d9f540_0, 0, 9;
    %load/vec4 v0x5ab890d9ed10_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d9f090_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d9f620_0, 0, 48;
    %load/vec4 v0x5ab890d9f620_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %load/vec4 v0x5ab890d9f620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d9f620_0, 0, 48;
    %load/vec4 v0x5ab890d9f230_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d9f230_0, 0, 8;
T_131.2 ;
    %load/vec4 v0x5ab890d9ee00_0;
    %load/vec4 v0x5ab890d9f170_0;
    %xor;
    %store/vec4 v0x5ab890d9f480_0, 0, 1;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x5ab890d96350;
T_132 ;
    %wait E_0x5ab890d965e0;
    %load/vec4 v0x5ab890d96660_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890d96760_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_132.0, 4;
    %load/vec4 v0x5ab890d96660_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890d96840_0, 0, 1;
    %jmp T_132.1;
T_132.0 ;
    %load/vec4 v0x5ab890d96660_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d96760_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_132.2, 4;
    %load/vec4 v0x5ab890d96760_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d96660_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_132.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_132.5, 8;
T_132.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_132.5, 8;
 ; End of false expr.
    %blend;
T_132.5;
    %store/vec4 v0x5ab890d96840_0, 0, 1;
    %load/vec4 v0x5ab890d96660_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.6, 8;
    %load/vec4 v0x5ab890d96840_0;
    %inv;
    %store/vec4 v0x5ab890d96840_0, 0, 1;
T_132.6 ;
    %jmp T_132.3;
T_132.2 ;
    %load/vec4 v0x5ab890d96760_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890d96660_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_132.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_132.9, 8;
T_132.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_132.9, 8;
 ; End of false expr.
    %blend;
T_132.9;
    %store/vec4 v0x5ab890d96840_0, 0, 1;
    %load/vec4 v0x5ab890d96660_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.10, 8;
    %load/vec4 v0x5ab890d96840_0;
    %inv;
    %store/vec4 v0x5ab890d96840_0, 0, 1;
T_132.10 ;
T_132.3 ;
T_132.1 ;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x5ab890d95f80;
T_133 ;
    %wait E_0x5ab890d96280;
    %load/vec4 v0x5ab890d97f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_133.0, 8;
    %load/vec4 v0x5ab890d96990_0;
    %jmp/1 T_133.1, 8;
T_133.0 ; End of true expr.
    %load/vec4 v0x5ab890d96e30_0;
    %jmp/0 T_133.1, 8;
 ; End of false expr.
    %blend;
T_133.1;
    %store/vec4 v0x5ab890d96d00_0, 0, 32;
    %load/vec4 v0x5ab890d97f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_133.2, 8;
    %load/vec4 v0x5ab890d96e30_0;
    %jmp/1 T_133.3, 8;
T_133.2 ; End of true expr.
    %load/vec4 v0x5ab890d96990_0;
    %jmp/0 T_133.3, 8;
 ; End of false expr.
    %blend;
T_133.3;
    %store/vec4 v0x5ab890d97270_0, 0, 32;
    %load/vec4 v0x5ab890d96a70_0;
    %load/vec4 v0x5ab890d96f10_0;
    %sub;
    %store/vec4 v0x5ab890d98020_0, 0, 8;
    %load/vec4 v0x5ab890d96ff0_0;
    %ix/getv 4, v0x5ab890d98020_0;
    %shiftr 4;
    %store/vec4 v0x5ab890d970d0_0, 0, 24;
    %load/vec4 v0x5ab890d96c40_0;
    %load/vec4 v0x5ab890d971b0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_133.4, 8;
    %load/vec4 v0x5ab890d96b50_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d970d0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_133.5, 8;
T_133.4 ; End of true expr.
    %load/vec4 v0x5ab890d96b50_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d970d0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_133.5, 8;
 ; End of false expr.
    %blend;
T_133.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890d975d0_0, 0, 24;
    %store/vec4 v0x5ab890d97ec0_0, 0, 1;
    %load/vec4 v0x5ab890d96a70_0;
    %store/vec4 v0x5ab890d97350_0, 0, 8;
    %load/vec4 v0x5ab890d97ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.6, 8;
    %load/vec4 v0x5ab890d975d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890d975d0_0, 0, 24;
    %load/vec4 v0x5ab890d97350_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_133.8, 8;
    %load/vec4 v0x5ab890d97350_0;
    %addi 1, 0, 8;
    %jmp/1 T_133.9, 8;
T_133.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_133.9, 8;
 ; End of false expr.
    %blend;
T_133.9;
    %store/vec4 v0x5ab890d97350_0, 0, 8;
    %jmp T_133.7;
T_133.6 ;
    %load/vec4 v0x5ab890d975d0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_133.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890d975d0_0, 0, 24;
    %jmp T_133.11;
T_133.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890d980e0_0, 0, 32;
T_133.12 ; Top of for-loop
    %load/vec4 v0x5ab890d975d0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_133.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890d97350_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_133.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_133.15, 9;
    %load/vec4 v0x5ab890d980e0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_133.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_133.13, 8;
    %load/vec4 v0x5ab890d975d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d975d0_0, 0, 24;
    %load/vec4 v0x5ab890d97350_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890d97350_0, 0, 8;
T_133.14 ; for-loop step statement
    %load/vec4 v0x5ab890d980e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890d980e0_0, 0, 32;
    %jmp T_133.12;
T_133.13 ; for-loop exit label
T_133.11 ;
T_133.7 ;
    %load/vec4 v0x5ab890d96c40_0;
    %store/vec4 v0x5ab890d97510_0, 0, 1;
    %load/vec4 v0x5ab890d975d0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890d97430_0, 0, 23;
    %load/vec4 v0x5ab890d97510_0;
    %load/vec4 v0x5ab890d97350_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890d97430_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890d981c0_0, 0, 32;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x5ab890d9fdc0;
T_134 ;
    %load/vec4 v0x5ab890da0b20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890da0810_0, 0, 8;
    %end;
    .thread T_134, $init;
    .scope S_0x5ab890d9fdc0;
T_135 ;
    %wait E_0x5ab890da0060;
    %load/vec4 v0x5ab890da0240_0;
    %pad/u 32;
    %load/vec4 v0x5ab890da05b0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_135.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_135.1, 8;
T_135.0 ; End of true expr.
    %load/vec4 v0x5ab890da0240_0;
    %pad/u 9;
    %load/vec4 v0x5ab890da05b0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_135.1, 8;
 ; End of false expr.
    %blend;
T_135.1;
    %store/vec4 v0x5ab890da0b20_0, 0, 9;
    %load/vec4 v0x5ab890da0320_0;
    %pad/u 48;
    %load/vec4 v0x5ab890da0670_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890da0c00_0, 0, 48;
    %load/vec4 v0x5ab890da0c00_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x5ab890da0c00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890da0c00_0, 0, 48;
    %load/vec4 v0x5ab890da0810_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890da0810_0, 0, 8;
T_135.2 ;
    %load/vec4 v0x5ab890da03e0_0;
    %load/vec4 v0x5ab890da0750_0;
    %xor;
    %store/vec4 v0x5ab890da0a60_0, 0, 1;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0x5ab890da13a0;
T_136 ;
    %load/vec4 v0x5ab890da2100_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890da1df0_0, 0, 8;
    %end;
    .thread T_136, $init;
    .scope S_0x5ab890da13a0;
T_137 ;
    %wait E_0x5ab890da1640;
    %load/vec4 v0x5ab890da17f0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890da1b90_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_137.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_137.1, 8;
T_137.0 ; End of true expr.
    %load/vec4 v0x5ab890da17f0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890da1b90_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_137.1, 8;
 ; End of false expr.
    %blend;
T_137.1;
    %store/vec4 v0x5ab890da2100_0, 0, 9;
    %load/vec4 v0x5ab890da18d0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890da1c50_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890da21e0_0, 0, 48;
    %load/vec4 v0x5ab890da21e0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.2, 8;
    %load/vec4 v0x5ab890da21e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890da21e0_0, 0, 48;
    %load/vec4 v0x5ab890da1df0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890da1df0_0, 0, 8;
T_137.2 ;
    %load/vec4 v0x5ab890da19c0_0;
    %load/vec4 v0x5ab890da1d30_0;
    %xor;
    %store/vec4 v0x5ab890da2040_0, 0, 1;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x5ab890d986e0;
T_138 ;
    %wait E_0x5ab890d98970;
    %load/vec4 v0x5ab890d989f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890d98af0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_138.0, 4;
    %load/vec4 v0x5ab890d989f0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890d98bd0_0, 0, 1;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x5ab890d989f0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d98af0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_138.2, 4;
    %load/vec4 v0x5ab890d98af0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d989f0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_138.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_138.5, 8;
T_138.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_138.5, 8;
 ; End of false expr.
    %blend;
T_138.5;
    %store/vec4 v0x5ab890d98bd0_0, 0, 1;
    %load/vec4 v0x5ab890d989f0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.6, 8;
    %load/vec4 v0x5ab890d98bd0_0;
    %inv;
    %store/vec4 v0x5ab890d98bd0_0, 0, 1;
T_138.6 ;
    %jmp T_138.3;
T_138.2 ;
    %load/vec4 v0x5ab890d98af0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890d989f0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_138.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_138.9, 8;
T_138.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_138.9, 8;
 ; End of false expr.
    %blend;
T_138.9;
    %store/vec4 v0x5ab890d98bd0_0, 0, 1;
    %load/vec4 v0x5ab890d989f0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.10, 8;
    %load/vec4 v0x5ab890d98bd0_0;
    %inv;
    %store/vec4 v0x5ab890d98bd0_0, 0, 1;
T_138.10 ;
T_138.3 ;
T_138.1 ;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x5ab890d98320;
T_139 ;
    %wait E_0x5ab890d985f0;
    %load/vec4 v0x5ab890d9a310_0;
    %flag_set/vec4 8;
    %jmp/0 T_139.0, 8;
    %load/vec4 v0x5ab890d98d20_0;
    %jmp/1 T_139.1, 8;
T_139.0 ; End of true expr.
    %load/vec4 v0x5ab890d991c0_0;
    %jmp/0 T_139.1, 8;
 ; End of false expr.
    %blend;
T_139.1;
    %store/vec4 v0x5ab890d99090_0, 0, 32;
    %load/vec4 v0x5ab890d9a310_0;
    %flag_set/vec4 8;
    %jmp/0 T_139.2, 8;
    %load/vec4 v0x5ab890d991c0_0;
    %jmp/1 T_139.3, 8;
T_139.2 ; End of true expr.
    %load/vec4 v0x5ab890d98d20_0;
    %jmp/0 T_139.3, 8;
 ; End of false expr.
    %blend;
T_139.3;
    %store/vec4 v0x5ab890d99600_0, 0, 32;
    %load/vec4 v0x5ab890d98e00_0;
    %load/vec4 v0x5ab890d992a0_0;
    %sub;
    %store/vec4 v0x5ab890d9a3b0_0, 0, 8;
    %load/vec4 v0x5ab890d99380_0;
    %ix/getv 4, v0x5ab890d9a3b0_0;
    %shiftr 4;
    %store/vec4 v0x5ab890d99460_0, 0, 24;
    %load/vec4 v0x5ab890d98fd0_0;
    %load/vec4 v0x5ab890d99540_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_139.4, 8;
    %load/vec4 v0x5ab890d98ee0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d99460_0;
    %pad/u 25;
    %add;
    %jmp/1 T_139.5, 8;
T_139.4 ; End of true expr.
    %load/vec4 v0x5ab890d98ee0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d99460_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_139.5, 8;
 ; End of false expr.
    %blend;
T_139.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890d99960_0, 0, 24;
    %store/vec4 v0x5ab890d9a250_0, 0, 1;
    %load/vec4 v0x5ab890d98e00_0;
    %store/vec4 v0x5ab890d996e0_0, 0, 8;
    %load/vec4 v0x5ab890d9a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.6, 8;
    %load/vec4 v0x5ab890d99960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890d99960_0, 0, 24;
    %load/vec4 v0x5ab890d996e0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_139.8, 8;
    %load/vec4 v0x5ab890d996e0_0;
    %addi 1, 0, 8;
    %jmp/1 T_139.9, 8;
T_139.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_139.9, 8;
 ; End of false expr.
    %blend;
T_139.9;
    %store/vec4 v0x5ab890d996e0_0, 0, 8;
    %jmp T_139.7;
T_139.6 ;
    %load/vec4 v0x5ab890d99960_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_139.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890d99960_0, 0, 24;
    %jmp T_139.11;
T_139.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890d9a470_0, 0, 32;
T_139.12 ; Top of for-loop
    %load/vec4 v0x5ab890d99960_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_139.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890d996e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_139.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_139.15, 9;
    %load/vec4 v0x5ab890d9a470_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_139.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_139.13, 8;
    %load/vec4 v0x5ab890d99960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d99960_0, 0, 24;
    %load/vec4 v0x5ab890d996e0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890d996e0_0, 0, 8;
T_139.14 ; for-loop step statement
    %load/vec4 v0x5ab890d9a470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890d9a470_0, 0, 32;
    %jmp T_139.12;
T_139.13 ; for-loop exit label
T_139.11 ;
T_139.7 ;
    %load/vec4 v0x5ab890d98fd0_0;
    %store/vec4 v0x5ab890d998a0_0, 0, 1;
    %load/vec4 v0x5ab890d99960_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890d997c0_0, 0, 23;
    %load/vec4 v0x5ab890d998a0_0;
    %load/vec4 v0x5ab890d996e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890d997c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890d9a550_0, 0, 32;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x5ab890da2980;
T_140 ;
    %load/vec4 v0x5ab890da36a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890da3390_0, 0, 8;
    %end;
    .thread T_140, $init;
    .scope S_0x5ab890da2980;
T_141 ;
    %wait E_0x5ab890da2be0;
    %load/vec4 v0x5ab890da2dc0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890da3130_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_141.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_141.1, 8;
T_141.0 ; End of true expr.
    %load/vec4 v0x5ab890da2dc0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890da3130_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_141.1, 8;
 ; End of false expr.
    %blend;
T_141.1;
    %store/vec4 v0x5ab890da36a0_0, 0, 9;
    %load/vec4 v0x5ab890da2ea0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890da31f0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890da3780_0, 0, 48;
    %load/vec4 v0x5ab890da3780_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.2, 8;
    %load/vec4 v0x5ab890da3780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890da3780_0, 0, 48;
    %load/vec4 v0x5ab890da3390_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890da3390_0, 0, 8;
T_141.2 ;
    %load/vec4 v0x5ab890da2f60_0;
    %load/vec4 v0x5ab890da32d0_0;
    %xor;
    %store/vec4 v0x5ab890da35e0_0, 0, 1;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0x5ab890da3f20;
T_142 ;
    %load/vec4 v0x5ab890da4c80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890da4970_0, 0, 8;
    %end;
    .thread T_142, $init;
    .scope S_0x5ab890da3f20;
T_143 ;
    %wait E_0x5ab890da4180;
    %load/vec4 v0x5ab890da4330_0;
    %pad/u 32;
    %load/vec4 v0x5ab890da46f0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0x5ab890da4330_0;
    %pad/u 9;
    %load/vec4 v0x5ab890da46f0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0x5ab890da4c80_0, 0, 9;
    %load/vec4 v0x5ab890da4410_0;
    %pad/u 48;
    %load/vec4 v0x5ab890da47d0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890da4d60_0, 0, 48;
    %load/vec4 v0x5ab890da4d60_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.2, 8;
    %load/vec4 v0x5ab890da4d60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890da4d60_0, 0, 48;
    %load/vec4 v0x5ab890da4970_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890da4970_0, 0, 8;
T_143.2 ;
    %load/vec4 v0x5ab890da4500_0;
    %load/vec4 v0x5ab890da48b0_0;
    %xor;
    %store/vec4 v0x5ab890da4bc0_0, 0, 1;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x5ab890d75c30;
T_144 ;
    %wait E_0x5ab890d75ec0;
    %load/vec4 v0x5ab890d75f40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890d76040_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_144.0, 4;
    %load/vec4 v0x5ab890d75f40_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890d76120_0, 0, 1;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0x5ab890d75f40_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d76040_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_144.2, 4;
    %load/vec4 v0x5ab890d76040_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d75f40_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_144.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_144.5, 8;
T_144.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_144.5, 8;
 ; End of false expr.
    %blend;
T_144.5;
    %store/vec4 v0x5ab890d76120_0, 0, 1;
    %load/vec4 v0x5ab890d75f40_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.6, 8;
    %load/vec4 v0x5ab890d76120_0;
    %inv;
    %store/vec4 v0x5ab890d76120_0, 0, 1;
T_144.6 ;
    %jmp T_144.3;
T_144.2 ;
    %load/vec4 v0x5ab890d76040_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890d75f40_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_144.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_144.9, 8;
T_144.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_144.9, 8;
 ; End of false expr.
    %blend;
T_144.9;
    %store/vec4 v0x5ab890d76120_0, 0, 1;
    %load/vec4 v0x5ab890d75f40_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.10, 8;
    %load/vec4 v0x5ab890d76120_0;
    %inv;
    %store/vec4 v0x5ab890d76120_0, 0, 1;
T_144.10 ;
T_144.3 ;
T_144.1 ;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x5ab890d75870;
T_145 ;
    %wait E_0x5ab890d75b40;
    %load/vec4 v0x5ab890d77860_0;
    %flag_set/vec4 8;
    %jmp/0 T_145.0, 8;
    %load/vec4 v0x5ab890d76270_0;
    %jmp/1 T_145.1, 8;
T_145.0 ; End of true expr.
    %load/vec4 v0x5ab890d76710_0;
    %jmp/0 T_145.1, 8;
 ; End of false expr.
    %blend;
T_145.1;
    %store/vec4 v0x5ab890d765e0_0, 0, 32;
    %load/vec4 v0x5ab890d77860_0;
    %flag_set/vec4 8;
    %jmp/0 T_145.2, 8;
    %load/vec4 v0x5ab890d76710_0;
    %jmp/1 T_145.3, 8;
T_145.2 ; End of true expr.
    %load/vec4 v0x5ab890d76270_0;
    %jmp/0 T_145.3, 8;
 ; End of false expr.
    %blend;
T_145.3;
    %store/vec4 v0x5ab890d76b50_0, 0, 32;
    %load/vec4 v0x5ab890d76350_0;
    %load/vec4 v0x5ab890d767f0_0;
    %sub;
    %store/vec4 v0x5ab890d77900_0, 0, 8;
    %load/vec4 v0x5ab890d768d0_0;
    %ix/getv 4, v0x5ab890d77900_0;
    %shiftr 4;
    %store/vec4 v0x5ab890d769b0_0, 0, 24;
    %load/vec4 v0x5ab890d76520_0;
    %load/vec4 v0x5ab890d76a90_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_145.4, 8;
    %load/vec4 v0x5ab890d76430_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d769b0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_145.5, 8;
T_145.4 ; End of true expr.
    %load/vec4 v0x5ab890d76430_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d769b0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_145.5, 8;
 ; End of false expr.
    %blend;
T_145.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890d76eb0_0, 0, 24;
    %store/vec4 v0x5ab890d777a0_0, 0, 1;
    %load/vec4 v0x5ab890d76350_0;
    %store/vec4 v0x5ab890d76c30_0, 0, 8;
    %load/vec4 v0x5ab890d777a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.6, 8;
    %load/vec4 v0x5ab890d76eb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890d76eb0_0, 0, 24;
    %load/vec4 v0x5ab890d76c30_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_145.8, 8;
    %load/vec4 v0x5ab890d76c30_0;
    %addi 1, 0, 8;
    %jmp/1 T_145.9, 8;
T_145.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_145.9, 8;
 ; End of false expr.
    %blend;
T_145.9;
    %store/vec4 v0x5ab890d76c30_0, 0, 8;
    %jmp T_145.7;
T_145.6 ;
    %load/vec4 v0x5ab890d76eb0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_145.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890d76eb0_0, 0, 24;
    %jmp T_145.11;
T_145.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890d779c0_0, 0, 32;
T_145.12 ; Top of for-loop
    %load/vec4 v0x5ab890d76eb0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_145.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890d76c30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_145.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_145.15, 9;
    %load/vec4 v0x5ab890d779c0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_145.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_145.13, 8;
    %load/vec4 v0x5ab890d76eb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d76eb0_0, 0, 24;
    %load/vec4 v0x5ab890d76c30_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890d76c30_0, 0, 8;
T_145.14 ; for-loop step statement
    %load/vec4 v0x5ab890d779c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890d779c0_0, 0, 32;
    %jmp T_145.12;
T_145.13 ; for-loop exit label
T_145.11 ;
T_145.7 ;
    %load/vec4 v0x5ab890d76520_0;
    %store/vec4 v0x5ab890d76df0_0, 0, 1;
    %load/vec4 v0x5ab890d76eb0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890d76d10_0, 0, 23;
    %load/vec4 v0x5ab890d76df0_0;
    %load/vec4 v0x5ab890d76c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890d76d10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890d77aa0_0, 0, 32;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x5ab890db1db0;
T_146 ;
    %load/vec4 v0x5ab890db2b40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890db2830_0, 0, 8;
    %end;
    .thread T_146, $init;
    .scope S_0x5ab890db1db0;
T_147 ;
    %wait E_0x5ab890db2060;
    %load/vec4 v0x5ab890db21f0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890db25b0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_147.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_147.1, 8;
T_147.0 ; End of true expr.
    %load/vec4 v0x5ab890db21f0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890db25b0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_147.1, 8;
 ; End of false expr.
    %blend;
T_147.1;
    %store/vec4 v0x5ab890db2b40_0, 0, 9;
    %load/vec4 v0x5ab890db22d0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890db2690_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890db2c20_0, 0, 48;
    %load/vec4 v0x5ab890db2c20_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.2, 8;
    %load/vec4 v0x5ab890db2c20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890db2c20_0, 0, 48;
    %load/vec4 v0x5ab890db2830_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890db2830_0, 0, 8;
T_147.2 ;
    %load/vec4 v0x5ab890db23c0_0;
    %load/vec4 v0x5ab890db2770_0;
    %xor;
    %store/vec4 v0x5ab890db2a80_0, 0, 1;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_0x5ab890da9430;
T_148 ;
    %wait E_0x5ab890da96c0;
    %load/vec4 v0x5ab890da9740_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890da9840_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_148.0, 4;
    %load/vec4 v0x5ab890da9740_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890da9920_0, 0, 1;
    %jmp T_148.1;
T_148.0 ;
    %load/vec4 v0x5ab890da9740_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890da9840_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_148.2, 4;
    %load/vec4 v0x5ab890da9840_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890da9740_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_148.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_148.5, 8;
T_148.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_148.5, 8;
 ; End of false expr.
    %blend;
T_148.5;
    %store/vec4 v0x5ab890da9920_0, 0, 1;
    %load/vec4 v0x5ab890da9740_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.6, 8;
    %load/vec4 v0x5ab890da9920_0;
    %inv;
    %store/vec4 v0x5ab890da9920_0, 0, 1;
T_148.6 ;
    %jmp T_148.3;
T_148.2 ;
    %load/vec4 v0x5ab890da9840_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890da9740_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_148.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_148.9, 8;
T_148.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_148.9, 8;
 ; End of false expr.
    %blend;
T_148.9;
    %store/vec4 v0x5ab890da9920_0, 0, 1;
    %load/vec4 v0x5ab890da9740_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.10, 8;
    %load/vec4 v0x5ab890da9920_0;
    %inv;
    %store/vec4 v0x5ab890da9920_0, 0, 1;
T_148.10 ;
T_148.3 ;
T_148.1 ;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x5ab890da8fe0;
T_149 ;
    %wait E_0x5ab890da9340;
    %load/vec4 v0x5ab890daaf50_0;
    %flag_set/vec4 8;
    %jmp/0 T_149.0, 8;
    %load/vec4 v0x5ab890da9a70_0;
    %jmp/1 T_149.1, 8;
T_149.0 ; End of true expr.
    %load/vec4 v0x5ab890da9f10_0;
    %jmp/0 T_149.1, 8;
 ; End of false expr.
    %blend;
T_149.1;
    %store/vec4 v0x5ab890da9de0_0, 0, 32;
    %load/vec4 v0x5ab890daaf50_0;
    %flag_set/vec4 8;
    %jmp/0 T_149.2, 8;
    %load/vec4 v0x5ab890da9f10_0;
    %jmp/1 T_149.3, 8;
T_149.2 ; End of true expr.
    %load/vec4 v0x5ab890da9a70_0;
    %jmp/0 T_149.3, 8;
 ; End of false expr.
    %blend;
T_149.3;
    %store/vec4 v0x5ab890daa350_0, 0, 32;
    %load/vec4 v0x5ab890da9b50_0;
    %load/vec4 v0x5ab890da9ff0_0;
    %sub;
    %store/vec4 v0x5ab890daaff0_0, 0, 8;
    %load/vec4 v0x5ab890daa0d0_0;
    %ix/getv 4, v0x5ab890daaff0_0;
    %shiftr 4;
    %store/vec4 v0x5ab890daa1b0_0, 0, 24;
    %load/vec4 v0x5ab890da9d20_0;
    %load/vec4 v0x5ab890daa290_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_149.4, 8;
    %load/vec4 v0x5ab890da9c30_0;
    %pad/u 25;
    %load/vec4 v0x5ab890daa1b0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_149.5, 8;
T_149.4 ; End of true expr.
    %load/vec4 v0x5ab890da9c30_0;
    %pad/u 25;
    %load/vec4 v0x5ab890daa1b0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_149.5, 8;
 ; End of false expr.
    %blend;
T_149.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890daa6b0_0, 0, 24;
    %store/vec4 v0x5ab890daae90_0, 0, 1;
    %load/vec4 v0x5ab890da9b50_0;
    %store/vec4 v0x5ab890daa430_0, 0, 8;
    %load/vec4 v0x5ab890daae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.6, 8;
    %load/vec4 v0x5ab890daa6b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890daa6b0_0, 0, 24;
    %load/vec4 v0x5ab890daa430_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_149.8, 8;
    %load/vec4 v0x5ab890daa430_0;
    %addi 1, 0, 8;
    %jmp/1 T_149.9, 8;
T_149.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_149.9, 8;
 ; End of false expr.
    %blend;
T_149.9;
    %store/vec4 v0x5ab890daa430_0, 0, 8;
    %jmp T_149.7;
T_149.6 ;
    %load/vec4 v0x5ab890daa6b0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_149.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890daa6b0_0, 0, 24;
    %jmp T_149.11;
T_149.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890dab0b0_0, 0, 32;
T_149.12 ; Top of for-loop
    %load/vec4 v0x5ab890daa6b0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_149.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890daa430_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_149.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_149.15, 9;
    %load/vec4 v0x5ab890dab0b0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_149.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_149.13, 8;
    %load/vec4 v0x5ab890daa6b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890daa6b0_0, 0, 24;
    %load/vec4 v0x5ab890daa430_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890daa430_0, 0, 8;
T_149.14 ; for-loop step statement
    %load/vec4 v0x5ab890dab0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890dab0b0_0, 0, 32;
    %jmp T_149.12;
T_149.13 ; for-loop exit label
T_149.11 ;
T_149.7 ;
    %load/vec4 v0x5ab890da9d20_0;
    %store/vec4 v0x5ab890daa5f0_0, 0, 1;
    %load/vec4 v0x5ab890daa6b0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890daa510_0, 0, 23;
    %load/vec4 v0x5ab890daa5f0_0;
    %load/vec4 v0x5ab890daa430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890daa510_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890dab190_0, 0, 32;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x5ab890db33b0;
T_150 ;
    %load/vec4 v0x5ab890db40d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890db3dc0_0, 0, 8;
    %end;
    .thread T_150, $init;
    .scope S_0x5ab890db33b0;
T_151 ;
    %wait E_0x5ab890db3610;
    %load/vec4 v0x5ab890db37c0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890db3b60_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_151.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_151.1, 8;
T_151.0 ; End of true expr.
    %load/vec4 v0x5ab890db37c0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890db3b60_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_151.1, 8;
 ; End of false expr.
    %blend;
T_151.1;
    %store/vec4 v0x5ab890db40d0_0, 0, 9;
    %load/vec4 v0x5ab890db38a0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890db3c20_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890db41b0_0, 0, 48;
    %load/vec4 v0x5ab890db41b0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.2, 8;
    %load/vec4 v0x5ab890db41b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890db41b0_0, 0, 48;
    %load/vec4 v0x5ab890db3dc0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890db3dc0_0, 0, 8;
T_151.2 ;
    %load/vec4 v0x5ab890db3990_0;
    %load/vec4 v0x5ab890db3d00_0;
    %xor;
    %store/vec4 v0x5ab890db4010_0, 0, 1;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0x5ab890dab6b0;
T_152 ;
    %wait E_0x5ab890dab940;
    %load/vec4 v0x5ab890dab9c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890dabac0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_152.0, 4;
    %load/vec4 v0x5ab890dab9c0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890dabba0_0, 0, 1;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x5ab890dab9c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890dabac0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_152.2, 4;
    %load/vec4 v0x5ab890dabac0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890dab9c0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_152.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_152.5, 8;
T_152.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_152.5, 8;
 ; End of false expr.
    %blend;
T_152.5;
    %store/vec4 v0x5ab890dabba0_0, 0, 1;
    %load/vec4 v0x5ab890dab9c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.6, 8;
    %load/vec4 v0x5ab890dabba0_0;
    %inv;
    %store/vec4 v0x5ab890dabba0_0, 0, 1;
T_152.6 ;
    %jmp T_152.3;
T_152.2 ;
    %load/vec4 v0x5ab890dabac0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890dab9c0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_152.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_152.9, 8;
T_152.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_152.9, 8;
 ; End of false expr.
    %blend;
T_152.9;
    %store/vec4 v0x5ab890dabba0_0, 0, 1;
    %load/vec4 v0x5ab890dab9c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.10, 8;
    %load/vec4 v0x5ab890dabba0_0;
    %inv;
    %store/vec4 v0x5ab890dabba0_0, 0, 1;
T_152.10 ;
T_152.3 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_0x5ab890dab2f0;
T_153 ;
    %wait E_0x5ab890dab5c0;
    %load/vec4 v0x5ab890dad2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_153.0, 8;
    %load/vec4 v0x5ab890dabcf0_0;
    %jmp/1 T_153.1, 8;
T_153.0 ; End of true expr.
    %load/vec4 v0x5ab890dac190_0;
    %jmp/0 T_153.1, 8;
 ; End of false expr.
    %blend;
T_153.1;
    %store/vec4 v0x5ab890dac060_0, 0, 32;
    %load/vec4 v0x5ab890dad2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_153.2, 8;
    %load/vec4 v0x5ab890dac190_0;
    %jmp/1 T_153.3, 8;
T_153.2 ; End of true expr.
    %load/vec4 v0x5ab890dabcf0_0;
    %jmp/0 T_153.3, 8;
 ; End of false expr.
    %blend;
T_153.3;
    %store/vec4 v0x5ab890dac5d0_0, 0, 32;
    %load/vec4 v0x5ab890dabdd0_0;
    %load/vec4 v0x5ab890dac270_0;
    %sub;
    %store/vec4 v0x5ab890dad380_0, 0, 8;
    %load/vec4 v0x5ab890dac350_0;
    %ix/getv 4, v0x5ab890dad380_0;
    %shiftr 4;
    %store/vec4 v0x5ab890dac430_0, 0, 24;
    %load/vec4 v0x5ab890dabfa0_0;
    %load/vec4 v0x5ab890dac510_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_153.4, 8;
    %load/vec4 v0x5ab890dabeb0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890dac430_0;
    %pad/u 25;
    %add;
    %jmp/1 T_153.5, 8;
T_153.4 ; End of true expr.
    %load/vec4 v0x5ab890dabeb0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890dac430_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_153.5, 8;
 ; End of false expr.
    %blend;
T_153.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890dac930_0, 0, 24;
    %store/vec4 v0x5ab890dad220_0, 0, 1;
    %load/vec4 v0x5ab890dabdd0_0;
    %store/vec4 v0x5ab890dac6b0_0, 0, 8;
    %load/vec4 v0x5ab890dad220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.6, 8;
    %load/vec4 v0x5ab890dac930_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890dac930_0, 0, 24;
    %load/vec4 v0x5ab890dac6b0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_153.8, 8;
    %load/vec4 v0x5ab890dac6b0_0;
    %addi 1, 0, 8;
    %jmp/1 T_153.9, 8;
T_153.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_153.9, 8;
 ; End of false expr.
    %blend;
T_153.9;
    %store/vec4 v0x5ab890dac6b0_0, 0, 8;
    %jmp T_153.7;
T_153.6 ;
    %load/vec4 v0x5ab890dac930_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_153.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890dac930_0, 0, 24;
    %jmp T_153.11;
T_153.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890dad440_0, 0, 32;
T_153.12 ; Top of for-loop
    %load/vec4 v0x5ab890dac930_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_153.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890dac6b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_153.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_153.15, 9;
    %load/vec4 v0x5ab890dad440_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_153.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_153.13, 8;
    %load/vec4 v0x5ab890dac930_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890dac930_0, 0, 24;
    %load/vec4 v0x5ab890dac6b0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890dac6b0_0, 0, 8;
T_153.14 ; for-loop step statement
    %load/vec4 v0x5ab890dad440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890dad440_0, 0, 32;
    %jmp T_153.12;
T_153.13 ; for-loop exit label
T_153.11 ;
T_153.7 ;
    %load/vec4 v0x5ab890dabfa0_0;
    %store/vec4 v0x5ab890dac870_0, 0, 1;
    %load/vec4 v0x5ab890dac930_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890dac790_0, 0, 23;
    %load/vec4 v0x5ab890dac870_0;
    %load/vec4 v0x5ab890dac6b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890dac790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890dad520_0, 0, 32;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x5ab890db4960;
T_154 ;
    %load/vec4 v0x5ab890db5680_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890db5370_0, 0, 8;
    %end;
    .thread T_154, $init;
    .scope S_0x5ab890db4960;
T_155 ;
    %wait E_0x5ab890db4bc0;
    %load/vec4 v0x5ab890db4da0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890db5110_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_155.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_155.1, 8;
T_155.0 ; End of true expr.
    %load/vec4 v0x5ab890db4da0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890db5110_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_155.1, 8;
 ; End of false expr.
    %blend;
T_155.1;
    %store/vec4 v0x5ab890db5680_0, 0, 9;
    %load/vec4 v0x5ab890db4e80_0;
    %pad/u 48;
    %load/vec4 v0x5ab890db51d0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890db5760_0, 0, 48;
    %load/vec4 v0x5ab890db5760_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x5ab890db5760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890db5760_0, 0, 48;
    %load/vec4 v0x5ab890db5370_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890db5370_0, 0, 8;
T_155.2 ;
    %load/vec4 v0x5ab890db4f40_0;
    %load/vec4 v0x5ab890db52b0_0;
    %xor;
    %store/vec4 v0x5ab890db55c0_0, 0, 1;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0x5ab890db5ed0;
T_156 ;
    %load/vec4 v0x5ab890db6c40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890db6930_0, 0, 8;
    %end;
    .thread T_156, $init;
    .scope S_0x5ab890db5ed0;
T_157 ;
    %wait E_0x5ab890db6180;
    %load/vec4 v0x5ab890db6330_0;
    %pad/u 32;
    %load/vec4 v0x5ab890db66d0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_157.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_157.1, 8;
T_157.0 ; End of true expr.
    %load/vec4 v0x5ab890db6330_0;
    %pad/u 9;
    %load/vec4 v0x5ab890db66d0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_157.1, 8;
 ; End of false expr.
    %blend;
T_157.1;
    %store/vec4 v0x5ab890db6c40_0, 0, 9;
    %load/vec4 v0x5ab890db6410_0;
    %pad/u 48;
    %load/vec4 v0x5ab890db6790_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890db6d20_0, 0, 48;
    %load/vec4 v0x5ab890db6d20_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %load/vec4 v0x5ab890db6d20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890db6d20_0, 0, 48;
    %load/vec4 v0x5ab890db6930_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890db6930_0, 0, 8;
T_157.2 ;
    %load/vec4 v0x5ab890db6500_0;
    %load/vec4 v0x5ab890db6870_0;
    %xor;
    %store/vec4 v0x5ab890db6b80_0, 0, 1;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x5ab890dada50;
T_158 ;
    %wait E_0x5ab890dadce0;
    %load/vec4 v0x5ab890dadd60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890dade60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_158.0, 4;
    %load/vec4 v0x5ab890dadd60_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890dadf40_0, 0, 1;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x5ab890dadd60_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890dade60_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_158.2, 4;
    %load/vec4 v0x5ab890dade60_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890dadd60_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_158.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_158.5, 8;
T_158.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_158.5, 8;
 ; End of false expr.
    %blend;
T_158.5;
    %store/vec4 v0x5ab890dadf40_0, 0, 1;
    %load/vec4 v0x5ab890dadd60_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.6, 8;
    %load/vec4 v0x5ab890dadf40_0;
    %inv;
    %store/vec4 v0x5ab890dadf40_0, 0, 1;
T_158.6 ;
    %jmp T_158.3;
T_158.2 ;
    %load/vec4 v0x5ab890dade60_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890dadd60_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_158.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_158.9, 8;
T_158.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_158.9, 8;
 ; End of false expr.
    %blend;
T_158.9;
    %store/vec4 v0x5ab890dadf40_0, 0, 1;
    %load/vec4 v0x5ab890dadd60_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.10, 8;
    %load/vec4 v0x5ab890dadf40_0;
    %inv;
    %store/vec4 v0x5ab890dadf40_0, 0, 1;
T_158.10 ;
T_158.3 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_0x5ab890dad680;
T_159 ;
    %wait E_0x5ab890dad980;
    %load/vec4 v0x5ab890daf680_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.0, 8;
    %load/vec4 v0x5ab890dae090_0;
    %jmp/1 T_159.1, 8;
T_159.0 ; End of true expr.
    %load/vec4 v0x5ab890dae530_0;
    %jmp/0 T_159.1, 8;
 ; End of false expr.
    %blend;
T_159.1;
    %store/vec4 v0x5ab890dae400_0, 0, 32;
    %load/vec4 v0x5ab890daf680_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.2, 8;
    %load/vec4 v0x5ab890dae530_0;
    %jmp/1 T_159.3, 8;
T_159.2 ; End of true expr.
    %load/vec4 v0x5ab890dae090_0;
    %jmp/0 T_159.3, 8;
 ; End of false expr.
    %blend;
T_159.3;
    %store/vec4 v0x5ab890dae970_0, 0, 32;
    %load/vec4 v0x5ab890dae170_0;
    %load/vec4 v0x5ab890dae610_0;
    %sub;
    %store/vec4 v0x5ab890daf720_0, 0, 8;
    %load/vec4 v0x5ab890dae6f0_0;
    %ix/getv 4, v0x5ab890daf720_0;
    %shiftr 4;
    %store/vec4 v0x5ab890dae7d0_0, 0, 24;
    %load/vec4 v0x5ab890dae340_0;
    %load/vec4 v0x5ab890dae8b0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_159.4, 8;
    %load/vec4 v0x5ab890dae250_0;
    %pad/u 25;
    %load/vec4 v0x5ab890dae7d0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_159.5, 8;
T_159.4 ; End of true expr.
    %load/vec4 v0x5ab890dae250_0;
    %pad/u 25;
    %load/vec4 v0x5ab890dae7d0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_159.5, 8;
 ; End of false expr.
    %blend;
T_159.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890daecd0_0, 0, 24;
    %store/vec4 v0x5ab890daf5c0_0, 0, 1;
    %load/vec4 v0x5ab890dae170_0;
    %store/vec4 v0x5ab890daea50_0, 0, 8;
    %load/vec4 v0x5ab890daf5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.6, 8;
    %load/vec4 v0x5ab890daecd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890daecd0_0, 0, 24;
    %load/vec4 v0x5ab890daea50_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_159.8, 8;
    %load/vec4 v0x5ab890daea50_0;
    %addi 1, 0, 8;
    %jmp/1 T_159.9, 8;
T_159.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_159.9, 8;
 ; End of false expr.
    %blend;
T_159.9;
    %store/vec4 v0x5ab890daea50_0, 0, 8;
    %jmp T_159.7;
T_159.6 ;
    %load/vec4 v0x5ab890daecd0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_159.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890daecd0_0, 0, 24;
    %jmp T_159.11;
T_159.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890daf7e0_0, 0, 32;
T_159.12 ; Top of for-loop
    %load/vec4 v0x5ab890daecd0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_159.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890daea50_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_159.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_159.15, 9;
    %load/vec4 v0x5ab890daf7e0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_159.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_159.13, 8;
    %load/vec4 v0x5ab890daecd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890daecd0_0, 0, 24;
    %load/vec4 v0x5ab890daea50_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890daea50_0, 0, 8;
T_159.14 ; for-loop step statement
    %load/vec4 v0x5ab890daf7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890daf7e0_0, 0, 32;
    %jmp T_159.12;
T_159.13 ; for-loop exit label
T_159.11 ;
T_159.7 ;
    %load/vec4 v0x5ab890dae340_0;
    %store/vec4 v0x5ab890daec10_0, 0, 1;
    %load/vec4 v0x5ab890daecd0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890daeb30_0, 0, 23;
    %load/vec4 v0x5ab890daec10_0;
    %load/vec4 v0x5ab890daea50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890daeb30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890daf8c0_0, 0, 32;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x5ab890db74c0;
T_160 ;
    %load/vec4 v0x5ab890db8220_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890db7f10_0, 0, 8;
    %end;
    .thread T_160, $init;
    .scope S_0x5ab890db74c0;
T_161 ;
    %wait E_0x5ab890db7760;
    %load/vec4 v0x5ab890db7940_0;
    %pad/u 32;
    %load/vec4 v0x5ab890db7cb0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_161.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_161.1, 8;
T_161.0 ; End of true expr.
    %load/vec4 v0x5ab890db7940_0;
    %pad/u 9;
    %load/vec4 v0x5ab890db7cb0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_161.1, 8;
 ; End of false expr.
    %blend;
T_161.1;
    %store/vec4 v0x5ab890db8220_0, 0, 9;
    %load/vec4 v0x5ab890db7a20_0;
    %pad/u 48;
    %load/vec4 v0x5ab890db7d70_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890db8300_0, 0, 48;
    %load/vec4 v0x5ab890db8300_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %load/vec4 v0x5ab890db8300_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890db8300_0, 0, 48;
    %load/vec4 v0x5ab890db7f10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890db7f10_0, 0, 8;
T_161.2 ;
    %load/vec4 v0x5ab890db7ae0_0;
    %load/vec4 v0x5ab890db7e50_0;
    %xor;
    %store/vec4 v0x5ab890db8160_0, 0, 1;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_0x5ab890db8aa0;
T_162 ;
    %load/vec4 v0x5ab890db9800_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890db94f0_0, 0, 8;
    %end;
    .thread T_162, $init;
    .scope S_0x5ab890db8aa0;
T_163 ;
    %wait E_0x5ab890db8d40;
    %load/vec4 v0x5ab890db8ef0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890db9290_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_163.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_163.1, 8;
T_163.0 ; End of true expr.
    %load/vec4 v0x5ab890db8ef0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890db9290_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_163.1, 8;
 ; End of false expr.
    %blend;
T_163.1;
    %store/vec4 v0x5ab890db9800_0, 0, 9;
    %load/vec4 v0x5ab890db8fd0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890db9350_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890db98e0_0, 0, 48;
    %load/vec4 v0x5ab890db98e0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.2, 8;
    %load/vec4 v0x5ab890db98e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890db98e0_0, 0, 48;
    %load/vec4 v0x5ab890db94f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890db94f0_0, 0, 8;
T_163.2 ;
    %load/vec4 v0x5ab890db90c0_0;
    %load/vec4 v0x5ab890db9430_0;
    %xor;
    %store/vec4 v0x5ab890db9740_0, 0, 1;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x5ab890dafde0;
T_164 ;
    %wait E_0x5ab890db0070;
    %load/vec4 v0x5ab890db00f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890db01f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_164.0, 4;
    %load/vec4 v0x5ab890db00f0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890db02d0_0, 0, 1;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x5ab890db00f0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890db01f0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_164.2, 4;
    %load/vec4 v0x5ab890db01f0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890db00f0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_164.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_164.5, 8;
T_164.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_164.5, 8;
 ; End of false expr.
    %blend;
T_164.5;
    %store/vec4 v0x5ab890db02d0_0, 0, 1;
    %load/vec4 v0x5ab890db00f0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.6, 8;
    %load/vec4 v0x5ab890db02d0_0;
    %inv;
    %store/vec4 v0x5ab890db02d0_0, 0, 1;
T_164.6 ;
    %jmp T_164.3;
T_164.2 ;
    %load/vec4 v0x5ab890db01f0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890db00f0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_164.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_164.9, 8;
T_164.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_164.9, 8;
 ; End of false expr.
    %blend;
T_164.9;
    %store/vec4 v0x5ab890db02d0_0, 0, 1;
    %load/vec4 v0x5ab890db00f0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.10, 8;
    %load/vec4 v0x5ab890db02d0_0;
    %inv;
    %store/vec4 v0x5ab890db02d0_0, 0, 1;
T_164.10 ;
T_164.3 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164, $push;
    .scope S_0x5ab890dafa20;
T_165 ;
    %wait E_0x5ab890dafcf0;
    %load/vec4 v0x5ab890db1a10_0;
    %flag_set/vec4 8;
    %jmp/0 T_165.0, 8;
    %load/vec4 v0x5ab890db0420_0;
    %jmp/1 T_165.1, 8;
T_165.0 ; End of true expr.
    %load/vec4 v0x5ab890db08c0_0;
    %jmp/0 T_165.1, 8;
 ; End of false expr.
    %blend;
T_165.1;
    %store/vec4 v0x5ab890db0790_0, 0, 32;
    %load/vec4 v0x5ab890db1a10_0;
    %flag_set/vec4 8;
    %jmp/0 T_165.2, 8;
    %load/vec4 v0x5ab890db08c0_0;
    %jmp/1 T_165.3, 8;
T_165.2 ; End of true expr.
    %load/vec4 v0x5ab890db0420_0;
    %jmp/0 T_165.3, 8;
 ; End of false expr.
    %blend;
T_165.3;
    %store/vec4 v0x5ab890db0d00_0, 0, 32;
    %load/vec4 v0x5ab890db0500_0;
    %load/vec4 v0x5ab890db09a0_0;
    %sub;
    %store/vec4 v0x5ab890db1ab0_0, 0, 8;
    %load/vec4 v0x5ab890db0a80_0;
    %ix/getv 4, v0x5ab890db1ab0_0;
    %shiftr 4;
    %store/vec4 v0x5ab890db0b60_0, 0, 24;
    %load/vec4 v0x5ab890db06d0_0;
    %load/vec4 v0x5ab890db0c40_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_165.4, 8;
    %load/vec4 v0x5ab890db05e0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890db0b60_0;
    %pad/u 25;
    %add;
    %jmp/1 T_165.5, 8;
T_165.4 ; End of true expr.
    %load/vec4 v0x5ab890db05e0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890db0b60_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_165.5, 8;
 ; End of false expr.
    %blend;
T_165.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890db1060_0, 0, 24;
    %store/vec4 v0x5ab890db1950_0, 0, 1;
    %load/vec4 v0x5ab890db0500_0;
    %store/vec4 v0x5ab890db0de0_0, 0, 8;
    %load/vec4 v0x5ab890db1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.6, 8;
    %load/vec4 v0x5ab890db1060_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890db1060_0, 0, 24;
    %load/vec4 v0x5ab890db0de0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_165.8, 8;
    %load/vec4 v0x5ab890db0de0_0;
    %addi 1, 0, 8;
    %jmp/1 T_165.9, 8;
T_165.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_165.9, 8;
 ; End of false expr.
    %blend;
T_165.9;
    %store/vec4 v0x5ab890db0de0_0, 0, 8;
    %jmp T_165.7;
T_165.6 ;
    %load/vec4 v0x5ab890db1060_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_165.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890db1060_0, 0, 24;
    %jmp T_165.11;
T_165.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890db1b70_0, 0, 32;
T_165.12 ; Top of for-loop
    %load/vec4 v0x5ab890db1060_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_165.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890db0de0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_165.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_165.15, 9;
    %load/vec4 v0x5ab890db1b70_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_165.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_165.13, 8;
    %load/vec4 v0x5ab890db1060_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890db1060_0, 0, 24;
    %load/vec4 v0x5ab890db0de0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890db0de0_0, 0, 8;
T_165.14 ; for-loop step statement
    %load/vec4 v0x5ab890db1b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890db1b70_0, 0, 32;
    %jmp T_165.12;
T_165.13 ; for-loop exit label
T_165.11 ;
T_165.7 ;
    %load/vec4 v0x5ab890db06d0_0;
    %store/vec4 v0x5ab890db0fa0_0, 0, 1;
    %load/vec4 v0x5ab890db1060_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890db0ec0_0, 0, 23;
    %load/vec4 v0x5ab890db0fa0_0;
    %load/vec4 v0x5ab890db0de0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890db0ec0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890db1c50_0, 0, 32;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x5ab890dba080;
T_166 ;
    %load/vec4 v0x5ab890dbada0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890dbaa90_0, 0, 8;
    %end;
    .thread T_166, $init;
    .scope S_0x5ab890dba080;
T_167 ;
    %wait E_0x5ab890dba2e0;
    %load/vec4 v0x5ab890dba4c0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890dba830_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_167.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_167.1, 8;
T_167.0 ; End of true expr.
    %load/vec4 v0x5ab890dba4c0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890dba830_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_167.1, 8;
 ; End of false expr.
    %blend;
T_167.1;
    %store/vec4 v0x5ab890dbada0_0, 0, 9;
    %load/vec4 v0x5ab890dba5a0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890dba8f0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890dbae80_0, 0, 48;
    %load/vec4 v0x5ab890dbae80_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %load/vec4 v0x5ab890dbae80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890dbae80_0, 0, 48;
    %load/vec4 v0x5ab890dbaa90_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890dbaa90_0, 0, 8;
T_167.2 ;
    %load/vec4 v0x5ab890dba660_0;
    %load/vec4 v0x5ab890dba9d0_0;
    %xor;
    %store/vec4 v0x5ab890dbace0_0, 0, 1;
    %jmp T_167;
    .thread T_167, $push;
    .scope S_0x5ab890dbb620;
T_168 ;
    %load/vec4 v0x5ab890dbc380_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890dbc070_0, 0, 8;
    %end;
    .thread T_168, $init;
    .scope S_0x5ab890dbb620;
T_169 ;
    %wait E_0x5ab890dbb880;
    %load/vec4 v0x5ab890dbba30_0;
    %pad/u 32;
    %load/vec4 v0x5ab890dbbdf0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_169.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_169.1, 8;
T_169.0 ; End of true expr.
    %load/vec4 v0x5ab890dbba30_0;
    %pad/u 9;
    %load/vec4 v0x5ab890dbbdf0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_169.1, 8;
 ; End of false expr.
    %blend;
T_169.1;
    %store/vec4 v0x5ab890dbc380_0, 0, 9;
    %load/vec4 v0x5ab890dbbb10_0;
    %pad/u 48;
    %load/vec4 v0x5ab890dbbed0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890dbc460_0, 0, 48;
    %load/vec4 v0x5ab890dbc460_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.2, 8;
    %load/vec4 v0x5ab890dbc460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890dbc460_0, 0, 48;
    %load/vec4 v0x5ab890dbc070_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890dbc070_0, 0, 8;
T_169.2 ;
    %load/vec4 v0x5ab890dbbc00_0;
    %load/vec4 v0x5ab890dbbfb0_0;
    %xor;
    %store/vec4 v0x5ab890dbc2c0_0, 0, 1;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_0x5ab890d77fd0;
T_170 ;
    %wait E_0x5ab890d78260;
    %load/vec4 v0x5ab890d782e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890d783e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_170.0, 4;
    %load/vec4 v0x5ab890d782e0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890d784c0_0, 0, 1;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v0x5ab890d782e0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d783e0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_170.2, 4;
    %load/vec4 v0x5ab890d783e0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890d782e0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_170.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_170.5, 8;
T_170.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_170.5, 8;
 ; End of false expr.
    %blend;
T_170.5;
    %store/vec4 v0x5ab890d784c0_0, 0, 1;
    %load/vec4 v0x5ab890d782e0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.6, 8;
    %load/vec4 v0x5ab890d784c0_0;
    %inv;
    %store/vec4 v0x5ab890d784c0_0, 0, 1;
T_170.6 ;
    %jmp T_170.3;
T_170.2 ;
    %load/vec4 v0x5ab890d783e0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890d782e0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_170.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_170.9, 8;
T_170.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_170.9, 8;
 ; End of false expr.
    %blend;
T_170.9;
    %store/vec4 v0x5ab890d784c0_0, 0, 1;
    %load/vec4 v0x5ab890d782e0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.10, 8;
    %load/vec4 v0x5ab890d784c0_0;
    %inv;
    %store/vec4 v0x5ab890d784c0_0, 0, 1;
T_170.10 ;
T_170.3 ;
T_170.1 ;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x5ab890d77c00;
T_171 ;
    %wait E_0x5ab890d77f00;
    %load/vec4 v0x5ab890d79c00_0;
    %flag_set/vec4 8;
    %jmp/0 T_171.0, 8;
    %load/vec4 v0x5ab890d78610_0;
    %jmp/1 T_171.1, 8;
T_171.0 ; End of true expr.
    %load/vec4 v0x5ab890d78ab0_0;
    %jmp/0 T_171.1, 8;
 ; End of false expr.
    %blend;
T_171.1;
    %store/vec4 v0x5ab890d78980_0, 0, 32;
    %load/vec4 v0x5ab890d79c00_0;
    %flag_set/vec4 8;
    %jmp/0 T_171.2, 8;
    %load/vec4 v0x5ab890d78ab0_0;
    %jmp/1 T_171.3, 8;
T_171.2 ; End of true expr.
    %load/vec4 v0x5ab890d78610_0;
    %jmp/0 T_171.3, 8;
 ; End of false expr.
    %blend;
T_171.3;
    %store/vec4 v0x5ab890d78ef0_0, 0, 32;
    %load/vec4 v0x5ab890d786f0_0;
    %load/vec4 v0x5ab890d78b90_0;
    %sub;
    %store/vec4 v0x5ab890d79ca0_0, 0, 8;
    %load/vec4 v0x5ab890d78c70_0;
    %ix/getv 4, v0x5ab890d79ca0_0;
    %shiftr 4;
    %store/vec4 v0x5ab890d78d50_0, 0, 24;
    %load/vec4 v0x5ab890d788c0_0;
    %load/vec4 v0x5ab890d78e30_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_171.4, 8;
    %load/vec4 v0x5ab890d787d0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d78d50_0;
    %pad/u 25;
    %add;
    %jmp/1 T_171.5, 8;
T_171.4 ; End of true expr.
    %load/vec4 v0x5ab890d787d0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d78d50_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_171.5, 8;
 ; End of false expr.
    %blend;
T_171.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890d79250_0, 0, 24;
    %store/vec4 v0x5ab890d79b40_0, 0, 1;
    %load/vec4 v0x5ab890d786f0_0;
    %store/vec4 v0x5ab890d78fd0_0, 0, 8;
    %load/vec4 v0x5ab890d79b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.6, 8;
    %load/vec4 v0x5ab890d79250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890d79250_0, 0, 24;
    %load/vec4 v0x5ab890d78fd0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_171.8, 8;
    %load/vec4 v0x5ab890d78fd0_0;
    %addi 1, 0, 8;
    %jmp/1 T_171.9, 8;
T_171.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_171.9, 8;
 ; End of false expr.
    %blend;
T_171.9;
    %store/vec4 v0x5ab890d78fd0_0, 0, 8;
    %jmp T_171.7;
T_171.6 ;
    %load/vec4 v0x5ab890d79250_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_171.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890d79250_0, 0, 24;
    %jmp T_171.11;
T_171.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890d79d60_0, 0, 32;
T_171.12 ; Top of for-loop
    %load/vec4 v0x5ab890d79250_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_171.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890d78fd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_171.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_171.15, 9;
    %load/vec4 v0x5ab890d79d60_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_171.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_171.13, 8;
    %load/vec4 v0x5ab890d79250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d79250_0, 0, 24;
    %load/vec4 v0x5ab890d78fd0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890d78fd0_0, 0, 8;
T_171.14 ; for-loop step statement
    %load/vec4 v0x5ab890d79d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890d79d60_0, 0, 32;
    %jmp T_171.12;
T_171.13 ; for-loop exit label
T_171.11 ;
T_171.7 ;
    %load/vec4 v0x5ab890d788c0_0;
    %store/vec4 v0x5ab890d79190_0, 0, 1;
    %load/vec4 v0x5ab890d79250_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890d790b0_0, 0, 23;
    %load/vec4 v0x5ab890d79190_0;
    %load/vec4 v0x5ab890d78fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890d790b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890d79e40_0, 0, 32;
    %jmp T_171;
    .thread T_171, $push;
    .scope S_0x5ab890dc0380;
T_172 ;
    %load/vec4 v0x5ab890dc1130_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890dc0e20_0, 0, 8;
    %end;
    .thread T_172, $init;
    .scope S_0x5ab890dc0380;
T_173 ;
    %wait E_0x5ab890dc0630;
    %load/vec4 v0x5ab890dc07e0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890dc0ba0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_173.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_173.1, 8;
T_173.0 ; End of true expr.
    %load/vec4 v0x5ab890dc07e0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890dc0ba0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_173.1, 8;
 ; End of false expr.
    %blend;
T_173.1;
    %store/vec4 v0x5ab890dc1130_0, 0, 9;
    %load/vec4 v0x5ab890dc08c0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890dc0c80_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890dc1210_0, 0, 48;
    %load/vec4 v0x5ab890dc1210_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.2, 8;
    %load/vec4 v0x5ab890dc1210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890dc1210_0, 0, 48;
    %load/vec4 v0x5ab890dc0e20_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890dc0e20_0, 0, 8;
T_173.2 ;
    %load/vec4 v0x5ab890dc09b0_0;
    %load/vec4 v0x5ab890dc0d60_0;
    %xor;
    %store/vec4 v0x5ab890dc1070_0, 0, 1;
    %jmp T_173;
    .thread T_173, $push;
    .scope S_0x5ab890dc1890;
T_174 ;
    %load/vec4 v0x5ab890dc25f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890dc22e0_0, 0, 8;
    %end;
    .thread T_174, $init;
    .scope S_0x5ab890dc1890;
T_175 ;
    %wait E_0x5ab890dc1af0;
    %load/vec4 v0x5ab890dc1ca0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890dc2060_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_175.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_175.1, 8;
T_175.0 ; End of true expr.
    %load/vec4 v0x5ab890dc1ca0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890dc2060_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_175.1, 8;
 ; End of false expr.
    %blend;
T_175.1;
    %store/vec4 v0x5ab890dc25f0_0, 0, 9;
    %load/vec4 v0x5ab890dc1d80_0;
    %pad/u 48;
    %load/vec4 v0x5ab890dc2140_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890dc26d0_0, 0, 48;
    %load/vec4 v0x5ab890dc26d0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %load/vec4 v0x5ab890dc26d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890dc26d0_0, 0, 48;
    %load/vec4 v0x5ab890dc22e0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890dc22e0_0, 0, 8;
T_175.2 ;
    %load/vec4 v0x5ab890dc1e70_0;
    %load/vec4 v0x5ab890dc2220_0;
    %xor;
    %store/vec4 v0x5ab890dc2530_0, 0, 1;
    %jmp T_175;
    .thread T_175, $push;
    .scope S_0x5ab890cb8260;
T_176 ;
    %load/vec4 v0x5ab890ca0e00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890ca44b0_0, 0, 8;
    %end;
    .thread T_176, $init;
    .scope S_0x5ab890cb8260;
T_177 ;
    %wait E_0x5ab89098fe30;
    %load/vec4 v0x5ab890cb4cb0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890ca4d90_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_177.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_177.1, 8;
T_177.0 ; End of true expr.
    %load/vec4 v0x5ab890cb4cb0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890ca4d90_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_177.1, 8;
 ; End of false expr.
    %blend;
T_177.1;
    %store/vec4 v0x5ab890ca0e00_0, 0, 9;
    %load/vec4 v0x5ab890cb4650_0;
    %pad/u 48;
    %load/vec4 v0x5ab890ca4e70_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890ca0ee0_0, 0, 48;
    %load/vec4 v0x5ab890ca0ee0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.2, 8;
    %load/vec4 v0x5ab890ca0ee0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890ca0ee0_0, 0, 48;
    %load/vec4 v0x5ab890ca44b0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890ca44b0_0, 0, 8;
T_177.2 ;
    %load/vec4 v0x5ab890cb4740_0;
    %load/vec4 v0x5ab890ca43f0_0;
    %xor;
    %store/vec4 v0x5ab890ca1320_0, 0, 1;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_0x5ab890976940;
T_178 ;
    %load/vec4 v0x5ab890b8a1c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890b90f70_0, 0, 8;
    %end;
    .thread T_178, $init;
    .scope S_0x5ab890976940;
T_179 ;
    %wait E_0x5ab890bb7f90;
    %load/vec4 v0x5ab890baf240_0;
    %pad/u 32;
    %load/vec4 v0x5ab890ba2520_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_179.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_179.1, 8;
T_179.0 ; End of true expr.
    %load/vec4 v0x5ab890baf240_0;
    %pad/u 9;
    %load/vec4 v0x5ab890ba2520_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_179.1, 8;
 ; End of false expr.
    %blend;
T_179.1;
    %store/vec4 v0x5ab890b8a1c0_0, 0, 9;
    %load/vec4 v0x5ab890baedf0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890ba2600_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890b8a2a0_0, 0, 48;
    %load/vec4 v0x5ab890b8a2a0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.2, 8;
    %load/vec4 v0x5ab890b8a2a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890b8a2a0_0, 0, 48;
    %load/vec4 v0x5ab890b90f70_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890b90f70_0, 0, 8;
T_179.2 ;
    %load/vec4 v0x5ab890baeee0_0;
    %load/vec4 v0x5ab890b90eb0_0;
    %xor;
    %store/vec4 v0x5ab890b90c40_0, 0, 1;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x5ab890cabfd0;
T_180 ;
    %wait E_0x5ab890a63870;
    %load/vec4 v0x5ab890cff060_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890cf0000_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_180.0, 4;
    %load/vec4 v0x5ab890cff060_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890cefb80_0, 0, 1;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x5ab890cff060_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890cf0000_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_180.2, 4;
    %load/vec4 v0x5ab890cf0000_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890cff060_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_180.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_180.5, 8;
T_180.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_180.5, 8;
 ; End of false expr.
    %blend;
T_180.5;
    %store/vec4 v0x5ab890cefb80_0, 0, 1;
    %load/vec4 v0x5ab890cff060_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.6, 8;
    %load/vec4 v0x5ab890cefb80_0;
    %inv;
    %store/vec4 v0x5ab890cefb80_0, 0, 1;
T_180.6 ;
    %jmp T_180.3;
T_180.2 ;
    %load/vec4 v0x5ab890cf0000_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890cff060_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_180.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_180.9, 8;
T_180.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_180.9, 8;
 ; End of false expr.
    %blend;
T_180.9;
    %store/vec4 v0x5ab890cefb80_0, 0, 1;
    %load/vec4 v0x5ab890cff060_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.10, 8;
    %load/vec4 v0x5ab890cefb80_0;
    %inv;
    %store/vec4 v0x5ab890cefb80_0, 0, 1;
T_180.10 ;
T_180.3 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180, $push;
    .scope S_0x5ab890cb06e0;
T_181 ;
    %wait E_0x5ab8909700f0;
    %load/vec4 v0x5ab890cbc1f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_181.0, 8;
    %load/vec4 v0x5ab890d2c940_0;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0x5ab890d18ad0_0;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %store/vec4 v0x5ab890a4b080_0, 0, 32;
    %load/vec4 v0x5ab890cbc1f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_181.2, 8;
    %load/vec4 v0x5ab890d18ad0_0;
    %jmp/1 T_181.3, 8;
T_181.2 ; End of true expr.
    %load/vec4 v0x5ab890d2c940_0;
    %jmp/0 T_181.3, 8;
 ; End of false expr.
    %blend;
T_181.3;
    %store/vec4 v0x5ab890d048a0_0, 0, 32;
    %load/vec4 v0x5ab890d2ca00_0;
    %load/vec4 v0x5ab890d18650_0;
    %sub;
    %store/vec4 v0x5ab890ca82c0_0, 0, 8;
    %load/vec4 v0x5ab890a44ea0_0;
    %ix/getv 4, v0x5ab890ca82c0_0;
    %shiftr 4;
    %store/vec4 v0x5ab890d04c60_0, 0, 24;
    %load/vec4 v0x5ab890a4afc0_0;
    %load/vec4 v0x5ab890d047e0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_181.4, 8;
    %load/vec4 v0x5ab890d2c4c0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d04c60_0;
    %pad/u 25;
    %add;
    %jmp/1 T_181.5, 8;
T_181.4 ; End of true expr.
    %load/vec4 v0x5ab890d2c4c0_0;
    %pad/u 25;
    %load/vec4 v0x5ab890d04c60_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_181.5, 8;
 ; End of false expr.
    %blend;
T_181.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890cf5860_0, 0, 24;
    %store/vec4 v0x5ab890cbc130_0, 0, 1;
    %load/vec4 v0x5ab890d2ca00_0;
    %store/vec4 v0x5ab890a3ed80_0, 0, 8;
    %load/vec4 v0x5ab890cbc130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.6, 8;
    %load/vec4 v0x5ab890cf5860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890cf5860_0, 0, 24;
    %load/vec4 v0x5ab890a3ed80_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_181.8, 8;
    %load/vec4 v0x5ab890a3ed80_0;
    %addi 1, 0, 8;
    %jmp/1 T_181.9, 8;
T_181.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_181.9, 8;
 ; End of false expr.
    %blend;
T_181.9;
    %store/vec4 v0x5ab890a3ed80_0, 0, 8;
    %jmp T_181.7;
T_181.6 ;
    %load/vec4 v0x5ab890cf5860_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_181.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890cf5860_0, 0, 24;
    %jmp T_181.11;
T_181.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890ca8380_0, 0, 32;
T_181.12 ; Top of for-loop
    %load/vec4 v0x5ab890cf5860_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_181.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890a3ed80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_181.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_181.15, 9;
    %load/vec4 v0x5ab890ca8380_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_181.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_181.13, 8;
    %load/vec4 v0x5ab890cf5860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890cf5860_0, 0, 24;
    %load/vec4 v0x5ab890a3ed80_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890a3ed80_0, 0, 8;
T_181.14 ; for-loop step statement
    %load/vec4 v0x5ab890ca8380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890ca8380_0, 0, 32;
    %jmp T_181.12;
T_181.13 ; for-loop exit label
T_181.11 ;
T_181.7 ;
    %load/vec4 v0x5ab890a4afc0_0;
    %store/vec4 v0x5ab890cf57a0_0, 0, 1;
    %load/vec4 v0x5ab890cf5860_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890cf5c20_0, 0, 23;
    %load/vec4 v0x5ab890cf57a0_0;
    %load/vec4 v0x5ab890a3ed80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890cf5c20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890c94450_0, 0, 32;
    %jmp T_181;
    .thread T_181, $push;
    .scope S_0x5ab890b76000;
T_182 ;
    %load/vec4 v0x5ab890b52e40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890b530d0_0, 0, 8;
    %end;
    .thread T_182, $init;
    .scope S_0x5ab890b76000;
T_183 ;
    %wait E_0x5ab890bb82e0;
    %load/vec4 v0x5ab890b67040_0;
    %pad/u 32;
    %load/vec4 v0x5ab890b625d0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_183.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_183.1, 8;
T_183.0 ; End of true expr.
    %load/vec4 v0x5ab890b67040_0;
    %pad/u 9;
    %load/vec4 v0x5ab890b625d0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_183.1, 8;
 ; End of false expr.
    %blend;
T_183.1;
    %store/vec4 v0x5ab890b52e40_0, 0, 9;
    %load/vec4 v0x5ab890b66bf0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890b62190_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890b43ca0_0, 0, 48;
    %load/vec4 v0x5ab890b43ca0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.2, 8;
    %load/vec4 v0x5ab890b43ca0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890b43ca0_0, 0, 48;
    %load/vec4 v0x5ab890b530d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890b530d0_0, 0, 8;
T_183.2 ;
    %load/vec4 v0x5ab890b66ce0_0;
    %load/vec4 v0x5ab890b62270_0;
    %xor;
    %store/vec4 v0x5ab890b52d80_0, 0, 1;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x5ab890c9cbc0;
T_184 ;
    %wait E_0x5ab890ce9140;
    %load/vec4 v0x5ab890c85410_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890c5b560_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_184.0, 4;
    %load/vec4 v0x5ab890c85410_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890c476f0_0, 0, 1;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x5ab890c85410_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890c5b560_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_184.2, 4;
    %load/vec4 v0x5ab890c5b560_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890c85410_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_184.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_184.5, 8;
T_184.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_184.5, 8;
 ; End of false expr.
    %blend;
T_184.5;
    %store/vec4 v0x5ab890c476f0_0, 0, 1;
    %load/vec4 v0x5ab890c85410_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.6, 8;
    %load/vec4 v0x5ab890c476f0_0;
    %inv;
    %store/vec4 v0x5ab890c476f0_0, 0, 1;
T_184.6 ;
    %jmp T_184.3;
T_184.2 ;
    %load/vec4 v0x5ab890c5b560_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890c85410_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_184.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_184.9, 8;
T_184.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_184.9, 8;
 ; End of false expr.
    %blend;
T_184.9;
    %store/vec4 v0x5ab890c476f0_0, 0, 1;
    %load/vec4 v0x5ab890c85410_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.10, 8;
    %load/vec4 v0x5ab890c476f0_0;
    %inv;
    %store/vec4 v0x5ab890c476f0_0, 0, 1;
T_184.10 ;
T_184.3 ;
T_184.1 ;
    %jmp T_184;
    .thread T_184, $push;
    .scope S_0x5ab890cabc80;
T_185 ;
    %wait E_0x5ab890a63cf0;
    %load/vec4 v0x5ab890d331c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_185.0, 8;
    %load/vec4 v0x5ab890c33880_0;
    %jmp/1 T_185.1, 8;
T_185.0 ; End of true expr.
    %load/vec4 v0x5ab890be6b20_0;
    %jmp/0 T_185.1, 8;
 ; End of false expr.
    %blend;
T_185.1;
    %store/vec4 v0x5ab890bfa990_0, 0, 32;
    %load/vec4 v0x5ab890d331c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_185.2, 8;
    %load/vec4 v0x5ab890be6b20_0;
    %jmp/1 T_185.3, 8;
T_185.2 ; End of true expr.
    %load/vec4 v0x5ab890c33880_0;
    %jmp/0 T_185.3, 8;
 ; End of false expr.
    %blend;
T_185.3;
    %store/vec4 v0x5ab890b86570_0, 0, 32;
    %load/vec4 v0x5ab890c33940_0;
    %load/vec4 v0x5ab890bd2cb0_0;
    %sub;
    %store/vec4 v0x5ab890d1f290_0, 0, 8;
    %load/vec4 v0x5ab890bc3c70_0;
    %ix/getv 4, v0x5ab890d1f290_0;
    %shiftr 4;
    %store/vec4 v0x5ab890bb0e00_0, 0, 24;
    %load/vec4 v0x5ab890c24900_0;
    %load/vec4 v0x5ab890b864b0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_185.4, 8;
    %load/vec4 v0x5ab890c24840_0;
    %pad/u 25;
    %load/vec4 v0x5ab890bb0e00_0;
    %pad/u 25;
    %add;
    %jmp/1 T_185.5, 8;
T_185.4 ; End of true expr.
    %load/vec4 v0x5ab890c24840_0;
    %pad/u 25;
    %load/vec4 v0x5ab890bb0e00_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_185.5, 8;
 ; End of false expr.
    %blend;
T_185.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890b4f850_0, 0, 24;
    %store/vec4 v0x5ab890d33100_0, 0, 1;
    %load/vec4 v0x5ab890c33940_0;
    %store/vec4 v0x5ab890b72640_0, 0, 8;
    %load/vec4 v0x5ab890d33100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.6, 8;
    %load/vec4 v0x5ab890b4f850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890b4f850_0, 0, 24;
    %load/vec4 v0x5ab890b72640_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_185.8, 8;
    %load/vec4 v0x5ab890b72640_0;
    %addi 1, 0, 8;
    %jmp/1 T_185.9, 8;
T_185.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_185.9, 8;
 ; End of false expr.
    %blend;
T_185.9;
    %store/vec4 v0x5ab890b72640_0, 0, 8;
    %jmp T_185.7;
T_185.6 ;
    %load/vec4 v0x5ab890b4f850_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_185.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890b4f850_0, 0, 24;
    %jmp T_185.11;
T_185.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890d1f350_0, 0, 32;
T_185.12 ; Top of for-loop
    %load/vec4 v0x5ab890b4f850_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_185.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890b72640_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_185.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_185.15, 9;
    %load/vec4 v0x5ab890d1f350_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_185.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_185.13, 8;
    %load/vec4 v0x5ab890b4f850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890b4f850_0, 0, 24;
    %load/vec4 v0x5ab890b72640_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890b72640_0, 0, 8;
T_185.14 ; for-loop step statement
    %load/vec4 v0x5ab890d1f350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890d1f350_0, 0, 32;
    %jmp T_185.12;
T_185.13 ; for-loop exit label
T_185.11 ;
T_185.7 ;
    %load/vec4 v0x5ab890c24900_0;
    %store/vec4 v0x5ab890b4f790_0, 0, 1;
    %load/vec4 v0x5ab890b4f850_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890b5e7d0_0, 0, 23;
    %load/vec4 v0x5ab890b4f790_0;
    %load/vec4 v0x5ab890b72640_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890b5e7d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890d0b420_0, 0, 32;
    %jmp T_185;
    .thread T_185, $push;
    .scope S_0x5ab890b292a0;
T_186 ;
    %load/vec4 v0x5ab890b018d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890b063f0_0, 0, 8;
    %end;
    .thread T_186, $init;
    .scope S_0x5ab890b292a0;
T_187 ;
    %wait E_0x5ab890bfaac0;
    %load/vec4 v0x5ab890b19e50_0;
    %pad/u 32;
    %load/vec4 v0x5ab890b153f0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_187.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_187.1, 8;
T_187.0 ; End of true expr.
    %load/vec4 v0x5ab890b19e50_0;
    %pad/u 9;
    %load/vec4 v0x5ab890b153f0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_187.1, 8;
 ; End of false expr.
    %blend;
T_187.1;
    %store/vec4 v0x5ab890b018d0_0, 0, 9;
    %load/vec4 v0x5ab890b19f30_0;
    %pad/u 48;
    %load/vec4 v0x5ab890b154b0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890b019b0_0, 0, 48;
    %load/vec4 v0x5ab890b019b0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.2, 8;
    %load/vec4 v0x5ab890b019b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890b019b0_0, 0, 48;
    %load/vec4 v0x5ab890b063f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890b063f0_0, 0, 8;
T_187.2 ;
    %load/vec4 v0x5ab890b15740_0;
    %load/vec4 v0x5ab890b06330_0;
    %xor;
    %store/vec4 v0x5ab890b060c0_0, 0, 1;
    %jmp T_187;
    .thread T_187, $push;
    .scope S_0x5ab890ae2d40;
T_188 ;
    %load/vec4 v0x5ab890ab4b70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890ab9690_0, 0, 8;
    %end;
    .thread T_188, $init;
    .scope S_0x5ab890ae2d40;
T_189 ;
    %wait E_0x5ab890c5b690;
    %load/vec4 v0x5ab890acf7b0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890ac8690_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_189.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_189.1, 8;
T_189.0 ; End of true expr.
    %load/vec4 v0x5ab890acf7b0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890ac8690_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_189.1, 8;
 ; End of false expr.
    %blend;
T_189.1;
    %store/vec4 v0x5ab890ab4b70_0, 0, 9;
    %load/vec4 v0x5ab890acf380_0;
    %pad/u 48;
    %load/vec4 v0x5ab890ac8750_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890ab4c50_0, 0, 48;
    %load/vec4 v0x5ab890ab4c50_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.2, 8;
    %load/vec4 v0x5ab890ab4c50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890ab4c50_0, 0, 48;
    %load/vec4 v0x5ab890ab9690_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890ab9690_0, 0, 8;
T_189.2 ;
    %load/vec4 v0x5ab890acf450_0;
    %load/vec4 v0x5ab890ab95d0_0;
    %xor;
    %store/vec4 v0x5ab890ab9360_0, 0, 1;
    %jmp T_189;
    .thread T_189, $push;
    .scope S_0x5ab890c98160;
T_190 ;
    %wait E_0x5ab890d18c00;
    %load/vec4 v0x5ab890cfc3e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890c97e10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_190.0, 4;
    %load/vec4 v0x5ab890cfc3e0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890c97ef0_0, 0, 1;
    %jmp T_190.1;
T_190.0 ;
    %load/vec4 v0x5ab890cfc3e0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890c97e10_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_190.2, 4;
    %load/vec4 v0x5ab890c97e10_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890cfc3e0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_190.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_190.5, 8;
T_190.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_190.5, 8;
 ; End of false expr.
    %blend;
T_190.5;
    %store/vec4 v0x5ab890c97ef0_0, 0, 1;
    %load/vec4 v0x5ab890cfc3e0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.6, 8;
    %load/vec4 v0x5ab890c97ef0_0;
    %inv;
    %store/vec4 v0x5ab890c97ef0_0, 0, 1;
T_190.6 ;
    %jmp T_190.3;
T_190.2 ;
    %load/vec4 v0x5ab890c97e10_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890cfc3e0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_190.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_190.9, 8;
T_190.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_190.9, 8;
 ; End of false expr.
    %blend;
T_190.9;
    %store/vec4 v0x5ab890c97ef0_0, 0, 1;
    %load/vec4 v0x5ab890cfc3e0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.10, 8;
    %load/vec4 v0x5ab890c97ef0_0;
    %inv;
    %store/vec4 v0x5ab890c97ef0_0, 0, 1;
T_190.10 ;
T_190.3 ;
T_190.1 ;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_0x5ab890c9c870;
T_191 ;
    %wait E_0x5ab890d133d0;
    %load/vec4 v0x5ab890c3bd60_0;
    %flag_set/vec4 8;
    %jmp/0 T_191.0, 8;
    %load/vec4 v0x5ab890c88d50_0;
    %jmp/1 T_191.1, 8;
T_191.0 ; End of true expr.
    %load/vec4 v0x5ab890c795d0_0;
    %jmp/0 T_191.1, 8;
 ; End of false expr.
    %blend;
T_191.1;
    %store/vec4 v0x5ab890c79920_0, 0, 32;
    %load/vec4 v0x5ab890c3bd60_0;
    %flag_set/vec4 8;
    %jmp/0 T_191.2, 8;
    %load/vec4 v0x5ab890c795d0_0;
    %jmp/1 T_191.3, 8;
T_191.2 ; End of true expr.
    %load/vec4 v0x5ab890c88d50_0;
    %jmp/0 T_191.3, 8;
 ; End of false expr.
    %blend;
T_191.3;
    %store/vec4 v0x5ab890c65cd0_0, 0, 32;
    %load/vec4 v0x5ab890c88e30_0;
    %load/vec4 v0x5ab890c796b0_0;
    %sub;
    %store/vec4 v0x5ab890c37590_0, 0, 8;
    %load/vec4 v0x5ab890c65f60_0;
    %ix/getv 4, v0x5ab890c37590_0;
    %shiftr 4;
    %store/vec4 v0x5ab890c66040_0, 0, 24;
    %load/vec4 v0x5ab890c88ac0_0;
    %load/vec4 v0x5ab890c65c10_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_191.4, 8;
    %load/vec4 v0x5ab890c88a00_0;
    %pad/u 25;
    %load/vec4 v0x5ab890c66040_0;
    %pad/u 25;
    %add;
    %jmp/1 T_191.5, 8;
T_191.4 ; End of true expr.
    %load/vec4 v0x5ab890c88a00_0;
    %pad/u 25;
    %load/vec4 v0x5ab890c66040_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_191.5, 8;
 ; End of false expr.
    %blend;
T_191.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890c5efe0_0, 0, 24;
    %store/vec4 v0x5ab890c3bca0_0, 0, 1;
    %load/vec4 v0x5ab890c88e30_0;
    %store/vec4 v0x5ab890c5f270_0, 0, 8;
    %load/vec4 v0x5ab890c3bca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.6, 8;
    %load/vec4 v0x5ab890c5efe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890c5efe0_0, 0, 24;
    %load/vec4 v0x5ab890c5f270_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_191.8, 8;
    %load/vec4 v0x5ab890c5f270_0;
    %addi 1, 0, 8;
    %jmp/1 T_191.9, 8;
T_191.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_191.9, 8;
 ; End of false expr.
    %blend;
T_191.9;
    %store/vec4 v0x5ab890c5f270_0, 0, 8;
    %jmp T_191.7;
T_191.6 ;
    %load/vec4 v0x5ab890c5efe0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_191.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890c5efe0_0, 0, 24;
    %jmp T_191.11;
T_191.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890c37650_0, 0, 32;
T_191.12 ; Top of for-loop
    %load/vec4 v0x5ab890c5efe0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_191.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890c5f270_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_191.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_191.15, 9;
    %load/vec4 v0x5ab890c37650_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_191.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_191.13, 8;
    %load/vec4 v0x5ab890c5efe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890c5efe0_0, 0, 24;
    %load/vec4 v0x5ab890c5f270_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890c5f270_0, 0, 8;
T_191.14 ; for-loop step statement
    %load/vec4 v0x5ab890c37650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890c37650_0, 0, 32;
    %jmp T_191.12;
T_191.13 ; for-loop exit label
T_191.11 ;
T_191.7 ;
    %load/vec4 v0x5ab890c88ac0_0;
    %store/vec4 v0x5ab890c5ef20_0, 0, 1;
    %load/vec4 v0x5ab890c5efe0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890c5f350_0, 0, 23;
    %load/vec4 v0x5ab890c5ef20_0;
    %load/vec4 v0x5ab890c5f270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890c5f350_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890c37240_0, 0, 32;
    %jmp T_191;
    .thread T_191, $push;
    .scope S_0x5ab890aa09b0;
T_192 ;
    %load/vec4 v0x5ab890a584c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890a5e530_0, 0, 8;
    %end;
    .thread T_192, $init;
    .scope S_0x5ab890aa09b0;
T_193 ;
    %wait E_0x5ab890ac4e00;
    %load/vec4 v0x5ab890a915a0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890a82170_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_193.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_193.1, 8;
T_193.0 ; End of true expr.
    %load/vec4 v0x5ab890a915a0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890a82170_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_193.1, 8;
 ; End of false expr.
    %blend;
T_193.1;
    %store/vec4 v0x5ab890a584c0_0, 0, 9;
    %load/vec4 v0x5ab890a91680_0;
    %pad/u 48;
    %load/vec4 v0x5ab890a82230_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890a58580_0, 0, 48;
    %load/vec4 v0x5ab890a58580_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.2, 8;
    %load/vec4 v0x5ab890a58580_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890a58580_0, 0, 48;
    %load/vec4 v0x5ab890a5e530_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890a5e530_0, 0, 8;
T_193.2 ;
    %load/vec4 v0x5ab890a824c0_0;
    %load/vec4 v0x5ab890a5e490_0;
    %xor;
    %store/vec4 v0x5ab890a5e200_0, 0, 1;
    %jmp T_193;
    .thread T_193, $push;
    .scope S_0x5ab890ce9a30;
T_194 ;
    %load/vec4 v0x5ab890d22c50_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890d27770_0, 0, 8;
    %end;
    .thread T_194, $init;
    .scope S_0x5ab890ce9a30;
T_195 ;
    %wait E_0x5ab890ce6bb0;
    %load/vec4 v0x5ab890d3d7d0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890d27a00_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_195.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_195.1, 8;
T_195.0 ; End of true expr.
    %load/vec4 v0x5ab890d3d7d0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890d27a00_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_195.1, 8;
 ; End of false expr.
    %blend;
T_195.1;
    %store/vec4 v0x5ab890d22c50_0, 0, 9;
    %load/vec4 v0x5ab890d3d8b0_0;
    %pad/u 48;
    %load/vec4 v0x5ab890d27ac0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890d22d30_0, 0, 48;
    %load/vec4 v0x5ab890d22d30_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.2, 8;
    %load/vec4 v0x5ab890d22d30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890d22d30_0, 0, 48;
    %load/vec4 v0x5ab890d27770_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890d27770_0, 0, 8;
T_195.2 ;
    %load/vec4 v0x5ab890d36e60_0;
    %load/vec4 v0x5ab890d276b0_0;
    %xor;
    %store/vec4 v0x5ab890d23080_0, 0, 1;
    %jmp T_195;
    .thread T_195, $push;
    .scope S_0x5ab890c27e30;
T_196 ;
    %wait E_0x5ab890a6c160;
    %load/vec4 v0x5ab890c18d50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5ab890c18e50_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_196.0, 4;
    %load/vec4 v0x5ab890c18d50_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x5ab890c18a00_0, 0, 1;
    %jmp T_196.1;
T_196.0 ;
    %load/vec4 v0x5ab890c18d50_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890c18e50_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_196.2, 4;
    %load/vec4 v0x5ab890c18e50_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x5ab890c18d50_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_196.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_196.5, 8;
T_196.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_196.5, 8;
 ; End of false expr.
    %blend;
T_196.5;
    %store/vec4 v0x5ab890c18a00_0, 0, 1;
    %load/vec4 v0x5ab890c18d50_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.6, 8;
    %load/vec4 v0x5ab890c18a00_0;
    %inv;
    %store/vec4 v0x5ab890c18a00_0, 0, 1;
T_196.6 ;
    %jmp T_196.3;
T_196.2 ;
    %load/vec4 v0x5ab890c18e50_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5ab890c18d50_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_196.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_196.9, 8;
T_196.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_196.9, 8;
 ; End of false expr.
    %blend;
T_196.9;
    %store/vec4 v0x5ab890c18a00_0, 0, 1;
    %load/vec4 v0x5ab890c18d50_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.10, 8;
    %load/vec4 v0x5ab890c18a00_0;
    %inv;
    %store/vec4 v0x5ab890c18a00_0, 0, 1;
T_196.10 ;
T_196.3 ;
T_196.1 ;
    %jmp T_196;
    .thread T_196, $push;
    .scope S_0x5ab890c28180;
T_197 ;
    %wait E_0x5ab890a3eeb0;
    %load/vec4 v0x5ab890bc7320_0;
    %flag_set/vec4 8;
    %jmp/0 T_197.0, 8;
    %load/vec4 v0x5ab890c05390_0;
    %jmp/1 T_197.1, 8;
T_197.0 ; End of true expr.
    %load/vec4 v0x5ab890bfe350_0;
    %jmp/0 T_197.1, 8;
 ; End of false expr.
    %blend;
T_197.1;
    %store/vec4 v0x5ab890bfe6a0_0, 0, 32;
    %load/vec4 v0x5ab890bc7320_0;
    %flag_set/vec4 8;
    %jmp/0 T_197.2, 8;
    %load/vec4 v0x5ab890bfe350_0;
    %jmp/1 T_197.3, 8;
T_197.2 ; End of true expr.
    %load/vec4 v0x5ab890c05390_0;
    %jmp/0 T_197.3, 8;
 ; End of false expr.
    %blend;
T_197.3;
    %store/vec4 v0x5ab890bef000_0, 0, 32;
    %load/vec4 v0x5ab890c05470_0;
    %load/vec4 v0x5ab890bfe430_0;
    %sub;
    %store/vec4 v0x5ab890bb8180_0, 0, 8;
    %load/vec4 v0x5ab890bef290_0;
    %ix/getv 4, v0x5ab890bb8180_0;
    %shiftr 4;
    %store/vec4 v0x5ab890bef370_0, 0, 24;
    %load/vec4 v0x5ab890c05100_0;
    %load/vec4 v0x5ab890beef40_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_197.4, 8;
    %load/vec4 v0x5ab890c05040_0;
    %pad/u 25;
    %load/vec4 v0x5ab890bef370_0;
    %pad/u 25;
    %add;
    %jmp/1 T_197.5, 8;
T_197.4 ; End of true expr.
    %load/vec4 v0x5ab890c05040_0;
    %pad/u 25;
    %load/vec4 v0x5ab890bef370_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_197.5, 8;
 ; End of false expr.
    %blend;
T_197.5;
    %split/vec4 24;
    %store/vec4 v0x5ab890bea5a0_0, 0, 24;
    %store/vec4 v0x5ab890bc7260_0, 0, 1;
    %load/vec4 v0x5ab890c05470_0;
    %store/vec4 v0x5ab890bea830_0, 0, 8;
    %load/vec4 v0x5ab890bc7260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.6, 8;
    %load/vec4 v0x5ab890bea5a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5ab890bea5a0_0, 0, 24;
    %load/vec4 v0x5ab890bea830_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_197.8, 8;
    %load/vec4 v0x5ab890bea830_0;
    %addi 1, 0, 8;
    %jmp/1 T_197.9, 8;
T_197.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_197.9, 8;
 ; End of false expr.
    %blend;
T_197.9;
    %store/vec4 v0x5ab890bea830_0, 0, 8;
    %jmp T_197.7;
T_197.6 ;
    %load/vec4 v0x5ab890bea5a0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_197.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5ab890bea5a0_0, 0, 24;
    %jmp T_197.11;
T_197.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab890bb8240_0, 0, 32;
T_197.12 ; Top of for-loop
    %load/vec4 v0x5ab890bea5a0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_197.16, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ab890bea830_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_197.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_197.15, 9;
    %load/vec4 v0x5ab890bb8240_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_197.15;
    %flag_set/vec4 8;
	  %jmp/0xz T_197.13, 8;
    %load/vec4 v0x5ab890bea5a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890bea5a0_0, 0, 24;
    %load/vec4 v0x5ab890bea830_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5ab890bea830_0, 0, 8;
T_197.14 ; for-loop step statement
    %load/vec4 v0x5ab890bb8240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab890bb8240_0, 0, 32;
    %jmp T_197.12;
T_197.13 ; for-loop exit label
T_197.11 ;
T_197.7 ;
    %load/vec4 v0x5ab890c05100_0;
    %store/vec4 v0x5ab890bea4e0_0, 0, 1;
    %load/vec4 v0x5ab890bea5a0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5ab890bea8f0_0, 0, 23;
    %load/vec4 v0x5ab890bea4e0_0;
    %load/vec4 v0x5ab890bea830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab890bea8f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab890bb7e30_0, 0, 32;
    %jmp T_197;
    .thread T_197, $push;
    .scope S_0x5ab890cff9d0;
T_198 ;
    %load/vec4 v0x5ab890c6a120_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890ccadb0_0, 0, 8;
    %end;
    .thread T_198, $init;
    .scope S_0x5ab890cff9d0;
T_199 ;
    %wait E_0x5ab890d13990;
    %load/vec4 v0x5ab890cf05a0_0;
    %pad/u 32;
    %load/vec4 v0x5ab890cd4fe0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_199.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_199.1, 8;
T_199.0 ; End of true expr.
    %load/vec4 v0x5ab890cf05a0_0;
    %pad/u 9;
    %load/vec4 v0x5ab890cd4fe0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_199.1, 8;
 ; End of false expr.
    %blend;
T_199.1;
    %store/vec4 v0x5ab890c6a120_0, 0, 9;
    %load/vec4 v0x5ab890cf0680_0;
    %pad/u 48;
    %load/vec4 v0x5ab890cd50a0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890c6a200_0, 0, 48;
    %load/vec4 v0x5ab890c6a200_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.2, 8;
    %load/vec4 v0x5ab890c6a200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890c6a200_0, 0, 48;
    %load/vec4 v0x5ab890ccadb0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890ccadb0_0, 0, 8;
T_199.2 ;
    %load/vec4 v0x5ab890cdacd0_0;
    %load/vec4 v0x5ab890ccacf0_0;
    %xor;
    %store/vec4 v0x5ab890c744f0_0, 0, 1;
    %jmp T_199;
    .thread T_199, $push;
    .scope S_0x5ab890ce37d0;
T_200 ;
    %load/vec4 v0x5ab890ca9010_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab890cc2880_0, 0, 8;
    %end;
    .thread T_200, $init;
    .scope S_0x5ab890ce37d0;
T_201 ;
    %wait E_0x5ab890ce3d40;
    %load/vec4 v0x5ab890cd7340_0;
    %pad/u 32;
    %load/vec4 v0x5ab890cd68e0_0;
    %pad/u 32;
    %add;
    %cmpi/u 127, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_201.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_201.1, 8;
T_201.0 ; End of true expr.
    %load/vec4 v0x5ab890cd7340_0;
    %pad/u 9;
    %load/vec4 v0x5ab890cd68e0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %jmp/0 T_201.1, 8;
 ; End of false expr.
    %blend;
T_201.1;
    %store/vec4 v0x5ab890ca9010_0, 0, 9;
    %load/vec4 v0x5ab890cd7400_0;
    %pad/u 48;
    %load/vec4 v0x5ab890cd69c0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x5ab890c950e0_0, 0, 48;
    %load/vec4 v0x5ab890c950e0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_201.2, 8;
    %load/vec4 v0x5ab890c950e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5ab890c950e0_0, 0, 48;
    %load/vec4 v0x5ab890cc2880_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5ab890cc2880_0, 0, 8;
T_201.2 ;
    %load/vec4 v0x5ab890cd6f00_0;
    %load/vec4 v0x5ab890cc27c0_0;
    %xor;
    %store/vec4 v0x5ab890ca8f50_0, 0, 1;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0x5ab890ce4a70;
T_202 ;
    %wait E_0x5ab890d51170;
    %load/vec4 v0x5ab890dc9050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ab890dc92b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ab890dc8440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ab890dc8770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ab890dc8b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ab890dc8a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ab890dc8e30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ab890dc8690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ab890dc9110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ab890dc9390_0, 0;
    %jmp T_202.1;
T_202.0 ;
    %load/vec4 v0x5ab890dc8f90_0;
    %assign/vec4 v0x5ab890dc92b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ab890dc9390_0, 0;
    %load/vec4 v0x5ab890dc92b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_202.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_202.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_202.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_202.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_202.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_202.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_202.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ab890dc9390_0, 0;
    %jmp T_202.10;
T_202.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ab890dc8690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ab890dc8440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ab890dc8770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ab890dc8b90_0, 0;
    %jmp T_202.10;
T_202.3 ;
    %load/vec4 v0x5ab890dc84e0_0;
    %assign/vec4 v0x5ab890dc8440_0, 0;
    %load/vec4 v0x5ab890dc8690_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_202.11, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ab890dc8690_0, 0;
    %jmp T_202.12;
T_202.11 ;
    %load/vec4 v0x5ab890dc8690_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5ab890dc8690_0, 0;
T_202.12 ;
    %jmp T_202.10;
T_202.4 ;
    %load/vec4 v0x5ab890dc8830_0;
    %assign/vec4 v0x5ab890dc8770_0, 0;
    %load/vec4 v0x5ab890dc8690_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_202.13, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ab890dc8690_0, 0;
    %jmp T_202.14;
T_202.13 ;
    %load/vec4 v0x5ab890dc8690_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5ab890dc8690_0, 0;
T_202.14 ;
    %jmp T_202.10;
T_202.5 ;
    %load/vec4 v0x5ab890dc8c30_0;
    %assign/vec4 v0x5ab890dc8b90_0, 0;
    %load/vec4 v0x5ab890dc8690_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_202.15, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ab890dc8690_0, 0;
    %jmp T_202.16;
T_202.15 ;
    %load/vec4 v0x5ab890dc8690_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5ab890dc8690_0, 0;
T_202.16 ;
    %jmp T_202.10;
T_202.6 ;
    %load/vec4 v0x5ab890dc8af0_0;
    %assign/vec4 v0x5ab890dc8a30_0, 0;
    %load/vec4 v0x5ab890dc8ef0_0;
    %assign/vec4 v0x5ab890dc8e30_0, 0;
    %load/vec4 v0x5ab890dc8690_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5ab890dc8690_0, 0, 3;
    %jmp T_202.10;
T_202.7 ;
    %load/vec4 v0x5ab890dc8380_0;
    %assign/vec4 v0x5ab890dc9110_0, 0;
    %jmp T_202.10;
T_202.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ab890dc9390_0, 0;
    %jmp T_202.10;
T_202.10 ;
    %pop/vec4 1;
T_202.1 ;
    %jmp T_202;
    .thread T_202;
    .scope S_0x5ab890ce4a70;
T_203 ;
Ewait_0 .event/or E_0x5ab8909246b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5ab890dc92b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_203.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_203.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_203.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_203.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_203.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_203.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_203.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ab890dc8f90_0, 0, 3;
    %jmp T_203.8;
T_203.0 ;
    %load/vec4 v0x5ab890dc91f0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_203.9, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_203.10, 8;
T_203.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_203.10, 8;
 ; End of false expr.
    %blend;
T_203.10;
    %store/vec4 v0x5ab890dc8f90_0, 0, 3;
    %jmp T_203.8;
T_203.1 ;
    %load/vec4 v0x5ab890dc8690_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_203.11, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_203.12, 8;
T_203.11 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_203.12, 8;
 ; End of false expr.
    %blend;
T_203.12;
    %store/vec4 v0x5ab890dc8f90_0, 0, 3;
    %jmp T_203.8;
T_203.2 ;
    %load/vec4 v0x5ab890dc8690_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_203.13, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_203.14, 8;
T_203.13 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_203.14, 8;
 ; End of false expr.
    %blend;
T_203.14;
    %store/vec4 v0x5ab890dc8f90_0, 0, 3;
    %jmp T_203.8;
T_203.3 ;
    %load/vec4 v0x5ab890dc8690_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_203.15, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_203.16, 8;
T_203.15 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_203.16, 8;
 ; End of false expr.
    %blend;
T_203.16;
    %store/vec4 v0x5ab890dc8f90_0, 0, 3;
    %jmp T_203.8;
T_203.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5ab890dc8f90_0, 0, 3;
    %jmp T_203.8;
T_203.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5ab890dc8f90_0, 0, 3;
    %jmp T_203.8;
T_203.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ab890dc8f90_0, 0, 3;
    %jmp T_203.8;
T_203.8 ;
    %pop/vec4 1;
    %jmp T_203;
    .thread T_203, $push;
    .scope S_0x5ab890ce4dc0;
T_204 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab890dca050_0, 0, 1;
T_204.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5ab890dca050_0;
    %inv;
    %store/vec4 v0x5ab890dca050_0, 0, 1;
    %jmp T_204.0;
T_204.1 ;
    %end;
    .thread T_204;
    .scope S_0x5ab890ce4dc0;
T_205 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab890dca270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab890dca3e0_0, 0, 1;
    %vpi_call/w 3 62 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 63 "$display", "Cosine Similarity Algorithm Testbench" {0 0 0};
    %vpi_call/w 3 64 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 65 "$display", "Clock Period: %0d ns", P_0x5ab890d4d8e0 {0 0 0};
    %vpi_call/w 3 67 "$display", "========================================\012" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab890dca270_0, 0, 1;
    %delay 20000, 0;
    %pushi/real 1073741824, 4066; load=1.00000
    %store/real v0x5ab890dc9850_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %store/real v0x5ab890dc9930_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %store/real v0x5ab890dc99f0_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %store/real v0x5ab890dc9ac0_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %store/real v0x5ab890dc9b80_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %store/real v0x5ab890dc9c90_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %store/real v0x5ab890dc9d50_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %store/real v0x5ab890dc9e10_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %store/real v0x5ab890dc9ed0_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %store/real v0x5ab890dc9f90_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %store/real v0x5ab890dca1b0_0;
    %vpi_func 3 89 "$realtobits" 64, v0x5ab890dc9850_0 {0 0 0};
    %pad/u 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ab890dca580, 4, 0;
    %vpi_func 3 90 "$realtobits" 64, v0x5ab890dc9930_0 {0 0 0};
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ab890dca580, 4, 0;
    %vpi_func 3 91 "$realtobits" 64, v0x5ab890dc99f0_0 {0 0 0};
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ab890dca580, 4, 0;
    %vpi_func 3 92 "$realtobits" 64, v0x5ab890dc9ac0_0 {0 0 0};
    %pad/u 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ab890dca580, 4, 0;
    %vpi_func 3 93 "$realtobits" 64, v0x5ab890dc9b80_0 {0 0 0};
    %pad/u 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ab890dca580, 4, 0;
    %vpi_func 3 95 "$realtobits" 64, v0x5ab890dc9c90_0 {0 0 0};
    %pad/u 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ab890dca6b0, 4, 0;
    %vpi_func 3 96 "$realtobits" 64, v0x5ab890dc9d50_0 {0 0 0};
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ab890dca6b0, 4, 0;
    %vpi_func 3 97 "$realtobits" 64, v0x5ab890dc9e10_0 {0 0 0};
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ab890dca6b0, 4, 0;
    %vpi_func 3 98 "$realtobits" 64, v0x5ab890dc9ed0_0 {0 0 0};
    %pad/u 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ab890dca6b0, 4, 0;
    %vpi_func 3 99 "$realtobits" 64, v0x5ab890dc9f90_0 {0 0 0};
    %pad/u 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ab890dca6b0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab890dca3e0_0, 0, 1;
    %wait E_0x5ab8908da090;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab890dca3e0_0, 0, 1;
T_205.0 ;
    %load/vec4 v0x5ab890dca4b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_205.1, 6;
    %wait E_0x5ab8908d9730;
    %jmp T_205.0;
T_205.1 ;
    %delay 10000, 0;
    %vpi_func/r 3 108 "$bitstoreal", v0x5ab890dca310_0 {0 0 0};
    %store/real v0x5ab890dca0f0_0;
    %load/real v0x5ab890dca0f0_0;
    %load/real v0x5ab890dca1b0_0;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.2, 8;
    %vpi_call/w 3 111 "$display", "\012Vector A = [%f, %f, %f, %f, %f]", v0x5ab890dc9850_0, v0x5ab890dc9930_0, v0x5ab890dc99f0_0, v0x5ab890dc9ac0_0, v0x5ab890dc9b80_0 {0 0 0};
    %vpi_call/w 3 112 "$display", "Vector B = [%f, %f, %f, %f, %f]", v0x5ab890dc9c90_0, v0x5ab890dc9d50_0, v0x5ab890dc9e10_0, v0x5ab890dc9ed0_0, v0x5ab890dc9f90_0 {0 0 0};
    %vpi_call/w 3 113 "$display", "PASSED: Computed = %f - Expected = %f\012", v0x5ab890dca0f0_0, v0x5ab890dca1b0_0 {0 0 0};
    %jmp T_205.3;
T_205.2 ;
    %vpi_call/w 3 115 "$display", "\012Vector A = [%f, %f, %f, %f, %f]", v0x5ab890dc9850_0, v0x5ab890dc9930_0, v0x5ab890dc99f0_0, v0x5ab890dc9ac0_0, v0x5ab890dc9b80_0 {0 0 0};
    %vpi_call/w 3 116 "$display", "Vector B = [%f, %f, %f, %f, %f]", v0x5ab890dc9c90_0, v0x5ab890dc9d50_0, v0x5ab890dc9e10_0, v0x5ab890dc9ed0_0, v0x5ab890dc9f90_0 {0 0 0};
    %vpi_call/w 3 117 "$display", "FAILED: Computed = %f - Expected = %f\012", v0x5ab890dca0f0_0, v0x5ab890dca1b0_0 {0 0 0};
T_205.3 ;
    %end;
    .thread T_205;
    .scope S_0x5ab890ce4dc0;
T_206 ;
    %delay 100000000, 0;
    %vpi_call/w 3 125 "$display", "\012*** ERROR: Simulation timeout ***\012" {0 0 0};
    %vpi_call/w 3 126 "$finish" {0 0 0};
    %end;
    .thread T_206;
    .scope S_0x5ab890ce4dc0;
T_207 ;
    %vpi_call/w 3 130 "$dumpfile", "tb_cosine_sim.vcd" {0 0 0};
    %vpi_call/w 3 131 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ab890ce4dc0 {0 0 0};
    %end;
    .thread T_207;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "tb_cosine_sim.sv";
    "cosine_sim.sv";
    "floatingAddition.v";
    "floatingCompare.v";
    "floatingDivision.v";
    "floatingMult.v";
    "floatingSqrt.v";
