<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIMachineFunctionInfo.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIMachineFunctionInfo.cpp.html'>SIMachineFunctionInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- SIMachineFunctionInfo.cpp - SI Machine Function Info ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="AMDGPUArgumentUsageInfo.h.html">"AMDGPUArgumentUsageInfo.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="Utils/AMDGPUBaseInfo.h.html">"Utils/AMDGPUBaseInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/ADT/Optional.h.html">"llvm/ADT/Optional.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/MAX_LANES" data-ref="_M/MAX_LANES">MAX_LANES</dfn> 64</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfoC1ERKNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::SIMachineFunctionInfo' data-ref="_ZN4llvm21SIMachineFunctionInfoC1ERKNS_15MachineFunctionE">SIMachineFunctionInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>)</td></tr>
<tr><th id="30">30</th><td>  : <a class="type" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction" title='llvm::AMDGPUMachineFunction' data-ref="llvm::AMDGPUMachineFunction">AMDGPUMachineFunction</a><a class="ref" href="AMDGPUMachineFunction.h.html#_ZN4llvm21AMDGPUMachineFunctionC1ERKNS_15MachineFunctionE" title='llvm::AMDGPUMachineFunction::AMDGPUMachineFunction' data-ref="_ZN4llvm21AMDGPUMachineFunctionC1ERKNS_15MachineFunctionE">(</a><a class="local col1 ref" href="#1MF" title='MF' data-ref="1MF">MF</a>),</td></tr>
<tr><th id="31">31</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::Mode" title='llvm::SIMachineFunctionInfo::Mode' data-ref="llvm::SIMachineFunctionInfo::Mode">Mode</a><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE" title='llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE">(</a><a class="local col1 ref" href="#1MF" title='MF' data-ref="1MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()),</td></tr>
<tr><th id="32">32</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::PrivateSegmentBuffer" title='llvm::SIMachineFunctionInfo::PrivateSegmentBuffer' data-ref="llvm::SIMachineFunctionInfo::PrivateSegmentBuffer">PrivateSegmentBuffer</a>(<b>false</b>),</td></tr>
<tr><th id="33">33</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::DispatchPtr" title='llvm::SIMachineFunctionInfo::DispatchPtr' data-ref="llvm::SIMachineFunctionInfo::DispatchPtr">DispatchPtr</a>(<b>false</b>),</td></tr>
<tr><th id="34">34</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::QueuePtr" title='llvm::SIMachineFunctionInfo::QueuePtr' data-ref="llvm::SIMachineFunctionInfo::QueuePtr">QueuePtr</a>(<b>false</b>),</td></tr>
<tr><th id="35">35</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::KernargSegmentPtr" title='llvm::SIMachineFunctionInfo::KernargSegmentPtr' data-ref="llvm::SIMachineFunctionInfo::KernargSegmentPtr">KernargSegmentPtr</a>(<b>false</b>),</td></tr>
<tr><th id="36">36</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::DispatchID" title='llvm::SIMachineFunctionInfo::DispatchID' data-ref="llvm::SIMachineFunctionInfo::DispatchID">DispatchID</a>(<b>false</b>),</td></tr>
<tr><th id="37">37</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::FlatScratchInit" title='llvm::SIMachineFunctionInfo::FlatScratchInit' data-ref="llvm::SIMachineFunctionInfo::FlatScratchInit">FlatScratchInit</a>(<b>false</b>),</td></tr>
<tr><th id="38">38</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkGroupIDX" title='llvm::SIMachineFunctionInfo::WorkGroupIDX' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDX">WorkGroupIDX</a>(<b>false</b>),</td></tr>
<tr><th id="39">39</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkGroupIDY" title='llvm::SIMachineFunctionInfo::WorkGroupIDY' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDY">WorkGroupIDY</a>(<b>false</b>),</td></tr>
<tr><th id="40">40</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkGroupIDZ" title='llvm::SIMachineFunctionInfo::WorkGroupIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDZ">WorkGroupIDZ</a>(<b>false</b>),</td></tr>
<tr><th id="41">41</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkGroupInfo" title='llvm::SIMachineFunctionInfo::WorkGroupInfo' data-ref="llvm::SIMachineFunctionInfo::WorkGroupInfo">WorkGroupInfo</a>(<b>false</b>),</td></tr>
<tr><th id="42">42</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset" title='llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</a>(<b>false</b>),</td></tr>
<tr><th id="43">43</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDX" title='llvm::SIMachineFunctionInfo::WorkItemIDX' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDX">WorkItemIDX</a>(<b>false</b>),</td></tr>
<tr><th id="44">44</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDY" title='llvm::SIMachineFunctionInfo::WorkItemIDY' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDY">WorkItemIDY</a>(<b>false</b>),</td></tr>
<tr><th id="45">45</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDZ" title='llvm::SIMachineFunctionInfo::WorkItemIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDZ">WorkItemIDZ</a>(<b>false</b>),</td></tr>
<tr><th id="46">46</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ImplicitBufferPtr" title='llvm::SIMachineFunctionInfo::ImplicitBufferPtr' data-ref="llvm::SIMachineFunctionInfo::ImplicitBufferPtr">ImplicitBufferPtr</a>(<b>false</b>),</td></tr>
<tr><th id="47">47</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ImplicitArgPtr" title='llvm::SIMachineFunctionInfo::ImplicitArgPtr' data-ref="llvm::SIMachineFunctionInfo::ImplicitArgPtr">ImplicitArgPtr</a>(<b>false</b>),</td></tr>
<tr><th id="48">48</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::GITPtrHigh" title='llvm::SIMachineFunctionInfo::GITPtrHigh' data-ref="llvm::SIMachineFunctionInfo::GITPtrHigh">GITPtrHigh</a>(<var>0xffffffff</var>),</td></tr>
<tr><th id="49">49</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress" title='llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress' data-ref="llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress">HighBitsOf32BitAddress</a>(<var>0</var>) {</td></tr>
<tr><th id="50">50</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col2 decl" id="2ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="2ST">ST</dfn> = <a class="local col1 ref" href="#1MF" title='MF' data-ref="1MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="51">51</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col3 decl" id="3F" title='F' data-type='const llvm::Function &amp;' data-ref="3F">F</dfn> = <a class="local col1 ref" href="#1MF" title='MF' data-ref="1MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="52">52</th><td>  FlatWorkGroupSizes = <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.getFlatWorkGroupSizes(F);</td></tr>
<tr><th id="53">53</th><td>  WavesPerEU = <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.getWavesPerEU(F);</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy">Occupancy</a> = <a class="member" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo16getMaxWavesPerEUEv" title='llvm::SIMachineFunctionInfo::getMaxWavesPerEU' data-ref="_ZNK4llvm21SIMachineFunctionInfo16getMaxWavesPerEUEv">getMaxWavesPerEU</a>();</td></tr>
<tr><th id="56">56</th><td>  <a class="member" href="#_ZN4llvm21SIMachineFunctionInfo14limitOccupancyERKNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::limitOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyERKNS_15MachineFunctionE">limitOccupancy</a>(<a class="local col1 ref" href="#1MF" title='MF' data-ref="1MF">MF</a>);</td></tr>
<tr><th id="57">57</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col4 decl" id="4CC" title='CC' data-type='CallingConv::ID' data-ref="4CC">CC</dfn> = <a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <b>if</b> (<a class="local col4 ref" href="#4CC" title='CC' data-ref="4CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_KERNEL" title='llvm::CallingConv::AMDGPU_KERNEL' data-ref="llvm::CallingConv::AMDGPU_KERNEL">AMDGPU_KERNEL</a> || <a class="local col4 ref" href="#4CC" title='CC' data-ref="4CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::SPIR_KERNEL" title='llvm::CallingConv::SPIR_KERNEL' data-ref="llvm::CallingConv::SPIR_KERNEL">SPIR_KERNEL</a>) {</td></tr>
<tr><th id="60">60</th><td>    <b>if</b> (!<a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function9arg_emptyEv" title='llvm::Function::arg_empty' data-ref="_ZNK4llvm8Function9arg_emptyEv">arg_empty</a>())</td></tr>
<tr><th id="61">61</th><td>      <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::KernargSegmentPtr" title='llvm::SIMachineFunctionInfo::KernargSegmentPtr' data-ref="llvm::SIMachineFunctionInfo::KernargSegmentPtr">KernargSegmentPtr</a> = <b>true</b>;</td></tr>
<tr><th id="62">62</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkGroupIDX" title='llvm::SIMachineFunctionInfo::WorkGroupIDX' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDX">WorkGroupIDX</a> = <b>true</b>;</td></tr>
<tr><th id="63">63</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDX" title='llvm::SIMachineFunctionInfo::WorkItemIDX' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDX">WorkItemIDX</a> = <b>true</b>;</td></tr>
<tr><th id="64">64</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#4CC" title='CC' data-ref="4CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS">AMDGPU_PS</a>) {</td></tr>
<tr><th id="65">65</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::PSInputAddr" title='llvm::SIMachineFunctionInfo::PSInputAddr' data-ref="llvm::SIMachineFunctionInfo::PSInputAddr">PSInputAddr</a> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21getInitialPSInputAddrERKNS_8FunctionE" title='llvm::AMDGPU::getInitialPSInputAddr' data-ref="_ZN4llvm6AMDGPU21getInitialPSInputAddrERKNS_8FunctionE">getInitialPSInputAddr</a>(<a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a>);</td></tr>
<tr><th id="66">66</th><td>  }</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <b>if</b> (!<a class="member" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="69">69</th><td>    <i>// Non-entry functions have no special inputs for now, other registers</i></td></tr>
<tr><th id="70">70</th><td><i>    // required for scratch access.</i></td></tr>
<tr><th id="71">71</th><td>    ScratchRSrcReg = AMDGPU::<span class='error' title="no member named &apos;SGPR0_SGPR1_SGPR2_SGPR3&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR0_SGPR1_SGPR2_SGPR3</span>;</td></tr>
<tr><th id="72">72</th><td>    ScratchWaveOffsetReg = AMDGPU::<span class='error' title="no member named &apos;SGPR4&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR4</span>;</td></tr>
<tr><th id="73">73</th><td>    FrameOffsetReg = AMDGPU::<span class='error' title="no member named &apos;SGPR5&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR5</span>;</td></tr>
<tr><th id="74">74</th><td>    StackPtrOffsetReg = AMDGPU::<span class='error' title="no member named &apos;SGPR32&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR32</span>;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>    ArgInfo.PrivateSegmentBuffer =</td></tr>
<tr><th id="77">77</th><td>      ArgDescriptor::createRegister(ScratchRSrcReg);</td></tr>
<tr><th id="78">78</th><td>    ArgInfo.PrivateSegmentWaveByteOffset =</td></tr>
<tr><th id="79">79</th><td>      ArgDescriptor::createRegister(ScratchWaveOffsetReg);</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>    <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-implicitarg-ptr"</q>))</td></tr>
<tr><th id="82">82</th><td>      <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ImplicitArgPtr" title='llvm::SIMachineFunctionInfo::ImplicitArgPtr' data-ref="llvm::SIMachineFunctionInfo::ImplicitArgPtr">ImplicitArgPtr</a> = <b>true</b>;</td></tr>
<tr><th id="83">83</th><td>  } <b>else</b> {</td></tr>
<tr><th id="84">84</th><td>    <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-implicitarg-ptr"</q>)) {</td></tr>
<tr><th id="85">85</th><td>      <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::KernargSegmentPtr" title='llvm::SIMachineFunctionInfo::KernargSegmentPtr' data-ref="llvm::SIMachineFunctionInfo::KernargSegmentPtr">KernargSegmentPtr</a> = <b>true</b>;</td></tr>
<tr><th id="86">86</th><td>      MaxKernArgAlign = std::max(<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.getAlignmentForImplicitArgPtr(),</td></tr>
<tr><th id="87">87</th><td>                                 MaxKernArgAlign);</td></tr>
<tr><th id="88">88</th><td>    }</td></tr>
<tr><th id="89">89</th><td>  }</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-work-group-id-x"</q>))</td></tr>
<tr><th id="92">92</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkGroupIDX" title='llvm::SIMachineFunctionInfo::WorkGroupIDX' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDX">WorkGroupIDX</a> = <b>true</b>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-work-group-id-y"</q>))</td></tr>
<tr><th id="95">95</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkGroupIDY" title='llvm::SIMachineFunctionInfo::WorkGroupIDY' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDY">WorkGroupIDY</a> = <b>true</b>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-work-group-id-z"</q>))</td></tr>
<tr><th id="98">98</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkGroupIDZ" title='llvm::SIMachineFunctionInfo::WorkGroupIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDZ">WorkGroupIDZ</a> = <b>true</b>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-work-item-id-x"</q>))</td></tr>
<tr><th id="101">101</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDX" title='llvm::SIMachineFunctionInfo::WorkItemIDX' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDX">WorkItemIDX</a> = <b>true</b>;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-work-item-id-y"</q>))</td></tr>
<tr><th id="104">104</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDY" title='llvm::SIMachineFunctionInfo::WorkItemIDY' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDY">WorkItemIDY</a> = <b>true</b>;</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-work-item-id-z"</q>))</td></tr>
<tr><th id="107">107</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDZ" title='llvm::SIMachineFunctionInfo::WorkItemIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDZ">WorkItemIDZ</a> = <b>true</b>;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col5 decl" id="5FrameInfo" title='FrameInfo' data-type='const llvm::MachineFrameInfo &amp;' data-ref="5FrameInfo">FrameInfo</dfn> = <a class="local col1 ref" href="#1MF" title='MF' data-ref="1MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="110">110</th><td>  <em>bool</em> <dfn class="local col6 decl" id="6HasStackObjects" title='HasStackObjects' data-type='bool' data-ref="6HasStackObjects">HasStackObjects</dfn> = <a class="local col5 ref" href="#5FrameInfo" title='FrameInfo' data-ref="5FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15hasStackObjectsEv" title='llvm::MachineFrameInfo::hasStackObjects' data-ref="_ZNK4llvm16MachineFrameInfo15hasStackObjectsEv">hasStackObjects</a>();</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <b>if</b> (<a class="member" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="113">113</th><td>    <i>// X, XY, and XYZ are the only supported combinations, so make sure Y is</i></td></tr>
<tr><th id="114">114</th><td><i>    // enabled if Z is.</i></td></tr>
<tr><th id="115">115</th><td>    <b>if</b> (<a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDZ" title='llvm::SIMachineFunctionInfo::WorkItemIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDZ">WorkItemIDZ</a>)</td></tr>
<tr><th id="116">116</th><td>      <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDY" title='llvm::SIMachineFunctionInfo::WorkItemIDY' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDY">WorkItemIDY</a> = <b>true</b>;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset" title='llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</a> = <b>true</b>;</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>    <i>// HS and GS always have the scratch wave offset in SGPR5 on GFX9.</i></td></tr>
<tr><th id="121">121</th><td>    <b>if</b> (ST.getGeneration() &gt;= AMDGPUSubtarget::GFX9 &amp;&amp;</td></tr>
<tr><th id="122">122</th><td>        (CC == CallingConv::AMDGPU_HS || CC == CallingConv::AMDGPU_GS))</td></tr>
<tr><th id="123">123</th><td>      ArgInfo.PrivateSegmentWaveByteOffset =</td></tr>
<tr><th id="124">124</th><td>          ArgDescriptor::createRegister(AMDGPU::<span class='error' title="no member named &apos;SGPR5&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR5</span>);</td></tr>
<tr><th id="125">125</th><td>  }</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <em>bool</em> <dfn class="local col7 decl" id="7isAmdHsaOrMesa" title='isAmdHsaOrMesa' data-type='bool' data-ref="7isAmdHsaOrMesa">isAmdHsaOrMesa</dfn> = <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.isAmdHsaOrMesa(F);</td></tr>
<tr><th id="128">128</th><td>  <b>if</b> (<a class="local col7 ref" href="#7isAmdHsaOrMesa" title='isAmdHsaOrMesa' data-ref="7isAmdHsaOrMesa">isAmdHsaOrMesa</a>) {</td></tr>
<tr><th id="129">129</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::PrivateSegmentBuffer" title='llvm::SIMachineFunctionInfo::PrivateSegmentBuffer' data-ref="llvm::SIMachineFunctionInfo::PrivateSegmentBuffer">PrivateSegmentBuffer</a> = <b>true</b>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>    <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-dispatch-ptr"</q>))</td></tr>
<tr><th id="132">132</th><td>      <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::DispatchPtr" title='llvm::SIMachineFunctionInfo::DispatchPtr' data-ref="llvm::SIMachineFunctionInfo::DispatchPtr">DispatchPtr</a> = <b>true</b>;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>    <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-queue-ptr"</q>))</td></tr>
<tr><th id="135">135</th><td>      <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::QueuePtr" title='llvm::SIMachineFunctionInfo::QueuePtr' data-ref="llvm::SIMachineFunctionInfo::QueuePtr">QueuePtr</a> = <b>true</b>;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>    <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-dispatch-id"</q>))</td></tr>
<tr><th id="138">138</th><td>      <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::DispatchID" title='llvm::SIMachineFunctionInfo::DispatchID' data-ref="llvm::SIMachineFunctionInfo::DispatchID">DispatchID</a> = <b>true</b>;</td></tr>
<tr><th id="139">139</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#2ST" title='ST' data-ref="2ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15isMesaGfxShaderERKNS_8FunctionE" title='llvm::GCNSubtarget::isMesaGfxShader' data-ref="_ZNK4llvm12GCNSubtarget15isMesaGfxShaderERKNS_8FunctionE">isMesaGfxShader</a>(<a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a>)) {</td></tr>
<tr><th id="140">140</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ImplicitBufferPtr" title='llvm::SIMachineFunctionInfo::ImplicitBufferPtr' data-ref="llvm::SIMachineFunctionInfo::ImplicitBufferPtr">ImplicitBufferPtr</a> = <b>true</b>;</td></tr>
<tr><th id="141">141</th><td>  }</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-kernarg-segment-ptr"</q>))</td></tr>
<tr><th id="144">144</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::KernargSegmentPtr" title='llvm::SIMachineFunctionInfo::KernargSegmentPtr' data-ref="llvm::SIMachineFunctionInfo::KernargSegmentPtr">KernargSegmentPtr</a> = <b>true</b>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <b>if</b> (<a class="local col2 ref" href="#2ST" title='ST' data-ref="2ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget19hasFlatAddressSpaceEv" title='llvm::GCNSubtarget::hasFlatAddressSpace' data-ref="_ZNK4llvm12GCNSubtarget19hasFlatAddressSpaceEv">hasFlatAddressSpace</a>() &amp;&amp; <a class="member" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>() &amp;&amp; <a class="local col7 ref" href="#7isAmdHsaOrMesa" title='isAmdHsaOrMesa' data-ref="7isAmdHsaOrMesa">isAmdHsaOrMesa</a>) {</td></tr>
<tr><th id="147">147</th><td>    <i>// TODO: This could be refined a lot. The attribute is a poor way of</i></td></tr>
<tr><th id="148">148</th><td><i>    // detecting calls that may require it before argument lowering.</i></td></tr>
<tr><th id="149">149</th><td>    <b>if</b> (<a class="local col6 ref" href="#6HasStackObjects" title='HasStackObjects' data-ref="6HasStackObjects">HasStackObjects</a> || <a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-flat-scratch"</q>))</td></tr>
<tr><th id="150">150</th><td>      <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::FlatScratchInit" title='llvm::SIMachineFunctionInfo::FlatScratchInit' data-ref="llvm::SIMachineFunctionInfo::FlatScratchInit">FlatScratchInit</a> = <b>true</b>;</td></tr>
<tr><th id="151">151</th><td>  }</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute">Attribute</a> <dfn class="local col8 decl" id="8A" title='A' data-type='llvm::Attribute' data-ref="8A">A</dfn> = <a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-git-ptr-high"</q>);</td></tr>
<tr><th id="154">154</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="9S" title='S' data-type='llvm::StringRef' data-ref="9S">S</dfn> = <a class="local col8 ref" href="#8A" title='A' data-ref="8A">A</a>.<a class="ref" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>();</td></tr>
<tr><th id="155">155</th><td>  <b>if</b> (!<a class="local col9 ref" href="#9S" title='S' data-ref="9S">S</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="156">156</th><td>    <a class="local col9 ref" href="#9S" title='S' data-ref="9S">S</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRef14consumeIntegerEjRT_" title='llvm::StringRef::consumeInteger' data-ref="_ZN4llvm9StringRef14consumeIntegerEjRT_">consumeInteger</a>(<var>0</var>, <span class='refarg'><a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::GITPtrHigh" title='llvm::SIMachineFunctionInfo::GITPtrHigh' data-ref="llvm::SIMachineFunctionInfo::GITPtrHigh">GITPtrHigh</a></span>);</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <a class="local col8 ref" href="#8A" title='A' data-ref="8A">A</a> <a class="ref" href="../../../include/llvm/IR/Attributes.h.html#50" title='llvm::Attribute::operator=' data-ref="_ZN4llvm9AttributeaSEOS0_">=</a> <a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-32bit-address-high-bits"</q>);</td></tr>
<tr><th id="159">159</th><td>  <a class="local col9 ref" href="#9S" title='S' data-ref="9S">S</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="local col8 ref" href="#8A" title='A' data-ref="8A">A</a>.<a class="ref" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>();</td></tr>
<tr><th id="160">160</th><td>  <b>if</b> (!<a class="local col9 ref" href="#9S" title='S' data-ref="9S">S</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="161">161</th><td>    <a class="local col9 ref" href="#9S" title='S' data-ref="9S">S</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRef14consumeIntegerEjRT_" title='llvm::StringRef::consumeInteger' data-ref="_ZN4llvm9StringRef14consumeIntegerEjRT_">consumeInteger</a>(<var>0</var>, <span class='refarg'><a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress" title='llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress' data-ref="llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress">HighBitsOf32BitAddress</a></span>);</td></tr>
<tr><th id="162">162</th><td>}</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><em>void</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyERKNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::limitOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyERKNS_15MachineFunctionE">limitOccupancy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="10MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="10MF">MF</dfn>) {</td></tr>
<tr><th id="165">165</th><td>  <a class="member" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj" title='llvm::SIMachineFunctionInfo::limitOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj">limitOccupancy</a>(<a class="member" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo16getMaxWavesPerEUEv" title='llvm::SIMachineFunctionInfo::getMaxWavesPerEU' data-ref="_ZNK4llvm21SIMachineFunctionInfo16getMaxWavesPerEUEv">getMaxWavesPerEU</a>());</td></tr>
<tr><th id="166">166</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&amp; <dfn class="local col1 decl" id="11ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="11ST">ST</dfn> = <a class="local col0 ref" href="#10MF" title='MF' data-ref="10MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="167">167</th><td>  limitOccupancy(ST.<span class='error' title="no matching member function for call to &apos;getOccupancyWithLocalMemSize&apos;">getOccupancyWithLocalMemSize</span>(getLDSSize(),</td></tr>
<tr><th id="168">168</th><td>                 MF.getFunction()));</td></tr>
<tr><th id="169">169</th><td>}</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><em>unsigned</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addPrivateSegmentBuffer' data-ref="_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE">addPrivateSegmentBuffer</dfn>(</td></tr>
<tr><th id="172">172</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col2 decl" id="12TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="12TRI">TRI</dfn>) {</td></tr>
<tr><th id="173">173</th><td>  ArgInfo.PrivateSegmentBuffer =</td></tr>
<tr><th id="174">174</th><td>    ArgDescriptor::createRegister(TRI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getMatchingSuperReg</span>(</td></tr>
<tr><th id="175">175</th><td>    getNextUserSGPR(), AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_128RegClass</span>));</td></tr>
<tr><th id="176">176</th><td>  <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs">NumUserSGPRs</a> += <var>4</var>;</td></tr>
<tr><th id="177">177</th><td>  <b>return</b> <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PrivateSegmentBuffer" title='llvm::AMDGPUFunctionArgInfo::PrivateSegmentBuffer' data-ref="llvm::AMDGPUFunctionArgInfo::PrivateSegmentBuffer">PrivateSegmentBuffer</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="178">178</th><td>}</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><em>unsigned</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addDispatchPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE">addDispatchPtr</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col3 decl" id="13TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="13TRI">TRI</dfn>) {</td></tr>
<tr><th id="181">181</th><td>  ArgInfo.DispatchPtr = ArgDescriptor::createRegister(TRI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getMatchingSuperReg</span>(</td></tr>
<tr><th id="182">182</th><td>    getNextUserSGPR(), AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>));</td></tr>
<tr><th id="183">183</th><td>  <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs">NumUserSGPRs</a> += <var>2</var>;</td></tr>
<tr><th id="184">184</th><td>  <b>return</b> <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::DispatchPtr" title='llvm::AMDGPUFunctionArgInfo::DispatchPtr' data-ref="llvm::AMDGPUFunctionArgInfo::DispatchPtr">DispatchPtr</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="185">185</th><td>}</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><em>unsigned</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addQueuePtr' data-ref="_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE">addQueuePtr</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col4 decl" id="14TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="14TRI">TRI</dfn>) {</td></tr>
<tr><th id="188">188</th><td>  ArgInfo.QueuePtr = ArgDescriptor::createRegister(TRI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getMatchingSuperReg</span>(</td></tr>
<tr><th id="189">189</th><td>    getNextUserSGPR(), AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>));</td></tr>
<tr><th id="190">190</th><td>  <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs">NumUserSGPRs</a> += <var>2</var>;</td></tr>
<tr><th id="191">191</th><td>  <b>return</b> <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::QueuePtr" title='llvm::AMDGPUFunctionArgInfo::QueuePtr' data-ref="llvm::AMDGPUFunctionArgInfo::QueuePtr">QueuePtr</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="192">192</th><td>}</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><em>unsigned</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addKernargSegmentPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE">addKernargSegmentPtr</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col5 decl" id="15TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="15TRI">TRI</dfn>) {</td></tr>
<tr><th id="195">195</th><td>  ArgInfo.KernargSegmentPtr</td></tr>
<tr><th id="196">196</th><td>    = ArgDescriptor::createRegister(TRI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getMatchingSuperReg</span>(</td></tr>
<tr><th id="197">197</th><td>    getNextUserSGPR(), AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>));</td></tr>
<tr><th id="198">198</th><td>  <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs">NumUserSGPRs</a> += <var>2</var>;</td></tr>
<tr><th id="199">199</th><td>  <b>return</b> <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::KernargSegmentPtr" title='llvm::AMDGPUFunctionArgInfo::KernargSegmentPtr' data-ref="llvm::AMDGPUFunctionArgInfo::KernargSegmentPtr">KernargSegmentPtr</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="200">200</th><td>}</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><em>unsigned</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addDispatchID' data-ref="_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE">addDispatchID</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col6 decl" id="16TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="16TRI">TRI</dfn>) {</td></tr>
<tr><th id="203">203</th><td>  ArgInfo.DispatchID = ArgDescriptor::createRegister(TRI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getMatchingSuperReg</span>(</td></tr>
<tr><th id="204">204</th><td>    getNextUserSGPR(), AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>));</td></tr>
<tr><th id="205">205</th><td>  <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs">NumUserSGPRs</a> += <var>2</var>;</td></tr>
<tr><th id="206">206</th><td>  <b>return</b> <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::DispatchID" title='llvm::AMDGPUFunctionArgInfo::DispatchID' data-ref="llvm::AMDGPUFunctionArgInfo::DispatchID">DispatchID</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="207">207</th><td>}</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><em>unsigned</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addFlatScratchInit' data-ref="_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE">addFlatScratchInit</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col7 decl" id="17TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="17TRI">TRI</dfn>) {</td></tr>
<tr><th id="210">210</th><td>  ArgInfo.FlatScratchInit = ArgDescriptor::createRegister(TRI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getMatchingSuperReg</span>(</td></tr>
<tr><th id="211">211</th><td>    getNextUserSGPR(), AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>));</td></tr>
<tr><th id="212">212</th><td>  <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs">NumUserSGPRs</a> += <var>2</var>;</td></tr>
<tr><th id="213">213</th><td>  <b>return</b> <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::FlatScratchInit" title='llvm::AMDGPUFunctionArgInfo::FlatScratchInit' data-ref="llvm::AMDGPUFunctionArgInfo::FlatScratchInit">FlatScratchInit</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="214">214</th><td>}</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><em>unsigned</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addImplicitBufferPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE">addImplicitBufferPtr</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col8 decl" id="18TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="18TRI">TRI</dfn>) {</td></tr>
<tr><th id="217">217</th><td>  ArgInfo.ImplicitBufferPtr = ArgDescriptor::createRegister(TRI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getMatchingSuperReg</span>(</td></tr>
<tr><th id="218">218</th><td>    getNextUserSGPR(), AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>));</td></tr>
<tr><th id="219">219</th><td>  <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs">NumUserSGPRs</a> += <var>2</var>;</td></tr>
<tr><th id="220">220</th><td>  <b>return</b> <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr" title='llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr' data-ref="llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr">ImplicitBufferPtr</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="221">221</th><td>}</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16isCalleeSavedRegPKtt" title='isCalleeSavedReg' data-type='bool isCalleeSavedReg(const MCPhysReg * CSRegs, MCPhysReg Reg)' data-ref="_ZL16isCalleeSavedRegPKtt">isCalleeSavedReg</dfn>(<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col9 decl" id="19CSRegs" title='CSRegs' data-type='const MCPhysReg *' data-ref="19CSRegs">CSRegs</dfn>, <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="20Reg" title='Reg' data-type='MCPhysReg' data-ref="20Reg">Reg</dfn>) {</td></tr>
<tr><th id="224">224</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="21I" title='I' data-type='unsigned int' data-ref="21I">I</dfn> = <var>0</var>; <a class="local col9 ref" href="#19CSRegs" title='CSRegs' data-ref="19CSRegs">CSRegs</a>[<a class="local col1 ref" href="#21I" title='I' data-ref="21I">I</a>]; ++<a class="local col1 ref" href="#21I" title='I' data-ref="21I">I</a>) {</td></tr>
<tr><th id="225">225</th><td>    <b>if</b> (<a class="local col9 ref" href="#19CSRegs" title='CSRegs' data-ref="19CSRegs">CSRegs</a>[<a class="local col1 ref" href="#21I" title='I' data-ref="21I">I</a>] == <a class="local col0 ref" href="#20Reg" title='Reg' data-ref="20Reg">Reg</a>)</td></tr>
<tr><th id="226">226</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="227">227</th><td>  }</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="230">230</th><td>}</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><i class="doc">/// Reserve a slice of a VGPR to support spilling for FrameIndex<span class="command"> \p</span> <span class="arg">FI.</span></i></td></tr>
<tr><th id="233">233</th><td><em>bool</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi" title='llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR' data-ref="_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi">allocateSGPRSpillToVGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="22MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="22MF">MF</dfn>,</td></tr>
<tr><th id="234">234</th><td>                                                    <em>int</em> <dfn class="local col3 decl" id="23FI" title='FI' data-type='int' data-ref="23FI">FI</dfn>) {</td></tr>
<tr><th id="235">235</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg">SpilledReg</a>&gt; &amp;<dfn class="local col4 decl" id="24SpillLanes" title='SpillLanes' data-type='std::vector&lt;SpilledReg&gt; &amp;' data-ref="24SpillLanes">SpillLanes</dfn> = <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRToVGPRSpills" title='llvm::SIMachineFunctionInfo::SGPRToVGPRSpills' data-ref="llvm::SIMachineFunctionInfo::SGPRToVGPRSpills">SGPRToVGPRSpills</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#23FI" title='FI' data-ref="23FI">FI</a>]</a>;</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <i>// This has already been allocated.</i></td></tr>
<tr><th id="238">238</th><td>  <b>if</b> (!<a class="local col4 ref" href="#24SpillLanes" title='SpillLanes' data-ref="24SpillLanes">SpillLanes</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="239">239</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col5 decl" id="25ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="25ST">ST</dfn> = <a class="local col2 ref" href="#22MF" title='MF' data-ref="22MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="242">242</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col6 decl" id="26TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="26TRI">TRI</dfn> = <a class="local col5 ref" href="#25ST" title='ST' data-ref="25ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="243">243</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col7 decl" id="27FrameInfo" title='FrameInfo' data-type='llvm::MachineFrameInfo &amp;' data-ref="27FrameInfo">FrameInfo</dfn> = <a class="local col2 ref" href="#22MF" title='MF' data-ref="22MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="244">244</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="28MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="28MRI">MRI</dfn> = <a class="local col2 ref" href="#22MF" title='MF' data-ref="22MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="245">245</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="29WaveSize" title='WaveSize' data-type='unsigned int' data-ref="29WaveSize">WaveSize</dfn> = <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.getWavefrontSize();</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="30Size" title='Size' data-type='unsigned int' data-ref="30Size">Size</dfn> = <a class="local col7 ref" href="#27FrameInfo" title='FrameInfo' data-ref="27FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col3 ref" href="#23FI" title='FI' data-ref="23FI">FI</a>);</td></tr>
<tr><th id="248">248</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Size &gt;= 4 &amp;&amp; Size &lt;= 64 &amp;&amp; &quot;invalid sgpr spill size&quot;) ? void (0) : __assert_fail (&quot;Size &gt;= 4 &amp;&amp; Size &lt;= 64 &amp;&amp; \&quot;invalid sgpr spill size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp&quot;, 248, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#30Size" title='Size' data-ref="30Size">Size</a> &gt;= <var>4</var> &amp;&amp; <a class="local col0 ref" href="#30Size" title='Size' data-ref="30Size">Size</a> &lt;= <var>64</var> &amp;&amp; <q>"invalid sgpr spill size"</q>);</td></tr>
<tr><th id="249">249</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TRI-&gt;spillSGPRToVGPR() &amp;&amp; &quot;not spilling SGPRs to VGPRs&quot;) ? void (0) : __assert_fail (&quot;TRI-&gt;spillSGPRToVGPR() &amp;&amp; \&quot;not spilling SGPRs to VGPRs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp&quot;, 249, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#26TRI" title='TRI' data-ref="26TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15spillSGPRToVGPREv" title='llvm::SIRegisterInfo::spillSGPRToVGPR' data-ref="_ZNK4llvm14SIRegisterInfo15spillSGPRToVGPREv">spillSGPRToVGPR</a>() &amp;&amp; <q>"not spilling SGPRs to VGPRs"</q>);</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <em>int</em> <dfn class="local col1 decl" id="31NumLanes" title='NumLanes' data-type='int' data-ref="31NumLanes">NumLanes</dfn> = <a class="local col0 ref" href="#30Size" title='Size' data-ref="30Size">Size</a> / <var>4</var>;</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col2 decl" id="32CSRegs" title='CSRegs' data-type='const MCPhysReg *' data-ref="32CSRegs">CSRegs</dfn> = <a class="local col6 ref" href="#26TRI" title='TRI' data-ref="26TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</a>(&amp;<a class="local col2 ref" href="#22MF" title='MF' data-ref="22MF">MF</a>);</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <i>// Make sure to handle the case where a wide SGPR spill may span between two</i></td></tr>
<tr><th id="256">256</th><td><i>  // VGPRs.</i></td></tr>
<tr><th id="257">257</th><td>  <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="33I" title='I' data-type='int' data-ref="33I">I</dfn> = <var>0</var>; <a class="local col3 ref" href="#33I" title='I' data-ref="33I">I</a> &lt; <a class="local col1 ref" href="#31NumLanes" title='NumLanes' data-ref="31NumLanes">NumLanes</a>; ++<a class="local col3 ref" href="#33I" title='I' data-ref="33I">I</a>, ++<a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumVGPRSpillLanes" title='llvm::SIMachineFunctionInfo::NumVGPRSpillLanes' data-ref="llvm::SIMachineFunctionInfo::NumVGPRSpillLanes">NumVGPRSpillLanes</a>) {</td></tr>
<tr><th id="258">258</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="34LaneVGPR" title='LaneVGPR' data-type='unsigned int' data-ref="34LaneVGPR">LaneVGPR</dfn>;</td></tr>
<tr><th id="259">259</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="35VGPRIndex" title='VGPRIndex' data-type='unsigned int' data-ref="35VGPRIndex">VGPRIndex</dfn> = (<a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumVGPRSpillLanes" title='llvm::SIMachineFunctionInfo::NumVGPRSpillLanes' data-ref="llvm::SIMachineFunctionInfo::NumVGPRSpillLanes">NumVGPRSpillLanes</a> % <a class="local col9 ref" href="#29WaveSize" title='WaveSize' data-ref="29WaveSize">WaveSize</a>);</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>    <b>if</b> (<a class="local col5 ref" href="#35VGPRIndex" title='VGPRIndex' data-ref="35VGPRIndex">VGPRIndex</a> == <var>0</var>) {</td></tr>
<tr><th id="262">262</th><td>      LaneVGPR = TRI-&gt;findUnusedRegister(MRI, &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>, MF);</td></tr>
<tr><th id="263">263</th><td>      <b>if</b> (<a class="local col4 ref" href="#34LaneVGPR" title='LaneVGPR' data-ref="34LaneVGPR">LaneVGPR</a> == <span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;R600TargetLowering::C_Register&apos;?"><a class="type" href="R600ISelLowering.h.html#llvm::R600TargetLowering" title='llvm::R600TargetLowering' data-ref="llvm::R600TargetLowering">AMDGPU</a></span>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::ConstraintType::C_Register" title='llvm::TargetLowering::ConstraintType::C_Register' data-ref="llvm::TargetLowering::ConstraintType::C_Register">NoRegister</a>) {</td></tr>
<tr><th id="264">264</th><td>        <i>// We have no VGPRs left for spilling SGPRs. Reset because we will not</i></td></tr>
<tr><th id="265">265</th><td><i>        // partially spill the SGPR to VGPRs.</i></td></tr>
<tr><th id="266">266</th><td>        <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRToVGPRSpills" title='llvm::SIMachineFunctionInfo::SGPRToVGPRSpills' data-ref="llvm::SIMachineFunctionInfo::SGPRToVGPRSpills">SGPRToVGPRSpills</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="local col3 ref" href="#23FI" title='FI' data-ref="23FI">FI</a>);</td></tr>
<tr><th id="267">267</th><td>        <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumVGPRSpillLanes" title='llvm::SIMachineFunctionInfo::NumVGPRSpillLanes' data-ref="llvm::SIMachineFunctionInfo::NumVGPRSpillLanes">NumVGPRSpillLanes</a> -= <a class="local col3 ref" href="#33I" title='I' data-ref="33I">I</a>;</td></tr>
<tr><th id="268">268</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="269">269</th><td>      }</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>      <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>int</em>&gt; <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev"></a><dfn class="local col6 decl" id="36CSRSpillFI" title='CSRSpillFI' data-type='Optional&lt;int&gt;' data-ref="36CSRSpillFI">CSRSpillFI</dfn>;</td></tr>
<tr><th id="272">272</th><td>      <b>if</b> ((<a class="local col7 ref" href="#27FrameInfo" title='FrameInfo' data-ref="27FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo8hasCallsEv" title='llvm::MachineFrameInfo::hasCalls' data-ref="_ZNK4llvm16MachineFrameInfo8hasCallsEv">hasCalls</a>() || !<a class="member" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) &amp;&amp; <a class="local col2 ref" href="#32CSRegs" title='CSRegs' data-ref="32CSRegs">CSRegs</a> &amp;&amp;</td></tr>
<tr><th id="273">273</th><td>          <a class="tu ref" href="#_ZL16isCalleeSavedRegPKtt" title='isCalleeSavedReg' data-use='c' data-ref="_ZL16isCalleeSavedRegPKtt">isCalleeSavedReg</a>(<a class="local col2 ref" href="#32CSRegs" title='CSRegs' data-ref="32CSRegs">CSRegs</a>, <a class="local col4 ref" href="#34LaneVGPR" title='LaneVGPR' data-ref="34LaneVGPR">LaneVGPR</a>)) {</td></tr>
<tr><th id="274">274</th><td>        <a class="local col6 ref" href="#36CSRSpillFI" title='CSRSpillFI' data-ref="36CSRSpillFI">CSRSpillFI</a> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_">=</a> <a class="local col7 ref" href="#27FrameInfo" title='FrameInfo' data-ref="27FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo22CreateSpillStackObjectEmj" title='llvm::MachineFrameInfo::CreateSpillStackObject' data-ref="_ZN4llvm16MachineFrameInfo22CreateSpillStackObjectEmj">CreateSpillStackObject</a>(<var>4</var>, <var>4</var>);</td></tr>
<tr><th id="275">275</th><td>      }</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>      <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpillVGPRs" title='llvm::SIMachineFunctionInfo::SpillVGPRs' data-ref="llvm::SIMachineFunctionInfo::SpillVGPRs">SpillVGPRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR">SGPRSpillVGPRCSR</a><a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo16SGPRSpillVGPRCSRC1EjNS_8OptionalIiEE" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::SGPRSpillVGPRCSR' data-ref="_ZN4llvm21SIMachineFunctionInfo16SGPRSpillVGPRCSRC1EjNS_8OptionalIiEE">(</a><a class="local col4 ref" href="#34LaneVGPR" title='LaneVGPR' data-ref="34LaneVGPR">LaneVGPR</a>, <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col6 ref" href="#36CSRSpillFI" title='CSRSpillFI' data-ref="36CSRSpillFI">CSRSpillFI</a>));</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>      <i>// Add this register as live-in to all blocks to avoid machine verifer</i></td></tr>
<tr><th id="280">280</th><td><i>      // complaining about use of an undefined physical register.</i></td></tr>
<tr><th id="281">281</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="37BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="37BB">BB</dfn> : <a class="local col2 ref" href="#22MF" title='MF' data-ref="22MF">MF</a>)</td></tr>
<tr><th id="282">282</th><td>        <a class="local col7 ref" href="#37BB" title='BB' data-ref="37BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col4 ref" href="#34LaneVGPR" title='LaneVGPR' data-ref="34LaneVGPR">LaneVGPR</a>);</td></tr>
<tr><th id="283">283</th><td>    } <b>else</b> {</td></tr>
<tr><th id="284">284</th><td>      <a class="local col4 ref" href="#34LaneVGPR" title='LaneVGPR' data-ref="34LaneVGPR">LaneVGPR</a> = <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpillVGPRs" title='llvm::SIMachineFunctionInfo::SpillVGPRs' data-ref="llvm::SIMachineFunctionInfo::SpillVGPRs">SpillVGPRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>().<a class="ref" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR">VGPR</a>;</td></tr>
<tr><th id="285">285</th><td>    }</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>    <a class="local col4 ref" href="#24SpillLanes" title='SpillLanes' data-ref="24SpillLanes">SpillLanes</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg">SpilledReg</a><a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1Eji" title='llvm::SIMachineFunctionInfo::SpilledReg::SpilledReg' data-ref="_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1Eji">(</a><a class="local col4 ref" href="#34LaneVGPR" title='LaneVGPR' data-ref="34LaneVGPR">LaneVGPR</a>, <a class="local col5 ref" href="#35VGPRIndex" title='VGPRIndex' data-ref="35VGPRIndex">VGPRIndex</a>));</td></tr>
<tr><th id="288">288</th><td>  }</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="291">291</th><td>}</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><em>void</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo28removeSGPRToVGPRFrameIndicesERNS_16MachineFrameInfoE" title='llvm::SIMachineFunctionInfo::removeSGPRToVGPRFrameIndices' data-ref="_ZN4llvm21SIMachineFunctionInfo28removeSGPRToVGPRFrameIndicesERNS_16MachineFrameInfoE">removeSGPRToVGPRFrameIndices</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col8 decl" id="38MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="38MFI">MFI</dfn>) {</td></tr>
<tr><th id="294">294</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="39R" title='R' data-type='llvm::detail::DenseMapPair&lt;int, std::vector&lt;llvm::SIMachineFunctionInfo::SpilledReg, std::allocator&lt;llvm::SIMachineFunctionInfo::SpilledReg&gt; &gt; &gt; &amp;' data-ref="39R">R</dfn> : <a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRToVGPRSpills" title='llvm::SIMachineFunctionInfo::SGPRToVGPRSpills' data-ref="llvm::SIMachineFunctionInfo::SGPRToVGPRSpills">SGPRToVGPRSpills</a>)</td></tr>
<tr><th id="295">295</th><td>    <a class="local col8 ref" href="#38MFI" title='MFI' data-ref="38MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17RemoveStackObjectEi" title='llvm::MachineFrameInfo::RemoveStackObject' data-ref="_ZN4llvm16MachineFrameInfo17RemoveStackObjectEi">RemoveStackObject</a>(<a class="local col9 ref" href="#39R" title='R' data-ref="39R">R</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, std::vector&lt;llvm::SIMachineFunctionInfo::SpilledReg, std::allocator&lt;llvm::SIMachineFunctionInfo::SpilledReg&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="296">296</th><td>  <i>// All other SPGRs must be allocated on the default stack, so reset</i></td></tr>
<tr><th id="297">297</th><td><i>  // the stack ID.</i></td></tr>
<tr><th id="298">298</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="40i" title='i' data-type='unsigned int' data-ref="40i">i</dfn> = <a class="local col8 ref" href="#38MFI" title='MFI' data-ref="38MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getObjectIndexBeginEv" title='llvm::MachineFrameInfo::getObjectIndexBegin' data-ref="_ZNK4llvm16MachineFrameInfo19getObjectIndexBeginEv">getObjectIndexBegin</a>(), <dfn class="local col1 decl" id="41e" title='e' data-type='unsigned int' data-ref="41e">e</dfn> = <a class="local col8 ref" href="#38MFI" title='MFI' data-ref="38MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo17getObjectIndexEndEv" title='llvm::MachineFrameInfo::getObjectIndexEnd' data-ref="_ZNK4llvm16MachineFrameInfo17getObjectIndexEndEv">getObjectIndexEnd</a>();</td></tr>
<tr><th id="299">299</th><td>       <a class="local col0 ref" href="#40i" title='i' data-ref="40i">i</a> != <a class="local col1 ref" href="#41e" title='e' data-ref="41e">e</a>; ++<a class="local col0 ref" href="#40i" title='i' data-ref="40i">i</a>)</td></tr>
<tr><th id="300">300</th><td>    <a class="local col8 ref" href="#38MFI" title='MFI' data-ref="38MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo10setStackIDEih" title='llvm::MachineFrameInfo::setStackID' data-ref="_ZN4llvm16MachineFrameInfo10setStackIDEih">setStackID</a>(<a class="local col0 ref" href="#40i" title='i' data-ref="40i">i</a>, <var>0</var>);</td></tr>
<tr><th id="301">301</th><td>}</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><i class="doc">/// <span class="command">\returns</span> VGPR used for<span class="command"> \p</span> <span class="arg">Dim'</span> work item ID.</i></td></tr>
<tr><th id="305">305</th><td><em>unsigned</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo17getWorkItemIDVGPREj" title='llvm::SIMachineFunctionInfo::getWorkItemIDVGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getWorkItemIDVGPREj">getWorkItemIDVGPR</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="42Dim" title='Dim' data-type='unsigned int' data-ref="42Dim">Dim</dfn>) <em>const</em> {</td></tr>
<tr><th id="306">306</th><td>  <b>switch</b> (<a class="local col2 ref" href="#42Dim" title='Dim' data-ref="42Dim">Dim</a>) {</td></tr>
<tr><th id="307">307</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="308">308</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (hasWorkItemIDX()) ? void (0) : __assert_fail (&quot;hasWorkItemIDX()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp&quot;, 308, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDXEv" title='llvm::SIMachineFunctionInfo::hasWorkItemIDX' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDXEv">hasWorkItemIDX</a>());</td></tr>
<tr><th id="309">309</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;VGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0</span>;</td></tr>
<tr><th id="310">310</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="311">311</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (hasWorkItemIDY()) ? void (0) : __assert_fail (&quot;hasWorkItemIDY()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp&quot;, 311, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDYEv" title='llvm::SIMachineFunctionInfo::hasWorkItemIDY' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDYEv">hasWorkItemIDY</a>());</td></tr>
<tr><th id="312">312</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;VGPR1&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR1</span>;</td></tr>
<tr><th id="313">313</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="314">314</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (hasWorkItemIDZ()) ? void (0) : __assert_fail (&quot;hasWorkItemIDZ()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp&quot;, 314, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDZEv" title='llvm::SIMachineFunctionInfo::hasWorkItemIDZ' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDZEv">hasWorkItemIDZ</a>());</td></tr>
<tr><th id="315">315</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;VGPR2&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR2</span>;</td></tr>
<tr><th id="316">316</th><td>  }</td></tr>
<tr><th id="317">317</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unexpected dimension&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp&quot;, 317)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected dimension"</q>);</td></tr>
<tr><th id="318">318</th><td>}</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" title='llvm::SIMachineFunctionInfo::getNextUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv">getNextUserSGPR</dfn>() <em>const</em> {</td></tr>
<tr><th id="321">321</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumSystemSGPRs == 0 &amp;&amp; &quot;System SGPRs must be added after user SGPRs&quot;) ? void (0) : __assert_fail (&quot;NumSystemSGPRs == 0 &amp;&amp; \&quot;System SGPRs must be added after user SGPRs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp&quot;, 321, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumSystemSGPRs" title='llvm::SIMachineFunctionInfo::NumSystemSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSystemSGPRs">NumSystemSGPRs</a> == <var>0</var> &amp;&amp; <q>"System SGPRs must be added after user SGPRs"</q>);</td></tr>
<tr><th id="322">322</th><td>  <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR0</span> + NumUserSGPRs;</td></tr>
<tr><th id="323">323</th><td>}</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" title='llvm::SIMachineFunctionInfo::getNextSystemSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv">getNextSystemSGPR</dfn>() <em>const</em> {</td></tr>
<tr><th id="326">326</th><td>  <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR0</span> + NumUserSGPRs + NumSystemSGPRs;</td></tr>
<tr><th id="327">327</th><td>}</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><em>static</em> <span class="namespace">yaml::</span><a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue">StringValue</a> <dfn class="tu decl def" id="_ZL11regToStringjRKN4llvm18TargetRegisterInfoE" title='regToString' data-type='yaml::StringValue regToString(unsigned int Reg, const llvm::TargetRegisterInfo &amp; TRI)' data-ref="_ZL11regToStringjRKN4llvm18TargetRegisterInfoE">regToString</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="43Reg" title='Reg' data-type='unsigned int' data-ref="43Reg">Reg</dfn>,</td></tr>
<tr><th id="330">330</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col4 decl" id="44TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="44TRI">TRI</dfn>) {</td></tr>
<tr><th id="331">331</th><td>  <span class="namespace">yaml::</span><a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue">StringValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#_ZN4llvm4yaml11StringValueC1Ev" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1Ev"></a><dfn class="local col5 decl" id="45Dest" title='Dest' data-type='yaml::StringValue' data-ref="45Dest">Dest</dfn>;</td></tr>
<tr><th id="332">332</th><td>  {</td></tr>
<tr><th id="333">333</th><td>    <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a> <dfn class="local col6 decl" id="46OS" title='OS' data-type='llvm::raw_string_ostream' data-ref="46OS">OS</dfn><a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col5 ref" href="#45Dest" title='Dest' data-ref="45Dest">Dest</a>.<a class="ref" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue::Value" title='llvm::yaml::StringValue::Value' data-ref="llvm::yaml::StringValue::Value">Value</a>);</td></tr>
<tr><th id="334">334</th><td>    <a class="local col6 ref" href="#46OS" title='OS' data-ref="46OS">OS</a> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col3 ref" href="#43Reg" title='Reg' data-ref="43Reg">Reg</a>, &amp;<a class="local col4 ref" href="#44TRI" title='TRI' data-ref="44TRI">TRI</a>);</td></tr>
<tr><th id="335">335</th><td>  }</td></tr>
<tr><th id="336">336</th><td>  <b>return</b> <a class="local col5 ref" href="#45Dest" title='Dest' data-ref="45Dest">Dest</a>;</td></tr>
<tr><th id="337">337</th><td>}</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><span class="namespace">yaml::</span><a class="type" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def" id="_ZN4llvm4yaml21SIMachineFunctionInfoC1ERKNS_21SIMachineFunctionInfoERKNS_18TargetRegisterInfoE" title='llvm::yaml::SIMachineFunctionInfo::SIMachineFunctionInfo' data-ref="_ZN4llvm4yaml21SIMachineFunctionInfoC1ERKNS_21SIMachineFunctionInfoERKNS_18TargetRegisterInfoE">SIMachineFunctionInfo</dfn>(</td></tr>
<tr><th id="340">340</th><td>  <em>const</em> <span class="namespace">llvm::</span><a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&amp; <dfn class="local col7 decl" id="47MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo &amp;' data-ref="47MFI">MFI</dfn>,</td></tr>
<tr><th id="341">341</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col8 decl" id="48TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="48TRI">TRI</dfn>)</td></tr>
<tr><th id="342">342</th><td>  : <a class="member" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize" title='llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize' data-ref="llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize">ExplicitKernArgSize</a>(<a class="local col7 ref" href="#47MFI" title='MFI' data-ref="47MFI">MFI</a>.<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction22getExplicitKernArgSizeEv" title='llvm::AMDGPUMachineFunction::getExplicitKernArgSize' data-ref="_ZNK4llvm21AMDGPUMachineFunction22getExplicitKernArgSizeEv">getExplicitKernArgSize</a>()),</td></tr>
<tr><th id="343">343</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign" title='llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign' data-ref="llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign">MaxKernArgAlign</a>(<a class="local col7 ref" href="#47MFI" title='MFI' data-ref="47MFI">MFI</a>.<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction18getMaxKernArgAlignEv" title='llvm::AMDGPUMachineFunction::getMaxKernArgAlign' data-ref="_ZNK4llvm21AMDGPUMachineFunction18getMaxKernArgAlignEv">getMaxKernArgAlign</a>()),</td></tr>
<tr><th id="344">344</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::LDSSize" title='llvm::yaml::SIMachineFunctionInfo::LDSSize' data-ref="llvm::yaml::SIMachineFunctionInfo::LDSSize">LDSSize</a>(<a class="local col7 ref" href="#47MFI" title='MFI' data-ref="47MFI">MFI</a>.<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv" title='llvm::AMDGPUMachineFunction::getLDSSize' data-ref="_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv">getLDSSize</a>()),</td></tr>
<tr><th id="345">345</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::IsEntryFunction" title='llvm::yaml::SIMachineFunctionInfo::IsEntryFunction' data-ref="llvm::yaml::SIMachineFunctionInfo::IsEntryFunction">IsEntryFunction</a>(<a class="local col7 ref" href="#47MFI" title='MFI' data-ref="47MFI">MFI</a>.<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()),</td></tr>
<tr><th id="346">346</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath" title='llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath' data-ref="llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath">NoSignedZerosFPMath</a>(<a class="local col7 ref" href="#47MFI" title='MFI' data-ref="47MFI">MFI</a>.<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction22hasNoSignedZerosFPMathEv" title='llvm::AMDGPUMachineFunction::hasNoSignedZerosFPMath' data-ref="_ZNK4llvm21AMDGPUMachineFunction22hasNoSignedZerosFPMathEv">hasNoSignedZerosFPMath</a>()),</td></tr>
<tr><th id="347">347</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::MemoryBound" title='llvm::yaml::SIMachineFunctionInfo::MemoryBound' data-ref="llvm::yaml::SIMachineFunctionInfo::MemoryBound">MemoryBound</a>(<a class="local col7 ref" href="#47MFI" title='MFI' data-ref="47MFI">MFI</a>.<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction13isMemoryBoundEv" title='llvm::AMDGPUMachineFunction::isMemoryBound' data-ref="_ZNK4llvm21AMDGPUMachineFunction13isMemoryBoundEv">isMemoryBound</a>()),</td></tr>
<tr><th id="348">348</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::WaveLimiter" title='llvm::yaml::SIMachineFunctionInfo::WaveLimiter' data-ref="llvm::yaml::SIMachineFunctionInfo::WaveLimiter">WaveLimiter</a>(<a class="local col7 ref" href="#47MFI" title='MFI' data-ref="47MFI">MFI</a>.<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction16needsWaveLimiterEv" title='llvm::AMDGPUMachineFunction::needsWaveLimiter' data-ref="_ZNK4llvm21AMDGPUMachineFunction16needsWaveLimiterEv">needsWaveLimiter</a>()),</td></tr>
<tr><th id="349">349</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg" title='llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg' data-ref="llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg">ScratchRSrcReg</a><a class="ref" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#33" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EOS1_">(</a><a class="tu ref" href="#_ZL11regToStringjRKN4llvm18TargetRegisterInfoE" title='regToString' data-use='c' data-ref="_ZL11regToStringjRKN4llvm18TargetRegisterInfoE">regToString</a>(<a class="local col7 ref" href="#47MFI" title='MFI' data-ref="47MFI">MFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>(), <a class="local col8 ref" href="#48TRI" title='TRI' data-ref="48TRI">TRI</a>)),</td></tr>
<tr><th id="350">350</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::ScratchWaveOffsetReg" title='llvm::yaml::SIMachineFunctionInfo::ScratchWaveOffsetReg' data-ref="llvm::yaml::SIMachineFunctionInfo::ScratchWaveOffsetReg">ScratchWaveOffsetReg</a><a class="ref" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#33" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EOS1_">(</a><a class="tu ref" href="#_ZL11regToStringjRKN4llvm18TargetRegisterInfoE" title='regToString' data-use='c' data-ref="_ZL11regToStringjRKN4llvm18TargetRegisterInfoE">regToString</a>(<a class="local col7 ref" href="#47MFI" title='MFI' data-ref="47MFI">MFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo23getScratchWaveOffsetRegEv" title='llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo23getScratchWaveOffsetRegEv">getScratchWaveOffsetReg</a>(), <a class="local col8 ref" href="#48TRI" title='TRI' data-ref="48TRI">TRI</a>)),</td></tr>
<tr><th id="351">351</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg" title='llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg' data-ref="llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg">FrameOffsetReg</a><a class="ref" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#33" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EOS1_">(</a><a class="tu ref" href="#_ZL11regToStringjRKN4llvm18TargetRegisterInfoE" title='regToString' data-use='c' data-ref="_ZL11regToStringjRKN4llvm18TargetRegisterInfoE">regToString</a>(<a class="local col7 ref" href="#47MFI" title='MFI' data-ref="47MFI">MFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" title='llvm::SIMachineFunctionInfo::getFrameOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv">getFrameOffsetReg</a>(), <a class="local col8 ref" href="#48TRI" title='TRI' data-ref="48TRI">TRI</a>)),</td></tr>
<tr><th id="352">352</th><td>    <a class="member" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg" title='llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg' data-ref="llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg">StackPtrOffsetReg</a><a class="ref" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#33" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EOS1_">(</a><a class="tu ref" href="#_ZL11regToStringjRKN4llvm18TargetRegisterInfoE" title='regToString' data-use='c' data-ref="_ZL11regToStringjRKN4llvm18TargetRegisterInfoE">regToString</a>(<a class="local col7 ref" href="#47MFI" title='MFI' data-ref="47MFI">MFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>(), <a class="local col8 ref" href="#48TRI" title='TRI' data-ref="48TRI">TRI</a>)) {}</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><em>void</em> <span class="namespace">yaml::</span><a class="type" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="virtual decl def" id="_ZN4llvm4yaml21SIMachineFunctionInfo11mappingImplERNS0_2IOE" title='llvm::yaml::SIMachineFunctionInfo::mappingImpl' data-ref="_ZN4llvm4yaml21SIMachineFunctionInfo11mappingImplERNS0_2IOE">mappingImpl</dfn>(<span class="namespace">yaml::</span><a class="type" href="../../../include/llvm/Support/YAMLTraits.h.html#llvm::yaml::IO" title='llvm::yaml::IO' data-ref="llvm::yaml::IO">IO</a> &amp;<dfn class="local col9 decl" id="49YamlIO" title='YamlIO' data-type='yaml::IO &amp;' data-ref="49YamlIO">YamlIO</dfn>) {</td></tr>
<tr><th id="355">355</th><td>  <a class="type" href="../../../include/llvm/Support/YAMLTraits.h.html#llvm::yaml::MappingTraits" title='llvm::yaml::MappingTraits' data-ref="llvm::yaml::MappingTraits">MappingTraits</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;::<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm4yaml13MappingTraitsINS0_21SIMachineFunctionInfoEE7mappingERNS0_2IOERS2_" title='llvm::yaml::MappingTraits&lt;llvm::yaml::SIMachineFunctionInfo&gt;::mapping' data-ref="_ZN4llvm4yaml13MappingTraitsINS0_21SIMachineFunctionInfoEE7mappingERNS0_2IOERS2_">mapping</a>(<span class='refarg'><a class="local col9 ref" href="#49YamlIO" title='YamlIO' data-ref="49YamlIO">YamlIO</a></span>, <span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="356">356</th><td>}</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><em>bool</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo24initializeBaseYamlFieldsERKNS_4yaml21SIMachineFunctionInfoE" title='llvm::SIMachineFunctionInfo::initializeBaseYamlFields' data-ref="_ZN4llvm21SIMachineFunctionInfo24initializeBaseYamlFieldsERKNS_4yaml21SIMachineFunctionInfoE">initializeBaseYamlFields</dfn>(</td></tr>
<tr><th id="359">359</th><td>  <em>const</em> <span class="namespace">yaml::</span><a class="type" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col0 decl" id="50YamlMFI" title='YamlMFI' data-type='const yaml::SIMachineFunctionInfo &amp;' data-ref="50YamlMFI">YamlMFI</dfn>) {</td></tr>
<tr><th id="360">360</th><td>  <a class="member" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction::ExplicitKernArgSize" title='llvm::AMDGPUMachineFunction::ExplicitKernArgSize' data-ref="llvm::AMDGPUMachineFunction::ExplicitKernArgSize">ExplicitKernArgSize</a> = <a class="local col0 ref" href="#50YamlMFI" title='YamlMFI' data-ref="50YamlMFI">YamlMFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize" title='llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize' data-ref="llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize">ExplicitKernArgSize</a>;</td></tr>
<tr><th id="361">361</th><td>  <a class="member" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction::MaxKernArgAlign" title='llvm::AMDGPUMachineFunction::MaxKernArgAlign' data-ref="llvm::AMDGPUMachineFunction::MaxKernArgAlign">MaxKernArgAlign</a> = <a class="local col0 ref" href="#50YamlMFI" title='YamlMFI' data-ref="50YamlMFI">YamlMFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign" title='llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign' data-ref="llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign">MaxKernArgAlign</a>;</td></tr>
<tr><th id="362">362</th><td>  <a class="member" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction::LDSSize" title='llvm::AMDGPUMachineFunction::LDSSize' data-ref="llvm::AMDGPUMachineFunction::LDSSize">LDSSize</a> = <a class="local col0 ref" href="#50YamlMFI" title='YamlMFI' data-ref="50YamlMFI">YamlMFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::LDSSize" title='llvm::yaml::SIMachineFunctionInfo::LDSSize' data-ref="llvm::yaml::SIMachineFunctionInfo::LDSSize">LDSSize</a>;</td></tr>
<tr><th id="363">363</th><td>  <a class="member" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction::IsEntryFunction" title='llvm::AMDGPUMachineFunction::IsEntryFunction' data-ref="llvm::AMDGPUMachineFunction::IsEntryFunction">IsEntryFunction</a> = <a class="local col0 ref" href="#50YamlMFI" title='YamlMFI' data-ref="50YamlMFI">YamlMFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::IsEntryFunction" title='llvm::yaml::SIMachineFunctionInfo::IsEntryFunction' data-ref="llvm::yaml::SIMachineFunctionInfo::IsEntryFunction">IsEntryFunction</a>;</td></tr>
<tr><th id="364">364</th><td>  <a class="member" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction::NoSignedZerosFPMath" title='llvm::AMDGPUMachineFunction::NoSignedZerosFPMath' data-ref="llvm::AMDGPUMachineFunction::NoSignedZerosFPMath">NoSignedZerosFPMath</a> = <a class="local col0 ref" href="#50YamlMFI" title='YamlMFI' data-ref="50YamlMFI">YamlMFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath" title='llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath' data-ref="llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath">NoSignedZerosFPMath</a>;</td></tr>
<tr><th id="365">365</th><td>  <a class="member" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction::MemoryBound" title='llvm::AMDGPUMachineFunction::MemoryBound' data-ref="llvm::AMDGPUMachineFunction::MemoryBound">MemoryBound</a> = <a class="local col0 ref" href="#50YamlMFI" title='YamlMFI' data-ref="50YamlMFI">YamlMFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::MemoryBound" title='llvm::yaml::SIMachineFunctionInfo::MemoryBound' data-ref="llvm::yaml::SIMachineFunctionInfo::MemoryBound">MemoryBound</a>;</td></tr>
<tr><th id="366">366</th><td>  <a class="member" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction::WaveLimiter" title='llvm::AMDGPUMachineFunction::WaveLimiter' data-ref="llvm::AMDGPUMachineFunction::WaveLimiter">WaveLimiter</a> = <a class="local col0 ref" href="#50YamlMFI" title='YamlMFI' data-ref="50YamlMFI">YamlMFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::WaveLimiter" title='llvm::yaml::SIMachineFunctionInfo::WaveLimiter' data-ref="llvm::yaml::SIMachineFunctionInfo::WaveLimiter">WaveLimiter</a>;</td></tr>
<tr><th id="367">367</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="368">368</th><td>}</td></tr>
<tr><th id="369">369</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
