static void F_1 ( T_1 V_1 ) {\r\nT_2 T_3 * V_2 ;\r\nT_4 * V_3 ;\r\nT_5 V_4 [ 4 ] , V_5 , V_6 , V_7 ;\r\nT_6 V_8 ;\r\nint V_9 = ( V_1 -> V_10 == 1 ) ? 1 : 2 ;\r\nV_2 = F_2 ( V_1 ) ;\r\nV_6 = V_1 -> V_11 * ( V_1 -> V_12 >> V_9 ) ;\r\nV_5 = F_3 ( & V_2 [ 0x80 ] ) ;\r\nif ( ( V_5 == 0x99999999 ) || ( V_5 == 0x99999901 ) )\r\n{\r\nF_4 ( V_1 , & V_2 [ 0x90 ] ) ;\r\nV_1 -> V_13 = 1 ;\r\n}\r\nV_4 [ 0 ] = F_3 ( ( V_2 + V_6 ) + 0x70 ) ;\r\nV_4 [ 1 ] = F_3 ( ( V_2 + V_6 ) + 0x74 ) ;\r\nV_4 [ 2 ] = F_3 ( ( V_2 + V_6 ) + 0x78 ) ;\r\nV_4 [ 3 ] = F_3 ( ( V_2 + V_6 ) + 0x7c ) ;\r\nV_4 [ 0 ] &= V_1 -> V_12 - 1 ;\r\nif ( ( V_4 [ 0 ] >= V_6 )\r\n&& ( V_4 [ 0 ] < V_6 + ( V_1 -> V_12 >> V_9 ) - 1 ) )\r\n{\r\nif ( ! ( V_3 = ( T_4 * ) F_5 ( 0 , V_14 ) ) ) {\r\nF_6 ( V_1 , V_2 ) ;\r\nreturn ;\r\n}\r\nV_7 = V_6 + ( V_1 -> V_12 >> V_9 ) - V_4 [ 0 ] ;\r\nif ( V_7 > V_14 )\r\nV_7 = V_14 ;\r\nF_7 ( V_3 , & V_2 [ V_4 [ 0 ] ] , V_7 ) ;\r\nV_8 . V_15 = V_3 ;\r\nV_8 . V_16 = F_8 ( & V_2 [ V_4 [ 1 ] & ( V_1 -> V_12 - 1 ) ] ) ;\r\nV_8 . V_17 = F_8 ( & V_2 [ V_4 [ 2 ] & ( V_1 -> V_12 - 1 ) ] ) ;\r\nF_9 ( V_1 , & V_8 ) ;\r\nF_10 ( 0 , V_3 ) ;\r\nV_1 -> V_13 = 2 ;\r\n}\r\nF_6 ( V_1 , V_2 ) ;\r\n}\r\nstatic void F_11 ( T_1 V_1 ) {\r\nT_4 volatile T_3 * V_18 ;\r\nT_2 volatile T_3 * V_19 ;\r\nT_2 volatile T_3 * V_20 ;\r\nV_18 = ( T_4 volatile T_3 * ) F_12 ( V_1 ) ;\r\nF_13 ( V_18 , F_8 ( V_18 ) | V_21 ) ;\r\nF_14 ( 1 ) ;\r\nF_13 ( V_18 , F_8 ( V_18 ) & ~ V_21 ) ;\r\nF_14 ( 1 ) ;\r\nF_13 ( V_18 , F_8 ( V_18 ) | V_22 ) ;\r\nF_14 ( 1 ) ;\r\nF_13 ( V_18 , F_8 ( V_18 ) & ~ V_22 ) ;\r\nF_14 ( 1 ) ;\r\nF_15 ( V_1 , V_18 ) ;\r\nV_19 = F_16 ( V_1 ) ;\r\nV_20 = & V_19 [ F_17 ( V_1 ) ? ( V_23 ) : ( V_24 ) ] ;\r\nF_18 ( V_20 , 0 ) ;\r\nF_19 ( V_1 , V_19 ) ;\r\nF_20 ((L_1, qBriReset))\r\nF_20 ((L_2, p))\r\n}\r\nvoid F_21 ( T_1 V_1 ) {\r\nT_2 volatile T_3 * V_18 ;\r\nT_2 volatile T_3 * V_20 ;\r\nV_20 = F_16 ( V_1 ) ;\r\nV_18 = & V_20 [ ( F_17 ( V_1 ) ) ? ( V_23 ) : ( V_24 ) ] ;\r\nF_18 ( V_18 , V_25 ) ;\r\nF_14 ( 2 ) ;\r\nF_18 ( V_18 , V_26 | V_25 ) ;\r\nF_14 ( 10 ) ;\r\nF_19 ( V_1 , V_20 ) ;\r\nF_20 ((L_3, qBriReset))\r\n}\r\nstatic void F_22 ( T_1 V_1 ) {\r\nT_2 volatile T_3 * V_20 ;\r\nT_5 volatile T_3 * V_18 ;\r\nT_5 volatile T_3 * V_27 ;\r\nT_5 volatile T_3 * V_28 ;\r\nint V_29 = F_17 ( V_1 ) ;\r\nint V_30 = V_29 ? ( V_23 ) : ( V_24 ) ;\r\nint V_31 = V_29 ? ( V_32 ) : ( V_33 ) ;\r\nint V_34 = V_29 ? ( V_35 ) : ( V_36 ) ;\r\nif ( V_1 -> V_11 > 0 )\r\nreturn ;\r\nV_20 = F_16 ( V_1 ) ;\r\nV_18 = ( T_5 volatile T_3 * ) & V_20 [ V_30 ] ;\r\nV_28 = ( T_5 volatile T_3 * ) & V_20 [ V_34 ] ;\r\nF_18 ( V_18 , 0 ) ;\r\nF_18 ( V_28 , 0 ) ;\r\nF_19 ( V_1 , V_20 ) ;\r\nV_20 = F_23 ( V_1 ) ;\r\nF_24 ( & V_20 [ V_37 ] , 0x00 ) ;\r\nF_25 ( V_1 , V_20 ) ;\r\nV_20 = F_16 ( V_1 ) ;\r\nV_27 = ( T_5 volatile T_3 * ) & V_20 [ V_31 ] ;\r\nF_18 ( V_27 , V_38 ) ;\r\nF_19 ( V_1 , V_20 ) ;\r\nF_20 ((L_4, qBriReset))\r\n}\r\nstatic T_2 * F_26 ( T_1 V_1 , char * V_39 ,\r\nT_5 * V_40 , T_5 * V_41 ) {\r\nT_2 * V_42 ;\r\nchar * V_43 , * V_44 , * V_45 , * V_46 ;\r\nT_5 V_47 , V_48 , V_49 , V_16 , V_50 , V_51 ;\r\nif ( ! ( V_42 = ( T_2 * ) F_27 ( V_39 , V_40 , 0 ) ) ) {\r\nreturn ( NULL ) ;\r\n}\r\nfor ( V_51 = 0 ; V_42 [ V_51 ] != 0xff ; )\r\n{\r\nif ( ++ V_51 >= * V_40 )\r\n{\r\nF_28 ((L_5))\r\nF_29 ( V_42 ) ;\r\nreturn ( NULL ) ;\r\n}\r\n}\r\n* V_41 = V_51 ++ ;\r\nif ( ( V_42 [ V_51 ] & 0xF0 ) != 0x20 )\r\n{\r\nF_28 ((L_6))\r\nF_29 ( V_42 ) ;\r\nreturn ( NULL ) ;\r\n}\r\nV_47 = ( T_5 ) V_42 [ V_52 - 1 ] ;\r\nif ( V_47 == 0 )\r\nV_47 = 12 ;\r\nV_43 = ( char * ) & V_42 [ V_52 ] ;\r\nV_48 = ( T_5 ) V_43 [ V_47 + 2 ] ;\r\nif ( V_48 == 0 )\r\nV_48 = 10 ;\r\nV_44 = ( char * ) & V_43 [ V_47 + 3 ] ;\r\nV_49 = ( T_5 ) V_44 [ V_48 + 2 ] ;\r\nif ( V_49 == 0 )\r\nV_49 = 11 ;\r\nV_45 = ( char * ) & V_44 [ V_48 + 3 ] ;\r\nV_46 = ( char * ) & V_45 [ V_49 + 3 ] ;\r\nV_16 = ( T_5 ) ( ( ( V_42 [ V_51 ] & 0x0F ) << 20 ) + ( V_42 [ V_51 + 1 ] << 12 )\r\n+ ( V_42 [ V_51 + 2 ] << 4 ) + ( V_42 [ V_51 + 3 ] >> 4 ) ) ;\r\nif ( ( T_5 ) ( V_51 + ( V_16 / 8 ) ) > * V_40 )\r\n{\r\nF_28 ((L_7,\r\nFileName, *Length, code + ((cnt + 7) / 8) ))\r\nF_29 ( V_42 ) ;\r\nreturn ( NULL ) ;\r\n}\r\nV_51 = 0 ;\r\ndo\r\n{\r\nwhile ( ( V_45 [ V_51 ] != '\0' )\r\n&& ( ( V_45 [ V_51 ] < '0' ) || ( V_45 [ V_51 ] > '9' ) ) )\r\n{\r\nV_51 ++ ;\r\n}\r\nV_50 = 0 ;\r\nwhile ( ( V_45 [ V_51 ] >= '0' ) && ( V_45 [ V_51 ] <= '9' ) )\r\nV_50 = V_50 * 10 + ( V_45 [ V_51 ++ ] - '0' ) ;\r\n} while ( ( V_50 < 2000 ) && ( V_45 [ V_51 ] != '\0' ) );\r\nswitch ( V_1 -> V_53 ) {\r\ncase V_54 :\r\nbreak;\r\ndefault:\r\nif ( V_50 >= 2001 ) {\r\nV_1 -> V_55 |= V_56 ;\r\n}\r\n}\r\nF_30 ((L_8,\r\nfpgaType, fpgaFile, fpgaDate, fpgaTime, cnt))\r\nreturn ( V_42 ) ;\r\n}\r\nint F_31 ( T_1 V_1 ) {\r\nint V_57 ;\r\nT_2 * V_42 ;\r\nT_5 V_41 , V_58 ;\r\nT_4 volatile T_3 * V_59 = ( T_4 volatile T_3 * ) F_12 ( V_1 ) ;\r\nT_4 V_60 , V_61 = V_62 | V_63 ;\r\nif ( F_17 ( V_1 ) )\r\n{\r\nchar * V_64 ;\r\nswitch ( V_1 -> V_53 ) {\r\ncase V_54 :\r\nV_64 = L_9 ;\r\nbreak;\r\ncase V_65 :\r\ncase V_66 :\r\nV_64 = L_10 ;\r\nbreak;\r\ndefault:\r\nV_64 = L_11 ;\r\n}\r\nV_42 = F_26 ( V_1 , V_64 ,\r\n& V_58 , & V_41 ) ;\r\n}\r\nelse\r\n{\r\nV_42 = F_26 ( V_1 , L_12 ,\r\n& V_58 , & V_41 ) ;\r\n}\r\nif ( ! V_42 ) {\r\nF_15 ( V_1 , V_59 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nF_13 ( V_59 , V_61 & ~ V_63 ) ;\r\nF_13 ( V_59 , V_61 ) ;\r\nF_14 ( 50 ) ;\r\nif ( F_8 ( V_59 ) & V_67 )\r\n{\r\nF_28 ((L_13))\r\nF_29 ( V_42 ) ;\r\nF_15 ( V_1 , V_59 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nwhile ( V_41 < V_58 )\r\n{\r\nV_60 = ( ( T_4 ) V_42 [ V_41 ++ ] ) << 3 ;\r\nfor ( V_57 = 8 ; V_57 -- > 0 ; V_60 <<= 1 )\r\n{\r\nV_61 &= ~ V_68 ;\r\nV_61 |= ( V_60 & V_68 ) ;\r\nF_13 ( V_59 , V_61 ) ;\r\nF_13 ( V_59 , V_61 | V_69 ) ;\r\nF_13 ( V_59 , V_61 | V_69 ) ;\r\nF_13 ( V_59 , V_61 ) ;\r\n}\r\n}\r\nF_29 ( V_42 ) ;\r\nF_14 ( 100 ) ;\r\nV_60 = F_8 ( V_59 ) ;\r\nF_15 ( V_1 , V_59 ) ;\r\nif ( ! ( V_60 & V_67 ) )\r\n{\r\nF_28 ((L_14, val))\r\nreturn ( 0 ) ;\r\n}\r\nreturn ( 1 ) ;\r\n}\r\nstatic int F_32 ( T_1 V_1 ) {\r\nreturn ( 0 ) ;\r\n}\r\nstatic int F_33 ( struct V_70 * V_1 ) {\r\nT_5 volatile T_3 * V_27 ;\r\nT_7 V_71 = V_1 -> V_71 ;\r\nT_4 V_51 ;\r\nint V_72 = 0 ;\r\nT_2 T_3 * V_20 ;\r\nV_20 = F_23 ( V_1 ) ;\r\nif ( ! ( F_34 ( & V_20 [ V_37 ] ) & 0x80 ) ) {\r\nF_25 ( V_1 , V_20 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nF_25 ( V_1 , V_20 ) ;\r\nV_20 = F_16 ( V_1 ) ;\r\nV_27 = ( T_5 volatile T_3 * ) ( & V_20 [ F_17 ( V_1 ) ? ( V_32 ) : ( V_33 ) ] ) ;\r\nF_18 ( V_27 , V_38 ) ;\r\nF_19 ( V_1 , V_20 ) ;\r\nfor ( V_51 = 0 ; V_51 < V_1 -> V_10 ; ++ V_51 )\r\n{\r\nV_1 = V_71 -> V_73 [ V_51 ] ;\r\nif ( V_1 && V_1 -> V_74\r\n&& V_1 -> V_75 ( & V_1 -> V_76 ) )\r\n{\r\nV_1 -> V_77 ++ ;\r\nV_72 = 1 ;\r\nF_35 ( & V_1 -> V_78 ) ;\r\n}\r\n}\r\nreturn ( V_72 ) ;\r\n}\r\nstatic void F_36 ( T_1 V_1 ) {\r\nT_5 volatile T_3 * V_27 ;\r\nT_2 T_3 * V_20 ;\r\nif ( V_1 -> V_11 > 0 )\r\nreturn ;\r\nV_20 = F_23 ( V_1 ) ;\r\nF_24 ( & V_20 [ V_37 ] , 0x00 ) ;\r\nF_25 ( V_1 , V_20 ) ;\r\nV_20 = F_16 ( V_1 ) ;\r\nV_27 = ( T_5 volatile T_3 * ) ( & V_20 [ F_17 ( V_1 ) ? ( V_32 ) : ( V_33 ) ] ) ;\r\nF_18 ( V_27 , V_38 ) ;\r\nF_19 ( V_1 , V_20 ) ;\r\n}\r\nstatic void F_37 ( T_1 V_1 ) {\r\nT_8 * V_76 ;\r\nV_76 = & V_1 -> V_76 ;\r\nV_76 -> V_79 = V_80 ;\r\nV_76 -> V_81 = V_82 ;\r\nV_76 -> V_83 = V_84 ;\r\nV_76 -> V_85 = V_86 ;\r\nV_76 -> V_87 = V_88 ;\r\nV_76 -> V_89 = V_90 ;\r\nV_76 -> V_91 = V_92 ;\r\nV_76 -> V_93 = V_94 ;\r\nV_1 -> V_17 = V_95 ;\r\nV_1 -> V_96 = V_97 ;\r\nV_1 -> V_75 = V_98 ;\r\nV_1 -> V_99 = V_100 ;\r\nV_1 -> V_101 = (struct V_102 * ) V_103 ;\r\nV_1 -> V_104 = F_32 ;\r\nV_1 -> V_105 = F_36 ;\r\nV_1 -> V_106 = F_11 ;\r\nV_1 -> V_107 = F_22 ;\r\nV_1 -> V_108 = F_1 ;\r\nV_1 -> V_109 = F_33 ;\r\nV_1 -> V_76 . V_110 = ( void * ) V_1 ;\r\n}\r\nstatic void F_38 ( T_1 V_1 ) {\r\nif ( ! V_1 -> V_10 ) {\r\nV_1 -> V_10 = V_111 ;\r\n}\r\nV_1 -> V_12 = V_112 ;\r\nF_37 ( V_1 ) ;\r\nF_39 ( V_1 ) ;\r\n}\r\nstatic void F_40 ( T_1 V_1 ) {\r\nif ( ! V_1 -> V_10 ) {\r\nV_1 -> V_10 = V_111 ;\r\n}\r\nV_1 -> V_12 = ( V_1 -> V_10 == 1 ) ? V_113 : V_114 ;\r\nF_37 ( V_1 ) ;\r\nF_41 ( V_1 ) ;\r\n}\r\nvoid F_42 ( T_1 V_1 ) {\r\nF_38 ( V_1 -> V_71 -> V_73 [ 0 ] ) ;\r\nF_38 ( V_1 -> V_71 -> V_73 [ 1 ] ) ;\r\nF_38 ( V_1 -> V_71 -> V_73 [ 2 ] ) ;\r\nF_38 ( V_1 -> V_71 -> V_73 [ 3 ] ) ;\r\n}\r\nvoid F_43 ( T_1 V_1 ) {\r\nif ( ! V_1 -> V_10 ) {\r\nV_1 -> V_10 = V_111 ;\r\n}\r\nF_40 ( V_1 -> V_71 -> V_73 [ 0 ] ) ;\r\nif ( V_1 -> V_10 > 1 ) {\r\nF_40 ( V_1 -> V_71 -> V_73 [ 1 ] ) ;\r\nF_40 ( V_1 -> V_71 -> V_73 [ 2 ] ) ;\r\nF_40 ( V_1 -> V_71 -> V_73 [ 3 ] ) ;\r\n}\r\n}
