#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Apr 17 13:42:43 2025
# Process ID: 11836
# Current directory: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/AES_Full/xsim_script.tcl}
# Log file: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/sim/verilog/xsim.log
# Journal file: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/sim/verilog\xsim.jou
# Running On: ECE-EMBSYS16, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 6, Host memory: 17104 MB
#-----------------------------------------------------------
source xsim.dir/AES_Full/xsim_script.tcl
source AES_Full.tcl
