SIM=icarus
TOPLEVEL_LANG = verilog
VERILOG_SOURCES = $(shell pwd)/piso_tb.v
TOPLEVEL =piso_tb 
MODULE = piso_test 

include $(shell cocotb-config --makefiles)/Makefile.sim
