INFO: Starting PRECISION_RTL for logic synthesis
executing /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home/bin/precision -shell -file uw_tmp/uw-logic-synth-precision_rtl.tcl
precision: Setting MGC_HOME to /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home ...
precision: Executing on platform: CentOS release 5.11 (Final)  -- 3.2.77-1.el5.elrepo -- x86_64 
//  Precision RTL Synthesis 64-bit 2015.2.16 (PS2015.2.1 Production Release) Tue Jan  5 23:04:49 PST 2016
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2016, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux jx2xu@ecelinux5.uwaterloo.ca #1 SMP PREEMPT Sun Feb 14 10:43:50 EST 2016 3.2.77-1.el5.elrepo x86_64
//  
//  Start time Sat Mar 26 03:10:09 2016
-------------------------------------------------
Info: Logging session transcript to file precision.log
Info: The Results Directory has been set to: uw_tmp
Info: Moving session transcript to file uw_tmp/precision.log
Info: Setting up the design to use synthesis library "cycloneii.syn"
Info: The global max fanout is currently set to 1000 for Altera - Cyclone II.
Info: Setting Part to: "EP2C35F672C".
Info: Setting Process to: "7".
Info: USING DESIGN ARCH
Info: Reading file: /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
Info: Loading library initialization file /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
Info: vhdlorder, Release 2015b.13
Info: Files sorted successfully.
Info: hdl-analyze, Release RTLC-Precision 2015b.13
INFO: Analyzing "mem.vhd"
INFO: Analyzing "kirsch_synth_pkg.vhd"
INFO: Analyzing "kirsch.vhd"
Info: Current working directory: uw_tmp.
Info: RTLC-Driver, Release RTLC-Precision 2015b.13
Info: Last compiled on Dec 24 2015 14:33:45
Info: Initializing...
Info: Partitioning design ....
Info: RTLCompiler, Release RTLC-Precision 2015b.13
Info: Last compiled on Dec 24 2015 15:06:12
Info: Initializing...
Info: Root Module work.kirsch(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
Info: Built-in hardware memory core inferred for variable ': mem.mem depth = 256, width = 8'.
Info: Module work.stage1_hardware(main): Pre-processing...
Info: Module work.stage2_hardware(main): Pre-processing...
Info: Module work.custom_max(main){generic map (width => 10)}: Pre-processing...
Warning: "kirsch.vhd", line 167: Input port debug_key has never been used.
Warning: "kirsch.vhd", line 168: Input port debug_switch has never been used.
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
Info: Module work.stage1_hardware(main): Compiling...
Info: Module work.custom_max(main){generic map (width => 10)}: Compiling...
Info: Module work.stage2_hardware(main): Compiling...
Info: Root Module work.kirsch(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
Info: "kirsch.vhd", line 359: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "row_virtual".
Info: "kirsch.vhd", line 362: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "column".
Info: Compilation successfully completed.
Info: Counter Inferencing === Detected : 2, Inferred (Modgen/Selcounter/AddSub) : 2 (2 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
Info: Total lines of RTL compiled: 616.
Info: Total CPU time for compilation: 0.0 secs.
Info: Overall running time for compilation: 1.0 secs.
Info: Current working directory: uw_tmp.
Info: Doing rtl optimizations.
Info: Finished compiling design.
Info: Writing file: uw_tmp/kirsch_gate.vhd.
Info: Info, Command 'auto_write' finished successfully
Info: Current working directory: uw_tmp.
Info: Precision will use 8 processor(s).
Info: #  [15002]: Optimizing design view:.work.custom_max_10.main
Info: #  [15002]: Optimizing design view:.work.stage2_hardware.main
Info: #  [15002]: Optimizing design view:.work.stage1_hardware.main_unfold_1260
Info: #  [15002]: Optimizing design view:.work.kirsch.main
Info: Starting timing reports generation...
Info: Timing reports generation done.
Info: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
Info: Writing file: uw_tmp/kirsch.vhd.
Info: Info, Writing xrf file 'uw_tmp/kirsch.xrf'
Info: Writing file: uw_tmp/kirsch.xrf.
Info: Writing file: uw_tmp/kirsch.v.
Info: Writing file: uw_tmp/kirsch.xrf.
Info: Writing file: uw_tmp/kirsch.vqm.
Info: Writing file: uw_tmp/kirsch.xrf.
Info: -- Writing file uw_tmp/kirsch.tcl
Info: exq_pr_compile_project gen_vcf kirsch 1
Info: Finished synthesizing design.
Info: Total CPU time for synthesis: 1.7 s secs.
Info: Overall running time for synthesis: 3.7 s secs.
Warning: Incremental: Ungroup will not flatten the hard hierarchy instances.
Info: i_clock
Info: 1
Info: 0
Info: *** logic synthesis succeeded ***
QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap -c 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
** Warning: (vlib-34) Library already exists at "altera".
 QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap altera /opt-src/CMC/local/maagaard/kits-sim/altera/altera 
Modifying modelsim.ini
 ** Warning: (vlib-34) Library already exists at "altera_mf".
 QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap altera_mf /opt-src/CMC/local/maagaard/kits-sim/altera/altera_mf 
Modifying modelsim.ini
 ** Warning: (vlib-34) Library already exists at "lpm".
 QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap lpm /opt-src/CMC/local/maagaard/kits-sim/altera/lpm 
Modifying modelsim.ini
 ** Warning: (vlib-34) Library already exists at "cycloneii".
 QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap cycloneii /opt-src/CMC/local/maagaard/kits-sim/altera/cycloneii 
Modifying modelsim.ini

QuestaSim vcom 10.4a Compiler 2015.03 Mar 24 2015
Start time: 03:10:16 on Mar 26,2016
vcom -93 "+acc" -work work-msim mem.vhd kirsch_synth_pkg.vhd kirsch.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling architecture main of mem
-- Compiling package kirsch_synth_pkg
-- Compiling package body kirsch_synth_pkg
-- Loading package kirsch_synth_pkg
-- Compiling entity custom_max
-- Compiling architecture main of custom_max
-- Compiling entity stage1_hardware
-- Compiling architecture main of stage1_hardware
-- Compiling entity stage2_hardware
-- Compiling architecture main of stage2_hardware
-- Loading entity custom_max
-- Loading package kirsch_synth_pkg
-- Compiling entity kirsch
-- Compiling architecture main of kirsch
-- Loading entity mem
-- Loading entity stage1_hardware
-- Loading entity stage2_hardware
End time: 03:10:16 on Mar 26,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

QuestaSim vcom 10.4a Compiler 2015.03 Mar 24 2015
QuestaSim vcom 10.4a Compiler 2015.03 Mar 24 2015
Start time: 03:10:16 on Mar 26,2016
vcom -93 "+acc" -work work-msim uw_tmp/kirsch_logic.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Loading package LPM_COMPONENTS
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package dffeas_pack
-- Loading package altera_primitives_components
-- Loading package cycloneii_atom_pack
-- Loading package cycloneii_components
-- Compiling entity stage1_hardware
-- Compiling architecture main_unfold_1260 of stage1_hardware
-- Compiling entity custom_max_10
-- Compiling architecture main of custom_max_10
-- Compiling entity stage2_hardware
-- Compiling architecture main of stage2_hardware
-- Compiling entity ram_dq_8_0
-- Compiling architecture IMPLEMENTATION of ram_dq_8_0
-- Compiling entity ram_dq_8_1
-- Compiling architecture IMPLEMENTATION of ram_dq_8_1
-- Compiling entity kirsch
-- Compiling architecture main of kirsch
End time: 03:10:16 on Mar 26,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

QuestaSim vcom 10.4a Compiler 2015.03 Mar 24 2015
INFO: generic-gate       netlist         written to uw_tmp/kirsch_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/kirsch_logic.v
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: --------------------------------------------------------------------------------
INFO: AREA = 277 cells (277 luts, 204 regs) (estimated by logic-synthesis)
INFO: Speed on Cyclone II = 143 MHz,  6.95 ns (estimated by logic-synthesis)
INFO: --------------------------------------------------------------------------------
INFO: CRITICAL PATHS (slowest 5 paths, estimated by logic synthesis)
INFO: ..........Delays.........
INFO:  Total  Datapath  Routing          Source              Dest
INFO: ------  --------  -------   --------------------  ---------------------
INFO:   6.95     6.86     0.10    valid(2)              r3(8)                
INFO:   6.93     6.83     0.10    valid(1)              r3(8)                
INFO:   6.73     6.63     0.10    valid(0)              r3(8)                
INFO:   5.81     5.71     0.10    b(0)                  r3(8)                
INFO:   5.77     5.67     0.10    a(0)                  r3(8)                
INFO: Starting QUARTUS for physical synthesis
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_sh -t uw-chip-synth-quartus.tcl kirsch
Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Mar 26 03:10:16 2016
Info: Command: quartus_sh -t uw-chip-synth-quartus.tcl kirsch
Info: Quartus(args): kirsch
Info: Evaluation of Tcl script uw-chip-synth-quartus.tcl was successful
Info: Quartus II Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 82 megabytes
    Info: Processing ended: Sat Mar 26 03:10:16 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_sh -t /opt-src/CMC/local/maagaard/ece327/lib/pins-NULL.tcl kirsch
Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Mar 26 03:10:16 2016
Info: Command: quartus_sh -t /opt-src/CMC/local/maagaard/ece327/lib/pins-NULL.tcl kirsch
Info: Quartus(args): kirsch
Info: Evaluation of Tcl script /opt-src/CMC/local/maagaard/ece327/lib/pins-NULL.tcl was successful
Info: Quartus II Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 79 megabytes
    Info: Processing ended: Sat Mar 26 03:10:17 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_map kirsch --source kirsch_logic.v --family=CycloneII
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Mar 26 03:10:17 2016
Info: Command: quartus_map kirsch --source=kirsch_logic.v --family=CycloneII
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 6 design units, including 6 entities, in source file kirsch_logic.v
    Info: Found entity 1: kirsch
    Info: Found entity 2: ram_dq_8_1
    Info: Found entity 3: ram_dq_8_0
    Info: Found entity 4: stage2_hardware
    Info: Found entity 5: custom_max_10
    Info: Found entity 6: stage1_hardware
Info: Elaborating entity "kirsch" for the top level hierarchy
Info: Elaborating entity "stage1_hardware" for hierarchy "stage1_hardware:stage1"
Info: Elaborating entity "stage2_hardware" for hierarchy "stage2_hardware:stage2"
Info: Elaborating entity "custom_max_10" for hierarchy "stage2_hardware:stage2|custom_max_10:u_max2"
Info: Elaborating entity "ram_dq_8_0" for hierarchy "ram_dq_8_0:mem"
Info: Elaborating entity "altsyncram" for hierarchy "ram_dq_8_0:mem|altsyncram:ix64056z29481"
Info: Elaborated megafunction instantiation "ram_dq_8_0:mem|altsyncram:ix64056z29481"
Info: Instantiated megafunction "ram_dq_8_0:mem|altsyncram:ix64056z29481" with the following parameter:
    Info: Parameter "width_a" = "8"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "byteena_aclr_a" = "NONE"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_b" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "init_file_layout" = "UNUSED"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jpg2.tdf
    Info: Found entity 1: altsyncram_jpg2
Info: Elaborating entity "altsyncram_jpg2" for hierarchy "ram_dq_8_0:mem|altsyncram:ix64056z29481|altsyncram_jpg2:auto_generated"
Info: Elaborating entity "ram_dq_8_1" for hierarchy "ram_dq_8_1:mem_0"
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "debug_led_red[0]" is stuck at GND
    Warning: Pin "debug_led_red[1]" is stuck at GND
    Warning: Pin "debug_led_red[2]" is stuck at GND
    Warning: Pin "debug_led_red[3]" is stuck at GND
    Warning: Pin "debug_led_red[4]" is stuck at GND
    Warning: Pin "debug_led_red[5]" is stuck at GND
    Warning: Pin "debug_led_red[6]" is stuck at GND
    Warning: Pin "debug_led_red[7]" is stuck at GND
    Warning: Pin "debug_led_red[8]" is stuck at GND
    Warning: Pin "debug_led_red[9]" is stuck at GND
    Warning: Pin "debug_led_red[10]" is stuck at GND
    Warning: Pin "debug_led_red[11]" is stuck at GND
    Warning: Pin "debug_led_red[12]" is stuck at GND
    Warning: Pin "debug_led_red[13]" is stuck at GND
    Warning: Pin "debug_led_red[14]" is stuck at GND
    Warning: Pin "debug_led_red[15]" is stuck at GND
    Warning: Pin "debug_led_red[16]" is stuck at GND
    Warning: Pin "debug_led_red[17]" is stuck at GND
    Warning: Pin "debug_led_grn[0]" is stuck at GND
    Warning: Pin "debug_led_grn[1]" is stuck at GND
    Warning: Pin "debug_led_grn[2]" is stuck at GND
    Warning: Pin "debug_led_grn[3]" is stuck at GND
    Warning: Pin "debug_led_grn[4]" is stuck at GND
    Warning: Pin "debug_led_grn[5]" is stuck at GND
    Warning: Pin "debug_num_0[0]" is stuck at VCC
    Warning: Pin "debug_num_0[1]" is stuck at VCC
    Warning: Pin "debug_num_0[2]" is stuck at VCC
    Warning: Pin "debug_num_0[3]" is stuck at GND
    Warning: Pin "debug_num_1[0]" is stuck at GND
    Warning: Pin "debug_num_1[1]" is stuck at VCC
    Warning: Pin "debug_num_1[2]" is stuck at GND
    Warning: Pin "debug_num_1[3]" is stuck at GND
    Warning: Pin "debug_num_2[0]" is stuck at VCC
    Warning: Pin "debug_num_2[1]" is stuck at VCC
    Warning: Pin "debug_num_2[2]" is stuck at GND
    Warning: Pin "debug_num_2[3]" is stuck at GND
    Warning: Pin "debug_num_3[0]" is stuck at GND
    Warning: Pin "debug_num_3[1]" is stuck at VCC
    Warning: Pin "debug_num_3[2]" is stuck at VCC
    Warning: Pin "debug_num_3[3]" is stuck at VCC
    Warning: Pin "debug_num_4[0]" is stuck at GND
    Warning: Pin "debug_num_4[1]" is stuck at GND
    Warning: Pin "debug_num_4[2]" is stuck at VCC
    Warning: Pin "debug_num_4[3]" is stuck at VCC
    Warning: Pin "debug_num_5[0]" is stuck at GND
    Warning: Pin "debug_num_5[1]" is stuck at VCC
    Warning: Pin "debug_num_5[2]" is stuck at VCC
    Warning: Pin "debug_num_5[3]" is stuck at VCC
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 21 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "debug_key[1]"
    Warning: No output dependent on input pin "debug_key[2]"
    Warning: No output dependent on input pin "debug_key[3]"
    Warning: No output dependent on input pin "debug_switch[0]"
    Warning: No output dependent on input pin "debug_switch[1]"
    Warning: No output dependent on input pin "debug_switch[2]"
    Warning: No output dependent on input pin "debug_switch[3]"
    Warning: No output dependent on input pin "debug_switch[4]"
    Warning: No output dependent on input pin "debug_switch[5]"
    Warning: No output dependent on input pin "debug_switch[6]"
    Warning: No output dependent on input pin "debug_switch[7]"
    Warning: No output dependent on input pin "debug_switch[8]"
    Warning: No output dependent on input pin "debug_switch[9]"
    Warning: No output dependent on input pin "debug_switch[10]"
    Warning: No output dependent on input pin "debug_switch[11]"
    Warning: No output dependent on input pin "debug_switch[12]"
    Warning: No output dependent on input pin "debug_switch[13]"
    Warning: No output dependent on input pin "debug_switch[14]"
    Warning: No output dependent on input pin "debug_switch[15]"
    Warning: No output dependent on input pin "debug_switch[16]"
    Warning: No output dependent on input pin "debug_switch[17]"
Info: Implemented 533 device resources after synthesis - the final resource count might be different
    Info: Implemented 32 input pins
    Info: Implemented 63 output pins
    Info: Implemented 422 logic cells
    Info: Implemented 16 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 265 megabytes
    Info: Processing ended: Sat Mar 26 03:10:19 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_fit kirsch --effort=fast --part=EP2C35F672C7
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Mar 26 03:10:19 2016
Info: Command: quartus_fit kirsch --effort=fast --part=EP2C35F672C7
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Selected device EP2C35F672C7 for design "kirsch"
Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C50F672C7 is compatible
    Info: Device EP2C70F672C7 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location E3
    Info: Pin ~nCSO~ is reserved at location D3
    Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning: No exact pin location assignment(s) for 95 pins of 95 total pins
    Info: Pin o_valid not assigned to an exact location on the device
    Info: Pin o_edge not assigned to an exact location on the device
    Info: Pin o_dir[0] not assigned to an exact location on the device
    Info: Pin o_dir[1] not assigned to an exact location on the device
    Info: Pin o_dir[2] not assigned to an exact location on the device
    Info: Pin o_mode[0] not assigned to an exact location on the device
    Info: Pin o_mode[1] not assigned to an exact location on the device
    Info: Pin o_row[0] not assigned to an exact location on the device
    Info: Pin o_row[1] not assigned to an exact location on the device
    Info: Pin o_row[2] not assigned to an exact location on the device
    Info: Pin o_row[3] not assigned to an exact location on the device
    Info: Pin o_row[4] not assigned to an exact location on the device
    Info: Pin o_row[5] not assigned to an exact location on the device
    Info: Pin o_row[6] not assigned to an exact location on the device
    Info: Pin o_row[7] not assigned to an exact location on the device
    Info: Pin debug_key[1] not assigned to an exact location on the device
    Info: Pin debug_key[2] not assigned to an exact location on the device
    Info: Pin debug_key[3] not assigned to an exact location on the device
    Info: Pin debug_switch[0] not assigned to an exact location on the device
    Info: Pin debug_switch[1] not assigned to an exact location on the device
    Info: Pin debug_switch[2] not assigned to an exact location on the device
    Info: Pin debug_switch[3] not assigned to an exact location on the device
    Info: Pin debug_switch[4] not assigned to an exact location on the device
    Info: Pin debug_switch[5] not assigned to an exact location on the device
    Info: Pin debug_switch[6] not assigned to an exact location on the device
    Info: Pin debug_switch[7] not assigned to an exact location on the device
    Info: Pin debug_switch[8] not assigned to an exact location on the device
    Info: Pin debug_switch[9] not assigned to an exact location on the device
    Info: Pin debug_switch[10] not assigned to an exact location on the device
    Info: Pin debug_switch[11] not assigned to an exact location on the device
    Info: Pin debug_switch[12] not assigned to an exact location on the device
    Info: Pin debug_switch[13] not assigned to an exact location on the device
    Info: Pin debug_switch[14] not assigned to an exact location on the device
    Info: Pin debug_switch[15] not assigned to an exact location on the device
    Info: Pin debug_switch[16] not assigned to an exact location on the device
    Info: Pin debug_switch[17] not assigned to an exact location on the device
    Info: Pin debug_led_red[0] not assigned to an exact location on the device
    Info: Pin debug_led_red[1] not assigned to an exact location on the device
    Info: Pin debug_led_red[2] not assigned to an exact location on the device
    Info: Pin debug_led_red[3] not assigned to an exact location on the device
    Info: Pin debug_led_red[4] not assigned to an exact location on the device
    Info: Pin debug_led_red[5] not assigned to an exact location on the device
    Info: Pin debug_led_red[6] not assigned to an exact location on the device
    Info: Pin debug_led_red[7] not assigned to an exact location on the device
    Info: Pin debug_led_red[8] not assigned to an exact location on the device
    Info: Pin debug_led_red[9] not assigned to an exact location on the device
    Info: Pin debug_led_red[10] not assigned to an exact location on the device
    Info: Pin debug_led_red[11] not assigned to an exact location on the device
    Info: Pin debug_led_red[12] not assigned to an exact location on the device
    Info: Pin debug_led_red[13] not assigned to an exact location on the device
    Info: Pin debug_led_red[14] not assigned to an exact location on the device
    Info: Pin debug_led_red[15] not assigned to an exact location on the device
    Info: Pin debug_led_red[16] not assigned to an exact location on the device
    Info: Pin debug_led_red[17] not assigned to an exact location on the device
    Info: Pin debug_led_grn[0] not assigned to an exact location on the device
    Info: Pin debug_led_grn[1] not assigned to an exact location on the device
    Info: Pin debug_led_grn[2] not assigned to an exact location on the device
    Info: Pin debug_led_grn[3] not assigned to an exact location on the device
    Info: Pin debug_led_grn[4] not assigned to an exact location on the device
    Info: Pin debug_led_grn[5] not assigned to an exact location on the device
    Info: Pin debug_num_0[0] not assigned to an exact location on the device
    Info: Pin debug_num_0[1] not assigned to an exact location on the device
    Info: Pin debug_num_0[2] not assigned to an exact location on the device
    Info: Pin debug_num_0[3] not assigned to an exact location on the device
    Info: Pin debug_num_1[0] not assigned to an exact location on the device
    Info: Pin debug_num_1[1] not assigned to an exact location on the device
    Info: Pin debug_num_1[2] not assigned to an exact location on the device
    Info: Pin debug_num_1[3] not assigned to an exact location on the device
    Info: Pin debug_num_2[0] not assigned to an exact location on the device
    Info: Pin debug_num_2[1] not assigned to an exact location on the device
    Info: Pin debug_num_2[2] not assigned to an exact location on the device
    Info: Pin debug_num_2[3] not assigned to an exact location on the device
    Info: Pin debug_num_3[0] not assigned to an exact location on the device
    Info: Pin debug_num_3[1] not assigned to an exact location on the device
    Info: Pin debug_num_3[2] not assigned to an exact location on the device
    Info: Pin debug_num_3[3] not assigned to an exact location on the device
    Info: Pin debug_num_4[0] not assigned to an exact location on the device
    Info: Pin debug_num_4[1] not assigned to an exact location on the device
    Info: Pin debug_num_4[2] not assigned to an exact location on the device
    Info: Pin debug_num_4[3] not assigned to an exact location on the device
    Info: Pin debug_num_5[0] not assigned to an exact location on the device
    Info: Pin debug_num_5[1] not assigned to an exact location on the device
    Info: Pin debug_num_5[2] not assigned to an exact location on the device
    Info: Pin debug_num_5[3] not assigned to an exact location on the device
    Info: Pin i_clock not assigned to an exact location on the device
    Info: Pin i_valid not assigned to an exact location on the device
    Info: Pin i_reset not assigned to an exact location on the device
    Info: Pin i_pixel[7] not assigned to an exact location on the device
    Info: Pin i_pixel[6] not assigned to an exact location on the device
    Info: Pin i_pixel[5] not assigned to an exact location on the device
    Info: Pin i_pixel[4] not assigned to an exact location on the device
    Info: Pin i_pixel[3] not assigned to an exact location on the device
    Info: Pin i_pixel[2] not assigned to an exact location on the device
    Info: Pin i_pixel[1] not assigned to an exact location on the device
    Info: Pin i_pixel[0] not assigned to an exact location on the device
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Critical Warning: Synopsys Design Constraints File file not found: 'kirsch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design
Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info: Assuming a default timing requirement
Info: Found 1 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:    1.000      i_clock
Info: Automatically promoted node i_clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 94 (unused VREF, 3.3V VCCIO, 31 input, 63 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 0% of the available device resources
    Info: Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: Started post-fitting delay annotation
Warning: Found 63 output pins without output pin load capacitance assignment
    Info: Pin "o_valid" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_edge" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_dir[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_dir[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_dir[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_mode[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_mode[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 382 megabytes
    Info: Processing ended: Sat Mar 26 03:10:24 2016
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_sta -t uw-chip-synth-quartus-timing.tcl kirsch
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Mar 26 03:10:25 2016
Info: Command: quartus_sta -t uw-chip-synth-quartus-timing.tcl kirsch
Info: Quartus(args): kirsch
Info: Detected changes in Quartus II Settings File (.qsf).
    Info: Assignment USE_TIMEQUEST_TIMING_ANALYZER changed value from OFF to ON.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name i_clock i_clock
Info: Fmax Summary
    Info:                Restricted
    Info:         Fmax         Fmax      Clock Note
    Info: ============ ============ ========== =====================
    Info:    94.65 MHz    94.65 MHz    i_clock   
Info: Report Timing: Found 5 setup paths (5 violated).  Worst case slack is -9.565
    Info: -setup
    Info: -pairs_only
    Info: -npaths 5
    Info: -detail path_only
    Info: -file {timing_chip_path.rpt}
Info: Report Timing: Found 5 setup paths (5 violated).  Worst case slack is -9.565
    Info: -setup
    Info: -pairs_only
    Info: -npaths 5
    Info: -detail path_only
    Info: -stdout
Info: Path #1: Setup slack is -9.565 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : valid[0]
    Info: To Node      : r3[9]
    Info: Launch Clock : i_clock
    Info: Latch Clock  : i_clock
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.923      2.923  R        clock network delay
    Info:      3.200      0.277     uTco  valid[0]
    Info:      3.200      0.000 RR  CELL  reg_valid_0_|regout
    Info:      3.849      0.649 RR    IC  ix28679z52926|datab
    Info:      4.310      0.461 RF  CELL  ix28679z52926|combout
    Info:      5.736      1.426 FF    IC  ix28679z52947|datad
    Info:      5.914      0.178 FF  CELL  ix28679z52947|combout
    Info:      7.288      1.374 FF    IC  stage1|ix15254z52935|datab
    Info:      7.783      0.495 FR  CELL  stage1|ix15254z52935|cout
    Info:      7.783      0.000 RR    IC  stage1|ix15254z52934|cin
    Info:      7.863      0.080 RF  CELL  stage1|ix15254z52934|cout
    Info:      7.863      0.000 FF    IC  stage1|ix15254z52933|cin
    Info:      7.943      0.080 FR  CELL  stage1|ix15254z52933|cout
    Info:      7.943      0.000 RR    IC  stage1|ix15254z52932|cin
    Info:      8.023      0.080 RF  CELL  stage1|ix15254z52932|cout
    Info:      8.023      0.000 FF    IC  stage1|ix15254z52931|cin
    Info:      8.103      0.080 FR  CELL  stage1|ix15254z52931|cout
    Info:      8.103      0.000 RR    IC  stage1|ix15254z52930|cin
    Info:      8.183      0.080 RF  CELL  stage1|ix15254z52930|cout
    Info:      8.183      0.000 FF    IC  stage1|ix15254z52929|cin
    Info:      8.263      0.080 FR  CELL  stage1|ix15254z52929|cout
    Info:      8.263      0.000 RR    IC  stage1|ix15254z52928|cin
    Info:      8.721      0.458 RR  CELL  stage1|ix15254z52928|combout
    Info:      9.560      0.839 RR    IC  stage1|ix15254z52937|datad
    Info:      9.738      0.178 RR  CELL  stage1|ix15254z52937|combout
    Info:     11.117      1.379 RR    IC  stage1|o_max_add_stage1_add9_1_ix15254z52936|datab
    Info:     11.612      0.495 RR  CELL  stage1|o_max_add_stage1_add9_1_ix15254z52936|cout
    Info:     11.612      0.000 RR    IC  stage1|o_max_add_stage1_add9_1_ix15254z52926|cin
    Info:     11.692      0.080 RF  CELL  stage1|o_max_add_stage1_add9_1_ix15254z52926|cout
    Info:     11.692      0.000 FF    IC  stage1|ix15254z52925|cin
    Info:     12.150      0.458 FR  CELL  stage1|ix15254z52925|combout
    Info:     12.457      0.307 RR    IC  stage1|o_max_add_stage1_add9_1_ix15254z52924|dataa
    Info:     12.974      0.517 RF  CELL  stage1|o_max_add_stage1_add9_1_ix15254z52924|cout
    Info:     12.974      0.000 FF    IC  stage1|ix15254z52923|cin
    Info:     13.432      0.458 FR  CELL  stage1|ix15254z52923|combout
    Info:     13.432      0.000 RR    IC  reg_r3_9_|datain
    Info:     13.528      0.096 RR  CELL  r3[9]
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.925      2.925  R        clock network delay
    Info:      3.963      0.038     uTsu  r3[9]
    Info: 
    Info: Data Arrival Time  :    13.528
    Info: Data Required Time :     3.963
    Info: Slack              :    -9.565 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #2: Setup slack is -9.407 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : valid[2]
    Info: To Node      : r3[9]
    Info: Launch Clock : i_clock
    Info: Latch Clock  : i_clock
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.923      2.923  R        clock network delay
    Info:      3.200      0.277     uTco  valid[2]
    Info:      3.200      0.000 FF  CELL  reg_valid_2_|regout
    Info:      4.874      1.674 FF    IC  ix28679z52970|dataa
    Info:      5.329      0.455 FR  CELL  ix28679z52970|combout
    Info:      5.865      0.536 RR    IC  ix28679z52968|datab
    Info:      6.386      0.521 RR  CELL  ix28679z52968|combout
    Info:      7.188      0.802 RR    IC  stage1|ix15254z52934|dataa
    Info:      7.705      0.517 RF  CELL  stage1|ix15254z52934|cout
    Info:      7.705      0.000 FF    IC  stage1|ix15254z52933|cin
    Info:      7.785      0.080 FR  CELL  stage1|ix15254z52933|cout
    Info:      7.785      0.000 RR    IC  stage1|ix15254z52932|cin
    Info:      7.865      0.080 RF  CELL  stage1|ix15254z52932|cout
    Info:      7.865      0.000 FF    IC  stage1|ix15254z52931|cin
    Info:      7.945      0.080 FR  CELL  stage1|ix15254z52931|cout
    Info:      7.945      0.000 RR    IC  stage1|ix15254z52930|cin
    Info:      8.025      0.080 RF  CELL  stage1|ix15254z52930|cout
    Info:      8.025      0.000 FF    IC  stage1|ix15254z52929|cin
    Info:      8.105      0.080 FR  CELL  stage1|ix15254z52929|cout
    Info:      8.105      0.000 RR    IC  stage1|ix15254z52928|cin
    Info:      8.563      0.458 RR  CELL  stage1|ix15254z52928|combout
    Info:      9.402      0.839 RR    IC  stage1|ix15254z52937|datad
    Info:      9.580      0.178 RR  CELL  stage1|ix15254z52937|combout
    Info:     10.959      1.379 RR    IC  stage1|o_max_add_stage1_add9_1_ix15254z52936|datab
    Info:     11.454      0.495 RR  CELL  stage1|o_max_add_stage1_add9_1_ix15254z52936|cout
    Info:     11.454      0.000 RR    IC  stage1|o_max_add_stage1_add9_1_ix15254z52926|cin
    Info:     11.534      0.080 RF  CELL  stage1|o_max_add_stage1_add9_1_ix15254z52926|cout
    Info:     11.534      0.000 FF    IC  stage1|ix15254z52925|cin
    Info:     11.992      0.458 FR  CELL  stage1|ix15254z52925|combout
    Info:     12.299      0.307 RR    IC  stage1|o_max_add_stage1_add9_1_ix15254z52924|dataa
    Info:     12.816      0.517 RF  CELL  stage1|o_max_add_stage1_add9_1_ix15254z52924|cout
    Info:     12.816      0.000 FF    IC  stage1|ix15254z52923|cin
    Info:     13.274      0.458 FR  CELL  stage1|ix15254z52923|combout
    Info:     13.274      0.000 RR    IC  reg_r3_9_|datain
    Info:     13.370      0.096 RR  CELL  r3[9]
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.925      2.925  R        clock network delay
    Info:      3.963      0.038     uTsu  r3[9]
    Info: 
    Info: Data Arrival Time  :    13.370
    Info: Data Required Time :     3.963
    Info: Slack              :    -9.407 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #3: Setup slack is -9.276 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : valid[1]
    Info: To Node      : r3[9]
    Info: Launch Clock : i_clock
    Info: Latch Clock  : i_clock
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.923      2.923  R        clock network delay
    Info:      3.200      0.277     uTco  valid[1]
    Info:      3.200      0.000 RR  CELL  reg_valid_1_|regout
    Info:      3.844      0.644 RR    IC  ix28679z52926|datad
    Info:      4.021      0.177 RF  CELL  ix28679z52926|combout
    Info:      5.447      1.426 FF    IC  ix28679z52947|datad
    Info:      5.625      0.178 FF  CELL  ix28679z52947|combout
    Info:      6.999      1.374 FF    IC  stage1|ix15254z52935|datab
    Info:      7.494      0.495 FR  CELL  stage1|ix15254z52935|cout
    Info:      7.494      0.000 RR    IC  stage1|ix15254z52934|cin
    Info:      7.574      0.080 RF  CELL  stage1|ix15254z52934|cout
    Info:      7.574      0.000 FF    IC  stage1|ix15254z52933|cin
    Info:      7.654      0.080 FR  CELL  stage1|ix15254z52933|cout
    Info:      7.654      0.000 RR    IC  stage1|ix15254z52932|cin
    Info:      7.734      0.080 RF  CELL  stage1|ix15254z52932|cout
    Info:      7.734      0.000 FF    IC  stage1|ix15254z52931|cin
    Info:      7.814      0.080 FR  CELL  stage1|ix15254z52931|cout
    Info:      7.814      0.000 RR    IC  stage1|ix15254z52930|cin
    Info:      7.894      0.080 RF  CELL  stage1|ix15254z52930|cout
    Info:      7.894      0.000 FF    IC  stage1|ix15254z52929|cin
    Info:      7.974      0.080 FR  CELL  stage1|ix15254z52929|cout
    Info:      7.974      0.000 RR    IC  stage1|ix15254z52928|cin
    Info:      8.432      0.458 RR  CELL  stage1|ix15254z52928|combout
    Info:      9.271      0.839 RR    IC  stage1|ix15254z52937|datad
    Info:      9.449      0.178 RR  CELL  stage1|ix15254z52937|combout
    Info:     10.828      1.379 RR    IC  stage1|o_max_add_stage1_add9_1_ix15254z52936|datab
    Info:     11.323      0.495 RR  CELL  stage1|o_max_add_stage1_add9_1_ix15254z52936|cout
    Info:     11.323      0.000 RR    IC  stage1|o_max_add_stage1_add9_1_ix15254z52926|cin
    Info:     11.403      0.080 RF  CELL  stage1|o_max_add_stage1_add9_1_ix15254z52926|cout
    Info:     11.403      0.000 FF    IC  stage1|ix15254z52925|cin
    Info:     11.861      0.458 FR  CELL  stage1|ix15254z52925|combout
    Info:     12.168      0.307 RR    IC  stage1|o_max_add_stage1_add9_1_ix15254z52924|dataa
    Info:     12.685      0.517 RF  CELL  stage1|o_max_add_stage1_add9_1_ix15254z52924|cout
    Info:     12.685      0.000 FF    IC  stage1|ix15254z52923|cin
    Info:     13.143      0.458 FR  CELL  stage1|ix15254z52923|combout
    Info:     13.143      0.000 RR    IC  reg_r3_9_|datain
    Info:     13.239      0.096 RR  CELL  r3[9]
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.925      2.925  R        clock network delay
    Info:      3.963      0.038     uTsu  r3[9]
    Info: 
    Info: Data Arrival Time  :    13.239
    Info: Data Required Time :     3.963
    Info: Slack              :    -9.276 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #4: Setup slack is -9.132 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : valid[0]
    Info: To Node      : r3[8]
    Info: Launch Clock : i_clock
    Info: Latch Clock  : i_clock
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.923      2.923  R        clock network delay
    Info:      3.200      0.277     uTco  valid[0]
    Info:      3.200      0.000 RR  CELL  reg_valid_0_|regout
    Info:      3.849      0.649 RR    IC  ix28679z52926|datab
    Info:      4.310      0.461 RF  CELL  ix28679z52926|combout
    Info:      5.736      1.426 FF    IC  ix28679z52947|datad
    Info:      5.914      0.178 FF  CELL  ix28679z52947|combout
    Info:      7.288      1.374 FF    IC  stage1|ix15254z52935|datab
    Info:      7.783      0.495 FR  CELL  stage1|ix15254z52935|cout
    Info:      7.783      0.000 RR    IC  stage1|ix15254z52934|cin
    Info:      7.863      0.080 RF  CELL  stage1|ix15254z52934|cout
    Info:      7.863      0.000 FF    IC  stage1|ix15254z52933|cin
    Info:      7.943      0.080 FR  CELL  stage1|ix15254z52933|cout
    Info:      7.943      0.000 RR    IC  stage1|ix15254z52932|cin
    Info:      8.023      0.080 RF  CELL  stage1|ix15254z52932|cout
    Info:      8.023      0.000 FF    IC  stage1|ix15254z52931|cin
    Info:      8.103      0.080 FR  CELL  stage1|ix15254z52931|cout
    Info:      8.103      0.000 RR    IC  stage1|ix15254z52930|cin
    Info:      8.183      0.080 RF  CELL  stage1|ix15254z52930|cout
    Info:      8.183      0.000 FF    IC  stage1|ix15254z52929|cin
    Info:      8.263      0.080 FR  CELL  stage1|ix15254z52929|cout
    Info:      8.263      0.000 RR    IC  stage1|ix15254z52928|cin
    Info:      8.721      0.458 RR  CELL  stage1|ix15254z52928|combout
    Info:      9.560      0.839 RR    IC  stage1|ix15254z52937|datad
    Info:      9.738      0.178 RR  CELL  stage1|ix15254z52937|combout
    Info:     11.117      1.379 RR    IC  stage1|o_max_add_stage1_add9_1_ix15254z52936|datab
    Info:     11.612      0.495 RR  CELL  stage1|o_max_add_stage1_add9_1_ix15254z52936|cout
    Info:     11.612      0.000 RR    IC  stage1|o_max_add_stage1_add9_1_ix15254z52926|cin
    Info:     11.692      0.080 RF  CELL  stage1|o_max_add_stage1_add9_1_ix15254z52926|cout
    Info:     11.692      0.000 FF    IC  stage1|ix15254z52925|cin
    Info:     12.150      0.458 FR  CELL  stage1|ix15254z52925|combout
    Info:     12.457      0.307 RR    IC  stage1|o_max_add_stage1_add9_1_ix15254z52924|dataa
    Info:     12.999      0.542 RR  CELL  stage1|o_max_add_stage1_add9_1_ix15254z52924|combout
    Info:     12.999      0.000 RR    IC  reg_r3_8_|datain
    Info:     13.095      0.096 RR  CELL  r3[8]
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.925      2.925  R        clock network delay
    Info:      3.963      0.038     uTsu  r3[8]
    Info: 
    Info: Data Arrival Time  :    13.095
    Info: Data Required Time :     3.963
    Info: Slack              :    -9.132 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #5: Setup slack is -9.067 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : e[0]
    Info: To Node      : r3[9]
    Info: Launch Clock : i_clock
    Info: Latch Clock  : i_clock
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.926      2.926  R        clock network delay
    Info:      3.203      0.277     uTco  e[0]
    Info:      3.203      0.000 FF  CELL  reg_e_0_|regout
    Info:      4.424      1.221 FF    IC  ix28679z52949|datad
    Info:      4.602      0.178 FF  CELL  ix28679z52949|combout
    Info:      4.895      0.293 FF    IC  ix28679z52947|datab
    Info:      5.416      0.521 FF  CELL  ix28679z52947|combout
    Info:      6.790      1.374 FF    IC  stage1|ix15254z52935|datab
    Info:      7.285      0.495 FR  CELL  stage1|ix15254z52935|cout
    Info:      7.285      0.000 RR    IC  stage1|ix15254z52934|cin
    Info:      7.365      0.080 RF  CELL  stage1|ix15254z52934|cout
    Info:      7.365      0.000 FF    IC  stage1|ix15254z52933|cin
    Info:      7.445      0.080 FR  CELL  stage1|ix15254z52933|cout
    Info:      7.445      0.000 RR    IC  stage1|ix15254z52932|cin
    Info:      7.525      0.080 RF  CELL  stage1|ix15254z52932|cout
    Info:      7.525      0.000 FF    IC  stage1|ix15254z52931|cin
    Info:      7.605      0.080 FR  CELL  stage1|ix15254z52931|cout
    Info:      7.605      0.000 RR    IC  stage1|ix15254z52930|cin
    Info:      7.685      0.080 RF  CELL  stage1|ix15254z52930|cout
    Info:      7.685      0.000 FF    IC  stage1|ix15254z52929|cin
    Info:      7.765      0.080 FR  CELL  stage1|ix15254z52929|cout
    Info:      7.765      0.000 RR    IC  stage1|ix15254z52928|cin
    Info:      8.223      0.458 RR  CELL  stage1|ix15254z52928|combout
    Info:      9.062      0.839 RR    IC  stage1|ix15254z52937|datad
    Info:      9.240      0.178 RR  CELL  stage1|ix15254z52937|combout
    Info:     10.619      1.379 RR    IC  stage1|o_max_add_stage1_add9_1_ix15254z52936|datab
    Info:     11.114      0.495 RR  CELL  stage1|o_max_add_stage1_add9_1_ix15254z52936|cout
    Info:     11.114      0.000 RR    IC  stage1|o_max_add_stage1_add9_1_ix15254z52926|cin
    Info:     11.194      0.080 RF  CELL  stage1|o_max_add_stage1_add9_1_ix15254z52926|cout
    Info:     11.194      0.000 FF    IC  stage1|ix15254z52925|cin
    Info:     11.652      0.458 FR  CELL  stage1|ix15254z52925|combout
    Info:     11.959      0.307 RR    IC  stage1|o_max_add_stage1_add9_1_ix15254z52924|dataa
    Info:     12.476      0.517 RF  CELL  stage1|o_max_add_stage1_add9_1_ix15254z52924|cout
    Info:     12.476      0.000 FF    IC  stage1|ix15254z52923|cin
    Info:     12.934      0.458 FR  CELL  stage1|ix15254z52923|combout
    Info:     12.934      0.000 RR    IC  reg_r3_9_|datain
    Info:     13.030      0.096 RR  CELL  r3[9]
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.925      2.925  R        clock network delay
    Info:      3.963      0.038     uTsu  r3[9]
    Info: 
    Info: Data Arrival Time  :    13.030
    Info: Data Required Time :     3.963
    Info: Slack              :    -9.067 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Evaluation of Tcl script uw-chip-synth-quartus-timing.tcl was successful
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 224 megabytes
    Info: Processing ended: Sat Mar 26 03:10:29 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:00
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_asm kirsch
Info: *******************************************************************
Info: Running Quartus II Assembler
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Mar 26 03:10:29 2016
Info: Command: quartus_asm kirsch
Info: Writing out detailed assembly data for power analysis
Info: Assembler is generating device programming files
Info: Quartus II Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 292 megabytes
    Info: Processing ended: Sat Mar 26 03:10:31 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_eda kirsch --simulation --tool=modelsim --format=vhdl
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Mar 26 03:10:32 2016
Info: Command: quartus_eda kirsch --simulation=on --tool=modelsim --format=vhdl
Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports
Info: Generated files "kirsch.vho" and "kirsch_vhd.sdo" in directory "simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Sat Mar 26 03:10:32 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_eda kirsch --simulation --tool=modelsim --format=verilog
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Mar 26 03:10:33 2016
Info: Command: quartus_eda kirsch --simulation=on --tool=modelsim --format=verilog
Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports
Info: Generated files "kirsch.vo" and "kirsch_v.sdo" in directory "simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Sat Mar 26 03:10:34 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap -c 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
** Warning: (vlib-34) Library already exists at "altera".
 QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap altera /opt-src/CMC/local/maagaard/kits-sim/altera/altera 
Modifying modelsim.ini
 ** Warning: (vlib-34) Library already exists at "altera_mf".
 QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap altera_mf /opt-src/CMC/local/maagaard/kits-sim/altera/altera_mf 
Modifying modelsim.ini
 ** Warning: (vlib-34) Library already exists at "lpm".
 QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap lpm /opt-src/CMC/local/maagaard/kits-sim/altera/lpm 
Modifying modelsim.ini
 ** Warning: (vlib-34) Library already exists at "cycloneii".
 QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap cycloneii /opt-src/CMC/local/maagaard/kits-sim/altera/cycloneii 
Modifying modelsim.ini

QuestaSim vcom 10.4a Compiler 2015.03 Mar 24 2015
Start time: 03:10:34 on Mar 26,2016
vcom -93 "+acc" -work work-msim mem.vhd kirsch_synth_pkg.vhd kirsch.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling architecture main of mem
-- Compiling package kirsch_synth_pkg
-- Compiling package body kirsch_synth_pkg
-- Loading package kirsch_synth_pkg
-- Compiling entity custom_max
-- Compiling architecture main of custom_max
-- Compiling entity stage1_hardware
-- Compiling architecture main of stage1_hardware
-- Compiling entity stage2_hardware
-- Compiling architecture main of stage2_hardware
-- Loading entity custom_max
-- Loading package kirsch_synth_pkg
-- Compiling entity kirsch
-- Compiling architecture main of kirsch
-- Loading entity mem
-- Loading entity stage1_hardware
-- Loading entity stage2_hardware
End time: 03:10:34 on Mar 26,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

QuestaSim vcom 10.4a Compiler 2015.03 Mar 24 2015
QuestaSim vcom 10.4a Compiler 2015.03 Mar 24 2015
Start time: 03:10:35 on Mar 26,2016
vcom -93 "+acc" -work work-msim uw_tmp/kirsch_chip.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package cycloneii_atom_pack
-- Loading package cycloneii_components
-- Compiling entity kirsch
-- Compiling architecture structure of kirsch
End time: 03:10:35 on Mar 26,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

QuestaSim vcom 10.4a Compiler 2015.03 Mar 24 2015
INFO: generic-gate       netlist         written to uw_tmp/kirsch_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/kirsch_logic.v
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: chip               netlist         written to uw_tmp/kirsch_chip.vhd
INFO: chip               area estimate   written to RPT/area_chip.rpt
INFO: 
INFO: ***********************************************
INFO: *
INFO: * uw-synth to DE2 was successful
INFO: * log file stored in LOG/uw-synth.log
INFO: *
INFO: ***********************************************
