$date
2023-11-07T08:26+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module MACUnit $end
 $var wire 8 Y io_in_a $end
 $var wire 8 Z io_in_b $end
 $var wire 32 \ io_in_c $end
 $var wire 1 #f mul $end
 $var wire 1 $! rca $end
 $var wire 32 $> io_out_c $end
 $var wire 1 $[ clock $end
 $var wire 1 %N reset $end
  $scope module mul.pp_compressor4_2.csa4_2_10 $end
  $upscope $end
  $scope module mul $end
   $var wire 8 I input_multiplicand $end
   $var wire 8 V input_multiplier $end
   $var wire 16 ") output_product $end
   $var wire 1 "8 rca $end
   $var wire 1 "9 pp_compressor4_2 $end
   $var wire 1 $L pp_compressor3_2 $end
   $var wire 1 &Z booth2_encoder $end
   $var wire 1 &| clock $end
   $var wire 1 '` pp_generator $end
   $var wire 1 'v reset $end
    $scope module pp_compressor3_2 $end
     $var wire 4 ! output_C_lo_lo $end
     $var wire 2 " output_S_lo_hi_hi $end
     $var wire 16 ( input_pp1_in $end
     $var wire 4 - output_C_lo_hi $end
     $var wire 2 . output_S_lo_hi_lo $end
     $var wire 2 6 output_C_hi_lo_hi $end
     $var wire 2 D output_C_hi_lo_lo $end
     $var wire 2 ^ output_S_hi_lo_hi $end
     $var wire 2 w output_S_hi_lo_lo $end
     $var wire 16 "1 input_pp2_in $end
     $var wire 16 "b output_C $end
     $var wire 16 "e output_S $end
     $var wire 4 "z output_S_lo_lo $end
     $var wire 4 #+ output_S_lo_hi $end
     $var wire 2 #D output_C_lo_hi_lo $end
     $var wire 2 #Q output_S_lo_lo_lo $end
     $var wire 1 #Y s_comb_10 $end
     $var wire 2 #] output_C_lo_hi_hi $end
     $var wire 1 #_ s_comb_15 $end
     $var wire 1 #` s_comb_14 $end
     $var wire 1 #a s_comb_13 $end
     $var wire 1 #b s_comb_12 $end
     $var wire 1 #c s_comb_11 $end
     $var wire 2 #s output_S_lo_lo_hi $end
     $var wire 4 #t output_C_hi_lo $end
     $var wire 1 $2 c_comb_10 $end
     $var wire 8 $C output_S_lo $end
     $var wire 8 $T output_S_hi $end
     $var wire 2 %" output_S_hi_hi_lo $end
     $var wire 1 %# s_comb_3 $end
     $var wire 1 %$ s_comb_2 $end
     $var wire 1 %% s_comb_1 $end
     $var wire 1 %& p_comb_0 $end
     $var wire 1 %' s_comb_0 $end
     $var wire 1 %( p_comb_1 $end
     $var wire 1 %) s_comb_7 $end
     $var wire 1 %* p_comb_2 $end
     $var wire 1 %+ s_comb_6 $end
     $var wire 1 %, p_comb_3 $end
     $var wire 1 %- s_comb_5 $end
     $var wire 1 %. p_comb_4 $end
     $var wire 1 %/ s_comb_4 $end
     $var wire 1 %0 p_comb_5 $end
     $var wire 1 %1 p_comb_6 $end
     $var wire 1 %2 p_comb_7 $end
     $var wire 1 %3 s_comb_9 $end
     $var wire 1 %4 p_comb_8 $end
     $var wire 1 %5 s_comb_8 $end
     $var wire 1 %6 p_comb_9 $end
     $var wire 2 %; output_S_hi_hi_hi $end
     $var wire 2 %= output_C_hi_hi_lo $end
     $var wire 1 %O c_comb_11 $end
     $var wire 1 %P c_comb_12 $end
     $var wire 1 %Q c_comb_13 $end
     $var wire 1 %R c_comb_14 $end
     $var wire 1 %T c_comb_15 $end
     $var wire 4 %^ output_C_hi_hi $end
     $var wire 2 %d output_C_hi_hi_hi $end
     $var wire 1 &S g_comb_10 $end
     $var wire 1 &T g_comb_13 $end
     $var wire 1 &U g_comb_14 $end
     $var wire 1 &V g_comb_11 $end
     $var wire 1 &W g_comb_12 $end
     $var wire 1 &X g_comb_15 $end
     $var wire 16 &_ input_pp0_in $end
     $var wire 2 &z output_C_lo_lo_lo $end
     $var wire 4 '# output_S_hi_hi $end
     $var wire 1 '% g_comb_1 $end
     $var wire 1 '& g_comb_0 $end
     $var wire 1 '' g_comb_3 $end
     $var wire 1 '( g_comb_2 $end
     $var wire 1 '* g_comb_9 $end
     $var wire 1 '+ g_comb_8 $end
     $var wire 1 ', g_comb_5 $end
     $var wire 1 '- g_comb_4 $end
     $var wire 1 '. g_comb_7 $end
     $var wire 1 '/ g_comb_6 $end
     $var wire 1 '9 p_comb_14 $end
     $var wire 1 ': p_comb_15 $end
     $var wire 1 '; p_comb_12 $end
     $var wire 1 '< p_comb_13 $end
     $var wire 1 '= p_comb_10 $end
     $var wire 1 '> p_comb_11 $end
     $var wire 1 'U c_comb_1 $end
     $var wire 1 'V c_comb_0 $end
     $var wire 1 'W c_comb_3 $end
     $var wire 1 'X c_comb_2 $end
     $var wire 1 'Y c_comb_5 $end
     $var wire 1 'Z c_comb_4 $end
     $var wire 1 '[ c_comb_7 $end
     $var wire 1 '\ c_comb_6 $end
     $var wire 1 '] c_comb_9 $end
     $var wire 1 '^ c_comb_8 $end
     $var wire 2 'b output_C_lo_lo_hi $end
     $var wire 4 'h output_S_hi_lo $end
     $var wire 8 'r output_C_lo $end
     $var wire 8 '} output_C_hi $end
    $upscope $end
    $scope module pp_generator $end
     $var wire 6 # pp_temp_0_hi $end
     $var wire 1 + reset $end
     $var wire 10 0 pp_temp_0_lo $end
     $var wire 16 "2 pp3 $end
     $var wire 16 "3 pp2 $end
     $var wire 16 "4 pp1 $end
     $var wire 16 "5 pp0 $end
     $var wire 6 "< pp_temp_1_hi $end
     $var wire 8 "` inputData_multiplicand $end
     $var wire 10 "a pp_temp_1_lo $end
     $var wire 16 "r outputData_pp1_out $end
     $var wire 16 "} outputData_pp3_out $end
     $var wire 4 #, inputCtrl_Set0 $end
     $var wire 15 #F pp1_hi $end
     $var wire 6 $? pp_temp_2_hi $end
     $var wire 10 $K pp_temp_2_lo $end
     $var wire 16 $O sign_com $end
     $var wire 16 $S outputData_sig_out $end
     $var wire 1 $W E_inv_3 $end
     $var wire 1 $X E_inv_2 $end
     $var wire 1 $Y E_inv_1 $end
     $var wire 1 $Z E_inv_0 $end
     $var wire 4 $t inputCtrl_inv $end
     $var wire 9 $v pp_set_3 $end
     $var wire 9 $w pp_set_2 $end
     $var wire 9 $x pp_set_1 $end
     $var wire 9 $y pp_set_0 $end
     $var wire 3 $z pp2_lo $end
     $var wire 4 %8 inputCtrl_X2 $end
     $var wire 1 %z E_0 $end
     $var wire 1 %{ E_1 $end
     $var wire 13 %} pp2_hi $end
     $var wire 1 &% E_2 $end
     $var wire 1 && E_3 $end
     $var wire 16 &I outputData_pp0_out $end
     $var wire 9 &Y pp_X2_1 $end
     $var wire 9 &[ pp_X2_0 $end
     $var wire 9 &\ pp_X2_3 $end
     $var wire 9 &] pp_X2_2 $end
     $var wire 16 &} outputData_pp2_out $end
     $var wire 6 '" pp_temp_3_hi $end
     $var wire 10 '6 sign_com_hi $end
     $var wire 10 'A pp_temp_3_lo $end
     $var wire 11 'B pp3_hi $end
     $var wire 5 'N pp3_lo $end
     $var wire 5 'q pp_temp_0_hi_hi $end
     $var wire 1 's clock $end
     $var wire 9 'x pp_inv_0 $end
     $var wire 9 'y pp_inv_3 $end
     $var wire 9 '{ pp_inv_1 $end
     $var wire 9 '| pp_inv_2 $end
     $var wire 16 (# pp_temp_1 $end
     $var wire 16 ($ pp_temp_0 $end
     $var wire 16 (% pp_temp_3 $end
     $var wire 16 (' pp_temp_2 $end
    $upscope $end
    $scope module pp_compressor4_2 $end
     $var wire 1 ' csa4_2 $end
     $var wire 2 ) c_comb_int_lo_lo_hi $end
     $var wire 16 / input_pp2_in $end
     $var wire 1 7 csa4_2_9 $end
     $var wire 1 8 csa4_2_8 $end
     $var wire 1 9 csa4_2_7 $end
     $var wire 1 : csa4_2_6 $end
     $var wire 1 ; csa4_2_5 $end
     $var wire 1 < csa4_2_4 $end
     $var wire 1 = csa4_2_3 $end
     $var wire 1 > csa4_2_2 $end
     $var wire 1 ? csa4_2_1 $end
     $var wire 2 K output_S_lo_lo_hi $end
     $var wire 2 L output_S_hi_hi_lo $end
     $var wire 2 N c_comb_int_hi_hi_lo $end
     $var wire 2 U c_comb_int_lo_lo_lo $end
     $var wire 2 W output_S_lo_lo_lo $end
     $var wire 2 j output_S_hi_hi_hi $end
     $var wire 4 "d output_S_hi_lo $end
     $var wire 4 "f c_comb_int_lo_lo $end
     $var wire 16 "i output_S $end
     $var wire 16 "j output_C $end
     $var wire 1 "k csa4_2_10 $end
     $var wire 1 "l csa4_2_15 $end
     $var wire 1 "m csa4_2_12 $end
     $var wire 1 "o csa4_2_11 $end
     $var wire 1 "p csa4_2_14 $end
     $var wire 1 "q csa4_2_13 $end
     $var wire 4 "t c_comb_int_lo_hi $end
     $var wire 2 "w c_comb_int_hi_hi_hi $end
     $var wire 1 #0 s_comb_0 $end
     $var wire 1 #6 s_comb_6 $end
     $var wire 1 #8 s_comb_5 $end
     $var wire 1 #: s_comb_8 $end
     $var wire 1 #< s_comb_7 $end
     $var wire 1 #> s_comb_2 $end
     $var wire 1 #? s_comb_1 $end
     $var wire 1 #A s_comb_4 $end
     $var wire 1 #C s_comb_3 $end
     $var wire 1 #E s_comb_9 $end
     $var wire 1 #G c_comb_13 $end
     $var wire 1 #H c_comb_12 $end
     $var wire 1 #I c_comb_11 $end
     $var wire 1 #K c_comb_10 $end
     $var wire 1 #L c_comb_15 $end
     $var wire 1 #M c_comb_14 $end
     $var wire 16 #~ input_pp0_in $end
     $var wire 2 $@ c_comb_int_lo_hi_hi $end
     $var wire 2 $B output_S_lo_hi_hi $end
     $var wire 2 $M c_comb_int_lo_hi_lo $end
     $var wire 2 $P output_S_lo_hi_lo $end
     $var wire 8 $Q output_S_lo $end
     $var wire 2 $R output_S_hi_lo_hi $end
     $var wire 2 $e c_comb_int_hi_lo_lo $end
     $var wire 8 $r output_S_hi $end
     $var wire 2 $s output_S_hi_lo_lo $end
     $var wire 4 %7 output_S_hi_hi $end
     $var wire 1 %> c_temp_6 $end
     $var wire 1 %? c_temp_7 $end
     $var wire 1 %@ c_temp_8 $end
     $var wire 1 %A c_temp_9 $end
     $var wire 1 %G c_temp_0 $end
     $var wire 1 %H c_temp_1 $end
     $var wire 1 %I c_temp_2 $end
     $var wire 1 %J c_temp_3 $end
     $var wire 1 %K c_temp_4 $end
     $var wire 1 %L c_temp_5 $end
     $var wire 16 %X input_pp3_in $end
     $var wire 1 %g c_comb_3 $end
     $var wire 1 %i c_comb_4 $end
     $var wire 1 %k c_comb_1 $end
     $var wire 1 %m c_comb_2 $end
     $var wire 1 %n c_comb_7 $end
     $var wire 1 %o c_comb_8 $end
     $var wire 1 %p c_comb_5 $end
     $var wire 1 %q c_comb_6 $end
     $var wire 1 %r c_comb_9 $end
     $var wire 1 %w c_comb_0 $end
     $var wire 16 &) input_pp1_in $end
     $var wire 1 &` s_comb_12 $end
     $var wire 1 &a s_comb_13 $end
     $var wire 1 &b s_comb_10 $end
     $var wire 1 &c s_comb_11 $end
     $var wire 1 &d s_comb_14 $end
     $var wire 1 &e s_comb_15 $end
     $var wire 1 &p c_temp_12 $end
     $var wire 1 &q c_temp_11 $end
     $var wire 1 &r c_temp_10 $end
     $var wire 1 &s c_temp_15 $end
     $var wire 1 &t c_temp_14 $end
     $var wire 1 &u c_temp_13 $end
     $var wire 8 &w c_comb_int_lo $end
     $var wire 16 &y c_comb_int $end
     $var wire 4 &~ output_S_lo_hi $end
     $var wire 4 '$ c_comb_int_hi_hi $end
     $var wire 8 ') c_comb_int_hi $end
     $var wire 4 '8 output_S_lo_lo $end
     $var wire 4 '? c_comb_int_hi_lo $end
     $var wire 2 'I c_comb_int_hi_lo_hi $end
      $scope module csa4_2_8 $end
       $var wire 1 $ input_cin $end
       $var wire 1 "- output_S $end
       $var wire 1 ". output_cout $end
       $var wire 1 "0 output_C $end
       $var wire 1 #$ input_i4 $end
       $var wire 1 #% input_i2 $end
       $var wire 1 #& input_i3 $end
       $var wire 1 #' input_i1 $end
      $upscope $end
      $scope module csa4_2_11 $end
       $var wire 1 & input_cin $end
       $var wire 1 $D output_cout $end
       $var wire 1 $d input_i1 $end
       $var wire 1 $f input_i4 $end
       $var wire 1 $g input_i3 $end
       $var wire 1 $h input_i2 $end
       $var wire 1 %: output_C $end
       $var wire 1 %< output_S $end
      $upscope $end
      $scope module csa4_2_6 $end
       $var wire 1 * input_i4 $end
       $var wire 1 x input_i3 $end
       $var wire 1 y input_i2 $end
       $var wire 1 z input_i1 $end
       $var wire 1 &3 output_cout $end
       $var wire 1 &C input_cin $end
       $var wire 1 'u output_C $end
       $var wire 1 'w output_S $end
      $upscope $end
      $scope module csa4_2_1 $end
       $var wire 1 1 input_i3 $end
       $var wire 1 2 input_i4 $end
       $var wire 1 4 input_i1 $end
       $var wire 1 5 input_i2 $end
       $var wire 1 F input_cin $end
       $var wire 1 a output_S $end
       $var wire 1 b output_C $end
       $var wire 1 &* output_cout $end
      $upscope $end
      $scope module csa4_2_7 $end
       $var wire 1 @ output_C $end
       $var wire 1 B output_S $end
       $var wire 1 #p input_cin $end
       $var wire 1 &2 output_cout $end
       $var wire 1 '1 input_i2 $end
       $var wire 1 '2 input_i1 $end
       $var wire 1 '3 input_i4 $end
       $var wire 1 '4 input_i3 $end
      $upscope $end
      $scope module csa4_2_10 $end
       $var wire 1 C output_cout $end
       $var wire 1 %S input_i2 $end
       $var wire 1 %U input_i1 $end
       $var wire 1 %V input_i4 $end
       $var wire 1 %W input_i3 $end
       $var wire 1 'H output_C $end
       $var wire 1 'K output_S $end
       $var wire 1 'i input_cin $end
      $upscope $end
      $scope module csa4_2_14 $end
       $var wire 1 G output_cout $end
       $var wire 1 H output_C $end
       $var wire 1 J output_S $end
       $var wire 1 O input_i4 $end
       $var wire 1 P input_i3 $end
       $var wire 1 Q input_i2 $end
       $var wire 1 S input_i1 $end
       $var wire 1 'z input_cin $end
      $upscope $end
      $scope module csa4_2_2 $end
       $var wire 1 R output_S $end
       $var wire 1 T output_C $end
       $var wire 1 ", output_cout $end
       $var wire 1 "K input_i4 $end
       $var wire 1 "L input_i1 $end
       $var wire 1 "M input_i3 $end
       $var wire 1 "N input_i2 $end
       $var wire 1 &{ input_cin $end
      $upscope $end
      $scope module csa4_2_15 $end
       $var wire 1 [ output_S $end
       $var wire 1 ] output_C $end
       $var wire 1 #. input_i1 $end
       $var wire 1 #N input_i3 $end
       $var wire 1 #O input_i2 $end
       $var wire 1 #P input_i4 $end
       $var wire 1 $3 input_cin $end
       $var wire 1 $E output_cout $end
      $upscope $end
      $scope module csa4_2_13 $end
       $var wire 1 d input_i4 $end
       $var wire 1 e input_i2 $end
       $var wire 1 f input_i3 $end
       $var wire 1 g input_i1 $end
       $var wire 1 #/ output_cout $end
       $var wire 1 #o input_cin $end
       $var wire 1 '~ output_S $end
       $var wire 1 (" output_C $end
      $upscope $end
      $scope module csa4_2_12 $end
       $var wire 1 l output_cout $end
       $var wire 1 "> input_i3 $end
       $var wire 1 "@ input_i4 $end
       $var wire 1 "F input_i1 $end
       $var wire 1 "H input_i2 $end
       $var wire 1 $U output_S $end
       $var wire 1 $V output_C $end
       $var wire 1 'G input_cin $end
      $upscope $end
      $scope module csa4_2_5 $end
       $var wire 1 "+ output_cout $end
       $var wire 1 "n output_S $end
       $var wire 1 "s output_C $end
       $var wire 1 "~ input_cin $end
       $var wire 1 #" input_i1 $end
       $var wire 1 ## input_i2 $end
       $var wire 1 #) input_i3 $end
       $var wire 1 #* input_i4 $end
      $upscope $end
      $scope module csa4_2_9 $end
       $var wire 1 "/ output_cout $end
       $var wire 1 "v input_cin $end
       $var wire 1 $| input_i4 $end
       $var wire 1 $} input_i3 $end
       $var wire 1 $~ input_i2 $end
       $var wire 1 %! input_i1 $end
       $var wire 1 'm output_C $end
       $var wire 1 'o output_S $end
      $upscope $end
      $scope module csa4_2 $end
       $var wire 1 "6 input_cin $end
       $var wire 1 #y output_S $end
       $var wire 1 #{ output_cout $end
       $var wire 1 #| output_C $end
       $var wire 1 'j input_i1 $end
       $var wire 1 'k input_i2 $end
       $var wire 1 'l input_i3 $end
       $var wire 1 'n input_i4 $end
      $upscope $end
      $scope module csa4_2_3 $end
       $var wire 1 "g input_cin $end
       $var wire 1 %B input_i4 $end
       $var wire 1 %C input_i3 $end
       $var wire 1 %E input_i2 $end
       $var wire 1 %F input_i1 $end
       $var wire 1 &' output_C $end
       $var wire 1 &( output_S $end
       $var wire 1 &4 output_cout $end
      $upscope $end
      $scope module csa4_2_4 $end
       $var wire 1 $1 input_cin $end
       $var wire 1 %D output_S $end
       $var wire 1 %M output_C $end
       $var wire 1 &- output_cout $end
       $var wire 1 'C input_i2 $end
       $var wire 1 'D input_i3 $end
       $var wire 1 'E input_i4 $end
       $var wire 1 'M input_i1 $end
      $upscope $end
    $upscope $end
    $scope module booth2_encoder $end
     $var wire 2 E output_X2_hi $end
     $var wire 2 M output_X2_lo $end
     $var wire 2 ` output_set0_lo $end
     $var wire 9 c multiplier2 $end
     $var wire 2 k output_set0_hi $end
     $var wire 1 "O X2Bools_1 $end
     $var wire 1 "P X2Bools_2 $end
     $var wire 1 "Q X2Bools_0 $end
     $var wire 1 "R X2Bools_3 $end
     $var wire 4 "y output_inv $end
     $var wire 4 "{ output_X2 $end
     $var wire 4 #= output_set0 $end
     $var wire 3 #u bits_1 $end
     $var wire 3 #v bits_0 $end
     $var wire 3 #w bits_3 $end
     $var wire 3 #x bits_2 $end
     $var wire 2 #} output_inv_hi $end
     $var wire 1 $G invBools_0 $end
     $var wire 1 $H invBools_1 $end
     $var wire 1 $I invBools_2 $end
     $var wire 1 $J invBools_3 $end
     $var wire 2 $_ output_inv_lo $end
     $var wire 1 'c set0Bools_2 $end
     $var wire 1 'd set0Bools_1 $end
     $var wire 1 'e set0Bools_0 $end
     $var wire 1 'f set0Bools_3 $end
     $var wire 8 (! input_multiplier $end
    $upscope $end
    $scope module rca $end
     $var wire 2 _ output_S_hi_hi_hi $end
     $var wire 16 h input_a_in $end
     $var wire 2 "* output_S_lo_lo_hi $end
     $var wire 2 ": output_S_lo_lo_lo $end
     $var wire 16 "^ output_S $end
     $var wire 2 "x output_S_hi_lo_hi $end
     $var wire 2 #! output_S_hi_lo_lo $end
     $var wire 4 #( output_S_lo_lo $end
     $var wire 4 #J output_S_lo_hi $end
     $var wire 1 $" c_comb_9 $end
     $var wire 1 $# c_comb_8 $end
     $var wire 1 $$ c_comb_7 $end
     $var wire 1 $% c_comb_6 $end
     $var wire 1 $& c_comb_5 $end
     $var wire 1 $' g_comb_10 $end
     $var wire 1 $( c_comb_4 $end
     $var wire 1 $) g_comb_11 $end
     $var wire 1 $* c_comb_3 $end
     $var wire 1 $+ g_comb_12 $end
     $var wire 1 $, c_comb_2 $end
     $var wire 1 $- c_comb_1 $end
     $var wire 1 $. c_comb_0 $end
     $var wire 1 $/ g_comb_13 $end
     $var wire 1 $0 g_comb_14 $end
     $var wire 1 $4 p_comb_9 $end
     $var wire 1 $5 p_comb_7 $end
     $var wire 1 $6 p_comb_8 $end
     $var wire 1 $7 p_comb_5 $end
     $var wire 1 $8 p_comb_6 $end
     $var wire 1 $9 p_comb_3 $end
     $var wire 1 $: p_comb_4 $end
     $var wire 1 $; p_comb_1 $end
     $var wire 1 $< p_comb_2 $end
     $var wire 1 $= p_comb_0 $end
     $var wire 1 $\ s_comb_14 $end
     $var wire 1 $] s_comb_13 $end
     $var wire 1 $^ s_comb_15 $end
     $var wire 1 $` s_comb_10 $end
     $var wire 1 $a s_comb_12 $end
     $var wire 1 $b s_comb_11 $end
     $var wire 1 %Y s_comb_1 $end
     $var wire 1 %Z s_comb_0 $end
     $var wire 1 %[ s_comb_3 $end
     $var wire 1 %\ s_comb_2 $end
     $var wire 1 %] s_comb_5 $end
     $var wire 1 %_ s_comb_4 $end
     $var wire 1 %` s_comb_7 $end
     $var wire 1 %a s_comb_6 $end
     $var wire 1 %b s_comb_9 $end
     $var wire 1 %c s_comb_8 $end
     $var wire 1 %e input_c_in $end
     $var wire 1 %| p_comb_15 $end
     $var wire 1 %~ p_comb_14 $end
     $var wire 1 &! p_comb_13 $end
     $var wire 1 &" p_comb_12 $end
     $var wire 1 &# p_comb_11 $end
     $var wire 1 &$ p_comb_10 $end
     $var wire 2 &+ output_S_lo_hi_hi $end
     $var wire 1 &E g_comb_1 $end
     $var wire 1 &F g_comb_0 $end
     $var wire 1 &G g_comb_5 $end
     $var wire 1 &J g_comb_4 $end
     $var wire 1 &K g_comb_3 $end
     $var wire 1 &L g_comb_2 $end
     $var wire 1 &M g_comb_9 $end
     $var wire 1 &O g_comb_8 $end
     $var wire 1 &Q g_comb_7 $end
     $var wire 1 &R g_comb_6 $end
     $var wire 2 '0 output_S_lo_hi_lo $end
     $var wire 2 '5 output_S_hi_hi_lo $end
     $var wire 8 'J output_S_lo $end
     $var wire 4 'L output_S_hi_lo $end
     $var wire 1 'O c_comb_15 $end
     $var wire 1 'P c_comb_13 $end
     $var wire 1 'Q c_comb_14 $end
     $var wire 1 'R c_comb_11 $end
     $var wire 1 'S c_comb_12 $end
     $var wire 1 'T c_comb_10 $end
     $var wire 8 'g output_S_hi $end
     $var wire 16 'p input_b_in $end
     $var wire 4 (& output_S_hi_hi $end
    $upscope $end
  $upscope $end
  $scope module mul.pp_compressor4_2.csa4_2_15 $end
  $upscope $end
  $scope module mul.booth2_encoder $end
  $upscope $end
  $scope module mul.pp_compressor4_2.csa4_2_12 $end
  $upscope $end
  $scope module mul.pp_compressor4_2.csa4_2_11 $end
  $upscope $end
  $scope module mul.pp_compressor4_2.csa4_2_9 $end
  $upscope $end
  $scope module mul.pp_compressor4_2.csa4_2_14 $end
  $upscope $end
  $scope module mul.pp_compressor4_2.csa4_2_8 $end
  $upscope $end
  $scope module mul.pp_compressor4_2.csa4_2_13 $end
  $upscope $end
  $scope module mul.pp_compressor4_2.csa4_2 $end
  $upscope $end
  $scope module mul.pp_compressor4_2.csa4_2_7 $end
  $upscope $end
  $scope module mul.rca $end
  $upscope $end
  $scope module mul.pp_compressor4_2.csa4_2_6 $end
  $upscope $end
  $scope module rca $end
   $var wire 16 % output_S_lo $end
   $var wire 2 , output_S_hi_lo_lo_lo $end
   $var wire 16 3 output_S_hi $end
   $var wire 2 A output_S_hi_lo_lo_hi $end
   $var wire 32 X input_a_in $end
   $var wire 2 i output_S_hi_hi_hi_lo $end
   $var wire 1 m s_comb_22 $end
   $var wire 1 n s_comb_23 $end
   $var wire 1 o s_comb_24 $end
   $var wire 1 p s_comb_25 $end
   $var wire 1 q s_comb_20 $end
   $var wire 1 r s_comb_21 $end
   $var wire 1 s s_comb_26 $end
   $var wire 1 t s_comb_27 $end
   $var wire 1 u s_comb_28 $end
   $var wire 1 v s_comb_29 $end
   $var wire 1 { s_comb_30 $end
   $var wire 1 | s_comb_31 $end
   $var wire 1 } s_comb_11 $end
   $var wire 1 ~ s_comb_12 $end
   $var wire 1 "! s_comb_13 $end
   $var wire 1 "" s_comb_14 $end
   $var wire 1 "# s_comb_10 $end
   $var wire 1 "$ s_comb_19 $end
   $var wire 1 "% s_comb_15 $end
   $var wire 1 "& s_comb_16 $end
   $var wire 1 "' s_comb_17 $end
   $var wire 1 "( s_comb_18 $end
   $var wire 2 "7 output_S_lo_lo_hi_hi $end
   $var wire 4 "; output_S_hi_hi_lo $end
   $var wire 1 "= g_comb_19 $end
   $var wire 1 "? g_comb_18 $end
   $var wire 1 "A g_comb_17 $end
   $var wire 1 "B g_comb_16 $end
   $var wire 1 "C g_comb_15 $end
   $var wire 1 "D g_comb_14 $end
   $var wire 1 "E g_comb_13 $end
   $var wire 1 "G g_comb_12 $end
   $var wire 1 "I g_comb_11 $end
   $var wire 1 "J g_comb_10 $end
   $var wire 1 "S g_comb_29 $end
   $var wire 1 "T g_comb_28 $end
   $var wire 1 "U g_comb_27 $end
   $var wire 1 "V g_comb_26 $end
   $var wire 1 "W g_comb_25 $end
   $var wire 1 "X g_comb_24 $end
   $var wire 1 "Y g_comb_23 $end
   $var wire 1 "Z g_comb_22 $end
   $var wire 1 "[ g_comb_21 $end
   $var wire 1 "\ g_comb_20 $end
   $var wire 1 "] g_comb_30 $end
   $var wire 4 "_ output_S_lo_lo_hi $end
   $var wire 4 "c output_S_hi_hi_hi $end
   $var wire 32 "h output_S $end
   $var wire 2 "u output_S_lo_lo_hi_lo $end
   $var wire 4 "| output_S_lo_lo_lo $end
   $var wire 8 #- output_S_lo_lo $end
   $var wire 1 #1 s_comb_2 $end
   $var wire 1 #2 s_comb_3 $end
   $var wire 1 #3 s_comb_0 $end
   $var wire 1 #4 s_comb_1 $end
   $var wire 1 #5 s_comb_6 $end
   $var wire 1 #7 s_comb_7 $end
   $var wire 1 #9 s_comb_4 $end
   $var wire 1 #; s_comb_5 $end
   $var wire 1 #@ s_comb_8 $end
   $var wire 1 #B s_comb_9 $end
   $var wire 8 #R output_S_lo_hi $end
   $var wire 1 #S c_comb_19 $end
   $var wire 1 #T c_comb_16 $end
   $var wire 1 #U c_comb_15 $end
   $var wire 1 #V c_comb_18 $end
   $var wire 1 #W c_comb_17 $end
   $var wire 1 #X c_comb_12 $end
   $var wire 1 #Z c_comb_11 $end
   $var wire 1 #[ c_comb_14 $end
   $var wire 1 #\ c_comb_13 $end
   $var wire 1 #^ c_comb_10 $end
   $var wire 1 #d c_comb_27 $end
   $var wire 1 #e c_comb_26 $end
   $var wire 1 #g c_comb_29 $end
   $var wire 1 #h c_comb_28 $end
   $var wire 1 #i c_comb_23 $end
   $var wire 1 #j c_comb_22 $end
   $var wire 1 #k c_comb_25 $end
   $var wire 1 #l c_comb_24 $end
   $var wire 1 #m c_comb_21 $end
   $var wire 1 #n c_comb_20 $end
   $var wire 1 #q c_comb_30 $end
   $var wire 1 #r c_comb_31 $end
   $var wire 1 #z p_comb_0 $end
   $var wire 2 $A output_S_hi_lo_hi_lo $end
   $var wire 1 $F input_c_in $end
   $var wire 2 $N output_S_hi_lo_hi_hi $end
   $var wire 2 $c output_S_lo_hi_lo_hi $end
   $var wire 1 $i p_comb_9 $end
   $var wire 1 $j p_comb_8 $end
   $var wire 1 $k p_comb_7 $end
   $var wire 1 $l p_comb_6 $end
   $var wire 1 $m p_comb_5 $end
   $var wire 1 $n p_comb_4 $end
   $var wire 1 $o p_comb_3 $end
   $var wire 1 $p p_comb_2 $end
   $var wire 1 $q p_comb_1 $end
   $var wire 2 $u output_S_hi_hi_lo_lo $end
   $var wire 2 ${ output_S_lo_hi_lo_lo $end
   $var wire 2 %9 output_S_hi_hi_lo_hi $end
   $var wire 1 %f c_comb_3 $end
   $var wire 1 %h c_comb_2 $end
   $var wire 1 %j c_comb_1 $end
   $var wire 1 %l c_comb_0 $end
   $var wire 1 %s c_comb_9 $end
   $var wire 1 %t c_comb_8 $end
   $var wire 1 %u c_comb_7 $end
   $var wire 1 %v c_comb_6 $end
   $var wire 1 %x c_comb_5 $end
   $var wire 1 %y c_comb_4 $end
   $var wire 1 &, p_comb_16 $end
   $var wire 1 &. p_comb_17 $end
   $var wire 1 &/ p_comb_14 $end
   $var wire 1 &0 p_comb_15 $end
   $var wire 1 &1 p_comb_12 $end
   $var wire 1 &5 p_comb_13 $end
   $var wire 1 &6 p_comb_10 $end
   $var wire 1 &7 p_comb_11 $end
   $var wire 1 &8 p_comb_18 $end
   $var wire 1 &9 p_comb_19 $end
   $var wire 1 &: p_comb_20 $end
   $var wire 1 &; p_comb_27 $end
   $var wire 1 &< p_comb_28 $end
   $var wire 1 &= p_comb_25 $end
   $var wire 1 &> p_comb_26 $end
   $var wire 1 &? p_comb_23 $end
   $var wire 1 &@ p_comb_24 $end
   $var wire 1 &A p_comb_21 $end
   $var wire 1 &B p_comb_22 $end
   $var wire 1 &D p_comb_29 $end
   $var wire 2 &H output_S_lo_lo_lo_lo $end
   $var wire 1 &N p_comb_30 $end
   $var wire 1 &P p_comb_31 $end
   $var wire 4 &^ output_S_hi_lo_lo $end
   $var wire 1 &f g_comb_8 $end
   $var wire 1 &g g_comb_9 $end
   $var wire 1 &h g_comb_4 $end
   $var wire 1 &i g_comb_5 $end
   $var wire 1 &j g_comb_6 $end
   $var wire 1 &k g_comb_7 $end
   $var wire 1 &l g_comb_0 $end
   $var wire 1 &m g_comb_1 $end
   $var wire 1 &n g_comb_2 $end
   $var wire 1 &o g_comb_3 $end
   $var wire 4 &v output_S_lo_hi_hi $end
   $var wire 4 &x output_S_hi_lo_hi $end
   $var wire 2 '! output_S_hi_hi_hi_hi $end
   $var wire 2 '7 output_S_lo_hi_hi_lo $end
   $var wire 2 '@ output_S_lo_lo_lo_hi $end
   $var wire 2 'F output_S_lo_hi_hi_hi $end
   $var wire 4 '_ output_S_lo_hi_lo $end
   $var wire 32 'a input_b_in $end
   $var wire 8 't output_S_hi_lo $end
   $var wire 8 (( output_S_hi_hi $end
  $upscope $end
  $scope module mul.pp_compressor4_2.csa4_2_5 $end
  $upscope $end
  $scope module mul.pp_compressor4_2.csa4_2_4 $end
  $upscope $end
  $scope module mul.pp_compressor4_2.csa4_2_3 $end
  $upscope $end
  $scope module mul.pp_compressor4_2.csa4_2_2 $end
  $upscope $end
  $scope module mul.pp_compressor4_2.csa4_2_1 $end
  $upscope $end
  $scope module mul.pp_compressor3_2 $end
  $upscope $end
  $scope module mul.pp_compressor4_2 $end
  $upscope $end
  $scope module mul.pp_generator $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
b00 6
b00 .
b00 )
b00 ,
b00 "
b000000 #
0"!
0""
0"#
0"$
0"%
0"&
0"'
0"(
0"+
0",
0"-
0".
0"/
0"0
0"6
0"8
0"9
0"=
0">
0"?
0"@
0"A
0#"
0"B
0##
0"C
0#$
0"D
0#%
0"E
0#&
0"F
0#'
0"G
0"H
0#)
0"I
0#*
0"J
0"K
0"L
0"M
0#.
0"N
0#/
0"O
0#0
0"P
0#1
0"Q
0#2
0"R
0#3
0"S
0#4
0"T
0#5
0"U
0#6
0"V
0#7
0"W
0#8
0"X
0#9
0"Y
0#:
0"Z
0#;
0"[
0#<
0"\
0"]
0#>
0#?
0#@
0$!
0#A
0$"
0#B
0$#
0#C
0$$
0$%
0#E
0$&
0$'
0#G
0$(
0"g
0#H
0$)
0#I
0$*
0$+
0#K
0$,
0"k
0#L
0$-
0"l
0#M
0$.
0"m
0#N
0$/
0"n
0#O
0$0
0"o
0#P
0$1
0"p
0$2
0"q
0$3
0#S
0$4
0"s
0#T
0$5
0#U
0$6
b00 w
0#V
0$7
0"v
0#W
0$8
0#X
0$9
0#Y
0$:
0#Z
0$;
0#[
0$<
0#\
0$=
0#^
0"~
0#_
0%!
0#`
0#a
0%#
0#b
0%$
0#c
0$D
0%%
b00 i
0#d
0$E
0%&
0#e
0$F
0%'
0#f
0$G
0%(
0#g
0$H
0%)
0#h
0$I
0%*
0#i
0$J
0%+
b00 k
0#j
0%,
b00 j
0#k
0$L
0%-
0#l
0%.
b00 `
0#m
0%/
b00 _
0#n
0%0
b00 ^
0#o
0%1
0#p
0%2
0#q
0%3
0#r
0%4
0%5
0$U
0%6
0$V
b00 W
0$W
0$X
0$Y
0%:
0#y
0$Z
0#z
0$[
0%<
0#{
0$\
0#|
0$]
0%>
0$^
0%?
0%@
0&!
b00 N
0$`
0%A
0&"
b00 U
0$a
0%B
0&#
0$b
0%C
0&$
0%D
0&%
0$d
0%E
0&&
0%F
0&'
0$f
0%G
0&(
0$g
0%H
0$h
0%I
0&*
b00 M
0$i
0%J
b00 L
0$j
0%K
0&,
b00 K
0$k
0%L
0&-
0$l
0%M
0&.
b00 A
0$m
0%N
0&/
0$n
0%O
0&0
0$o
0%P
0&1
0$p
0%Q
0&2
b00 E
0$q
0%R
0&3
b00 D
0%S
0&4
0%T
0&5
0%U
0&6
0%V
0&7
0%W
0&8
0&9
0%Y
0&:
0%Z
0&;
0%[
0&<
0%\
0&=
0$|
0%]
0&>
0$}
0&?
0$~
0%_
0&@
0%`
0&A
0%a
0&B
0%b
0&C
0%c
0&D
0'%
0&E
0'&
0%e
0&F
0''
0%f
0&G
0'(
0%g
0%h
0'*
0%i
0&J
0'+
0%j
0&K
0',
0%k
0&L
0'-
0%l
0&M
0'.
0%m
0&N
0'/
0%n
0&O
0%o
0&P
0'1
0%p
0&Q
0'2
0%q
0&R
0'3
0%r
0&S
0'4
0%s
0&T
0%t
0&U
0%u
0&V
0%v
0&W
0%w
0&X
0'9
0%x
0':
0%y
0&Z
0';
0%z
0'<
0%{
0'=
0%|
0'>
0%~
0&`
0("
0&a
0&b
0'C
0&c
0'D
0&d
0'E
0&e
0&f
0'G
0&g
0'H
0&h
0&i
b0000000000 "a
0&j
0'K
0&k
0&l
0'M
0&m
0&n
0'O
0&o
0'P
0&p
0'Q
b00000000000 'B
0&q
0'R
0&r
0'S
0&s
0'T
0&t
0'U
0&u
0'V
0'W
0'X
0'Y
0'Z
0'[
0&{
0'\
b00000 'q
0&|
0']
0'^
0'`
0'c
0'd
0'e
0'f
0'i
0'j
0'k
0'l
0'm
0'n
0'o
0's
0'u
0'v
0'w
b00000 'N
0'z
0'~
b0000000000 0
b0000000000 '6
b0000000000 'A
b000000000000000 #F
b0000000000000000 h
b0000 ";
b0000 #(
b0000 #,
b00 &z
b0000 #+
b00 'b
b0000000000 $K
b00000000000000000000000000000000 \
0$
b00 'I
0&
0'
b00000000000000000000000000000000 X
b0000 #=
0*
b0000 "_
0+
b0000 "c
01
b0000 "d
b00 '@
02
b00000000 'J
b0000 "f
b0000000000000000 %
04
b0000 #J
05
07
b00 'F
08
b0000000000000000 (
09
0:
0;
0<
b00000000 &w
0=
0>
0?
0@
b0000 "t
b0000000000000000 /
b00 '0
0B
0C
b0000 "y
b00 &H
b0000000000000000 3
0F
b0000 "{
0G
b0000 "z
0H
b00 '5
b0000 "|
0J
b00 '7
b00000000 'g
0O
b00 ${
0P
0Q
b000000 '"
0R
0S
0T
b0000 !
b00000000 I
b00 %d
b00000000 't
b0000 -
b00000000 'r
0[
b00 '!
0]
b0000 #t
b0000 %8
0a
b0000 %7
b00000000 Z
0b
0d
0e
b00000000 V
b00 &+
0f
b00000000 Y
0g
b00000000 '}
b00 $s
b00 $u
0l
0m
0n
0o
0p
b0000000000000000 "4
b00 %;
0q
b0000000000000000 "5
0r
b00 %=
0s
0t
0u
0v
b00 %9
b00 $c
0x
0y
b00 $e
0z
0{
b00 $_
0|
b00 #}
0}
0~
b0000 $t
b00 $M
b00000000000000000000000000000000 'a
b0000000000000000 ")
b0000 %^
b00 $R
b0000 '$
b00 #s
b0000 '#
b00 $N
b0000000000000000 "1
b0000000000000000 "2
b00 $P
b0000000000000000 "3
b00 "x
b000000 $?
b00 "u
b00 "w
b00 $B
b0000000000000000 "^
b00 #]
b00 $A
b00 %"
b0000 '8
b0000000000000000 "b
b00 $@
b0000 &^
b0000 '?
b00 #Q
b000000000 'x
b000000000 'y
b0000 (&
b000000000 '|
b000000000 '{
b0000 'L
b00 #D
b00000000 #R
b0000 &v
b0000 &x
b0000 &~
b0000 '_
b0000 'h
b00000000 $C
b000000 "<
b00 ":
b00 "7
b00000000 $Q
b00 #!
b00000000 $T
b000000000 &]
b000000000 &\
b00 "*
b000000000 &Y
b000000000 &[
b00000000000000000000000000000000 "h
b00000000 $r
b00000000000000000000000000000000 $>
b000000000 $w
b000000000 $v
b000000000 $y
b000000000 $x
b00000000 ')
b00000000 (!
b00000000 ((
b0000000000000000 &y
b0000000000000000 &}
b0000000000000 %}
b0000000000000000 'p
b000 #w
b000 #x
b000 #u
b000 #v
b000000000 c
b00000000 #-
b000 $z
b00000000 "`
b0000000000000000 "}
b0000000000000000 "e
b0000000000000000 "i
b0000000000000000 "j
b0000000000000000 "r
b0000000000000000 #~
b0000000000000000 $O
b0000000000000000 $S
b0000000000000000 %X
b0000000000000000 &)
b0000000000000000 &_
b0000000000000000 (#
b0000000000000000 ($
b0000000000000000 (%
b0000000000000000 ('
b0000000000000000 &I
$end
#0
1&&
b000110000000000 #F
b11 E
1%N
b11 M
b1111 "{
b000001 "<
b000001 $?
b000001 '"
1'c
1'd
1'e
1'f
b11 `
b000010 #
b1000000000 $K
b1111 #,
b00001 'q
1+
b11 k
1"O
1"P
1"Q
1'v
1"R
b1111 %8
1%z
1%{
b0110000000000 %}
b1111 #=
b1000000000 'A
b10000000000 'B
b0000011000000000 (#
b0000100000000000 ($
b0000011000000000 (%
b1000000000 "a
1&%
b0000011000000000 ('
#1
1&|
1$[
1's
#6
b000110000000100 #F
b00000000000000000000000000000010 "h
b00000010 I
0%N
b01 M
1$q
b000000010 $x
b00000100 V
0&|
b00000010 Y
b1101 "{
b00000100 Z
b0010 "|
b00000000000000000000000000000010 $>
b00000000000000000000000000000010 'a
b00000000000000000000000000000010 \
0'd
b01 `
b10 &H
b000001000 c
b0000000000000010 %
b1101 #,
b00000010 #-
0+
0's
0"O
0'v
1#4
b010 #u
b1101 %8
b000000010 &Y
b000000010 '{
b000000100 &[
b000000100 &\
0$[
b000000100 &]
b00000100 (!
b1101 #=
b0000011000000010 (#
b00000010 "`
b1000000010 "a
#11
1#C
b0010000000000000 "b
b10 'I
b1110000000001000 "e
b00001000 'J
1#I
b00000000000000000000000000001010 "h
b1111000000001000 "i
b0001000000000000 "j
1'O
1'Q
1$/
1#P
b0001100000001000 "r
b0000100000000000 &y
1$9
1&|
b0110000000000000 &}
b1000 "z
b1010 "|
b00000000000000000000000000001010 $>
b1000000000000000 "}
1#_
1#`
b10 %"
1#a
1%#
b00001000 $C
b0000000000001010 %
1%,
b0001000000000000 (
b0010000000000000 'p
1's
b00001000 $Q
b0110000000000000 /
b11100000 $T
b10 #s
1$U
b1111 %7
1%:
b11 %;
b00010000 '}
1$[
1'~
b01 %=
b0000100000000000 #~
1%E
1$d
1&(
b0001100000001000 &)
1$h
b0000000000001000 ")
b10 "*
1J
b10 K
1%P
1$o
b11 L
b11110000 $r
1P
b1000000000000000 "2
b0110000000000000 "3
b0001100000001000 "4
b0000100000000000 "5
b1000000000000000 %X
1%[
b00000000000000000000000000001000 X
b0001 %^
1[
b1110 '#
b00001000 ')
b0000100000000000 &I
b1000 #(
1f
1"H
b1110000000001000 h
b11 j
b00001010 #-
1#2
b1000 '8
1&W
1'9
1':
1'<
1%|
b1000 '?
b1111000000001000 &_
1%~
b10 '@
1&`
1&a
b0000000000001000 "^
1&d
1&e
#16
0$[
b00000000 Y
b00000000 Z
b00000000000000000000000000000000 \
