// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<2> dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::ap_ST_fsm_state1 = "1";
const sc_lv<2> dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::ap_ST_fsm_pp0_stage0 = "10";
const bool dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::ap_const_boolean_1 = true;
const sc_lv<32> dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<1> dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::ap_const_lv1_1 = "1";
const sc_lv<32> dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::ap_const_lv32_1 = "1";
const bool dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::ap_const_boolean_0 = false;
const sc_lv<7> dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::ap_const_lv7_0 = "0000000";
const sc_lv<1> dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::ap_const_lv1_0 = "0";
const sc_lv<16> dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::ap_const_lv16_FF56 = "1111111101010110";
const sc_lv<7> dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::ap_const_lv7_1 = "1";
const sc_lv<7> dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::ap_const_lv7_47 = "1000111";
const sc_lv<32> dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::ap_const_lv32_A = "1010";
const sc_lv<32> dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::ap_const_lv32_19 = "11001";
const sc_lv<16> dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::ap_const_lv16_0 = "0000000000000000";

dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0(sc_module_name name) : sc_module(name), mVcdFile(0) {
    w18_V_U = new dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_w18_V("w18_V_U");
    w18_V_U->clk(ap_clk);
    w18_V_U->reset(ap_rst);
    w18_V_U->address0(w18_V_address0);
    w18_V_U->ce0(w18_V_ce0);
    w18_V_U->q0(w18_V_q0);
    myproject_axi_mux_727_16_1_1_U1413 = new myproject_axi_mux_727_16_1_1<1,1,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,7,16>("myproject_axi_mux_727_16_1_1_U1413");
    myproject_axi_mux_727_16_1_1_U1413->din0(kernel_data_V_5_0);
    myproject_axi_mux_727_16_1_1_U1413->din1(kernel_data_V_5_1);
    myproject_axi_mux_727_16_1_1_U1413->din2(kernel_data_V_5_2);
    myproject_axi_mux_727_16_1_1_U1413->din3(kernel_data_V_5_3);
    myproject_axi_mux_727_16_1_1_U1413->din4(kernel_data_V_5_4);
    myproject_axi_mux_727_16_1_1_U1413->din5(kernel_data_V_5_5);
    myproject_axi_mux_727_16_1_1_U1413->din6(kernel_data_V_5_6);
    myproject_axi_mux_727_16_1_1_U1413->din7(kernel_data_V_5_7);
    myproject_axi_mux_727_16_1_1_U1413->din8(kernel_data_V_5_8);
    myproject_axi_mux_727_16_1_1_U1413->din9(kernel_data_V_5_9);
    myproject_axi_mux_727_16_1_1_U1413->din10(kernel_data_V_5_10);
    myproject_axi_mux_727_16_1_1_U1413->din11(kernel_data_V_5_11);
    myproject_axi_mux_727_16_1_1_U1413->din12(kernel_data_V_5_12);
    myproject_axi_mux_727_16_1_1_U1413->din13(kernel_data_V_5_13);
    myproject_axi_mux_727_16_1_1_U1413->din14(kernel_data_V_5_14);
    myproject_axi_mux_727_16_1_1_U1413->din15(kernel_data_V_5_15);
    myproject_axi_mux_727_16_1_1_U1413->din16(kernel_data_V_5_16);
    myproject_axi_mux_727_16_1_1_U1413->din17(kernel_data_V_5_17);
    myproject_axi_mux_727_16_1_1_U1413->din18(kernel_data_V_5_18);
    myproject_axi_mux_727_16_1_1_U1413->din19(kernel_data_V_5_19);
    myproject_axi_mux_727_16_1_1_U1413->din20(kernel_data_V_5_20);
    myproject_axi_mux_727_16_1_1_U1413->din21(kernel_data_V_5_21);
    myproject_axi_mux_727_16_1_1_U1413->din22(kernel_data_V_5_22);
    myproject_axi_mux_727_16_1_1_U1413->din23(kernel_data_V_5_23);
    myproject_axi_mux_727_16_1_1_U1413->din24(kernel_data_V_5_24);
    myproject_axi_mux_727_16_1_1_U1413->din25(kernel_data_V_5_25);
    myproject_axi_mux_727_16_1_1_U1413->din26(kernel_data_V_5_26);
    myproject_axi_mux_727_16_1_1_U1413->din27(kernel_data_V_5_27);
    myproject_axi_mux_727_16_1_1_U1413->din28(kernel_data_V_5_28);
    myproject_axi_mux_727_16_1_1_U1413->din29(kernel_data_V_5_29);
    myproject_axi_mux_727_16_1_1_U1413->din30(kernel_data_V_5_30);
    myproject_axi_mux_727_16_1_1_U1413->din31(kernel_data_V_5_31);
    myproject_axi_mux_727_16_1_1_U1413->din32(kernel_data_V_5_32);
    myproject_axi_mux_727_16_1_1_U1413->din33(kernel_data_V_5_33);
    myproject_axi_mux_727_16_1_1_U1413->din34(kernel_data_V_5_34);
    myproject_axi_mux_727_16_1_1_U1413->din35(kernel_data_V_5_35);
    myproject_axi_mux_727_16_1_1_U1413->din36(kernel_data_V_5_36);
    myproject_axi_mux_727_16_1_1_U1413->din37(kernel_data_V_5_37);
    myproject_axi_mux_727_16_1_1_U1413->din38(kernel_data_V_5_38);
    myproject_axi_mux_727_16_1_1_U1413->din39(kernel_data_V_5_39);
    myproject_axi_mux_727_16_1_1_U1413->din40(kernel_data_V_5_40);
    myproject_axi_mux_727_16_1_1_U1413->din41(kernel_data_V_5_41);
    myproject_axi_mux_727_16_1_1_U1413->din42(kernel_data_V_5_42);
    myproject_axi_mux_727_16_1_1_U1413->din43(kernel_data_V_5_43);
    myproject_axi_mux_727_16_1_1_U1413->din44(kernel_data_V_5_44);
    myproject_axi_mux_727_16_1_1_U1413->din45(kernel_data_V_5_45);
    myproject_axi_mux_727_16_1_1_U1413->din46(kernel_data_V_5_46);
    myproject_axi_mux_727_16_1_1_U1413->din47(kernel_data_V_5_47);
    myproject_axi_mux_727_16_1_1_U1413->din48(kernel_data_V_5_48);
    myproject_axi_mux_727_16_1_1_U1413->din49(kernel_data_V_5_49);
    myproject_axi_mux_727_16_1_1_U1413->din50(kernel_data_V_5_50);
    myproject_axi_mux_727_16_1_1_U1413->din51(kernel_data_V_5_51);
    myproject_axi_mux_727_16_1_1_U1413->din52(kernel_data_V_5_52);
    myproject_axi_mux_727_16_1_1_U1413->din53(kernel_data_V_5_53);
    myproject_axi_mux_727_16_1_1_U1413->din54(kernel_data_V_5_54);
    myproject_axi_mux_727_16_1_1_U1413->din55(kernel_data_V_5_55);
    myproject_axi_mux_727_16_1_1_U1413->din56(kernel_data_V_5_56);
    myproject_axi_mux_727_16_1_1_U1413->din57(kernel_data_V_5_57);
    myproject_axi_mux_727_16_1_1_U1413->din58(kernel_data_V_5_58);
    myproject_axi_mux_727_16_1_1_U1413->din59(kernel_data_V_5_59);
    myproject_axi_mux_727_16_1_1_U1413->din60(kernel_data_V_5_60);
    myproject_axi_mux_727_16_1_1_U1413->din61(kernel_data_V_5_61);
    myproject_axi_mux_727_16_1_1_U1413->din62(kernel_data_V_5_62);
    myproject_axi_mux_727_16_1_1_U1413->din63(kernel_data_V_5_63);
    myproject_axi_mux_727_16_1_1_U1413->din64(kernel_data_V_5_64);
    myproject_axi_mux_727_16_1_1_U1413->din65(kernel_data_V_5_65);
    myproject_axi_mux_727_16_1_1_U1413->din66(kernel_data_V_5_66);
    myproject_axi_mux_727_16_1_1_U1413->din67(kernel_data_V_5_67);
    myproject_axi_mux_727_16_1_1_U1413->din68(kernel_data_V_5_68);
    myproject_axi_mux_727_16_1_1_U1413->din69(kernel_data_V_5_69);
    myproject_axi_mux_727_16_1_1_U1413->din70(kernel_data_V_5_70);
    myproject_axi_mux_727_16_1_1_U1413->din71(kernel_data_V_5_71);
    myproject_axi_mux_727_16_1_1_U1413->din72(in_index7_reg_209);
    myproject_axi_mux_727_16_1_1_U1413->dout(tmp_fu_558_p74);
    myproject_axi_mul_mul_16s_11s_26_3_1_U1414 = new myproject_axi_mul_mul_16s_11s_26_3_1<1,3,16,11,26>("myproject_axi_mul_mul_16s_11s_26_3_1_U1414");
    myproject_axi_mul_mul_16s_11s_26_3_1_U1414->clk(ap_clk);
    myproject_axi_mul_mul_16s_11s_26_3_1_U1414->reset(ap_rst);
    myproject_axi_mul_mul_16s_11s_26_3_1_U1414->din0(tmp_reg_753);
    myproject_axi_mul_mul_16s_11s_26_3_1_U1414->din1(w18_V_load_reg_758);
    myproject_axi_mul_mul_16s_11s_26_3_1_U1414->ce(grp_fu_733_ce);
    myproject_axi_mul_mul_16s_11s_26_3_1_U1414->dout(grp_fu_733_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_acc_0_V_fu_723_p2);
    sensitive << ( res_V_write_assign5_reg_239 );
    sensitive << ( trunc_ln_fu_714_p4 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter5);

    SC_METHOD(thread_ap_condition_177);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln46_reg_749_pp0_iter4_reg );
    sensitive << ( ap_enable_reg_pp0_iter5 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_reg_pp0_iter0);
    sensitive << ( ap_start );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );

    SC_METHOD(thread_ap_idle_pp0_0to4);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );

    SC_METHOD(thread_ap_phi_mux_in_index7_phi_fu_213_p6);
    sensitive << ( in_index7_reg_209 );
    sensitive << ( in_index_reg_744 );
    sensitive << ( icmp_ln46_reg_749 );
    sensitive << ( ap_condition_177 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( icmp_ln46_fu_264_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_ap_reset_idle_pp0);
    sensitive << ( ap_start );
    sensitive << ( ap_idle_pp0_0to4 );

    SC_METHOD(thread_ap_return);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln46_reg_749_pp0_iter4_reg );
    sensitive << ( acc_0_V_fu_723_p2 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_return_preg );

    SC_METHOD(thread_grp_fu_733_ce);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_icmp_ln46_fu_264_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_phi_mux_in_index7_phi_fu_213_p6 );

    SC_METHOD(thread_in_index_fu_258_p2);
    sensitive << ( ap_phi_mux_in_index7_phi_fu_213_p6 );

    SC_METHOD(thread_trunc_ln_fu_714_p4);
    sensitive << ( r_V_reg_773 );

    SC_METHOD(thread_w18_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln59_fu_253_p1 );

    SC_METHOD(thread_w18_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_zext_ln59_fu_253_p1);
    sensitive << ( ap_phi_mux_in_index7_phi_fu_213_p6 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_reset_idle_pp0 );

    ap_CS_fsm = "01";
    ap_enable_reg_pp0_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_return_preg = "0000000000000000";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, kernel_data_V_5_0, "(port)kernel_data_V_5_0");
    sc_trace(mVcdFile, kernel_data_V_5_1, "(port)kernel_data_V_5_1");
    sc_trace(mVcdFile, kernel_data_V_5_2, "(port)kernel_data_V_5_2");
    sc_trace(mVcdFile, kernel_data_V_5_3, "(port)kernel_data_V_5_3");
    sc_trace(mVcdFile, kernel_data_V_5_4, "(port)kernel_data_V_5_4");
    sc_trace(mVcdFile, kernel_data_V_5_5, "(port)kernel_data_V_5_5");
    sc_trace(mVcdFile, kernel_data_V_5_6, "(port)kernel_data_V_5_6");
    sc_trace(mVcdFile, kernel_data_V_5_7, "(port)kernel_data_V_5_7");
    sc_trace(mVcdFile, kernel_data_V_5_8, "(port)kernel_data_V_5_8");
    sc_trace(mVcdFile, kernel_data_V_5_9, "(port)kernel_data_V_5_9");
    sc_trace(mVcdFile, kernel_data_V_5_10, "(port)kernel_data_V_5_10");
    sc_trace(mVcdFile, kernel_data_V_5_11, "(port)kernel_data_V_5_11");
    sc_trace(mVcdFile, kernel_data_V_5_12, "(port)kernel_data_V_5_12");
    sc_trace(mVcdFile, kernel_data_V_5_13, "(port)kernel_data_V_5_13");
    sc_trace(mVcdFile, kernel_data_V_5_14, "(port)kernel_data_V_5_14");
    sc_trace(mVcdFile, kernel_data_V_5_15, "(port)kernel_data_V_5_15");
    sc_trace(mVcdFile, kernel_data_V_5_16, "(port)kernel_data_V_5_16");
    sc_trace(mVcdFile, kernel_data_V_5_17, "(port)kernel_data_V_5_17");
    sc_trace(mVcdFile, kernel_data_V_5_18, "(port)kernel_data_V_5_18");
    sc_trace(mVcdFile, kernel_data_V_5_19, "(port)kernel_data_V_5_19");
    sc_trace(mVcdFile, kernel_data_V_5_20, "(port)kernel_data_V_5_20");
    sc_trace(mVcdFile, kernel_data_V_5_21, "(port)kernel_data_V_5_21");
    sc_trace(mVcdFile, kernel_data_V_5_22, "(port)kernel_data_V_5_22");
    sc_trace(mVcdFile, kernel_data_V_5_23, "(port)kernel_data_V_5_23");
    sc_trace(mVcdFile, kernel_data_V_5_24, "(port)kernel_data_V_5_24");
    sc_trace(mVcdFile, kernel_data_V_5_25, "(port)kernel_data_V_5_25");
    sc_trace(mVcdFile, kernel_data_V_5_26, "(port)kernel_data_V_5_26");
    sc_trace(mVcdFile, kernel_data_V_5_27, "(port)kernel_data_V_5_27");
    sc_trace(mVcdFile, kernel_data_V_5_28, "(port)kernel_data_V_5_28");
    sc_trace(mVcdFile, kernel_data_V_5_29, "(port)kernel_data_V_5_29");
    sc_trace(mVcdFile, kernel_data_V_5_30, "(port)kernel_data_V_5_30");
    sc_trace(mVcdFile, kernel_data_V_5_31, "(port)kernel_data_V_5_31");
    sc_trace(mVcdFile, kernel_data_V_5_32, "(port)kernel_data_V_5_32");
    sc_trace(mVcdFile, kernel_data_V_5_33, "(port)kernel_data_V_5_33");
    sc_trace(mVcdFile, kernel_data_V_5_34, "(port)kernel_data_V_5_34");
    sc_trace(mVcdFile, kernel_data_V_5_35, "(port)kernel_data_V_5_35");
    sc_trace(mVcdFile, kernel_data_V_5_36, "(port)kernel_data_V_5_36");
    sc_trace(mVcdFile, kernel_data_V_5_37, "(port)kernel_data_V_5_37");
    sc_trace(mVcdFile, kernel_data_V_5_38, "(port)kernel_data_V_5_38");
    sc_trace(mVcdFile, kernel_data_V_5_39, "(port)kernel_data_V_5_39");
    sc_trace(mVcdFile, kernel_data_V_5_40, "(port)kernel_data_V_5_40");
    sc_trace(mVcdFile, kernel_data_V_5_41, "(port)kernel_data_V_5_41");
    sc_trace(mVcdFile, kernel_data_V_5_42, "(port)kernel_data_V_5_42");
    sc_trace(mVcdFile, kernel_data_V_5_43, "(port)kernel_data_V_5_43");
    sc_trace(mVcdFile, kernel_data_V_5_44, "(port)kernel_data_V_5_44");
    sc_trace(mVcdFile, kernel_data_V_5_45, "(port)kernel_data_V_5_45");
    sc_trace(mVcdFile, kernel_data_V_5_46, "(port)kernel_data_V_5_46");
    sc_trace(mVcdFile, kernel_data_V_5_47, "(port)kernel_data_V_5_47");
    sc_trace(mVcdFile, kernel_data_V_5_48, "(port)kernel_data_V_5_48");
    sc_trace(mVcdFile, kernel_data_V_5_49, "(port)kernel_data_V_5_49");
    sc_trace(mVcdFile, kernel_data_V_5_50, "(port)kernel_data_V_5_50");
    sc_trace(mVcdFile, kernel_data_V_5_51, "(port)kernel_data_V_5_51");
    sc_trace(mVcdFile, kernel_data_V_5_52, "(port)kernel_data_V_5_52");
    sc_trace(mVcdFile, kernel_data_V_5_53, "(port)kernel_data_V_5_53");
    sc_trace(mVcdFile, kernel_data_V_5_54, "(port)kernel_data_V_5_54");
    sc_trace(mVcdFile, kernel_data_V_5_55, "(port)kernel_data_V_5_55");
    sc_trace(mVcdFile, kernel_data_V_5_56, "(port)kernel_data_V_5_56");
    sc_trace(mVcdFile, kernel_data_V_5_57, "(port)kernel_data_V_5_57");
    sc_trace(mVcdFile, kernel_data_V_5_58, "(port)kernel_data_V_5_58");
    sc_trace(mVcdFile, kernel_data_V_5_59, "(port)kernel_data_V_5_59");
    sc_trace(mVcdFile, kernel_data_V_5_60, "(port)kernel_data_V_5_60");
    sc_trace(mVcdFile, kernel_data_V_5_61, "(port)kernel_data_V_5_61");
    sc_trace(mVcdFile, kernel_data_V_5_62, "(port)kernel_data_V_5_62");
    sc_trace(mVcdFile, kernel_data_V_5_63, "(port)kernel_data_V_5_63");
    sc_trace(mVcdFile, kernel_data_V_5_64, "(port)kernel_data_V_5_64");
    sc_trace(mVcdFile, kernel_data_V_5_65, "(port)kernel_data_V_5_65");
    sc_trace(mVcdFile, kernel_data_V_5_66, "(port)kernel_data_V_5_66");
    sc_trace(mVcdFile, kernel_data_V_5_67, "(port)kernel_data_V_5_67");
    sc_trace(mVcdFile, kernel_data_V_5_68, "(port)kernel_data_V_5_68");
    sc_trace(mVcdFile, kernel_data_V_5_69, "(port)kernel_data_V_5_69");
    sc_trace(mVcdFile, kernel_data_V_5_70, "(port)kernel_data_V_5_70");
    sc_trace(mVcdFile, kernel_data_V_5_71, "(port)kernel_data_V_5_71");
    sc_trace(mVcdFile, ap_return, "(port)ap_return");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, icmp_ln46_fu_264_p2, "icmp_ln46_fu_264_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter5, "ap_block_state7_pp0_stage0_iter5");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, w18_V_address0, "w18_V_address0");
    sc_trace(mVcdFile, w18_V_ce0, "w18_V_ce0");
    sc_trace(mVcdFile, w18_V_q0, "w18_V_q0");
    sc_trace(mVcdFile, in_index7_reg_209, "in_index7_reg_209");
    sc_trace(mVcdFile, res_V_write_assign5_reg_239, "res_V_write_assign5_reg_239");
    sc_trace(mVcdFile, in_index_fu_258_p2, "in_index_fu_258_p2");
    sc_trace(mVcdFile, in_index_reg_744, "in_index_reg_744");
    sc_trace(mVcdFile, icmp_ln46_reg_749, "icmp_ln46_reg_749");
    sc_trace(mVcdFile, icmp_ln46_reg_749_pp0_iter1_reg, "icmp_ln46_reg_749_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln46_reg_749_pp0_iter2_reg, "icmp_ln46_reg_749_pp0_iter2_reg");
    sc_trace(mVcdFile, icmp_ln46_reg_749_pp0_iter3_reg, "icmp_ln46_reg_749_pp0_iter3_reg");
    sc_trace(mVcdFile, icmp_ln46_reg_749_pp0_iter4_reg, "icmp_ln46_reg_749_pp0_iter4_reg");
    sc_trace(mVcdFile, tmp_fu_558_p74, "tmp_fu_558_p74");
    sc_trace(mVcdFile, tmp_reg_753, "tmp_reg_753");
    sc_trace(mVcdFile, w18_V_load_reg_758, "w18_V_load_reg_758");
    sc_trace(mVcdFile, grp_fu_733_p2, "grp_fu_733_p2");
    sc_trace(mVcdFile, r_V_reg_773, "r_V_reg_773");
    sc_trace(mVcdFile, acc_0_V_fu_723_p2, "acc_0_V_fu_723_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter5, "ap_enable_reg_pp0_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, ap_phi_mux_in_index7_phi_fu_213_p6, "ap_phi_mux_in_index7_phi_fu_213_p6");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, zext_ln59_fu_253_p1, "zext_ln59_fu_253_p1");
    sc_trace(mVcdFile, trunc_ln_fu_714_p4, "trunc_ln_fu_714_p4");
    sc_trace(mVcdFile, grp_fu_733_ce, "grp_fu_733_ce");
    sc_trace(mVcdFile, ap_return_preg, "ap_return_preg");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0_0to4, "ap_idle_pp0_0to4");
    sc_trace(mVcdFile, ap_reset_idle_pp0, "ap_reset_idle_pp0");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_condition_177, "ap_condition_177");
#endif

    }
}

dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::~dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete w18_V_U;
    delete myproject_axi_mux_727_16_1_1_U1413;
    delete myproject_axi_mul_mul_16s_11s_26_3_1_U1414;
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_start.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter5 = ap_enable_reg_pp0_iter4.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter5 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_preg = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter5.read()) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln46_reg_749_pp0_iter4_reg.read()))) {
            ap_return_preg = acc_0_V_fu_723_p2.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln46_reg_749.read(), ap_const_lv1_0))) {
        in_index7_reg_209 = in_index_reg_744.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln46_reg_749.read())))) {
        in_index7_reg_209 = ap_const_lv7_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter5.read()) && 
         esl_seteq<1,1,1>(icmp_ln46_reg_749_pp0_iter4_reg.read(), ap_const_lv1_0))) {
        res_V_write_assign5_reg_239 = acc_0_V_fu_723_p2.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1)) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter5.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln46_reg_749_pp0_iter4_reg.read())))) {
        res_V_write_assign5_reg_239 = ap_const_lv16_FF56;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln46_reg_749 = icmp_ln46_fu_264_p2.read();
        icmp_ln46_reg_749_pp0_iter1_reg = icmp_ln46_reg_749.read();
        tmp_reg_753 = tmp_fu_558_p74.read();
        w18_V_load_reg_758 = w18_V_q0.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln46_reg_749_pp0_iter2_reg = icmp_ln46_reg_749_pp0_iter1_reg.read();
        icmp_ln46_reg_749_pp0_iter3_reg = icmp_ln46_reg_749_pp0_iter2_reg.read();
        icmp_ln46_reg_749_pp0_iter4_reg = icmp_ln46_reg_749_pp0_iter3_reg.read();
        r_V_reg_773 = grp_fu_733_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_index_reg_744 = in_index_fu_258_p2.read();
    }
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_acc_0_V_fu_723_p2() {
    acc_0_V_fu_723_p2 = (!trunc_ln_fu_714_p4.read().is_01() || !res_V_write_assign5_reg_239.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln_fu_714_p4.read()) + sc_biguint<16>(res_V_write_assign5_reg_239.read()));
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_block_state7_pp0_stage0_iter5() {
    ap_block_state7_pp0_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_condition_177() {
    ap_condition_177 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0));
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter5.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln46_reg_749_pp0_iter4_reg.read())))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_enable_reg_pp0_iter0() {
    ap_enable_reg_pp0_iter0 = ap_start.read();
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_idle_pp0_0to4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()))) {
        ap_idle_pp0_0to4 = ap_const_logic_1;
    } else {
        ap_idle_pp0_0to4 = ap_const_logic_0;
    }
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_phi_mux_in_index7_phi_fu_213_p6() {
    if (esl_seteq<1,1,1>(ap_condition_177.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln46_reg_749.read())) {
            ap_phi_mux_in_index7_phi_fu_213_p6 = ap_const_lv7_0;
        } else if (esl_seteq<1,1,1>(icmp_ln46_reg_749.read(), ap_const_lv1_0)) {
            ap_phi_mux_in_index7_phi_fu_213_p6 = in_index_reg_744.read();
        } else {
            ap_phi_mux_in_index7_phi_fu_213_p6 = in_index7_reg_209.read();
        }
    } else {
        ap_phi_mux_in_index7_phi_fu_213_p6 = in_index7_reg_209.read();
    }
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(icmp_ln46_fu_264_p2.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_reset_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_idle_pp0_0to4.read()))) {
        ap_reset_idle_pp0 = ap_const_logic_1;
    } else {
        ap_reset_idle_pp0 = ap_const_logic_0;
    }
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_return() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln46_reg_749_pp0_iter4_reg.read()))) {
        ap_return = acc_0_V_fu_723_p2.read();
    } else {
        ap_return = ap_return_preg.read();
    }
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_grp_fu_733_ce() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        grp_fu_733_ce = ap_const_logic_1;
    } else {
        grp_fu_733_ce = ap_const_logic_0;
    }
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_icmp_ln46_fu_264_p2() {
    icmp_ln46_fu_264_p2 = (!ap_phi_mux_in_index7_phi_fu_213_p6.read().is_01() || !ap_const_lv7_47.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_in_index7_phi_fu_213_p6.read() == ap_const_lv7_47);
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_in_index_fu_258_p2() {
    in_index_fu_258_p2 = (!ap_phi_mux_in_index7_phi_fu_213_p6.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(ap_phi_mux_in_index7_phi_fu_213_p6.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_trunc_ln_fu_714_p4() {
    trunc_ln_fu_714_p4 = r_V_reg_773.read().range(25, 10);
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_w18_V_address0() {
    w18_V_address0 =  (sc_lv<7>) (zext_ln59_fu_253_p1.read());
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_w18_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        w18_V_ce0 = ap_const_logic_1;
    } else {
        w18_V_ce0 = ap_const_logic_0;
    }
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_zext_ln59_fu_253_p1() {
    zext_ln59_fu_253_p1 = esl_zext<64,7>(ap_phi_mux_in_index7_phi_fu_213_p6.read());
}

void dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (esl_seteq<1,1,1>(ap_reset_idle_pp0.read(), ap_const_logic_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_reset_idle_pp0.read()))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        default : 
            ap_NS_fsm = "XX";
            break;
    }
}

}

