HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(36);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/36||polarfire_syn_comps.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/20
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(38);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/38||polarfire_syn_comps.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/60
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(40);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/40||polarfire_syn_comps.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/87
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(42);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/42||polarfire_syn_comps.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/117
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(44);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/44||polarfire_syn_comps.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/167
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/46||polarfire_syn_comps.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/212
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/48||polarfire_syn_comps.v(231);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/231
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/50||polarfire_syn_comps.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/52||polarfire_syn_comps.v(334);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/334
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/54||polarfire_syn_comps.v(656);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/656
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/56||polarfire_syn_comps.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/760
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/58||polarfire_syn_comps.v(794);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/794
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/60||polarfire_syn_comps.v(1058);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1058
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/62||polarfire_syn_comps.v(1368);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1368
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/64||polarfire_syn_comps.v(1395);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1395
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/66||polarfire_syn_comps.v(1440);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1440
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/68||polarfire_syn_comps.v(1473);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1473
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/70||polarfire_syn_comps.v(1491);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1491
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/72||polarfire_syn_comps.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1517
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/74||polarfire_syn_comps.v(1558);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1558
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/76||polarfire_syn_comps.v(1580);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1580
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/78||polarfire_syn_comps.v(1598);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1598
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/80||polarfire_syn_comps.v(1615);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1615
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/82||polarfire_syn_comps.v(1634);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1634
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/84||polarfire_syn_comps.v(1651);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1651
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/86||polarfire_syn_comps.v(1680);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1680
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/88||polarfire_syn_comps.v(1711);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1711
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/90||polarfire_syn_comps.v(1801);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1801
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/92||polarfire_syn_comps.v(2025);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2025
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/94||polarfire_syn_comps.v(2186);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2186
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/96||polarfire_syn_comps.v(2202);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2202
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/98||polarfire_syn_comps.v(2218);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2218
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/100||polarfire_syn_comps.v(2234);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2234
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/102||polarfire_syn_comps.v(2266);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2266
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/104||polarfire_syn_comps.v(2647);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2647
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/106||polarfire_syn_comps.v(3660);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3660
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/108||polarfire_syn_comps.v(3731);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3731
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/110||polarfire_syn_comps.v(3860);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3860
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/112||polarfire_syn_comps.v(3878);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3878
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/114||polarfire_syn_comps.v(3895);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3895
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/116||polarfire_syn_comps.v(3910);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3910
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/118||polarfire_syn_comps.v(3925);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3925
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/120||polarfire_syn_comps.v(3952);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3952
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/122||polarfire_syn_comps.v(4066);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4066
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/124||polarfire_syn_comps.v(4097);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4097
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/126||polarfire_syn_comps.v(4143);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4143
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/128||polarfire_syn_comps.v(4254);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4254
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/130||polarfire_syn_comps.v(4438);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4438
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/132||polarfire_syn_comps.v(4479);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4479
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/134||polarfire_syn_comps.v(4505);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4505
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/136||polarfire_syn_comps.v(4522);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4522
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/138||polarfire_syn_comps.v(4599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/140||polarfire_syn_comps.v(5363);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5363
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/142||polarfire_syn_comps.v(6173);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6173
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/144||polarfire_syn_comps.v(6282);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6282
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/146||polarfire_syn_comps.v(6320);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6320
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/148||polarfire_syn_comps.v(6393);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6393
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/150||polarfire_syn_comps.v(7282);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7282
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/152||polarfire_syn_comps.v(8339);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8339
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/154||polarfire_syn_comps.v(9298);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9298
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/156||polarfire_syn_comps.v(10034);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10034
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/158||polarfire_syn_comps.v(10749);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10749
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/160||polarfire_syn_comps.v(10783);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10783
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/162||polarfire_syn_comps.v(10819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/164||polarfire_syn_comps.v(10866);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10866
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/166||polarfire_syn_comps.v(10900);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10900
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/168||polarfire_syn_comps.v(11766);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11766
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/170||polarfire_syn_comps.v(12809);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12809
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/172||polarfire_syn_comps.v(12821);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12821
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/174||polarfire_syn_comps.v(12832);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12832
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/176||polarfire_syn_comps.v(12845);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12845
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive history. Verify the correct directive name.||top.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/179||polarfire_syn_comps.v(12851);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12851
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive history. Verify the correct directive name.||top.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/181||masterAXI.v(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\masterAXI.v'/linenumber/50
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive history. Verify the correct directive name.||top.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/183||slaveAXI.v(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\slaveAXI.v'/linenumber/49
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/185||MSS_syn_comps.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\MSS_syn_comps.v'/linenumber/797
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/293||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/295||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/297||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/299||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/301||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/303||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/305||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/307||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/309||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/311||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/313||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/315||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/317||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/319||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/321||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/323||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/325||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/327||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/329||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/331||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/333||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/335||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/337||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/339||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/341||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/343||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/345||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/347||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/349||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/351||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/353||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/355||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/357||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/359||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/361||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/363||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/365||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/367||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/369||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/371||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/373||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/375||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/377||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/379||polarfire_syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/381||polarfire_syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/383||polarfire_syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/385||polarfire_syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/387||polarfire_syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/389||polarfire_syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/391||polarfire_syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/393||polarfire_syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/395||polarfire_syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/397||polarfire_syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/399||polarfire_syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/401||polarfire_syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/403||polarfire_syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/405||polarfire_syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/407||polarfire_syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/409||polarfire_syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/411||polarfire_syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/413||polarfire_syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/415||polarfire_syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/417||polarfire_syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/419||polarfire_syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/421||polarfire_syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/423||polarfire_syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/425||polarfire_syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/427||polarfire_syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/429||polarfire_syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/431||polarfire_syn_comps.v(12833);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12833
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/433||polarfire_syn_comps.v(12846);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12846
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/439||MSS_syn_comps.v(798);liberoaction://cross_probe/hdl/file/'<project>\component\MSS_syn_comps.v'/linenumber/798
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||top.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/667||null;null
Implementation;Synthesis||MF474||@N: No compile point is identified in Automatic Compile Point mode||top.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/668||null;null
Implementation;Synthesis||FX1171||@N: Found instance master.dataOut[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/685||masteraxi.v(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\masterAXI.v'/linenumber/42
Implementation;Synthesis||MF625||@N: Insert Identify debug core||top.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/688||null;null
Implementation;Synthesis||FX1171||@N: Found instance genblk1.b3_ORb[32:1] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/692||syn_dics.v(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/72
Implementation;Synthesis||FX1171||@N: Found instance b8_FZFFLXYE[8:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/693||syn_dics.v(2527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/2527
Implementation;Synthesis||FX1171||@N: Found instance b8_jAA_KlCO with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/694||syn_dics.v(2527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/2527
Implementation;Synthesis||FX1171||@N: Found instance genblk9.b7_nYJ_BFM[14:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/695||syn_dics.v(2569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/2569
Implementation;Synthesis||FX1171||@N: Found instance genblk4.b8_2S5I_CuY with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/696||syn_dics.v(2845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/2845
Implementation;Synthesis||FX1171||@N: Found instance b8_FZFFLXYE[8:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/697||syn_dics.v(2527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/2527
Implementation;Synthesis||FX1171||@N: Found instance b8_jAA_KlCO with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/698||syn_dics.v(2527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/2527
Implementation;Synthesis||FX1171||@N: Found instance genblk9.b7_nYJ_BFM[10:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/699||syn_dics.v(2569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/2569
Implementation;Synthesis||FX1171||@N: Found instance genblk4.b8_2S5I_CuY with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/700||syn_dics.v(2845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/2845
Implementation;Synthesis||FX1171||@N: Found instance genblk4.b10_nYhI3_umjB with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/701||syn_dics.v(6939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/6939
Implementation;Synthesis||FX1171||@N: Found instance genblk4.b9_ibScJX_E2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/702||syn_dics.v(7398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/7398
Implementation;Synthesis||FX1171||@N: Found instance genblk3.b8_vABZ3qsY with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/703||syn_dics.v(7369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/7369
Implementation;Synthesis||FX1171||@N: Found instance b4_oYh0[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/704||syn_dics.v(6674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/6674
Implementation;Synthesis||FX1171||@N: Found instance b7_OSr_J90 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/705||syn_dics.v(6657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/6657
Implementation;Synthesis||FX1171||@N: Found instance b8_uUT_CqMr[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/706||syn_dics.v(6646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/6646
Implementation;Synthesis||FX1171||@N: Found instance b4_oYh0[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/707||syn_dics.v(6674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/6674
Implementation;Synthesis||FX1171||@N: Found instance b7_OSr_J90 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/708||syn_dics.v(6657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/6657
Implementation;Synthesis||FX1171||@N: Found instance b8_uUT_CqMr[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/709||syn_dics.v(6646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/6646
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_outBit4_output_leds_regular_5, tag slave.ident_ihs_outBit4 to syn_hyper_source slave.ident_hs_outBit4||top.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/713||syn_dics.v(8264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/8264
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_outBit3_output_leds_regular_4, tag slave.ident_ihs_outBit3 to syn_hyper_source slave.ident_hs_outBit3||top.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/714||syn_dics.v(8257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/8257
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_outBit2_output_leds_regular_3, tag slave.ident_ihs_outBit2 to syn_hyper_source slave.ident_hs_outBit2||top.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/715||syn_dics.v(8250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/8250
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_outBit1_output_leds_regular_2, tag slave.ident_ihs_outBit1 to syn_hyper_source slave.ident_hs_outBit1||top.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/716||syn_dics.v(8243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/8243
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_data_output_leds_regular_6, tag slave.ident_ihs_data to syn_hyper_source slave.ident_hs_data||top.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/717||syn_dics.v(8236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/8236
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_clk_output_leds_regular, tag slave.ident_ihs_clk to syn_hyper_source slave.ident_hs_clk||top.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/718||syn_dics.v(8229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/8229
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_inSwitch_output_leds_regular_0, tag ident_ihs_inSwitch to syn_hyper_source ident_hs_inSwitch||top.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/719||syn_dics.v(8222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/8222
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_ready_IICE_regular_3, tag master.ident_ihs_ready to syn_hyper_source master.ident_hs_ready||top.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/720||syn_dics.v(8205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/8205
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_outValid_IICE_regular_2, tag master.ident_ihs_outValid to syn_hyper_source master.ident_hs_outValid||top.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/721||syn_dics.v(8198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/8198
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_dataOut_IICE_regular_0, tag master.ident_ihs_dataOut to syn_hyper_source master.ident_hs_dataOut||top.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/722||syn_dics.v(8191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/8191
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_clk_IICE_regular, tag master.ident_ihs_clk to syn_hyper_source master.ident_hs_clk||top.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/723||syn_dics.v(8184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/8184
Implementation;Synthesis||MO111||@N: Tristate driver b10_PbTt39_Y2x (in view: VhdlGenLib.IICE_regular_x(verilog)) on net b10_PbTt39_Y2x (in view: VhdlGenLib.IICE_regular_x(verilog)) has its enable tied to GND.||top.srr(732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/732||syn_dics.v(7482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/7482
Implementation;Synthesis||MO111||@N: Tristate driver b12_ocsGfWYY_Lyh (in view: VhdlGenLib.IICE_regular_x(verilog)) on net b12_ocsGfWYY_Lyh (in view: VhdlGenLib.IICE_regular_x(verilog)) has its enable tied to GND.||top.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/733||syn_dics.v(7647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/7647
Implementation;Synthesis||MO111||@N: Tristate driver b10_PbTt39_Y2x (in view: VhdlGenLib.output_leds_regular_x(verilog)) on net b10_PbTt39_Y2x (in view: VhdlGenLib.output_leds_regular_x(verilog)) has its enable tied to GND.||top.srr(734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/734||syn_dics.v(7933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/7933
Implementation;Synthesis||MO111||@N: Tristate driver b12_ocsGfWYY_Lyh (in view: VhdlGenLib.output_leds_regular_x(verilog)) on net b12_ocsGfWYY_Lyh (in view: VhdlGenLib.output_leds_regular_x(verilog)) has its enable tied to GND.||top.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/735||syn_dics.v(8104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/8104
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk4\.b9_ibScJX_E2 (in view: VhdlGenLib.b8_nR_ymqrG_9s_5s_0_0s_0s_0_255s_x_0(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/742||syn_dics.v(7398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/7398
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk4\.b9_ibScJX_E2 (in view: VhdlGenLib.b8_nR_ymqrG_9s_5s_0_0s_0s_0_255s_x_1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/743||syn_dics.v(7398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/7398
Implementation;Synthesis||BN362||@N: Removing sequential instance b11_ibScJX_E2_P (in view: VhdlGenLib.b8_nR_ymqrG_9s_5s_0_0s_0s_0_255s_x_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/744||syn_dics.v(7424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/7424
Implementation;Synthesis||BN362||@N: Removing sequential instance b11_ibScJX_E2_P (in view: VhdlGenLib.b8_nR_ymqrG_9s_5s_0_0s_0s_0_255s_x_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/745||syn_dics.v(7424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/7424
Implementation;Synthesis||FP130||@N: Promoting Net clk on CLKINT  I_1 ||top.srr(746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/746||null;null
Implementation;Synthesis||FP130||@N: Promoting Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF on CLKINT  I_1 ||top.srr(747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/747||null;null
Implementation;Synthesis||FP130||@N: Promoting Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX on CLKINT  I_2 ||top.srr(748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/748||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=308 on top level netlist top ||top.srr(749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/749||null;null
Implementation;Synthesis||Z241||@W:Source for clock ident_coreinst.comm_block_INST.dr2_tck should be moved to net ident_coreinst.comm_block_INST.jtagi.b7_oSD_3vW connected to driving cell pin ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.O ||top.srr(753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/753||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.fdc'/linenumber/2
Implementation;Synthesis||MT530||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 473 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b4_oYh0[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/796||syn_dics.v(6674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/6674
Implementation;Synthesis||MT530||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 9 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/797||syn_dics.v(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/368
Implementation;Synthesis||MT530||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 58 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[8:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/798||syn_dics.v(7351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/7351
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/800||null;null
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\Logic_Analyzer\AXI_Handshaking_Tut\synthesis\axi_debug\top_cck.rpt" .||top.srr(841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/841||null;null
Implementation;Synthesis||BZ173||@N: ROM b5_iSWcC_1[2:0] (in view: VhdlGenLib.b7_OCByLXC_Z1_x_0(verilog)) mapped in logic.||top.srr(902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/902||syn_dics.v(7018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/7018
Implementation;Synthesis||MO106||@N: Found ROM b5_iSWcC_1[2:0] (in view: VhdlGenLib.b7_OCByLXC_Z1_x_0(verilog)) with 14 words by 3 bits.||top.srr(903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/903||syn_dics.v(7018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/7018
Implementation;Synthesis||BZ173||@N: ROM b5_iSWcC_1[2:0] (in view: VhdlGenLib.b7_OCByLXC_Z1_x_1(verilog)) mapped in logic.||top.srr(904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/904||syn_dics.v(7018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/7018
Implementation;Synthesis||MO106||@N: Found ROM b5_iSWcC_1[2:0] (in view: VhdlGenLib.b7_OCByLXC_Z1_x_1(verilog)) with 14 words by 3 bits.||top.srr(905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/905||syn_dics.v(7018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/7018
Implementation;Synthesis||MO231||@N: Found counter in view:VhdlGenLib.b7_OCByLXC_Z1_x_0(verilog) instance genblk4\.b7_nYhI39s[8:0] ||top.srr(925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/925||syn_dics.v(6939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/6939
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance iclksync_status.b5_uU_cL.||top.srr(926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/926||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance iclksync_current_state.b5_uU_cL.||top.srr(927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/927||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b13_nAzGfFM_sLsv3_i[0].||top.srr(928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/928||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[0].||top.srr(929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/929||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[1].||top.srr(930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/930||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[2].||top.srr(931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/931||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[3].||top.srr(932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/932||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[4].||top.srr(933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/933||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[5].||top.srr(934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/934||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[6].||top.srr(935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/935||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[7].||top.srr(936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/936||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk2\.b3_nUT[8].||top.srr(937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/937||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[0].||top.srr(938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/938||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[1].||top.srr(939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/939||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[2].||top.srr(940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/940||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[3].||top.srr(941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/941||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[4].||top.srr(942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/942||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[0].||top.srr(943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/943||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[1].||top.srr(944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/944||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[2].||top.srr(945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/945||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[2:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/946||syn_dics.v(3030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/3030
Implementation;Synthesis||FX107||@W:RAM b3_SoW.b9_SoW_TWsrw[9:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/947||syn_dics.v(2707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/2707
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[5].||top.srr(948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/948||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7].||top.srr(949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/949||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[0].||top.srr(950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/950||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[1].||top.srr(951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/951||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[2].||top.srr(952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/952||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[3].||top.srr(953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/953||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:VhdlGenLib.b7_OCByLXC_Z1_x_1(verilog) instance genblk4\.b7_nYhI39s[8:0] ||top.srr(970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/970||syn_dics.v(6939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/6939
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance iclksync_status.b5_uU_cL.||top.srr(971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/971||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance iclksync_current_state.b5_uU_cL.||top.srr(972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/972||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b13_nAzGfFM_sLsv3_i[0].||top.srr(973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/973||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[0].||top.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/974||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[1].||top.srr(975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/975||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[2].||top.srr(976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/976||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[3].||top.srr(977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/977||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[4].||top.srr(978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/978||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[5].||top.srr(979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/979||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[6].||top.srr(980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/980||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[7].||top.srr(981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/981||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk2\.b3_nUT[8].||top.srr(982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/982||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[0].||top.srr(983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/983||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[1].||top.srr(984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/984||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[2].||top.srr(985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/985||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[3].||top.srr(986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/986||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[4].||top.srr(987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/987||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[0].||top.srr(988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/988||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[1].||top.srr(989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/989||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[2].||top.srr(990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/990||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[3].||top.srr(991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/991||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[4].||top.srr(992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/992||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[5].||top.srr(993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/993||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[2:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z5_x(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/994||syn_dics.v(3030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/3030
Implementation;Synthesis||FX107||@W:RAM b3_SoW.b9_SoW_TWsrw[13:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z5_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/995||syn_dics.v(2707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/2707
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[5].||top.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/996||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7].||top.srr(997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/997||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[0].||top.srr(998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/998||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[1].||top.srr(999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/999||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[2].||top.srr(1000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1000||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[3].||top.srr(1001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1001||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[4].||top.srr(1002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1002||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[5].||top.srr(1003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1003||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[6].||top.srr(1004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1004||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[7].||top.srr(1005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1005||null;null
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b7_1LbcgKF.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1009||syn_dics.v(6447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/6447
Implementation;Synthesis||BN362||@N: Removing sequential instance b5_nUTGT.b13_xYTFKCkrt_FH9 (in view: VhdlGenLib.IICE_regular_x(verilog)) because it does not drive other instances.||top.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1010||syn_dics.v(6985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/6985
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.output_leds_INST.b4_PfFz.b7_PbTtl9G.b7_1LbcgKG.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.output_leds_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1011||syn_dics.v(7740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/7740
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.output_leds_INST.b4_PfFz.b7_PbTtl9G.b7_1LbcgKF.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.output_leds_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1012||syn_dics.v(7740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/7740
Implementation;Synthesis||BN362||@N: Removing sequential instance b5_nUTGT.b13_xYTFKCkrt_FH9 (in view: VhdlGenLib.output_leds_regular_x(verilog)) because it does not drive other instances.||top.srr(1013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1013||syn_dics.v(6985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/6985
Implementation;Synthesis||BN401||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||top.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1043||syn_dics.v(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.output_leds_INST.b13_PSyil9s_FMZ_L (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1056||syn_dics.v(8048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/8048
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b13_PSyil9s_FMZ_L (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1057||syn_dics.v(7591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.v'/linenumber/7591
Implementation;Synthesis||BW278||@N: Clock ident_coreinst.comm_block_INST.dr2_tck source pin ident_coreinst.comm_block_INST.dr2_tck_keep.OUT[0]||top.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1107||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.fdc'/linenumber/2
Implementation;Synthesis||BW279||@N: Clock ident_coreinst.comm_block_INST.dr2_tck drive pin ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.Y||top.srr(1108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1108||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.fdc'/linenumber/2
Implementation;Synthesis||BW280||@N: Forward annotating clock ident_coreinst.comm_block_INST.dr2_tck on drive pins would add that clock to 441 clock pins including ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b9_SoW_TWsrw_b9_SoW_TWsrw_0_0.A_CLK||top.srr(1109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1109||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.fdc'/linenumber/2
Implementation;Synthesis||BW295||@W:Forward annotation of clocks to input pins not allowed for this technology. Forward annotating clock ident_coreinst.comm_block_INST.dr2_tck on driving pins||top.srr(1110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1110||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.fdc'/linenumber/2
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(1111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1111||syn_dics.fdc(3);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\instr_sources\syn_dics.fdc'/linenumber/3
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(1112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1112||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1113||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(1114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1114||null;null
Implementation;Synthesis||MT615||@N: Found clock clk with period 10.00ns ||top.srr(1124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1124||null;null
Implementation;Synthesis||MT615||@N: Found clock ident_coreinst.comm_block_INST.dr2_tck with period 1000.00ns ||top.srr(1125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1125||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.identify_clk_int.||top.srr(1126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1126||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX.||top.srr(1127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1127||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF.||top.srr(1128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_debug\top.srr'/linenumber/1128||null;null
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 5 Info(s)||top_layout_log.log;liberoaction://open_report/file/top_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:top
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||top_generateBitstream.log;liberoaction://open_report/file/top_generateBitstream.log||(null);(null)
