// Seed: 4216341735
module module_0;
  reg id_2 = id_2, id_3;
  tri id_4;
  assign id_3 = id_4 - 1;
  always force id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign modCall_1.type_6 = 0;
endmodule
module module_2 (
    input  wire id_0,
    output tri0 id_1
);
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  task automatic id_19;
    output id_20;
    integer id_21, id_22, id_23, id_24;
    begin : LABEL_0
      if (1'h0 - 1) begin : LABEL_0
        id_24 <= 1'd0;
        $display(1, id_2);
        id_21 <= (1'b0);
      end
    end
  endtask
  module_0 modCall_1 ();
  assign id_7 = 1'b0;
endmodule
