Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'M_Top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7k325t-ffg900-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o M_Top_map.ncd M_Top.ngd M_Top.pcf 
Target Device  : xc7k325t
Target Package : ffg900
Target Speed   : -2
Mapper Version : kintex7 -- $Revision: 1.55 $
Mapped Date    : Sun Dec 16 16:25:50 2018

Design Summary
--------------
Number of errors:      0
Number of warnings:  167
Slice Logic Utilization:
  Number of Slice Registers:                 5,383 out of 407,600    1%
    Number used as Flip Flops:               5,382
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      6,298 out of 203,800    3%
    Number used as logic:                    5,345 out of 203,800    2%
      Number using O6 output only:           4,063
      Number using O5 output only:             289
      Number using O5 and O6:                  993
      Number used as ROM:                        0
    Number used as Memory:                     726 out of  64,000    1%
      Number used as Dual Port RAM:            660
        Number using O6 output only:            40
        Number using O5 output only:            14
        Number using O5 and O6:                606
      Number used as Single Port RAM:            0
      Number used as Shift Register:            66
        Number using O6 output only:            65
        Number using O5 output only:             0
        Number using O5 and O6:                  1
    Number used exclusively as route-thrus:    227
      Number with same-slice register load:    174
      Number with same-slice carry load:        53
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,928 out of  50,950    5%
  Number of LUT Flip Flop pairs used:        7,754
    Number with an unused Flip Flop:         2,909 out of   7,754   37%
    Number with an unused LUT:               1,456 out of   7,754   18%
    Number of fully used LUT-FF pairs:       3,389 out of   7,754   43%
    Number of unique control sets:             759
    Number of slice register sites lost
      to control set restrictions:           4,156 out of 407,600    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        54 out of     500   10%
    Number of LOCed IOBs:                       54 out of      54  100%
    IOB Flip Flops:                              5
    IOB Master Pads:                             3
    IOB Slave Pads:                              3

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     445    0%
  Number of RAMB18E1/FIFO18E1s:                  1 out of     890    1%
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      3 out of      32    9%
    Number used as BUFGs:                        3
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:       16 out of     500    3%
    Number used as IDELAYE2s:                   16
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       16 out of     500    3%
    Number used as ILOGICE2s:                    0
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                  16
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       47 out of     500    9%
    Number used as OLOGICE2s:                    3
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                  44
  Number of PHASER_IN/PHASER_IN_PHYs:            2 out of      40    5%
    Number used as PHASER_INs:                   0
    Number used as PHASER_IN_PHYs:               2
      Number of LOCed PHASER_IN_PHYs:            2 out of       2  100%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          5 out of      40   12%
    Number used as PHASER_OUTs:                  0
    Number used as PHASER_OUT_PHYs:              5
      Number of LOCed PHASER_OUT_PHYs:           5 out of       5  100%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     168    0%
  Number of BUFRs:                               0 out of      40    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     840    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      0 out of      16    0%
  Number of GTXE2_COMMONs:                       0 out of       4    0%
  Number of IBUFDS_GTE2s:                        0 out of       8    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         1 out of      10   10%
  Number of IN_FIFOs:                            2 out of      40    5%
    Number of LOCed IN_FIFOs:                    2 out of       2  100%
  Number of MMCME2_ADVs:                         1 out of      10   10%
    Number of LOCed MMCME2_ADVs:                 1 out of       1  100%
  Number of OUT_FIFOs:                           5 out of      40   12%
    Number of LOCed OUT_FIFOs:                   5 out of       5  100%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         2 out of      10   20%
    Number of LOCed PHASER_REFs:                 2 out of       2  100%
  Number of PHY_CONTROLs:                        2 out of      10   20%
    Number of LOCed PHY_CONTROLs:                2 out of       2  100%
  Number of PLLE2_ADVs:                          1 out of      10   10%
    Number of LOCed PLLE2_ADVs:                  1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               1 out of       1  100%

Average Fanout of Non-Clock Nets:                3.32

Peak Memory Usage:  5668 MB
Total REAL time to MAP completion:  3 mins 34 secs 
Total CPU time to MAP completion:   3 mins 34 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:372 - Gated clock. Clock net PrSv_ChipCtrl0_s<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <V7_INS_DUMMY_IBUFDSIBUFDIS_ML_IBUFDS_IBUFDISABLE_3_ML_NEW_IBUFDISABLE> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <V7_INS_DUMMY_IBUFDSIBUFDIS_ML_IBUFDS_IBUFDISABLE_1_ML_NEW_IBUFDISABLE> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/
   rd_fifo/Mram_mem6_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/
   rd_fifo/Mram_mem7_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/
   rd_fifo/Mram_mem2_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/
   rd_fifo/Mram_mem4_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/
   rd_fifo/Mram_mem3_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/
   rd_fifo/Mram_mem5_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/
   rd_fifo/Mram_mem1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7v
   en_data_gen/vio_init_pattern_bram/Mram_mem_21_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven
   _data_gen/vio_init_pattern_bram/Mram_mem_11_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven
   _data_gen/vio_init_pattern_bram/Mram_mem_01_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven
   _data_gen/vio_init_pattern_bram/Mram_mem_31_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven
   _data_gen/vio_init_pattern_bram/Mram_mem_21_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7v
   en_data_gen/vio_init_pattern_bram/Mram_mem_31_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7v
   en_data_gen/vio_init_pattern_bram/Mram_mem_11_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ra
   m.RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ra
   m.RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem12_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem11_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32
   M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32
   M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32
   M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32
   M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[12].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[11].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[13].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[0]
   .RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1]
   .RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1]
   .RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1]
   .RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[16].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[10].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[15].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[14].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7v
   en_data_gen/vio_init_pattern_bram/Mram_mem_01_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[18].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[17].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem10_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem2_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[9].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[8].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem11_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem10_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[21].RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[21].RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[21].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[20].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[2].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[6].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[4].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem7_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem8_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem8_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem9_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem7_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[20].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[15].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[7].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[9].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[18].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[13].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[19].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[3].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[19].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[5].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd
   _buffer_ram[3].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem9_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem12_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem2_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[17].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[4].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[7].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[2].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[14].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[8].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[23].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[22].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[21].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[10].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[12].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[5].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[16].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /rd_data_r<7>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /rd_data_r<7>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[6].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[11].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ra
   m[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u
   _ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D
   /of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network PrSv_ChipCtrl0_s<35> has no load.
INFO:LIT:395 - The above info message is repeated 93 more times for the
   following (max. 5 shown):
   PrSv_ChipCtrl0_s<34>,
   PrSv_ChipCtrl0_s<33>,
   PrSv_ChipCtrl0_s<32>,
   PrSv_ChipCtrl0_s<31>,
   PrSv_ChipCtrl0_s<30>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:825 - RAM32X1D symbol
   "u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven
   _data_gen/vio_init_pattern_bram/Mram_mem_021" (output
   signal=u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen
   /s7ven_data_gen/bram_data<6>) INITSTATE has been changed from 00000400 to
   04000400 because pin A4 is driven by GND. This pin has been connected to VCC
   instead, in order to relieve routing congestion.
INFO:MapLib:825 - RAM32X1D symbol
   "u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven
   _data_gen/vio_init_pattern_bram/Mram_mem_022" (output
   signal=u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen
   /s7ven_data_gen/bram_data<7>) INITSTATE has been changed from 00000400 to
   04000400 because pin A4 is driven by GND. This pin has been connected to VCC
   instead, in order to relieve routing congestion.
INFO:MapLib:825 - RAM32X1D symbol
   "u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven
   _data_gen/vio_init_pattern_bram/Mram_mem_121" (output
   signal=u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen
   /s7ven_data_gen/bram_data<14>) INITSTATE has been changed from 00000400 to
   04000400 because pin A4 is driven by GND. This pin has been connected to VCC
   instead, in order to relieve routing congestion.
INFO:MapLib:825 - RAM32X1D symbol
   "u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven
   _data_gen/vio_init_pattern_bram/Mram_mem_122" (output
   signal=u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen
   /s7ven_data_gen/bram_data<15>) INITSTATE has been changed from 00000400 to
   04000400 because pin A4 is driven by GND. This pin has been connected to VCC
   instead, in order to relieve routing congestion.
INFO:MapLib:825 - RAM32X1D symbol
   "u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven
   _data_gen/vio_init_pattern_bram/Mram_mem_221" (output
   signal=u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen
   /s7ven_data_gen/bram_data<22>) INITSTATE has been changed from 00000400 to
   04000400 because pin A4 is driven by GND. This pin has been connected to VCC
   instead, in order to relieve routing congestion.
INFO:MapLib:825 - RAM32X1D symbol
   "u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven
   _data_gen/vio_init_pattern_bram/Mram_mem_222" (output
   signal=u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen
   /s7ven_data_gen/bram_data<23>) INITSTATE has been changed from 00000400 to
   04000400 because pin A4 is driven by GND. This pin has been connected to VCC
   instead, in order to relieve routing congestion.
INFO:MapLib:825 - RAM32X1D symbol
   "u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven
   _data_gen/vio_init_pattern_bram/Mram_mem_321" (output
   signal=u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen
   /s7ven_data_gen/bram_data<30>) INITSTATE has been changed from 00000400 to
   04000400 because pin A4 is driven by GND. This pin has been connected to VCC
   instead, in order to relieve routing congestion.
INFO:MapLib:825 - RAM32X1D symbol
   "u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven
   _data_gen/vio_init_pattern_bram/Mram_mem_322" (output
   signal=u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen
   /s7ven_data_gen/bram_data<31>) INITSTATE has been changed from 00000400 to
   04000400 because pin A4 is driven by GND. This pin has been connected to VCC
   instead, in order to relieve routing congestion.
INFO:MapLib:825 - RAM32X1D symbol
   "u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7v
   en_data_gen/vio_init_pattern_bram/Mram_mem_021" (output
   signal=u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_g
   en/s7ven_data_gen/bram_data<6>) INITSTATE has been changed from 00000400 to
   04000400 because pin A4 is driven by GND. This pin has been connected to VCC
   instead, in order to relieve routing congestion.
INFO:MapLib:825 - RAM32X1D symbol
   "u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7v
   en_data_gen/vio_init_pattern_bram/Mram_mem_022" (output
   signal=u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_g
   en/s7ven_data_gen/bram_data<7>) INITSTATE has been changed from 00000400 to
   04000400 because pin A4 is driven by GND. This pin has been connected to VCC
   instead, in order to relieve routing congestion.
INFO:MapLib:825 - RAM32X1D symbol
   "u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7v
   en_data_gen/vio_init_pattern_bram/Mram_mem_121" (output
   signal=u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_g
   en/s7ven_data_gen/bram_data<14>) INITSTATE has been changed from 00000400 to
   04000400 because pin A4 is driven by GND. This pin has been connected to VCC
   instead, in order to relieve routing congestion.
INFO:MapLib:825 - RAM32X1D symbol
   "u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7v
   en_data_gen/vio_init_pattern_bram/Mram_mem_122" (output
   signal=u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_g
   en/s7ven_data_gen/bram_data<15>) INITSTATE has been changed from 00000400 to
   04000400 because pin A4 is driven by GND. This pin has been connected to VCC
   instead, in order to relieve routing congestion.
INFO:MapLib:825 - RAM32X1D symbol
   "u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7v
   en_data_gen/vio_init_pattern_bram/Mram_mem_221" (output
   signal=u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_g
   en/s7ven_data_gen/bram_data<22>) INITSTATE has been changed from 00000400 to
   04000400 because pin A4 is driven by GND. This pin has been connected to VCC
   instead, in order to relieve routing congestion.
INFO:MapLib:825 - RAM32X1D symbol
   "u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7v
   en_data_gen/vio_init_pattern_bram/Mram_mem_222" (output
   signal=u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_g
   en/s7ven_data_gen/bram_data<23>) INITSTATE has been changed from 00000400 to
   04000400 because pin A4 is driven by GND. This pin has been connected to VCC
   instead, in order to relieve routing congestion.
INFO:MapLib:825 - RAM32X1D symbol
   "u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7v
   en_data_gen/vio_init_pattern_bram/Mram_mem_321" (output
   signal=u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_g
   en/s7ven_data_gen/bram_data<30>) INITSTATE has been changed from 00000400 to
   04000400 because pin A4 is driven by GND. This pin has been connected to VCC
   instead, in order to relieve routing congestion.
INFO:MapLib:825 - RAM32X1D symbol
   "u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7v
   en_data_gen/vio_init_pattern_bram/Mram_mem_322" (output
   signal=u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_g
   en/s7ven_data_gen/bram_data<31>) INITSTATE has been changed from 00000400 to
   04000400 because pin A4 is driven by GND. This pin has been connected to VCC
   instead, in order to relieve routing congestion.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.970 Volts. (default - Range: 0.970 to
   1.030 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 183 block(s) removed
  40 block(s) optimized away
 171 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r<12>" is
loadless and has been removed.
 Loadless block "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r_12" (FF)
removed.
  The signal "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r<11>" is
loadless and has been removed.
   Loadless block "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r_11" (FF)
removed.
    The signal "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r<10>" is
loadless and has been removed.
     Loadless block "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r_10" (FF)
removed.
      The signal "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r<9>" is
loadless and has been removed.
       Loadless block "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r_9" (FF)
removed.
        The signal "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r<8>" is
loadless and has been removed.
         Loadless block "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r_8" (FF)
removed.
          The signal "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r<7>" is
loadless and has been removed.
           Loadless block "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r_7" (FF)
removed.
            The signal "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r<6>" is
loadless and has been removed.
             Loadless block "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r_6" (FF)
removed.
              The signal "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r<5>" is
loadless and has been removed.
               Loadless block "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r_5" (FF)
removed.
                The signal "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r<4>" is
loadless and has been removed.
                 Loadless block "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r_4" (FF)
removed.
                  The signal "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r<3>" is
loadless and has been removed.
                   Loadless block "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r_3" (FF)
removed.
                    The signal "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r<2>" is
loadless and has been removed.
                     Loadless block "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r_2" (FF)
removed.
                      The signal "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r<1>" is
loadless and has been removed.
                       Loadless block "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r_1" (FF)
removed.
                        The signal "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r<0>" is
loadless and has been removed.
                         Loadless block "u_M_DdrCtrl/u_ddr3_infrastructure/rst_phaser_ref_sync_r_0" (FF)
removed.
                          The signal "u_M_DdrCtrl/u_ddr3_infrastructure/rst_tmp_phaser_ref" is loadless
and has been removed.
                           Loadless block "u_M_DdrCtrl/u_ddr3_infrastructure/rst_tmp_phaser_ref1" (ROM)
removed.
The signal "u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_addr<4>" is
loadless and has been removed.
 Loadless block "u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_addr_4"
(FF) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel
<2>" is loadless and has been removed.
 Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel
_2" (FF) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3<0>" is loadless and has
been removed.
 Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3_0" (FF) removed.
  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2<0>" is loadless and has
been removed.
   Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2_0" (FF) removed.
    The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1<0>" is loadless and has
been removed.
     Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1_0" (FF) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3<1>" is loadless and has
been removed.
 Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3_1" (FF) removed.
  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2<1>" is loadless and has
been removed.
   Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2_1" (FF) removed.
    The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1<1>" is loadless and has
been removed.
     Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1_1" (FF) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3<4>" is loadless and has
been removed.
 Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3_4" (FF) removed.
  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2<4>" is loadless and has
been removed.
   Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2_4" (FF) removed.
    The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1<4>" is loadless and has
been removed.
     Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1_4" (FF) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3<5>" is loadless and has
been removed.
 Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3_5" (FF) removed.
  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2<5>" is loadless and has
been removed.
   Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2_5" (FF) removed.
    The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1<5>" is loadless and has
been removed.
     Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1_5" (FF) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3<6>" is loadless and has
been removed.
 Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3_6" (FF) removed.
  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2<6>" is loadless and has
been removed.
   Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2_6" (FF) removed.
    The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1<6>" is loadless and has
been removed.
     Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1_6" (FF) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3<7>" is loadless and has
been removed.
 Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3_7" (FF) removed.
  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2<7>" is loadless and has
been removed.
   Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2_7" (FF) removed.
    The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1<7>" is loadless and has
been removed.
     Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_c
alib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1_7" (FF) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_full<1>" is loadless and has been removed.
 Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_full_1" (SFF) removed.
  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/nxt_wr_ptr[2]_rd_ptr_timing[2]_equal_38_o" is loadless and has
been removed.
   Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/nxt_wr_ptr[2]_rd_ptr_timing[2]_equal_38_o31" (ROM) removed.
    The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/rd_ptr_timing<0>" is loadless and has been removed.
     Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/rd_ptr_timing_0" (SFF) removed.
      The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty[4]_full_in_AND_634_o" is loadless and has been removed.
       Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty[4]_full_in_AND_634_o1_INV_0" (BUF) removed.
        The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty<4>" is loadless and has been removed.
         Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_4" (FF) removed.
          The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_4_glue_set" is loadless and has been removed.
           Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_4_glue_set" (ROM) removed.
            The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty<8>" is loadless and has been removed.
             Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_8" (FF) removed.
              The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_8_glue_set" is loadless and has been removed.
               Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_8_glue_set" (ROM) removed.
                The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/nxt_rd_ptr[2]_wr_ptr_timing[2]_equal_22_o" is loadless and has
been removed.
                 Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/nxt_rd_ptr[2]_wr_ptr_timing[2]_equal_22_o31" (ROM) removed.
                  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/wr_ptr_timing<0>" is loadless and has been removed.
                   Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/wr_ptr_timing_0" (SFF) removed.
                    The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/wr_en_in_my_empty[5]_AND_649_o" is loadless and has been removed.
                     Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/wr_en_in_my_empty[5]_AND_649_o1" (ROM) removed.
                      The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty<5>" is loadless and has been removed.
                       Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_5" (FF) removed.
                        The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_5_glue_set" is loadless and has been removed.
                         Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_5_glue_set" (ROM) removed.
                    The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/nxt_wr_ptr<0>" is loadless and has been removed.
                     Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/Madd_nxt_wr_ptr_xor<0>11_INV_0" (BUF) removed.
                      The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/wr_ptr<0>" is loadless and has been removed.
                       Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/wr_ptr_0" (SFF) removed.
                        The signal "u_M_DdrCtrl/u_ddr3_infrastructure/rstdiv0_sync_r1_17" is loadless
and has been removed.
                         Loadless block "u_M_DdrCtrl/u_ddr3_infrastructure/rstdiv0_sync_r1_17" (FF)
removed.
                  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/wr_ptr_timing<1>" is loadless and has been removed.
                   Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/wr_ptr_timing_1" (SFF) removed.
                    The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/nxt_wr_ptr<1>" is loadless and has been removed.
                     Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/Madd_nxt_wr_ptr_xor<1>11" (ROM) removed.
                      The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/wr_ptr<1>" is loadless and has been removed.
                       Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/wr_ptr_1" (SFF) removed.
                  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/rd_ptr<1>" is loadless and has been removed.
                   Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/rd_ptr_1" (SFF) removed.
                    The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/nxt_rd_ptr<1>" is loadless and has been removed.
                     Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/Madd_nxt_rd_ptr_xor<1>11" (ROM) removed.
                      The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/rd_ptr<0>" is loadless and has been removed.
                       Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/rd_ptr_0" (SFF) removed.
                        The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/nxt_rd_ptr<0>" is loadless and has been removed.
                         Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/Madd_nxt_rd_ptr_xor<0>11_INV_0" (BUF) removed.
                  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/rd_ptr<2>" is loadless and has been removed.
                   Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/rd_ptr_2" (SFF) removed.
                    The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/nxt_rd_ptr<2>" is loadless and has been removed.
                     Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/Madd_nxt_rd_ptr_xor<2>11" (ROM) removed.
                  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/wr_ptr_timing<2>" is loadless and has been removed.
                   Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/wr_ptr_timing_2" (SFF) removed.
                    The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/nxt_wr_ptr<2>" is loadless and has been removed.
                     Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/Madd_nxt_wr_ptr_xor<2>11" (ROM) removed.
                      The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/wr_ptr<2>" is loadless and has been removed.
                       Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/wr_ptr_2" (SFF) removed.
                The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty<8>_1" is loadless and has been removed.
                 Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_8_1" (FF) removed.
    The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/rd_ptr_timing<1>" is loadless and has been removed.
     Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/rd_ptr_timing_1" (SFF) removed.
    The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/rd_ptr_timing<2>" is loadless and has been removed.
     Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/rd_ptr_timing_2" (SFF) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_full<2>" is loadless and has been removed.
 Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_full_2" (SFF) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_full<4>" is loadless and has been removed.
 Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_full_4" (SFF) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_fine_inc" is loadless and has
been removed.
 Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_B_po_fine_inc11" (ROM) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc" is loadless and has
been removed.
 Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_A_po_fine_inc11" (ROM) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/A_po_fine_inc" is loadless and has
been removed.
 Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/Mmux_A_po_fine_inc11" (ROM) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pr
e_fifo_gen.u_ddr_of_pre_fifo/my_full<4>" is loadless and has been removed.
 Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pr
e_fifo_gen.u_ddr_of_pre_fifo/my_full_4" (SFF) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pr
e_fifo_gen.u_ddr_of_pre_fifo/my_full<4>" is loadless and has been removed.
 Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pr
e_fifo_gen.u_ddr_of_pre_fifo/my_full_4" (SFF) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pr
e_fifo_gen.u_ddr_of_pre_fifo/my_full<4>" is loadless and has been removed.
 Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pr
e_fifo_gen.u_ddr_of_pre_fifo/my_full_4" (SFF) removed.
The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/data_clk_en2" is loadless and has been removed.
 Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/data_clk_en21" (ROM) removed.
  The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/user_burst_cnt_larger_1_r_ReSeedcounter[31]_OR_1767_o1" is loadless and
has been removed.
   Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/user_burst_cnt_larger_1_r_ReSeedcounter[31]_OR_1767_o1" (ROM) removed.
    The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/reseed_cnt_r<7>" is loadless and
has been removed.
     Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/reseed_cnt_r_7" (SFF) removed.
      The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/data_clk_en" is loadless and has been removed.
       Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/data_clk_en1" (ROM) removed.
      The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r7" is loadless
and has been removed.
       Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_xor<7>" (XOR)
removed.
        The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_cy<6>" is
loadless and has been removed.
         Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_cy<6>" (MUX)
removed.
          The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_cy<5>" is
loadless and has been removed.
           Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_cy<5>" (MUX)
removed.
            The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_cy<4>" is
loadless and has been removed.
             Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_cy<4>" (MUX)
removed.
              The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_cy<3>" is
loadless and has been removed.
               Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_cy<3>" (MUX)
removed.
                The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_cy<2>" is
loadless and has been removed.
                 Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_cy<2>" (MUX)
removed.
                  The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_cy<1>" is
loadless and has been removed.
                   Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_cy<1>" (MUX)
removed.
                    The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_cy<0>" is
loadless and has been removed.
                     Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_cy<0>" (MUX)
removed.
                      The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/reseed_cnt_r[7]_PWR_140_o_equal_3_o
_inv" is loadless and has been removed.
                       Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/reseed_cnt_r[7]_PWR_140_o_equal_3_o
_inv1" (ROM) removed.
                        The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/reseed_cnt_r<6>" is loadless and
has been removed.
                         Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/reseed_cnt_r_6" (SFF) removed.
                          The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r6" is loadless
and has been removed.
                           Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_xor<6>" (XOR)
removed.
                            The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_lut<6>" is
loadless and has been removed.
                             Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_lut<6>" (ROM)
removed.
                        The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/reseed_cnt_r<5>" is loadless and
has been removed.
                         Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/reseed_cnt_r_5" (SFF) removed.
                          The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r5" is loadless
and has been removed.
                           Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_xor<5>" (XOR)
removed.
                            The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_lut<5>" is
loadless and has been removed.
                             Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_lut<5>" (ROM)
removed.
                        The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/reseed_cnt_r<4>" is loadless and
has been removed.
                         Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/reseed_cnt_r_4" (SFF) removed.
                          The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r4" is loadless
and has been removed.
                           Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_xor<4>" (XOR)
removed.
                            The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_lut<4>" is
loadless and has been removed.
                             Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_lut<4>" (ROM)
removed.
                        The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/reseed_cnt_r<3>" is loadless and
has been removed.
                         Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/reseed_cnt_r_3" (SFF) removed.
                          The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r3" is loadless
and has been removed.
                           Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_xor<3>" (XOR)
removed.
                            The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_lut<3>" is
loadless and has been removed.
                             Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_lut<3>" (ROM)
removed.
                        The signal "N1014" is loadless and has been removed.
                         Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/user_burst_cnt_larger_1_r_ReSeedcounter[31]_OR_1767_o1_SW0" (ROM)
removed.
                          The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/reseed_cnt_r<2>" is loadless and
has been removed.
                           Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/reseed_cnt_r_2" (SFF) removed.
                            The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r2" is loadless
and has been removed.
                             Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_xor<2>" (XOR)
removed.
                              The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_lut<2>" is
loadless and has been removed.
                               Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_lut<2>" (ROM)
removed.
                          The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/reseed_cnt_r<1>" is loadless and
has been removed.
                           Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/reseed_cnt_r_1" (SFF) removed.
                            The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r1" is loadless
and has been removed.
                             Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_xor<1>" (XOR)
removed.
                              The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_lut<1>" is
loadless and has been removed.
                               Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_lut<1>" (ROM)
removed.
                          The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/reseed_cnt_r<0>" is loadless and
has been removed.
                           Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/reseed_cnt_r_0" (SFF) removed.
                            The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r" is loadless
and has been removed.
                             Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_xor<0>" (XOR)
removed.
                              The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_lut<0>" is
loadless and has been removed.
                               Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_lut<0>" (ROM)
removed.
        The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_lut<7>" is
loadless and has been removed.
         Loadless block
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/gen_prbs_modules[0].u_data_prbs_gen/Mcount_reseed_cnt_r_lut<7>" (ROM)
removed.
The signal "u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_rdy_r_2" is
loadless and has been removed.
 Loadless block "u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_rdy_r_3" (FF)
removed.
The signal "u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_rdy_r_3" is
loadless and has been removed.
 Loadless block "u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_rdy_r_4" (FF)
removed.
The signal "u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_rdy_r_4" is
loadless and has been removed.
 Loadless block "u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_rdy_r_5" (FF)
removed.
The signal "u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_rdy_r_5" is
loadless and has been removed.
 Loadless block "u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_rdy_r_6" (FF)
removed.
The signal "u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_rdy_r_6" is
loadless and has been removed.
 Loadless block "u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_rdy_r_7" (FF)
removed.
Loadless block "U_M_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "U_M_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "U_M_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "U_M_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "U_M_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "U_M_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT" (ROM)
removed.
Loadless block "U_M_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block "U_M_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "U_M_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "U_M_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "U_M_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "U_M_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "U_M_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "U_M_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "U_M_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "U_M_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B"
(ROM) removed.
Loadless block "u_M_DdrCtrl/u_ddr3_infrastructure/u_bufh_auxout_clk" (BUFHCE)
removed.
 The signal "u_M_DdrCtrl/u_ddr3_infrastructure/auxout_clk_i" is loadless and has
been removed.
Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_buf" (CKBUF) removed.
Loadless block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rclk_buf" (CKBUF) removed.
The signal "PrSv_ChipCtrl0_s<35>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<34>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<33>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<32>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<31>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<30>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<29>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<28>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<27>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<26>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<25>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<24>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<23>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<22>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<21>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<19>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<18>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<17>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<16>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<15>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<11>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<10>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<7>" is sourceless and has been removed.
The signal
"U_M_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_C
S_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_G
AND_SRL_UNSET/SRL_Q_O" is sourceless and has been removed.
The signal "U_M_icon_0/U0/U_ICON/iCOMMAND_SEL<15>" is sourceless and has been
removed.
 Sourceless block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE"
(ROM) removed.
 Sourceless block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE"
(ROM) removed.
The signal "U_M_icon_0/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless and has been
removed.
 Sourceless block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE"
(ROM) removed.
 Sourceless block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE"
(ROM) removed.
The signal "U_M_icon_0/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless and has been
removed.
 Sourceless block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE"
(ROM) removed.
 Sourceless block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE"
(ROM) removed.
The signal "U_M_icon_0/U0/U_ICON/iCOMMAND_SEL<12>" is sourceless and has been
removed.
 Sourceless block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE"
(ROM) removed.
 Sourceless block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE"
(ROM) removed.
The signal "U_M_icon_0/U0/U_ICON/iCOMMAND_SEL<11>" is sourceless and has been
removed.
 Sourceless block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE"
(ROM) removed.
 Sourceless block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE"
(ROM) removed.
The signal "U_M_icon_0/U0/U_ICON/iCOMMAND_SEL<7>" is sourceless and has been
removed.
 Sourceless block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
The signal "U_M_icon_0/U0/U_ICON/iCOMMAND_SEL<6>" is sourceless and has been
removed.
 Sourceless block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
The signal "U_M_icon_0/U0/U_ICON/iCOMMAND_SEL<3>" is sourceless and has been
removed.
 Sourceless block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM)
removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_slot<1>" is
unused and has been removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_wd_i1<26>" is unused and has been removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty<0>" is unused and has been removed.
 Unused block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_0" (FF) removed.
  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_0_glue_set" is unused and has been removed.
   Unused block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_0_glue_set" (ROM) removed.
    The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty<2>" is unused and has been removed.
     Unused block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_2" (FF) removed.
      The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_2_glue_set" is unused and has been removed.
       Unused block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_2_glue_set" (ROM) removed.
        The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty<2>_1" is unused and has been removed.
         Unused block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_2_1" (FF) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty<1>" is unused and has been removed.
 Unused block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_1" (FF) removed.
  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_1_glue_set" is unused and has been removed.
   Unused block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_1_glue_set" (ROM) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty<3>" is unused and has been removed.
 Unused block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_3" (FF) removed.
  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_3_glue_set" is unused and has been removed.
   Unused block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_3_glue_set" (ROM) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty<6>" is unused and has been removed.
 Unused block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_6" (FF) removed.
  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_6_glue_set" is unused and has been removed.
   Unused block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_6_glue_set" (ROM) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty<7>" is unused and has been removed.
 Unused block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_7" (FF) removed.
  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_7_glue_set" is unused and has been removed.
   Unused block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_
ctl_pre_fifo_0/my_empty_7_glue_set" (ROM) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pr
e_fifo_gen.u_ddr_of_pre_fifo/my_empty<7>" is unused and has been removed.
 Unused block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pr
e_fifo_gen.u_ddr_of_pre_fifo/my_empty_7" (SFF) removed.
  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pr
e_fifo_gen.u_ddr_of_pre_fifo/my_empty_7_glue_rst" is unused and has been
removed.
   Unused block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pr
e_fifo_gen.u_ddr_of_pre_fifo/my_empty_7_glue_rst" (ROM) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pr
e_fifo_gen.u_ddr_of_pre_fifo/my_empty<7>" is unused and has been removed.
 Unused block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pr
e_fifo_gen.u_ddr_of_pre_fifo/my_empty_7" (SFF) removed.
  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pr
e_fifo_gen.u_ddr_of_pre_fifo/my_empty_7_glue_rst" is unused and has been
removed.
   Unused block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pr
e_fifo_gen.u_ddr_of_pre_fifo/my_empty_7_glue_rst" (ROM) removed.
The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pr
e_fifo_gen.u_ddr_of_pre_fifo/my_empty<7>" is unused and has been removed.
 Unused block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pr
e_fifo_gen.u_ddr_of_pre_fifo/my_empty_7" (SFF) removed.
  The signal
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pr
e_fifo_gen.u_ddr_of_pre_fifo/my_empty_7_glue_rst" is unused and has been
removed.
   Unused block
"u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_dd
r_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pr
e_fifo_gen.u_ddr_of_pre_fifo/my_empty_7_glue_rst" (ROM) removed.
The signal
"u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in[30]_start_addr_i[30]_
MUX_7241_o" is unused and has been removed.
The signal
"u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_da
ta_gen/vio_init_pattern_bram/_n0214_inv" is unused and has been removed.
The signal
"u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_
data_gen/vio_init_pattern_bram/_n0214_inv" is unused and has been removed.
Unused block "U_M_icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Unused block "U_M_icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Unused block "U_M_icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Unused block "U_M_icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Unused block "U_M_icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[15].U_LUT" (ROM)
removed.
Unused block "U_M_icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Unused block "U_M_icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Unused block "U_M_icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Unused block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
Unused block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE" (ROM)
removed.
Unused block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE" (ROM)
removed.
Unused block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE" (ROM)
removed.
Unused block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM)
removed.
Unused block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM)
removed.
Unused block "U_M_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		U_M_icon_0/XST_GND
VCC 		U_M_icon_0/XST_VCC
GND
		U_M_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND
.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET/XST_GND
VCC
		U_M_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND
.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET/XST_VCC
GND
		U_M_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET/XST_GND
VCC
		U_M_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET/XST_VCC
GND
		U_M_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET/XST_GND
VCC
		U_M_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET/XST_VCC
LUT4 		U_M_ila_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
   optimized to 0
GND
		U_M_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_
GAND_SRL_UNSET/XST_GND
VCC
		U_M_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_
GAND_SRL_UNSET/XST_VCC
GND 		U_M_ila_0/XST_GND
VCC 		U_M_ila_0/XST_VCC
GND 		XST_GND
VCC 		XST_VCC
LUT2 		u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/Mmux_mux_cas_slot21
   optimized to 0
FD
		u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_se
l_4
   optimized to 0
FD
		u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_se
l_4_1
   optimized to 0
FD
		u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_se
l_5
   optimized to 0
FD
		u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_se
l_5_1
   optimized to 0
FD
		u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy
_ctl_wd_i1_26
   optimized to 0
FD
		u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy
_ctl_wd_i2_26
   optimized to 0
FDE
		u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/ba
nk_compare0/req_priority_r
   optimized to 0
FDE
		u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/ba
nk_compare0/req_priority_r
   optimized to 0
FDE
		u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/ba
nk_compare0/req_priority_r
   optimized to 0
FDE
		u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/ba
nk_compare0/req_priority_r
   optimized to 0
FD 		u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_cas_slot_1
   optimized to 0
FD 		u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_offset_0
   optimized to 0
FD 		u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_offset_0_1
   optimized to 0
FD 		u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_offset_0_2
   optimized to 0
INV
		u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/new_rd_data_norst1_INV_0
FD
		u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_d
ata_gen/data_mode_rr_a_3
   optimized to 0
LUT6
		u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_d
ata_gen/vio_init_pattern_bram/_n0214_inv1
   optimized to 1
LUT6
		u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven
_data_gen/vio_init_pattern_bram/_n0214_inv1
   optimized to 1
INV
		u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/Mcompar_end_addr_i[31]_addr_out[3
1]_LessThan_65_o_lut<11>1_INV_0
LUT4
		u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/Mmux_pipe_data_in[30]_start_addr_
i[30]_MUX_7241_o11
   optimized to 0
FDRE 		u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_0
   optimized to 0
FDRE 		u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_30
   optimized to 0

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| ddr3_addr<0>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<1>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<2>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<3>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<4>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<5>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<6>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<7>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<8>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<9>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<10>                      | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<11>                      | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<12>                      | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<13>                      | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<14>                      | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_ba<0>                         | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_ba<1>                         | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_ba<2>                         | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_cas_n                         | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_ck_n<0>                       | IOB18S           | OUTPUT    | DIFF_SSTL15          |       |          | FAST |              |          |          |
| ddr3_ck_p<0>                       | IOB18M           | OUTPUT    | DIFF_SSTL15          |       |          | FAST | ODDR         |          |          |
| ddr3_cke<0>                        | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_cs_n<0>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_dm<0>                         | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_dm<1>                         | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_dq<0>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<1>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<2>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<3>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<4>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<5>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<6>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<7>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<8>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<9>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<10>                        | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<11>                        | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<12>                        | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<13>                        | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<14>                        | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<15>                        | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dqs_n<0>                      | IOB18S           | BIDIR     | DIFF_SSTL15_T_DCI    |       |          | FAST |              |          |          |
| ddr3_dqs_n<1>                      | IOB18S           | BIDIR     | DIFF_SSTL15_T_DCI    |       |          | FAST |              |          |          |
| ddr3_dqs_p<0>                      | IOB18M           | BIDIR     | DIFF_SSTL15_T_DCI    |       |          | FAST | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr3_dqs_p<1>                      | IOB18M           | BIDIR     | DIFF_SSTL15_T_DCI    |       |          | FAST | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr3_odt<0>                        | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_ras_n                         | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_reset_n                       | IOB18            | OUTPUT    | LVCMOS15             |       | 12       | FAST |              |          |          |
| ddr3_we_n                          | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| init_calib_complete                | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sys_clk_n                          | IOB18            | INPUT     | DIFF_SSTL15          |       |          |      |              |          |          |
| sys_clk_p                          | IOB18            | INPUT     | DIFF_SSTL15          |       |          |      |              |          |          |
| sys_rst                            | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| tg_compare_error                   | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
