ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"ShiftReg_1.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.global	ShiftReg_1_initVar
  20              		.bss
  21              		.type	ShiftReg_1_initVar, %object
  22              		.size	ShiftReg_1_initVar, 1
  23              	ShiftReg_1_initVar:
  24 0000 00       		.space	1
  25              		.section	.text.ShiftReg_1_Start,"ax",%progbits
  26              		.align	2
  27              		.global	ShiftReg_1_Start
  28              		.thumb
  29              		.thumb_func
  30              		.type	ShiftReg_1_Start, %function
  31              	ShiftReg_1_Start:
  32              	.LFB0:
  33              		.file 1 "Generated_Source\\PSoC5\\ShiftReg_1.c"
   1:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/ShiftReg_1.c **** * File Name: ShiftReg_1.c
   3:Generated_Source\PSoC5/ShiftReg_1.c **** * Version 2.30
   4:Generated_Source\PSoC5/ShiftReg_1.c **** *
   5:Generated_Source\PSoC5/ShiftReg_1.c **** * Description:
   6:Generated_Source\PSoC5/ShiftReg_1.c **** *  This file provides the API source code for the Shift Register component.
   7:Generated_Source\PSoC5/ShiftReg_1.c **** *
   8:Generated_Source\PSoC5/ShiftReg_1.c **** * Note: none
   9:Generated_Source\PSoC5/ShiftReg_1.c **** *
  10:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
  11:Generated_Source\PSoC5/ShiftReg_1.c **** * Copyright 2008-2013, Cypress Semiconductor Corporation.  All rights reserved.
  12:Generated_Source\PSoC5/ShiftReg_1.c **** * You may use this file only in accordance with the license, terms, conditions,
  13:Generated_Source\PSoC5/ShiftReg_1.c **** * disclaimers, and limitations in the end user license agreement accompanying
  14:Generated_Source\PSoC5/ShiftReg_1.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************/
  16:Generated_Source\PSoC5/ShiftReg_1.c **** 
  17:Generated_Source\PSoC5/ShiftReg_1.c **** #include "ShiftReg_1.h"
  18:Generated_Source\PSoC5/ShiftReg_1.c **** 
  19:Generated_Source\PSoC5/ShiftReg_1.c **** uint8 ShiftReg_1_initVar = 0u;
  20:Generated_Source\PSoC5/ShiftReg_1.c **** 
  21:Generated_Source\PSoC5/ShiftReg_1.c **** 
  22:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
  23:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_Start
  24:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 2


  25:Generated_Source\PSoC5/ShiftReg_1.c **** *
  26:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
  27:Generated_Source\PSoC5/ShiftReg_1.c **** *  Starts the Shift Register.
  28:Generated_Source\PSoC5/ShiftReg_1.c **** *
  29:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
  30:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
  31:Generated_Source\PSoC5/ShiftReg_1.c **** *
  32:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
  33:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
  34:Generated_Source\PSoC5/ShiftReg_1.c **** *
  35:Generated_Source\PSoC5/ShiftReg_1.c **** * Global Variables:
  36:Generated_Source\PSoC5/ShiftReg_1.c **** *  ShiftReg_1_initVar - used to check initial configuration, modified on
  37:Generated_Source\PSoC5/ShiftReg_1.c **** *  first function call.
  38:Generated_Source\PSoC5/ShiftReg_1.c **** *
  39:Generated_Source\PSoC5/ShiftReg_1.c **** * Reentrant:
  40:Generated_Source\PSoC5/ShiftReg_1.c **** *  No.
  41:Generated_Source\PSoC5/ShiftReg_1.c **** *
  42:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
  43:Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_Start(void) 
  44:Generated_Source\PSoC5/ShiftReg_1.c **** {
  34              		.loc 1 44 0
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 0
  37              		@ frame_needed = 1, uses_anonymous_args = 0
  38 0000 80B5     		push	{r7, lr}
  39              		.cfi_def_cfa_offset 8
  40              		.cfi_offset 7, -8
  41              		.cfi_offset 14, -4
  42 0002 00AF     		add	r7, sp, #0
  43              		.cfi_def_cfa_register 7
  45:Generated_Source\PSoC5/ShiftReg_1.c ****     if(0u == ShiftReg_1_initVar)
  44              		.loc 1 45 0
  45 0004 064B     		ldr	r3, .L3
  46 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  47 0008 002B     		cmp	r3, #0
  48 000a 04D1     		bne	.L2
  46:Generated_Source\PSoC5/ShiftReg_1.c ****     {
  47:Generated_Source\PSoC5/ShiftReg_1.c ****         ShiftReg_1_Init();
  49              		.loc 1 47 0
  50 000c FFF7FEFF 		bl	ShiftReg_1_Init
  48:Generated_Source\PSoC5/ShiftReg_1.c ****         ShiftReg_1_initVar = 1u; /* Component initialized */
  51              		.loc 1 48 0
  52 0010 034B     		ldr	r3, .L3
  53 0012 0122     		movs	r2, #1
  54 0014 1A70     		strb	r2, [r3]
  55              	.L2:
  49:Generated_Source\PSoC5/ShiftReg_1.c ****     }
  50:Generated_Source\PSoC5/ShiftReg_1.c **** 
  51:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_Enable();
  56              		.loc 1 51 0
  57 0016 FFF7FEFF 		bl	ShiftReg_1_Enable
  52:Generated_Source\PSoC5/ShiftReg_1.c **** }
  58              		.loc 1 52 0
  59 001a 00BF     		nop
  60 001c 80BD     		pop	{r7, pc}
  61              	.L4:
  62 001e 00BF     		.align	2
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 3


  63              	.L3:
  64 0020 00000000 		.word	ShiftReg_1_initVar
  65              		.cfi_endproc
  66              	.LFE0:
  67              		.size	ShiftReg_1_Start, .-ShiftReg_1_Start
  68              		.section	.text.ShiftReg_1_Enable,"ax",%progbits
  69              		.align	2
  70              		.global	ShiftReg_1_Enable
  71              		.thumb
  72              		.thumb_func
  73              		.type	ShiftReg_1_Enable, %function
  74              	ShiftReg_1_Enable:
  75              	.LFB1:
  53:Generated_Source\PSoC5/ShiftReg_1.c **** 
  54:Generated_Source\PSoC5/ShiftReg_1.c **** 
  55:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
  56:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_Enable
  57:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
  58:Generated_Source\PSoC5/ShiftReg_1.c **** *
  59:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
  60:Generated_Source\PSoC5/ShiftReg_1.c **** *  Enables the Shift Register.
  61:Generated_Source\PSoC5/ShiftReg_1.c **** *
  62:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
  63:Generated_Source\PSoC5/ShiftReg_1.c **** *  void.
  64:Generated_Source\PSoC5/ShiftReg_1.c **** *
  65:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
  66:Generated_Source\PSoC5/ShiftReg_1.c **** *  void.
  67:Generated_Source\PSoC5/ShiftReg_1.c **** *
  68:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
  69:Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_Enable(void) 
  70:Generated_Source\PSoC5/ShiftReg_1.c **** {
  76              		.loc 1 70 0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 1, uses_anonymous_args = 0
  80 0000 80B5     		push	{r7, lr}
  81              		.cfi_def_cfa_offset 8
  82              		.cfi_offset 7, -8
  83              		.cfi_offset 14, -4
  84 0002 00AF     		add	r7, sp, #0
  85              		.cfi_def_cfa_register 7
  71:Generated_Source\PSoC5/ShiftReg_1.c ****     /* Changing address in Datapath Control Store
  72:Generated_Source\PSoC5/ShiftReg_1.c ****        from NOP to component state machine commands space */
  73:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SR_CONTROL |= ShiftReg_1_CLK_EN;
  86              		.loc 1 73 0
  87 0004 054A     		ldr	r2, .L6
  88 0006 054B     		ldr	r3, .L6
  89 0008 1B78     		ldrb	r3, [r3]
  90 000a DBB2     		uxtb	r3, r3
  91 000c 43F00103 		orr	r3, r3, #1
  92 0010 DBB2     		uxtb	r3, r3
  93 0012 1370     		strb	r3, [r2]
  74:Generated_Source\PSoC5/ShiftReg_1.c **** 
  75:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_EnableInt();
  94              		.loc 1 75 0
  95 0014 FFF7FEFF 		bl	ShiftReg_1_EnableInt
  76:Generated_Source\PSoC5/ShiftReg_1.c **** }
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 4


  96              		.loc 1 76 0
  97 0018 00BF     		nop
  98 001a 80BD     		pop	{r7, pc}
  99              	.L7:
 100              		.align	2
 101              	.L6:
 102 001c 75640040 		.word	1073767541
 103              		.cfi_endproc
 104              	.LFE1:
 105              		.size	ShiftReg_1_Enable, .-ShiftReg_1_Enable
 106              		.section	.text.ShiftReg_1_Init,"ax",%progbits
 107              		.align	2
 108              		.global	ShiftReg_1_Init
 109              		.thumb
 110              		.thumb_func
 111              		.type	ShiftReg_1_Init, %function
 112              	ShiftReg_1_Init:
 113              	.LFB2:
  77:Generated_Source\PSoC5/ShiftReg_1.c **** 
  78:Generated_Source\PSoC5/ShiftReg_1.c **** 
  79:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
  80:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_Init
  81:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
  82:Generated_Source\PSoC5/ShiftReg_1.c **** *
  83:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
  84:Generated_Source\PSoC5/ShiftReg_1.c **** *  Initializes Tx and/or Rx interrupt sources with initial values.
  85:Generated_Source\PSoC5/ShiftReg_1.c **** *
  86:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
  87:Generated_Source\PSoC5/ShiftReg_1.c **** *  void.
  88:Generated_Source\PSoC5/ShiftReg_1.c **** *
  89:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
  90:Generated_Source\PSoC5/ShiftReg_1.c **** *  void.
  91:Generated_Source\PSoC5/ShiftReg_1.c **** *
  92:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
  93:Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_Init(void) 
  94:Generated_Source\PSoC5/ShiftReg_1.c **** {
 114              		.loc 1 94 0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 0
 117              		@ frame_needed = 1, uses_anonymous_args = 0
 118 0000 80B5     		push	{r7, lr}
 119              		.cfi_def_cfa_offset 8
 120              		.cfi_offset 7, -8
 121              		.cfi_offset 14, -4
 122 0002 00AF     		add	r7, sp, #0
 123              		.cfi_def_cfa_register 7
  95:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SetIntMode(ShiftReg_1_INT_SRC);
 124              		.loc 1 95 0
 125 0004 0020     		movs	r0, #0
 126 0006 FFF7FEFF 		bl	ShiftReg_1_SetIntMode
  96:Generated_Source\PSoC5/ShiftReg_1.c **** }
 127              		.loc 1 96 0
 128 000a 00BF     		nop
 129 000c 80BD     		pop	{r7, pc}
 130              		.cfi_endproc
 131              	.LFE2:
 132              		.size	ShiftReg_1_Init, .-ShiftReg_1_Init
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 5


 133 000e 00BF     		.section	.text.ShiftReg_1_Stop,"ax",%progbits
 134              		.align	2
 135              		.global	ShiftReg_1_Stop
 136              		.thumb
 137              		.thumb_func
 138              		.type	ShiftReg_1_Stop, %function
 139              	ShiftReg_1_Stop:
 140              	.LFB3:
  97:Generated_Source\PSoC5/ShiftReg_1.c **** 
  98:Generated_Source\PSoC5/ShiftReg_1.c **** 
  99:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 100:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_Stop
 101:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 102:Generated_Source\PSoC5/ShiftReg_1.c **** *
 103:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 104:Generated_Source\PSoC5/ShiftReg_1.c **** *  Disables the Shift Register
 105:Generated_Source\PSoC5/ShiftReg_1.c **** *
 106:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 107:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 108:Generated_Source\PSoC5/ShiftReg_1.c **** *
 109:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 110:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 111:Generated_Source\PSoC5/ShiftReg_1.c **** *
 112:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 113:Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_Stop(void) 
 114:Generated_Source\PSoC5/ShiftReg_1.c **** {
 141              		.loc 1 114 0
 142              		.cfi_startproc
 143              		@ args = 0, pretend = 0, frame = 0
 144              		@ frame_needed = 1, uses_anonymous_args = 0
 145 0000 80B5     		push	{r7, lr}
 146              		.cfi_def_cfa_offset 8
 147              		.cfi_offset 7, -8
 148              		.cfi_offset 14, -4
 149 0002 00AF     		add	r7, sp, #0
 150              		.cfi_def_cfa_register 7
 115:Generated_Source\PSoC5/ShiftReg_1.c ****     /*changing Datapath Control Store address to NOP space*/
 116:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SR_CONTROL &= ((uint8) ~ShiftReg_1_CLK_EN);
 151              		.loc 1 116 0
 152 0004 054A     		ldr	r2, .L10
 153 0006 054B     		ldr	r3, .L10
 154 0008 1B78     		ldrb	r3, [r3]
 155 000a DBB2     		uxtb	r3, r3
 156 000c 23F00103 		bic	r3, r3, #1
 157 0010 DBB2     		uxtb	r3, r3
 158 0012 1370     		strb	r3, [r2]
 117:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_DisableInt();
 159              		.loc 1 117 0
 160 0014 FFF7FEFF 		bl	ShiftReg_1_DisableInt
 118:Generated_Source\PSoC5/ShiftReg_1.c **** }
 161              		.loc 1 118 0
 162 0018 00BF     		nop
 163 001a 80BD     		pop	{r7, pc}
 164              	.L11:
 165              		.align	2
 166              	.L10:
 167 001c 75640040 		.word	1073767541
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 6


 168              		.cfi_endproc
 169              	.LFE3:
 170              		.size	ShiftReg_1_Stop, .-ShiftReg_1_Stop
 171              		.section	.text.ShiftReg_1_EnableInt,"ax",%progbits
 172              		.align	2
 173              		.global	ShiftReg_1_EnableInt
 174              		.thumb
 175              		.thumb_func
 176              		.type	ShiftReg_1_EnableInt, %function
 177              	ShiftReg_1_EnableInt:
 178              	.LFB4:
 119:Generated_Source\PSoC5/ShiftReg_1.c **** 
 120:Generated_Source\PSoC5/ShiftReg_1.c **** 
 121:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 122:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_EnableInt
 123:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 124:Generated_Source\PSoC5/ShiftReg_1.c **** *
 125:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 126:Generated_Source\PSoC5/ShiftReg_1.c **** *  Enables the Shift Register interrupt.
 127:Generated_Source\PSoC5/ShiftReg_1.c **** *
 128:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 129:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 130:Generated_Source\PSoC5/ShiftReg_1.c **** *
 131:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 132:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 133:Generated_Source\PSoC5/ShiftReg_1.c **** *
 134:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 135:Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_EnableInt(void) 
 136:Generated_Source\PSoC5/ShiftReg_1.c **** {
 179              		.loc 1 136 0
 180              		.cfi_startproc
 181              		@ args = 0, pretend = 0, frame = 8
 182              		@ frame_needed = 1, uses_anonymous_args = 0
 183 0000 80B5     		push	{r7, lr}
 184              		.cfi_def_cfa_offset 8
 185              		.cfi_offset 7, -8
 186              		.cfi_offset 14, -4
 187 0002 82B0     		sub	sp, sp, #8
 188              		.cfi_def_cfa_offset 16
 189 0004 00AF     		add	r7, sp, #0
 190              		.cfi_def_cfa_register 7
 137:Generated_Source\PSoC5/ShiftReg_1.c ****     uint8 interruptState;
 138:Generated_Source\PSoC5/ShiftReg_1.c **** 
 139:Generated_Source\PSoC5/ShiftReg_1.c ****     interruptState = CyEnterCriticalSection();
 191              		.loc 1 139 0
 192 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 193 000a 0346     		mov	r3, r0
 194 000c FB71     		strb	r3, [r7, #7]
 140:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SR_AUX_CONTROL |= ShiftReg_1_INTERRUPTS_ENABLE;
 195              		.loc 1 140 0
 196 000e 084A     		ldr	r2, .L13
 197 0010 074B     		ldr	r3, .L13
 198 0012 1B78     		ldrb	r3, [r3]
 199 0014 DBB2     		uxtb	r3, r3
 200 0016 43F01003 		orr	r3, r3, #16
 201 001a DBB2     		uxtb	r3, r3
 202 001c 1370     		strb	r3, [r2]
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 7


 141:Generated_Source\PSoC5/ShiftReg_1.c ****     CyExitCriticalSection(interruptState);
 203              		.loc 1 141 0
 204 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 205 0020 1846     		mov	r0, r3
 206 0022 FFF7FEFF 		bl	CyExitCriticalSection
 142:Generated_Source\PSoC5/ShiftReg_1.c **** }
 207              		.loc 1 142 0
 208 0026 00BF     		nop
 209 0028 0837     		adds	r7, r7, #8
 210              		.cfi_def_cfa_offset 8
 211 002a BD46     		mov	sp, r7
 212              		.cfi_def_cfa_register 13
 213              		@ sp needed
 214 002c 80BD     		pop	{r7, pc}
 215              	.L14:
 216 002e 00BF     		.align	2
 217              	.L13:
 218 0030 95640040 		.word	1073767573
 219              		.cfi_endproc
 220              	.LFE4:
 221              		.size	ShiftReg_1_EnableInt, .-ShiftReg_1_EnableInt
 222              		.section	.text.ShiftReg_1_DisableInt,"ax",%progbits
 223              		.align	2
 224              		.global	ShiftReg_1_DisableInt
 225              		.thumb
 226              		.thumb_func
 227              		.type	ShiftReg_1_DisableInt, %function
 228              	ShiftReg_1_DisableInt:
 229              	.LFB5:
 143:Generated_Source\PSoC5/ShiftReg_1.c **** 
 144:Generated_Source\PSoC5/ShiftReg_1.c **** 
 145:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 146:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_DisableInt
 147:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 148:Generated_Source\PSoC5/ShiftReg_1.c **** *
 149:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 150:Generated_Source\PSoC5/ShiftReg_1.c **** *  Disables the Shift Register interrupt.
 151:Generated_Source\PSoC5/ShiftReg_1.c **** *
 152:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 153:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 154:Generated_Source\PSoC5/ShiftReg_1.c **** *
 155:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 156:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 157:Generated_Source\PSoC5/ShiftReg_1.c **** *
 158:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 159:Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_DisableInt(void) 
 160:Generated_Source\PSoC5/ShiftReg_1.c **** {
 230              		.loc 1 160 0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 8
 233              		@ frame_needed = 1, uses_anonymous_args = 0
 234 0000 80B5     		push	{r7, lr}
 235              		.cfi_def_cfa_offset 8
 236              		.cfi_offset 7, -8
 237              		.cfi_offset 14, -4
 238 0002 82B0     		sub	sp, sp, #8
 239              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 8


 240 0004 00AF     		add	r7, sp, #0
 241              		.cfi_def_cfa_register 7
 161:Generated_Source\PSoC5/ShiftReg_1.c ****     uint8 interruptState;
 162:Generated_Source\PSoC5/ShiftReg_1.c **** 
 163:Generated_Source\PSoC5/ShiftReg_1.c ****     interruptState = CyEnterCriticalSection();
 242              		.loc 1 163 0
 243 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 244 000a 0346     		mov	r3, r0
 245 000c FB71     		strb	r3, [r7, #7]
 164:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SR_AUX_CONTROL &= ((uint8) ~ShiftReg_1_INTERRUPTS_ENABLE);
 246              		.loc 1 164 0
 247 000e 084A     		ldr	r2, .L16
 248 0010 074B     		ldr	r3, .L16
 249 0012 1B78     		ldrb	r3, [r3]
 250 0014 DBB2     		uxtb	r3, r3
 251 0016 23F01003 		bic	r3, r3, #16
 252 001a DBB2     		uxtb	r3, r3
 253 001c 1370     		strb	r3, [r2]
 165:Generated_Source\PSoC5/ShiftReg_1.c ****     CyExitCriticalSection(interruptState);
 254              		.loc 1 165 0
 255 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 256 0020 1846     		mov	r0, r3
 257 0022 FFF7FEFF 		bl	CyExitCriticalSection
 166:Generated_Source\PSoC5/ShiftReg_1.c **** }
 258              		.loc 1 166 0
 259 0026 00BF     		nop
 260 0028 0837     		adds	r7, r7, #8
 261              		.cfi_def_cfa_offset 8
 262 002a BD46     		mov	sp, r7
 263              		.cfi_def_cfa_register 13
 264              		@ sp needed
 265 002c 80BD     		pop	{r7, pc}
 266              	.L17:
 267 002e 00BF     		.align	2
 268              	.L16:
 269 0030 95640040 		.word	1073767573
 270              		.cfi_endproc
 271              	.LFE5:
 272              		.size	ShiftReg_1_DisableInt, .-ShiftReg_1_DisableInt
 273              		.section	.text.ShiftReg_1_GetFIFOStatus,"ax",%progbits
 274              		.align	2
 275              		.global	ShiftReg_1_GetFIFOStatus
 276              		.thumb
 277              		.thumb_func
 278              		.type	ShiftReg_1_GetFIFOStatus, %function
 279              	ShiftReg_1_GetFIFOStatus:
 280              	.LFB6:
 167:Generated_Source\PSoC5/ShiftReg_1.c **** 
 168:Generated_Source\PSoC5/ShiftReg_1.c **** 
 169:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 170:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_GetFIFOStatus
 171:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 172:Generated_Source\PSoC5/ShiftReg_1.c **** *
 173:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 174:Generated_Source\PSoC5/ShiftReg_1.c **** *  Returns current status of input or output FIFO.
 175:Generated_Source\PSoC5/ShiftReg_1.c **** *
 176:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 9


 177:Generated_Source\PSoC5/ShiftReg_1.c **** *  fifoId.
 178:Generated_Source\PSoC5/ShiftReg_1.c **** *
 179:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 180:Generated_Source\PSoC5/ShiftReg_1.c **** *  FIFO status.
 181:Generated_Source\PSoC5/ShiftReg_1.c **** *
 182:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 183:Generated_Source\PSoC5/ShiftReg_1.c **** uint8 ShiftReg_1_GetFIFOStatus(uint8 fifoId) 
 184:Generated_Source\PSoC5/ShiftReg_1.c **** {
 281              		.loc 1 184 0
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 16
 284              		@ frame_needed = 1, uses_anonymous_args = 0
 285              		@ link register save eliminated.
 286 0000 80B4     		push	{r7}
 287              		.cfi_def_cfa_offset 4
 288              		.cfi_offset 7, -4
 289 0002 85B0     		sub	sp, sp, #20
 290              		.cfi_def_cfa_offset 24
 291 0004 00AF     		add	r7, sp, #0
 292              		.cfi_def_cfa_register 7
 293 0006 0346     		mov	r3, r0
 294 0008 FB71     		strb	r3, [r7, #7]
 185:Generated_Source\PSoC5/ShiftReg_1.c ****     uint8 result;
 186:Generated_Source\PSoC5/ShiftReg_1.c **** 
 187:Generated_Source\PSoC5/ShiftReg_1.c ****     result = ShiftReg_1_RET_FIFO_NOT_DEFINED;
 295              		.loc 1 187 0
 296 000a FE23     		movs	r3, #254
 297 000c FB73     		strb	r3, [r7, #15]
 188:Generated_Source\PSoC5/ShiftReg_1.c **** 
 189:Generated_Source\PSoC5/ShiftReg_1.c ****     #if(0u != ShiftReg_1_USE_INPUT_FIFO)
 190:Generated_Source\PSoC5/ShiftReg_1.c ****         if(ShiftReg_1_IN_FIFO == fifoId)
 191:Generated_Source\PSoC5/ShiftReg_1.c ****         {
 192:Generated_Source\PSoC5/ShiftReg_1.c ****             switch(ShiftReg_1_GET_IN_FIFO_STS)
 193:Generated_Source\PSoC5/ShiftReg_1.c ****             {
 194:Generated_Source\PSoC5/ShiftReg_1.c ****                 case ShiftReg_1_IN_FIFO_FULL :
 195:Generated_Source\PSoC5/ShiftReg_1.c ****                     result = ShiftReg_1_RET_FIFO_FULL;
 196:Generated_Source\PSoC5/ShiftReg_1.c ****                     break;
 197:Generated_Source\PSoC5/ShiftReg_1.c **** 
 198:Generated_Source\PSoC5/ShiftReg_1.c ****                 case ShiftReg_1_IN_FIFO_EMPTY :
 199:Generated_Source\PSoC5/ShiftReg_1.c ****                     result = ShiftReg_1_RET_FIFO_EMPTY;
 200:Generated_Source\PSoC5/ShiftReg_1.c ****                     break;
 201:Generated_Source\PSoC5/ShiftReg_1.c **** 
 202:Generated_Source\PSoC5/ShiftReg_1.c ****                 case ShiftReg_1_IN_FIFO_PARTIAL:
 203:Generated_Source\PSoC5/ShiftReg_1.c ****                     result = ShiftReg_1_RET_FIFO_PARTIAL;
 204:Generated_Source\PSoC5/ShiftReg_1.c ****                     break;
 205:Generated_Source\PSoC5/ShiftReg_1.c ****                     
 206:Generated_Source\PSoC5/ShiftReg_1.c ****                 default:
 207:Generated_Source\PSoC5/ShiftReg_1.c ****                     /* Initial result value, while 
 208:Generated_Source\PSoC5/ShiftReg_1.c ****                        IN_FIFO_EMPTY case is false 
 209:Generated_Source\PSoC5/ShiftReg_1.c ****                      */
 210:Generated_Source\PSoC5/ShiftReg_1.c ****                     result = ShiftReg_1_RET_FIFO_EMPTY;
 211:Generated_Source\PSoC5/ShiftReg_1.c ****                     break;
 212:Generated_Source\PSoC5/ShiftReg_1.c ****             }   
 213:Generated_Source\PSoC5/ShiftReg_1.c ****         }
 214:Generated_Source\PSoC5/ShiftReg_1.c ****     #endif /* (0u != ShiftReg_1_USE_INPUT_FIFO) */
 215:Generated_Source\PSoC5/ShiftReg_1.c **** 
 216:Generated_Source\PSoC5/ShiftReg_1.c ****     if(ShiftReg_1_OUT_FIFO == fifoId)
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 10


 298              		.loc 1 216 0
 299 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 300 0010 022B     		cmp	r3, #2
 301 0012 18D1     		bne	.L19
 217:Generated_Source\PSoC5/ShiftReg_1.c ****     {
 218:Generated_Source\PSoC5/ShiftReg_1.c ****         switch(ShiftReg_1_GET_OUT_FIFO_STS)
 302              		.loc 1 218 0
 303 0014 0F4B     		ldr	r3, .L26
 304 0016 1B78     		ldrb	r3, [r3]
 305 0018 DBB2     		uxtb	r3, r3
 306 001a 03F06003 		and	r3, r3, #96
 307 001e 5B09     		lsrs	r3, r3, #5
 308 0020 012B     		cmp	r3, #1
 309 0022 04D0     		beq	.L21
 310 0024 012B     		cmp	r3, #1
 311 0026 05D3     		bcc	.L22
 312 0028 022B     		cmp	r3, #2
 313 002a 06D0     		beq	.L23
 314 002c 08E0     		b	.L25
 315              	.L21:
 219:Generated_Source\PSoC5/ShiftReg_1.c ****         {
 220:Generated_Source\PSoC5/ShiftReg_1.c ****             case ShiftReg_1_OUT_FIFO_FULL :
 221:Generated_Source\PSoC5/ShiftReg_1.c ****                 result = ShiftReg_1_RET_FIFO_FULL;
 316              		.loc 1 221 0
 317 002e 0023     		movs	r3, #0
 318 0030 FB73     		strb	r3, [r7, #15]
 222:Generated_Source\PSoC5/ShiftReg_1.c ****                 break;
 319              		.loc 1 222 0
 320 0032 08E0     		b	.L19
 321              	.L22:
 223:Generated_Source\PSoC5/ShiftReg_1.c **** 
 224:Generated_Source\PSoC5/ShiftReg_1.c ****             case ShiftReg_1_OUT_FIFO_EMPTY :
 225:Generated_Source\PSoC5/ShiftReg_1.c ****                 result = ShiftReg_1_RET_FIFO_EMPTY;
 322              		.loc 1 225 0
 323 0034 0223     		movs	r3, #2
 324 0036 FB73     		strb	r3, [r7, #15]
 226:Generated_Source\PSoC5/ShiftReg_1.c ****                 break;
 325              		.loc 1 226 0
 326 0038 05E0     		b	.L19
 327              	.L23:
 227:Generated_Source\PSoC5/ShiftReg_1.c **** 
 228:Generated_Source\PSoC5/ShiftReg_1.c ****             case ShiftReg_1_OUT_FIFO_PARTIAL :
 229:Generated_Source\PSoC5/ShiftReg_1.c ****                 result = ShiftReg_1_RET_FIFO_PARTIAL;
 328              		.loc 1 229 0
 329 003a 0123     		movs	r3, #1
 330 003c FB73     		strb	r3, [r7, #15]
 230:Generated_Source\PSoC5/ShiftReg_1.c ****                 break;
 331              		.loc 1 230 0
 332 003e 02E0     		b	.L19
 333              	.L25:
 231:Generated_Source\PSoC5/ShiftReg_1.c **** 
 232:Generated_Source\PSoC5/ShiftReg_1.c ****             default:
 233:Generated_Source\PSoC5/ShiftReg_1.c ****                 /* Initial result value, while 
 234:Generated_Source\PSoC5/ShiftReg_1.c ****                    OUT_FIFO_FULL case is false 
 235:Generated_Source\PSoC5/ShiftReg_1.c ****                  */
 236:Generated_Source\PSoC5/ShiftReg_1.c ****                 result = ShiftReg_1_RET_FIFO_FULL;
 334              		.loc 1 236 0
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 11


 335 0040 0023     		movs	r3, #0
 336 0042 FB73     		strb	r3, [r7, #15]
 237:Generated_Source\PSoC5/ShiftReg_1.c ****                 break;
 337              		.loc 1 237 0
 338 0044 00BF     		nop
 339              	.L19:
 238:Generated_Source\PSoC5/ShiftReg_1.c ****         }
 239:Generated_Source\PSoC5/ShiftReg_1.c ****     }
 240:Generated_Source\PSoC5/ShiftReg_1.c **** 
 241:Generated_Source\PSoC5/ShiftReg_1.c ****     return(result);
 340              		.loc 1 241 0
 341 0046 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 242:Generated_Source\PSoC5/ShiftReg_1.c **** }
 342              		.loc 1 242 0
 343 0048 1846     		mov	r0, r3
 344 004a 1437     		adds	r7, r7, #20
 345              		.cfi_def_cfa_offset 4
 346 004c BD46     		mov	sp, r7
 347              		.cfi_def_cfa_register 13
 348              		@ sp needed
 349 004e 80BC     		pop	{r7}
 350              		.cfi_restore 7
 351              		.cfi_def_cfa_offset 0
 352 0050 7047     		bx	lr
 353              	.L27:
 354 0052 00BF     		.align	2
 355              	.L26:
 356 0054 65640040 		.word	1073767525
 357              		.cfi_endproc
 358              	.LFE6:
 359              		.size	ShiftReg_1_GetFIFOStatus, .-ShiftReg_1_GetFIFOStatus
 360              		.section	.text.ShiftReg_1_SetIntMode,"ax",%progbits
 361              		.align	2
 362              		.global	ShiftReg_1_SetIntMode
 363              		.thumb
 364              		.thumb_func
 365              		.type	ShiftReg_1_SetIntMode, %function
 366              	ShiftReg_1_SetIntMode:
 367              	.LFB7:
 243:Generated_Source\PSoC5/ShiftReg_1.c **** 
 244:Generated_Source\PSoC5/ShiftReg_1.c **** 
 245:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 246:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_SetIntMode
 247:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 248:Generated_Source\PSoC5/ShiftReg_1.c **** *
 249:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 250:Generated_Source\PSoC5/ShiftReg_1.c **** *  Sets the Interrupt Source for the Shift Register interrupt. Multiple
 251:Generated_Source\PSoC5/ShiftReg_1.c **** *  sources may be ORed together
 252:Generated_Source\PSoC5/ShiftReg_1.c **** *
 253:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 254:Generated_Source\PSoC5/ShiftReg_1.c **** *  interruptSource: Byte containing the constant for the selected interrupt
 255:Generated_Source\PSoC5/ShiftReg_1.c **** *  source/s.
 256:Generated_Source\PSoC5/ShiftReg_1.c **** *
 257:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 258:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 259:Generated_Source\PSoC5/ShiftReg_1.c **** *
 260:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 12


 261:Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_SetIntMode(uint8 interruptSource) 
 262:Generated_Source\PSoC5/ShiftReg_1.c **** {
 368              		.loc 1 262 0
 369              		.cfi_startproc
 370              		@ args = 0, pretend = 0, frame = 8
 371              		@ frame_needed = 1, uses_anonymous_args = 0
 372              		@ link register save eliminated.
 373 0000 80B4     		push	{r7}
 374              		.cfi_def_cfa_offset 4
 375              		.cfi_offset 7, -4
 376 0002 83B0     		sub	sp, sp, #12
 377              		.cfi_def_cfa_offset 16
 378 0004 00AF     		add	r7, sp, #0
 379              		.cfi_def_cfa_register 7
 380 0006 0346     		mov	r3, r0
 381 0008 FB71     		strb	r3, [r7, #7]
 263:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SR_STATUS_MASK &= ((uint8) ~ShiftReg_1_INTS_EN_MASK);          /* Clear existing int
 382              		.loc 1 263 0
 383 000a 0C4A     		ldr	r2, .L29
 384 000c 0B4B     		ldr	r3, .L29
 385 000e 1B78     		ldrb	r3, [r3]
 386 0010 DBB2     		uxtb	r3, r3
 387 0012 23F00703 		bic	r3, r3, #7
 388 0016 DBB2     		uxtb	r3, r3
 389 0018 1370     		strb	r3, [r2]
 264:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SR_STATUS_MASK |= (interruptSource & ShiftReg_1_INTS_EN_MASK); /* Set int */
 390              		.loc 1 264 0
 391 001a 0849     		ldr	r1, .L29
 392 001c 074B     		ldr	r3, .L29
 393 001e 1B78     		ldrb	r3, [r3]
 394 0020 DAB2     		uxtb	r2, r3
 395 0022 FB79     		ldrb	r3, [r7, #7]
 396 0024 03F00703 		and	r3, r3, #7
 397 0028 DBB2     		uxtb	r3, r3
 398 002a 1343     		orrs	r3, r3, r2
 399 002c DBB2     		uxtb	r3, r3
 400 002e 0B70     		strb	r3, [r1]
 265:Generated_Source\PSoC5/ShiftReg_1.c **** }
 401              		.loc 1 265 0
 402 0030 00BF     		nop
 403 0032 0C37     		adds	r7, r7, #12
 404              		.cfi_def_cfa_offset 4
 405 0034 BD46     		mov	sp, r7
 406              		.cfi_def_cfa_register 13
 407              		@ sp needed
 408 0036 80BC     		pop	{r7}
 409              		.cfi_restore 7
 410              		.cfi_def_cfa_offset 0
 411 0038 7047     		bx	lr
 412              	.L30:
 413 003a 00BF     		.align	2
 414              	.L29:
 415 003c 85640040 		.word	1073767557
 416              		.cfi_endproc
 417              	.LFE7:
 418              		.size	ShiftReg_1_SetIntMode, .-ShiftReg_1_SetIntMode
 419              		.section	.text.ShiftReg_1_GetIntStatus,"ax",%progbits
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 13


 420              		.align	2
 421              		.global	ShiftReg_1_GetIntStatus
 422              		.thumb
 423              		.thumb_func
 424              		.type	ShiftReg_1_GetIntStatus, %function
 425              	ShiftReg_1_GetIntStatus:
 426              	.LFB8:
 266:Generated_Source\PSoC5/ShiftReg_1.c **** 
 267:Generated_Source\PSoC5/ShiftReg_1.c **** 
 268:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 269:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_GetIntStatus
 270:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 271:Generated_Source\PSoC5/ShiftReg_1.c **** *
 272:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 273:Generated_Source\PSoC5/ShiftReg_1.c **** *  Gets the Shift Register Interrupt status.
 274:Generated_Source\PSoC5/ShiftReg_1.c **** *
 275:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 276:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 277:Generated_Source\PSoC5/ShiftReg_1.c **** *
 278:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 279:Generated_Source\PSoC5/ShiftReg_1.c **** *  Byte containing the constant for the selected interrupt source/s.
 280:Generated_Source\PSoC5/ShiftReg_1.c **** *
 281:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 282:Generated_Source\PSoC5/ShiftReg_1.c **** uint8 ShiftReg_1_GetIntStatus(void) 
 283:Generated_Source\PSoC5/ShiftReg_1.c **** {
 427              		.loc 1 283 0
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 0
 430              		@ frame_needed = 1, uses_anonymous_args = 0
 431              		@ link register save eliminated.
 432 0000 80B4     		push	{r7}
 433              		.cfi_def_cfa_offset 4
 434              		.cfi_offset 7, -4
 435 0002 00AF     		add	r7, sp, #0
 436              		.cfi_def_cfa_register 7
 284:Generated_Source\PSoC5/ShiftReg_1.c ****     return(ShiftReg_1_SR_STATUS & ShiftReg_1_INTS_EN_MASK);
 437              		.loc 1 284 0
 438 0004 044B     		ldr	r3, .L33
 439 0006 1B78     		ldrb	r3, [r3]
 440 0008 DBB2     		uxtb	r3, r3
 441 000a 03F00703 		and	r3, r3, #7
 442 000e DBB2     		uxtb	r3, r3
 285:Generated_Source\PSoC5/ShiftReg_1.c **** }
 443              		.loc 1 285 0
 444 0010 1846     		mov	r0, r3
 445 0012 BD46     		mov	sp, r7
 446              		.cfi_def_cfa_register 13
 447              		@ sp needed
 448 0014 80BC     		pop	{r7}
 449              		.cfi_restore 7
 450              		.cfi_def_cfa_offset 0
 451 0016 7047     		bx	lr
 452              	.L34:
 453              		.align	2
 454              	.L33:
 455 0018 65640040 		.word	1073767525
 456              		.cfi_endproc
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 14


 457              	.LFE8:
 458              		.size	ShiftReg_1_GetIntStatus, .-ShiftReg_1_GetIntStatus
 459              		.section	.text.ShiftReg_1_WriteRegValue,"ax",%progbits
 460              		.align	2
 461              		.global	ShiftReg_1_WriteRegValue
 462              		.thumb
 463              		.thumb_func
 464              		.type	ShiftReg_1_WriteRegValue, %function
 465              	ShiftReg_1_WriteRegValue:
 466              	.LFB9:
 286:Generated_Source\PSoC5/ShiftReg_1.c **** 
 287:Generated_Source\PSoC5/ShiftReg_1.c **** 
 288:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 289:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_WriteRegValue
 290:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 291:Generated_Source\PSoC5/ShiftReg_1.c **** *
 292:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 293:Generated_Source\PSoC5/ShiftReg_1.c **** *  Send state directly to shift register
 294:Generated_Source\PSoC5/ShiftReg_1.c **** *
 295:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 296:Generated_Source\PSoC5/ShiftReg_1.c **** *  shiftData: containing shift register state.
 297:Generated_Source\PSoC5/ShiftReg_1.c **** *
 298:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 299:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 300:Generated_Source\PSoC5/ShiftReg_1.c **** *
 301:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 302:Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_WriteRegValue(uint32 shiftData)
 303:Generated_Source\PSoC5/ShiftReg_1.c ****                                                                      
 304:Generated_Source\PSoC5/ShiftReg_1.c **** {
 467              		.loc 1 304 0
 468              		.cfi_startproc
 469              		@ args = 0, pretend = 0, frame = 8
 470              		@ frame_needed = 1, uses_anonymous_args = 0
 471              		@ link register save eliminated.
 472 0000 80B4     		push	{r7}
 473              		.cfi_def_cfa_offset 4
 474              		.cfi_offset 7, -4
 475 0002 83B0     		sub	sp, sp, #12
 476              		.cfi_def_cfa_offset 16
 477 0004 00AF     		add	r7, sp, #0
 478              		.cfi_def_cfa_register 7
 479 0006 7860     		str	r0, [r7, #4]
 305:Generated_Source\PSoC5/ShiftReg_1.c ****     CY_SET_REG32(ShiftReg_1_SHIFT_REG_LSB_PTR, shiftData);
 480              		.loc 1 305 0
 481 0008 034A     		ldr	r2, .L36
 482 000a 7B68     		ldr	r3, [r7, #4]
 483 000c 1360     		str	r3, [r2]
 306:Generated_Source\PSoC5/ShiftReg_1.c **** }
 484              		.loc 1 306 0
 485 000e 00BF     		nop
 486 0010 0C37     		adds	r7, r7, #12
 487              		.cfi_def_cfa_offset 4
 488 0012 BD46     		mov	sp, r7
 489              		.cfi_def_cfa_register 13
 490              		@ sp needed
 491 0014 80BC     		pop	{r7}
 492              		.cfi_restore 7
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 15


 493              		.cfi_def_cfa_offset 0
 494 0016 7047     		bx	lr
 495              	.L37:
 496              		.align	2
 497              	.L36:
 498 0018 02640040 		.word	1073767426
 499              		.cfi_endproc
 500              	.LFE9:
 501              		.size	ShiftReg_1_WriteRegValue, .-ShiftReg_1_WriteRegValue
 502              		.section	.text.ShiftReg_1_ReadRegValue,"ax",%progbits
 503              		.align	2
 504              		.global	ShiftReg_1_ReadRegValue
 505              		.thumb
 506              		.thumb_func
 507              		.type	ShiftReg_1_ReadRegValue, %function
 508              	ShiftReg_1_ReadRegValue:
 509              	.LFB10:
 307:Generated_Source\PSoC5/ShiftReg_1.c **** 
 308:Generated_Source\PSoC5/ShiftReg_1.c **** 
 309:Generated_Source\PSoC5/ShiftReg_1.c **** #if(0u != ShiftReg_1_USE_INPUT_FIFO)
 310:Generated_Source\PSoC5/ShiftReg_1.c ****     /*******************************************************************************
 311:Generated_Source\PSoC5/ShiftReg_1.c ****     * Function Name: ShiftReg_1_WriteData
 312:Generated_Source\PSoC5/ShiftReg_1.c ****     ********************************************************************************
 313:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 314:Generated_Source\PSoC5/ShiftReg_1.c ****     * Summary:
 315:Generated_Source\PSoC5/ShiftReg_1.c ****     *  Send state to FIFO for later transfer to shift register based on the Load
 316:Generated_Source\PSoC5/ShiftReg_1.c ****     *  input
 317:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 318:Generated_Source\PSoC5/ShiftReg_1.c ****     * Parameters:
 319:Generated_Source\PSoC5/ShiftReg_1.c ****     *  shiftData: containing shift register state.
 320:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 321:Generated_Source\PSoC5/ShiftReg_1.c ****     * Return:
 322:Generated_Source\PSoC5/ShiftReg_1.c ****     *  Indicates: successful execution of function
 323:Generated_Source\PSoC5/ShiftReg_1.c ****     *  when FIFO is empty; and error when FIFO is full.
 324:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 325:Generated_Source\PSoC5/ShiftReg_1.c ****     * Reentrant:
 326:Generated_Source\PSoC5/ShiftReg_1.c ****     *  No.
 327:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 328:Generated_Source\PSoC5/ShiftReg_1.c ****     *******************************************************************************/
 329:Generated_Source\PSoC5/ShiftReg_1.c ****     cystatus ShiftReg_1_WriteData(uint32 shiftData)
 330:Generated_Source\PSoC5/ShiftReg_1.c ****                                                                          
 331:Generated_Source\PSoC5/ShiftReg_1.c ****     {
 332:Generated_Source\PSoC5/ShiftReg_1.c ****         cystatus result;
 333:Generated_Source\PSoC5/ShiftReg_1.c **** 
 334:Generated_Source\PSoC5/ShiftReg_1.c ****         result = CYRET_INVALID_STATE;
 335:Generated_Source\PSoC5/ShiftReg_1.c **** 
 336:Generated_Source\PSoC5/ShiftReg_1.c ****         /* Writes data into the input FIFO if it is not FULL */
 337:Generated_Source\PSoC5/ShiftReg_1.c ****         if(ShiftReg_1_RET_FIFO_FULL != (ShiftReg_1_GetFIFOStatus(ShiftReg_1_IN_FIFO)))
 338:Generated_Source\PSoC5/ShiftReg_1.c ****         {
 339:Generated_Source\PSoC5/ShiftReg_1.c ****             CY_SET_REG32(ShiftReg_1_IN_FIFO_VAL_LSB_PTR, shiftData);
 340:Generated_Source\PSoC5/ShiftReg_1.c ****             result = CYRET_SUCCESS;
 341:Generated_Source\PSoC5/ShiftReg_1.c ****         }
 342:Generated_Source\PSoC5/ShiftReg_1.c **** 
 343:Generated_Source\PSoC5/ShiftReg_1.c ****         return(result);
 344:Generated_Source\PSoC5/ShiftReg_1.c ****     }
 345:Generated_Source\PSoC5/ShiftReg_1.c **** #endif /* (0u != ShiftReg_1_USE_INPUT_FIFO) */
 346:Generated_Source\PSoC5/ShiftReg_1.c **** 
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 16


 347:Generated_Source\PSoC5/ShiftReg_1.c **** 
 348:Generated_Source\PSoC5/ShiftReg_1.c **** #if(0u != ShiftReg_1_USE_OUTPUT_FIFO)
 349:Generated_Source\PSoC5/ShiftReg_1.c ****     /*******************************************************************************
 350:Generated_Source\PSoC5/ShiftReg_1.c ****     * Function Name: ShiftReg_1_ReadData
 351:Generated_Source\PSoC5/ShiftReg_1.c ****     ********************************************************************************
 352:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 353:Generated_Source\PSoC5/ShiftReg_1.c ****     * Summary:
 354:Generated_Source\PSoC5/ShiftReg_1.c ****     *  Returns state in FIFO due to Store input.
 355:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 356:Generated_Source\PSoC5/ShiftReg_1.c ****     * Parameters:
 357:Generated_Source\PSoC5/ShiftReg_1.c ****     *  None.
 358:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 359:Generated_Source\PSoC5/ShiftReg_1.c ****     * Return:
 360:Generated_Source\PSoC5/ShiftReg_1.c ****     *  Shift Register state
 361:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 362:Generated_Source\PSoC5/ShiftReg_1.c ****     * Reentrant:
 363:Generated_Source\PSoC5/ShiftReg_1.c ****     *  No.
 364:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 365:Generated_Source\PSoC5/ShiftReg_1.c ****     *******************************************************************************/
 366:Generated_Source\PSoC5/ShiftReg_1.c ****     uint32 ShiftReg_1_ReadData(void) 
 367:Generated_Source\PSoC5/ShiftReg_1.c ****     {
 368:Generated_Source\PSoC5/ShiftReg_1.c ****         return(CY_GET_REG32(ShiftReg_1_OUT_FIFO_VAL_LSB_PTR));
 369:Generated_Source\PSoC5/ShiftReg_1.c ****     }
 370:Generated_Source\PSoC5/ShiftReg_1.c **** #endif /* (0u != ShiftReg_1_USE_OUTPUT_FIFO) */
 371:Generated_Source\PSoC5/ShiftReg_1.c **** 
 372:Generated_Source\PSoC5/ShiftReg_1.c **** 
 373:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 374:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_ReadRegValue
 375:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 376:Generated_Source\PSoC5/ShiftReg_1.c **** *
 377:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 378:Generated_Source\PSoC5/ShiftReg_1.c **** *  Directly returns current state in shift register, not data in FIFO due
 379:Generated_Source\PSoC5/ShiftReg_1.c **** *  to Store input.
 380:Generated_Source\PSoC5/ShiftReg_1.c **** *
 381:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 382:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 383:Generated_Source\PSoC5/ShiftReg_1.c **** *
 384:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 385:Generated_Source\PSoC5/ShiftReg_1.c **** *  Shift Register state. Clears output FIFO.
 386:Generated_Source\PSoC5/ShiftReg_1.c **** *
 387:Generated_Source\PSoC5/ShiftReg_1.c **** * Reentrant:
 388:Generated_Source\PSoC5/ShiftReg_1.c **** *  No.
 389:Generated_Source\PSoC5/ShiftReg_1.c **** *
 390:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 391:Generated_Source\PSoC5/ShiftReg_1.c **** uint32 ShiftReg_1_ReadRegValue(void) 
 392:Generated_Source\PSoC5/ShiftReg_1.c **** {
 510              		.loc 1 392 0
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 8
 513              		@ frame_needed = 1, uses_anonymous_args = 0
 514 0000 80B5     		push	{r7, lr}
 515              		.cfi_def_cfa_offset 8
 516              		.cfi_offset 7, -8
 517              		.cfi_offset 14, -4
 518 0002 82B0     		sub	sp, sp, #8
 519              		.cfi_def_cfa_offset 16
 520 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 17


 521              		.cfi_def_cfa_register 7
 393:Generated_Source\PSoC5/ShiftReg_1.c ****     uint32 result;
 394:Generated_Source\PSoC5/ShiftReg_1.c **** 
 395:Generated_Source\PSoC5/ShiftReg_1.c ****     /* Clear FIFO before software capture */
 396:Generated_Source\PSoC5/ShiftReg_1.c ****     while(ShiftReg_1_RET_FIFO_EMPTY != ShiftReg_1_GetFIFOStatus(ShiftReg_1_OUT_FIFO))
 522              		.loc 1 396 0
 523 0006 01E0     		b	.L39
 524              	.L40:
 397:Generated_Source\PSoC5/ShiftReg_1.c ****     {
 398:Generated_Source\PSoC5/ShiftReg_1.c ****         (void) CY_GET_REG32(ShiftReg_1_OUT_FIFO_VAL_LSB_PTR);
 525              		.loc 1 398 0
 526 0008 084B     		ldr	r3, .L42
 527 000a 1B68     		ldr	r3, [r3]
 528              	.L39:
 396:Generated_Source\PSoC5/ShiftReg_1.c ****     {
 529              		.loc 1 396 0
 530 000c 0220     		movs	r0, #2
 531 000e FFF7FEFF 		bl	ShiftReg_1_GetFIFOStatus
 532 0012 0346     		mov	r3, r0
 533 0014 022B     		cmp	r3, #2
 534 0016 F7D1     		bne	.L40
 399:Generated_Source\PSoC5/ShiftReg_1.c ****     }
 400:Generated_Source\PSoC5/ShiftReg_1.c **** 
 401:Generated_Source\PSoC5/ShiftReg_1.c ****     /* Read of 8 bits from A1 causes capture to output FIFO */
 402:Generated_Source\PSoC5/ShiftReg_1.c ****     (void) CY_GET_REG8(ShiftReg_1_SHIFT_REG_CAPTURE_PTR);
 535              		.loc 1 402 0
 536 0018 054B     		ldr	r3, .L42+4
 537 001a 1B78     		ldrb	r3, [r3]
 403:Generated_Source\PSoC5/ShiftReg_1.c **** 
 404:Generated_Source\PSoC5/ShiftReg_1.c ****     /* Read output FIFO */
 405:Generated_Source\PSoC5/ShiftReg_1.c ****     result  = CY_GET_REG32(ShiftReg_1_OUT_FIFO_VAL_LSB_PTR);
 538              		.loc 1 405 0
 539 001c 034B     		ldr	r3, .L42
 540 001e 1B68     		ldr	r3, [r3]
 541 0020 7B60     		str	r3, [r7, #4]
 406:Generated_Source\PSoC5/ShiftReg_1.c ****     
 407:Generated_Source\PSoC5/ShiftReg_1.c ****     #if(0u != (ShiftReg_1_SR_SIZE % 8u))
 408:Generated_Source\PSoC5/ShiftReg_1.c ****         result &= ((uint32) ShiftReg_1_SR_MASK);
 409:Generated_Source\PSoC5/ShiftReg_1.c ****     #endif /* (0u != (ShiftReg_1_SR_SIZE % 8u)) */
 410:Generated_Source\PSoC5/ShiftReg_1.c ****     
 411:Generated_Source\PSoC5/ShiftReg_1.c ****     return(result);
 542              		.loc 1 411 0
 543 0022 7B68     		ldr	r3, [r7, #4]
 412:Generated_Source\PSoC5/ShiftReg_1.c **** }
 544              		.loc 1 412 0
 545 0024 1846     		mov	r0, r3
 546 0026 0837     		adds	r7, r7, #8
 547              		.cfi_def_cfa_offset 8
 548 0028 BD46     		mov	sp, r7
 549              		.cfi_def_cfa_register 13
 550              		@ sp needed
 551 002a 80BD     		pop	{r7, pc}
 552              	.L43:
 553              		.align	2
 554              	.L42:
 555 002c 52640040 		.word	1073767506
 556 0030 12640040 		.word	1073767442
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 18


 557              		.cfi_endproc
 558              	.LFE10:
 559              		.size	ShiftReg_1_ReadRegValue, .-ShiftReg_1_ReadRegValue
 560              		.text
 561              	.Letext0:
 562              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 563              		.section	.debug_info,"",%progbits
 564              	.Ldebug_info0:
 565 0000 24020000 		.4byte	0x224
 566 0004 0400     		.2byte	0x4
 567 0006 00000000 		.4byte	.Ldebug_abbrev0
 568 000a 04       		.byte	0x4
 569 000b 01       		.uleb128 0x1
 570 000c 06000000 		.4byte	.LASF33
 571 0010 0C       		.byte	0xc
 572 0011 DD000000 		.4byte	.LASF34
 573 0015 40020000 		.4byte	.LASF35
 574 0019 00000000 		.4byte	.Ldebug_ranges0+0
 575 001d 00000000 		.4byte	0
 576 0021 00000000 		.4byte	.Ldebug_line0
 577 0025 02       		.uleb128 0x2
 578 0026 01       		.byte	0x1
 579 0027 06       		.byte	0x6
 580 0028 D8020000 		.4byte	.LASF0
 581 002c 02       		.uleb128 0x2
 582 002d 01       		.byte	0x1
 583 002e 08       		.byte	0x8
 584 002f 20010000 		.4byte	.LASF1
 585 0033 02       		.uleb128 0x2
 586 0034 02       		.byte	0x2
 587 0035 05       		.byte	0x5
 588 0036 36020000 		.4byte	.LASF2
 589 003a 02       		.uleb128 0x2
 590 003b 02       		.byte	0x2
 591 003c 07       		.byte	0x7
 592 003d CA000000 		.4byte	.LASF3
 593 0041 02       		.uleb128 0x2
 594 0042 04       		.byte	0x4
 595 0043 05       		.byte	0x5
 596 0044 C3020000 		.4byte	.LASF4
 597 0048 02       		.uleb128 0x2
 598 0049 04       		.byte	0x4
 599 004a 07       		.byte	0x7
 600 004b DD010000 		.4byte	.LASF5
 601 004f 02       		.uleb128 0x2
 602 0050 08       		.byte	0x8
 603 0051 05       		.byte	0x5
 604 0052 23020000 		.4byte	.LASF6
 605 0056 02       		.uleb128 0x2
 606 0057 08       		.byte	0x8
 607 0058 07       		.byte	0x7
 608 0059 FC010000 		.4byte	.LASF7
 609 005d 03       		.uleb128 0x3
 610 005e 04       		.byte	0x4
 611 005f 05       		.byte	0x5
 612 0060 696E7400 		.ascii	"int\000"
 613 0064 02       		.uleb128 0x2
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 19


 614 0065 04       		.byte	0x4
 615 0066 07       		.byte	0x7
 616 0067 EF010000 		.4byte	.LASF8
 617 006b 04       		.uleb128 0x4
 618 006c 58010000 		.4byte	.LASF9
 619 0070 02       		.byte	0x2
 620 0071 9201     		.2byte	0x192
 621 0073 2C000000 		.4byte	0x2c
 622 0077 04       		.uleb128 0x4
 623 0078 D6010000 		.4byte	.LASF10
 624 007c 02       		.byte	0x2
 625 007d 9401     		.2byte	0x194
 626 007f 48000000 		.4byte	0x48
 627 0083 02       		.uleb128 0x2
 628 0084 04       		.byte	0x4
 629 0085 04       		.byte	0x4
 630 0086 01010000 		.4byte	.LASF11
 631 008a 02       		.uleb128 0x2
 632 008b 08       		.byte	0x8
 633 008c 04       		.byte	0x4
 634 008d B5010000 		.4byte	.LASF12
 635 0091 02       		.uleb128 0x2
 636 0092 01       		.byte	0x1
 637 0093 08       		.byte	0x8
 638 0094 31020000 		.4byte	.LASF13
 639 0098 04       		.uleb128 0x4
 640 0099 2E010000 		.4byte	.LASF14
 641 009d 02       		.byte	0x2
 642 009e 3C02     		.2byte	0x23c
 643 00a0 A4000000 		.4byte	0xa4
 644 00a4 05       		.uleb128 0x5
 645 00a5 6B000000 		.4byte	0x6b
 646 00a9 04       		.uleb128 0x4
 647 00aa 00000000 		.4byte	.LASF15
 648 00ae 02       		.byte	0x2
 649 00af 3E02     		.2byte	0x23e
 650 00b1 B5000000 		.4byte	0xb5
 651 00b5 05       		.uleb128 0x5
 652 00b6 77000000 		.4byte	0x77
 653 00ba 02       		.uleb128 0x2
 654 00bb 08       		.byte	0x8
 655 00bc 04       		.byte	0x4
 656 00bd CC020000 		.4byte	.LASF16
 657 00c1 02       		.uleb128 0x2
 658 00c2 04       		.byte	0x4
 659 00c3 07       		.byte	0x7
 660 00c4 1A020000 		.4byte	.LASF17
 661 00c8 06       		.uleb128 0x6
 662 00c9 B9000000 		.4byte	.LASF18
 663 00cd 01       		.byte	0x1
 664 00ce 2B       		.byte	0x2b
 665 00cf 00000000 		.4byte	.LFB0
 666 00d3 24000000 		.4byte	.LFE0-.LFB0
 667 00d7 01       		.uleb128 0x1
 668 00d8 9C       		.byte	0x9c
 669 00d9 06       		.uleb128 0x6
 670 00da 94000000 		.4byte	.LASF19
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 20


 671 00de 01       		.byte	0x1
 672 00df 45       		.byte	0x45
 673 00e0 00000000 		.4byte	.LFB1
 674 00e4 20000000 		.4byte	.LFE1-.LFB1
 675 00e8 01       		.uleb128 0x1
 676 00e9 9C       		.byte	0x9c
 677 00ea 06       		.uleb128 0x6
 678 00eb 76010000 		.4byte	.LASF20
 679 00ef 01       		.byte	0x1
 680 00f0 5D       		.byte	0x5d
 681 00f1 00000000 		.4byte	.LFB2
 682 00f5 0E000000 		.4byte	.LFE2-.LFB2
 683 00f9 01       		.uleb128 0x1
 684 00fa 9C       		.byte	0x9c
 685 00fb 06       		.uleb128 0x6
 686 00fc A5010000 		.4byte	.LASF21
 687 0100 01       		.byte	0x1
 688 0101 71       		.byte	0x71
 689 0102 00000000 		.4byte	.LFB3
 690 0106 20000000 		.4byte	.LFE3-.LFB3
 691 010a 01       		.uleb128 0x1
 692 010b 9C       		.byte	0x9c
 693 010c 07       		.uleb128 0x7
 694 010d 98020000 		.4byte	.LASF22
 695 0111 01       		.byte	0x1
 696 0112 87       		.byte	0x87
 697 0113 00000000 		.4byte	.LFB4
 698 0117 34000000 		.4byte	.LFE4-.LFB4
 699 011b 01       		.uleb128 0x1
 700 011c 9C       		.byte	0x9c
 701 011d 30010000 		.4byte	0x130
 702 0121 08       		.uleb128 0x8
 703 0122 33010000 		.4byte	.LASF24
 704 0126 01       		.byte	0x1
 705 0127 89       		.byte	0x89
 706 0128 6B000000 		.4byte	0x6b
 707 012c 02       		.uleb128 0x2
 708 012d 91       		.byte	0x91
 709 012e 77       		.sleb128 -9
 710 012f 00       		.byte	0
 711 0130 07       		.uleb128 0x7
 712 0131 AD020000 		.4byte	.LASF23
 713 0135 01       		.byte	0x1
 714 0136 9F       		.byte	0x9f
 715 0137 00000000 		.4byte	.LFB5
 716 013b 34000000 		.4byte	.LFE5-.LFB5
 717 013f 01       		.uleb128 0x1
 718 0140 9C       		.byte	0x9c
 719 0141 54010000 		.4byte	0x154
 720 0145 08       		.uleb128 0x8
 721 0146 33010000 		.4byte	.LASF24
 722 014a 01       		.byte	0x1
 723 014b A1       		.byte	0xa1
 724 014c 6B000000 		.4byte	0x6b
 725 0150 02       		.uleb128 0x2
 726 0151 91       		.byte	0x91
 727 0152 77       		.sleb128 -9
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 21


 728 0153 00       		.byte	0
 729 0154 09       		.uleb128 0x9
 730 0155 07010000 		.4byte	.LASF31
 731 0159 01       		.byte	0x1
 732 015a B7       		.byte	0xb7
 733 015b 6B000000 		.4byte	0x6b
 734 015f 00000000 		.4byte	.LFB6
 735 0163 58000000 		.4byte	.LFE6-.LFB6
 736 0167 01       		.uleb128 0x1
 737 0168 9C       		.byte	0x9c
 738 0169 8A010000 		.4byte	0x18a
 739 016d 0A       		.uleb128 0xa
 740 016e 86010000 		.4byte	.LASF27
 741 0172 01       		.byte	0x1
 742 0173 B7       		.byte	0xb7
 743 0174 6B000000 		.4byte	0x6b
 744 0178 02       		.uleb128 0x2
 745 0179 91       		.byte	0x91
 746 017a 6F       		.sleb128 -17
 747 017b 08       		.uleb128 0x8
 748 017c 13020000 		.4byte	.LASF25
 749 0180 01       		.byte	0x1
 750 0181 B9       		.byte	0xb9
 751 0182 6B000000 		.4byte	0x6b
 752 0186 02       		.uleb128 0x2
 753 0187 91       		.byte	0x91
 754 0188 77       		.sleb128 -9
 755 0189 00       		.byte	0
 756 018a 0B       		.uleb128 0xb
 757 018b 42010000 		.4byte	.LASF26
 758 018f 01       		.byte	0x1
 759 0190 0501     		.2byte	0x105
 760 0192 00000000 		.4byte	.LFB7
 761 0196 40000000 		.4byte	.LFE7-.LFB7
 762 019a 01       		.uleb128 0x1
 763 019b 9C       		.byte	0x9c
 764 019c B0010000 		.4byte	0x1b0
 765 01a0 0C       		.uleb128 0xc
 766 01a1 BC010000 		.4byte	.LASF28
 767 01a5 01       		.byte	0x1
 768 01a6 0501     		.2byte	0x105
 769 01a8 6B000000 		.4byte	0x6b
 770 01ac 02       		.uleb128 0x2
 771 01ad 91       		.byte	0x91
 772 01ae 77       		.sleb128 -9
 773 01af 00       		.byte	0
 774 01b0 0D       		.uleb128 0xd
 775 01b1 5E010000 		.4byte	.LASF36
 776 01b5 01       		.byte	0x1
 777 01b6 1A01     		.2byte	0x11a
 778 01b8 6B000000 		.4byte	0x6b
 779 01bc 00000000 		.4byte	.LFB8
 780 01c0 1C000000 		.4byte	.LFE8-.LFB8
 781 01c4 01       		.uleb128 0x1
 782 01c5 9C       		.byte	0x9c
 783 01c6 0B       		.uleb128 0xb
 784 01c7 E4020000 		.4byte	.LASF29
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 22


 785 01cb 01       		.byte	0x1
 786 01cc 2E01     		.2byte	0x12e
 787 01ce 00000000 		.4byte	.LFB9
 788 01d2 1C000000 		.4byte	.LFE9-.LFB9
 789 01d6 01       		.uleb128 0x1
 790 01d7 9C       		.byte	0x9c
 791 01d8 EC010000 		.4byte	0x1ec
 792 01dc 0C       		.uleb128 0xc
 793 01dd CC010000 		.4byte	.LASF30
 794 01e1 01       		.byte	0x1
 795 01e2 2E01     		.2byte	0x12e
 796 01e4 77000000 		.4byte	0x77
 797 01e8 02       		.uleb128 0x2
 798 01e9 91       		.byte	0x91
 799 01ea 74       		.sleb128 -12
 800 01eb 00       		.byte	0
 801 01ec 0E       		.uleb128 0xe
 802 01ed 8D010000 		.4byte	.LASF32
 803 01f1 01       		.byte	0x1
 804 01f2 8701     		.2byte	0x187
 805 01f4 77000000 		.4byte	0x77
 806 01f8 00000000 		.4byte	.LFB10
 807 01fc 34000000 		.4byte	.LFE10-.LFB10
 808 0200 01       		.uleb128 0x1
 809 0201 9C       		.byte	0x9c
 810 0202 16020000 		.4byte	0x216
 811 0206 0F       		.uleb128 0xf
 812 0207 13020000 		.4byte	.LASF25
 813 020b 01       		.byte	0x1
 814 020c 8901     		.2byte	0x189
 815 020e 77000000 		.4byte	0x77
 816 0212 02       		.uleb128 0x2
 817 0213 91       		.byte	0x91
 818 0214 74       		.sleb128 -12
 819 0215 00       		.byte	0
 820 0216 10       		.uleb128 0x10
 821 0217 A6000000 		.4byte	.LASF37
 822 021b 01       		.byte	0x1
 823 021c 13       		.byte	0x13
 824 021d 6B000000 		.4byte	0x6b
 825 0221 05       		.uleb128 0x5
 826 0222 03       		.byte	0x3
 827 0223 00000000 		.4byte	ShiftReg_1_initVar
 828 0227 00       		.byte	0
 829              		.section	.debug_abbrev,"",%progbits
 830              	.Ldebug_abbrev0:
 831 0000 01       		.uleb128 0x1
 832 0001 11       		.uleb128 0x11
 833 0002 01       		.byte	0x1
 834 0003 25       		.uleb128 0x25
 835 0004 0E       		.uleb128 0xe
 836 0005 13       		.uleb128 0x13
 837 0006 0B       		.uleb128 0xb
 838 0007 03       		.uleb128 0x3
 839 0008 0E       		.uleb128 0xe
 840 0009 1B       		.uleb128 0x1b
 841 000a 0E       		.uleb128 0xe
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 23


 842 000b 55       		.uleb128 0x55
 843 000c 17       		.uleb128 0x17
 844 000d 11       		.uleb128 0x11
 845 000e 01       		.uleb128 0x1
 846 000f 10       		.uleb128 0x10
 847 0010 17       		.uleb128 0x17
 848 0011 00       		.byte	0
 849 0012 00       		.byte	0
 850 0013 02       		.uleb128 0x2
 851 0014 24       		.uleb128 0x24
 852 0015 00       		.byte	0
 853 0016 0B       		.uleb128 0xb
 854 0017 0B       		.uleb128 0xb
 855 0018 3E       		.uleb128 0x3e
 856 0019 0B       		.uleb128 0xb
 857 001a 03       		.uleb128 0x3
 858 001b 0E       		.uleb128 0xe
 859 001c 00       		.byte	0
 860 001d 00       		.byte	0
 861 001e 03       		.uleb128 0x3
 862 001f 24       		.uleb128 0x24
 863 0020 00       		.byte	0
 864 0021 0B       		.uleb128 0xb
 865 0022 0B       		.uleb128 0xb
 866 0023 3E       		.uleb128 0x3e
 867 0024 0B       		.uleb128 0xb
 868 0025 03       		.uleb128 0x3
 869 0026 08       		.uleb128 0x8
 870 0027 00       		.byte	0
 871 0028 00       		.byte	0
 872 0029 04       		.uleb128 0x4
 873 002a 16       		.uleb128 0x16
 874 002b 00       		.byte	0
 875 002c 03       		.uleb128 0x3
 876 002d 0E       		.uleb128 0xe
 877 002e 3A       		.uleb128 0x3a
 878 002f 0B       		.uleb128 0xb
 879 0030 3B       		.uleb128 0x3b
 880 0031 05       		.uleb128 0x5
 881 0032 49       		.uleb128 0x49
 882 0033 13       		.uleb128 0x13
 883 0034 00       		.byte	0
 884 0035 00       		.byte	0
 885 0036 05       		.uleb128 0x5
 886 0037 35       		.uleb128 0x35
 887 0038 00       		.byte	0
 888 0039 49       		.uleb128 0x49
 889 003a 13       		.uleb128 0x13
 890 003b 00       		.byte	0
 891 003c 00       		.byte	0
 892 003d 06       		.uleb128 0x6
 893 003e 2E       		.uleb128 0x2e
 894 003f 00       		.byte	0
 895 0040 3F       		.uleb128 0x3f
 896 0041 19       		.uleb128 0x19
 897 0042 03       		.uleb128 0x3
 898 0043 0E       		.uleb128 0xe
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 24


 899 0044 3A       		.uleb128 0x3a
 900 0045 0B       		.uleb128 0xb
 901 0046 3B       		.uleb128 0x3b
 902 0047 0B       		.uleb128 0xb
 903 0048 27       		.uleb128 0x27
 904 0049 19       		.uleb128 0x19
 905 004a 11       		.uleb128 0x11
 906 004b 01       		.uleb128 0x1
 907 004c 12       		.uleb128 0x12
 908 004d 06       		.uleb128 0x6
 909 004e 40       		.uleb128 0x40
 910 004f 18       		.uleb128 0x18
 911 0050 9642     		.uleb128 0x2116
 912 0052 19       		.uleb128 0x19
 913 0053 00       		.byte	0
 914 0054 00       		.byte	0
 915 0055 07       		.uleb128 0x7
 916 0056 2E       		.uleb128 0x2e
 917 0057 01       		.byte	0x1
 918 0058 3F       		.uleb128 0x3f
 919 0059 19       		.uleb128 0x19
 920 005a 03       		.uleb128 0x3
 921 005b 0E       		.uleb128 0xe
 922 005c 3A       		.uleb128 0x3a
 923 005d 0B       		.uleb128 0xb
 924 005e 3B       		.uleb128 0x3b
 925 005f 0B       		.uleb128 0xb
 926 0060 27       		.uleb128 0x27
 927 0061 19       		.uleb128 0x19
 928 0062 11       		.uleb128 0x11
 929 0063 01       		.uleb128 0x1
 930 0064 12       		.uleb128 0x12
 931 0065 06       		.uleb128 0x6
 932 0066 40       		.uleb128 0x40
 933 0067 18       		.uleb128 0x18
 934 0068 9642     		.uleb128 0x2116
 935 006a 19       		.uleb128 0x19
 936 006b 01       		.uleb128 0x1
 937 006c 13       		.uleb128 0x13
 938 006d 00       		.byte	0
 939 006e 00       		.byte	0
 940 006f 08       		.uleb128 0x8
 941 0070 34       		.uleb128 0x34
 942 0071 00       		.byte	0
 943 0072 03       		.uleb128 0x3
 944 0073 0E       		.uleb128 0xe
 945 0074 3A       		.uleb128 0x3a
 946 0075 0B       		.uleb128 0xb
 947 0076 3B       		.uleb128 0x3b
 948 0077 0B       		.uleb128 0xb
 949 0078 49       		.uleb128 0x49
 950 0079 13       		.uleb128 0x13
 951 007a 02       		.uleb128 0x2
 952 007b 18       		.uleb128 0x18
 953 007c 00       		.byte	0
 954 007d 00       		.byte	0
 955 007e 09       		.uleb128 0x9
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 25


 956 007f 2E       		.uleb128 0x2e
 957 0080 01       		.byte	0x1
 958 0081 3F       		.uleb128 0x3f
 959 0082 19       		.uleb128 0x19
 960 0083 03       		.uleb128 0x3
 961 0084 0E       		.uleb128 0xe
 962 0085 3A       		.uleb128 0x3a
 963 0086 0B       		.uleb128 0xb
 964 0087 3B       		.uleb128 0x3b
 965 0088 0B       		.uleb128 0xb
 966 0089 27       		.uleb128 0x27
 967 008a 19       		.uleb128 0x19
 968 008b 49       		.uleb128 0x49
 969 008c 13       		.uleb128 0x13
 970 008d 11       		.uleb128 0x11
 971 008e 01       		.uleb128 0x1
 972 008f 12       		.uleb128 0x12
 973 0090 06       		.uleb128 0x6
 974 0091 40       		.uleb128 0x40
 975 0092 18       		.uleb128 0x18
 976 0093 9742     		.uleb128 0x2117
 977 0095 19       		.uleb128 0x19
 978 0096 01       		.uleb128 0x1
 979 0097 13       		.uleb128 0x13
 980 0098 00       		.byte	0
 981 0099 00       		.byte	0
 982 009a 0A       		.uleb128 0xa
 983 009b 05       		.uleb128 0x5
 984 009c 00       		.byte	0
 985 009d 03       		.uleb128 0x3
 986 009e 0E       		.uleb128 0xe
 987 009f 3A       		.uleb128 0x3a
 988 00a0 0B       		.uleb128 0xb
 989 00a1 3B       		.uleb128 0x3b
 990 00a2 0B       		.uleb128 0xb
 991 00a3 49       		.uleb128 0x49
 992 00a4 13       		.uleb128 0x13
 993 00a5 02       		.uleb128 0x2
 994 00a6 18       		.uleb128 0x18
 995 00a7 00       		.byte	0
 996 00a8 00       		.byte	0
 997 00a9 0B       		.uleb128 0xb
 998 00aa 2E       		.uleb128 0x2e
 999 00ab 01       		.byte	0x1
 1000 00ac 3F       		.uleb128 0x3f
 1001 00ad 19       		.uleb128 0x19
 1002 00ae 03       		.uleb128 0x3
 1003 00af 0E       		.uleb128 0xe
 1004 00b0 3A       		.uleb128 0x3a
 1005 00b1 0B       		.uleb128 0xb
 1006 00b2 3B       		.uleb128 0x3b
 1007 00b3 05       		.uleb128 0x5
 1008 00b4 27       		.uleb128 0x27
 1009 00b5 19       		.uleb128 0x19
 1010 00b6 11       		.uleb128 0x11
 1011 00b7 01       		.uleb128 0x1
 1012 00b8 12       		.uleb128 0x12
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 26


 1013 00b9 06       		.uleb128 0x6
 1014 00ba 40       		.uleb128 0x40
 1015 00bb 18       		.uleb128 0x18
 1016 00bc 9742     		.uleb128 0x2117
 1017 00be 19       		.uleb128 0x19
 1018 00bf 01       		.uleb128 0x1
 1019 00c0 13       		.uleb128 0x13
 1020 00c1 00       		.byte	0
 1021 00c2 00       		.byte	0
 1022 00c3 0C       		.uleb128 0xc
 1023 00c4 05       		.uleb128 0x5
 1024 00c5 00       		.byte	0
 1025 00c6 03       		.uleb128 0x3
 1026 00c7 0E       		.uleb128 0xe
 1027 00c8 3A       		.uleb128 0x3a
 1028 00c9 0B       		.uleb128 0xb
 1029 00ca 3B       		.uleb128 0x3b
 1030 00cb 05       		.uleb128 0x5
 1031 00cc 49       		.uleb128 0x49
 1032 00cd 13       		.uleb128 0x13
 1033 00ce 02       		.uleb128 0x2
 1034 00cf 18       		.uleb128 0x18
 1035 00d0 00       		.byte	0
 1036 00d1 00       		.byte	0
 1037 00d2 0D       		.uleb128 0xd
 1038 00d3 2E       		.uleb128 0x2e
 1039 00d4 00       		.byte	0
 1040 00d5 3F       		.uleb128 0x3f
 1041 00d6 19       		.uleb128 0x19
 1042 00d7 03       		.uleb128 0x3
 1043 00d8 0E       		.uleb128 0xe
 1044 00d9 3A       		.uleb128 0x3a
 1045 00da 0B       		.uleb128 0xb
 1046 00db 3B       		.uleb128 0x3b
 1047 00dc 05       		.uleb128 0x5
 1048 00dd 27       		.uleb128 0x27
 1049 00de 19       		.uleb128 0x19
 1050 00df 49       		.uleb128 0x49
 1051 00e0 13       		.uleb128 0x13
 1052 00e1 11       		.uleb128 0x11
 1053 00e2 01       		.uleb128 0x1
 1054 00e3 12       		.uleb128 0x12
 1055 00e4 06       		.uleb128 0x6
 1056 00e5 40       		.uleb128 0x40
 1057 00e6 18       		.uleb128 0x18
 1058 00e7 9742     		.uleb128 0x2117
 1059 00e9 19       		.uleb128 0x19
 1060 00ea 00       		.byte	0
 1061 00eb 00       		.byte	0
 1062 00ec 0E       		.uleb128 0xe
 1063 00ed 2E       		.uleb128 0x2e
 1064 00ee 01       		.byte	0x1
 1065 00ef 3F       		.uleb128 0x3f
 1066 00f0 19       		.uleb128 0x19
 1067 00f1 03       		.uleb128 0x3
 1068 00f2 0E       		.uleb128 0xe
 1069 00f3 3A       		.uleb128 0x3a
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 27


 1070 00f4 0B       		.uleb128 0xb
 1071 00f5 3B       		.uleb128 0x3b
 1072 00f6 05       		.uleb128 0x5
 1073 00f7 27       		.uleb128 0x27
 1074 00f8 19       		.uleb128 0x19
 1075 00f9 49       		.uleb128 0x49
 1076 00fa 13       		.uleb128 0x13
 1077 00fb 11       		.uleb128 0x11
 1078 00fc 01       		.uleb128 0x1
 1079 00fd 12       		.uleb128 0x12
 1080 00fe 06       		.uleb128 0x6
 1081 00ff 40       		.uleb128 0x40
 1082 0100 18       		.uleb128 0x18
 1083 0101 9642     		.uleb128 0x2116
 1084 0103 19       		.uleb128 0x19
 1085 0104 01       		.uleb128 0x1
 1086 0105 13       		.uleb128 0x13
 1087 0106 00       		.byte	0
 1088 0107 00       		.byte	0
 1089 0108 0F       		.uleb128 0xf
 1090 0109 34       		.uleb128 0x34
 1091 010a 00       		.byte	0
 1092 010b 03       		.uleb128 0x3
 1093 010c 0E       		.uleb128 0xe
 1094 010d 3A       		.uleb128 0x3a
 1095 010e 0B       		.uleb128 0xb
 1096 010f 3B       		.uleb128 0x3b
 1097 0110 05       		.uleb128 0x5
 1098 0111 49       		.uleb128 0x49
 1099 0112 13       		.uleb128 0x13
 1100 0113 02       		.uleb128 0x2
 1101 0114 18       		.uleb128 0x18
 1102 0115 00       		.byte	0
 1103 0116 00       		.byte	0
 1104 0117 10       		.uleb128 0x10
 1105 0118 34       		.uleb128 0x34
 1106 0119 00       		.byte	0
 1107 011a 03       		.uleb128 0x3
 1108 011b 0E       		.uleb128 0xe
 1109 011c 3A       		.uleb128 0x3a
 1110 011d 0B       		.uleb128 0xb
 1111 011e 3B       		.uleb128 0x3b
 1112 011f 0B       		.uleb128 0xb
 1113 0120 49       		.uleb128 0x49
 1114 0121 13       		.uleb128 0x13
 1115 0122 3F       		.uleb128 0x3f
 1116 0123 19       		.uleb128 0x19
 1117 0124 02       		.uleb128 0x2
 1118 0125 18       		.uleb128 0x18
 1119 0126 00       		.byte	0
 1120 0127 00       		.byte	0
 1121 0128 00       		.byte	0
 1122              		.section	.debug_aranges,"",%progbits
 1123 0000 6C000000 		.4byte	0x6c
 1124 0004 0200     		.2byte	0x2
 1125 0006 00000000 		.4byte	.Ldebug_info0
 1126 000a 04       		.byte	0x4
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 28


 1127 000b 00       		.byte	0
 1128 000c 0000     		.2byte	0
 1129 000e 0000     		.2byte	0
 1130 0010 00000000 		.4byte	.LFB0
 1131 0014 24000000 		.4byte	.LFE0-.LFB0
 1132 0018 00000000 		.4byte	.LFB1
 1133 001c 20000000 		.4byte	.LFE1-.LFB1
 1134 0020 00000000 		.4byte	.LFB2
 1135 0024 0E000000 		.4byte	.LFE2-.LFB2
 1136 0028 00000000 		.4byte	.LFB3
 1137 002c 20000000 		.4byte	.LFE3-.LFB3
 1138 0030 00000000 		.4byte	.LFB4
 1139 0034 34000000 		.4byte	.LFE4-.LFB4
 1140 0038 00000000 		.4byte	.LFB5
 1141 003c 34000000 		.4byte	.LFE5-.LFB5
 1142 0040 00000000 		.4byte	.LFB6
 1143 0044 58000000 		.4byte	.LFE6-.LFB6
 1144 0048 00000000 		.4byte	.LFB7
 1145 004c 40000000 		.4byte	.LFE7-.LFB7
 1146 0050 00000000 		.4byte	.LFB8
 1147 0054 1C000000 		.4byte	.LFE8-.LFB8
 1148 0058 00000000 		.4byte	.LFB9
 1149 005c 1C000000 		.4byte	.LFE9-.LFB9
 1150 0060 00000000 		.4byte	.LFB10
 1151 0064 34000000 		.4byte	.LFE10-.LFB10
 1152 0068 00000000 		.4byte	0
 1153 006c 00000000 		.4byte	0
 1154              		.section	.debug_ranges,"",%progbits
 1155              	.Ldebug_ranges0:
 1156 0000 00000000 		.4byte	.LFB0
 1157 0004 24000000 		.4byte	.LFE0
 1158 0008 00000000 		.4byte	.LFB1
 1159 000c 20000000 		.4byte	.LFE1
 1160 0010 00000000 		.4byte	.LFB2
 1161 0014 0E000000 		.4byte	.LFE2
 1162 0018 00000000 		.4byte	.LFB3
 1163 001c 20000000 		.4byte	.LFE3
 1164 0020 00000000 		.4byte	.LFB4
 1165 0024 34000000 		.4byte	.LFE4
 1166 0028 00000000 		.4byte	.LFB5
 1167 002c 34000000 		.4byte	.LFE5
 1168 0030 00000000 		.4byte	.LFB6
 1169 0034 58000000 		.4byte	.LFE6
 1170 0038 00000000 		.4byte	.LFB7
 1171 003c 40000000 		.4byte	.LFE7
 1172 0040 00000000 		.4byte	.LFB8
 1173 0044 1C000000 		.4byte	.LFE8
 1174 0048 00000000 		.4byte	.LFB9
 1175 004c 1C000000 		.4byte	.LFE9
 1176 0050 00000000 		.4byte	.LFB10
 1177 0054 34000000 		.4byte	.LFE10
 1178 0058 00000000 		.4byte	0
 1179 005c 00000000 		.4byte	0
 1180              		.section	.debug_line,"",%progbits
 1181              	.Ldebug_line0:
 1182 0000 2E010000 		.section	.debug_str,"MS",%progbits,1
 1182      02004700 
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 29


 1182      00000201 
 1182      FB0E0D00 
 1182      01010101 
 1183              	.LASF15:
 1184 0000 72656733 		.ascii	"reg32\000"
 1184      3200
 1185              	.LASF33:
 1186 0006 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1186      43313120 
 1186      352E342E 
 1186      31203230 
 1186      31363036 
 1187 0039 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 1187      20726576 
 1187      6973696F 
 1187      6E203233 
 1187      37373135 
 1188 006c 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 1188      66756E63 
 1188      74696F6E 
 1188      2D736563 
 1188      74696F6E 
 1189              	.LASF19:
 1190 0094 53686966 		.ascii	"ShiftReg_1_Enable\000"
 1190      74526567 
 1190      5F315F45 
 1190      6E61626C 
 1190      6500
 1191              	.LASF37:
 1192 00a6 53686966 		.ascii	"ShiftReg_1_initVar\000"
 1192      74526567 
 1192      5F315F69 
 1192      6E697456 
 1192      617200
 1193              	.LASF18:
 1194 00b9 53686966 		.ascii	"ShiftReg_1_Start\000"
 1194      74526567 
 1194      5F315F53 
 1194      74617274 
 1194      00
 1195              	.LASF3:
 1196 00ca 73686F72 		.ascii	"short unsigned int\000"
 1196      7420756E 
 1196      7369676E 
 1196      65642069 
 1196      6E7400
 1197              	.LASF34:
 1198 00dd 47656E65 		.ascii	"Generated_Source\\PSoC5\\ShiftReg_1.c\000"
 1198      72617465 
 1198      645F536F 
 1198      75726365 
 1198      5C50536F 
 1199              	.LASF11:
 1200 0101 666C6F61 		.ascii	"float\000"
 1200      7400
 1201              	.LASF31:
 1202 0107 53686966 		.ascii	"ShiftReg_1_GetFIFOStatus\000"
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 30


 1202      74526567 
 1202      5F315F47 
 1202      65744649 
 1202      464F5374 
 1203              	.LASF1:
 1204 0120 756E7369 		.ascii	"unsigned char\000"
 1204      676E6564 
 1204      20636861 
 1204      7200
 1205              	.LASF14:
 1206 012e 72656738 		.ascii	"reg8\000"
 1206      00
 1207              	.LASF24:
 1208 0133 696E7465 		.ascii	"interruptState\000"
 1208      72727570 
 1208      74537461 
 1208      746500
 1209              	.LASF26:
 1210 0142 53686966 		.ascii	"ShiftReg_1_SetIntMode\000"
 1210      74526567 
 1210      5F315F53 
 1210      6574496E 
 1210      744D6F64 
 1211              	.LASF9:
 1212 0158 75696E74 		.ascii	"uint8\000"
 1212      3800
 1213              	.LASF36:
 1214 015e 53686966 		.ascii	"ShiftReg_1_GetIntStatus\000"
 1214      74526567 
 1214      5F315F47 
 1214      6574496E 
 1214      74537461 
 1215              	.LASF20:
 1216 0176 53686966 		.ascii	"ShiftReg_1_Init\000"
 1216      74526567 
 1216      5F315F49 
 1216      6E697400 
 1217              	.LASF27:
 1218 0186 6669666F 		.ascii	"fifoId\000"
 1218      496400
 1219              	.LASF32:
 1220 018d 53686966 		.ascii	"ShiftReg_1_ReadRegValue\000"
 1220      74526567 
 1220      5F315F52 
 1220      65616452 
 1220      65675661 
 1221              	.LASF21:
 1222 01a5 53686966 		.ascii	"ShiftReg_1_Stop\000"
 1222      74526567 
 1222      5F315F53 
 1222      746F7000 
 1223              	.LASF12:
 1224 01b5 646F7562 		.ascii	"double\000"
 1224      6C6500
 1225              	.LASF28:
 1226 01bc 696E7465 		.ascii	"interruptSource\000"
 1226      72727570 
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 31


 1226      74536F75 
 1226      72636500 
 1227              	.LASF30:
 1228 01cc 73686966 		.ascii	"shiftData\000"
 1228      74446174 
 1228      6100
 1229              	.LASF10:
 1230 01d6 75696E74 		.ascii	"uint32\000"
 1230      333200
 1231              	.LASF5:
 1232 01dd 6C6F6E67 		.ascii	"long unsigned int\000"
 1232      20756E73 
 1232      69676E65 
 1232      6420696E 
 1232      7400
 1233              	.LASF8:
 1234 01ef 756E7369 		.ascii	"unsigned int\000"
 1234      676E6564 
 1234      20696E74 
 1234      00
 1235              	.LASF7:
 1236 01fc 6C6F6E67 		.ascii	"long long unsigned int\000"
 1236      206C6F6E 
 1236      6720756E 
 1236      7369676E 
 1236      65642069 
 1237              	.LASF25:
 1238 0213 72657375 		.ascii	"result\000"
 1238      6C7400
 1239              	.LASF17:
 1240 021a 73697A65 		.ascii	"sizetype\000"
 1240      74797065 
 1240      00
 1241              	.LASF6:
 1242 0223 6C6F6E67 		.ascii	"long long int\000"
 1242      206C6F6E 
 1242      6720696E 
 1242      7400
 1243              	.LASF13:
 1244 0231 63686172 		.ascii	"char\000"
 1244      00
 1245              	.LASF2:
 1246 0236 73686F72 		.ascii	"short int\000"
 1246      7420696E 
 1246      7400
 1247              	.LASF35:
 1248 0240 433A5C55 		.ascii	"C:\\Users\\pajoh\\Desktop\\closed_loop_printer\\cod"
 1248      73657273 
 1248      5C70616A 
 1248      6F685C44 
 1248      65736B74 
 1249 026e 655C416E 		.ascii	"e\\Angle_Sensor\\StepperTorqueControl.cydsn\000"
 1249      676C655F 
 1249      53656E73 
 1249      6F725C53 
 1249      74657070 
 1250              	.LASF22:
ARM GAS  C:\Users\pajoh\AppData\Local\Temp\cczB7HxV.s 			page 32


 1251 0298 53686966 		.ascii	"ShiftReg_1_EnableInt\000"
 1251      74526567 
 1251      5F315F45 
 1251      6E61626C 
 1251      65496E74 
 1252              	.LASF23:
 1253 02ad 53686966 		.ascii	"ShiftReg_1_DisableInt\000"
 1253      74526567 
 1253      5F315F44 
 1253      69736162 
 1253      6C65496E 
 1254              	.LASF4:
 1255 02c3 6C6F6E67 		.ascii	"long int\000"
 1255      20696E74 
 1255      00
 1256              	.LASF16:
 1257 02cc 6C6F6E67 		.ascii	"long double\000"
 1257      20646F75 
 1257      626C6500 
 1258              	.LASF0:
 1259 02d8 7369676E 		.ascii	"signed char\000"
 1259      65642063 
 1259      68617200 
 1260              	.LASF29:
 1261 02e4 53686966 		.ascii	"ShiftReg_1_WriteRegValue\000"
 1261      74526567 
 1261      5F315F57 
 1261      72697465 
 1261      52656756 
 1262              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
