{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 22:18:48 2019 " "Info: Processing started: Sat Nov 02 22:18:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "DesReg_ADR\[1\] " "Info: Assuming node \"DesReg_ADR\[1\]\" is an undefined clock" {  } { { "RegisterFileTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 7 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DesReg_ADR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "WR_Data " "Info: Assuming node \"WR_Data\" is an undefined clock" {  } { { "RegisterFileTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 9 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WR_Data" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "DesReg_ADR\[0\] " "Info: Assuming node \"DesReg_ADR\[0\]\" is an undefined clock" {  } { { "RegisterFileTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 7 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DesReg_ADR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "DesReg_ADR\[2\] " "Info: Assuming node \"DesReg_ADR\[2\]\" is an undefined clock" {  } { { "RegisterFileTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 7 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DesReg_ADR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Decoder_3_8:Decoder\|OutputDecode\[6\] " "Info: Detected gated clock \"Decoder_3_8:Decoder\|OutputDecode\[6\]\" as buffer" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder_3_8:Decoder\|OutputDecode\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder_3_8:Decoder\|OutputDecode\[2\] " "Info: Detected gated clock \"Decoder_3_8:Decoder\|OutputDecode\[2\]\" as buffer" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder_3_8:Decoder\|OutputDecode\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder_3_8:Decoder\|OutputDecode\[4\] " "Info: Detected gated clock \"Decoder_3_8:Decoder\|OutputDecode\[4\]\" as buffer" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder_3_8:Decoder\|OutputDecode\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder_3_8:Decoder\|OutputDecode\[0\] " "Info: Detected gated clock \"Decoder_3_8:Decoder\|OutputDecode\[0\]\" as buffer" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder_3_8:Decoder\|OutputDecode\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder_3_8:Decoder\|OutputDecode\[7\] " "Info: Detected gated clock \"Decoder_3_8:Decoder\|OutputDecode\[7\]\" as buffer" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder_3_8:Decoder\|OutputDecode\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder_3_8:Decoder\|OutputDecode\[3\] " "Info: Detected gated clock \"Decoder_3_8:Decoder\|OutputDecode\[3\]\" as buffer" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder_3_8:Decoder\|OutputDecode\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder_3_8:Decoder\|OutputDecode\[5\] " "Info: Detected gated clock \"Decoder_3_8:Decoder\|OutputDecode\[5\]\" as buffer" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder_3_8:Decoder\|OutputDecode\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder_3_8:Decoder\|OutputDecode\[1\] " "Info: Detected gated clock \"Decoder_3_8:Decoder\|OutputDecode\[1\]\" as buffer" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder_3_8:Decoder\|OutputDecode\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "DesReg_ADR\[1\] " "Info: No valid register-to-register data paths exist for clock \"DesReg_ADR\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "WR_Data " "Info: No valid register-to-register data paths exist for clock \"WR_Data\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "DesReg_ADR\[0\] " "Info: No valid register-to-register data paths exist for clock \"DesReg_ADR\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "DesReg_ADR\[2\] " "Info: No valid register-to-register data paths exist for clock \"DesReg_ADR\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DFF_8:\\RegistersGeneration:3:REGn\|Q\[0\] DesReg_ADR\[1\] WR_Data 3.478 ns register " "Info: tsu for register \"DFF_8:\\RegistersGeneration:3:REGn\|Q\[0\]\" (data pin = \"DesReg_ADR\[1\]\", clock pin = \"WR_Data\") is 3.478 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.365 ns + Longest pin register " "Info: + Longest pin to register delay is 8.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns DesReg_ADR\[1\] 1 CLK PIN_T22 16 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T22; Fanout = 16; CLK Node = 'DesReg_ADR\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DesReg_ADR[1] } "NODE_NAME" } } { "RegisterFileTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.060 ns) + CELL(0.366 ns) 6.256 ns DEMUX_8_8:InputDemux\|Equal0~2 2 COMB LCCOMB_X25_Y17_N20 8 " "Info: 2: + IC(5.060 ns) + CELL(0.366 ns) = 6.256 ns; Loc. = LCCOMB_X25_Y17_N20; Fanout = 8; COMB Node = 'DEMUX_8_8:InputDemux\|Equal0~2'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.426 ns" { DesReg_ADR[1] DEMUX_8_8:InputDemux|Equal0~2 } "NODE_NAME" } } { "DEMUX_8_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/DEMUX_8_8.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.712 ns) + CELL(0.397 ns) 8.365 ns DFF_8:\\RegistersGeneration:3:REGn\|Q\[0\] 3 REG LCFF_X29_Y2_N3 2 " "Info: 3: + IC(1.712 ns) + CELL(0.397 ns) = 8.365 ns; Loc. = LCFF_X29_Y2_N3; Fanout = 2; REG Node = 'DFF_8:\\RegistersGeneration:3:REGn\|Q\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.109 ns" { DEMUX_8_8:InputDemux|Equal0~2 DFF_8:\RegistersGeneration:3:REGn|Q[0] } "NODE_NAME" } } { "DFF_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/DFF_8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.593 ns ( 19.04 % ) " "Info: Total cell delay = 1.593 ns ( 19.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.772 ns ( 80.96 % ) " "Info: Total interconnect delay = 6.772 ns ( 80.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.365 ns" { DesReg_ADR[1] DEMUX_8_8:InputDemux|Equal0~2 DFF_8:\RegistersGeneration:3:REGn|Q[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.365 ns" { DesReg_ADR[1] {} DesReg_ADR[1]~combout {} DEMUX_8_8:InputDemux|Equal0~2 {} DFF_8:\RegistersGeneration:3:REGn|Q[0] {} } { 0.000ns 0.000ns 5.060ns 1.712ns } { 0.000ns 0.830ns 0.366ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "DFF_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/DFF_8.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR_Data destination 4.977 ns - Shortest register " "Info: - Shortest clock path from clock \"WR_Data\" to destination register is 4.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns WR_Data 1 CLK PIN_AB10 8 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 8; CLK Node = 'WR_Data'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR_Data } "NODE_NAME" } } { "RegisterFileTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.225 ns) 2.411 ns Decoder_3_8:Decoder\|OutputDecode\[3\] 2 COMB LCCOMB_X25_Y17_N28 1 " "Info: 2: + IC(1.414 ns) + CELL(0.225 ns) = 2.411 ns; Loc. = LCCOMB_X25_Y17_N28; Fanout = 1; COMB Node = 'Decoder_3_8:Decoder\|OutputDecode\[3\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { WR_Data Decoder_3_8:Decoder|OutputDecode[3] } "NODE_NAME" } } { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.000 ns) 3.706 ns Decoder_3_8:Decoder\|OutputDecode\[3\]~clkctrl 3 COMB CLKCTRL_G14 8 " "Info: 3: + IC(1.295 ns) + CELL(0.000 ns) = 3.706 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'Decoder_3_8:Decoder\|OutputDecode\[3\]~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { Decoder_3_8:Decoder|OutputDecode[3] Decoder_3_8:Decoder|OutputDecode[3]~clkctrl } "NODE_NAME" } } { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 4.977 ns DFF_8:\\RegistersGeneration:3:REGn\|Q\[0\] 4 REG LCFF_X29_Y2_N3 2 " "Info: 4: + IC(0.653 ns) + CELL(0.618 ns) = 4.977 ns; Loc. = LCFF_X29_Y2_N3; Fanout = 2; REG Node = 'DFF_8:\\RegistersGeneration:3:REGn\|Q\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { Decoder_3_8:Decoder|OutputDecode[3]~clkctrl DFF_8:\RegistersGeneration:3:REGn|Q[0] } "NODE_NAME" } } { "DFF_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/DFF_8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.615 ns ( 32.45 % ) " "Info: Total cell delay = 1.615 ns ( 32.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.362 ns ( 67.55 % ) " "Info: Total interconnect delay = 3.362 ns ( 67.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.977 ns" { WR_Data Decoder_3_8:Decoder|OutputDecode[3] Decoder_3_8:Decoder|OutputDecode[3]~clkctrl DFF_8:\RegistersGeneration:3:REGn|Q[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.977 ns" { WR_Data {} WR_Data~combout {} Decoder_3_8:Decoder|OutputDecode[3] {} Decoder_3_8:Decoder|OutputDecode[3]~clkctrl {} DFF_8:\RegistersGeneration:3:REGn|Q[0] {} } { 0.000ns 0.000ns 1.414ns 1.295ns 0.653ns } { 0.000ns 0.772ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.365 ns" { DesReg_ADR[1] DEMUX_8_8:InputDemux|Equal0~2 DFF_8:\RegistersGeneration:3:REGn|Q[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.365 ns" { DesReg_ADR[1] {} DesReg_ADR[1]~combout {} DEMUX_8_8:InputDemux|Equal0~2 {} DFF_8:\RegistersGeneration:3:REGn|Q[0] {} } { 0.000ns 0.000ns 5.060ns 1.712ns } { 0.000ns 0.830ns 0.366ns 0.397ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.977 ns" { WR_Data Decoder_3_8:Decoder|OutputDecode[3] Decoder_3_8:Decoder|OutputDecode[3]~clkctrl DFF_8:\RegistersGeneration:3:REGn|Q[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.977 ns" { WR_Data {} WR_Data~combout {} Decoder_3_8:Decoder|OutputDecode[3] {} Decoder_3_8:Decoder|OutputDecode[3]~clkctrl {} DFF_8:\RegistersGeneration:3:REGn|Q[0] {} } { 0.000ns 0.000ns 1.414ns 1.295ns 0.653ns } { 0.000ns 0.772ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "DesReg_ADR\[1\] RA_DATA\[3\] DFF_8:\\RegistersGeneration:6:REGn\|Q\[3\] 13.245 ns register " "Info: tco from clock \"DesReg_ADR\[1\]\" to destination pin \"RA_DATA\[3\]\" through register \"DFF_8:\\RegistersGeneration:6:REGn\|Q\[3\]\" is 13.245 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DesReg_ADR\[1\] source 6.040 ns + Longest register " "Info: + Longest clock path from clock \"DesReg_ADR\[1\]\" to source register is 6.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns DesReg_ADR\[1\] 1 CLK PIN_T22 16 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T22; Fanout = 16; CLK Node = 'DesReg_ADR\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DesReg_ADR[1] } "NODE_NAME" } } { "RegisterFileTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.055 ns) + CELL(0.053 ns) 2.938 ns Decoder_3_8:Decoder\|OutputDecode\[6\] 2 COMB LCCOMB_X25_Y17_N2 1 " "Info: 2: + IC(2.055 ns) + CELL(0.053 ns) = 2.938 ns; Loc. = LCCOMB_X25_Y17_N2; Fanout = 1; COMB Node = 'Decoder_3_8:Decoder\|OutputDecode\[6\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { DesReg_ADR[1] Decoder_3_8:Decoder|OutputDecode[6] } "NODE_NAME" } } { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.792 ns) + CELL(0.000 ns) 4.730 ns Decoder_3_8:Decoder\|OutputDecode\[6\]~clkctrl 3 COMB CLKCTRL_G10 8 " "Info: 3: + IC(1.792 ns) + CELL(0.000 ns) = 4.730 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'Decoder_3_8:Decoder\|OutputDecode\[6\]~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { Decoder_3_8:Decoder|OutputDecode[6] Decoder_3_8:Decoder|OutputDecode[6]~clkctrl } "NODE_NAME" } } { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.618 ns) 6.040 ns DFF_8:\\RegistersGeneration:6:REGn\|Q\[3\] 4 REG LCFF_X34_Y16_N21 2 " "Info: 4: + IC(0.692 ns) + CELL(0.618 ns) = 6.040 ns; Loc. = LCFF_X34_Y16_N21; Fanout = 2; REG Node = 'DFF_8:\\RegistersGeneration:6:REGn\|Q\[3\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { Decoder_3_8:Decoder|OutputDecode[6]~clkctrl DFF_8:\RegistersGeneration:6:REGn|Q[3] } "NODE_NAME" } } { "DFF_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/DFF_8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 24.85 % ) " "Info: Total cell delay = 1.501 ns ( 24.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.539 ns ( 75.15 % ) " "Info: Total interconnect delay = 4.539 ns ( 75.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.040 ns" { DesReg_ADR[1] Decoder_3_8:Decoder|OutputDecode[6] Decoder_3_8:Decoder|OutputDecode[6]~clkctrl DFF_8:\RegistersGeneration:6:REGn|Q[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.040 ns" { DesReg_ADR[1] {} DesReg_ADR[1]~combout {} Decoder_3_8:Decoder|OutputDecode[6] {} Decoder_3_8:Decoder|OutputDecode[6]~clkctrl {} DFF_8:\RegistersGeneration:6:REGn|Q[3] {} } { 0.000ns 0.000ns 2.055ns 1.792ns 0.692ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "DFF_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/DFF_8.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.111 ns + Longest register pin " "Info: + Longest register to pin delay is 7.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DFF_8:\\RegistersGeneration:6:REGn\|Q\[3\] 1 REG LCFF_X34_Y16_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y16_N21; Fanout = 2; REG Node = 'DFF_8:\\RegistersGeneration:6:REGn\|Q\[3\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF_8:\RegistersGeneration:6:REGn|Q[3] } "NODE_NAME" } } { "DFF_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/DFF_8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.272 ns) 1.426 ns MUX_8_8:OutputMux1\|Mux4~1 2 COMB LCCOMB_X31_Y11_N28 1 " "Info: 2: + IC(1.154 ns) + CELL(0.272 ns) = 1.426 ns; Loc. = LCCOMB_X31_Y11_N28; Fanout = 1; COMB Node = 'MUX_8_8:OutputMux1\|Mux4~1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { DFF_8:\RegistersGeneration:6:REGn|Q[3] MUX_8_8:OutputMux1|Mux4~1 } "NODE_NAME" } } { "MUX_8_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/MUX_8_8.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.228 ns) 2.756 ns MUX_8_8:OutputMux1\|Mux4~2 3 COMB LCCOMB_X31_Y16_N26 1 " "Info: 3: + IC(1.102 ns) + CELL(0.228 ns) = 2.756 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 1; COMB Node = 'MUX_8_8:OutputMux1\|Mux4~2'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { MUX_8_8:OutputMux1|Mux4~1 MUX_8_8:OutputMux1|Mux4~2 } "NODE_NAME" } } { "MUX_8_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/MUX_8_8.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.403 ns) + CELL(1.952 ns) 7.111 ns RA_DATA\[3\] 4 PIN PIN_E14 0 " "Info: 4: + IC(2.403 ns) + CELL(1.952 ns) = 7.111 ns; Loc. = PIN_E14; Fanout = 0; PIN Node = 'RA_DATA\[3\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.355 ns" { MUX_8_8:OutputMux1|Mux4~2 RA_DATA[3] } "NODE_NAME" } } { "RegisterFileTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.452 ns ( 34.48 % ) " "Info: Total cell delay = 2.452 ns ( 34.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.659 ns ( 65.52 % ) " "Info: Total interconnect delay = 4.659 ns ( 65.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.111 ns" { DFF_8:\RegistersGeneration:6:REGn|Q[3] MUX_8_8:OutputMux1|Mux4~1 MUX_8_8:OutputMux1|Mux4~2 RA_DATA[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.111 ns" { DFF_8:\RegistersGeneration:6:REGn|Q[3] {} MUX_8_8:OutputMux1|Mux4~1 {} MUX_8_8:OutputMux1|Mux4~2 {} RA_DATA[3] {} } { 0.000ns 1.154ns 1.102ns 2.403ns } { 0.000ns 0.272ns 0.228ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.040 ns" { DesReg_ADR[1] Decoder_3_8:Decoder|OutputDecode[6] Decoder_3_8:Decoder|OutputDecode[6]~clkctrl DFF_8:\RegistersGeneration:6:REGn|Q[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.040 ns" { DesReg_ADR[1] {} DesReg_ADR[1]~combout {} Decoder_3_8:Decoder|OutputDecode[6] {} Decoder_3_8:Decoder|OutputDecode[6]~clkctrl {} DFF_8:\RegistersGeneration:6:REGn|Q[3] {} } { 0.000ns 0.000ns 2.055ns 1.792ns 0.692ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.618ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.111 ns" { DFF_8:\RegistersGeneration:6:REGn|Q[3] MUX_8_8:OutputMux1|Mux4~1 MUX_8_8:OutputMux1|Mux4~2 RA_DATA[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.111 ns" { DFF_8:\RegistersGeneration:6:REGn|Q[3] {} MUX_8_8:OutputMux1|Mux4~1 {} MUX_8_8:OutputMux1|Mux4~2 {} RA_DATA[3] {} } { 0.000ns 1.154ns 1.102ns 2.403ns } { 0.000ns 0.272ns 0.228ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RB_ADR\[1\] RB_DATA\[2\] 12.185 ns Longest " "Info: Longest tpd from source pin \"RB_ADR\[1\]\" to destination pin \"RB_DATA\[2\]\" is 12.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns RB_ADR\[1\] 1 PIN PIN_D20 16 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_D20; Fanout = 16; PIN Node = 'RB_ADR\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RB_ADR[1] } "NODE_NAME" } } { "RegisterFileTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.588 ns) + CELL(0.357 ns) 6.802 ns MUX_8_8:OutputMux2\|Mux5~1 2 COMB LCCOMB_X35_Y7_N8 1 " "Info: 2: + IC(5.588 ns) + CELL(0.357 ns) = 6.802 ns; Loc. = LCCOMB_X35_Y7_N8; Fanout = 1; COMB Node = 'MUX_8_8:OutputMux2\|Mux5~1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.945 ns" { RB_ADR[1] MUX_8_8:OutputMux2|Mux5~1 } "NODE_NAME" } } { "MUX_8_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/MUX_8_8.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.053 ns) 7.740 ns MUX_8_8:OutputMux2\|Mux5~2 3 COMB LCCOMB_X35_Y15_N24 1 " "Info: 3: + IC(0.885 ns) + CELL(0.053 ns) = 7.740 ns; Loc. = LCCOMB_X35_Y15_N24; Fanout = 1; COMB Node = 'MUX_8_8:OutputMux2\|Mux5~2'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { MUX_8_8:OutputMux2|Mux5~1 MUX_8_8:OutputMux2|Mux5~2 } "NODE_NAME" } } { "MUX_8_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/MUX_8_8.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.301 ns) + CELL(2.144 ns) 12.185 ns RB_DATA\[2\] 4 PIN PIN_V19 0 " "Info: 4: + IC(2.301 ns) + CELL(2.144 ns) = 12.185 ns; Loc. = PIN_V19; Fanout = 0; PIN Node = 'RB_DATA\[2\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.445 ns" { MUX_8_8:OutputMux2|Mux5~2 RB_DATA[2] } "NODE_NAME" } } { "RegisterFileTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.411 ns ( 27.99 % ) " "Info: Total cell delay = 3.411 ns ( 27.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.774 ns ( 72.01 % ) " "Info: Total interconnect delay = 8.774 ns ( 72.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.185 ns" { RB_ADR[1] MUX_8_8:OutputMux2|Mux5~1 MUX_8_8:OutputMux2|Mux5~2 RB_DATA[2] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.185 ns" { RB_ADR[1] {} RB_ADR[1]~combout {} MUX_8_8:OutputMux2|Mux5~1 {} MUX_8_8:OutputMux2|Mux5~2 {} RB_DATA[2] {} } { 0.000ns 0.000ns 5.588ns 0.885ns 2.301ns } { 0.000ns 0.857ns 0.357ns 0.053ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DFF_8:\\RegistersGeneration:4:REGn\|Q\[3\] DataIN\[3\] DesReg_ADR\[1\] 1.308 ns register " "Info: th for register \"DFF_8:\\RegistersGeneration:4:REGn\|Q\[3\]\" (data pin = \"DataIN\[3\]\", clock pin = \"DesReg_ADR\[1\]\") is 1.308 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DesReg_ADR\[1\] destination 6.184 ns + Longest register " "Info: + Longest clock path from clock \"DesReg_ADR\[1\]\" to destination register is 6.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns DesReg_ADR\[1\] 1 CLK PIN_T22 16 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T22; Fanout = 16; CLK Node = 'DesReg_ADR\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DesReg_ADR[1] } "NODE_NAME" } } { "RegisterFileTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.049 ns) + CELL(0.053 ns) 2.932 ns Decoder_3_8:Decoder\|OutputDecode\[4\] 2 COMB LCCOMB_X25_Y17_N18 1 " "Info: 2: + IC(2.049 ns) + CELL(0.053 ns) = 2.932 ns; Loc. = LCCOMB_X25_Y17_N18; Fanout = 1; COMB Node = 'Decoder_3_8:Decoder\|OutputDecode\[4\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { DesReg_ADR[1] Decoder_3_8:Decoder|OutputDecode[4] } "NODE_NAME" } } { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(0.000 ns) 4.903 ns Decoder_3_8:Decoder\|OutputDecode\[4\]~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.971 ns) + CELL(0.000 ns) = 4.903 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'Decoder_3_8:Decoder\|OutputDecode\[4\]~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { Decoder_3_8:Decoder|OutputDecode[4] Decoder_3_8:Decoder|OutputDecode[4]~clkctrl } "NODE_NAME" } } { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 6.184 ns DFF_8:\\RegistersGeneration:4:REGn\|Q\[3\] 4 REG LCFF_X35_Y7_N13 2 " "Info: 4: + IC(0.663 ns) + CELL(0.618 ns) = 6.184 ns; Loc. = LCFF_X35_Y7_N13; Fanout = 2; REG Node = 'DFF_8:\\RegistersGeneration:4:REGn\|Q\[3\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { Decoder_3_8:Decoder|OutputDecode[4]~clkctrl DFF_8:\RegistersGeneration:4:REGn|Q[3] } "NODE_NAME" } } { "DFF_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/DFF_8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 24.27 % ) " "Info: Total cell delay = 1.501 ns ( 24.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.683 ns ( 75.73 % ) " "Info: Total interconnect delay = 4.683 ns ( 75.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.184 ns" { DesReg_ADR[1] Decoder_3_8:Decoder|OutputDecode[4] Decoder_3_8:Decoder|OutputDecode[4]~clkctrl DFF_8:\RegistersGeneration:4:REGn|Q[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.184 ns" { DesReg_ADR[1] {} DesReg_ADR[1]~combout {} Decoder_3_8:Decoder|OutputDecode[4] {} Decoder_3_8:Decoder|OutputDecode[4]~clkctrl {} DFF_8:\RegistersGeneration:4:REGn|Q[3] {} } { 0.000ns 0.000ns 2.049ns 1.971ns 0.663ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "DFF_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/DFF_8.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.025 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns DataIN\[3\] 1 PIN PIN_R4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 8; PIN Node = 'DataIN\[3\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataIN[3] } "NODE_NAME" } } { "RegisterFileTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.906 ns) + CELL(0.309 ns) 5.025 ns DFF_8:\\RegistersGeneration:4:REGn\|Q\[3\] 2 REG LCFF_X35_Y7_N13 2 " "Info: 2: + IC(3.906 ns) + CELL(0.309 ns) = 5.025 ns; Loc. = LCFF_X35_Y7_N13; Fanout = 2; REG Node = 'DFF_8:\\RegistersGeneration:4:REGn\|Q\[3\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.215 ns" { DataIN[3] DFF_8:\RegistersGeneration:4:REGn|Q[3] } "NODE_NAME" } } { "DFF_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/DFF_8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.119 ns ( 22.27 % ) " "Info: Total cell delay = 1.119 ns ( 22.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.906 ns ( 77.73 % ) " "Info: Total interconnect delay = 3.906 ns ( 77.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { DataIN[3] DFF_8:\RegistersGeneration:4:REGn|Q[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { DataIN[3] {} DataIN[3]~combout {} DFF_8:\RegistersGeneration:4:REGn|Q[3] {} } { 0.000ns 0.000ns 3.906ns } { 0.000ns 0.810ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.184 ns" { DesReg_ADR[1] Decoder_3_8:Decoder|OutputDecode[4] Decoder_3_8:Decoder|OutputDecode[4]~clkctrl DFF_8:\RegistersGeneration:4:REGn|Q[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.184 ns" { DesReg_ADR[1] {} DesReg_ADR[1]~combout {} Decoder_3_8:Decoder|OutputDecode[4] {} Decoder_3_8:Decoder|OutputDecode[4]~clkctrl {} DFF_8:\RegistersGeneration:4:REGn|Q[3] {} } { 0.000ns 0.000ns 2.049ns 1.971ns 0.663ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.618ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { DataIN[3] DFF_8:\RegistersGeneration:4:REGn|Q[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { DataIN[3] {} DataIN[3]~combout {} DFF_8:\RegistersGeneration:4:REGn|Q[3] {} } { 0.000ns 0.000ns 3.906ns } { 0.000ns 0.810ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 22:18:48 2019 " "Info: Processing ended: Sat Nov 02 22:18:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
