module winker(clk, rst, in1, in2, out1, out2)

input clk, rst, in1, in2;
output reg out1, out2;

always@(*)
begin
	if(rst)
		begin
			if(in1)
			