#-----------------------------------------------------------
# PlanAhead v13.2 (64-bit)
# Build 131561 by hdbuild on Thu Jun 16 17:14:12 PDT 2011
# Start of session at: Sun May 25 12:21:10 2014
# Process ID: 2328
# Log file: D:/Xilinx/workshop/cpu_32_board/planAhead_run_1/planAhead.log
# Journal file: D:/Xilinx/workshop/cpu_32_board/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -1060 day(s)
INFO: [ArchReader-0] Loading parts and site information from D:\Xilinx\ISE_DS\PlanAhead\parts\arch.xml
Parsing RTL primitives file [D:\Xilinx\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [D:\Xilinx\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
source D:/Xilinx/workshop/cpu_32_board/pa.fromNetlist.tcl
# create_project -name cpu_32_board -dir "D:/Xilinx/workshop/cpu_32_board/planAhead_run_1" -part xc6slx16csg324-3
Parsing template File [D:\Xilinx\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [D:\Xilinx\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Parsing template File [D:\Xilinx\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [D:\Xilinx\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Parsing template File [D:\Xilinx\ISE_DS\ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [D:\Xilinx\ISE_DS\ISE\data\projnav\templates\ucf.xml].
ERROR: 'rdi::source' was cancelled
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
