initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                        0 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                        0 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 0
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f73bee00000,4000
launching memcpy command : MemcpyHtoD,0x00007f73bee02000,76000
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-1-ctx_0x55a9bd6bce90.traceg.xz
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 1
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 16
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f73dd000000
-local mem base_addr = 0x00007f73db000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-1-ctx_0x55a9bd6bce90.traceg.xz
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 9118
gpu_sim_insn = 209400
gpu_ipc =      22.9656
gpu_tot_sim_cycle = 9118
gpu_tot_sim_insn = 209400
gpu_tot_ipc =      22.9656
gpu_tot_issued_cta = 5
gpu_occupancy = 16.4256% 
gpu_tot_occupancy = 16.4256% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1033
partiton_level_parallism_total  =       0.1033
partiton_level_parallism_util =       2.6313
partiton_level_parallism_util_total  =       2.6313
L2_BW  =       3.7424 GB/Sec
L2_BW_total  =       3.7424 GB/Sec
gpu_total_sim_rate=209400

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[1]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 32
	L1D_cache_core[2]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 37
	L1D_cache_core[3]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1110
	L1D_total_cache_misses = 914
	L1D_total_cache_miss_rate = 0.8234
	L1D_total_cache_pending_hits = 168
	L1D_total_cache_reservation_fails = 131
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 48
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 83
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
186, 185, 185, 185, 185, 185, 185, 185, 
gpgpu_n_tot_thrd_icount = 234848
gpgpu_n_tot_w_icount = 7339
gpgpu_n_stall_shd_mem = 195
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 786
gpgpu_n_mem_write_global = 156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6120
gpgpu_n_store_insn = 1000
gpgpu_n_shmem_insn = 30520
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 195
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2007	W0_Idle:14391	W0_Scoreboard:58347	W1:0	W2:0	W3:0	W4:0	W5:10	W6:0	W7:0	W8:0	W9:0	W10:0	W11:2	W12:0	W13:0	W14:0	W15:0	W16:17	W17:13	W18:13	W19:13	W20:13	W21:5	W22:0	W23:0	W24:0	W25:0	W26:0	W27:185	W28:91	W29:91	W30:91	W31:91	W32:6008
single_issue_nums: WS0:1843	WS1:1832	WS2:1832	WS3:1832	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6288 {8:786,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6240 {40:156,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31440 {40:786,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1248 {8:156,}
maxmflatency = 532 
max_icnt2mem_latency = 70 
maxmrqlatency = 9 
max_icnt2sh_latency = 17 
averagemflatency = 502 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 3 
mrq_lat_table:680 	17 	50 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	129 	722 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	909 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	759 	139 	42 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5571      6833         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6833      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6828      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6216      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6194      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6173      6850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5558      6209         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6200      5563         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5566      5563         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5573      5567         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5561      6837         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5580      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5559      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5580      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5566      6171         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5563      6202         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 36.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 40.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 24.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 750/32 = 23.437500
number of bytes read:
dram[0]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       416      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       672         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       768       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       896       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1152       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1024       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       896       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       768       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1280      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       768       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       640      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       768       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 24000
Bmin_bank_accesses = 0!
chip skew: 2816/768 = 3.67
number of bytes accessed:
dram[0]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       416      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       672         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       768       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       896       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1152       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1024       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       896       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       768       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1280      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       768       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       640      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       768       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 24000
min_bank_accesses = 0!
chip skew: 2816/768 = 3.67
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         17        17    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         21        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         18        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         18        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         15        17    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         19        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         19        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         16        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         16        25    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         18        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         15        17    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         19        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         17        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         20        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         20        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         16        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        514       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        507       516         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        515       510         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        513       518         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        510       518         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        510       516         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        511       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        508       510         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        517       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        532       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        521       509         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        523       518         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        520       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        520       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        515       509         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40371 n_nop=40345 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002378
n_activity=312 dram_eff=0.3077
bk0: 16a 40320i bk1: 8a 40312i bk2: 0a 40370i bk3: 0a 40370i bk4: 0a 40370i bk5: 0a 40371i bk6: 0a 40371i bk7: 0a 40371i bk8: 0a 40371i bk9: 0a 40371i bk10: 0a 40371i bk11: 0a 40371i bk12: 0a 40371i bk13: 0a 40371i bk14: 0a 40371i bk15: 0a 40372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007463
Bank_Level_Parallism_Col = 1.007576
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007576 

BW Util details:
bwutil = 0.002378 
total_CMD = 40371 
util_bw = 96 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 40201 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40371 
n_nop = 40345 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000594 
Either_Row_CoL_Bus_Util = 0.000644 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00426048
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40371 n_nop=40316 n_act=2 n_pre=0 n_ref_event=0 n_req=53 n_rd=53 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005251
n_activity=624 dram_eff=0.3397
bk0: 13a 40326i bk1: 40a 40264i bk2: 0a 40369i bk3: 0a 40370i bk4: 0a 40370i bk5: 0a 40370i bk6: 0a 40370i bk7: 0a 40371i bk8: 0a 40371i bk9: 0a 40371i bk10: 0a 40371i bk11: 0a 40372i bk12: 0a 40372i bk13: 0a 40372i bk14: 0a 40372i bk15: 0a 40372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962264
Row_Buffer_Locality_read = 0.962264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.035354
Bank_Level_Parallism_Col = 1.030457
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.030457 

BW Util details:
bwutil = 0.005251 
total_CMD = 40371 
util_bw = 212 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 40062 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40371 
n_nop = 40316 
Read = 53 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 53 
total_req = 53 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 53 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.001313 
Either_Row_CoL_Bus_Util = 0.001362 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000272473
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40371 n_nop=40332 n_act=2 n_pre=0 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003666
n_activity=476 dram_eff=0.3109
bk0: 16a 40321i bk1: 21a 40307i bk2: 0a 40369i bk3: 0a 40370i bk4: 0a 40370i bk5: 0a 40370i bk6: 0a 40370i bk7: 0a 40371i bk8: 0a 40371i bk9: 0a 40371i bk10: 0a 40371i bk11: 0a 40372i bk12: 0a 40372i bk13: 0a 40372i bk14: 0a 40372i bk15: 0a 40372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945946
Row_Buffer_Locality_read = 0.945946
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003666 
total_CMD = 40371 
util_bw = 148 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 40135 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40371 
n_nop = 40332 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 37 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000916 
Either_Row_CoL_Bus_Util = 0.000966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00163484
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40371 n_nop=40321 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004756
n_activity=546 dram_eff=0.3516
bk0: 24a 40297i bk1: 24a 40287i bk2: 0a 40369i bk3: 0a 40370i bk4: 0a 40371i bk5: 0a 40371i bk6: 0a 40371i bk7: 0a 40371i bk8: 0a 40371i bk9: 0a 40371i bk10: 0a 40371i bk11: 0a 40371i bk12: 0a 40371i bk13: 0a 40371i bk14: 0a 40372i bk15: 0a 40372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014851
Bank_Level_Parallism_Col = 1.015000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015000 

BW Util details:
bwutil = 0.004756 
total_CMD = 40371 
util_bw = 192 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 40079 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40371 
n_nop = 40321 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.001189 
Either_Row_CoL_Bus_Util = 0.001239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00205593
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40371 n_nop=40333 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003567
n_activity=521 dram_eff=0.2764
bk0: 16a 40313i bk1: 20a 40324i bk2: 0a 40369i bk3: 0a 40370i bk4: 0a 40370i bk5: 0a 40370i bk6: 0a 40370i bk7: 0a 40370i bk8: 0a 40371i bk9: 0a 40371i bk10: 0a 40372i bk11: 0a 40372i bk12: 0a 40372i bk13: 0a 40372i bk14: 0a 40372i bk15: 0a 40372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003567 
total_CMD = 40371 
util_bw = 144 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 40143 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40371 
n_nop = 40333 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.000941 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000222932
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40371 n_nop=40313 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005549
n_activity=597 dram_eff=0.3752
bk0: 28a 40301i bk1: 28a 40270i bk2: 0a 40370i bk3: 0a 40370i bk4: 0a 40370i bk5: 0a 40370i bk6: 0a 40370i bk7: 0a 40371i bk8: 0a 40371i bk9: 0a 40371i bk10: 0a 40371i bk11: 0a 40371i bk12: 0a 40371i bk13: 0a 40372i bk14: 0a 40372i bk15: 0a 40372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005549 
total_CMD = 40371 
util_bw = 224 
Wasted_Col = 113 
Wasted_Row = 0 
Idle = 40034 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40371 
n_nop = 40313 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.001387 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00326967
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40371 n_nop=40333 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003567
n_activity=416 dram_eff=0.3462
bk0: 20a 40301i bk1: 16a 40304i bk2: 0a 40370i bk3: 0a 40370i bk4: 0a 40370i bk5: 0a 40371i bk6: 0a 40371i bk7: 0a 40371i bk8: 0a 40371i bk9: 0a 40371i bk10: 0a 40371i bk11: 0a 40371i bk12: 0a 40371i bk13: 0a 40371i bk14: 0a 40371i bk15: 0a 40372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005780
Bank_Level_Parallism_Col = 1.005848
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005848 

BW Util details:
bwutil = 0.003567 
total_CMD = 40371 
util_bw = 144 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 40140 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40371 
n_nop = 40333 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.000941 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00431002
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40371 n_nop=40325 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00436
n_activity=507 dram_eff=0.3471
bk0: 16a 40312i bk1: 28a 40307i bk2: 0a 40369i bk3: 0a 40370i bk4: 0a 40370i bk5: 0a 40370i bk6: 0a 40371i bk7: 0a 40371i bk8: 0a 40371i bk9: 0a 40371i bk10: 0a 40371i bk11: 0a 40371i bk12: 0a 40372i bk13: 0a 40372i bk14: 0a 40372i bk15: 0a 40372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004360 
total_CMD = 40371 
util_bw = 176 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 40103 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40371 
n_nop = 40325 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.001090 
Either_Row_CoL_Bus_Util = 0.001139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.9081e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40371 n_nop=40325 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00436
n_activity=489 dram_eff=0.3599
bk0: 36a 40283i bk1: 8a 40322i bk2: 0a 40369i bk3: 0a 40371i bk4: 0a 40371i bk5: 0a 40371i bk6: 0a 40371i bk7: 0a 40371i bk8: 0a 40371i bk9: 0a 40371i bk10: 0a 40371i bk11: 0a 40371i bk12: 0a 40371i bk13: 0a 40371i bk14: 0a 40371i bk15: 0a 40372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.214765
Bank_Level_Parallism_Col = 1.209459
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.209459 

BW Util details:
bwutil = 0.004360 
total_CMD = 40371 
util_bw = 176 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 40131 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40371 
n_nop = 40325 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.001090 
Either_Row_CoL_Bus_Util = 0.001139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00322013
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40371 n_nop=40309 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005945
n_activity=564 dram_eff=0.4255
bk0: 32a 40270i bk1: 28a 40303i bk2: 0a 40369i bk3: 0a 40371i bk4: 0a 40371i bk5: 0a 40371i bk6: 0a 40371i bk7: 0a 40371i bk8: 0a 40371i bk9: 0a 40371i bk10: 0a 40371i bk11: 0a 40371i bk12: 0a 40371i bk13: 0a 40371i bk14: 0a 40371i bk15: 0a 40372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055556
Bank_Level_Parallism_Col = 1.056075
Bank_Level_Parallism_Ready = 1.016667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056075 

BW Util details:
bwutil = 0.005945 
total_CMD = 40371 
util_bw = 240 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 40033 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40371 
n_nop = 40309 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 60 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.001486 
Either_Row_CoL_Bus_Util = 0.001536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000173392
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40371 n_nop=40317 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005152
n_activity=520 dram_eff=0.4
bk0: 28a 40260i bk1: 24a 40293i bk2: 0a 40370i bk3: 0a 40370i bk4: 0a 40370i bk5: 0a 40370i bk6: 0a 40370i bk7: 0a 40370i bk8: 0a 40370i bk9: 0a 40371i bk10: 0a 40371i bk11: 0a 40372i bk12: 0a 40372i bk13: 0a 40372i bk14: 0a 40372i bk15: 0a 40372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004149
Bank_Level_Parallism_Col = 1.004184
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004184 

BW Util details:
bwutil = 0.005152 
total_CMD = 40371 
util_bw = 208 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 40048 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40371 
n_nop = 40317 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.001288 
Either_Row_CoL_Bus_Util = 0.001338 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00393847
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40371 n_nop=40337 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003171
n_activity=447 dram_eff=0.2864
bk0: 24a 40312i bk1: 8a 40326i bk2: 0a 40369i bk3: 0a 40370i bk4: 0a 40370i bk5: 0a 40370i bk6: 0a 40371i bk7: 0a 40371i bk8: 0a 40371i bk9: 0a 40371i bk10: 0a 40371i bk11: 0a 40371i bk12: 0a 40372i bk13: 0a 40372i bk14: 0a 40372i bk15: 0a 40372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003171 
total_CMD = 40371 
util_bw = 128 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 40161 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40371 
n_nop = 40337 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000793 
Either_Row_CoL_Bus_Util = 0.000842 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0015853
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40371 n_nop=40281 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008719
n_activity=816 dram_eff=0.4314
bk0: 40a 40219i bk1: 48a 40209i bk2: 0a 40371i bk3: 0a 40371i bk4: 0a 40371i bk5: 0a 40371i bk6: 0a 40371i bk7: 0a 40371i bk8: 0a 40371i bk9: 0a 40371i bk10: 0a 40371i bk11: 0a 40371i bk12: 0a 40371i bk13: 0a 40371i bk14: 0a 40371i bk15: 0a 40371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.276191
Bank_Level_Parallism_Col = 1.273885
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.273885 

BW Util details:
bwutil = 0.008719 
total_CMD = 40371 
util_bw = 352 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 39917 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40371 
n_nop = 40281 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.002180 
Either_Row_CoL_Bus_Util = 0.002229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00879344
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40371 n_nop=40321 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004756
n_activity=529 dram_eff=0.3629
bk0: 24a 40303i bk1: 24a 40271i bk2: 0a 40371i bk3: 0a 40371i bk4: 0a 40371i bk5: 0a 40371i bk6: 0a 40371i bk7: 0a 40371i bk8: 0a 40371i bk9: 0a 40371i bk10: 0a 40371i bk11: 0a 40371i bk12: 0a 40371i bk13: 0a 40371i bk14: 0a 40371i bk15: 0a 40371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.186813
Bank_Level_Parallism_Col = 1.143646
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.143646 

BW Util details:
bwutil = 0.004756 
total_CMD = 40371 
util_bw = 192 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 40103 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40371 
n_nop = 40321 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.001189 
Either_Row_CoL_Bus_Util = 0.001239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00336875
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40371 n_nop=40313 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005549
n_activity=686 dram_eff=0.3265
bk0: 20a 40324i bk1: 36a 40280i bk2: 0a 40370i bk3: 0a 40370i bk4: 0a 40370i bk5: 0a 40371i bk6: 0a 40371i bk7: 0a 40371i bk8: 0a 40371i bk9: 0a 40371i bk10: 0a 40371i bk11: 0a 40371i bk12: 0a 40371i bk13: 0a 40371i bk14: 0a 40371i bk15: 0a 40372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005549 
total_CMD = 40371 
util_bw = 224 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 40044 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40371 
n_nop = 40313 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.001387 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00128805
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40371 n_nop=40333 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003567
n_activity=459 dram_eff=0.3137
bk0: 24a 40285i bk1: 12a 40326i bk2: 0a 40370i bk3: 0a 40370i bk4: 0a 40370i bk5: 0a 40370i bk6: 0a 40370i bk7: 0a 40370i bk8: 0a 40370i bk9: 0a 40371i bk10: 0a 40371i bk11: 0a 40372i bk12: 0a 40372i bk13: 0a 40372i bk14: 0a 40372i bk15: 0a 40372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018182
Bank_Level_Parallism_Col = 1.018405
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018405 

BW Util details:
bwutil = 0.003567 
total_CMD = 40371 
util_bw = 144 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 40137 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40371 
n_nop = 40333 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.000941 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00180823

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 15, Miss = 12, Miss_rate = 0.800, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 41, Miss = 37, Miss_rate = 0.902, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 15, Miss = 13, Miss_rate = 0.867, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 34, Miss = 32, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 31, Miss = 28, Miss_rate = 0.903, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 33, Miss = 32, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 38, Miss = 36, Miss_rate = 0.947, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 41, Miss = 36, Miss_rate = 0.878, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 29, Miss = 28, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 30, Miss = 28, Miss_rate = 0.933, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 26, Miss = 24, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 33, Miss = 32, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 37, Miss = 36, Miss_rate = 0.973, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 50, Miss = 44, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 41, Miss = 40, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 23, Miss = 20, Miss_rate = 0.870, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 21, Miss = 20, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 60, Miss = 56, Miss_rate = 0.933, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 33, Miss = 32, Miss_rate = 0.970, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 22, Miss = 20, Miss_rate = 0.909, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 40, Miss = 36, Miss_rate = 0.900, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 39, Miss = 36, Miss_rate = 0.923, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 31, Miss = 29, Miss_rate = 0.935, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 942
L2_total_cache_misses = 875
L2_total_cache_miss_rate = 0.9289
L2_total_cache_pending_hits = 36
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 786
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=942
icnt_total_pkts_simt_to_mem=942
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 942
Req_Network_cycles = 9118
Req_Network_injected_packets_per_cycle =       0.1033 
Req_Network_conflicts_per_cycle =       0.0068
Req_Network_conflicts_per_cycle_util =       0.1732
Req_Bank_Level_Parallism =       2.6313
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0018
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0032

Reply_Network_injected_packets_num = 942
Reply_Network_cycles = 9118
Reply_Network_injected_packets_per_cycle =        0.1033
Reply_Network_conflicts_per_cycle =        0.0431
Reply_Network_conflicts_per_cycle_util =       1.0536
Reply_Bank_Level_Parallism =       2.5255
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0033
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0022
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 209400 (inst/sec)
gpgpu_simulation_rate = 9118 (cycle/sec)
gpgpu_silicon_slowdown = 124150x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-2-ctx_0x55a9bd6bce90.traceg.xz
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 2
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 16
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f73dd000000
-local mem base_addr = 0x00007f73db000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-2-ctx_0x55a9bd6bce90.traceg.xz
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 8864
gpu_sim_insn = 209400
gpu_ipc =      23.6236
gpu_tot_sim_cycle = 17982
gpu_tot_sim_insn = 418800
gpu_tot_ipc =      23.2900
gpu_tot_issued_cta = 10
gpu_occupancy = 16.4075% 
gpu_tot_occupancy = 16.4168% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1063
partiton_level_parallism_total  =       0.1048
partiton_level_parallism_util =       2.6914
partiton_level_parallism_util_total  =       2.6610
L2_BW  =       3.8496 GB/Sec
L2_BW_total  =       3.7952 GB/Sec
gpu_total_sim_rate=209400

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[1]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 32
	L1D_cache_core[2]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 37
	L1D_cache_core[3]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[6]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 33
	L1D_cache_core[7]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[8]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 33
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2220
	L1D_total_cache_misses = 1828
	L1D_total_cache_miss_rate = 0.8234
	L1D_total_cache_pending_hits = 336
	L1D_total_cache_reservation_fails = 262
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.040
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 336
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 72
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 312

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 98
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 164
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
186, 185, 185, 185, 185, 185, 185, 185, 
gpgpu_n_tot_thrd_icount = 469696
gpgpu_n_tot_w_icount = 14678
gpgpu_n_stall_shd_mem = 390
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1572
gpgpu_n_mem_write_global = 312
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12240
gpgpu_n_store_insn = 2000
gpgpu_n_shmem_insn = 61040
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 390
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4190	W0_Idle:28165	W0_Scoreboard:112027	W1:0	W2:0	W3:0	W4:0	W5:20	W6:0	W7:0	W8:0	W9:0	W10:0	W11:4	W12:0	W13:0	W14:0	W15:0	W16:34	W17:26	W18:26	W19:26	W20:26	W21:10	W22:0	W23:0	W24:0	W25:0	W26:0	W27:370	W28:182	W29:182	W30:182	W31:182	W32:12016
single_issue_nums: WS0:3686	WS1:3664	WS2:3664	WS3:3664	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12576 {8:1572,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12480 {40:312,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62880 {40:1572,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2496 {8:312,}
maxmflatency = 532 
max_icnt2mem_latency = 74 
maxmrqlatency = 9 
max_icnt2sh_latency = 17 
averagemflatency = 456 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 3 
mrq_lat_table:1294 	25 	53 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	385 	1342 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1809 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1580 	252 	50 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5571      6833         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6833      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6828      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6216      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6194      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6173      6850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5558      6209         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6200      5563         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5566      5563         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5573      5567         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5561      6837         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5580      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5559      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5580      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5566      6171         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5563      6202         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 44.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 32.000000 88.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 48.000000 41.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 20.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 52.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 56.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 40.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 44.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 72.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 60.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 40.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 54.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1375/32 = 42.968750
number of bytes read:
dram[0]:      1408       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1024      2816         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1536      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1280      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       640      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1664      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1024       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       640      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1792       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1280      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1152      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1408      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2304      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1920      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1280      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1728       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 44000
Bmin_bank_accesses = 0!
chip skew: 4224/1920 = 2.20
number of bytes accessed:
dram[0]:      1408       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1024      2816         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1536      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1280      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       640      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1664      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1024       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       640      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1792       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1280      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1152      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1408      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2304      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1920      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1280      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1728       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 44000
min_bank_accesses = 0!
chip skew: 4224/1920 = 2.20
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         17        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         20        17    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         16        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         19        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         15        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         19        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         19        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         16        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         18        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         21        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         19        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         19        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         17        17    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         19        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         21        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         18        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        517       514         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        521       516         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        519       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        513       518         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        514       518         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       516         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        511       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        508       522         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        517       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        532       529         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        521       509         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        523       518         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       517         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        520       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        520       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        516       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79621 n_nop=79547 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003617
n_activity=846 dram_eff=0.3404
bk0: 44a 79528i bk1: 28a 79520i bk2: 0a 79620i bk3: 0a 79620i bk4: 0a 79620i bk5: 0a 79621i bk6: 0a 79621i bk7: 0a 79621i bk8: 0a 79621i bk9: 0a 79621i bk10: 0a 79621i bk11: 0a 79621i bk12: 0a 79621i bk13: 0a 79621i bk14: 0a 79621i bk15: 0a 79622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038911
Bank_Level_Parallism_Col = 1.039216
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039216 

BW Util details:
bwutil = 0.003617 
total_CMD = 79621 
util_bw = 288 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 79225 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79621 
n_nop = 79547 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000904 
Either_Row_CoL_Bus_Util = 0.000929 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00218535
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79621 n_nop=79499 n_act=2 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006029
n_activity=1271 dram_eff=0.3777
bk0: 32a 79547i bk1: 88a 79429i bk2: 0a 79619i bk3: 0a 79620i bk4: 0a 79620i bk5: 0a 79620i bk6: 0a 79620i bk7: 0a 79621i bk8: 0a 79621i bk9: 0a 79621i bk10: 0a 79621i bk11: 0a 79622i bk12: 0a 79622i bk13: 0a 79622i bk14: 0a 79622i bk15: 0a 79622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018470
Bank_Level_Parallism_Col = 1.015873
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015873 

BW Util details:
bwutil = 0.006029 
total_CMD = 79621 
util_bw = 480 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 78978 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 126 
rwq = 0 
CCDLc_limit_alone = 126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79621 
n_nop = 79499 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 120 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001507 
Either_Row_CoL_Bus_Util = 0.001532 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000866606
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79621 n_nop=79530 n_act=2 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004471
n_activity=961 dram_eff=0.3704
bk0: 48a 79478i bk1: 41a 79513i bk2: 0a 79619i bk3: 0a 79620i bk4: 0a 79620i bk5: 0a 79620i bk6: 0a 79620i bk7: 0a 79621i bk8: 0a 79621i bk9: 0a 79621i bk10: 0a 79621i bk11: 0a 79622i bk12: 0a 79622i bk13: 0a 79622i bk14: 0a 79622i bk15: 0a 79622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.039877
Bank_Level_Parallism_Col = 1.040123
Bank_Level_Parallism_Ready = 1.011236
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.040123 

BW Util details:
bwutil = 0.004471 
total_CMD = 79621 
util_bw = 356 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 79125 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79621 
n_nop = 79530 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 89 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001118 
Either_Row_CoL_Bus_Util = 0.001143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133131
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79621 n_nop=79539 n_act=2 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004019
n_activity=954 dram_eff=0.3354
bk0: 40a 79532i bk1: 40a 79516i bk2: 0a 79619i bk3: 0a 79620i bk4: 0a 79621i bk5: 0a 79621i bk6: 0a 79621i bk7: 0a 79621i bk8: 0a 79621i bk9: 0a 79621i bk10: 0a 79621i bk11: 0a 79621i bk12: 0a 79621i bk13: 0a 79621i bk14: 0a 79622i bk15: 0a 79622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011111
Bank_Level_Parallism_Col = 1.011194
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011194 

BW Util details:
bwutil = 0.004019 
total_CMD = 79621 
util_bw = 320 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 79173 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79621 
n_nop = 79539 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 80 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00104244
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79621 n_nop=79559 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003014
n_activity=783 dram_eff=0.3065
bk0: 20a 79554i bk1: 40a 79537i bk2: 0a 79619i bk3: 0a 79620i bk4: 0a 79620i bk5: 0a 79620i bk6: 0a 79620i bk7: 0a 79620i bk8: 0a 79621i bk9: 0a 79621i bk10: 0a 79622i bk11: 0a 79622i bk12: 0a 79622i bk13: 0a 79622i bk14: 0a 79622i bk15: 0a 79622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003014 
total_CMD = 79621 
util_bw = 240 
Wasted_Col = 113 
Wasted_Row = 0 
Idle = 79268 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79621 
n_nop = 79559 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 60 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000754 
Either_Row_CoL_Bus_Util = 0.000779 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000113036
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79621 n_nop=79507 n_act=2 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005627
n_activity=1168 dram_eff=0.3836
bk0: 52a 79503i bk1: 60a 79447i bk2: 0a 79620i bk3: 0a 79620i bk4: 0a 79620i bk5: 0a 79620i bk6: 0a 79620i bk7: 0a 79621i bk8: 0a 79621i bk9: 0a 79621i bk10: 0a 79621i bk11: 0a 79621i bk12: 0a 79621i bk13: 0a 79622i bk14: 0a 79622i bk15: 0a 79622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007463
Bank_Level_Parallism_Col = 1.007500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007500 

BW Util details:
bwutil = 0.005627 
total_CMD = 79621 
util_bw = 448 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 78999 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79621 
n_nop = 79507 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 112 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001407 
Either_Row_CoL_Bus_Util = 0.001432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00195928
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79621 n_nop=79559 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003014
n_activity=681 dram_eff=0.3524
bk0: 32a 79509i bk1: 28a 79541i bk2: 0a 79620i bk3: 0a 79620i bk4: 0a 79620i bk5: 0a 79621i bk6: 0a 79621i bk7: 0a 79621i bk8: 0a 79621i bk9: 0a 79621i bk10: 0a 79621i bk11: 0a 79621i bk12: 0a 79621i bk13: 0a 79621i bk14: 0a 79621i bk15: 0a 79622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003968
Bank_Level_Parallism_Col = 1.004000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004000 

BW Util details:
bwutil = 0.003014 
total_CMD = 79621 
util_bw = 240 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 79264 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79621 
n_nop = 79559 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 60 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000754 
Either_Row_CoL_Bus_Util = 0.000779 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00295148
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79621 n_nop=79539 n_act=2 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004019
n_activity=916 dram_eff=0.3493
bk0: 20a 79557i bk1: 60a 79497i bk2: 0a 79619i bk3: 0a 79620i bk4: 0a 79620i bk5: 0a 79620i bk6: 0a 79621i bk7: 0a 79621i bk8: 0a 79621i bk9: 0a 79621i bk10: 0a 79621i bk11: 0a 79621i bk12: 0a 79622i bk13: 0a 79622i bk14: 0a 79622i bk15: 0a 79622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004019 
total_CMD = 79621 
util_bw = 320 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 79169 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79621 
n_nop = 79539 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 80 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.27975e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79621 n_nop=79551 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003416
n_activity=808 dram_eff=0.3366
bk0: 56a 79512i bk1: 12a 79567i bk2: 0a 79619i bk3: 0a 79621i bk4: 0a 79621i bk5: 0a 79621i bk6: 0a 79621i bk7: 0a 79621i bk8: 0a 79621i bk9: 0a 79621i bk10: 0a 79621i bk11: 0a 79621i bk12: 0a 79621i bk13: 0a 79621i bk14: 0a 79621i bk15: 0a 79622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160804
Bank_Level_Parallism_Col = 1.156566
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156566 

BW Util details:
bwutil = 0.003416 
total_CMD = 79621 
util_bw = 272 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 79265 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79621 
n_nop = 79551 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000854 
Either_Row_CoL_Bus_Util = 0.000879 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00163274
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79621 n_nop=79535 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00422
n_activity=825 dram_eff=0.4073
bk0: 40a 79503i bk1: 44a 79532i bk2: 0a 79619i bk3: 0a 79621i bk4: 0a 79621i bk5: 0a 79621i bk6: 0a 79621i bk7: 0a 79621i bk8: 0a 79621i bk9: 0a 79621i bk10: 0a 79621i bk11: 0a 79621i bk12: 0a 79621i bk13: 0a 79621i bk14: 0a 79621i bk15: 0a 79622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.043165
Bank_Level_Parallism_Col = 1.043478
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043478 

BW Util details:
bwutil = 0.004220 
total_CMD = 79621 
util_bw = 336 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 79161 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79621 
n_nop = 79535 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001055 
Either_Row_CoL_Bus_Util = 0.001080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.79165e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79621 n_nop=79551 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003416
n_activity=711 dram_eff=0.3826
bk0: 36a 79503i bk1: 32a 79523i bk2: 0a 79620i bk3: 0a 79620i bk4: 0a 79620i bk5: 0a 79620i bk6: 0a 79620i bk7: 0a 79620i bk8: 0a 79620i bk9: 0a 79621i bk10: 0a 79621i bk11: 0a 79622i bk12: 0a 79622i bk13: 0a 79622i bk14: 0a 79622i bk15: 0a 79622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003521
Bank_Level_Parallism_Col = 1.003546
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003546 

BW Util details:
bwutil = 0.003416 
total_CMD = 79621 
util_bw = 272 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 79217 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79621 
n_nop = 79551 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000854 
Either_Row_CoL_Bus_Util = 0.000879 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00199696
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79621 n_nop=79539 n_act=2 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004019
n_activity=905 dram_eff=0.3536
bk0: 44a 79512i bk1: 36a 79522i bk2: 0a 79619i bk3: 0a 79620i bk4: 0a 79620i bk5: 0a 79620i bk6: 0a 79621i bk7: 0a 79621i bk8: 0a 79621i bk9: 0a 79621i bk10: 0a 79621i bk11: 0a 79621i bk12: 0a 79622i bk13: 0a 79622i bk14: 0a 79622i bk15: 0a 79622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014134
Bank_Level_Parallism_Col = 1.014235
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014235 

BW Util details:
bwutil = 0.004019 
total_CMD = 79621 
util_bw = 320 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 79171 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79621 
n_nop = 79539 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 80 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0014569
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79621 n_nop=79487 n_act=2 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006631
n_activity=1221 dram_eff=0.4324
bk0: 72a 79406i bk1: 60a 79438i bk2: 0a 79621i bk3: 0a 79621i bk4: 0a 79621i bk5: 0a 79621i bk6: 0a 79621i bk7: 0a 79621i bk8: 0a 79621i bk9: 0a 79621i bk10: 0a 79621i bk11: 0a 79621i bk12: 0a 79621i bk13: 0a 79621i bk14: 0a 79621i bk15: 0a 79621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984848
Row_Buffer_Locality_read = 0.984848
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196388
Bank_Level_Parallism_Col = 1.194570
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.194570 

BW Util details:
bwutil = 0.006631 
total_CMD = 79621 
util_bw = 528 
Wasted_Col = 151 
Wasted_Row = 0 
Idle = 78942 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 127 
rwq = 0 
CCDLc_limit_alone = 127 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79621 
n_nop = 79487 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 132 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001658 
Either_Row_CoL_Bus_Util = 0.001683 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00453398
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79621 n_nop=79527 n_act=2 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004622
n_activity=1042 dram_eff=0.3532
bk0: 60a 79502i bk1: 32a 79516i bk2: 0a 79621i bk3: 0a 79621i bk4: 0a 79621i bk5: 0a 79621i bk6: 0a 79621i bk7: 0a 79621i bk8: 0a 79621i bk9: 0a 79621i bk10: 0a 79621i bk11: 0a 79621i bk12: 0a 79621i bk13: 0a 79621i bk14: 0a 79621i bk15: 0a 79621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.120567
Bank_Level_Parallism_Col = 1.092527
Bank_Level_Parallism_Ready = 1.010870
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092527 

BW Util details:
bwutil = 0.004622 
total_CMD = 79621 
util_bw = 368 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 79137 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79621 
n_nop = 79527 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 92 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001155 
Either_Row_CoL_Bus_Util = 0.001181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00170809
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79621 n_nop=79519 n_act=2 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005024
n_activity=1219 dram_eff=0.3281
bk0: 40a 79541i bk1: 60a 79491i bk2: 0a 79620i bk3: 0a 79620i bk4: 0a 79620i bk5: 0a 79621i bk6: 0a 79621i bk7: 0a 79621i bk8: 0a 79621i bk9: 0a 79621i bk10: 0a 79621i bk11: 0a 79621i bk12: 0a 79621i bk13: 0a 79621i bk14: 0a 79621i bk15: 0a 79622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016340
Bank_Level_Parallism_Col = 1.016447
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016447 

BW Util details:
bwutil = 0.005024 
total_CMD = 79621 
util_bw = 400 
Wasted_Col = 145 
Wasted_Row = 0 
Idle = 79076 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79621 
n_nop = 79519 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 100 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001256 
Either_Row_CoL_Bus_Util = 0.001281 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000665654
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79621 n_nop=79541 n_act=2 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003919
n_activity=941 dram_eff=0.3316
bk0: 54a 79490i bk1: 24a 79557i bk2: 0a 79620i bk3: 0a 79620i bk4: 0a 79620i bk5: 0a 79620i bk6: 0a 79620i bk7: 0a 79620i bk8: 0a 79620i bk9: 0a 79621i bk10: 0a 79621i bk11: 0a 79622i bk12: 0a 79622i bk13: 0a 79622i bk14: 0a 79622i bk15: 0a 79622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.974359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014815
Bank_Level_Parallism_Col = 1.014925
Bank_Level_Parallism_Ready = 1.012820
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014925 

BW Util details:
bwutil = 0.003919 
total_CMD = 79621 
util_bw = 312 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 79179 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79621 
n_nop = 79541 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 78 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000980 
Either_Row_CoL_Bus_Util = 0.001005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000992201

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41, Miss = 36, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 41, Miss = 36, Miss_rate = 0.878, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 89, Miss = 68, Miss_rate = 0.764, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 69, Miss = 60, Miss_rate = 0.870, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 60, Miss = 52, Miss_rate = 0.867, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 68, Miss = 48, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 59, Miss = 44, Miss_rate = 0.746, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 21, Miss = 20, Miss_rate = 0.952, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 55, Miss = 44, Miss_rate = 0.800, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 74, Miss = 64, Miss_rate = 0.865, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 85, Miss = 64, Miss_rate = 0.753, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 49, Miss = 44, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 35, Miss = 24, Miss_rate = 0.686, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 63, Miss = 52, Miss_rate = 0.825, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 42, Miss = 36, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 45, Miss = 32, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 69, Miss = 48, Miss_rate = 0.696, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 70, Miss = 44, Miss_rate = 0.629, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 87, Miss = 60, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 30, Miss = 24, Miss_rate = 0.800, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 64, Miss = 48, Miss_rate = 0.750, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 40, Miss_rate = 0.690, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 53, Miss = 48, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 99, Miss = 84, Miss_rate = 0.848, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[25]: Access = 59, Miss = 48, Miss_rate = 0.814, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 50, Miss = 48, Miss_rate = 0.960, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 75, Miss = 52, Miss_rate = 0.693, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 64, Miss = 48, Miss_rate = 0.750, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 66, Miss = 61, Miss_rate = 0.924, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 37, Miss = 32, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 63, Miss = 50, Miss_rate = 0.794, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1884
L2_total_cache_misses = 1500
L2_total_cache_miss_rate = 0.7962
L2_total_cache_pending_hits = 63
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 63
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 187
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1572
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 312
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1884
icnt_total_pkts_simt_to_mem=1884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1884
Req_Network_cycles = 17982
Req_Network_injected_packets_per_cycle =       0.1048 
Req_Network_conflicts_per_cycle =       0.0072
Req_Network_conflicts_per_cycle_util =       0.1836
Req_Bank_Level_Parallism =       2.6610
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0026
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0033

Reply_Network_injected_packets_num = 1884
Reply_Network_cycles = 17982
Reply_Network_injected_packets_per_cycle =        0.1048
Reply_Network_conflicts_per_cycle =        0.0392
Reply_Network_conflicts_per_cycle_util =       0.9604
Reply_Bank_Level_Parallism =       2.5703
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0026
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0023
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 209400 (inst/sec)
gpgpu_simulation_rate = 8991 (cycle/sec)
gpgpu_silicon_slowdown = 125903x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-3-ctx_0x55a9bd6bce90.traceg.xz
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 3
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 16
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f73dd000000
-local mem base_addr = 0x00007f73db000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-3-ctx_0x55a9bd6bce90.traceg.xz
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 8854
gpu_sim_insn = 209400
gpu_ipc =      23.6503
gpu_tot_sim_cycle = 26836
gpu_tot_sim_insn = 628200
gpu_tot_ipc =      23.4089
gpu_tot_issued_cta = 15
gpu_occupancy = 16.4072% 
gpu_tot_occupancy = 16.4137% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1064
partiton_level_parallism_total  =       0.1053
partiton_level_parallism_util =       2.4216
partiton_level_parallism_util_total  =       2.5761
L2_BW  =       3.8540 GB/Sec
L2_BW_total  =       3.8146 GB/Sec
gpu_total_sim_rate=314100

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[1]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 32
	L1D_cache_core[2]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 37
	L1D_cache_core[3]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[6]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 33
	L1D_cache_core[7]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[8]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 33
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[11]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 30
	L1D_cache_core[12]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[13]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[14]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3330
	L1D_total_cache_misses = 2742
	L1D_total_cache_miss_rate = 0.8234
	L1D_total_cache_pending_hits = 504
	L1D_total_cache_reservation_fails = 388
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.040
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 504
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 146
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 242
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
186, 185, 185, 185, 185, 185, 185, 185, 
gpgpu_n_tot_thrd_icount = 704544
gpgpu_n_tot_w_icount = 22017
gpgpu_n_stall_shd_mem = 585
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2358
gpgpu_n_mem_write_global = 468
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18360
gpgpu_n_store_insn = 3000
gpgpu_n_shmem_insn = 91560
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 585
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6249	W0_Idle:41782	W0_Scoreboard:165776	W1:0	W2:0	W3:0	W4:0	W5:30	W6:0	W7:0	W8:0	W9:0	W10:0	W11:6	W12:0	W13:0	W14:0	W15:0	W16:51	W17:39	W18:39	W19:39	W20:39	W21:15	W22:0	W23:0	W24:0	W25:0	W26:0	W27:555	W28:273	W29:273	W30:273	W31:273	W32:18024
single_issue_nums: WS0:5529	WS1:5496	WS2:5496	WS3:5496	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18864 {8:2358,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18720 {40:468,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94320 {40:2358,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3744 {8:468,}
maxmflatency = 532 
max_icnt2mem_latency = 74 
maxmrqlatency = 9 
max_icnt2sh_latency = 17 
averagemflatency = 445 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1884 	32 	81 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	642 	1987 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2715 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2396 	354 	74 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	17 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5571      6833      8483      8466         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6833      5558      8462      8478         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6828      5571      8457      8467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6216      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6194      5574         0      8459         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6173      6850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5558      6209         0      8471         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6200      5563      8464         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5566      5563      8471         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5573      5567         0      8469         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5561      6837      8467         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5580      5558      8487      8454         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5559      5562      8453      8476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5580      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5566      6171      8326         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5563      6202         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 60.000000 56.000000  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 48.000000 116.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 68.000000 57.000000  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 48.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 36.000000 44.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 92.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 40.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 80.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 68.000000 24.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 72.000000 64.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 44.000000 52.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 48.000000 52.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 84.000000 76.000000  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 88.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 84.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 68.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2000/49 = 40.816326
number of bytes read:
dram[0]:      1920      1792       128       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1536      3712       128       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2176      1824       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1536      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1152      1408         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2944      2176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1536      1280         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1024      2560       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2176       768       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2304      2048         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1408      1664       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1536      1664       128       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2688      2432       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2816      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1792      2688        96         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2176      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 64000
Bmin_bank_accesses = 0!
chip skew: 5504/2816 = 1.95
number of bytes accessed:
dram[0]:      1920      1792       128       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1536      3712       128       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2176      1824       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1536      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1152      1408         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2944      2176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1536      1280         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1024      2560       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2176       768       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2304      2048         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1408      1664       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1536      1664       128       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2688      2432       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2816      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1792      2688        96         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2176      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 64000
min_bank_accesses = 0!
chip skew: 5504/2816 = 1.95
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         17        17        15        15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         20        17        15        15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         16        18        15        16    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         20        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         16        20    none          15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         19        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         20        18    none          15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         16        19        19    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         19        29        15    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         20        24    none          15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         20        18        15    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         21        18        15        15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         18        17        17        16    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         19        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         21        16        15    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         18        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        517       514       513       514         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        521       516       512       516         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        519       515       514       523         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        513       518         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        514       518         0       513         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       516         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        511       515         0       514         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        508       522       511         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        517       516       512         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        532       529         0       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        521       511       510         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        523       518       516       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       517       506       518         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        520       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        520       512       506         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        516       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118827 n_nop=118695 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004309
n_activity=1467 dram_eff=0.349
bk0: 60a 118704i bk1: 56a 118675i bk2: 4a 118794i bk3: 8a 118794i bk4: 0a 118824i bk5: 0a 118825i bk6: 0a 118826i bk7: 0a 118826i bk8: 0a 118827i bk9: 0a 118827i bk10: 0a 118827i bk11: 0a 118827i bk12: 0a 118827i bk13: 0a 118827i bk14: 0a 118828i bk15: 0a 118829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028446
Bank_Level_Parallism_Col = 1.026432
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026432 

BW Util details:
bwutil = 0.004309 
total_CMD = 118827 
util_bw = 512 
Wasted_Col = 210 
Wasted_Row = 0 
Idle = 118105 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118827 
n_nop = 118695 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001077 
Either_Row_CoL_Bus_Util = 0.001111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00168312
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118827 n_nop=118651 n_act=4 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00579
n_activity=1824 dram_eff=0.3772
bk0: 48a 118714i bk1: 116a 118567i bk2: 4a 118793i bk3: 4a 118782i bk4: 0a 118824i bk5: 0a 118825i bk6: 0a 118825i bk7: 0a 118826i bk8: 0a 118826i bk9: 0a 118826i bk10: 0a 118827i bk11: 0a 118828i bk12: 0a 118829i bk13: 0a 118829i bk14: 0a 118829i bk15: 0a 118829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018003
Bank_Level_Parallism_Col = 1.016447
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016447 

BW Util details:
bwutil = 0.005790 
total_CMD = 118827 
util_bw = 688 
Wasted_Col = 270 
Wasted_Row = 0 
Idle = 117869 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 186 
rwq = 0 
CCDLc_limit_alone = 186 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118827 
n_nop = 118651 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 172 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001447 
Either_Row_CoL_Bus_Util = 0.001481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00161579
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118827 n_nop=118686 n_act=4 n_pre=0 n_ref_event=0 n_req=137 n_rd=137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004612
n_activity=1485 dram_eff=0.369
bk0: 68a 118653i bk1: 57a 118692i bk2: 8a 118784i bk3: 4a 118782i bk4: 0a 118824i bk5: 0a 118825i bk6: 0a 118826i bk7: 0a 118827i bk8: 0a 118827i bk9: 0a 118827i bk10: 0a 118827i bk11: 0a 118828i bk12: 0a 118828i bk13: 0a 118828i bk14: 0a 118828i bk15: 0a 118828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970803
Row_Buffer_Locality_read = 0.970803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.043222
Bank_Level_Parallism_Col = 1.043564
Bank_Level_Parallism_Ready = 1.007299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043564 

BW Util details:
bwutil = 0.004612 
total_CMD = 118827 
util_bw = 548 
Wasted_Col = 231 
Wasted_Row = 0 
Idle = 118048 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 139 
rwq = 0 
CCDLc_limit_alone = 139 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118827 
n_nop = 118686 
Read = 137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 137 
total_req = 137 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 137 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001153 
Either_Row_CoL_Bus_Util = 0.001187 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00168312
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118827 n_nop=118717 n_act=2 n_pre=0 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003636
n_activity=1297 dram_eff=0.3331
bk0: 48a 118732i bk1: 60a 118694i bk2: 0a 118825i bk3: 0a 118826i bk4: 0a 118827i bk5: 0a 118827i bk6: 0a 118827i bk7: 0a 118827i bk8: 0a 118827i bk9: 0a 118827i bk10: 0a 118827i bk11: 0a 118827i bk12: 0a 118827i bk13: 0a 118827i bk14: 0a 118828i bk15: 0a 118828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009036
Bank_Level_Parallism_Col = 1.009091
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009091 

BW Util details:
bwutil = 0.003636 
total_CMD = 118827 
util_bw = 432 
Wasted_Col = 154 
Wasted_Row = 0 
Idle = 118241 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118827 
n_nop = 118717 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 108 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000909 
Either_Row_CoL_Bus_Util = 0.000926 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000698494
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118827 n_nop=118736 n_act=3 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002962
n_activity=1193 dram_eff=0.2951
bk0: 36a 118741i bk1: 44a 118738i bk2: 0a 118825i bk3: 8a 118788i bk4: 0a 118825i bk5: 0a 118826i bk6: 0a 118826i bk7: 0a 118826i bk8: 0a 118827i bk9: 0a 118827i bk10: 0a 118828i bk11: 0a 118828i bk12: 0a 118828i bk13: 0a 118828i bk14: 0a 118828i bk15: 0a 118828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002962 
total_CMD = 118827 
util_bw = 352 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 118311 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118827 
n_nop = 118736 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 88 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000741 
Either_Row_CoL_Bus_Util = 0.000766 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000437611
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118827 n_nop=118665 n_act=2 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005386
n_activity=1692 dram_eff=0.3783
bk0: 92a 118644i bk1: 68a 118637i bk2: 0a 118826i bk3: 0a 118826i bk4: 0a 118826i bk5: 0a 118826i bk6: 0a 118826i bk7: 0a 118827i bk8: 0a 118827i bk9: 0a 118827i bk10: 0a 118827i bk11: 0a 118827i bk12: 0a 118827i bk13: 0a 118828i bk14: 0a 118828i bk15: 0a 118828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.987500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005650
Bank_Level_Parallism_Col = 1.005671
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005671 

BW Util details:
bwutil = 0.005386 
total_CMD = 118827 
util_bw = 640 
Wasted_Col = 222 
Wasted_Row = 0 
Idle = 117965 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118827 
n_nop = 118665 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 160 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.001346 
Either_Row_CoL_Bus_Util = 0.001363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0015653
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118827 n_nop=118732 n_act=3 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003097
n_activity=1063 dram_eff=0.3462
bk0: 48a 118671i bk1: 40a 118732i bk2: 0a 118827i bk3: 4a 118787i bk4: 0a 118825i bk5: 0a 118826i bk6: 0a 118827i bk7: 0a 118827i bk8: 0a 118827i bk9: 0a 118827i bk10: 0a 118827i bk11: 0a 118827i bk12: 0a 118827i bk13: 0a 118827i bk14: 0a 118827i bk15: 0a 118828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002618
Bank_Level_Parallism_Col = 1.002639
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002639 

BW Util details:
bwutil = 0.003097 
total_CMD = 118827 
util_bw = 368 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 118280 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118827 
n_nop = 118732 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 92 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000774 
Either_Row_CoL_Bus_Util = 0.000799 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00265091
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118827 n_nop=118708 n_act=3 n_pre=0 n_ref_event=0 n_req=116 n_rd=116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003905
n_activity=1373 dram_eff=0.3379
bk0: 32a 118749i bk1: 80a 118673i bk2: 4a 118786i bk3: 0a 118825i bk4: 0a 118825i bk5: 0a 118825i bk6: 0a 118826i bk7: 0a 118826i bk8: 0a 118826i bk9: 0a 118827i bk10: 0a 118827i bk11: 0a 118827i bk12: 0a 118828i bk13: 0a 118829i bk14: 0a 118829i bk15: 0a 118829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974138
Row_Buffer_Locality_read = 0.974138
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003905 
total_CMD = 118827 
util_bw = 464 
Wasted_Col = 195 
Wasted_Row = 0 
Idle = 118168 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118827 
n_nop = 118708 
Read = 116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 116 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 116 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000976 
Either_Row_CoL_Bus_Util = 0.001001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000521767
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118827 n_nop=118728 n_act=3 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003232
n_activity=1110 dram_eff=0.3459
bk0: 68a 118691i bk1: 24a 118748i bk2: 4a 118795i bk3: 0a 118826i bk4: 0a 118826i bk5: 0a 118826i bk6: 0a 118826i bk7: 0a 118826i bk8: 0a 118826i bk9: 0a 118826i bk10: 0a 118827i bk11: 0a 118827i bk12: 0a 118828i bk13: 0a 118828i bk14: 0a 118828i bk15: 0a 118829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106452
Bank_Level_Parallism_Col = 1.103896
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.103896 

BW Util details:
bwutil = 0.003232 
total_CMD = 118827 
util_bw = 384 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 118305 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118827 
n_nop = 118728 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 96 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000808 
Either_Row_CoL_Bus_Util = 0.000833 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00127075
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118827 n_nop=118684 n_act=3 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004713
n_activity=1401 dram_eff=0.3997
bk0: 72a 118655i bk1: 64a 118707i bk2: 0a 118826i bk3: 4a 118797i bk4: 0a 118826i bk5: 0a 118826i bk6: 0a 118827i bk7: 0a 118827i bk8: 0a 118827i bk9: 0a 118827i bk10: 0a 118827i bk11: 0a 118827i bk12: 0a 118827i bk13: 0a 118827i bk14: 0a 118827i bk15: 0a 118828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978571
Row_Buffer_Locality_read = 0.978571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029018
Bank_Level_Parallism_Col = 1.029213
Bank_Level_Parallism_Ready = 1.014286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.029213 

BW Util details:
bwutil = 0.004713 
total_CMD = 118827 
util_bw = 560 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 118073 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 136 
rwq = 0 
CCDLc_limit_alone = 136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118827 
n_nop = 118684 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 140 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001178 
Either_Row_CoL_Bus_Util = 0.001203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000244052
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118827 n_nop=118724 n_act=3 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003366
n_activity=1121 dram_eff=0.3568
bk0: 44a 118694i bk1: 52a 118710i bk2: 4a 118787i bk3: 0a 118825i bk4: 0a 118826i bk5: 0a 118826i bk6: 0a 118826i bk7: 0a 118826i bk8: 0a 118826i bk9: 0a 118827i bk10: 0a 118827i bk11: 0a 118828i bk12: 0a 118828i bk13: 0a 118828i bk14: 0a 118828i bk15: 0a 118828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970000
Row_Buffer_Locality_read = 0.970000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002571
Bank_Level_Parallism_Col = 1.002591
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002591 

BW Util details:
bwutil = 0.003366 
total_CMD = 118827 
util_bw = 400 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 118242 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118827 
n_nop = 118724 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 100 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000842 
Either_Row_CoL_Bus_Util = 0.000867 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00191034
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118827 n_nop=118715 n_act=4 n_pre=0 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003636
n_activity=1307 dram_eff=0.3305
bk0: 48a 118713i bk1: 52a 118694i bk2: 4a 118787i bk3: 4a 118791i bk4: 0a 118824i bk5: 0a 118824i bk6: 0a 118825i bk7: 0a 118826i bk8: 0a 118827i bk9: 0a 118827i bk10: 0a 118827i bk11: 0a 118827i bk12: 0a 118828i bk13: 0a 118828i bk14: 0a 118829i bk15: 0a 118829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962963
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009390
Bank_Level_Parallism_Col = 1.009479
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009479 

BW Util details:
bwutil = 0.003636 
total_CMD = 118827 
util_bw = 432 
Wasted_Col = 214 
Wasted_Row = 0 
Idle = 118181 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118827 
n_nop = 118715 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 108 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000909 
Either_Row_CoL_Bus_Util = 0.000943 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016747
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118827 n_nop=118651 n_act=4 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00579
n_activity=1735 dram_eff=0.3965
bk0: 84a 118594i bk1: 76a 118626i bk2: 8a 118783i bk3: 4a 118782i bk4: 0a 118825i bk5: 0a 118826i bk6: 0a 118826i bk7: 0a 118827i bk8: 0a 118827i bk9: 0a 118827i bk10: 0a 118827i bk11: 0a 118827i bk12: 0a 118827i bk13: 0a 118827i bk14: 0a 118827i bk15: 0a 118827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.159734
Bank_Level_Parallism_Col = 1.158863
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.158863 

BW Util details:
bwutil = 0.005790 
total_CMD = 118827 
util_bw = 688 
Wasted_Col = 231 
Wasted_Row = 0 
Idle = 117908 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 165 
rwq = 0 
CCDLc_limit_alone = 165 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118827 
n_nop = 118651 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 172 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001447 
Either_Row_CoL_Bus_Util = 0.001481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00405632
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118827 n_nop=118689 n_act=2 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004578
n_activity=1514 dram_eff=0.3593
bk0: 88a 118659i bk1: 48a 118686i bk2: 0a 118827i bk3: 0a 118827i bk4: 0a 118827i bk5: 0a 118827i bk6: 0a 118827i bk7: 0a 118827i bk8: 0a 118827i bk9: 0a 118827i bk10: 0a 118827i bk11: 0a 118827i bk12: 0a 118827i bk13: 0a 118827i bk14: 0a 118827i bk15: 0a 118827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.985294
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123737
Bank_Level_Parallism_Col = 1.103797
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.103797 

BW Util details:
bwutil = 0.004578 
total_CMD = 118827 
util_bw = 544 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 118130 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 129 
rwq = 0 
CCDLc_limit_alone = 129 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118827 
n_nop = 118689 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 136 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.001145 
Either_Row_CoL_Bus_Util = 0.001161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00119501
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118827 n_nop=118681 n_act=3 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004814
n_activity=1811 dram_eff=0.3158
bk0: 56a 118724i bk1: 84a 118666i bk2: 3a 118797i bk3: 0a 118825i bk4: 0a 118826i bk5: 0a 118827i bk6: 0a 118827i bk7: 0a 118827i bk8: 0a 118827i bk9: 0a 118827i bk10: 0a 118827i bk11: 0a 118827i bk12: 0a 118827i bk13: 0a 118827i bk14: 0a 118827i bk15: 0a 118828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979021
Row_Buffer_Locality_read = 0.979021
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011574
Bank_Level_Parallism_Col = 1.011655
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011655 

BW Util details:
bwutil = 0.004814 
total_CMD = 118827 
util_bw = 572 
Wasted_Col = 211 
Wasted_Row = 0 
Idle = 118044 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 139 
rwq = 0 
CCDLc_limit_alone = 139 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118827 
n_nop = 118681 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 143 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001203 
Either_Row_CoL_Bus_Util = 0.001229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000614338
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118827 n_nop=118721 n_act=2 n_pre=0 n_ref_event=0 n_req=104 n_rd=104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003501
n_activity=1243 dram_eff=0.3347
bk0: 68a 118675i bk1: 36a 118748i bk2: 0a 118826i bk3: 0a 118826i bk4: 0a 118826i bk5: 0a 118826i bk6: 0a 118826i bk7: 0a 118826i bk8: 0a 118826i bk9: 0a 118827i bk10: 0a 118827i bk11: 0a 118828i bk12: 0a 118828i bk13: 0a 118828i bk14: 0a 118828i bk15: 0a 118828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012121
Bank_Level_Parallism_Ready = 1.009615
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012121 

BW Util details:
bwutil = 0.003501 
total_CMD = 118827 
util_bw = 416 
Wasted_Col = 154 
Wasted_Row = 0 
Idle = 118257 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118827 
n_nop = 118721 
Read = 104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 104 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 104 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.000892 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000664832

========= L2 cache stats =========
L2_cache_bank[0]: Access = 94, Miss = 80, Miss_rate = 0.851, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 53, Miss = 48, Miss_rate = 0.906, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 131, Miss = 96, Miss_rate = 0.733, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 98, Miss = 84, Miss_rate = 0.857, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 63, Miss = 57, Miss_rate = 0.905, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 98, Miss = 84, Miss_rate = 0.857, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 92, Miss = 52, Miss_rate = 0.565, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 97, Miss = 68, Miss_rate = 0.701, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 37, Miss = 36, Miss_rate = 0.973, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 77, Miss = 56, Miss_rate = 0.727, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 88, Miss_rate = 0.830, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 124, Miss = 88, Miss_rate = 0.710, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 71, Miss = 60, Miss_rate = 0.845, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 62, Miss = 40, Miss_rate = 0.645, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 96, Miss = 76, Miss_rate = 0.792, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 60, Miss = 48, Miss_rate = 0.800, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 67, Miss = 44, Miss_rate = 0.657, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 103, Miss = 64, Miss_rate = 0.621, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 114, Miss = 68, Miss_rate = 0.596, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 145, Miss = 92, Miss_rate = 0.634, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 58, Miss = 48, Miss_rate = 0.828, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 85, Miss = 56, Miss_rate = 0.659, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 93, Miss = 60, Miss_rate = 0.645, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 67, Miss = 56, Miss_rate = 0.836, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 133, Miss = 108, Miss_rate = 0.812, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[25]: Access = 86, Miss = 64, Miss_rate = 0.744, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 71, Miss = 68, Miss_rate = 0.958, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 117, Miss = 76, Miss_rate = 0.650, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 90, Miss = 60, Miss_rate = 0.667, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 99, Miss = 92, Miss_rate = 0.929, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 54, Miss = 44, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 85, Miss = 64, Miss_rate = 0.753, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 2826
L2_total_cache_misses = 2125
L2_total_cache_miss_rate = 0.7519
L2_total_cache_pending_hits = 90
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 501
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1499
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 90
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 343
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2826
icnt_total_pkts_simt_to_mem=2826
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2826
Req_Network_cycles = 26836
Req_Network_injected_packets_per_cycle =       0.1053 
Req_Network_conflicts_per_cycle =       0.0066
Req_Network_conflicts_per_cycle_util =       0.1613
Req_Bank_Level_Parallism =       2.5761
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0024
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0033

Reply_Network_injected_packets_num = 2826
Reply_Network_cycles = 26836
Reply_Network_injected_packets_per_cycle =        0.1053
Reply_Network_conflicts_per_cycle =        0.0388
Reply_Network_conflicts_per_cycle_util =       0.9212
Reply_Bank_Level_Parallism =       2.5031
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0025
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0023
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 314100 (inst/sec)
gpgpu_simulation_rate = 13418 (cycle/sec)
gpgpu_silicon_slowdown = 84364x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-4-ctx_0x55a9bd6bce90.traceg.xz
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 4
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 16
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f73dd000000
-local mem base_addr = 0x00007f73db000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-4-ctx_0x55a9bd6bce90.traceg.xz
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 8216
gpu_sim_insn = 176760
gpu_ipc =      21.5141
gpu_tot_sim_cycle = 35052
gpu_tot_sim_insn = 804960
gpu_tot_ipc =      22.9647
gpu_tot_issued_cta = 20
gpu_occupancy = 16.3575% 
gpu_tot_occupancy = 16.4017% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0991
partiton_level_parallism_total  =       0.1038
partiton_level_parallism_util =       2.6865
partiton_level_parallism_util_total  =       2.6000
L2_BW  =       3.5889 GB/Sec
L2_BW_total  =       3.7617 GB/Sec
gpu_total_sim_rate=268320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[1]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 32
	L1D_cache_core[2]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 37
	L1D_cache_core[3]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[6]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 33
	L1D_cache_core[7]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[8]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 33
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[11]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 30
	L1D_cache_core[12]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[13]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[14]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 231, Miss = 189, Miss_rate = 0.818, Pending_hits = 35, Reservation_fails = 31
	L1D_cache_core[16]: Access = 237, Miss = 195, Miss_rate = 0.823, Pending_hits = 35, Reservation_fails = 33
	L1D_cache_core[17]: Access = 237, Miss = 195, Miss_rate = 0.823, Pending_hits = 35, Reservation_fails = 35
	L1D_cache_core[18]: Access = 237, Miss = 195, Miss_rate = 0.823, Pending_hits = 35, Reservation_fails = 34
	L1D_cache_core[19]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4284
	L1D_total_cache_misses = 3528
	L1D_total_cache_miss_rate = 0.8235
	L1D_total_cache_pending_hits = 644
	L1D_total_cache_reservation_fails = 521
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 644
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 625

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 192
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 329
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
186, 185, 185, 185, 185, 185, 185, 185, 
gpgpu_n_tot_thrd_icount = 902272
gpgpu_n_tot_w_icount = 28196
gpgpu_n_stall_shd_mem = 759
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3015
gpgpu_n_mem_write_global = 625
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23440
gpgpu_n_store_insn = 4000
gpgpu_n_shmem_insn = 115880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 759
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7928	W0_Idle:53844	W0_Scoreboard:209897	W1:0	W2:0	W3:0	W4:7	W5:33	W6:0	W7:0	W8:0	W9:16	W10:13	W11:19	W12:13	W13:5	W14:0	W15:0	W16:51	W17:39	W18:39	W19:41	W20:39	W21:15	W22:0	W23:1	W24:0	W25:0	W26:0	W27:615	W28:385	W29:364	W30:364	W31:364	W32:23120
single_issue_nums: WS0:7082	WS1:7038	WS2:7038	WS3:7038	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24120 {8:3015,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25000 {40:625,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120600 {40:3015,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5000 {8:625,}
maxmflatency = 532 
max_icnt2mem_latency = 74 
maxmrqlatency = 12 
max_icnt2sh_latency = 17 
averagemflatency = 438 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2340 	37 	113 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	904 	2502 	234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3497 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3067 	468 	100 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5571      6833      8483      8466         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6833      5558      8462      8478         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6828      5571      8457      8467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6216      5558      6509      6571         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6194      5574      7213      8459         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6173      6850      6568      5936         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5558      6209      6557      8471         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6200      5563      8464      5890         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5566      5563      8471      5910         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5573      5567      5886      8469         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5561      6837      8467      5885         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5580      5558      8487      8454         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5559      5562      8453      8476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5580      5581      5933      5888         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5566      6171      8326      5937         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5563      6202      6554      6558         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 60.000000 56.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 48.000000 116.000000 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 68.000000 57.000000 12.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 48.000000 60.000000  4.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 36.000000 44.000000 12.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 92.000000 68.000000 12.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 40.000000 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 80.000000 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 68.000000 24.000000 28.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 72.000000 64.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 44.000000 52.000000 20.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 48.000000 52.000000 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 84.000000 76.000000 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 88.000000 48.000000 12.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 84.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 68.000000 36.000000 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2500/64 = 39.062500
number of bytes read:
dram[0]:      1920      1792       896       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1536      3712       768       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2176      1824       384       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1536      1920       128       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1152      1408       384       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2944      2176       384       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1536      1280       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1024      2560       768       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2176       768       896       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2304      2048       768       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1408      1664       640       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1536      1664       768       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2688      2432       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2816      1536       384       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1792      2688       768       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2176      1152       384       896         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 80000
Bmin_bank_accesses = 0!
chip skew: 6528/3584 = 1.82
number of bytes accessed:
dram[0]:      1920      1792       896       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1536      3712       768       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2176      1824       384       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1536      1920       128       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1152      1408       384       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2944      2176       384       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1536      1280       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1024      2560       768       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2176       768       896       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2304      2048       768       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1408      1664       640       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1536      1664       768       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2688      2432       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2816      1536       384       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1792      2688       768       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2176      1152       384       896         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 80000
min_bank_accesses = 0!
chip skew: 6528/3584 = 1.82
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         18        17        15        16    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         21        18        15        15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         16        19        17        15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         22        25        19        16    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         16        22        15        16    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         19        21        15        15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         22        19        15        15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         16        20        17        16    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         21        33        15        15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         22        28        17        16    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         23        18        15        18    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         23        19        18        17    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         19        18        16        15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         20        18        15        19    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         23        16        16        15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         19        19        15        17    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        517       514       513       514         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        521       516       516       519         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        519       515       514       523         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        513       518       511       513         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        514       518       516       513         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       516       510       509         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        511       515       515       514         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        508       522       511       511         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        517       516       516       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        532       529       507       513         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        521       511       513       510         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        523       518       516       514         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        523       517       506       518         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        520       524       511       506         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        520       512       511       513         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        516       520       512       524         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=155207 n_nop=155031 n_act=4 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004433
n_activity=1959 dram_eff=0.3512
bk0: 60a 155084i bk1: 56a 155055i bk2: 28a 155118i bk3: 28a 155146i bk4: 0a 155204i bk5: 0a 155205i bk6: 0a 155206i bk7: 0a 155206i bk8: 0a 155207i bk9: 0a 155207i bk10: 0a 155207i bk11: 0a 155207i bk12: 0a 155207i bk13: 0a 155207i bk14: 0a 155208i bk15: 0a 155209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023973
Bank_Level_Parallism_Col = 1.022375
Bank_Level_Parallism_Ready = 1.011628
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022375 

BW Util details:
bwutil = 0.004433 
total_CMD = 155207 
util_bw = 688 
Wasted_Col = 258 
Wasted_Row = 0 
Idle = 154261 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 171 
rwq = 0 
CCDLc_limit_alone = 171 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155207 
n_nop = 155031 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 172 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001108 
Either_Row_CoL_Bus_Util = 0.001134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00134015
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=155207 n_nop=154999 n_act=4 n_pre=0 n_ref_event=0 n_req=204 n_rd=204 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005257
n_activity=2096 dram_eff=0.3893
bk0: 48a 155094i bk1: 116a 154947i bk2: 24a 155136i bk3: 16a 155114i bk4: 0a 155204i bk5: 0a 155205i bk6: 0a 155205i bk7: 0a 155206i bk8: 0a 155206i bk9: 0a 155206i bk10: 0a 155207i bk11: 0a 155208i bk12: 0a 155209i bk13: 0a 155209i bk14: 0a 155209i bk15: 0a 155209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980392
Row_Buffer_Locality_read = 0.980392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016506
Bank_Level_Parallism_Col = 1.015193
Bank_Level_Parallism_Ready = 1.004902
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015193 

BW Util details:
bwutil = 0.005257 
total_CMD = 155207 
util_bw = 816 
Wasted_Col = 310 
Wasted_Row = 0 
Idle = 154081 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 226 
rwq = 0 
CCDLc_limit_alone = 226 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155207 
n_nop = 154999 
Read = 204 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 204 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 204 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001314 
Either_Row_CoL_Bus_Util = 0.001340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00129504
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=155207 n_nop=155046 n_act=4 n_pre=0 n_ref_event=0 n_req=157 n_rd=157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004046
n_activity=1727 dram_eff=0.3636
bk0: 68a 155033i bk1: 57a 155072i bk2: 12a 155160i bk3: 20a 155137i bk4: 0a 155204i bk5: 0a 155205i bk6: 0a 155206i bk7: 0a 155207i bk8: 0a 155207i bk9: 0a 155207i bk10: 0a 155207i bk11: 0a 155208i bk12: 0a 155208i bk13: 0a 155208i bk14: 0a 155208i bk15: 0a 155208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974522
Row_Buffer_Locality_read = 0.974522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.039427
Bank_Level_Parallism_Col = 1.039711
Bank_Level_Parallism_Ready = 1.006369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039711 

BW Util details:
bwutil = 0.004046 
total_CMD = 155207 
util_bw = 628 
Wasted_Col = 250 
Wasted_Row = 0 
Idle = 154329 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155207 
n_nop = 155046 
Read = 157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 157 
total_req = 157 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 157 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001012 
Either_Row_CoL_Bus_Util = 0.001037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012886
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=155207 n_nop=155071 n_act=4 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003402
n_activity=1615 dram_eff=0.3269
bk0: 48a 155112i bk1: 60a 155075i bk2: 4a 155179i bk3: 20a 155145i bk4: 0a 155206i bk5: 0a 155207i bk6: 0a 155207i bk7: 0a 155207i bk8: 0a 155207i bk9: 0a 155207i bk10: 0a 155207i bk11: 0a 155207i bk12: 0a 155207i bk13: 0a 155207i bk14: 0a 155208i bk15: 0a 155208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009070
Bank_Level_Parallism_Col = 1.009153
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009153 

BW Util details:
bwutil = 0.003402 
total_CMD = 155207 
util_bw = 528 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 154458 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 129 
rwq = 0 
CCDLc_limit_alone = 129 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155207 
n_nop = 155071 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000850 
Either_Row_CoL_Bus_Util = 0.000876 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000779604
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=155207 n_nop=155091 n_act=4 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002886
n_activity=1443 dram_eff=0.3105
bk0: 36a 155121i bk1: 44a 155118i bk2: 12a 155136i bk3: 20a 155145i bk4: 0a 155205i bk5: 0a 155206i bk6: 0a 155206i bk7: 0a 155206i bk8: 0a 155207i bk9: 0a 155207i bk10: 0a 155208i bk11: 0a 155208i bk12: 0a 155208i bk13: 0a 155208i bk14: 0a 155208i bk15: 0a 155208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042714
Bank_Level_Parallism_Col = 1.043147
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043147 

BW Util details:
bwutil = 0.002886 
total_CMD = 155207 
util_bw = 448 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 154557 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155207 
n_nop = 155091 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 112 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000722 
Either_Row_CoL_Bus_Util = 0.000747 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000882692
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=155207 n_nop=155011 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004948
n_activity=2097 dram_eff=0.3662
bk0: 92a 155025i bk1: 68a 155018i bk2: 12a 155153i bk3: 20a 155140i bk4: 0a 155204i bk5: 0a 155204i bk6: 0a 155205i bk7: 0a 155206i bk8: 0a 155207i bk9: 0a 155207i bk10: 0a 155207i bk11: 0a 155207i bk12: 0a 155207i bk13: 0a 155208i bk14: 0a 155209i bk15: 0a 155209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020864
Bank_Level_Parallism_Col = 1.020990
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020990 

BW Util details:
bwutil = 0.004948 
total_CMD = 155207 
util_bw = 768 
Wasted_Col = 296 
Wasted_Row = 0 
Idle = 154143 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 202 
rwq = 0 
CCDLc_limit_alone = 202 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155207 
n_nop = 155011 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001237 
Either_Row_CoL_Bus_Util = 0.001263 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00183626
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=155207 n_nop=155079 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003196
n_activity=1411 dram_eff=0.3515
bk0: 48a 155052i bk1: 40a 155113i bk2: 16a 155143i bk3: 20a 155135i bk4: 0a 155204i bk5: 0a 155205i bk6: 0a 155206i bk7: 0a 155206i bk8: 0a 155206i bk9: 0a 155206i bk10: 0a 155207i bk11: 0a 155207i bk12: 0a 155208i bk13: 0a 155208i bk14: 0a 155208i bk15: 0a 155209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001965
Bank_Level_Parallism_Col = 1.001980
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001980 

BW Util details:
bwutil = 0.003196 
total_CMD = 155207 
util_bw = 496 
Wasted_Col = 244 
Wasted_Row = 0 
Idle = 154467 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 148 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155207 
n_nop = 155079 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000799 
Either_Row_CoL_Bus_Util = 0.000825 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00251277
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=155207 n_nop=155048 n_act=4 n_pre=0 n_ref_event=0 n_req=155 n_rd=155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003995
n_activity=1862 dram_eff=0.333
bk0: 32a 155130i bk1: 80a 155054i bk2: 24a 155132i bk3: 19a 155158i bk4: 0a 155204i bk5: 0a 155204i bk6: 0a 155205i bk7: 0a 155205i bk8: 0a 155205i bk9: 0a 155206i bk10: 0a 155206i bk11: 0a 155207i bk12: 0a 155208i bk13: 0a 155210i bk14: 0a 155210i bk15: 0a 155210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974194
Row_Buffer_Locality_read = 0.974194
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003995 
total_CMD = 155207 
util_bw = 620 
Wasted_Col = 253 
Wasted_Row = 0 
Idle = 154334 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 157 
rwq = 0 
CCDLc_limit_alone = 157 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155207 
n_nop = 155048 
Read = 155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 155 
total_req = 155 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 155 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000999 
Either_Row_CoL_Bus_Util = 0.001024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000566985
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=155207 n_nop=155075 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003299
n_activity=1511 dram_eff=0.3388
bk0: 68a 155072i bk1: 24a 155129i bk2: 28a 155130i bk3: 8a 155172i bk4: 0a 155205i bk5: 0a 155205i bk6: 0a 155205i bk7: 0a 155205i bk8: 0a 155205i bk9: 0a 155205i bk10: 0a 155206i bk11: 0a 155207i bk12: 0a 155208i bk13: 0a 155209i bk14: 0a 155209i bk15: 0a 155210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101942
Bank_Level_Parallism_Col = 1.097561
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097561 

BW Util details:
bwutil = 0.003299 
total_CMD = 155207 
util_bw = 512 
Wasted_Col = 181 
Wasted_Row = 0 
Idle = 154514 

BW Util Bottlenecks: 
RCDc_limit = 79 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 121 
rwq = 0 
CCDLc_limit_alone = 121 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155207 
n_nop = 155075 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000825 
Either_Row_CoL_Bus_Util = 0.000850 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00108243
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=155207 n_nop=155023 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004639
n_activity=1872 dram_eff=0.3846
bk0: 72a 155036i bk1: 64a 155088i bk2: 24a 155114i bk3: 20a 155154i bk4: 0a 155205i bk5: 0a 155205i bk6: 0a 155206i bk7: 0a 155206i bk8: 0a 155206i bk9: 0a 155206i bk10: 0a 155207i bk11: 0a 155207i bk12: 0a 155208i bk13: 0a 155208i bk14: 0a 155208i bk15: 0a 155209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021595
Bank_Level_Parallism_Col = 1.021739
Bank_Level_Parallism_Ready = 1.011111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021739 

BW Util details:
bwutil = 0.004639 
total_CMD = 155207 
util_bw = 720 
Wasted_Col = 268 
Wasted_Row = 0 
Idle = 154219 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 186 
rwq = 0 
CCDLc_limit_alone = 186 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155207 
n_nop = 155023 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001160 
Either_Row_CoL_Bus_Util = 0.001186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000676516
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=155207 n_nop=155075 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003299
n_activity=1440 dram_eff=0.3556
bk0: 44a 155075i bk1: 52a 155091i bk2: 20a 155142i bk3: 12a 155136i bk4: 0a 155205i bk5: 0a 155205i bk6: 0a 155205i bk7: 0a 155205i bk8: 0a 155205i bk9: 0a 155207i bk10: 0a 155207i bk11: 0a 155208i bk12: 0a 155208i bk13: 0a 155208i bk14: 0a 155208i bk15: 0a 155209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003914
Bank_Level_Parallism_Col = 1.003945
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003945 

BW Util details:
bwutil = 0.003299 
total_CMD = 155207 
util_bw = 512 
Wasted_Col = 243 
Wasted_Row = 0 
Idle = 154452 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155207 
n_nop = 155075 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000825 
Either_Row_CoL_Bus_Util = 0.000850 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00190713
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=155207 n_nop=155063 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003608
n_activity=1648 dram_eff=0.3398
bk0: 48a 155093i bk1: 52a 155074i bk2: 24a 155148i bk3: 16a 155150i bk4: 0a 155204i bk5: 0a 155204i bk6: 0a 155205i bk7: 0a 155206i bk8: 0a 155207i bk9: 0a 155207i bk10: 0a 155207i bk11: 0a 155207i bk12: 0a 155208i bk13: 0a 155208i bk14: 0a 155209i bk15: 0a 155209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008032
Bank_Level_Parallism_Col = 1.008097
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008097 

BW Util details:
bwutil = 0.003608 
total_CMD = 155207 
util_bw = 560 
Wasted_Col = 243 
Wasted_Row = 0 
Idle = 154404 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 147 
rwq = 0 
CCDLc_limit_alone = 147 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155207 
n_nop = 155063 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000902 
Either_Row_CoL_Bus_Util = 0.000928 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00128216
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=155207 n_nop=155007 n_act=4 n_pre=0 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005051
n_activity=1970 dram_eff=0.398
bk0: 84a 154974i bk1: 76a 155006i bk2: 16a 155149i bk3: 20a 155115i bk4: 0a 155205i bk5: 0a 155206i bk6: 0a 155206i bk7: 0a 155207i bk8: 0a 155207i bk9: 0a 155207i bk10: 0a 155207i bk11: 0a 155207i bk12: 0a 155207i bk13: 0a 155207i bk14: 0a 155207i bk15: 0a 155207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.144949
Bank_Level_Parallism_Col = 1.144118
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144118 

BW Util details:
bwutil = 0.005051 
total_CMD = 155207 
util_bw = 784 
Wasted_Col = 261 
Wasted_Row = 0 
Idle = 154162 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 195 
rwq = 0 
CCDLc_limit_alone = 195 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155207 
n_nop = 155007 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001263 
Either_Row_CoL_Bus_Util = 0.001289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0032215
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=155207 n_nop=155051 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003917
n_activity=1754 dram_eff=0.3466
bk0: 88a 155041i bk1: 48a 155068i bk2: 12a 155153i bk3: 4a 155167i bk4: 0a 155205i bk5: 0a 155205i bk6: 0a 155205i bk7: 0a 155205i bk8: 0a 155206i bk9: 0a 155207i bk10: 0a 155207i bk11: 0a 155207i bk12: 0a 155207i bk13: 0a 155207i bk14: 0a 155208i bk15: 0a 155209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096838
Bank_Level_Parallism_Col = 1.081511
Bank_Level_Parallism_Ready = 1.006579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081511 

BW Util details:
bwutil = 0.003917 
total_CMD = 155207 
util_bw = 608 
Wasted_Col = 223 
Wasted_Row = 0 
Idle = 154376 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155207 
n_nop = 155051 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000979 
Either_Row_CoL_Bus_Util = 0.001005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00164297
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=155207 n_nop=155019 n_act=4 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004742
n_activity=2223 dram_eff=0.3311
bk0: 56a 155105i bk1: 84a 155047i bk2: 24a 155131i bk3: 20a 155137i bk4: 0a 155205i bk5: 0a 155206i bk6: 0a 155206i bk7: 0a 155206i bk8: 0a 155207i bk9: 0a 155207i bk10: 0a 155207i bk11: 0a 155207i bk12: 0a 155207i bk13: 0a 155207i bk14: 0a 155207i bk15: 0a 155208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053286
Bank_Level_Parallism_Col = 1.053667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053667 

BW Util details:
bwutil = 0.004742 
total_CMD = 155207 
util_bw = 736 
Wasted_Col = 247 
Wasted_Row = 0 
Idle = 154224 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 163 
rwq = 0 
CCDLc_limit_alone = 163 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155207 
n_nop = 155019 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 184 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001186 
Either_Row_CoL_Bus_Util = 0.001211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000760275
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=155207 n_nop=155059 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003711
n_activity=1610 dram_eff=0.3578
bk0: 68a 155055i bk1: 36a 155128i bk2: 12a 155154i bk3: 28a 155089i bk4: 0a 155206i bk5: 0a 155206i bk6: 0a 155206i bk7: 0a 155206i bk8: 0a 155206i bk9: 0a 155207i bk10: 0a 155207i bk11: 0a 155208i bk12: 0a 155208i bk13: 0a 155208i bk14: 0a 155208i bk15: 0a 155208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048170
Bank_Level_Parallism_Col = 1.046512
Bank_Level_Parallism_Ready = 1.006944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046512 

BW Util details:
bwutil = 0.003711 
total_CMD = 155207 
util_bw = 576 
Wasted_Col = 232 
Wasted_Row = 0 
Idle = 154399 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 159 
rwq = 0 
CCDLc_limit_alone = 159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 155207 
n_nop = 155059 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000928 
Either_Row_CoL_Bus_Util = 0.000954 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0036403

========= L2 cache stats =========
L2_cache_bank[0]: Access = 127, Miss = 108, Miss_rate = 0.850, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 71, Miss = 64, Miss_rate = 0.901, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 165, Miss = 116, Miss_rate = 0.703, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 114, Miss = 96, Miss_rate = 0.842, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 72, Miss = 65, Miss_rate = 0.903, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 115, Miss = 96, Miss_rate = 0.835, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 136, Miss = 76, Miss_rate = 0.559, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 107, Miss = 68, Miss_rate = 0.636, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 53, Miss = 52, Miss_rate = 0.981, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 95, Miss = 64, Miss_rate = 0.674, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 130, Miss = 108, Miss_rate = 0.831, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 150, Miss = 100, Miss_rate = 0.667, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 83, Miss = 68, Miss_rate = 0.819, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 126, Miss = 95, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 84, Miss = 68, Miss_rate = 0.810, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 85, Miss = 52, Miss_rate = 0.612, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 146, Miss = 88, Miss_rate = 0.603, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 175, Miss = 100, Miss_rate = 0.571, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[19]: Access = 175, Miss = 100, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 75, Miss = 60, Miss_rate = 0.800, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 117, Miss = 72, Miss_rate = 0.615, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 129, Miss = 80, Miss_rate = 0.620, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[23]: Access = 87, Miss = 68, Miss_rate = 0.782, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 155, Miss = 120, Miss_rate = 0.774, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[25]: Access = 108, Miss = 76, Miss_rate = 0.704, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 83, Miss = 80, Miss_rate = 0.964, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 140, Miss = 80, Miss_rate = 0.571, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 136, Miss = 92, Miss_rate = 0.676, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 110, Miss = 101, Miss_rate = 0.918, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 82, Miss = 68, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 113, Miss = 80, Miss_rate = 0.708, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 3640
L2_total_cache_misses = 2625
L2_total_cache_miss_rate = 0.7212
L2_total_cache_pending_hits = 114
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 626
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 114
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 625
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=3640
icnt_total_pkts_simt_to_mem=3640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3640
Req_Network_cycles = 35052
Req_Network_injected_packets_per_cycle =       0.1038 
Req_Network_conflicts_per_cycle =       0.0062
Req_Network_conflicts_per_cycle_util =       0.1543
Req_Bank_Level_Parallism =       2.6000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0022
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0032

Reply_Network_injected_packets_num = 3640
Reply_Network_cycles = 35052
Reply_Network_injected_packets_per_cycle =        0.1038
Reply_Network_conflicts_per_cycle =        0.0379
Reply_Network_conflicts_per_cycle_util =       0.9216
Reply_Bank_Level_Parallism =       2.5260
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0025
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0023
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 268320 (inst/sec)
gpgpu_simulation_rate = 11684 (cycle/sec)
gpgpu_silicon_slowdown = 96884x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

