Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 229ab7e2124346ad9f14d7a2aaf3325f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_design_tb_behav xil_defaultlib.cpu_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port pc [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/main.v:11]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port meout [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:59]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/main.v" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" Line 1. Module cpu_design doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" Line 1. Module instruction_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/mux.v" Line 1. Module mux1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/e.v" Line 1. Module SgnExt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" Line 1. Module ID_EXE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/EXE_MEM.v" Line 1. Module EXE_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/Datamem.v" Line 1. Module Datamem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/MEM_WB.v" Line 2. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.SgnExt
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_MEM
Compiling module xil_defaultlib.Datamem
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.cpu_design
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.cpu_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_design_tb_behav
