Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Oct  7 19:48:51 2021
| Host         : arch running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file clock_timing_summary_routed.rpt -pb clock_timing_summary_routed.pb -rpx clock_timing_summary_routed.rpx -warn_on_violation
| Design       : clock
| Device       : xa7a35t-cpg236
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (9)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk_dividido_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.137        0.000                      0                   34        0.263        0.000                      0                   34        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.137        0.000                      0                   34        0.263        0.000                      0                   34        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.828ns (24.531%)  route 2.547ns (75.469%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  counter_reg[11]/Q
                         net (fo=2, routed)           0.860     6.393    counter_reg_n_0_[11]
    SLICE_X37Y32         LUT4 (Prop_lut4_I1_O)        0.124     6.517 f  clk_dividido_i_3/O
                         net (fo=2, routed)           0.411     6.928    clk_dividido_i_3_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.052 f  counter[16]_i_3/O
                         net (fo=1, routed)           0.405     7.457    counter[16]_i_3_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.581 r  counter[16]_i_1/O
                         net (fo=16, routed)          0.871     8.453    clk_dividido
    SLICE_X36Y33         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.438    14.779    clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X36Y33         FDRE (Setup_fdre_C_R)       -0.429    14.590    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.828ns (24.531%)  route 2.547ns (75.469%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  counter_reg[11]/Q
                         net (fo=2, routed)           0.860     6.393    counter_reg_n_0_[11]
    SLICE_X37Y32         LUT4 (Prop_lut4_I1_O)        0.124     6.517 f  clk_dividido_i_3/O
                         net (fo=2, routed)           0.411     6.928    clk_dividido_i_3_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.052 f  counter[16]_i_3/O
                         net (fo=1, routed)           0.405     7.457    counter[16]_i_3_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.581 r  counter[16]_i_1/O
                         net (fo=16, routed)          0.871     8.453    clk_dividido
    SLICE_X36Y33         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.438    14.779    clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X36Y33         FDRE (Setup_fdre_C_R)       -0.429    14.590    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.828ns (24.531%)  route 2.547ns (75.469%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  counter_reg[11]/Q
                         net (fo=2, routed)           0.860     6.393    counter_reg_n_0_[11]
    SLICE_X37Y32         LUT4 (Prop_lut4_I1_O)        0.124     6.517 f  clk_dividido_i_3/O
                         net (fo=2, routed)           0.411     6.928    clk_dividido_i_3_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.052 f  counter[16]_i_3/O
                         net (fo=1, routed)           0.405     7.457    counter[16]_i_3_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.581 r  counter[16]_i_1/O
                         net (fo=16, routed)          0.871     8.453    clk_dividido
    SLICE_X36Y33         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.438    14.779    clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X36Y33         FDRE (Setup_fdre_C_R)       -0.429    14.590    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.828ns (24.531%)  route 2.547ns (75.469%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  counter_reg[11]/Q
                         net (fo=2, routed)           0.860     6.393    counter_reg_n_0_[11]
    SLICE_X37Y32         LUT4 (Prop_lut4_I1_O)        0.124     6.517 f  clk_dividido_i_3/O
                         net (fo=2, routed)           0.411     6.928    clk_dividido_i_3_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.052 f  counter[16]_i_3/O
                         net (fo=1, routed)           0.405     7.457    counter[16]_i_3_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.581 r  counter[16]_i_1/O
                         net (fo=16, routed)          0.871     8.453    clk_dividido
    SLICE_X36Y33         FDRE                                         r  counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.438    14.779    clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X36Y33         FDRE (Setup_fdre_C_R)       -0.429    14.590    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.828ns (25.580%)  route 2.409ns (74.420%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  counter_reg[11]/Q
                         net (fo=2, routed)           0.860     6.393    counter_reg_n_0_[11]
    SLICE_X37Y32         LUT4 (Prop_lut4_I1_O)        0.124     6.517 f  clk_dividido_i_3/O
                         net (fo=2, routed)           0.411     6.928    clk_dividido_i_3_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.052 f  counter[16]_i_3/O
                         net (fo=1, routed)           0.405     7.457    counter[16]_i_3_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.581 r  counter[16]_i_1/O
                         net (fo=16, routed)          0.733     8.314    clk_dividido
    SLICE_X36Y32         FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.437    14.778    clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.299    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.429    14.613    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.828ns (25.580%)  route 2.409ns (74.420%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  counter_reg[11]/Q
                         net (fo=2, routed)           0.860     6.393    counter_reg_n_0_[11]
    SLICE_X37Y32         LUT4 (Prop_lut4_I1_O)        0.124     6.517 f  clk_dividido_i_3/O
                         net (fo=2, routed)           0.411     6.928    clk_dividido_i_3_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.052 f  counter[16]_i_3/O
                         net (fo=1, routed)           0.405     7.457    counter[16]_i_3_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.581 r  counter[16]_i_1/O
                         net (fo=16, routed)          0.733     8.314    clk_dividido
    SLICE_X36Y32         FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.437    14.778    clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.299    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.429    14.613    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.828ns (25.580%)  route 2.409ns (74.420%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  counter_reg[11]/Q
                         net (fo=2, routed)           0.860     6.393    counter_reg_n_0_[11]
    SLICE_X37Y32         LUT4 (Prop_lut4_I1_O)        0.124     6.517 f  clk_dividido_i_3/O
                         net (fo=2, routed)           0.411     6.928    clk_dividido_i_3_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.052 f  counter[16]_i_3/O
                         net (fo=1, routed)           0.405     7.457    counter[16]_i_3_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.581 r  counter[16]_i_1/O
                         net (fo=16, routed)          0.733     8.314    clk_dividido
    SLICE_X36Y32         FDRE                                         r  counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.437    14.778    clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.299    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.429    14.613    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.828ns (25.580%)  route 2.409ns (74.420%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  counter_reg[11]/Q
                         net (fo=2, routed)           0.860     6.393    counter_reg_n_0_[11]
    SLICE_X37Y32         LUT4 (Prop_lut4_I1_O)        0.124     6.517 f  clk_dividido_i_3/O
                         net (fo=2, routed)           0.411     6.928    clk_dividido_i_3_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.052 f  counter[16]_i_3/O
                         net (fo=1, routed)           0.405     7.457    counter[16]_i_3_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.581 r  counter[16]_i_1/O
                         net (fo=16, routed)          0.733     8.314    clk_dividido
    SLICE_X36Y32         FDRE                                         r  counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.437    14.778    clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.299    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.429    14.613    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.828ns (26.410%)  route 2.307ns (73.590%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  counter_reg[11]/Q
                         net (fo=2, routed)           0.860     6.393    counter_reg_n_0_[11]
    SLICE_X37Y32         LUT4 (Prop_lut4_I1_O)        0.124     6.517 f  clk_dividido_i_3/O
                         net (fo=2, routed)           0.411     6.928    clk_dividido_i_3_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.052 f  counter[16]_i_3/O
                         net (fo=1, routed)           0.405     7.457    counter[16]_i_3_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.581 r  counter[16]_i_1/O
                         net (fo=16, routed)          0.631     8.212    clk_dividido
    SLICE_X36Y30         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.434    14.775    clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X36Y30         FDRE (Setup_fdre_C_R)       -0.429    14.586    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.828ns (26.410%)  route 2.307ns (73.590%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  counter_reg[11]/Q
                         net (fo=2, routed)           0.860     6.393    counter_reg_n_0_[11]
    SLICE_X37Y32         LUT4 (Prop_lut4_I1_O)        0.124     6.517 f  clk_dividido_i_3/O
                         net (fo=2, routed)           0.411     6.928    clk_dividido_i_3_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.052 f  counter[16]_i_3/O
                         net (fo=1, routed)           0.405     7.457    counter[16]_i_3_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.581 r  counter[16]_i_1/O
                         net (fo=16, routed)          0.631     8.212    clk_dividido
    SLICE_X36Y30         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.434    14.775    clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X36Y30         FDRE (Setup_fdre_C_R)       -0.429    14.586    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  6.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_dividido_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dividido_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.555     1.438    clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  clk_dividido_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  clk_dividido_reg/Q
                         net (fo=11, routed)          0.168     1.747    clk_dividido_reg_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.792 r  clk_dividido_i_1/O
                         net (fo=1, routed)           0.000     1.792    clk_dividido_i_1_n_0
    SLICE_X37Y30         FDRE                                         r  clk_dividido_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.822     1.949    clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  clk_dividido_reg/C
                         clock pessimism             -0.511     1.438    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.091     1.529    clk_dividido_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.714    counter_reg_n_0_[11]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    data0[11]
    SLICE_X36Y32         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.824     1.951    clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.133     1.713    counter_reg_n_0_[7]
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.824 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.824    data0[7]
    SLICE_X36Y31         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.823     1.950    clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.105     1.544    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.134     1.716    counter_reg_n_0_[15]
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.827 r  counter_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.827    data0[15]
    SLICE_X36Y33         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.825     1.952    clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.555     1.438    clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.144     1.724    counter_reg_n_0_[3]
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.835 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    data0[3]
    SLICE_X36Y30         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.822     1.949    clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.714    counter_reg_n_0_[11]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.858 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    data0[12]
    SLICE_X36Y32         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.824     1.951    clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.133     1.713    counter_reg_n_0_[7]
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.857 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    data0[8]
    SLICE_X36Y31         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.823     1.950    clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.105     1.544    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.134     1.716    counter_reg_n_0_[15]
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.860 r  counter_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.860    data0[16]
    SLICE_X36Y33         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.825     1.952    clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.285ns (66.369%)  route 0.144ns (33.631%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.555     1.438    clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.144     1.724    counter_reg_n_0_[3]
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.868 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    data0[4]
    SLICE_X36Y30         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.822     1.949    clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.251ns (57.460%)  route 0.186ns (42.540%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.555     1.438    clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.186     1.765    counter_reg_n_0_[2]
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.875 r  counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.875    data0[2]
    SLICE_X36Y30         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.822     1.949    clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y30   clk_dividido_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y31   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y32   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y32   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y32   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y33   counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y33   counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y33   counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y33   counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y30   clk_dividido_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y30   clk_dividido_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y31   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y32   counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y32   counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y32   counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y30   counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y30   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y30   counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y30   counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y32   counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y32   counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y32   counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y33   counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y33   counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y33   counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y33   counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y32   counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y30   clk_dividido_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y30   clk_dividido_reg/C



