{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570530528688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570530528688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 12:28:48 2019 " "Processing started: Tue Oct 08 12:28:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570530528688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570530528688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PRODIG_RPM -c PRODIG_RPM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PRODIG_RPM -c PRODIG_RPM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570530528688 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1570530529788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gem_rpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gem_rpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gem_RPM-rtl " "Found design unit 1: gem_RPM-rtl" {  } { { "gem_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/gem_RPM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530455 ""} { "Info" "ISGN_ENTITY_NAME" "1 gem_RPM " "Found entity 1: gem_RPM" {  } { { "gem_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/gem_RPM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570530530455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resistor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file resistor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resistor-main " "Found design unit 1: resistor-main" {  } { { "resistor.vhd" "" { Text "D:/Documents/GitHub/prodig/resistor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530464 ""} { "Info" "ISGN_ENTITY_NAME" "1 resistor " "Found entity 1: resistor" {  } { { "resistor.vhd" "" { Text "D:/Documents/GitHub/prodig/resistor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570530530464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Display-test " "Found design unit 1: tb_Display-test" {  } { { "tb_Display.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_Display.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530473 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Display " "Found entity 1: tb_Display" {  } { { "tb_Display.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_Display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570530530473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver_hd44780_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_driver_hd44780_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_driver_hd44780_module-hardware_driver " "Found design unit 1: lcd_driver_hd44780_module-hardware_driver" {  } { { "lcd_driver_hd44780_module.vhd" "" { Text "D:/Documents/GitHub/prodig/lcd_driver_hd44780_module.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530483 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver_hd44780_module " "Found entity 1: lcd_driver_hd44780_module" {  } { { "lcd_driver_hd44780_module.vhd" "" { Text "D:/Documents/GitHub/prodig/lcd_driver_hd44780_module.vhd" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570530530483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-hardware " "Found design unit 1: display-hardware" {  } { { "Display.vhd" "" { Text "D:/Documents/GitHub/prodig/Display.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530492 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "Display.vhd" "" { Text "D:/Documents/GitHub/prodig/Display.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570530530492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division-rtl " "Found design unit 1: division-rtl" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530498 ""} { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570530530498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_rpm_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_rpm_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_RPM_counter-test " "Found design unit 1: tb_RPM_counter-test" {  } { { "tb_RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_RPM_counter.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530505 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_RPM_counter " "Found entity 1: tb_RPM_counter" {  } { { "tb_RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_RPM_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570530530505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_prodig_rpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_prodig_rpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_PRODIG_RPM-test " "Found design unit 1: tb_PRODIG_RPM-test" {  } { { "tb_PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_PRODIG_RPM.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530511 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_PRODIG_RPM " "Found entity 1: tb_PRODIG_RPM" {  } { { "tb_PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_PRODIG_RPM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570530530511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-behav " "Found design unit 1: prescaler-behav" {  } { { "prescaler.vhd" "" { Text "D:/Documents/GitHub/prodig/prescaler.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530517 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.vhd" "" { Text "D:/Documents/GitHub/prodig/prescaler.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570530530517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpm_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rpm_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RPM_counter-main " "Found design unit 1: RPM_counter-main" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530523 ""} { "Info" "ISGN_ENTITY_NAME" "1 RPM_counter " "Found entity 1: RPM_counter" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570530530523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prodig_rpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prodig_rpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRODIG_RPM-code " "Found design unit 1: PRODIG_RPM-code" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530530 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRODIG_RPM " "Found entity 1: PRODIG_RPM" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570530530530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prodig_7_seg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prodig_7_seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prodig_7_seg_decoder-rtl " "Found design unit 1: prodig_7_seg_decoder-rtl" {  } { { "prodig_7_seg_decoder.vhd" "" { Text "D:/Documents/GitHub/prodig/prodig_7_seg_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530537 ""} { "Info" "ISGN_ENTITY_NAME" "1 prodig_7_seg_decoder " "Found entity 1: prodig_7_seg_decoder" {  } { { "prodig_7_seg_decoder.vhd" "" { Text "D:/Documents/GitHub/prodig/prodig_7_seg_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570530530537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ontdender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ontdender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ontdender-arch " "Found design unit 1: ontdender-arch" {  } { { "ontdender.vhd" "" { Text "D:/Documents/GitHub/prodig/ontdender.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530544 ""} { "Info" "ISGN_ENTITY_NAME" "1 ontdender " "Found entity 1: ontdender" {  } { { "ontdender.vhd" "" { Text "D:/Documents/GitHub/prodig/ontdender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570530530544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_bcd-rtl " "Found design unit 1: bin_bcd-rtl" {  } { { "bin_bcd.vhd" "" { Text "D:/Documents/GitHub/prodig/bin_bcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530551 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_bcd " "Found entity 1: bin_bcd" {  } { { "bin_bcd.vhd" "" { Text "D:/Documents/GitHub/prodig/bin_bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570530530551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_rpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max_rpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_rpm-rtl " "Found design unit 1: max_rpm-rtl" {  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530558 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_rpm " "Found entity 1: max_rpm" {  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570530530558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-rtl " "Found design unit 1: timer-rtl" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530564 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570530530564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570530530564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PRODIG_RPM " "Elaborating entity \"PRODIG_RPM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1570530530653 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seconds_max PRODIG_RPM.vhd(83) " "Verilog HDL or VHDL warning at PRODIG_RPM.vhd(83): object \"seconds_max\" assigned a value but never read" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1570530530655 "|PRODIG_RPM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minutes_max PRODIG_RPM.vhd(84) " "Verilog HDL or VHDL warning at PRODIG_RPM.vhd(84): object \"minutes_max\" assigned a value but never read" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1570530530655 "|PRODIG_RPM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUTTON PRODIG_RPM.vhd(252) " "VHDL Process Statement warning at PRODIG_RPM.vhd(252): signal \"BUTTON\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570530530656 "|PRODIG_RPM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RPM_counter RPM_counter:u0 " "Elaborating entity \"RPM_counter\" for hierarchy \"RPM_counter:u0\"" {  } { { "PRODIG_RPM.vhd" "u0" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570530530660 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hall_sens RPM_counter.vhd(36) " "VHDL Process Statement warning at RPM_counter.vhd(36): signal \"hall_sens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570530530663 "|PRODIG_RPM|RPM_counter:u0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "omwentel99 RPM_counter.vhd(21) " "VHDL Process Statement warning at RPM_counter.vhd(21): inferring latch(es) for signal or variable \"omwentel99\", which holds its previous value in one or more paths through the process" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570530530663 "|PRODIG_RPM|RPM_counter:u0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "omwentel255 RPM_counter.vhd(21) " "VHDL Process Statement warning at RPM_counter.vhd(21): inferring latch(es) for signal or variable \"omwentel255\", which holds its previous value in one or more paths through the process" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570530530663 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel255\[0\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel255\[0\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530663 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel255\[1\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel255\[1\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530664 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel255\[2\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel255\[2\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530664 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel255\[3\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel255\[3\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530664 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel255\[4\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel255\[4\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530664 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel255\[5\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel255\[5\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530664 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel255\[6\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel255\[6\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530664 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel255\[7\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel255\[7\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530664 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel99\[0\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel99\[0\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530664 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel99\[1\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel99\[1\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530664 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel99\[2\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel99\[2\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530665 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel99\[3\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel99\[3\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530665 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel99\[4\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel99\[4\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530665 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel99\[5\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel99\[5\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530665 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel99\[6\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel99\[6\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530666 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel99\[7\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel99\[7\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530666 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler prescaler:u1 " "Elaborating entity \"prescaler\" for hierarchy \"prescaler:u1\"" {  } { { "PRODIG_RPM.vhd" "u1" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570530530672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prodig_7_seg_decoder prodig_7_seg_decoder:u2 " "Elaborating entity \"prodig_7_seg_decoder\" for hierarchy \"prodig_7_seg_decoder:u2\"" {  } { { "PRODIG_RPM.vhd" "u2" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570530530676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:u4 " "Elaborating entity \"display\" for hierarchy \"display:u4\"" {  } { { "PRODIG_RPM.vhd" "u4" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570530530682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver_hd44780_module display:u4\|lcd_driver_hd44780_module:lcdm " "Elaborating entity \"lcd_driver_hd44780_module\" for hierarchy \"display:u4\|lcd_driver_hd44780_module:lcdm\"" {  } { { "Display.vhd" "lcdm" { Text "D:/Documents/GitHub/prodig/Display.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570530530695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_bcd display:u4\|bin_bcd:RPM2bcd " "Elaborating entity \"bin_bcd\" for hierarchy \"display:u4\|bin_bcd:RPM2bcd\"" {  } { { "Display.vhd" "RPM2bcd" { Text "D:/Documents/GitHub/prodig/Display.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570530530704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division division:u5 " "Elaborating entity \"division\" for hierarchy \"division:u5\"" {  } { { "PRODIG_RPM.vhd" "u5" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570530530726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_rpm max_rpm:u6 " "Elaborating entity \"max_rpm\" for hierarchy \"max_rpm:u6\"" {  } { { "PRODIG_RPM.vhd" "u6" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570530530731 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "areset Max_rpm.vhd(22) " "VHDL Process Statement warning at Max_rpm.vhd(22): signal \"areset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570530530732 "|PRODIG_RPM|max_rpm:u6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rpm_int Max_rpm.vhd(26) " "VHDL Process Statement warning at Max_rpm.vhd(26): signal \"rpm_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570530530732 "|PRODIG_RPM|max_rpm:u6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rpm_int Max_rpm.vhd(27) " "VHDL Process Statement warning at Max_rpm.vhd(27): signal \"rpm_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570530530732 "|PRODIG_RPM|max_rpm:u6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rpm_max_int Max_rpm.vhd(18) " "VHDL Process Statement warning at Max_rpm.vhd(18): inferring latch(es) for signal or variable \"rpm_max_int\", which holds its previous value in one or more paths through the process" {  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570530530732 "|PRODIG_RPM|max_rpm:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rpm_max_int\[0\] Max_rpm.vhd(22) " "Inferred latch for \"rpm_max_int\[0\]\" at Max_rpm.vhd(22)" {  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530733 "|PRODIG_RPM|max_rpm:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rpm_max_int\[1\] Max_rpm.vhd(22) " "Inferred latch for \"rpm_max_int\[1\]\" at Max_rpm.vhd(22)" {  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530733 "|PRODIG_RPM|max_rpm:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rpm_max_int\[2\] Max_rpm.vhd(22) " "Inferred latch for \"rpm_max_int\[2\]\" at Max_rpm.vhd(22)" {  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530733 "|PRODIG_RPM|max_rpm:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rpm_max_int\[3\] Max_rpm.vhd(22) " "Inferred latch for \"rpm_max_int\[3\]\" at Max_rpm.vhd(22)" {  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530733 "|PRODIG_RPM|max_rpm:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rpm_max_int\[4\] Max_rpm.vhd(22) " "Inferred latch for \"rpm_max_int\[4\]\" at Max_rpm.vhd(22)" {  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530733 "|PRODIG_RPM|max_rpm:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rpm_max_int\[5\] Max_rpm.vhd(22) " "Inferred latch for \"rpm_max_int\[5\]\" at Max_rpm.vhd(22)" {  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530733 "|PRODIG_RPM|max_rpm:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rpm_max_int\[6\] Max_rpm.vhd(22) " "Inferred latch for \"rpm_max_int\[6\]\" at Max_rpm.vhd(22)" {  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530733 "|PRODIG_RPM|max_rpm:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rpm_max_int\[7\] Max_rpm.vhd(22) " "Inferred latch for \"rpm_max_int\[7\]\" at Max_rpm.vhd(22)" {  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530733 "|PRODIG_RPM|max_rpm:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:u7 " "Elaborating entity \"timer\" for hierarchy \"timer:u7\"" {  } { { "PRODIG_RPM.vhd" "u7" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570530530737 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_int Timer.vhd(66) " "VHDL Process Statement warning at Timer.vhd(66): signal \"seconds_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570530530739 "|PRODIG_RPM|timer:u7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_int Timer.vhd(67) " "VHDL Process Statement warning at Timer.vhd(67): signal \"minutes_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570530530739 "|PRODIG_RPM|timer:u7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rpm_max Timer.vhd(68) " "VHDL Process Statement warning at Timer.vhd(68): signal \"rpm_max\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570530530739 "|PRODIG_RPM|timer:u7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_int Timer.vhd(69) " "VHDL Process Statement warning at Timer.vhd(69): signal \"minutes_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570530530739 "|PRODIG_RPM|timer:u7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_int Timer.vhd(70) " "VHDL Process Statement warning at Timer.vhd(70): signal \"seconds_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570530530739 "|PRODIG_RPM|timer:u7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seconds_max Timer.vhd(30) " "VHDL Process Statement warning at Timer.vhd(30): inferring latch(es) for signal or variable \"seconds_max\", which holds its previous value in one or more paths through the process" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570530530739 "|PRODIG_RPM|timer:u7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "minutes_max Timer.vhd(30) " "VHDL Process Statement warning at Timer.vhd(30): inferring latch(es) for signal or variable \"minutes_max\", which holds its previous value in one or more paths through the process" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570530530739 "|PRODIG_RPM|timer:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_max\[0\] Timer.vhd(30) " "Inferred latch for \"minutes_max\[0\]\" at Timer.vhd(30)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530739 "|PRODIG_RPM|timer:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_max\[1\] Timer.vhd(30) " "Inferred latch for \"minutes_max\[1\]\" at Timer.vhd(30)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530739 "|PRODIG_RPM|timer:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_max\[2\] Timer.vhd(30) " "Inferred latch for \"minutes_max\[2\]\" at Timer.vhd(30)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530739 "|PRODIG_RPM|timer:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_max\[3\] Timer.vhd(30) " "Inferred latch for \"minutes_max\[3\]\" at Timer.vhd(30)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530739 "|PRODIG_RPM|timer:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_max\[4\] Timer.vhd(30) " "Inferred latch for \"minutes_max\[4\]\" at Timer.vhd(30)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530739 "|PRODIG_RPM|timer:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_max\[5\] Timer.vhd(30) " "Inferred latch for \"minutes_max\[5\]\" at Timer.vhd(30)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530739 "|PRODIG_RPM|timer:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_max\[0\] Timer.vhd(30) " "Inferred latch for \"seconds_max\[0\]\" at Timer.vhd(30)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530739 "|PRODIG_RPM|timer:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_max\[1\] Timer.vhd(30) " "Inferred latch for \"seconds_max\[1\]\" at Timer.vhd(30)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530739 "|PRODIG_RPM|timer:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_max\[2\] Timer.vhd(30) " "Inferred latch for \"seconds_max\[2\]\" at Timer.vhd(30)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530740 "|PRODIG_RPM|timer:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_max\[3\] Timer.vhd(30) " "Inferred latch for \"seconds_max\[3\]\" at Timer.vhd(30)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530740 "|PRODIG_RPM|timer:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_max\[4\] Timer.vhd(30) " "Inferred latch for \"seconds_max\[4\]\" at Timer.vhd(30)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530740 "|PRODIG_RPM|timer:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_max\[5\] Timer.vhd(30) " "Inferred latch for \"seconds_max\[5\]\" at Timer.vhd(30)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570530530740 "|PRODIG_RPM|timer:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gem_RPM gem_RPM:u8 " "Elaborating entity \"gem_RPM\" for hierarchy \"gem_RPM:u8\"" {  } { { "PRODIG_RPM.vhd" "u8" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570530530745 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "areset gem_RPM.vhd(27) " "VHDL Process Statement warning at gem_RPM.vhd(27): signal \"areset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gem_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/gem_RPM.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570530530746 "|PRODIG_RPM|gem_RPM:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resistor resistor:u9 " "Elaborating entity \"resistor\" for hierarchy \"resistor:u9\"" {  } { { "PRODIG_RPM.vhd" "u9" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570530530751 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "res_up resistor.vhd(11) " "VHDL Signal Declaration warning at resistor.vhd(11): used implicit default value for signal \"res_up\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "resistor.vhd" "" { Text "D:/Documents/GitHub/prodig/resistor.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1570530530753 "|PRODIG_RPM|resistor:u9"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "res_down resistor.vhd(12) " "VHDL Signal Declaration warning at resistor.vhd(12): used implicit default value for signal \"res_down\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "resistor.vhd" "" { Text "D:/Documents/GitHub/prodig/resistor.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1570530530753 "|PRODIG_RPM|resistor:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "areset resistor.vhd(40) " "VHDL Process Statement warning at resistor.vhd(40): signal \"areset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resistor.vhd" "" { Text "D:/Documents/GitHub/prodig/resistor.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570530530753 "|PRODIG_RPM|resistor:u9"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RPM_counter:u0\|omwentel255\[7\] " "Latch RPM_counter:u0\|omwentel255\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RPM_counter:u0\|Equal0~synth " "Ports D and ENA on the latch are fed by the same signal RPM_counter:u0\|Equal0~synth" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570530532633 ""}  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570530532633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RPM_counter:u0\|omwentel255\[5\] " "Latch RPM_counter:u0\|omwentel255\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RPM_counter:u0\|Equal0~synth " "Ports D and ENA on the latch are fed by the same signal RPM_counter:u0\|Equal0~synth" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570530532633 ""}  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570530532633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RPM_counter:u0\|omwentel255\[6\] " "Latch RPM_counter:u0\|omwentel255\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RPM_counter:u0\|Equal0~synth " "Ports D and ENA on the latch are fed by the same signal RPM_counter:u0\|Equal0~synth" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570530532634 ""}  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570530532634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RPM_counter:u0\|omwentel255\[4\] " "Latch RPM_counter:u0\|omwentel255\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RPM_counter:u0\|Equal0~synth " "Ports D and ENA on the latch are fed by the same signal RPM_counter:u0\|Equal0~synth" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570530532634 ""}  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570530532634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RPM_counter:u0\|omwentel255\[3\] " "Latch RPM_counter:u0\|omwentel255\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RPM_counter:u0\|Equal0~synth " "Ports D and ENA on the latch are fed by the same signal RPM_counter:u0\|Equal0~synth" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570530532634 ""}  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570530532634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RPM_counter:u0\|omwentel255\[2\] " "Latch RPM_counter:u0\|omwentel255\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RPM_counter:u0\|Equal0~synth " "Ports D and ENA on the latch are fed by the same signal RPM_counter:u0\|Equal0~synth" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570530532634 ""}  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570530532634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RPM_counter:u0\|omwentel255\[0\] " "Latch RPM_counter:u0\|omwentel255\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RPM_counter:u0\|Equal0~synth " "Ports D and ENA on the latch are fed by the same signal RPM_counter:u0\|Equal0~synth" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570530532634 ""}  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570530532634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RPM_counter:u0\|omwentel255\[1\] " "Latch RPM_counter:u0\|omwentel255\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RPM_counter:u0\|Equal0~synth " "Ports D and ENA on the latch are fed by the same signal RPM_counter:u0\|Equal0~synth" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570530532634 ""}  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570530532634 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 48 -1 0 } } { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 29 -1 0 } } { "Display.vhd" "" { Text "D:/Documents/GitHub/prodig/Display.vhd" 206 -1 0 } } { "lcd_driver_hd44780_module.vhd" "" { Text "D:/Documents/GitHub/prodig/lcd_driver_hd44780_module.vhd" 130 -1 0 } } { "gem_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/gem_RPM.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1570530532642 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1570530532642 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[1\] GND " "Pin \"HEX2_D\[1\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX2_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[0\] VCC " "Pin \"HEX3_D\[0\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX3_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[1\] VCC " "Pin \"HEX3_D\[1\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX3_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[2\] VCC " "Pin \"HEX3_D\[2\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX3_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[3\] VCC " "Pin \"HEX3_D\[3\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX3_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[4\] VCC " "Pin \"HEX3_D\[4\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[5\] VCC " "Pin \"HEX3_D\[5\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX3_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[6\] VCC " "Pin \"HEX3_D\[6\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX3_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[0\] VCC " "Pin \"HEX4_D\[0\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX4_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[1\] VCC " "Pin \"HEX4_D\[1\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX4_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[2\] VCC " "Pin \"HEX4_D\[2\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX4_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[3\] VCC " "Pin \"HEX4_D\[3\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX4_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[4\] VCC " "Pin \"HEX4_D\[4\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX4_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[5\] VCC " "Pin \"HEX4_D\[5\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX4_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[6\] VCC " "Pin \"HEX4_D\[6\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX4_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[0\] VCC " "Pin \"HEX5_D\[0\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX5_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[1\] VCC " "Pin \"HEX5_D\[1\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX5_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[2\] VCC " "Pin \"HEX5_D\[2\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX5_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[3\] VCC " "Pin \"HEX5_D\[3\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX5_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[4\] VCC " "Pin \"HEX5_D\[4\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX5_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[5\] VCC " "Pin \"HEX5_D\[5\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX5_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[6\] VCC " "Pin \"HEX5_D\[6\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX5_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[0\] VCC " "Pin \"HEX6_D\[0\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX6_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[1\] VCC " "Pin \"HEX6_D\[1\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX6_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[2\] VCC " "Pin \"HEX6_D\[2\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX6_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[3\] VCC " "Pin \"HEX6_D\[3\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX6_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[4\] VCC " "Pin \"HEX6_D\[4\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX6_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[5\] VCC " "Pin \"HEX6_D\[5\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX6_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[6\] VCC " "Pin \"HEX6_D\[6\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX6_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[0\] VCC " "Pin \"HEX7_D\[0\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX7_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[1\] VCC " "Pin \"HEX7_D\[1\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX7_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[2\] VCC " "Pin \"HEX7_D\[2\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX7_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[3\] VCC " "Pin \"HEX7_D\[3\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX7_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[4\] VCC " "Pin \"HEX7_D\[4\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX7_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[5\] VCC " "Pin \"HEX7_D\[5\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX7_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[6\] VCC " "Pin \"HEX7_D\[6\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX7_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_DP VCC " "Pin \"HEX0_DP\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX0_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_DP VCC " "Pin \"HEX1_DP\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX1_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_DP VCC " "Pin \"HEX2_DP\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX2_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_DP VCC " "Pin \"HEX3_DP\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX3_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_DP VCC " "Pin \"HEX4_DP\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX4_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_DP VCC " "Pin \"HEX5_DP\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX5_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_DP VCC " "Pin \"HEX6_DP\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX6_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_DP VCC " "Pin \"HEX7_DP\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|HEX7_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570530535565 "|PRODIG_RPM|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1570530535565 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1570530538071 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538071 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[0\] " "No output dependent on input pin \"BUTTON\[0\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|BUTTON[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[1\] " "No output dependent on input pin \"BUTTON\[1\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|BUTTON[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[2\] " "No output dependent on input pin \"BUTTON\[2\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|BUTTON[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KNOP\[1\] " "No output dependent on input pin \"KNOP\[1\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|KNOP[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KNOP\[4\] " "No output dependent on input pin \"KNOP\[4\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|KNOP[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KNOP\[5\] " "No output dependent on input pin \"KNOP\[5\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570530538248 "|PRODIG_RPM|KNOP[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1570530538248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1217 " "Implemented 1217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1570530538251 ""} { "Info" "ICUT_CUT_TM_OPINS" "114 " "Implemented 114 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1570530538251 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1570530538251 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1056 " "Implemented 1056 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1570530538251 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1570530538251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570530538298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 12:28:58 2019 " "Processing ended: Tue Oct 08 12:28:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570530538298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570530538298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570530538298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570530538298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570530540602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570530540603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 12:28:59 2019 " "Processing started: Tue Oct 08 12:28:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570530540603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1570530540603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PRODIG_RPM -c PRODIG_RPM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PRODIG_RPM -c PRODIG_RPM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1570530540604 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1570530540916 ""}
{ "Info" "0" "" "Project  = PRODIG_RPM" {  } {  } 0 0 "Project  = PRODIG_RPM" 0 0 "Fitter" 0 0 1570530540917 ""}
{ "Info" "0" "" "Revision = PRODIG_RPM" {  } {  } 0 0 "Revision = PRODIG_RPM" 0 0 "Fitter" 0 0 1570530540917 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1570530541095 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PRODIG_RPM EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"PRODIG_RPM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1570530541116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570530541170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570530541170 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1570530541336 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1570530541355 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1570530542611 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 2266 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1570530542615 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 2267 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1570530542615 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1570530542615 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 161 " "No exact pin location assignment(s) for 24 pins of 161 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[0\] " "Pin tix_mem_sim\[0\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[0] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[1\] " "Pin tix_mem_sim\[1\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[1] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[2\] " "Pin tix_mem_sim\[2\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[2] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[3\] " "Pin tix_mem_sim\[3\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[3] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[4\] " "Pin tix_mem_sim\[4\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[4] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[5\] " "Pin tix_mem_sim\[5\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[5] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[6\] " "Pin tix_mem_sim\[6\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[6] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[7\] " "Pin tix_mem_sim\[7\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[7] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[8\] " "Pin tix_mem_sim\[8\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[8] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[9\] " "Pin tix_mem_sim\[9\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[9] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[10\] " "Pin tix_mem_sim\[10\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[10] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[11\] " "Pin tix_mem_sim\[11\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[11] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[12\] " "Pin tix_mem_sim\[12\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[12] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[13\] " "Pin tix_mem_sim\[13\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[13] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[14\] " "Pin tix_mem_sim\[14\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[14] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tix_mem_sim\[15\] " "Pin tix_mem_sim\[15\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { tix_mem_sim[15] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tix_mem_sim[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rpm_mem_sim\[0\] " "Pin rpm_mem_sim\[0\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { rpm_mem_sim[0] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 44 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rpm_mem_sim[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rpm_mem_sim\[1\] " "Pin rpm_mem_sim\[1\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { rpm_mem_sim[1] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 44 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rpm_mem_sim[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rpm_mem_sim\[2\] " "Pin rpm_mem_sim\[2\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { rpm_mem_sim[2] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 44 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rpm_mem_sim[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rpm_mem_sim\[3\] " "Pin rpm_mem_sim\[3\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { rpm_mem_sim[3] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 44 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rpm_mem_sim[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rpm_mem_sim\[4\] " "Pin rpm_mem_sim\[4\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { rpm_mem_sim[4] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 44 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rpm_mem_sim[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rpm_mem_sim\[5\] " "Pin rpm_mem_sim\[5\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { rpm_mem_sim[5] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 44 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rpm_mem_sim[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rpm_mem_sim\[6\] " "Pin rpm_mem_sim\[6\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { rpm_mem_sim[6] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 44 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rpm_mem_sim[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rpm_mem_sim\[7\] " "Pin rpm_mem_sim\[7\] not assigned to an exact location on the device" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { rpm_mem_sim[7] } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 44 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rpm_mem_sim[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570530542838 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1570530542838 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1570530543064 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PRODIG_RPM.sdc " "Synopsys Design Constraints File file not found: 'PRODIG_RPM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1570530543066 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1570530543067 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1570530543081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "prescaler:u1\|clkint  " "Automatically promoted node prescaler:u1\|clkint " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570530543144 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:u5\|rpm_mem\[1\] " "Destination node division:u5\|rpm_mem\[1\]" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 34 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { division:u5|rpm_mem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570530543144 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:u5\|rpm_mem\[2\] " "Destination node division:u5\|rpm_mem\[2\]" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 34 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { division:u5|rpm_mem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570530543144 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:u5\|rpm_mem\[3\] " "Destination node division:u5\|rpm_mem\[3\]" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 34 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { division:u5|rpm_mem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570530543144 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:u5\|rpm_mem\[4\] " "Destination node division:u5\|rpm_mem\[4\]" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 34 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { division:u5|rpm_mem[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570530543144 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:u5\|rpm_mem\[5\] " "Destination node division:u5\|rpm_mem\[5\]" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 34 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { division:u5|rpm_mem[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570530543144 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:u5\|rpm_mem\[6\] " "Destination node division:u5\|rpm_mem\[6\]" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 34 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { division:u5|rpm_mem[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570530543144 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:u5\|rpm_mem\[7\] " "Destination node division:u5\|rpm_mem\[7\]" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 34 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { division:u5|rpm_mem[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570530543144 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "prescaler:u1\|clkint~0 " "Destination node prescaler:u1\|clkint~0" {  } { { "prescaler.vhd" "" { Text "D:/Documents/GitHub/prodig/prescaler.vhd" 46 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { prescaler:u1|clkint~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 1218 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570530543144 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1570530543144 ""}  } { { "prescaler.vhd" "" { Text "D:/Documents/GitHub/prodig/prescaler.vhd" 46 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { prescaler:u1|clkint } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 787 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570530543144 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570530543145 ""}  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/program/altera13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program/altera13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 23 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570530543145 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "max_rpm:u6\|LessThan0~14  " "Automatically promoted node max_rpm:u6\|LessThan0~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570530543146 ""}  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 26 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { max_rpm:u6|LessThan0~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 2012 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570530543146 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RPM_counter:u0\|omwentel255\[7\]~3  " "Automatically promoted node RPM_counter:u0\|omwentel255\[7\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570530543146 ""}  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RPM_counter:u0|omwentel255[7]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 1941 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570530543146 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1570530543358 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570530543360 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570530543360 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570530543362 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570530543364 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1570530543366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1570530543367 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1570530543368 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1570530543411 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1570530543413 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1570530543413 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 0 24 0 " "Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 0 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1570530543437 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1570530543437 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1570530543437 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 81 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570530543440 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 46 33 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 46 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570530543440 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570530543440 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570530543440 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 31 54 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570530543440 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 22 59 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570530543440 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 12 62 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570530543440 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 24 48 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570530543440 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1570530543440 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1570530543440 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570530543520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1570530547858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570530548639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1570530548653 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1570530552559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570530552559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1570530552760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X60_Y26 X71_Y38 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38" {  } { { "loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38"} 60 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1570530556416 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1570530556416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570530558354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1570530558357 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1570530558357 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.11 " "Total time spent on timing analysis during the Fitter is 2.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1570530558395 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570530558401 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "122 " "Found 122 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[0\] 0 " "Pin \"HEX0_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[1\] 0 " "Pin \"HEX0_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[2\] 0 " "Pin \"HEX0_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[3\] 0 " "Pin \"HEX0_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[4\] 0 " "Pin \"HEX0_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[5\] 0 " "Pin \"HEX0_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[6\] 0 " "Pin \"HEX0_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[0\] 0 " "Pin \"HEX1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[1\] 0 " "Pin \"HEX1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[2\] 0 " "Pin \"HEX1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[3\] 0 " "Pin \"HEX1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[4\] 0 " "Pin \"HEX1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[5\] 0 " "Pin \"HEX1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[6\] 0 " "Pin \"HEX1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[0\] 0 " "Pin \"HEX2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[1\] 0 " "Pin \"HEX2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[2\] 0 " "Pin \"HEX2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[3\] 0 " "Pin \"HEX2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[4\] 0 " "Pin \"HEX2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[5\] 0 " "Pin \"HEX2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[6\] 0 " "Pin \"HEX2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[0\] 0 " "Pin \"HEX3_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[1\] 0 " "Pin \"HEX3_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[2\] 0 " "Pin \"HEX3_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[3\] 0 " "Pin \"HEX3_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[4\] 0 " "Pin \"HEX3_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[5\] 0 " "Pin \"HEX3_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[6\] 0 " "Pin \"HEX3_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[0\] 0 " "Pin \"HEX4_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[1\] 0 " "Pin \"HEX4_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[2\] 0 " "Pin \"HEX4_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[3\] 0 " "Pin \"HEX4_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[4\] 0 " "Pin \"HEX4_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[5\] 0 " "Pin \"HEX4_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[6\] 0 " "Pin \"HEX4_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[0\] 0 " "Pin \"HEX5_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[1\] 0 " "Pin \"HEX5_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[2\] 0 " "Pin \"HEX5_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[3\] 0 " "Pin \"HEX5_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[4\] 0 " "Pin \"HEX5_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[5\] 0 " "Pin \"HEX5_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[6\] 0 " "Pin \"HEX5_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[0\] 0 " "Pin \"HEX6_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[1\] 0 " "Pin \"HEX6_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[2\] 0 " "Pin \"HEX6_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[3\] 0 " "Pin \"HEX6_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[4\] 0 " "Pin \"HEX6_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[5\] 0 " "Pin \"HEX6_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[6\] 0 " "Pin \"HEX6_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[0\] 0 " "Pin \"HEX7_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[1\] 0 " "Pin \"HEX7_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[2\] 0 " "Pin \"HEX7_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[3\] 0 " "Pin \"HEX7_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[4\] 0 " "Pin \"HEX7_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[5\] 0 " "Pin \"HEX7_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[6\] 0 " "Pin \"HEX7_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_DP 0 " "Pin \"HEX0_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_DP 0 " "Pin \"HEX1_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_DP 0 " "Pin \"HEX2_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_DP 0 " "Pin \"HEX3_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_DP 0 " "Pin \"HEX4_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_DP 0 " "Pin \"HEX5_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_DP 0 " "Pin \"HEX6_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_DP 0 " "Pin \"HEX7_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[0\] 0 " "Pin \"tix_mem_sim\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[1\] 0 " "Pin \"tix_mem_sim\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[2\] 0 " "Pin \"tix_mem_sim\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[3\] 0 " "Pin \"tix_mem_sim\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[4\] 0 " "Pin \"tix_mem_sim\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[5\] 0 " "Pin \"tix_mem_sim\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[6\] 0 " "Pin \"tix_mem_sim\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[7\] 0 " "Pin \"tix_mem_sim\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[8\] 0 " "Pin \"tix_mem_sim\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[9\] 0 " "Pin \"tix_mem_sim\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[10\] 0 " "Pin \"tix_mem_sim\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[11\] 0 " "Pin \"tix_mem_sim\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[12\] 0 " "Pin \"tix_mem_sim\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[13\] 0 " "Pin \"tix_mem_sim\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[14\] 0 " "Pin \"tix_mem_sim\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tix_mem_sim\[15\] 0 " "Pin \"tix_mem_sim\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rpm_mem_sim\[0\] 0 " "Pin \"rpm_mem_sim\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rpm_mem_sim\[1\] 0 " "Pin \"rpm_mem_sim\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rpm_mem_sim\[2\] 0 " "Pin \"rpm_mem_sim\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rpm_mem_sim\[3\] 0 " "Pin \"rpm_mem_sim\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rpm_mem_sim\[4\] 0 " "Pin \"rpm_mem_sim\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rpm_mem_sim\[5\] 0 " "Pin \"rpm_mem_sim\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rpm_mem_sim\[6\] 0 " "Pin \"rpm_mem_sim\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rpm_mem_sim\[7\] 0 " "Pin \"rpm_mem_sim\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOTOR_UP 0 " "Pin \"MOTOR_UP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOTOR_DOWN 0 " "Pin \"MOTOR_DOWN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD 0 " "Pin \"RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Convstart 0 " "Pin \"Convstart\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1570530558443 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1570530558443 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570530558895 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570530558983 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570530559452 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570530560050 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1570530560301 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/GitHub/prodig/output_files/PRODIG_RPM.fit.smsg " "Generated suppressed messages file D:/Documents/GitHub/prodig/output_files/PRODIG_RPM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1570530560514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570530560935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 12:29:20 2019 " "Processing ended: Tue Oct 08 12:29:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570530560935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570530560935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570530560935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1570530560935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1570530562363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570530562364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 12:29:22 2019 " "Processing started: Tue Oct 08 12:29:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570530562364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1570530562364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PRODIG_RPM -c PRODIG_RPM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PRODIG_RPM -c PRODIG_RPM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1570530562364 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1570530565471 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1570530565605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4579 " "Peak virtual memory: 4579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570530566749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 12:29:26 2019 " "Processing ended: Tue Oct 08 12:29:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570530566749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570530566749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570530566749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1570530566749 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1570530567484 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1570530568630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570530568631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 12:29:27 2019 " "Processing started: Tue Oct 08 12:29:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570530568631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570530568631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PRODIG_RPM -c PRODIG_RPM " "Command: quartus_sta PRODIG_RPM -c PRODIG_RPM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570530568632 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1570530568972 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1570530569328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1570530569378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1570530569378 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1570530569561 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PRODIG_RPM.sdc " "Synopsys Design Constraints File file not found: 'PRODIG_RPM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1570530569587 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1570530569588 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name prescaler:u1\|clkint prescaler:u1\|clkint " "create_clock -period 1.000 -name prescaler:u1\|clkint prescaler:u1\|clkint" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hall_sens hall_sens " "create_clock -period 1.000 -name hall_sens hall_sens" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name division:u5\|rpm_mem\[0\] division:u5\|rpm_mem\[0\] " "create_clock -period 1.000 -name division:u5\|rpm_mem\[0\] division:u5\|rpm_mem\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569594 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569594 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1570530569606 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1570530569626 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1570530569646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.253 " "Worst-case setup slack is -7.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.253      -527.747 CLOCK_50  " "   -7.253      -527.747 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.428      -603.701 prescaler:u1\|clkint  " "   -4.428      -603.701 prescaler:u1\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.377       -45.484 hall_sens  " "   -3.377       -45.484 hall_sens " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.953         0.000 division:u5\|rpm_mem\[0\]  " "    1.953         0.000 division:u5\|rpm_mem\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570530569651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.255 " "Worst-case hold slack is -4.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.255       -20.429 division:u5\|rpm_mem\[0\]  " "   -4.255       -20.429 division:u5\|rpm_mem\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.678        -4.234 CLOCK_50  " "   -2.678        -4.234 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.025       -15.566 prescaler:u1\|clkint  " "   -2.025       -15.566 prescaler:u1\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405        -1.517 hall_sens  " "   -0.405        -1.517 hall_sens " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570530569659 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1570530569662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1570530569665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -186.380 CLOCK_50  " "   -1.380      -186.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 hall_sens  " "   -1.222        -1.222 hall_sens " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -221.000 prescaler:u1\|clkint  " "   -0.500      -221.000 prescaler:u1\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 division:u5\|rpm_mem\[0\]  " "    0.500         0.000 division:u5\|rpm_mem\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570530569668 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1570530569831 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1570530569833 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1570530569883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.068 " "Worst-case setup slack is -3.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.068      -148.072 CLOCK_50  " "   -3.068      -148.072 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880      -170.575 prescaler:u1\|clkint  " "   -1.880      -170.575 prescaler:u1\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.894       -10.281 hall_sens  " "   -0.894       -10.281 hall_sens " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.424         0.000 division:u5\|rpm_mem\[0\]  " "    1.424         0.000 division:u5\|rpm_mem\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570530569889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.281 " "Worst-case hold slack is -2.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.281        -9.371 division:u5\|rpm_mem\[0\]  " "   -2.281        -9.371 division:u5\|rpm_mem\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.668        -4.685 CLOCK_50  " "   -1.668        -4.685 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.424       -18.821 prescaler:u1\|clkint  " "   -1.424       -18.821 prescaler:u1\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.607        -3.977 hall_sens  " "   -0.607        -3.977 hall_sens " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570530569899 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1570530569906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1570530569912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -186.380 CLOCK_50  " "   -1.380      -186.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 hall_sens  " "   -1.222        -1.222 hall_sens " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -221.000 prescaler:u1\|clkint  " "   -0.500      -221.000 prescaler:u1\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 division:u5\|rpm_mem\[0\]  " "    0.500         0.000 division:u5\|rpm_mem\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570530569917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570530569917 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1570530570103 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1570530570150 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1570530570151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570530570288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 12:29:30 2019 " "Processing ended: Tue Oct 08 12:29:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570530570288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570530570288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570530570288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570530570288 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570530571553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570530571554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 12:29:31 2019 " "Processing started: Tue Oct 08 12:29:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570530571554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570530571554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PRODIG_RPM -c PRODIG_RPM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PRODIG_RPM -c PRODIG_RPM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570530571554 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "PRODIG_RPM.vho\", \"PRODIG_RPM_fast.vho PRODIG_RPM_vhd.sdo PRODIG_RPM_vhd_fast.sdo D:/Documents/GitHub/prodig/simulation/modelsim/ simulation " "Generated files \"PRODIG_RPM.vho\", \"PRODIG_RPM_fast.vho\", \"PRODIG_RPM_vhd.sdo\" and \"PRODIG_RPM_vhd_fast.sdo\" in directory \"D:/Documents/GitHub/prodig/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1570530572724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570530572802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 12:29:32 2019 " "Processing ended: Tue Oct 08 12:29:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570530572802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570530572802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570530572802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570530572802 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 127 s " "Quartus II Full Compilation was successful. 0 errors, 127 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570530573548 ""}
