// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _FFT_stages_HH_
#define _FFT_stages_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "FFT_faddfsub_32ns_32ns_32_5_full_dsp_1.h"
#include "FFT_fadd_32ns_32ns_32_5_full_dsp_1.h"
#include "FFT_fsub_32ns_32ns_32_5_full_dsp_1.h"
#include "FFT_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "FFT_mux_42_32_1_1.h"
#include "FFT_stages_temp1_real.h"
#include "FFT_stages_temp2_real.h"

namespace ap_rtl {

struct FFT_stages : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > FFT_input_real_address0;
    sc_out< sc_logic > FFT_input_real_ce0;
    sc_in< sc_lv<32> > FFT_input_real_q0;
    sc_out< sc_lv<3> > FFT_input_real_address1;
    sc_out< sc_logic > FFT_input_real_ce1;
    sc_in< sc_lv<32> > FFT_input_real_q1;
    sc_out< sc_lv<3> > FFT_input_imag_address0;
    sc_out< sc_logic > FFT_input_imag_ce0;
    sc_in< sc_lv<32> > FFT_input_imag_q0;
    sc_out< sc_lv<3> > FFT_input_imag_address1;
    sc_out< sc_logic > FFT_input_imag_ce1;
    sc_in< sc_lv<32> > FFT_input_imag_q1;
    sc_out< sc_lv<3> > FFT_output_real_address0;
    sc_out< sc_logic > FFT_output_real_ce0;
    sc_out< sc_logic > FFT_output_real_we0;
    sc_out< sc_lv<32> > FFT_output_real_d0;
    sc_out< sc_lv<3> > FFT_output_real_address1;
    sc_out< sc_logic > FFT_output_real_ce1;
    sc_out< sc_logic > FFT_output_real_we1;
    sc_out< sc_lv<32> > FFT_output_real_d1;
    sc_out< sc_lv<3> > FFT_output_imag_address0;
    sc_out< sc_logic > FFT_output_imag_ce0;
    sc_out< sc_logic > FFT_output_imag_we0;
    sc_out< sc_lv<32> > FFT_output_imag_d0;
    sc_out< sc_lv<3> > FFT_output_imag_address1;
    sc_out< sc_logic > FFT_output_imag_ce1;
    sc_out< sc_logic > FFT_output_imag_we1;
    sc_out< sc_lv<32> > FFT_output_imag_d1;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const4;


    // Module declarations
    FFT_stages(sc_module_name name);
    SC_HAS_PROCESS(FFT_stages);

    ~FFT_stages();

    sc_trace_file* mVcdFile;

    FFT_stages_temp1_real* temp1_real_U;
    FFT_stages_temp1_real* temp1_imag_U;
    FFT_stages_temp2_real* temp2_real_U;
    FFT_stages_temp2_real* temp2_imag_U;
    FFT_faddfsub_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* FFT_faddfsub_32ns_32ns_32_5_full_dsp_1_U1;
    FFT_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* FFT_fadd_32ns_32ns_32_5_full_dsp_1_U2;
    FFT_fsub_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* FFT_fsub_32ns_32ns_32_5_full_dsp_1_U3;
    FFT_fsub_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* FFT_fsub_32ns_32ns_32_5_full_dsp_1_U4;
    FFT_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* FFT_fmul_32ns_32ns_32_4_max_dsp_1_U5;
    FFT_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* FFT_fmul_32ns_32ns_32_4_max_dsp_1_U6;
    FFT_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* FFT_fmul_32ns_32ns_32_4_max_dsp_1_U7;
    FFT_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* FFT_fmul_32ns_32ns_32_4_max_dsp_1_U8;
    FFT_mux_42_32_1_1<1,1,32,32,32,32,2,32>* FFT_mux_42_32_1_1_U9;
    FFT_mux_42_32_1_1<1,1,32,32,32,32,2,32>* FFT_mux_42_32_1_1_U10;
    sc_signal< sc_lv<43> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > grp_fu_375_p2;
    sc_signal< sc_lv<32> > reg_415;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<32> > grp_fu_379_p2;
    sc_signal< sc_lv<32> > reg_424;
    sc_signal< sc_lv<32> > grp_fu_383_p2;
    sc_signal< sc_lv<32> > reg_433;
    sc_signal< sc_lv<32> > grp_fu_387_p2;
    sc_signal< sc_lv<32> > reg_440;
    sc_signal< sc_lv<32> > temp1_real_q0;
    sc_signal< sc_lv<32> > reg_447;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<32> > temp1_real_q1;
    sc_signal< sc_lv<32> > temp1_imag_q0;
    sc_signal< sc_lv<32> > reg_456;
    sc_signal< sc_lv<32> > temp1_imag_q1;
    sc_signal< sc_lv<32> > grp_fu_391_p2;
    sc_signal< sc_lv<32> > reg_465;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<32> > grp_fu_396_p2;
    sc_signal< sc_lv<32> > reg_470;
    sc_signal< sc_lv<32> > grp_fu_401_p2;
    sc_signal< sc_lv<32> > reg_475;
    sc_signal< sc_lv<32> > grp_fu_406_p2;
    sc_signal< sc_lv<32> > reg_480;
    sc_signal< sc_lv<32> > temp2_real_q0;
    sc_signal< sc_lv<32> > reg_485;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<32> > temp2_imag_q0;
    sc_signal< sc_lv<32> > reg_493;
    sc_signal< sc_lv<64> > zext_ln29_fu_509_p1;
    sc_signal< sc_lv<64> > zext_ln29_reg_708;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_27_fu_501_p3;
    sc_signal< sc_lv<64> > zext_ln29_1_fu_525_p1;
    sc_signal< sc_lv<64> > zext_ln29_1_reg_724;
    sc_signal< sc_lv<4> > i_fu_531_p2;
    sc_signal< sc_lv<4> > i_reg_740;
    sc_signal< sc_lv<32> > FFT_input_real_load_reg_745;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<32> > FFT_input_imag_load_reg_751;
    sc_signal< sc_lv<32> > FFT_input_real_load_1_reg_757;
    sc_signal< sc_lv<32> > FFT_input_imag_load_1_reg_763;
    sc_signal< sc_lv<4> > zext_ln36_2_fu_555_p1;
    sc_signal< sc_lv<4> > zext_ln36_2_reg_772;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > tmp_28_fu_537_p3;
    sc_signal< sc_lv<2> > j_fu_569_p2;
    sc_signal< sc_lv<2> > j_reg_780;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<2> > tmp_24_reg_785;
    sc_signal< sc_lv<1> > icmp_ln35_fu_563_p2;
    sc_signal< sc_lv<64> > zext_ln36_1_fu_590_p1;
    sc_signal< sc_lv<64> > zext_ln36_1_reg_790;
    sc_signal< sc_lv<4> > i_5_fu_596_p2;
    sc_signal< sc_lv<32> > select_ln36_fu_606_p3;
    sc_signal< sc_lv<32> > select_ln36_1_fu_616_p3;
    sc_signal< sc_lv<64> > zext_ln36_fu_633_p1;
    sc_signal< sc_lv<64> > zext_ln36_reg_823;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<3> > i_4_fu_645_p2;
    sc_signal< sc_lv<3> > i_4_reg_842;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<64> > zext_ln43_1_fu_657_p1;
    sc_signal< sc_lv<64> > zext_ln43_1_reg_847;
    sc_signal< sc_lv<1> > icmp_ln42_fu_639_p2;
    sc_signal< sc_lv<32> > tmp_25_fu_667_p6;
    sc_signal< sc_lv<32> > tmp_26_fu_683_p6;
    sc_signal< sc_lv<64> > zext_ln43_fu_699_p1;
    sc_signal< sc_lv<64> > zext_ln43_reg_875;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_lv<3> > temp1_real_address0;
    sc_signal< sc_logic > temp1_real_ce0;
    sc_signal< sc_logic > temp1_real_we0;
    sc_signal< sc_lv<3> > temp1_real_address1;
    sc_signal< sc_logic > temp1_real_ce1;
    sc_signal< sc_logic > temp1_real_we1;
    sc_signal< sc_lv<3> > temp1_imag_address0;
    sc_signal< sc_logic > temp1_imag_ce0;
    sc_signal< sc_logic > temp1_imag_we0;
    sc_signal< sc_lv<3> > temp1_imag_address1;
    sc_signal< sc_logic > temp1_imag_ce1;
    sc_signal< sc_logic > temp1_imag_we1;
    sc_signal< sc_lv<3> > temp2_real_address0;
    sc_signal< sc_logic > temp2_real_ce0;
    sc_signal< sc_logic > temp2_real_we0;
    sc_signal< sc_lv<32> > temp2_real_d0;
    sc_signal< sc_lv<3> > temp2_imag_address0;
    sc_signal< sc_logic > temp2_imag_ce0;
    sc_signal< sc_logic > temp2_imag_we0;
    sc_signal< sc_lv<32> > temp2_imag_d0;
    sc_signal< sc_lv<4> > i_0_reg_328;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<4> > i_1_reg_339;
    sc_signal< sc_lv<2> > j_0_reg_351;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<3> > i_2_reg_363;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<32> > grp_fu_375_p0;
    sc_signal< sc_lv<32> > grp_fu_375_p1;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_lv<32> > grp_fu_379_p0;
    sc_signal< sc_lv<32> > grp_fu_379_p1;
    sc_signal< sc_lv<32> > grp_fu_383_p0;
    sc_signal< sc_lv<32> > grp_fu_383_p1;
    sc_signal< sc_lv<32> > grp_fu_387_p0;
    sc_signal< sc_lv<32> > grp_fu_387_p1;
    sc_signal< sc_lv<32> > grp_fu_391_p0;
    sc_signal< sc_lv<32> > grp_fu_391_p1;
    sc_signal< sc_lv<32> > grp_fu_396_p0;
    sc_signal< sc_lv<32> > grp_fu_396_p1;
    sc_signal< sc_lv<32> > grp_fu_401_p0;
    sc_signal< sc_lv<32> > grp_fu_401_p1;
    sc_signal< sc_lv<32> > grp_fu_406_p0;
    sc_signal< sc_lv<32> > grp_fu_406_p1;
    sc_signal< sc_lv<3> > trunc_ln28_fu_515_p1;
    sc_signal< sc_lv<3> > or_ln29_fu_519_p2;
    sc_signal< sc_lv<3> > trunc_ln34_fu_545_p1;
    sc_signal< sc_lv<3> > or_ln36_fu_549_p2;
    sc_signal< sc_lv<4> > zext_ln35_fu_559_p1;
    sc_signal< sc_lv<4> > add_ln36_fu_585_p2;
    sc_signal< sc_lv<1> > trunc_ln36_fu_602_p1;
    sc_signal< sc_lv<4> > add_ln_fu_626_p3;
    sc_signal< sc_lv<3> > xor_ln43_fu_651_p2;
    sc_signal< sc_lv<2> > trunc_ln43_fu_663_p1;
    sc_signal< sc_lv<2> > grp_fu_375_opcode;
    sc_signal< sc_lv<43> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<43> ap_ST_fsm_state1;
    static const sc_lv<43> ap_ST_fsm_state2;
    static const sc_lv<43> ap_ST_fsm_state3;
    static const sc_lv<43> ap_ST_fsm_state4;
    static const sc_lv<43> ap_ST_fsm_state5;
    static const sc_lv<43> ap_ST_fsm_state6;
    static const sc_lv<43> ap_ST_fsm_state7;
    static const sc_lv<43> ap_ST_fsm_state8;
    static const sc_lv<43> ap_ST_fsm_state9;
    static const sc_lv<43> ap_ST_fsm_state10;
    static const sc_lv<43> ap_ST_fsm_state11;
    static const sc_lv<43> ap_ST_fsm_state12;
    static const sc_lv<43> ap_ST_fsm_state13;
    static const sc_lv<43> ap_ST_fsm_state14;
    static const sc_lv<43> ap_ST_fsm_state15;
    static const sc_lv<43> ap_ST_fsm_state16;
    static const sc_lv<43> ap_ST_fsm_state17;
    static const sc_lv<43> ap_ST_fsm_state18;
    static const sc_lv<43> ap_ST_fsm_state19;
    static const sc_lv<43> ap_ST_fsm_state20;
    static const sc_lv<43> ap_ST_fsm_state21;
    static const sc_lv<43> ap_ST_fsm_state22;
    static const sc_lv<43> ap_ST_fsm_state23;
    static const sc_lv<43> ap_ST_fsm_state24;
    static const sc_lv<43> ap_ST_fsm_state25;
    static const sc_lv<43> ap_ST_fsm_state26;
    static const sc_lv<43> ap_ST_fsm_state27;
    static const sc_lv<43> ap_ST_fsm_state28;
    static const sc_lv<43> ap_ST_fsm_state29;
    static const sc_lv<43> ap_ST_fsm_state30;
    static const sc_lv<43> ap_ST_fsm_state31;
    static const sc_lv<43> ap_ST_fsm_state32;
    static const sc_lv<43> ap_ST_fsm_state33;
    static const sc_lv<43> ap_ST_fsm_state34;
    static const sc_lv<43> ap_ST_fsm_state35;
    static const sc_lv<43> ap_ST_fsm_state36;
    static const sc_lv<43> ap_ST_fsm_state37;
    static const sc_lv<43> ap_ST_fsm_state38;
    static const sc_lv<43> ap_ST_fsm_state39;
    static const sc_lv<43> ap_ST_fsm_state40;
    static const sc_lv<43> ap_ST_fsm_state41;
    static const sc_lv<43> ap_ST_fsm_state42;
    static const sc_lv<43> ap_ST_fsm_state43;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<32> ap_const_lv32_BF800000;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<32> ap_const_lv32_3F3504F3;
    static const sc_lv<32> ap_const_lv32_BF3504F3;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const4();
    void thread_ap_clk_no_reset_();
    void thread_FFT_input_imag_address0();
    void thread_FFT_input_imag_address1();
    void thread_FFT_input_imag_ce0();
    void thread_FFT_input_imag_ce1();
    void thread_FFT_input_real_address0();
    void thread_FFT_input_real_address1();
    void thread_FFT_input_real_ce0();
    void thread_FFT_input_real_ce1();
    void thread_FFT_output_imag_address0();
    void thread_FFT_output_imag_address1();
    void thread_FFT_output_imag_ce0();
    void thread_FFT_output_imag_ce1();
    void thread_FFT_output_imag_d0();
    void thread_FFT_output_imag_d1();
    void thread_FFT_output_imag_we0();
    void thread_FFT_output_imag_we1();
    void thread_FFT_output_real_address0();
    void thread_FFT_output_real_address1();
    void thread_FFT_output_real_ce0();
    void thread_FFT_output_real_ce1();
    void thread_FFT_output_real_d0();
    void thread_FFT_output_real_d1();
    void thread_FFT_output_real_we0();
    void thread_FFT_output_real_we1();
    void thread_add_ln36_fu_585_p2();
    void thread_add_ln_fu_626_p3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_grp_fu_375_opcode();
    void thread_grp_fu_375_p0();
    void thread_grp_fu_375_p1();
    void thread_grp_fu_379_p0();
    void thread_grp_fu_379_p1();
    void thread_grp_fu_383_p0();
    void thread_grp_fu_383_p1();
    void thread_grp_fu_387_p0();
    void thread_grp_fu_387_p1();
    void thread_grp_fu_391_p0();
    void thread_grp_fu_391_p1();
    void thread_grp_fu_396_p0();
    void thread_grp_fu_396_p1();
    void thread_grp_fu_401_p0();
    void thread_grp_fu_401_p1();
    void thread_grp_fu_406_p0();
    void thread_grp_fu_406_p1();
    void thread_i_4_fu_645_p2();
    void thread_i_5_fu_596_p2();
    void thread_i_fu_531_p2();
    void thread_icmp_ln35_fu_563_p2();
    void thread_icmp_ln42_fu_639_p2();
    void thread_j_fu_569_p2();
    void thread_or_ln29_fu_519_p2();
    void thread_or_ln36_fu_549_p2();
    void thread_select_ln36_1_fu_616_p3();
    void thread_select_ln36_fu_606_p3();
    void thread_temp1_imag_address0();
    void thread_temp1_imag_address1();
    void thread_temp1_imag_ce0();
    void thread_temp1_imag_ce1();
    void thread_temp1_imag_we0();
    void thread_temp1_imag_we1();
    void thread_temp1_real_address0();
    void thread_temp1_real_address1();
    void thread_temp1_real_ce0();
    void thread_temp1_real_ce1();
    void thread_temp1_real_we0();
    void thread_temp1_real_we1();
    void thread_temp2_imag_address0();
    void thread_temp2_imag_ce0();
    void thread_temp2_imag_d0();
    void thread_temp2_imag_we0();
    void thread_temp2_real_address0();
    void thread_temp2_real_ce0();
    void thread_temp2_real_d0();
    void thread_temp2_real_we0();
    void thread_tmp_27_fu_501_p3();
    void thread_tmp_28_fu_537_p3();
    void thread_trunc_ln28_fu_515_p1();
    void thread_trunc_ln34_fu_545_p1();
    void thread_trunc_ln36_fu_602_p1();
    void thread_trunc_ln43_fu_663_p1();
    void thread_xor_ln43_fu_651_p2();
    void thread_zext_ln29_1_fu_525_p1();
    void thread_zext_ln29_fu_509_p1();
    void thread_zext_ln35_fu_559_p1();
    void thread_zext_ln36_1_fu_590_p1();
    void thread_zext_ln36_2_fu_555_p1();
    void thread_zext_ln36_fu_633_p1();
    void thread_zext_ln43_1_fu_657_p1();
    void thread_zext_ln43_fu_699_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
