# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_uart_func_synth.v" \
"../../../../../project_5.srcs/sources_1/imports/Exercise5/uart_rx.v" \
"../../../../../project_5.srcs/sources_1/imports/Exercise5/uart_tx.v" \
"../../../../../project_5.srcs/sim_1/imports/Exercise5/tb_uart.v" \

# Do not sort compile order
nosort
