#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Aug 15 13:39:44 2025
# Process ID: 10128
# Current directory: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/synth_1
# Command line: vivado.exe -log bcd2led7seg.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bcd2led7seg.tcl
# Log file: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/synth_1/bcd2led7seg.vds
# Journal file: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source bcd2led7seg.tcl -notrace
Command: synth_design -top bcd2led7seg -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3184 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1008.773 ; gain = 233.633
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bcd2led7seg' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_TIME_MS bound to: 20 - type: integer 
	Parameter COUNT_MAX bound to: 2000000 - type: integer 
	Parameter COUNTER_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (2#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
WARNING: [Synth 8-7023] instance 'btb1' of module 'bin_to_bcd' has 7 connections declared, but only 6 given [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:33]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_controller' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter ACTIVE_DIGITS bound to: 5 - type: integer 
	Parameter FAST_HZ bound to: 240 - type: integer 
	Parameter SLOW_HZ bound to: 2 - type: integer 
	Parameter COUNT_MAX_FAST bound to: 83333 - type: integer 
	Parameter COUNT_MAX_SLOW bound to: 10000000 - type: integer 
	Parameter CNTR_BITS bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_controller' (3#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_converter' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_converter' (4#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bcd2led7seg' (5#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[2] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[1] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1081.832 ; gain = 306.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1081.832 ; gain = 306.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1081.832 ; gain = 306.691
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1081.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Finished Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bcd2led7seg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bcd2led7seg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1184.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1184.898 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1184.898 ; gain = 409.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1184.898 ; gain = 409.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1184.898 ; gain = 409.758
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'bcd_sel_reg[2:0]' into 'digit_index_reg[2:0]' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:43]
INFO: [Synth 8-4471] merging register 'btn_out_reg' into 'btn_state_reg' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1184.898 ; gain = 409.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 40    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 48    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 32    
	   2 Input      4 Bit        Muxes := 31    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bin_to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 40    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 30    
Module seven_seg_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[2] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[1] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1184.898 ; gain = 409.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1184.898 ; gain = 409.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1257.656 ; gain = 482.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1257.656 ; gain = 482.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1263.113 ; gain = 487.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1263.113 ; gain = 487.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1263.113 ; gain = 487.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1263.113 ; gain = 487.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1263.113 ; gain = 487.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1263.113 ; gain = 487.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   106|
|3     |LUT1   |     2|
|4     |LUT2   |     7|
|5     |LUT3   |    44|
|6     |LUT4   |   421|
|7     |LUT5   |    18|
|8     |LUT6   |    77|
|9     |FDCE   |   400|
|10    |FDRE   |    31|
|11    |IBUF   |    18|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+---------------------+------+
|      |Instance                        |Module               |Cells |
+------+--------------------------------+---------------------+------+
|1     |top                             |                     |  1141|
|2     |  \gen_debounce[0].u_debounce   |debounce             |    59|
|3     |  \gen_debounce[10].u_debounce  |debounce_0           |    81|
|4     |  \gen_debounce[11].u_debounce  |debounce_1           |    59|
|5     |  \gen_debounce[12].u_debounce  |debounce_2           |    78|
|6     |  \gen_debounce[13].u_debounce  |debounce_3           |    58|
|7     |  \gen_debounce[14].u_debounce  |debounce_4           |    58|
|8     |  \gen_debounce[15].u_debounce  |debounce_5           |    60|
|9     |  \gen_debounce[1].u_debounce   |debounce_6           |    59|
|10    |  \gen_debounce[2].u_debounce   |debounce_7           |    58|
|11    |  \gen_debounce[3].u_debounce   |debounce_8           |    58|
|12    |  \gen_debounce[4].u_debounce   |debounce_9           |    58|
|13    |  \gen_debounce[5].u_debounce   |debounce_10          |    58|
|14    |  \gen_debounce[6].u_debounce   |debounce_11          |    58|
|15    |  \gen_debounce[7].u_debounce   |debounce_12          |    58|
|16    |  \gen_debounce[8].u_debounce   |debounce_13          |    58|
|17    |  \gen_debounce[9].u_debounce   |debounce_14          |    91|
|18    |  ssc1                          |seven_seg_controller |    90|
|19    |  ssc2                          |seven_seg_converter  |     7|
+------+--------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1263.113 ; gain = 487.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1263.113 ; gain = 384.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1263.113 ; gain = 487.973
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1275.145 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1275.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1275.145 ; gain = 802.969
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1275.145 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/synth_1/bcd2led7seg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bcd2led7seg_utilization_synth.rpt -pb bcd2led7seg_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 15 13:40:24 2025...
