// Seed: 4166747268
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  integer id_4 = 1'b0;
  always if (1) $display(id_2);
  assign module_2.id_8 = 0;
  wire id_5;
  wire id_6 = id_6;
endmodule
module module_1 (
    input wor   id_0,
    input wor   id_1,
    input uwire id_2
);
  assign id_4 = 1 == 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  generate
    uwire id_5;
  endgenerate
  assign id_5 = id_4;
endmodule
module module_2 (
    input wire id_0,
    output supply0 id_1,
    input logic id_2,
    input logic id_3,
    output logic id_4,
    input tri0 id_5,
    input wor id_6
);
  for (id_8 = 1; 1'h0 & 1; id_8 = id_3)
  always_comb
    if (1) #id_9 id_4 <= 1;
    else begin : LABEL_0
      deassign id_4;
      id_8 <= id_2;
    end
  wire id_10;
  assign id_4 = ~1'b0;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  assign id_9 = id_6;
endmodule
