$date
	Wed Jan 10 18:04:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module seg_2_dff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ en $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ en $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$var reg 1 & r_next $end
$var reg 1 ' r_reg $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
1%
0$
0#
0"
0!
$end
#2
1$
0%
1"
#4
0"
#6
1"
#7
1&
1#
#8
0"
#10
1!
1'
1"
#12
0&
0"
0#
#14
0!
0'
1"
#16
0"
#18
1"
#20
0"
#22
1"
#24
0"
#26
1"
#28
0"
#30
1"
#32
0"
