$date
	Sun Oct 23 06:59:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#35842
b10100 &
b10100 %
1$
b10100 !
1"
#35843
0"
#35846
b1010 &
b1010 %
#35850
b101 &
b101 %
#35854
b10000 &
b10000 %
#35858
b1000 &
b1000 %
#35862
b100 &
b100 %
#35866
b10 &
b10 %
#35870
b1 &
1#
b1 %
#35874
b0 &
b0 %
0#
0$
#1084463
b1000 !
1"
#1084466
b1000 &
b1000 %
1$
#1084467
0"
#1084470
b100 &
b100 %
#1084474
b10 &
b10 %
#1084478
b1 &
1#
b1 %
#1084482
b0 &
b0 %
0#
0$
#2036705
b11101 !
1"
#2036706
b11101 &
b11101 %
1$
#2036707
0"
#2036710
b1011000 &
b1011000 %
#2036714
b101100 &
b101100 %
#2036718
b10110 &
b10110 %
#2036722
b1011 &
b1011 %
#2036726
b100010 &
b100010 %
#2036730
b10001 &
b10001 %
#2036734
b110100 &
b110100 %
#2036738
b11010 &
b11010 %
#2036742
b1101 &
b1101 %
#2036746
b101000 &
b101000 %
#2036750
b10100 &
b10100 %
#2036754
b1010 &
b1010 %
#2036758
b101 &
b101 %
#2036762
b10000 &
b10000 %
#2036766
b1000 &
b1000 %
#2036770
b100 &
b100 %
#2036774
b10 &
b10 %
#2036778
b1 &
b1 %
1#
#2036782
b0 &
0#
b0 %
0$
#4500012
