Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Sep 27 20:34:19 2018
| Host         : NielsJongen running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AES128_control_sets_placed.rpt
| Design       : AES128
| Device       : xc7k70t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      8 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            2 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------+------------------+------------------+----------------+
|                Clock Signal                | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------+------------------+------------------+----------------+
|  CP/FSM_sequential_nxtState_reg[1]_i_2_n_0 |               |                  |                1 |              4 |
|  clock_IBUF_BUFG                           |               | reset_IBUF       |                1 |              4 |
|  CP/roundcounter                           |               |                  |                1 |              8 |
+--------------------------------------------+---------------+------------------+------------------+----------------+


